MAYBE


Initial Problem
  Start:  l0
  Program_Vars:  X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅
  Temp_Vars:  ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_ai_family_post, addr_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post
  Locations:  l0, l1, l10, l11, l12, l13, l14, l15, l16, l17, l18, l19, l2, l20, l21, l22, l23, l24, l25, l26, l27, l28, l29, l3, l30, l31, l32, l33, l34, l35, l36, l4, l5, l6, l7, l8, l9
  Return Locations:  
  Transitions:
  t₅₇: l0(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l34(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₄ ≤ ret_post ∧ ret_post ≤ X₂₄ ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅
  t₄: l10(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l17(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: addr_post ≤ 1+X₁₅ ∧ 1+X₁₅ ≤ addr_post ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₄ ≤ ret_post ∧ ret_post ≤ X₂₄ ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅
  t₂₀: l11(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l9(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: 0 ≤ 0 ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ err_post ≤ __rho_1__post ∧ __rho_1__post ≤ err_post ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₄ ≤ ret_post ∧ ret_post ≤ X₂₄ ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅
  t₂₂: l12(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l10(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: 1 ≤ X₁₁ ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₄ ≤ ret_post ∧ ret_post ≤ X₂₄ ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅
  t₂₁: l12(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l11(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₄ ≤ ret_post ∧ ret_post ≤ X₂₄ ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅ ∧ X₁₁ ≤ 0
  t₂₃: l13(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l11(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₄ ≤ ret_post ∧ ret_post ≤ X₂₄ ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅ ∧ X₁₀ ≤ 0
  t₂₄: l13(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l12(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₄ ≤ ret_post ∧ ret_post ≤ X₂₄ ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅
  t₂₆: l14(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l10(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: 1 ≤ X₂₀ ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₄ ≤ ret_post ∧ ret_post ≤ X₂₄ ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅
  t₂₅: l14(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l13(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: 0 ≤ 0 ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₄ ≤ ret_post ∧ ret_post ≤ X₂₄ ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅ ∧ X₂₀ ≤ 0
  t₂₉: l15(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l14(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: 0 ≤ 0 ∧ 1+X₂₁ ≤ X₃ ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ fd_post ≤ __rho_15__post ∧ __rho_15__post ≤ fd_post ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₄ ≤ ret_post ∧ ret_post ≤ X₂₄ ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅
  t₃₀: l15(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l7(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₄ ≤ ret_post ∧ ret_post ≤ X₂₄ ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅ ∧ X₃ ≤ X₂₁
  t₃₉: l16(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l23(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: 1 ≤ X₈ ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₄ ≤ ret_post ∧ ret_post ≤ X₂₄ ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅
  t₄₀: l16(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l25(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₄ ≤ ret_post ∧ ret_post ≤ X₂₄ ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅ ∧ X₈ ≤ 0
  t₂₇: l17(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l18(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₄ ≤ ret_post ∧ ret_post ≤ X₂₄ ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅
  t₄₂: l18(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l16(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: 0 ≤ 0 ∧ 1+X₁₅ ≤ X₁ ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₄ ≤ ret_post ∧ ret_post ≤ X₂₄ ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅
  t₄₃: l18(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l7(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₄ ≤ ret_post ∧ ret_post ≤ X₂₄ ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅ ∧ X₁ ≤ X₁₅
  t₂: l19(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l29(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: ret_post ≤ 1 ∧ 1 ≤ ret_post ∧ 1 ≤ X₁₄ ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅
  t₃: l19(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l29(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ 0 ≤ ret_post ∧ ret_post ≤ 0 ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅ ∧ X₁₄ ≤ 0
  t₀: l2(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l1(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₄ ≤ ret_post ∧ ret_post ≤ X₂₄ ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅
  t₃₄: l20(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l22(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: 0 ≤ 1+X₀ ∧ 1+X₀ ≤ 0 ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₄ ≤ ret_post ∧ ret_post ≤ X₂₄ ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅
  t₃₂: l20(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l24(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₄ ≤ ret_post ∧ ret_post ≤ X₂₄ ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅ ∧ 0 ≤ X₀
  t₃₃: l20(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l24(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: 2+X₀ ≤ 0 ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₄ ≤ ret_post ∧ ret_post ≤ X₂₄ ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅
  t₃₅: l21(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l20(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₄ ≤ ret_post ∧ ret_post ≤ X₂₄ ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅ ∧ X₃ ≤ X₂₁
  t₃₆: l21(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l22(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: 1+X₂₁ ≤ X₃ ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₄ ≤ ret_post ∧ ret_post ≤ X₂₄ ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅
  t₂₈: l22(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l15(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₄ ≤ ret_post ∧ ret_post ≤ X₂₄ ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅
  t₄₁: l23(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l21(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₄ ≤ ret_post ∧ ret_post ≤ X₂₄ ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅
  t₃₁: l24(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l23(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: listen_index_post ≤ 1+X₂₁ ∧ 1+X₂₁ ≤ listen_index_post ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₄ ≤ ret_post ∧ ret_post ≤ X₂₄ ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅
  t₃₈: l25(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l10(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: 1 ≤ X₉ ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₄ ≤ ret_post ∧ ret_post ≤ X₂₄ ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅
  t₃₇: l25(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l23(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₄ ≤ ret_post ∧ ret_post ≤ X₂₄ ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅ ∧ X₉ ≤ 0
  t₄₆: l26(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l17(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₇ ≤ addr_post ∧ addr_post ≤ X₁₇ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₄ ≤ ret_post ∧ ret_post ≤ X₂₄ ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅
  t₄₈: l27(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l26(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: tmp1_post ≤ 1 ∧ 1 ≤ tmp1_post ∧ 1 ≤ X₂₄ ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₄ ≤ ret_post ∧ ret_post ≤ X₂₄
  t₄₇: l27(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l28(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₄ ≤ ret_post ∧ ret_post ≤ X₂₄ ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅ ∧ X₂₄ ≤ 0
  t₄₄: l28(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l26(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: 1 ≤ X₁₇ ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₄ ≤ ret_post ∧ ret_post ≤ X₂₄ ∧ 0 ≤ tmp1_post ∧ tmp1_post ≤ 0
  t₄₅: l28(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l26(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: tmp1_post ≤ 1 ∧ 1 ≤ tmp1_post ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₄ ≤ ret_post ∧ ret_post ≤ X₂₄ ∧ X₁₇ ≤ 0
  t₄₉: l29(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l31(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₄ ≤ ret_post ∧ ret_post ≤ X₂₄ ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅
  t₈: l3(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l36(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₄ ≤ ret_post ∧ ret_post ≤ X₂₄ ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅ ∧ X₂₂ ≤ X₄
  t₉: l3(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l36(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: 1+X₄ ≤ X₂₂ ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₄ ≤ maxconn_post ∧ maxconn_post ≤ X₄ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₄ ≤ ret_post ∧ ret_post ≤ X₂₄ ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅
  t₅₂: l30(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l27(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: 0 ≤ 0 ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ ret_post ≤ __rho_9__post ∧ __rho_9__post ≤ ret_post ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅
  t₅₀: l31(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l29(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₄ ≤ ret_post ∧ ret_post ≤ X₂₄ ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅
  t₅₅: l32(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l30(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₁₉ ≤ 3 ∧ 3 ≤ X₁₉ ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₄ ≤ ret_post ∧ ret_post ≤ X₂₄ ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅
  t₅₃: l32(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l33(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: 4 ≤ X₁₉ ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₄ ≤ ret_post ∧ ret_post ≤ X₂₄ ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅
  t₅₄: l32(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l33(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₁₉ ≤ 2 ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₄ ≤ ret_post ∧ ret_post ≤ X₂₄ ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅
  t₅₁: l33(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l30(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₄ ≤ ret_post ∧ ret_post ≤ X₂₄ ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅
  t₅₆: l34(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l32(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: 0 ≤ 0 ∧ one_post ≤ 1 ∧ 1 ≤ MaxBackends_post ∧ 1 ≤ one_post ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ 0 ≤ added_post ∧ added_post ≤ 0 ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ 0 ≤ addrs_post ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ 0 ≤ listen_index_post ∧ listen_index_post ≤ 0 ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅
  t₅: l35(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l10(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: added_post ≤ 1+X₁₄ ∧ 1+X₁₄ ≤ added_post ∧ X₂₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₂₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₄ ≤ ret_post ∧ ret_post ≤ X₂₄ ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅ ∧ 0 ≤ X₁₈
  t₆: l35(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l10(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: 1+X₁₈ ≤ 0 ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₄ ≤ ret_post ∧ ret_post ≤ X₂₄ ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅
  t₇: l36(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l35(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: 0 ≤ 0 ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ err_post ≤ __rho_16__post ∧ __rho_16__post ≤ err_post ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₄ ≤ ret_post ∧ ret_post ≤ X₂₄ ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅
  t₁₂: l4(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l6(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₁₂ ≤ 1 ∧ 1 ≤ X₁₂ ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₄ ≤ ret_post ∧ ret_post ≤ X₂₄ ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅
  t₁₃: l4(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l8(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: 2 ≤ X₁₂ ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₄ ≤ ret_post ∧ ret_post ≤ X₂₄ ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅
  t₁₄: l4(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l8(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₄ ≤ ret_post ∧ ret_post ≤ X₂₄ ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅ ∧ X₁₂ ≤ 0
  t₁₇: l5(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l4(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: 0 ≤ 0 ∧ X₁₆ ≤ 3 ∧ 3 ≤ X₁₆ ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₄ ≤ ret_post ∧ ret_post ≤ X₂₄ ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅
  t₁₅: l5(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l6(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: 4 ≤ X₁₆ ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₄ ≤ ret_post ∧ ret_post ≤ X₂₄ ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅
  t₁₆: l5(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l6(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₁₆ ≤ 2 ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₄ ≤ ret_post ∧ ret_post ≤ X₂₄ ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅
  t₁₀: l6(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l3(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: 0 ≤ 0 ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₄ ≤ ret_post ∧ ret_post ≤ X₂₄ ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅
  t₁: l7(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l19(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₄ ≤ ret_post ∧ ret_post ≤ X₂₄ ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅
  t₁₁: l8(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l7(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₄ ≤ ret_post ∧ ret_post ≤ X₂₄ ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅
  t₁₉: l9(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l10(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: 1+X₁₈ ≤ 0 ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₄ ≤ ret_post ∧ ret_post ≤ X₂₄ ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅
  t₁₈: l9(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅) → l5(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, __const_10_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ __const_10_post ∧ __const_10_post ≤ X₄ ∧ X₅ ≤ __rho_15__post ∧ __rho_15__post ≤ X₅ ∧ X₆ ≤ __rho_16__post ∧ __rho_16__post ≤ X₆ ∧ X₇ ≤ __rho_1__post ∧ __rho_1__post ≤ X₇ ∧ X₈ ≤ __rho_2__post ∧ __rho_2__post ≤ X₈ ∧ X₉ ≤ __rho_3__post ∧ __rho_3__post ≤ X₉ ∧ X₁₀ ≤ __rho_4__post ∧ __rho_4__post ≤ X₁₀ ∧ X₁₁ ≤ __rho_5__post ∧ __rho_5__post ≤ X₁₁ ∧ X₁₂ ≤ __rho_8__post ∧ __rho_8__post ≤ X₁₂ ∧ X₁₃ ≤ __rho_9__post ∧ __rho_9__post ≤ X₁₃ ∧ X₁₄ ≤ added_post ∧ added_post ≤ X₁₄ ∧ X₁₆ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₆ ∧ X₁₅ ≤ addr_post ∧ addr_post ≤ X₁₅ ∧ X₁₇ ≤ addrs_post ∧ addrs_post ≤ X₁₇ ∧ X₁₈ ≤ err_post ∧ err_post ≤ X₁₈ ∧ X₁₉ ≤ family_post ∧ family_post ≤ X₁₉ ∧ X₂₀ ≤ fd_post ∧ fd_post ≤ X₂₀ ∧ X₂₁ ≤ listen_index_post ∧ listen_index_post ≤ X₂₁ ∧ X₂₂ ≤ maxconn_post ∧ maxconn_post ≤ X₂₂ ∧ X₂₃ ≤ one_post ∧ one_post ≤ X₂₃ ∧ X₂₄ ≤ ret_post ∧ ret_post ≤ X₂₄ ∧ X₂₅ ≤ tmp1_post ∧ tmp1_post ≤ X₂₅ ∧ 0 ≤ X₁₈


Preprocessing
  Cut unreachable locations [l1; l2] from the program graph


  Eliminate variables [X₂; X₅; X₆; X₇; X₁₃; X₂₃; X₂₅] that do not contribute to the problem


  Found invariant X₉ ≤ 0 ∧ X₉ ≤ X₁₆ ∧ X₉+X₁₆ ≤ 0 ∧ X₉ ≤ X₁₂ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₁₆ ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ X₁₆ ≤ 0 ∧ X₁₆ ≤ X₁₂ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₂ for location l32


  Found invariant X₉ ≤ X₁₀ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 1 ≤ X₂+X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₃ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₃ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₀ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₁₆ ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₃+X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ 1 ≤ X₁+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₃ ∧ X₁₅ ≤ X₁₂ ∧ X₁₅ ≤ X₁₀ ∧ 1+X₁₅ ≤ X₁ ∧ 0 ≤ X₁₃ ∧ 0 ≤ X₁₂+X₁₃ ∧ 0 ≤ X₁₀+X₁₃ ∧ 1 ≤ X₁+X₁₃ ∧ X₁₂ ≤ X₁₀ ∧ 1+X₁₂ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₀ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l6


  Found invariant X₉ ≤ X₁₀ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 1 ≤ X₆+X₉ ∧ 1 ≤ X₂+X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₆ ∧ 2 ≤ X₂+X₆ ∧ 1 ≤ X₆+X₁₆ ∧ 1+X₁₅ ≤ X₆ ∧ 1 ≤ X₆+X₁₂ ∧ 1 ≤ X₆+X₁₀ ∧ 2 ≤ X₁+X₆ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₀ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₁₆ ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ 1 ≤ X₁+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₂ ∧ X₁₅ ≤ X₁₀ ∧ 1+X₁₅ ≤ X₁ ∧ X₁₂ ≤ X₁₀ ∧ 1+X₁₂ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₀ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l12


  Found invariant X₉ ≤ 1+X₁₀ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ 1 ≤ X₁+X₉ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ 1 ≤ X₁+X₁₆ ∧ X₁₂ ≤ X₁₀ ∧ 1+X₁₂ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₀ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l10


  Found invariant X₉ ≤ X₁₀ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 1 ≤ X₂+X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₃ ∧ 0 ≤ X₉+X₁₂ ∧ 3 ≤ X₉+X₁₁ ∧ X₁₁ ≤ 3+X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₃ ∧ 1 ≤ X₂+X₁₂ ∧ 4 ≤ X₂+X₁₁ ∧ X₁₁ ≤ 2+X₂ ∧ 1 ≤ X₂+X₁₀ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₁₆ ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₃+X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 3 ≤ X₁₁+X₁₆ ∧ X₁₁ ≤ 3+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ 1 ≤ X₁+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₃ ∧ X₁₅ ≤ X₁₂ ∧ 3+X₁₅ ≤ X₁₁ ∧ X₁₁+X₁₅ ≤ 3 ∧ X₁₅ ≤ X₁₀ ∧ 1+X₁₅ ≤ X₁ ∧ 0 ≤ X₁₃ ∧ 0 ≤ X₁₂+X₁₃ ∧ 3 ≤ X₁₁+X₁₃ ∧ X₁₁ ≤ 3+X₁₃ ∧ 0 ≤ X₁₀+X₁₃ ∧ 1 ≤ X₁+X₁₃ ∧ X₁₂ ≤ X₁₀ ∧ 1+X₁₂ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 3 ≤ X₁₁+X₁₂ ∧ X₁₁ ≤ 3+X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ X₁₁ ≤ 3 ∧ X₁₁ ≤ 3+X₁₀ ∧ X₁₁ ≤ 2+X₁ ∧ 3 ≤ X₁₁ ∧ 3 ≤ X₁₀+X₁₁ ∧ 4 ≤ X₁+X₁₁ ∧ 1+X₁₀ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l4


  Found invariant X₉ ≤ X₁₀ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 1 ≤ X₂+X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₃ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₃ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₀ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₁₆ ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₃+X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ 1 ≤ X₁+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₃ ∧ X₁₅ ≤ X₁₂ ∧ X₁₅ ≤ X₁₀ ∧ 1+X₁₅ ≤ X₁ ∧ 0 ≤ X₁₃ ∧ 0 ≤ X₁₂+X₁₃ ∧ 0 ≤ X₁₀+X₁₃ ∧ 1 ≤ X₁+X₁₃ ∧ X₁₂ ≤ X₁₀ ∧ 1+X₁₂ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₀ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l3


  Found invariant X₉ ≤ X₁₀ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 1 ≤ X₂+X₉ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₀ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ 1 ≤ X₁+X₁₆ ∧ X₁₂ ≤ X₁₀ ∧ 1+X₁₂ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₀ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l14


  Found invariant X₉ ≤ X₁₀ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ X₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ 1 ≤ X₁+X₉ ∧ X₄ ≤ 0 ∧ X₄ ≤ X₁₆ ∧ X₄ ≤ X₁₂ ∧ X₄ ≤ X₁₀ ∧ 1+X₄ ≤ X₁ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ 1 ≤ X₁+X₁₆ ∧ X₁₂ ≤ X₁₀ ∧ 1+X₁₂ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₀ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l25


  Found invariant X₉ ≤ X₁₀ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₈ ∧ X₁₈ ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ X₁₈ ≤ 1 ∧ X₁₈ ≤ 1+X₁₆ ∧ X₁₈ ≤ 1+X₁₂ ∧ X₁₈ ≤ X₁₀ ∧ 0 ≤ X₁₈ ∧ 0 ≤ X₁₆+X₁₈ ∧ 0 ≤ X₁₂+X₁₈ ∧ 0 ≤ X₁₀+X₁₈ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 0 ≤ X₁₀ for location l31


  Found invariant X₉ ≤ 0 ∧ X₉ ≤ X₁₆ ∧ X₉+X₁₆ ≤ 0 ∧ X₉ ≤ X₁₂ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₁₆ ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ X₁₆ ≤ 0 ∧ X₁₆ ≤ X₁₂ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₂ for location l26


  Found invariant X₉ ≤ X₁₀ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 0 ≤ X₁₀ for location l7


  Found invariant X₉ ≤ X₁₀ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 1 ≤ X₂+X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₃ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₃ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₀ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₁₆ ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₃+X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ 1 ≤ X₁+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₃ ∧ X₁₅ ≤ X₁₂ ∧ X₁₅ ≤ X₁₀ ∧ 1+X₁₅ ≤ X₁ ∧ 0 ≤ X₁₃ ∧ 0 ≤ X₁₂+X₁₃ ∧ 0 ≤ X₁₀+X₁₃ ∧ 1 ≤ X₁+X₁₃ ∧ X₁₂ ≤ X₁₀ ∧ 1+X₁₂ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₀ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l5


  Found invariant X₉ ≤ X₁₀ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 1 ≤ X₂+X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₃ ∧ 0 ≤ X₉+X₁₂ ∧ 3 ≤ X₉+X₁₁ ∧ X₁₁ ≤ 3+X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₃ ∧ 1 ≤ X₂+X₁₂ ∧ 4 ≤ X₂+X₁₁ ∧ X₁₁ ≤ 2+X₂ ∧ 1 ≤ X₂+X₁₀ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₁₆ ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₃+X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 3 ≤ X₁₁+X₁₆ ∧ X₁₁ ≤ 3+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ 1 ≤ X₁+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₃ ∧ X₁₅ ≤ X₁₂ ∧ 3+X₁₅ ≤ X₁₁ ∧ X₁₁+X₁₅ ≤ 3 ∧ X₁₅ ≤ X₁₀ ∧ 1+X₁₅ ≤ X₁ ∧ 0 ≤ X₁₃ ∧ 0 ≤ X₁₂+X₁₃ ∧ 3 ≤ X₁₁+X₁₃ ∧ X₁₁ ≤ 3+X₁₃ ∧ 0 ≤ X₁₀+X₁₃ ∧ 1 ≤ X₁+X₁₃ ∧ X₁₂ ≤ X₁₀ ∧ 1+X₁₂ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 3 ≤ X₁₁+X₁₂ ∧ X₁₁ ≤ 3+X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ X₁₁ ≤ 3 ∧ X₁₁ ≤ 3+X₁₀ ∧ X₁₁ ≤ 2+X₁ ∧ 3 ≤ X₁₁ ∧ 3 ≤ X₁₀+X₁₁ ∧ 4 ≤ X₁+X₁₁ ∧ 1+X₁₀ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l8


  Found invariant X₉ ≤ X₁₀ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ 1 ≤ X₁+X₉ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ 1 ≤ X₁+X₁₆ ∧ X₁₂ ≤ X₁₀ ∧ 1+X₁₂ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₀ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l16


  Found invariant X₉ ≤ X₁₀ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 1 ≤ X₂+X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₃ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ 1 ≤ X₁+X₉ ∧ X₁₇ ≤ X₃ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₃ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₀ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₁₆ ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₃+X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ 1 ≤ X₁+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₃ ∧ X₁₅ ≤ X₁₂ ∧ X₁₅ ≤ X₁₀ ∧ 1+X₁₅ ≤ X₁ ∧ 0 ≤ X₁₃ ∧ 0 ≤ X₁₂+X₁₃ ∧ 0 ≤ X₁₀+X₁₃ ∧ 1 ≤ X₁+X₁₃ ∧ X₁₂ ≤ X₁₀ ∧ 1+X₁₂ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₀ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l36


  Found invariant X₉ ≤ 0 ∧ X₉ ≤ X₁₆ ∧ X₉+X₁₆ ≤ 0 ∧ X₉ ≤ X₁₂ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₁₆ ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ X₁₆ ≤ 0 ∧ X₁₆ ≤ X₁₂ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₂ for location l27


  Found invariant X₉ ≤ X₁₀ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 0 ≤ X₁₀ for location l19


  Found invariant X₉ ≤ X₁₀ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₈ ∧ X₁₈ ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ X₁₈ ≤ 1 ∧ X₁₈ ≤ 1+X₁₆ ∧ X₁₈ ≤ 1+X₁₂ ∧ X₁₈ ≤ X₁₀ ∧ 0 ≤ X₁₈ ∧ 0 ≤ X₁₆+X₁₈ ∧ 0 ≤ X₁₂+X₁₈ ∧ 0 ≤ X₁₀+X₁₈ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 0 ≤ X₁₀ for location l29


  Found invariant X₉ ≤ X₁₀ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ 1 ≤ X₁+X₉ ∧ X₂ ≤ X₁₆ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ 1 ≤ X₁+X₁₆ ∧ X₁₂ ≤ X₁₀ ∧ 1+X₁₂ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₀ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l20


  Found invariant X₉ ≤ X₁₀ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ 1 ≤ X₁+X₉ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ 1 ≤ X₁+X₁₆ ∧ X₁₂ ≤ X₁₀ ∧ 1+X₁₂ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₀ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l22


  Found invariant X₉ ≤ X₁₀ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 0 ≤ X₁₀ for location l18


  Found invariant X₉ ≤ X₁₀ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 1 ≤ X₂+X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₀ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₁₆ ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ 1 ≤ X₁+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₂ ∧ X₁₅ ≤ X₁₀ ∧ 1+X₁₅ ≤ X₁ ∧ X₁₂ ≤ X₁₀ ∧ 1+X₁₂ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₀ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l11


  Found invariant X₉ ≤ X₁₀ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ 1 ≤ X₁+X₉ ∧ X₂ ≤ X₁₆ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ 1 ≤ X₁+X₁₆ ∧ X₁₂ ≤ X₁₀ ∧ 1+X₁₂ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₀ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l24


  Found invariant X₉ ≤ X₁₀ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ 1 ≤ X₁+X₉ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ 1 ≤ X₁+X₁₆ ∧ X₁₂ ≤ X₁₀ ∧ 1+X₁₂ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₀ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l15


  Found invariant X₉ ≤ 0 ∧ X₉ ≤ X₁₆ ∧ X₉+X₁₆ ≤ 0 ∧ X₉ ≤ X₁₂ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₁₆ ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ X₁₆ ≤ 0 ∧ X₁₆ ≤ X₁₂ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₂ for location l33


  Found invariant X₉ ≤ 0 ∧ X₉ ≤ X₁₆ ∧ X₉+X₁₆ ≤ 0 ∧ X₉ ≤ X₁₂ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₁₆ ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ X₁₆ ≤ 0 ∧ X₁₆ ≤ X₁₂ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₂ for location l30


  Found invariant X₉ ≤ X₁₀ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 1 ≤ X₂+X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ 1 ≤ X₁+X₉ ∧ X₁₇ ≤ X₃ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₀ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₁₆ ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ 1 ≤ X₁+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₂ ∧ X₁₅ ≤ X₁₀ ∧ 1+X₁₅ ≤ X₁ ∧ X₁₂ ≤ X₁₀ ∧ 1+X₁₂ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₀ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l35


  Found invariant X₉ ≤ X₁₀ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ 1 ≤ X₁+X₉ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ 1 ≤ X₁+X₁₆ ∧ X₁₂ ≤ X₁₀ ∧ 1+X₁₂ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₀ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l23


  Found invariant X₉ ≤ X₁₀ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 0 ≤ X₁₀ for location l17


  Found invariant X₉ ≤ 0 ∧ X₉+X₁₈ ≤ 0 ∧ X₉ ≤ X₁₆ ∧ X₉+X₁₆ ≤ 0 ∧ X₉ ≤ X₁₂ ∧ 0 ≤ X₉ ∧ X₁₈ ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₁₆ ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ X₁₈ ≤ 0 ∧ X₁₈ ≤ X₁₆ ∧ X₁₆+X₁₈ ≤ 0 ∧ X₁₈ ≤ X₁₂ ∧ X₁₆ ≤ 0 ∧ X₁₆ ≤ X₁₂ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₂ for location l28


  Found invariant X₉ ≤ X₁₀ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ 1 ≤ X₁+X₉ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ 1 ≤ X₁+X₁₆ ∧ X₁₂ ≤ X₁₀ ∧ 1+X₁₂ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₀ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l21


  Found invariant X₉ ≤ X₁₀ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 1 ≤ X₂+X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₀ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₁₆ ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ 1 ≤ X₁+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₂ ∧ X₁₅ ≤ X₁₀ ∧ 1+X₁₅ ≤ X₁ ∧ X₁₂ ≤ X₁₀ ∧ 1+X₁₂ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₀ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l13


  Found invariant X₉ ≤ X₁₀ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 1 ≤ X₂+X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₀ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₁₆ ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ 1 ≤ X₁+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₂ ∧ X₁₅ ≤ X₁₀ ∧ 1+X₁₅ ≤ X₁ ∧ X₁₂ ≤ X₁₀ ∧ 1+X₁₂ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₀ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l9


Problem after Preprocessing
  Start:  l0
  Program_Vars:  X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈
  Temp_Vars:  MAXADDR_post, MaxBackends_post, __rho_15__post, __rho_16__post, __rho_1__post, __rho_2__post, __rho_3__post, __rho_4__post, __rho_5__post, __rho_8__post, __rho_9__post, addrs_post, err_post, fd_post, maxconn_post, ret_post
  Locations:  l0, l10, l11, l12, l13, l14, l15, l16, l17, l18, l19, l20, l21, l22, l23, l24, l25, l26, l27, l28, l29, l3, l30, l31, l32, l33, l34, l35, l36, l4, l5, l6, l7, l8, l9
  Return Locations:  
  Transitions:
  t₁₁₅: l0(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l34(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈)
  t₁₁₆: l10(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l17(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, 1+X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: X₉ ≤ 1+X₁₀ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
  t₁₁₇: l11(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l9(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, err_post, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: 0 ≤ 0 ∧ err_post ≤ __rho_1__post ∧ __rho_1__post ≤ err_post ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1+X₁₅ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₀ ∧ 1 ≤ X₂+X₁₂ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ X₁₅ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₆
  t₁₁₈: l12(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l10(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: 1 ≤ X₇ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1+X₁₅ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₀ ∧ 1 ≤ X₂+X₁₂ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 1 ≤ X₆ ∧ 1 ≤ X₆+X₉ ∧ 1 ≤ X₆+X₁₀ ∧ 1 ≤ X₆+X₁₂ ∧ 1+X₁₅ ≤ X₆ ∧ 1 ≤ X₆+X₁₆ ∧ 2 ≤ X₁+X₂ ∧ 2 ≤ X₁+X₆ ∧ 2 ≤ X₂+X₆ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ X₁₅ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₆
  t₁₁₉: l12(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l11(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: X₇ ≤ 0 ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1+X₁₅ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₀ ∧ 1 ≤ X₂+X₁₂ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 1 ≤ X₆ ∧ 1 ≤ X₆+X₉ ∧ 1 ≤ X₆+X₁₀ ∧ 1 ≤ X₆+X₁₂ ∧ 1+X₁₅ ≤ X₆ ∧ 1 ≤ X₆+X₁₆ ∧ 2 ≤ X₁+X₂ ∧ 2 ≤ X₁+X₆ ∧ 2 ≤ X₂+X₆ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ X₁₅ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₆
  t₁₂₀: l13(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l11(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: X₆ ≤ 0 ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1+X₁₅ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₀ ∧ 1 ≤ X₂+X₁₂ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ X₁₅ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₆
  t₁₂₁: l13(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l12(X₀, X₁, X₂, X₃, X₄, X₅, X₆, __rho_5__post, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: 0 ≤ 0 ∧ 1 ≤ X₆ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1+X₁₅ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₀ ∧ 1 ≤ X₂+X₁₂ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ X₁₅ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₆
  t₁₂₂: l14(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l10(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: 1 ≤ X₁₅ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₀ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
  t₁₂₃: l14(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l13(X₀, X₁, X₂, X₃, X₄, X₅, __rho_4__post, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: 0 ≤ 0 ∧ X₁₅ ≤ 0 ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₀ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
  t₁₂₄: l15(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l14(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, fd_post, X₁₆, X₁₇, X₁₈) :|: 0 ≤ 0 ∧ 1+X₁₆ ≤ X₂ ∧ fd_post ≤ __rho_15__post ∧ __rho_15__post ≤ fd_post ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
  t₁₂₅: l15(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l7(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: X₂ ≤ X₁₆ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
  t₁₂₆: l16(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l23(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: 1 ≤ X₄ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
  t₁₂₇: l16(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l25(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: X₄ ≤ 0 ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
  t₁₂₈: l17(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l18(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
  t₁₂₉: l18(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l16(X₀, X₁, X₂, X₃, __rho_2__post, __rho_3__post, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: 0 ≤ 0 ∧ 1+X₁₀ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
  t₁₃₀: l18(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l7(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: X₁ ≤ X₁₀ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
  t₁₃₁: l19(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l29(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, 1) :|: 1 ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
  t₁₃₂: l19(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l29(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, 0) :|: X₉ ≤ 0 ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
  t₁₃₃: l20(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l22(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: 0 ≤ 1+X₀ ∧ 1+X₀ ≤ 0 ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ X₂ ≤ X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
  t₁₃₄: l20(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l24(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: 0 ≤ X₀ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ X₂ ≤ X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
  t₁₃₅: l20(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l24(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: 2+X₀ ≤ 0 ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ X₂ ≤ X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
  t₁₃₆: l21(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l20(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: X₂ ≤ X₁₆ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
  t₁₃₇: l21(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l22(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: 1+X₁₆ ≤ X₂ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
  t₁₃₈: l22(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l15(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
  t₁₃₉: l23(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l21(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
  t₁₄₀: l24(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l23(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, 1+X₁₆, X₁₇, X₁₈) :|: 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ X₂ ≤ X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
  t₁₄₁: l25(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l10(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: 1 ≤ X₅ ∧ 1 ≤ X₁ ∧ 1+X₄ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ X₄ ≤ 0 ∧ X₄ ≤ X₉ ∧ X₄ ≤ X₁₀ ∧ X₄ ≤ X₁₂ ∧ X₄ ≤ X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
  t₁₄₂: l25(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l23(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: X₅ ≤ 0 ∧ 1 ≤ X₁ ∧ 1+X₄ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ X₄ ≤ 0 ∧ X₄ ≤ X₉ ∧ X₄ ≤ X₁₀ ∧ X₄ ≤ X₁₂ ∧ X₄ ≤ X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
  t₁₄₃: l26(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l17(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₂, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₁₆ ≤ X₉ ∧ X₉ ≤ 0 ∧ X₉ ≤ X₁₂ ∧ X₉ ≤ X₁₆ ∧ X₉+X₁₆ ≤ 0 ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ X₁₆ ≤ X₁₂ ∧ 0 ≤ X₁₆ ∧ X₁₆ ≤ 0
  t₁₄₄: l27(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l26(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: 1 ≤ X₁₈ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₁₆ ≤ X₉ ∧ X₉ ≤ 0 ∧ X₉ ≤ X₁₂ ∧ X₉ ≤ X₁₆ ∧ X₉+X₁₆ ≤ 0 ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ X₁₆ ≤ X₁₂ ∧ 0 ≤ X₁₆ ∧ X₁₆ ≤ 0
  t₁₄₅: l27(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l28(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: X₁₈ ≤ 0 ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₁₆ ≤ X₉ ∧ X₉ ≤ 0 ∧ X₉ ≤ X₁₂ ∧ X₉ ≤ X₁₆ ∧ X₉+X₁₆ ≤ 0 ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ X₁₆ ≤ X₁₂ ∧ 0 ≤ X₁₆ ∧ X₁₆ ≤ 0
  t₁₄₆: l28(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l26(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: 1 ≤ X₁₂ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₁₆ ≤ X₉ ∧ X₁₈ ≤ X₉ ∧ X₉ ≤ 0 ∧ X₉ ≤ X₁₂ ∧ X₉ ≤ X₁₆ ∧ X₉+X₁₆ ≤ 0 ∧ X₉+X₁₈ ≤ 0 ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ X₁₆ ≤ X₁₂ ∧ X₁₈ ≤ X₁₂ ∧ 0 ≤ X₁₆ ∧ X₁₈ ≤ X₁₆ ∧ X₁₆ ≤ 0 ∧ X₁₆+X₁₈ ≤ 0 ∧ X₁₈ ≤ 0
  t₁₄₇: l28(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l26(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: X₁₂ ≤ 0 ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₁₆ ≤ X₉ ∧ X₁₈ ≤ X₉ ∧ X₉ ≤ 0 ∧ X₉ ≤ X₁₂ ∧ X₉ ≤ X₁₆ ∧ X₉+X₁₆ ≤ 0 ∧ X₉+X₁₈ ≤ 0 ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ X₁₆ ≤ X₁₂ ∧ X₁₈ ≤ X₁₂ ∧ 0 ≤ X₁₆ ∧ X₁₈ ≤ X₁₆ ∧ X₁₆ ≤ 0 ∧ X₁₆+X₁₈ ≤ 0 ∧ X₁₈ ≤ 0
  t₁₄₈: l29(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l31(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: X₁₈ ≤ 1+X₁₂ ∧ X₁₈ ≤ 1+X₁₆ ∧ X₁₈ ≤ 1 ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₉+X₁₈ ∧ X₁₈ ≤ X₉ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₀+X₁₈ ∧ X₁₈ ≤ X₁₀ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₂+X₁₈ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₁₆+X₁₈ ∧ 0 ≤ X₁₈
  t₁₄₉: l3(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l36(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: X₁₇ ≤ X₃ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₃ ∧ 1+X₁₅ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₀ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₃ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₃ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₃ ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₃ ∧ X₁₅ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₃ ∧ X₁₅ ≤ X₁₃ ∧ 0 ≤ X₁₃+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₆
  t₁₅₀: l3(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l36(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₃, X₁₈) :|: 1+X₃ ≤ X₁₇ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₃ ∧ 1+X₁₅ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₀ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₃ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₃ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₃ ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₃ ∧ X₁₅ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₃ ∧ X₁₅ ≤ X₁₃ ∧ 0 ≤ X₁₃+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₆
  t₁₅₁: l30(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l27(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, ret_post) :|: 0 ≤ 0 ∧ ret_post ≤ __rho_9__post ∧ __rho_9__post ≤ ret_post ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₁₆ ≤ X₉ ∧ X₉ ≤ 0 ∧ X₉ ≤ X₁₂ ∧ X₉ ≤ X₁₆ ∧ X₉+X₁₆ ≤ 0 ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ X₁₆ ≤ X₁₂ ∧ 0 ≤ X₁₆ ∧ X₁₆ ≤ 0
  t₁₅₂: l31(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l29(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: X₁₈ ≤ 1+X₁₂ ∧ X₁₈ ≤ 1+X₁₆ ∧ X₁₈ ≤ 1 ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₉+X₁₈ ∧ X₁₈ ≤ X₉ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₀+X₁₈ ∧ X₁₈ ≤ X₁₀ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₂+X₁₈ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₁₆+X₁₈ ∧ 0 ≤ X₁₈
  t₁₅₃: l32(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l30(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: X₁₄ ≤ 3 ∧ 3 ≤ X₁₄ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₁₆ ≤ X₉ ∧ X₉ ≤ 0 ∧ X₉ ≤ X₁₂ ∧ X₉ ≤ X₁₆ ∧ X₉+X₁₆ ≤ 0 ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ X₁₆ ≤ X₁₂ ∧ 0 ≤ X₁₆ ∧ X₁₆ ≤ 0
  t₁₅₄: l32(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l33(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: 4 ≤ X₁₄ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₁₆ ≤ X₉ ∧ X₉ ≤ 0 ∧ X₉ ≤ X₁₂ ∧ X₉ ≤ X₁₆ ∧ X₉+X₁₆ ≤ 0 ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ X₁₆ ≤ X₁₂ ∧ 0 ≤ X₁₆ ∧ X₁₆ ≤ 0
  t₁₅₅: l32(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l33(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: X₁₄ ≤ 2 ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₁₆ ≤ X₉ ∧ X₉ ≤ 0 ∧ X₉ ≤ X₁₂ ∧ X₉ ≤ X₁₆ ∧ X₉+X₁₆ ≤ 0 ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ X₁₆ ≤ X₁₂ ∧ 0 ≤ X₁₆ ∧ X₁₆ ≤ 0
  t₁₅₆: l33(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l30(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₁₆ ≤ X₉ ∧ X₉ ≤ 0 ∧ X₉ ≤ X₁₂ ∧ X₉ ≤ X₁₆ ∧ X₉+X₁₆ ≤ 0 ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ X₁₆ ≤ X₁₂ ∧ 0 ≤ X₁₆ ∧ X₁₆ ≤ 0
  t₁₅₇: l34(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l32(X₀, MAXADDR_post, X₂, X₃, X₄, X₅, X₆, X₇, X₈, 0, X₁₀, X₁₁, addrs_post, X₁₃, X₁₄, X₁₅, 0, X₁₇, ret_post) :|: 0 ≤ 0 ∧ 1 ≤ MaxBackends_post ∧ 0 ≤ addrs_post
  t₁₅₈: l35(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l10(X₁₅, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, 1+X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: 0 ≤ X₁₃ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1+X₁₅ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₀ ∧ 1 ≤ X₂+X₁₂ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ X₁₇ ≤ X₃ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ X₁₅ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₆
  t₁₅₉: l35(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l10(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: 1+X₁₃ ≤ 0 ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1+X₁₅ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₀ ∧ 1 ≤ X₂+X₁₂ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ X₁₇ ≤ X₃ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ X₁₅ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₆
  t₁₆₀: l36(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l35(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, err_post, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: 0 ≤ 0 ∧ err_post ≤ __rho_16__post ∧ __rho_16__post ≤ err_post ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₃ ∧ 1+X₁₅ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₀ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₃ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ X₁₇ ≤ X₃ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₃ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₃ ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₃ ∧ X₁₅ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₃ ∧ X₁₅ ≤ X₁₃ ∧ 0 ≤ X₁₃+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₆
  t₁₆₁: l4(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l6(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: X₈ ≤ 1 ∧ 1 ≤ X₈ ∧ X₁₁ ≤ 3+X₉ ∧ X₁₁ ≤ 3+X₁₀ ∧ X₁₁ ≤ 3 ∧ X₁₁ ≤ 3+X₁₂ ∧ X₁₁ ≤ 3+X₁₃ ∧ X₁₁+X₁₅ ≤ 3 ∧ X₁₁ ≤ 3+X₁₆ ∧ X₁₁ ≤ 2+X₁ ∧ X₁₁ ≤ 2+X₂ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₃ ∧ 1+X₁₅ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₀ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₃ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 3 ≤ X₉+X₁₁ ∧ 3 ≤ X₁₀+X₁₁ ∧ 3 ≤ X₁₁ ∧ 3 ≤ X₁₁+X₁₂ ∧ 3 ≤ X₁₁+X₁₃ ∧ 3+X₁₅ ≤ X₁₁ ∧ 3 ≤ X₁₁+X₁₆ ∧ 4 ≤ X₁+X₁₁ ∧ 4 ≤ X₂+X₁₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₃ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₃ ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₃ ∧ X₁₅ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₃ ∧ X₁₅ ≤ X₁₃ ∧ 0 ≤ X₁₃+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₆
  t₁₆₂: l4(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l8(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: 2 ≤ X₈ ∧ X₁₁ ≤ 3+X₉ ∧ X₁₁ ≤ 3+X₁₀ ∧ X₁₁ ≤ 3 ∧ X₁₁ ≤ 3+X₁₂ ∧ X₁₁ ≤ 3+X₁₃ ∧ X₁₁+X₁₅ ≤ 3 ∧ X₁₁ ≤ 3+X₁₆ ∧ X₁₁ ≤ 2+X₁ ∧ X₁₁ ≤ 2+X₂ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₃ ∧ 1+X₁₅ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₀ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₃ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 3 ≤ X₉+X₁₁ ∧ 3 ≤ X₁₀+X₁₁ ∧ 3 ≤ X₁₁ ∧ 3 ≤ X₁₁+X₁₂ ∧ 3 ≤ X₁₁+X₁₃ ∧ 3+X₁₅ ≤ X₁₁ ∧ 3 ≤ X₁₁+X₁₆ ∧ 4 ≤ X₁+X₁₁ ∧ 4 ≤ X₂+X₁₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₃ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₃ ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₃ ∧ X₁₅ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₃ ∧ X₁₅ ≤ X₁₃ ∧ 0 ≤ X₁₃+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₆
  t₁₆₃: l4(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l8(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: X₈ ≤ 0 ∧ X₁₁ ≤ 3+X₉ ∧ X₁₁ ≤ 3+X₁₀ ∧ X₁₁ ≤ 3 ∧ X₁₁ ≤ 3+X₁₂ ∧ X₁₁ ≤ 3+X₁₃ ∧ X₁₁+X₁₅ ≤ 3 ∧ X₁₁ ≤ 3+X₁₆ ∧ X₁₁ ≤ 2+X₁ ∧ X₁₁ ≤ 2+X₂ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₃ ∧ 1+X₁₅ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₀ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₃ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 3 ≤ X₉+X₁₁ ∧ 3 ≤ X₁₀+X₁₁ ∧ 3 ≤ X₁₁ ∧ 3 ≤ X₁₁+X₁₂ ∧ 3 ≤ X₁₁+X₁₃ ∧ 3+X₁₅ ≤ X₁₁ ∧ 3 ≤ X₁₁+X₁₆ ∧ 4 ≤ X₁+X₁₁ ∧ 4 ≤ X₂+X₁₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₃ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₃ ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₃ ∧ X₁₅ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₃ ∧ X₁₅ ≤ X₁₃ ∧ 0 ≤ X₁₃+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₆
  t₁₆₄: l5(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l4(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, __rho_8__post, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: 0 ≤ 0 ∧ X₁₁ ≤ 3 ∧ 3 ≤ X₁₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₃ ∧ 1+X₁₅ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₀ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₃ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₃ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₃ ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₃ ∧ X₁₅ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₃ ∧ X₁₅ ≤ X₁₃ ∧ 0 ≤ X₁₃+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₆
  t₁₆₅: l5(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l6(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: 4 ≤ X₁₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₃ ∧ 1+X₁₅ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₀ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₃ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₃ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₃ ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₃ ∧ X₁₅ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₃ ∧ X₁₅ ≤ X₁₃ ∧ 0 ≤ X₁₃+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₆
  t₁₆₆: l5(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l6(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: X₁₁ ≤ 2 ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₃ ∧ 1+X₁₅ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₀ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₃ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₃ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₃ ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₃ ∧ X₁₅ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₃ ∧ X₁₅ ≤ X₁₃ ∧ 0 ≤ X₁₃+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₆
  t₁₆₇: l6(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l3(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, maxconn_post, X₁₈) :|: 0 ≤ 0 ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₃ ∧ 1+X₁₅ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₀ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₃ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₃ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₃ ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₃ ∧ X₁₅ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₃ ∧ X₁₅ ≤ X₁₃ ∧ 0 ≤ X₁₃+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₆
  t₁₆₈: l7(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l19(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
  t₁₆₉: l8(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l7(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: X₁₁ ≤ 3+X₉ ∧ X₁₁ ≤ 3+X₁₀ ∧ X₁₁ ≤ 3 ∧ X₁₁ ≤ 3+X₁₂ ∧ X₁₁ ≤ 3+X₁₃ ∧ X₁₁+X₁₅ ≤ 3 ∧ X₁₁ ≤ 3+X₁₆ ∧ X₁₁ ≤ 2+X₁ ∧ X₁₁ ≤ 2+X₂ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₃ ∧ 1+X₁₅ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₀ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₃ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 3 ≤ X₉+X₁₁ ∧ 3 ≤ X₁₀+X₁₁ ∧ 3 ≤ X₁₁ ∧ 3 ≤ X₁₁+X₁₂ ∧ 3 ≤ X₁₁+X₁₃ ∧ 3+X₁₅ ≤ X₁₁ ∧ 3 ≤ X₁₁+X₁₆ ∧ 4 ≤ X₁+X₁₁ ∧ 4 ≤ X₂+X₁₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₃ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₃ ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₃ ∧ X₁₅ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₃ ∧ X₁₅ ≤ X₁₃ ∧ 0 ≤ X₁₃+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₆
  t₁₇₀: l9(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l10(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: 1+X₁₃ ≤ 0 ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1+X₁₅ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₀ ∧ 1 ≤ X₂+X₁₂ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ X₁₅ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₆
  t₁₇₁: l9(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l5(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: 0 ≤ X₁₃ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1+X₁₅ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₀ ∧ 1 ≤ X₂+X₁₂ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ X₁₅ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₆


MPRF for transition t₁₁₆: l10(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l17(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, 1+X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: X₉ ≤ 1+X₁₀ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁-X₁₀]
    • l11: [X₁-X₁₀]
    • l12: [X₁-X₁₀]
    • l13: [X₁-X₁₀]
    • l14: [X₁-X₁₀]
    • l15: [X₁-X₁₀]
    • l16: [X₁-X₁₀]
    • l17: [X₁-X₁₀]
    • l18: [X₁-X₁₀]
    • l20: [X₁-X₁₀]
    • l21: [X₁-X₁₀]
    • l22: [X₁-X₁₀]
    • l23: [X₁-X₁₀]
    • l24: [X₁-X₁₀]
    • l25: [X₁-X₁₀]
    • l3: [X₁-X₁₀]
    • l35: [X₁-X₁₀]
    • l36: [X₁-X₁₀]
    • l4: [X₁-X₁₀]
    • l5: [X₁-X₁₀]
    • l6: [X₁-X₁₀]
    • l9: [X₁-X₁₀]




MPRF for transition t₁₁₇: l11(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l9(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, err_post, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: 0 ≤ 0 ∧ err_post ≤ __rho_1__post ∧ __rho_1__post ≤ err_post ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1+X₁₅ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₀ ∧ 1 ≤ X₂+X₁₂ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ X₁₅ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₆ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁-X₁₀]
    • l11: [1+X₁-X₁₀]
    • l12: [1+X₁-X₁₀]
    • l13: [1+X₁-X₁₀]
    • l14: [1+X₁-X₁₀]
    • l15: [1+X₁-X₁₀]
    • l16: [1+X₁-X₁₀]
    • l17: [1+X₁-X₁₀]
    • l18: [1+X₁-X₁₀]
    • l20: [1+X₁-X₁₀]
    • l21: [1+X₁-X₁₀]
    • l22: [1+X₁-X₁₀]
    • l23: [1+X₁-X₁₀]
    • l24: [1+X₁-X₁₀]
    • l25: [1+X₁-X₁₀]
    • l3: [X₁-X₁₀]
    • l35: [X₁-X₁₀]
    • l36: [X₁-X₁₀]
    • l4: [X₁-X₁₀]
    • l5: [X₁-X₁₀]
    • l6: [X₁-X₁₀]
    • l9: [X₁-X₁₀]




MPRF for transition t₁₁₈: l12(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l10(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: 1 ≤ X₇ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1+X₁₅ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₀ ∧ 1 ≤ X₂+X₁₂ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 1 ≤ X₆ ∧ 1 ≤ X₆+X₉ ∧ 1 ≤ X₆+X₁₀ ∧ 1 ≤ X₆+X₁₂ ∧ 1+X₁₅ ≤ X₆ ∧ 1 ≤ X₆+X₁₆ ∧ 2 ≤ X₁+X₂ ∧ 2 ≤ X₁+X₆ ∧ 2 ≤ X₂+X₆ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ X₁₅ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₆ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁-1-X₁₀]
    • l11: [X₁-X₁₀]
    • l12: [X₁-X₁₀]
    • l13: [X₁-X₁₀]
    • l14: [X₁-X₁₀]
    • l15: [X₁-X₁₀]
    • l16: [X₁-X₁₀]
    • l17: [X₁-X₁₀]
    • l18: [X₁-X₁₀]
    • l20: [X₁-X₁₀]
    • l21: [X₁-X₁₀]
    • l22: [X₁-X₁₀]
    • l23: [X₁-X₁₀]
    • l24: [X₁-X₁₀]
    • l25: [X₁-X₁₀]
    • l3: [X₁-X₁₀]
    • l35: [X₁-X₁₀]
    • l36: [X₁-X₁₀]
    • l4: [X₁-X₁₀]
    • l5: [X₁-X₁₀]
    • l6: [X₁-X₁₀]
    • l9: [X₁-X₁₀]




MPRF for transition t₁₁₉: l12(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l11(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: X₇ ≤ 0 ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1+X₁₅ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₀ ∧ 1 ≤ X₂+X₁₂ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 1 ≤ X₆ ∧ 1 ≤ X₆+X₉ ∧ 1 ≤ X₆+X₁₀ ∧ 1 ≤ X₆+X₁₂ ∧ 1+X₁₅ ≤ X₆ ∧ 1 ≤ X₆+X₁₆ ∧ 2 ≤ X₁+X₂ ∧ 2 ≤ X₁+X₆ ∧ 2 ≤ X₂+X₆ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ X₁₅ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₆ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁-X₁₀]
    • l11: [X₁-X₁₀]
    • l12: [1+X₁-X₁₀]
    • l13: [1+X₁-X₁₀]
    • l14: [1+X₁-X₁₀]
    • l15: [1+X₁-X₁₀]
    • l16: [1+X₁-X₁₀]
    • l17: [1+X₁-X₁₀]
    • l18: [1+X₁-X₁₀]
    • l20: [1+X₁-X₁₀]
    • l21: [1+X₁-X₁₀]
    • l22: [1+X₁-X₁₀]
    • l23: [1+X₁-X₁₀]
    • l24: [1+X₁-X₁₀]
    • l25: [1+X₁-X₁₀]
    • l3: [X₁-X₁₀]
    • l35: [X₁-X₁₀]
    • l36: [X₁-X₁₀]
    • l4: [X₁-X₁₀]
    • l5: [X₁-X₁₀]
    • l6: [X₁-X₁₀]
    • l9: [X₁-X₁₀]




MPRF for transition t₁₂₀: l13(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l11(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: X₆ ≤ 0 ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1+X₁₅ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₀ ∧ 1 ≤ X₂+X₁₂ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ X₁₅ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₆ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁-X₁₀]
    • l11: [X₁-X₁₀]
    • l12: [X₁-X₁₀]
    • l13: [1+X₁-X₁₀]
    • l14: [1+X₁-X₁₀]
    • l15: [1+X₁-X₁₀]
    • l16: [1+X₁-X₁₀]
    • l17: [1+X₁-X₁₀]
    • l18: [1+X₁-X₁₀]
    • l20: [1+X₁-X₁₀]
    • l21: [1+X₁-X₁₀]
    • l22: [1+X₁-X₁₀]
    • l23: [1+X₁-X₁₀]
    • l24: [1+X₁-X₁₀]
    • l25: [1+X₁-X₁₀]
    • l3: [X₁-X₁₀]
    • l35: [X₁-X₁₀]
    • l36: [X₁-X₁₀]
    • l4: [X₁-X₁₀]
    • l5: [X₁-X₁₀]
    • l6: [X₁-X₁₀]
    • l9: [X₁-X₁₀]




MPRF for transition t₁₂₁: l13(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l12(X₀, X₁, X₂, X₃, X₄, X₅, X₆, __rho_5__post, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: 0 ≤ 0 ∧ 1 ≤ X₆ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1+X₁₅ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₀ ∧ 1 ≤ X₂+X₁₂ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ X₁₅ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₆ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁-1-X₁₀]
    • l11: [X₁-1-X₁₀]
    • l12: [X₁-1-X₁₀]
    • l13: [X₁-X₁₀]
    • l14: [X₁-X₁₀]
    • l15: [X₁-X₁₀]
    • l16: [X₁-X₁₀]
    • l17: [X₁-X₁₀]
    • l18: [X₁-X₁₀]
    • l20: [X₁-X₁₀]
    • l21: [X₁-X₁₀]
    • l22: [X₁-X₁₀]
    • l23: [X₁-X₁₀]
    • l24: [X₁-X₁₀]
    • l25: [X₁-X₁₀]
    • l3: [X₁-1-X₁₀]
    • l35: [X₁-1-X₁₀]
    • l36: [X₁-1-X₁₀]
    • l4: [X₁-1-X₁₀]
    • l5: [X₁-1-X₁₀]
    • l6: [X₁-1-X₁₀]
    • l9: [X₁-1-X₁₀]




MPRF for transition t₁₂₂: l14(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l10(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: 1 ≤ X₁₅ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₀ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁-1-X₁₀]
    • l11: [X₁-X₁₀]
    • l12: [X₁-X₁₀]
    • l13: [X₁-X₁₀]
    • l14: [X₁-X₁₀]
    • l15: [X₁-X₁₀]
    • l16: [X₁-X₁₀]
    • l17: [X₁-X₁₀]
    • l18: [X₁-X₁₀]
    • l20: [X₁-X₁₀]
    • l21: [X₁-X₁₀]
    • l22: [X₁-X₁₀]
    • l23: [X₁-X₁₀]
    • l24: [X₁-X₁₀]
    • l25: [X₁-X₁₀]
    • l3: [X₁-X₁₀]
    • l35: [X₁-X₁₀]
    • l36: [X₁-X₁₀]
    • l4: [X₁-X₁₀]
    • l5: [X₁-X₁₀]
    • l6: [X₁-X₁₀]
    • l9: [X₁-X₁₀]




MPRF for transition t₁₂₃: l14(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l13(X₀, X₁, X₂, X₃, X₄, X₅, __rho_4__post, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: 0 ≤ 0 ∧ X₁₅ ≤ 0 ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₀ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁-1-X₁₀]
    • l11: [X₁-1-X₁₀]
    • l12: [X₁-1-X₁₀]
    • l13: [X₁-1-X₁₀]
    • l14: [X₁-X₁₀]
    • l15: [X₁-X₁₀]
    • l16: [X₁-X₁₀]
    • l17: [X₁-X₁₀]
    • l18: [X₁-X₁₀]
    • l20: [X₁-X₁₀]
    • l21: [X₁-X₁₀]
    • l22: [X₁-X₁₀]
    • l23: [X₁-X₁₀]
    • l24: [X₁-X₁₀]
    • l25: [X₁-X₁₀]
    • l3: [X₁-1-X₁₀]
    • l35: [X₁-1-X₁₀]
    • l36: [X₁-1-X₁₀]
    • l4: [X₁-1-X₁₀]
    • l5: [X₁-1-X₁₀]
    • l6: [X₁-1-X₁₀]
    • l9: [X₁-1-X₁₀]




MPRF for transition t₁₂₄: l15(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l14(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, fd_post, X₁₆, X₁₇, X₁₈) :|: 0 ≤ 0 ∧ 1+X₁₆ ≤ X₂ ∧ fd_post ≤ __rho_15__post ∧ __rho_15__post ≤ fd_post ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁-1-X₁₀]
    • l11: [X₁-1-X₁₀]
    • l12: [X₁-1-X₁₀]
    • l13: [X₁-1-X₁₀]
    • l14: [X₁-1-X₁₀]
    • l15: [X₁-X₁₀]
    • l16: [X₁-X₁₀]
    • l17: [X₁-X₁₀]
    • l18: [X₁-X₁₀]
    • l20: [X₁-X₁₀]
    • l21: [X₁-X₁₀]
    • l22: [X₁-X₁₀]
    • l23: [X₁-X₁₀]
    • l24: [X₁-X₁₀]
    • l25: [X₁-X₁₀]
    • l3: [X₁-1-X₁₀]
    • l35: [X₁-1-X₁₀]
    • l36: [X₁-1-X₁₀]
    • l4: [X₁-1-X₁₀]
    • l5: [X₁-1-X₁₀]
    • l6: [X₁-1-X₁₀]
    • l9: [X₁-1-X₁₀]




MPRF for transition t₁₂₆: l16(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l23(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: 1 ≤ X₄ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [1+X₁-X₁₀]
    • l11: [1+X₁-X₁₀]
    • l12: [1+X₁-X₁₀]
    • l13: [1+X₁-X₁₀]
    • l14: [1+X₁-X₁₀]
    • l15: [1+X₁-X₁₀]
    • l16: [2+X₁-X₁₀]
    • l17: [2+X₁-X₁₀]
    • l18: [2+X₁-X₁₀]
    • l20: [1+X₁-X₁₀]
    • l21: [1+X₁-X₁₀]
    • l22: [1+X₁-X₁₀]
    • l23: [1+X₁-X₁₀]
    • l24: [1+X₁-X₁₀]
    • l25: [1+X₁-X₁₀]
    • l3: [1+X₁-X₁₀]
    • l35: [1+X₁-X₁₀]
    • l36: [1+X₁-X₁₀]
    • l4: [1+X₁-X₁₀]
    • l5: [1+X₁-X₁₀]
    • l6: [1+X₁-X₁₀]
    • l9: [1+X₁-X₁₀]




MPRF for transition t₁₂₇: l16(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l25(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: X₄ ≤ 0 ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [1+X₁-X₁₀]
    • l11: [1+X₁-X₁₀]
    • l12: [1+X₁-X₁₀]
    • l13: [1+X₁-X₁₀]
    • l14: [1+X₁-X₁₀]
    • l15: [1+X₁-X₁₀]
    • l16: [2+X₁-X₁₀]
    • l17: [2+X₁-X₁₀]
    • l18: [2+X₁-X₁₀]
    • l20: [1+X₁-X₁₀]
    • l21: [1+X₁-X₁₀]
    • l22: [1+X₁-X₁₀]
    • l23: [1+X₁-X₁₀]
    • l24: [1+X₁-X₁₀]
    • l25: [1+X₁-X₁₀]
    • l3: [1+X₁-X₁₀]
    • l35: [1+X₁-X₁₀]
    • l36: [1+X₁-X₁₀]
    • l4: [1+X₁-X₁₀]
    • l5: [1+X₁-X₁₀]
    • l6: [1+X₁-X₁₀]
    • l9: [1+X₁-X₁₀]




MPRF for transition t₁₂₉: l18(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l16(X₀, X₁, X₂, X₃, __rho_2__post, __rho_3__post, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: 0 ≤ 0 ∧ 1+X₁₀ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [1+X₁-X₁₀]
    • l11: [1+X₁-X₁₀]
    • l12: [1+X₁-X₁₀]
    • l13: [1+X₁-X₁₀]
    • l14: [1+X₁-X₁₀]
    • l15: [1+X₁-X₁₀]
    • l16: [1+X₁-X₁₀]
    • l17: [2+X₁-X₁₀]
    • l18: [2+X₁-X₁₀]
    • l20: [1+X₁-X₁₀]
    • l21: [1+X₁-X₁₀]
    • l22: [1+X₁-X₁₀]
    • l23: [1+X₁-X₁₀]
    • l24: [1+X₁-X₁₀]
    • l25: [1+X₁-X₁₀]
    • l3: [1+X₁-X₁₀]
    • l35: [1+X₁-X₁₀]
    • l36: [1+X₁-X₁₀]
    • l4: [1+X₁-X₁₀]
    • l5: [1+X₁-X₁₀]
    • l6: [1+X₁-X₁₀]
    • l9: [1+X₁-X₁₀]




MPRF for transition t₁₃₃: l20(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l22(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: 0 ≤ 1+X₀ ∧ 1+X₀ ≤ 0 ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ X₂ ≤ X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁-1-X₁₀]
    • l11: [X₁-1-X₁₀]
    • l12: [X₁-1-X₁₀]
    • l13: [X₁-1-X₁₀]
    • l14: [X₁-1-X₁₀]
    • l15: [X₁-1-X₁₀]
    • l16: [X₁-X₁₀]
    • l17: [X₁-X₁₀]
    • l18: [X₁-X₁₀]
    • l20: [X₁-X₁₀]
    • l21: [X₁-X₁₀]
    • l22: [X₁-1-X₁₀]
    • l23: [X₁-X₁₀]
    • l24: [X₁-X₁₀]
    • l25: [X₁-X₁₀]
    • l3: [X₁-1-X₁₀]
    • l35: [X₁-1-X₁₀]
    • l36: [X₁-1-X₁₀]
    • l4: [X₁-1-X₁₀]
    • l5: [X₁-1-X₁₀]
    • l6: [X₁-1-X₁₀]
    • l9: [X₁-1-X₁₀]




MPRF for transition t₁₃₇: l21(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l22(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: 1+X₁₆ ≤ X₂ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁-1-X₁₀]
    • l11: [X₁-1-X₁₀]
    • l12: [X₁-1-X₁₀]
    • l13: [X₁-1-X₁₀]
    • l14: [X₁-1-X₁₀]
    • l15: [X₁-1-X₁₀]
    • l16: [X₁-X₁₀]
    • l17: [X₁-X₁₀]
    • l18: [X₁-X₁₀]
    • l20: [X₁-X₁₀]
    • l21: [X₁-X₁₀]
    • l22: [X₁-1-X₁₀]
    • l23: [X₁-X₁₀]
    • l24: [X₁-X₁₀]
    • l25: [X₁-X₁₀]
    • l3: [X₁-1-X₁₀]
    • l35: [X₁-1-X₁₀]
    • l36: [X₁-1-X₁₀]
    • l4: [X₁-1-X₁₀]
    • l5: [X₁-1-X₁₀]
    • l6: [X₁-1-X₁₀]
    • l9: [X₁-1-X₁₀]




MPRF for transition t₁₃₈: l22(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l15(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁-1-X₁₀]
    • l11: [X₁-1-X₁₀]
    • l12: [X₁-1-X₁₀]
    • l13: [X₁-1-X₁₀]
    • l14: [X₁-1-X₁₀]
    • l15: [X₁-1-X₁₀]
    • l16: [X₁-X₁₀]
    • l17: [X₁-X₁₀]
    • l18: [X₁-X₁₀]
    • l20: [X₁-X₁₀]
    • l21: [X₁-X₁₀]
    • l22: [X₁-X₁₀]
    • l23: [X₁-X₁₀]
    • l24: [X₁-X₁₀]
    • l25: [X₁-X₁₀]
    • l3: [X₁-1-X₁₀]
    • l35: [X₁-1-X₁₀]
    • l36: [X₁-1-X₁₀]
    • l4: [X₁-1-X₁₀]
    • l5: [X₁-1-X₁₀]
    • l6: [X₁-1-X₁₀]
    • l9: [X₁-1-X₁₀]




MPRF for transition t₁₄₁: l25(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l10(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: 1 ≤ X₅ ∧ 1 ≤ X₁ ∧ 1+X₄ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ X₄ ≤ 0 ∧ X₄ ≤ X₉ ∧ X₄ ≤ X₁₀ ∧ X₄ ≤ X₁₂ ∧ X₄ ≤ X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁-1-X₁₀]
    • l11: [X₁-X₁₀]
    • l12: [X₁-X₁₀]
    • l13: [X₁-X₁₀]
    • l14: [X₁-X₁₀]
    • l15: [X₁-X₁₀]
    • l16: [X₁-X₁₀]
    • l17: [X₁-X₁₀]
    • l18: [X₁-X₁₀]
    • l20: [X₁-X₁₀]
    • l21: [X₁-X₁₀]
    • l22: [X₁-X₁₀]
    • l23: [X₁-X₁₀]
    • l24: [X₁-X₁₀]
    • l25: [X₁-X₁₀]
    • l3: [X₁-X₁₀]
    • l35: [X₁-X₁₀]
    • l36: [X₁-X₁₀]
    • l4: [X₁-X₁₀]
    • l5: [X₁-X₁₀]
    • l6: [X₁-X₁₀]
    • l9: [X₁-X₁₀]




MPRF for transition t₁₄₂: l25(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l23(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: X₅ ≤ 0 ∧ 1 ≤ X₁ ∧ 1+X₄ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ X₄ ≤ 0 ∧ X₄ ≤ X₉ ∧ X₄ ≤ X₁₀ ∧ X₄ ≤ X₁₂ ∧ X₄ ≤ X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [1+X₁-X₁₀]
    • l11: [1+X₁-X₁₀]
    • l12: [1+X₁-X₁₀]
    • l13: [1+X₁-X₁₀]
    • l14: [1+X₁-X₁₀]
    • l15: [1+X₁-X₁₀]
    • l16: [2+X₁-X₁₀]
    • l17: [2+X₁-X₁₀]
    • l18: [2+X₁-X₁₀]
    • l20: [1+X₁-X₁₀]
    • l21: [1+X₁-X₁₀]
    • l22: [1+X₁-X₁₀]
    • l23: [1+X₁-X₁₀]
    • l24: [1+X₁-X₁₀]
    • l25: [2+X₁-X₁₀]
    • l3: [1+X₁-X₁₀]
    • l35: [1+X₁-X₁₀]
    • l36: [1+X₁-X₁₀]
    • l4: [1+X₁-X₁₀]
    • l5: [1+X₁-X₁₀]
    • l6: [1+X₁-X₁₀]
    • l9: [1+X₁-X₁₀]




MPRF for transition t₁₄₉: l3(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l36(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: X₁₇ ≤ X₃ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₃ ∧ 1+X₁₅ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₀ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₃ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₃ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₃ ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₃ ∧ X₁₅ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₃ ∧ X₁₅ ≤ X₁₃ ∧ 0 ≤ X₁₃+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₆ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁-1-X₁₀]
    • l11: [X₁-X₁₀]
    • l12: [X₁-X₁₀]
    • l13: [X₁-X₁₀]
    • l14: [X₁-X₁₀]
    • l15: [X₁-X₁₀]
    • l16: [X₁-X₁₀]
    • l17: [X₁-X₁₀]
    • l18: [X₁-X₁₀]
    • l20: [X₁-X₁₀]
    • l21: [X₁-X₁₀]
    • l22: [X₁-X₁₀]
    • l23: [X₁-X₁₀]
    • l24: [X₁-X₁₀]
    • l25: [X₁-X₁₀]
    • l3: [X₁-X₁₀]
    • l35: [X₁-1-X₁₀]
    • l36: [X₁-1-X₁₀]
    • l4: [X₁-X₁₀]
    • l5: [X₁-X₁₀]
    • l6: [X₁-X₁₀]
    • l9: [X₁-X₁₀]




MPRF for transition t₁₅₀: l3(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l36(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₃, X₁₈) :|: 1+X₃ ≤ X₁₇ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₃ ∧ 1+X₁₅ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₀ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₃ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₃ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₃ ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₃ ∧ X₁₅ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₃ ∧ X₁₅ ≤ X₁₃ ∧ 0 ≤ X₁₃+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₆ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁-1-X₁₀]
    • l11: [X₁-X₁₀]
    • l12: [X₁-X₁₀]
    • l13: [X₁-X₁₀]
    • l14: [X₁-X₁₀]
    • l15: [X₁-X₁₀]
    • l16: [X₁-X₁₀]
    • l17: [X₁-X₁₀]
    • l18: [X₁-X₁₀]
    • l20: [X₁-X₁₀]
    • l21: [X₁-X₁₀]
    • l22: [X₁-X₁₀]
    • l23: [X₁-X₁₀]
    • l24: [X₁-X₁₀]
    • l25: [X₁-X₁₀]
    • l3: [X₁-X₁₀]
    • l35: [X₁-1-X₁₀]
    • l36: [X₁-1-X₁₀]
    • l4: [X₁-X₁₀]
    • l5: [X₁-X₁₀]
    • l6: [X₁-X₁₀]
    • l9: [X₁-X₁₀]




MPRF for transition t₁₅₈: l35(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l10(X₁₅, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, 1+X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: 0 ≤ X₁₃ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1+X₁₅ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₀ ∧ 1 ≤ X₂+X₁₂ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ X₁₇ ≤ X₃ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ X₁₅ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₆ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁-1-X₁₀]
    • l11: [X₁-X₁₀]
    • l12: [X₁-X₁₀]
    • l13: [X₁-X₁₀]
    • l14: [X₁-X₁₀]
    • l15: [X₁-X₁₀]
    • l16: [X₁-X₁₀]
    • l17: [X₁-X₁₀]
    • l18: [X₁-X₁₀]
    • l20: [X₁-X₁₀]
    • l21: [X₁-X₁₀]
    • l22: [X₁-X₁₀]
    • l23: [X₁-X₁₀]
    • l24: [X₁-X₁₀]
    • l25: [X₁-X₁₀]
    • l3: [X₁-X₁₀]
    • l35: [X₁-X₁₀]
    • l36: [X₁-X₁₀]
    • l4: [X₁-X₁₀]
    • l5: [X₁-X₁₀]
    • l6: [X₁-X₁₀]
    • l9: [X₁-X₁₀]




MPRF for transition t₁₅₉: l35(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l10(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: 1+X₁₃ ≤ 0 ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1+X₁₅ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₀ ∧ 1 ≤ X₂+X₁₂ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ X₁₇ ≤ X₃ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ X₁₅ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₆ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁-1-X₁₀]
    • l11: [X₁-X₁₀]
    • l12: [X₁-X₁₀]
    • l13: [X₁-X₁₀]
    • l14: [X₁-X₁₀]
    • l15: [X₁-X₁₀]
    • l16: [X₁-X₁₀]
    • l17: [X₁-X₁₀]
    • l18: [X₁-X₁₀]
    • l20: [X₁-X₁₀]
    • l21: [X₁-X₁₀]
    • l22: [X₁-X₁₀]
    • l23: [X₁-X₁₀]
    • l24: [X₁-X₁₀]
    • l25: [X₁-X₁₀]
    • l3: [X₁-X₁₀]
    • l35: [X₁-X₁₀]
    • l36: [X₁-X₁₀]
    • l4: [X₁-X₁₀]
    • l5: [X₁-X₁₀]
    • l6: [X₁-X₁₀]
    • l9: [X₁-X₁₀]




MPRF for transition t₁₆₀: l36(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l35(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, err_post, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: 0 ≤ 0 ∧ err_post ≤ __rho_16__post ∧ __rho_16__post ≤ err_post ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₃ ∧ 1+X₁₅ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₀ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₃ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ X₁₇ ≤ X₃ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₃ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₃ ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₃ ∧ X₁₅ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₃ ∧ X₁₅ ≤ X₁₃ ∧ 0 ≤ X₁₃+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₆ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁-1-X₁₀]
    • l11: [X₁-X₁₀]
    • l12: [X₁-X₁₀]
    • l13: [X₁-X₁₀]
    • l14: [X₁-X₁₀]
    • l15: [X₁-X₁₀]
    • l16: [X₁-X₁₀]
    • l17: [X₁-X₁₀]
    • l18: [X₁-X₁₀]
    • l20: [X₁-X₁₀]
    • l21: [X₁-X₁₀]
    • l22: [X₁-X₁₀]
    • l23: [X₁-X₁₀]
    • l24: [X₁-X₁₀]
    • l25: [X₁-X₁₀]
    • l3: [X₁-X₁₀]
    • l35: [X₁-1-X₁₀]
    • l36: [X₁-X₁₀]
    • l4: [X₁-X₁₀]
    • l5: [X₁-X₁₀]
    • l6: [X₁-X₁₀]
    • l9: [X₁-X₁₀]




MPRF for transition t₁₆₁: l4(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l6(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: X₈ ≤ 1 ∧ 1 ≤ X₈ ∧ X₁₁ ≤ 3+X₉ ∧ X₁₁ ≤ 3+X₁₀ ∧ X₁₁ ≤ 3 ∧ X₁₁ ≤ 3+X₁₂ ∧ X₁₁ ≤ 3+X₁₃ ∧ X₁₁+X₁₅ ≤ 3 ∧ X₁₁ ≤ 3+X₁₆ ∧ X₁₁ ≤ 2+X₁ ∧ X₁₁ ≤ 2+X₂ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₃ ∧ 1+X₁₅ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₀ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₃ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 3 ≤ X₉+X₁₁ ∧ 3 ≤ X₁₀+X₁₁ ∧ 3 ≤ X₁₁ ∧ 3 ≤ X₁₁+X₁₂ ∧ 3 ≤ X₁₁+X₁₃ ∧ 3+X₁₅ ≤ X₁₁ ∧ 3 ≤ X₁₁+X₁₆ ∧ 4 ≤ X₁+X₁₁ ∧ 4 ≤ X₂+X₁₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₃ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₃ ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₃ ∧ X₁₅ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₃ ∧ X₁₅ ≤ X₁₃ ∧ 0 ≤ X₁₃+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₆ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁-1-X₁₀]
    • l11: [X₁-X₁₀]
    • l12: [X₁-X₁₀]
    • l13: [X₁-X₁₀]
    • l14: [X₁-X₁₀]
    • l15: [X₁-X₁₀]
    • l16: [X₁-X₁₀]
    • l17: [X₁-X₁₀]
    • l18: [X₁-X₁₀]
    • l20: [X₁-X₁₀]
    • l21: [X₁-X₁₀]
    • l22: [X₁-X₁₀]
    • l23: [X₁-X₁₀]
    • l24: [X₁-X₁₀]
    • l25: [X₁-X₁₀]
    • l3: [X₁-1-X₁₀]
    • l35: [X₁-1-X₁₀]
    • l36: [X₁-1-X₁₀]
    • l4: [X₁-X₁₀]
    • l5: [X₁-X₁₀]
    • l6: [X₁-1-X₁₀]
    • l9: [X₁-X₁₀]




MPRF for transition t₁₆₄: l5(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l4(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, __rho_8__post, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: 0 ≤ 0 ∧ X₁₁ ≤ 3 ∧ 3 ≤ X₁₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₃ ∧ 1+X₁₅ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₀ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₃ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₃ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₃ ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₃ ∧ X₁₅ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₃ ∧ X₁₅ ≤ X₁₃ ∧ 0 ≤ X₁₃+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₆ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [2⋅X₁-2⋅X₁₀-X₁₁]
    • l11: [2+2⋅X₁-2⋅X₁₀-X₁₁]
    • l12: [2+2⋅X₁-2⋅X₁₀-X₁₁]
    • l13: [2+2⋅X₁-2⋅X₁₀-X₁₁]
    • l14: [2+2⋅X₁-2⋅X₁₀-X₁₁]
    • l15: [2+2⋅X₁-2⋅X₁₀-X₁₁]
    • l16: [2+2⋅X₁-2⋅X₁₀-X₁₁]
    • l17: [2+2⋅X₁-2⋅X₁₀-X₁₁]
    • l18: [2+2⋅X₁-2⋅X₁₀-X₁₁]
    • l20: [2+2⋅X₁-2⋅X₁₀-X₁₁]
    • l21: [2+2⋅X₁-2⋅X₁₀-X₁₁]
    • l22: [2+2⋅X₁-2⋅X₁₀-X₁₁]
    • l23: [2+2⋅X₁-2⋅X₁₀-X₁₁]
    • l24: [2+2⋅X₁-2⋅X₁₀-X₁₁]
    • l25: [2+2⋅X₁-2⋅X₁₀-X₁₁]
    • l3: [1+2⋅X₁-2⋅X₁₀-X₁₁]
    • l35: [2⋅X₁-2⋅X₁₀-X₁₁]
    • l36: [1+2⋅X₁-2⋅X₁₀-X₁₁]
    • l4: [2⋅X₁-2-2⋅X₁₀]
    • l5: [2+2⋅X₁-2⋅X₁₀-X₁₁]
    • l6: [1+2⋅X₁-2⋅X₁₀-X₁₁]
    • l9: [2+2⋅X₁-2⋅X₁₀-X₁₁]




MPRF for transition t₁₆₅: l5(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l6(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: 4 ≤ X₁₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₃ ∧ 1+X₁₅ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₀ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₃ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₃ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₃ ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₃ ∧ X₁₅ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₃ ∧ X₁₅ ≤ X₁₃ ∧ 0 ≤ X₁₃+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₆ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁-X₁₀]
    • l11: [1+X₁-X₁₀]
    • l12: [1+X₁-X₁₀]
    • l13: [1+X₁-X₁₀]
    • l14: [1+X₁-X₁₀]
    • l15: [1+X₁-X₁₀]
    • l16: [1+X₁-X₁₀]
    • l17: [1+X₁-X₁₀]
    • l18: [1+X₁-X₁₀]
    • l20: [1+X₁-X₁₀]
    • l21: [1+X₁-X₁₀]
    • l22: [1+X₁-X₁₀]
    • l23: [1+X₁-X₁₀]
    • l24: [1+X₁-X₁₀]
    • l25: [1+X₁-X₁₀]
    • l3: [X₁-X₁₀]
    • l35: [X₁-X₁₀]
    • l36: [X₁-X₁₀]
    • l4: [X₁-X₁₀]
    • l5: [1+X₁-X₁₀]
    • l6: [X₁-X₁₀]
    • l9: [1+X₁-X₁₀]




MPRF for transition t₁₆₆: l5(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l6(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: X₁₁ ≤ 2 ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₃ ∧ 1+X₁₅ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₀ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₃ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₃ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₃ ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₃ ∧ X₁₅ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₃ ∧ X₁₅ ≤ X₁₃ ∧ 0 ≤ X₁₃+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₆ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁-1-X₁₀]
    • l11: [X₁-X₁₀]
    • l12: [X₁-X₁₀]
    • l13: [X₁-X₁₀]
    • l14: [X₁-X₁₀]
    • l15: [X₁-X₁₀]
    • l16: [X₁-X₁₀]
    • l17: [X₁-X₁₀]
    • l18: [X₁-X₁₀]
    • l20: [X₁-X₁₀]
    • l21: [X₁-X₁₀]
    • l22: [X₁-X₁₀]
    • l23: [X₁-X₁₀]
    • l24: [X₁-X₁₀]
    • l25: [X₁-X₁₀]
    • l3: [X₁-1-X₁₀]
    • l35: [X₁-1-X₁₀]
    • l36: [X₁-1-X₁₀]
    • l4: [X₁-X₁₀]
    • l5: [X₁-X₁₀]
    • l6: [X₁-1-X₁₀]
    • l9: [X₁-X₁₀]




MPRF for transition t₁₆₇: l6(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l3(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, maxconn_post, X₁₈) :|: 0 ≤ 0 ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₃ ∧ 1+X₁₅ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₀ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₃ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₃ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₃ ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₃ ∧ X₁₅ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₃ ∧ X₁₅ ≤ X₁₃ ∧ 0 ≤ X₁₃+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₆ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁-1-X₁₀]
    • l11: [X₁-X₁₀]
    • l12: [X₁-X₁₀]
    • l13: [X₁-X₁₀]
    • l14: [X₁-X₁₀]
    • l15: [X₁-X₁₀]
    • l16: [X₁-X₁₀]
    • l17: [X₁-X₁₀]
    • l18: [X₁-X₁₀]
    • l20: [X₁-X₁₀]
    • l21: [X₁-X₁₀]
    • l22: [X₁-X₁₀]
    • l23: [X₁-X₁₀]
    • l24: [X₁-X₁₀]
    • l25: [X₁-X₁₀]
    • l3: [X₁-1-X₁₀]
    • l35: [X₁-1-X₁₀]
    • l36: [X₁-1-X₁₀]
    • l4: [X₁-X₁₀]
    • l5: [X₁-X₁₀]
    • l6: [X₁-X₁₀]
    • l9: [X₁-X₁₀]




MPRF for transition t₁₇₀: l9(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l10(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: 1+X₁₃ ≤ 0 ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1+X₁₅ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₀ ∧ 1 ≤ X₂+X₁₂ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ X₁₅ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₆ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁-X₁₀]
    • l11: [1+X₁-X₁₀]
    • l12: [1+X₁-X₁₀]
    • l13: [1+X₁-X₁₀]
    • l14: [1+X₁-X₁₀]
    • l15: [1+X₁-X₁₀]
    • l16: [1+X₁-X₁₀]
    • l17: [1+X₁-X₁₀]
    • l18: [1+X₁-X₁₀]
    • l20: [1+X₁-X₁₀]
    • l21: [1+X₁-X₁₀]
    • l22: [1+X₁-X₁₀]
    • l23: [1+X₁-X₁₀]
    • l24: [1+X₁-X₁₀]
    • l25: [1+X₁-X₁₀]
    • l3: [X₁-X₁₀]
    • l35: [X₁-X₁₀]
    • l36: [X₁-X₁₀]
    • l4: [X₁-X₁₀]
    • l5: [X₁-X₁₀]
    • l6: [X₁-X₁₀]
    • l9: [1+X₁-X₁₀]




MPRF for transition t₁₇₁: l9(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) → l5(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈) :|: 0 ≤ X₁₃ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1+X₁₅ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₀ ∧ 1 ≤ X₂+X₁₂ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ X₁₅ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ X₁₅ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₆ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁-1-X₁₀]
    • l11: [X₁-X₁₀]
    • l12: [X₁-X₁₀]
    • l13: [X₁-X₁₀]
    • l14: [X₁-X₁₀]
    • l15: [X₁-X₁₀]
    • l16: [X₁-X₁₀]
    • l17: [X₁-X₁₀]
    • l18: [X₁-X₁₀]
    • l20: [X₁-X₁₀]
    • l21: [X₁-X₁₀]
    • l22: [X₁-X₁₀]
    • l23: [X₁-X₁₀]
    • l24: [X₁-X₁₀]
    • l25: [X₁-X₁₀]
    • l3: [X₁-1-X₁₀]
    • l35: [X₁-1-X₁₀]
    • l36: [X₁-1-X₁₀]
    • l4: [X₁-1-X₁₀]
    • l5: [X₁-1-X₁₀]
    • l6: [X₁-1-X₁₀]
    • l9: [X₁-X₁₀]




TWN: t₁₄₁: l25→l10


  cycle: [t₁₄₁: l25→l10; t₁₁₆: l10→l17; t₁₂₈: l17→l18; t₁₂₉: l18→l16; t₁₂₇: l16→l25]
  original loop: (X₉ ≤ 1+X₁₀ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 0 ≤ 0 ∧ 2+X₁₀ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 2+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 1 ≤ X₁ ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 2+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ 1+X₁₀ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆,(X₁,X₉,X₁₀,X₁₂,X₁₆) -> (X₁,X₉,1+X₁₀,X₁₂,X₁₆))
  transformed loop: (X₉ ≤ 1+X₁₀ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 0 ≤ 0 ∧ 2+X₁₀ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 2+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 1 ≤ X₁ ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 2+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ 1+X₁₀ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆,(X₁,X₉,X₁₀,X₁₂,X₁₆) -> (X₁,X₉,1+X₁₀,X₁₂,X₁₆))
  loop: (X₉ ≤ 1+X₁₀ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 0 ≤ 0 ∧ 2+X₁₀ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 2+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 1 ≤ X₁ ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 2+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ 1+X₁₀ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆,(X₁,X₉,X₁₀,X₁₂,X₁₆) -> (X₁,X₉,1+X₁₀,X₁₂,X₁₆))
  order: [X₁₆; X₁₂; X₁₀; X₉; X₁]
closed-form:  X₁₆: X₁₆
  X₁₂: X₁₂
  X₁₀: X₁₀ + [[n != 0]]⋅n^1
  X₉: X₉
  X₁: X₁

  Termination: true
  Formula: 
    0 ≤ 0 ∧ X₁ ≤ 2+X₁₀ ∧ 0 ≤ 1 ∧ __rho_2__post ≤ 1+X₁₀ ∧ X₁ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₉+X₁₀ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 1 ≤ 0 ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 2+X₁₀ ≤ X₁ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
     ∨ 0 ≤ 0 ∧ X₁ ≤ 2+X₁₀ ∧ 0 ≤ 1 ∧ __rho_2__post ≤ 1+X₁₀ ∧ 0 ≤ 1+X₉+X₁₀ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 1 ≤ 0 ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 2+X₁₀ ≤ X₁ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ __rho_2__post ≤ 1+X₁₀ ∧ X₁ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₉+X₁₀ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 1 ≤ 0 ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 3+X₁₀ ≤ X₁ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ __rho_2__post ≤ 1+X₁₀ ∧ X₁ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₉+X₁₀ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 1 ≤ 0 ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ __rho_2__post ≤ 1+X₁₀ ∧ 0 ≤ 1+X₉+X₁₀ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 1 ≤ 0 ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 2+X₁₀ ≤ X₁ ∧ 3+X₁₀ ≤ X₁ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ __rho_2__post ≤ 1+X₁₀ ∧ 0 ≤ 1+X₉+X₁₀ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 1 ≤ 0 ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 2+X₁₀ ≤ X₁ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ __rho_2__post ≤ 1+X₁₀ ∧ 0 ≤ 1+X₉+X₁₀ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 1 ≤ 0 ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 3+X₁₀ ≤ X₁ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
     ∨ 0 ≤ 0 ∧ __rho_2__post ≤ 1+X₁₀ ∧ 0 ≤ 1+X₉+X₁₀ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 1 ≤ 0 ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆



Stabilization-Threshold for: 2+X₁₀ ≤ X₁
  alphas_abs: 1+X₁+X₁₀
  M: 0
  N: 1
  Bound: Finite

Stabilization-Threshold for: 1+X₁₀ ≤ X₁
  alphas_abs: X₁+X₁₀
  M: 0
  N: 1
  Bound: Finite

  original loop: (X₉ ≤ 1+X₁₀ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 0 ≤ 0 ∧ 2+X₁₀ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 2+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 1 ≤ X₁ ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 2+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ 1+X₁₀ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆,(X₁,X₉,X₁₀,X₁₂,X₁₆) -> (X₁,X₉,1+X₁₀,X₁₂,X₁₆))
  transformed loop: (X₉ ≤ 1+X₁₀ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 0 ≤ 0 ∧ 2+X₁₀ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 2+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 1 ≤ X₁ ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 2+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ 1+X₁₀ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆,(X₁,X₉,X₁₀,X₁₂,X₁₆) -> (X₁,X₉,1+X₁₀,X₁₂,X₁₆))
  loop: (X₉ ≤ 1+X₁₀ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 0 ≤ 0 ∧ 2+X₁₀ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 2+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 1 ≤ X₁ ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 2+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ 1+X₁₀ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆,(X₁,X₉,X₁₀,X₁₂,X₁₆) -> (X₁,X₉,1+X₁₀,X₁₂,X₁₆))
  order: [X₁₆; X₁₂; X₁₀; X₉; X₁]
closed-form:  X₁₆: X₁₆
  X₁₂: X₁₂
  X₁₀: X₁₀ + [[n != 0]]⋅n^1
  X₉: X₉
  X₁: X₁

  Termination: true
  Formula: 
    0 ≤ 0 ∧ X₁ ≤ 2+X₁₀ ∧ 0 ≤ 1 ∧ __rho_2__post ≤ 1+X₁₀ ∧ X₁ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₉+X₁₀ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 1 ≤ 0 ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 2+X₁₀ ≤ X₁ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
     ∨ 0 ≤ 0 ∧ X₁ ≤ 2+X₁₀ ∧ 0 ≤ 1 ∧ __rho_2__post ≤ 1+X₁₀ ∧ 0 ≤ 1+X₉+X₁₀ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 1 ≤ 0 ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 2+X₁₀ ≤ X₁ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ __rho_2__post ≤ 1+X₁₀ ∧ X₁ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₉+X₁₀ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 1 ≤ 0 ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 3+X₁₀ ≤ X₁ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ __rho_2__post ≤ 1+X₁₀ ∧ X₁ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₉+X₁₀ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 1 ≤ 0 ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ __rho_2__post ≤ 1+X₁₀ ∧ 0 ≤ 1+X₉+X₁₀ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 1 ≤ 0 ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 2+X₁₀ ≤ X₁ ∧ 3+X₁₀ ≤ X₁ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ __rho_2__post ≤ 1+X₁₀ ∧ 0 ≤ 1+X₉+X₁₀ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 1 ≤ 0 ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 2+X₁₀ ≤ X₁ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ __rho_2__post ≤ 1+X₁₀ ∧ 0 ≤ 1+X₉+X₁₀ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 1 ≤ 0 ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 3+X₁₀ ≤ X₁ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
     ∨ 0 ≤ 0 ∧ __rho_2__post ≤ 1+X₁₀ ∧ 0 ≤ 1+X₉+X₁₀ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 1 ≤ 0 ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆



Stabilization-Threshold for: 2+X₁₀ ≤ X₁
  alphas_abs: 1+X₁+X₁₀
  M: 0
  N: 1
  Bound: Finite

Stabilization-Threshold for: 1+X₁₀ ≤ X₁
  alphas_abs: X₁+X₁₀
  M: 0
  N: 1
  Bound: Finite

  original loop: (0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 0 ≤ 0 ∧ 1+X₁₀ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 1 ≤ X₁ ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ X₁₀ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆,(X₁,X₉,X₁₀,X₁₂,X₁₆) -> (X₁,X₉,1+X₁₀,X₁₂,X₁₆))
  transformed loop: (0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 0 ≤ 0 ∧ 1+X₁₀ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 1 ≤ X₁ ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ X₁₀ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆,(X₁,X₉,X₁₀,X₁₂,X₁₆) -> (X₁,X₉,1+X₁₀,X₁₂,X₁₆))
  loop: (0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 0 ≤ 0 ∧ 1+X₁₀ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 1 ≤ X₁ ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ X₁₀ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆,(X₁,X₉,X₁₀,X₁₂,X₁₆) -> (X₁,X₉,1+X₁₀,X₁₂,X₁₆))
  order: [X₁₆; X₁₂; X₁₀; X₉; X₁]
closed-form:  X₁₆: X₁₆
  X₁₂: X₁₂
  X₁₀: X₁₀ + [[n != 0]]⋅n^1
  X₉: X₉
  X₁: X₁

  Termination: true
  Formula: 
    0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁ ≤ 1+X₁₀ ∧ X₉ ≤ 1+X₁₀ ∧ 1 ≤ 0 ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ X₁₀ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₉ ≤ 1+X₁₀ ∧ 1 ≤ 0 ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 2+X₁₀ ≤ X₁ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ X₁₀ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
     ∨ 0 ≤ 0 ∧ X₉ ≤ 1+X₁₀ ∧ 1 ≤ 0 ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ X₁₀ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ X₁₀ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆



Stabilization-Threshold for: 1+X₁₀ ≤ X₁
  alphas_abs: X₁+X₁₀
  M: 0
  N: 1
  Bound: Finite

  original loop: (X₉ ≤ 1+X₁₀ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 0 ≤ 0 ∧ 2+X₁₀ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 2+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 1 ≤ X₁ ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 2+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ 1+X₁₀ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆,(X₁,X₉,X₁₀,X₁₂,X₁₆) -> (X₁,X₉,1+X₁₀,X₁₂,X₁₆))
  transformed loop: (X₉ ≤ 1+X₁₀ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 0 ≤ 0 ∧ 2+X₁₀ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 2+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 1 ≤ X₁ ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 2+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ 1+X₁₀ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆,(X₁,X₉,X₁₀,X₁₂,X₁₆) -> (X₁,X₉,1+X₁₀,X₁₂,X₁₆))
  loop: (X₉ ≤ 1+X₁₀ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 0 ≤ 0 ∧ 2+X₁₀ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 2+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 1 ≤ X₁ ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 2+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ 1+X₁₀ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆,(X₁,X₉,X₁₀,X₁₂,X₁₆) -> (X₁,X₉,1+X₁₀,X₁₂,X₁₆))
  order: [X₁₆; X₁₂; X₁₀; X₉; X₁]
closed-form:  X₁₆: X₁₆
  X₁₂: X₁₂
  X₁₀: X₁₀ + [[n != 0]]⋅n^1
  X₉: X₉
  X₁: X₁

  Termination: true
  Formula: 
    0 ≤ 0 ∧ X₁ ≤ 2+X₁₀ ∧ 0 ≤ 1 ∧ __rho_2__post ≤ 1+X₁₀ ∧ X₁ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₉+X₁₀ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 1 ≤ 0 ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 2+X₁₀ ≤ X₁ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
     ∨ 0 ≤ 0 ∧ X₁ ≤ 2+X₁₀ ∧ 0 ≤ 1 ∧ __rho_2__post ≤ 1+X₁₀ ∧ 0 ≤ 1+X₉+X₁₀ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 1 ≤ 0 ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 2+X₁₀ ≤ X₁ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ __rho_2__post ≤ 1+X₁₀ ∧ X₁ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₉+X₁₀ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 1 ≤ 0 ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 3+X₁₀ ≤ X₁ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ __rho_2__post ≤ 1+X₁₀ ∧ X₁ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₉+X₁₀ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 1 ≤ 0 ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ __rho_2__post ≤ 1+X₁₀ ∧ 0 ≤ 1+X₉+X₁₀ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 1 ≤ 0 ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 2+X₁₀ ≤ X₁ ∧ 3+X₁₀ ≤ X₁ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ __rho_2__post ≤ 1+X₁₀ ∧ 0 ≤ 1+X₉+X₁₀ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 1 ≤ 0 ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 2+X₁₀ ≤ X₁ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ __rho_2__post ≤ 1+X₁₀ ∧ 0 ≤ 1+X₉+X₁₀ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 1 ≤ 0 ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 3+X₁₀ ≤ X₁ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
     ∨ 0 ≤ 0 ∧ __rho_2__post ≤ 1+X₁₀ ∧ 0 ≤ 1+X₉+X₁₀ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 1 ≤ 0 ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆



Stabilization-Threshold for: 2+X₁₀ ≤ X₁
  alphas_abs: 1+X₁+X₁₀
  M: 0
  N: 1
  Bound: Finite

Stabilization-Threshold for: 1+X₁₀ ≤ X₁
  alphas_abs: X₁+X₁₀
  M: 0
  N: 1
  Bound: Finite

  original loop: (X₉ ≤ 1+X₁₀ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 0 ≤ 0 ∧ 2+X₁₀ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 2+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 1 ≤ X₁ ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 2+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ 1+X₁₀ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆,(X₁,X₉,X₁₀,X₁₂,X₁₆) -> (X₁,X₉,1+X₁₀,X₁₂,X₁₆))
  transformed loop: (X₉ ≤ 1+X₁₀ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 0 ≤ 0 ∧ 2+X₁₀ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 2+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 1 ≤ X₁ ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 2+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ 1+X₁₀ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆,(X₁,X₉,X₁₀,X₁₂,X₁₆) -> (X₁,X₉,1+X₁₀,X₁₂,X₁₆))
  loop: (X₉ ≤ 1+X₁₀ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 0 ≤ 0 ∧ 2+X₁₀ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 2+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 1 ≤ X₁ ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 2+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ 1+X₁₀ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆,(X₁,X₉,X₁₀,X₁₂,X₁₆) -> (X₁,X₉,1+X₁₀,X₁₂,X₁₆))
  order: [X₁₆; X₁₂; X₁₀; X₉; X₁]
closed-form:  X₁₆: X₁₆
  X₁₂: X₁₂
  X₁₀: X₁₀ + [[n != 0]]⋅n^1
  X₉: X₉
  X₁: X₁

  Termination: true
  Formula: 
    0 ≤ 0 ∧ X₁ ≤ 2+X₁₀ ∧ 0 ≤ 1 ∧ __rho_2__post ≤ 1+X₁₀ ∧ X₁ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₉+X₁₀ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 1 ≤ 0 ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 2+X₁₀ ≤ X₁ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
     ∨ 0 ≤ 0 ∧ X₁ ≤ 2+X₁₀ ∧ 0 ≤ 1 ∧ __rho_2__post ≤ 1+X₁₀ ∧ 0 ≤ 1+X₉+X₁₀ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 1 ≤ 0 ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 2+X₁₀ ≤ X₁ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ __rho_2__post ≤ 1+X₁₀ ∧ X₁ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₉+X₁₀ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 1 ≤ 0 ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 3+X₁₀ ≤ X₁ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ __rho_2__post ≤ 1+X₁₀ ∧ X₁ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₉+X₁₀ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 1 ≤ 0 ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ __rho_2__post ≤ 1+X₁₀ ∧ 0 ≤ 1+X₉+X₁₀ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 1 ≤ 0 ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 2+X₁₀ ≤ X₁ ∧ 3+X₁₀ ≤ X₁ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ __rho_2__post ≤ 1+X₁₀ ∧ 0 ≤ 1+X₉+X₁₀ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 1 ≤ 0 ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 2+X₁₀ ≤ X₁ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ __rho_2__post ≤ 1+X₁₀ ∧ 0 ≤ 1+X₉+X₁₀ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 1 ≤ 0 ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 3+X₁₀ ≤ X₁ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
     ∨ 0 ≤ 0 ∧ __rho_2__post ≤ 1+X₁₀ ∧ 0 ≤ 1+X₉+X₁₀ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 1 ≤ 0 ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆



Stabilization-Threshold for: 2+X₁₀ ≤ X₁
  alphas_abs: 1+X₁+X₁₀
  M: 0
  N: 1
  Bound: Finite

Stabilization-Threshold for: 1+X₁₀ ≤ X₁
  alphas_abs: X₁+X₁₀
  M: 0
  N: 1
  Bound: Finite

  original loop: (X₉ ≤ 1+X₁₀ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 0 ≤ 0 ∧ 2+X₁₀ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 2+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 1 ≤ X₁ ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 2+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ 1+X₁₀ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆,(X₁,X₉,X₁₀,X₁₂,X₁₆) -> (X₁,X₉,1+X₁₀,X₁₂,X₁₆))
  transformed loop: (X₉ ≤ 1+X₁₀ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 0 ≤ 0 ∧ 2+X₁₀ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 2+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 1 ≤ X₁ ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 2+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ 1+X₁₀ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆,(X₁,X₉,X₁₀,X₁₂,X₁₆) -> (X₁,X₉,1+X₁₀,X₁₂,X₁₆))
  loop: (X₉ ≤ 1+X₁₀ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 0 ≤ 0 ∧ 2+X₁₀ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 2+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆ ∧ 1 ≤ X₁ ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 2+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ 1+X₁₀ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ 0 ≤ X₉ ∧ 0 ≤ 1+X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆,(X₁,X₉,X₁₀,X₁₂,X₁₆) -> (X₁,X₉,1+X₁₀,X₁₂,X₁₆))
  order: [X₁₆; X₁₂; X₁₀; X₉; X₁]
closed-form:  X₁₆: X₁₆
  X₁₂: X₁₂
  X₁₀: X₁₀ + [[n != 0]]⋅n^1
  X₉: X₉
  X₁: X₁

  Termination: true
  Formula: 
    0 ≤ 0 ∧ X₁ ≤ 2+X₁₀ ∧ 0 ≤ 1 ∧ __rho_2__post ≤ 1+X₁₀ ∧ X₁ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₉+X₁₀ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 1 ≤ 0 ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 2+X₁₀ ≤ X₁ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
     ∨ 0 ≤ 0 ∧ X₁ ≤ 2+X₁₀ ∧ 0 ≤ 1 ∧ __rho_2__post ≤ 1+X₁₀ ∧ 0 ≤ 1+X₉+X₁₀ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 1 ≤ 0 ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 2+X₁₀ ≤ X₁ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ __rho_2__post ≤ 1+X₁₀ ∧ X₁ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₉+X₁₀ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 1 ≤ 0 ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 3+X₁₀ ≤ X₁ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ __rho_2__post ≤ 1+X₁₀ ∧ X₁ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₉+X₁₀ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 1 ≤ 0 ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1+X₁₀ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ __rho_2__post ≤ 1+X₁₀ ∧ 0 ≤ 1+X₉+X₁₀ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 1 ≤ 0 ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 2+X₁₀ ≤ X₁ ∧ 3+X₁₀ ≤ X₁ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ __rho_2__post ≤ 1+X₁₀ ∧ 0 ≤ 1+X₉+X₁₀ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 1 ≤ 0 ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 2+X₁₀ ≤ X₁ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ __rho_2__post ≤ 1+X₁₀ ∧ 0 ≤ 1+X₉+X₁₀ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 1 ≤ 0 ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ 3+X₁₀ ≤ X₁ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆
     ∨ 0 ≤ 0 ∧ __rho_2__post ≤ 1+X₁₀ ∧ 0 ≤ 1+X₉+X₁₀ ∧ X₉ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₂ ∧ X₁₂ ≤ 1+X₁₀ ∧ 0 ≤ 1+X₁₀+X₁₆ ∧ 1 ≤ 0 ∧ 1+__rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₂ ≤ X₁ ∧ 1 ≤ X₁+X₁₆ ∧ __rho_2__post ≤ 0 ∧ __rho_2__post ≤ X₉ ∧ __rho_2__post ≤ X₁₂ ∧ __rho_2__post ≤ X₁₆ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₁+X₁₀ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₂ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₀+X₁₆ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₆



Stabilization-Threshold for: 2+X₁₀ ≤ X₁
  alphas_abs: 1+X₁+X₁₀
  M: 0
  N: 1
  Bound: Finite

Stabilization-Threshold for: 1+X₁₀ ≤ X₁
  alphas_abs: X₁+X₁₀
  M: 0
  N: 1
  Bound: Finite

TWN - Lifting for [116: l10->l17; 127: l16->l25; 128: l17->l18; 129: l18->l16; 141: l25->l10] of Finite
relevant size-bounds w.r.t. t₁₁₈: l12→l10:
Runtime-bound of t₁₁₈: Finite
Results in: Finite
TWN - Lifting for [116: l10->l17; 127: l16->l25; 128: l17->l18; 129: l18->l16; 141: l25->l10] of Finite
relevant size-bounds w.r.t. t₁₂₂: l14→l10:
Runtime-bound of t₁₂₂: Finite
Results in: Finite
TWN - Lifting for [116: l10->l17; 127: l16->l25; 128: l17->l18; 129: l18->l16; 141: l25->l10] of Finite
relevant size-bounds w.r.t. t₁₄₃: l26→l17:
Runtime-bound of t₁₄₃: Finite
Results in: Finite
TWN - Lifting for [116: l10->l17; 127: l16->l25; 128: l17->l18; 129: l18->l16; 141: l25->l10] of Finite
relevant size-bounds w.r.t. t₁₅₈: l35→l10:
Runtime-bound of t₁₅₈: Finite
Results in: Finite
TWN - Lifting for [116: l10->l17; 127: l16->l25; 128: l17->l18; 129: l18->l16; 141: l25->l10] of Finite
relevant size-bounds w.r.t. t₁₅₉: l35→l10:
Runtime-bound of t₁₅₉: Finite
Results in: Finite
TWN - Lifting for [116: l10->l17; 127: l16->l25; 128: l17->l18; 129: l18->l16; 141: l25->l10] of Finite
relevant size-bounds w.r.t. t₁₇₀: l9→l10:
Runtime-bound of t₁₇₀: Finite
Results in: Finite
  Cut unreachable locations [l20; l21] from the program graph


  Found invariant X₉ ≤ X₁₀ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 1 ≤ X₉+X₁₆ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ 1 ≤ X₁+X₉ ∧ 2+X₀ ≤ X₉ ∧ 1+X₂ ≤ X₁₆ ∧ 1 ≤ X₁₆ ∧ 1 ≤ X₁₂+X₁₆ ∧ 1 ≤ X₁₀+X₁₆ ∧ 2 ≤ X₁+X₁₆ ∧ 3+X₀ ≤ X₁₆ ∧ X₁₂ ≤ X₁₀ ∧ 1+X₁₂ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 2+X₀ ≤ X₁₂ ∧ 1+X₁₀ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 2+X₀ ≤ X₁₀ ∧ 1 ≤ X₁ ∧ 3+X₀ ≤ X₁ ∧ 2+X₀ ≤ 0 for location l24_v3


  Found invariant X₉ ≤ X₁₀ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 1 ≤ X₉+X₁₆ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ 1 ≤ X₁+X₉ ∧ 1+X₂ ≤ X₁₆ ∧ 1 ≤ X₁₆ ∧ 1 ≤ X₁₂+X₁₆ ∧ 1 ≤ X₁₀+X₁₆ ∧ 2 ≤ X₁+X₁₆ ∧ X₁₂ ≤ X₁₀ ∧ 1+X₁₂ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₀ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l23_v1


  Found invariant X₉ ≤ 0 ∧ X₉ ≤ X₁₆ ∧ X₉+X₁₆ ≤ 0 ∧ X₉ ≤ X₁₂ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₁₆ ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ X₁₆ ≤ 0 ∧ X₁₆ ≤ X₁₂ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₂ for location l32


  Found invariant X₉ ≤ X₁₀ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 1 ≤ X₂+X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₃ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₃ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₀ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₁₆ ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₃+X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ 1 ≤ X₁+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₃ ∧ X₁₅ ≤ X₁₂ ∧ X₁₅ ≤ X₁₀ ∧ 1+X₁₅ ≤ X₁ ∧ 0 ≤ X₁₃ ∧ 0 ≤ X₁₂+X₁₃ ∧ 0 ≤ X₁₀+X₁₃ ∧ 1 ≤ X₁+X₁₃ ∧ X₁₂ ≤ X₁₀ ∧ 1+X₁₂ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₀ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l6


  Found invariant X₉ ≤ X₁₀ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 1 ≤ X₆+X₉ ∧ 1 ≤ X₂+X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₆ ∧ 2 ≤ X₂+X₆ ∧ 1 ≤ X₆+X₁₆ ∧ 1+X₁₅ ≤ X₆ ∧ 1 ≤ X₆+X₁₂ ∧ 1 ≤ X₆+X₁₀ ∧ 2 ≤ X₁+X₆ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₀ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₁₆ ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ 1 ≤ X₁+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₂ ∧ X₁₅ ≤ X₁₀ ∧ 1+X₁₅ ≤ X₁ ∧ X₁₂ ≤ X₁₀ ∧ 1+X₁₂ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₀ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l12


  Found invariant X₉ ≤ 1+X₁₀ ∧ X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ 1 ≤ X₁+X₉ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ 1 ≤ X₁+X₁₆ ∧ X₁₂ ≤ X₁₀ ∧ 1+X₁₂ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₀ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l10


  Found invariant X₉ ≤ X₁₀ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 1 ≤ X₉+X₁₆ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ 1 ≤ X₁+X₉ ∧ 1+X₂ ≤ X₁₆ ∧ 1 ≤ X₁₆ ∧ 1 ≤ X₁₂+X₁₆ ∧ 1 ≤ X₁₀+X₁₆ ∧ 2 ≤ X₁+X₁₆ ∧ X₁₂ ≤ X₁₀ ∧ 1+X₁₂ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₀ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l21_v2


  Found invariant X₉ ≤ X₁₀ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 1 ≤ X₂+X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₃ ∧ 0 ≤ X₉+X₁₂ ∧ 3 ≤ X₉+X₁₁ ∧ X₁₁ ≤ 3+X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₃ ∧ 1 ≤ X₂+X₁₂ ∧ 4 ≤ X₂+X₁₁ ∧ X₁₁ ≤ 2+X₂ ∧ 1 ≤ X₂+X₁₀ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₁₆ ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₃+X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 3 ≤ X₁₁+X₁₆ ∧ X₁₁ ≤ 3+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ 1 ≤ X₁+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₃ ∧ X₁₅ ≤ X₁₂ ∧ 3+X₁₅ ≤ X₁₁ ∧ X₁₁+X₁₅ ≤ 3 ∧ X₁₅ ≤ X₁₀ ∧ 1+X₁₅ ≤ X₁ ∧ 0 ≤ X₁₃ ∧ 0 ≤ X₁₂+X₁₃ ∧ 3 ≤ X₁₁+X₁₃ ∧ X₁₁ ≤ 3+X₁₃ ∧ 0 ≤ X₁₀+X₁₃ ∧ 1 ≤ X₁+X₁₃ ∧ X₁₂ ≤ X₁₀ ∧ 1+X₁₂ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 3 ≤ X₁₁+X₁₂ ∧ X₁₁ ≤ 3+X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ X₁₁ ≤ 3 ∧ X₁₁ ≤ 3+X₁₀ ∧ X₁₁ ≤ 2+X₁ ∧ 3 ≤ X₁₁ ∧ 3 ≤ X₁₀+X₁₁ ∧ 4 ≤ X₁+X₁₁ ∧ 1+X₁₀ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l4


  Found invariant X₉ ≤ X₁₀ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 1 ≤ X₂+X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₃ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₃ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₀ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₁₆ ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₃+X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ 1 ≤ X₁+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₃ ∧ X₁₅ ≤ X₁₂ ∧ X₁₅ ≤ X₁₀ ∧ 1+X₁₅ ≤ X₁ ∧ 0 ≤ X₁₃ ∧ 0 ≤ X₁₂+X₁₃ ∧ 0 ≤ X₁₀+X₁₃ ∧ 1 ≤ X₁+X₁₃ ∧ X₁₂ ≤ X₁₀ ∧ 1+X₁₂ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₀ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l3


  Found invariant X₉ ≤ X₁₀ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 1 ≤ X₂+X₉ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₀ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ 1 ≤ X₁+X₁₆ ∧ X₁₂ ≤ X₁₀ ∧ 1+X₁₂ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₀ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l14


  Found invariant X₉ ≤ X₁₀ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 1 ≤ X₉+X₁₆ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ 1 ≤ X₁+X₉ ∧ 1+X₂ ≤ X₁₆ ∧ 1 ≤ X₁₆ ∧ 1 ≤ X₁₂+X₁₆ ∧ 1 ≤ X₁₀+X₁₆ ∧ 2 ≤ X₁+X₁₆ ∧ X₁₂ ≤ X₁₀ ∧ 1+X₁₂ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₀ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l20_v2


  Found invariant X₉ ≤ X₁₀ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ X₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ 1 ≤ X₁+X₉ ∧ X₄ ≤ 0 ∧ X₄ ≤ X₁₆ ∧ X₄ ≤ X₁₂ ∧ X₄ ≤ X₁₀ ∧ 1+X₄ ≤ X₁ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ 1 ≤ X₁+X₁₆ ∧ X₁₂ ≤ X₁₀ ∧ 1+X₁₂ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₀ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l25


  Found invariant X₉ ≤ X₁₀ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₈ ∧ X₁₈ ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ X₁₈ ≤ 1 ∧ X₁₈ ≤ 1+X₁₆ ∧ X₁₈ ≤ 1+X₁₂ ∧ X₁₈ ≤ X₁₀ ∧ 0 ≤ X₁₈ ∧ 0 ≤ X₁₆+X₁₈ ∧ 0 ≤ X₁₂+X₁₈ ∧ 0 ≤ X₁₀+X₁₈ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 0 ≤ X₁₀ for location l31


  Found invariant X₉ ≤ X₁₀ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ 1 ≤ X₁+X₉ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ 1 ≤ X₁+X₁₆ ∧ X₁₂ ≤ X₁₀ ∧ 1+X₁₂ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₀ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l21_v1


  Found invariant X₉ ≤ 0 ∧ X₉ ≤ X₁₆ ∧ X₉+X₁₆ ≤ 0 ∧ X₉ ≤ X₁₂ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₁₆ ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ X₁₆ ≤ 0 ∧ X₁₆ ≤ X₁₂ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₂ for location l26


  Found invariant X₉ ≤ X₁₀ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 0 ≤ X₁₀ for location l7


  Found invariant X₉ ≤ X₁₀ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 1 ≤ X₂+X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₃ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₃ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₀ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₁₆ ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₃+X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ 1 ≤ X₁+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₃ ∧ X₁₅ ≤ X₁₂ ∧ X₁₅ ≤ X₁₀ ∧ 1+X₁₅ ≤ X₁ ∧ 0 ≤ X₁₃ ∧ 0 ≤ X₁₂+X₁₃ ∧ 0 ≤ X₁₀+X₁₃ ∧ 1 ≤ X₁+X₁₃ ∧ X₁₂ ≤ X₁₀ ∧ 1+X₁₂ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₀ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l5


  Found invariant X₉ ≤ X₁₀ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 1 ≤ X₂+X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₃ ∧ 0 ≤ X₉+X₁₂ ∧ 3 ≤ X₉+X₁₁ ∧ X₁₁ ≤ 3+X₉ ∧ 0 ≤ X₉+X₁₀ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₃ ∧ 1 ≤ X₂+X₁₂ ∧ 4 ≤ X₂+X₁₁ ∧ X₁₁ ≤ 2+X₂ ∧ 1 ≤ X₂+X₁₀ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₁₆ ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₃+X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 3 ≤ X₁₁+X₁₆ ∧ X₁₁ ≤ 3+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ 1 ≤ X₁+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₃ ∧ X₁₅ ≤ X₁₂ ∧ 3+X₁₅ ≤ X₁₁ ∧ X₁₁+X₁₅ ≤ 3 ∧ X₁₅ ≤ X₁₀ ∧ 1+X₁₅ ≤ X₁ ∧ 0 ≤ X₁₃ ∧ 0 ≤ X₁₂+X₁₃ ∧ 3 ≤ X₁₁+X₁₃ ∧ X₁₁ ≤ 3+X₁₃ ∧ 0 ≤ X₁₀+X₁₃ ∧ 1 ≤ X₁+X₁₃ ∧ X₁₂ ≤ X₁₀ ∧ 1+X₁₂ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 3 ≤ X₁₁+X₁₂ ∧ X₁₁ ≤ 3+X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ X₁₁ ≤ 3 ∧ X₁₁ ≤ 3+X₁₀ ∧ X₁₁ ≤ 2+X₁ ∧ 3 ≤ X₁₁ ∧ 3 ≤ X₁₀+X₁₁ ∧ 4 ≤ X₁+X₁₁ ∧ 1+X₁₀ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l8


  Found invariant X₉ ≤ X₁₀ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ 1 ≤ X₁+X₉ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ 1 ≤ X₁+X₁₆ ∧ X₁₂ ≤ X₁₀ ∧ 1+X₁₂ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₀ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l16


  Found invariant X₉ ≤ X₁₀ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 1 ≤ X₂+X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₃ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ 1 ≤ X₁+X₉ ∧ X₁₇ ≤ X₃ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₃ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₀ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₁₆ ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₃+X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ 1 ≤ X₁+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₃ ∧ X₁₅ ≤ X₁₂ ∧ X₁₅ ≤ X₁₀ ∧ 1+X₁₅ ≤ X₁ ∧ 0 ≤ X₁₃ ∧ 0 ≤ X₁₂+X₁₃ ∧ 0 ≤ X₁₀+X₁₃ ∧ 1 ≤ X₁+X₁₃ ∧ X₁₂ ≤ X₁₀ ∧ 1+X₁₂ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₀ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l36


  Found invariant X₉ ≤ 0 ∧ X₉ ≤ X₁₆ ∧ X₉+X₁₆ ≤ 0 ∧ X₉ ≤ X₁₂ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₁₆ ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ X₁₆ ≤ 0 ∧ X₁₆ ≤ X₁₂ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₂ for location l27


  Found invariant X₉ ≤ X₁₀ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 0 ≤ X₁₀ for location l19


  Found invariant X₉ ≤ X₁₀ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ 1 ≤ X₁+X₉ ∧ 2+X₀ ≤ X₉ ∧ X₂ ≤ X₁₆ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ 1 ≤ X₁+X₁₆ ∧ 2+X₀ ≤ X₁₆ ∧ X₁₂ ≤ X₁₀ ∧ 1+X₁₂ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 2+X₀ ≤ X₁₂ ∧ 1+X₁₀ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 2+X₀ ≤ X₁₀ ∧ 1 ≤ X₁ ∧ 3+X₀ ≤ X₁ ∧ 2+X₀ ≤ 0 for location l24_v1


  Found invariant X₉ ≤ X₁₀ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₈ ∧ X₁₈ ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ X₁₈ ≤ 1 ∧ X₁₈ ≤ 1+X₁₆ ∧ X₁₈ ≤ 1+X₁₂ ∧ X₁₈ ≤ X₁₀ ∧ 0 ≤ X₁₈ ∧ 0 ≤ X₁₆+X₁₈ ∧ 0 ≤ X₁₂+X₁₈ ∧ 0 ≤ X₁₀+X₁₈ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 0 ≤ X₁₀ for location l29


  Found invariant X₉ ≤ X₁₀ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ 1 ≤ X₁+X₉ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ 1 ≤ X₁+X₁₆ ∧ X₁₂ ≤ X₁₀ ∧ 1+X₁₂ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₀ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l22


  Found invariant X₉ ≤ X₁₀ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 0 ≤ X₁₀ for location l18


  Found invariant X₉ ≤ X₁₀ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 1 ≤ X₂+X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₀ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₁₆ ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ 1 ≤ X₁+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₂ ∧ X₁₅ ≤ X₁₀ ∧ 1+X₁₅ ≤ X₁ ∧ X₁₂ ≤ X₁₀ ∧ 1+X₁₂ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₀ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l11


  Found invariant X₉ ≤ X₁₀ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ 1 ≤ X₁+X₉ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ 1 ≤ X₁+X₁₆ ∧ X₁₂ ≤ X₁₀ ∧ 1+X₁₂ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₀ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l15


  Found invariant X₉ ≤ 0 ∧ X₉ ≤ X₁₆ ∧ X₉+X₁₆ ≤ 0 ∧ X₉ ≤ X₁₂ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₁₆ ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ X₁₆ ≤ 0 ∧ X₁₆ ≤ X₁₂ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₂ for location l33


  Found invariant X₉ ≤ X₁₀ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 1 ≤ X₉+X₁₆ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ 1 ≤ X₁+X₉ ∧ 0 ≤ X₀+X₉ ∧ 1+X₂ ≤ X₁₆ ∧ 1 ≤ X₁₆ ∧ 1 ≤ X₁₂+X₁₆ ∧ 1 ≤ X₁₀+X₁₆ ∧ 2 ≤ X₁+X₁₆ ∧ 1 ≤ X₀+X₁₆ ∧ X₁₂ ≤ X₁₀ ∧ 1+X₁₂ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 0 ≤ X₀+X₁₂ ∧ 1+X₁₀ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 0 ≤ X₀+X₁₀ ∧ 1 ≤ X₁ ∧ 1 ≤ X₀+X₁ ∧ 0 ≤ X₀ for location l24_v4


  Found invariant X₉ ≤ 0 ∧ X₉ ≤ X₁₆ ∧ X₉+X₁₆ ≤ 0 ∧ X₉ ≤ X₁₂ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₁₆ ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ X₁₆ ≤ 0 ∧ X₁₆ ≤ X₁₂ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₂ for location l30


  Found invariant X₉ ≤ X₁₀ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 1 ≤ X₂+X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ 1 ≤ X₁+X₉ ∧ X₁₇ ≤ X₃ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₀ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₁₆ ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ 1 ≤ X₁+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₂ ∧ X₁₅ ≤ X₁₀ ∧ 1+X₁₅ ≤ X₁ ∧ X₁₂ ≤ X₁₀ ∧ 1+X₁₂ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₀ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l35


  Found invariant X₉ ≤ X₁₀ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ 1 ≤ X₁+X₉ ∧ 0 ≤ X₀+X₉ ∧ X₂ ≤ X₁₆ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ 1 ≤ X₁+X₁₆ ∧ 0 ≤ X₀+X₁₆ ∧ X₁₂ ≤ X₁₀ ∧ 1+X₁₂ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 0 ≤ X₀+X₁₂ ∧ 1+X₁₀ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 0 ≤ X₀+X₁₀ ∧ 1 ≤ X₁ ∧ 1 ≤ X₀+X₁ ∧ 0 ≤ X₀ for location l24_v2


  Found invariant X₉ ≤ X₁₀ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ 1 ≤ X₁+X₉ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ 1 ≤ X₁+X₁₆ ∧ X₁₂ ≤ X₁₀ ∧ 1+X₁₂ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₀ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l23


  Found invariant X₉ ≤ X₁₀ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ X₁₂ ≤ X₁₀ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 0 ≤ X₁₀ for location l17


  Found invariant X₉ ≤ 0 ∧ X₉+X₁₈ ≤ 0 ∧ X₉ ≤ X₁₆ ∧ X₉+X₁₆ ≤ 0 ∧ X₉ ≤ X₁₂ ∧ 0 ≤ X₉ ∧ X₁₈ ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₁₆ ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ X₁₈ ≤ 0 ∧ X₁₈ ≤ X₁₆ ∧ X₁₆+X₁₈ ≤ 0 ∧ X₁₈ ≤ X₁₂ ∧ X₁₆ ≤ 0 ∧ X₁₆ ≤ X₁₂ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₂ for location l28


  Found invariant X₉ ≤ X₁₀ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₆ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ 1 ≤ X₁+X₉ ∧ X₂ ≤ X₁₆ ∧ 0 ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ 1 ≤ X₁+X₁₆ ∧ X₁₂ ≤ X₁₀ ∧ 1+X₁₂ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₀ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l20_v1


  Found invariant X₉ ≤ X₁₀ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 1 ≤ X₂+X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₀ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₁₆ ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ 1 ≤ X₁+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₂ ∧ X₁₅ ≤ X₁₀ ∧ 1+X₁₅ ≤ X₁ ∧ X₁₂ ≤ X₁₀ ∧ 1+X₁₂ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₀ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l13


  Found invariant X₉ ≤ X₁₀ ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 1 ≤ X₂+X₉ ∧ 0 ≤ X₉+X₁₆ ∧ X₁₅ ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₀ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₆ ∧ 1+X₁₆ ≤ X₂ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₀ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₁₆ ∧ X₁₅ ≤ X₁₆ ∧ 0 ≤ X₁₂+X₁₆ ∧ 0 ≤ X₁₀+X₁₆ ∧ 1 ≤ X₁+X₁₆ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₂ ∧ X₁₅ ≤ X₁₀ ∧ 1+X₁₅ ≤ X₁ ∧ X₁₂ ≤ X₁₀ ∧ 1+X₁₂ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₀+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₀ ≤ X₁ ∧ 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l9


All Bounds
Termination behavior
  Overall termination: Infinite
    t₁₁₅: Finite
    t₁₁₆: Finite
    t₁₁₇: Finite
    t₁₁₈: Finite
    t₁₁₉: Finite
    t₁₂₀: Finite
    t₁₂₁: Finite
    t₁₂₂: Finite
    t₁₂₃: Finite
    t₁₂₄: Finite
    t₁₂₅: Finite
    t₁₂₆: Finite
    t₁₂₇: Finite
    t₁₂₈: Finite
    t₁₂₉: Finite
    t₁₃₀: Finite
    t₁₃₁: Finite
    t₁₃₂: Finite
    t₁₃₃: Finite
    t₁₃₄: Infinite
    t₁₃₅: Infinite
    t₁₃₆: Infinite
    t₁₃₇: Finite
    t₁₃₈: Finite
    t₁₃₉: Infinite
    t₁₄₀: Infinite
    t₁₄₁: Finite
    t₁₄₂: Finite
    t₁₄₃: Finite
    t₁₄₄: Finite
    t₁₄₅: Finite
    t₁₄₆: Finite
    t₁₄₇: Finite
    t₁₄₈: Infinite
    t₁₄₉: Finite
    t₁₅₀: Finite
    t₁₅₁: Finite
    t₁₅₂: Infinite
    t₁₅₃: Finite
    t₁₅₄: Finite
    t₁₅₅: Finite
    t₁₅₆: Finite
    t₁₅₇: Finite
    t₁₅₈: Finite
    t₁₅₉: Finite
    t₁₆₀: Finite
    t₁₆₁: Finite
    t₁₆₂: Finite
    t₁₆₃: Finite
    t₁₆₄: Finite
    t₁₆₅: Finite
    t₁₆₆: Finite
    t₁₆₇: Finite
    t₁₆₈: Finite
    t₁₆₉: Finite
    t₁₇₀: Finite
    t₁₇₁: Finite



