Running in Lattice mode


Starting:    C:\lscc\iCEcube2.2020.12\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\iCEcube2.2020.12\synpbase
Hostname:    DANSLAPTOP
Date:        Mon Jul 21 18:10:17 2025
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch Project_1_syn.prj
ProductType: synplify_pro





log file: "C:\Users\danya\Desktop\IceFPGAWork\Project 1\Project_1\Project_1_Implmnt\Project_1.srr"
Running: Project_1_Implmnt in foreground

Running Project_1_syn|Project_1_Implmnt

Running: compile (Compile) on Project_1_syn|Project_1_Implmnt
# Mon Jul 21 18:10:17 2025

Running: compile_flow (Compile Process) on Project_1_syn|Project_1_Implmnt
# Mon Jul 21 18:10:17 2025

Running: compiler (Compile Input) on Project_1_syn|Project_1_Implmnt
# Mon Jul 21 18:10:17 2025
Copied C:\Users\danya\Desktop\IceFPGAWork\Project 1\Project_1\Project_1_Implmnt\synwork\Project_1_comp.srs to C:\Users\danya\Desktop\IceFPGAWork\Project 1\Project_1\Project_1_Implmnt\Project_1.srs

compiler completed
# Mon Jul 21 18:10:18 2025

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on Project_1_syn|Project_1_Implmnt
# Mon Jul 21 18:10:18 2025

multi_srs_gen completed
# Mon Jul 21 18:10:19 2025

Return Code: 0
Run Time:00h:00m:01s
Copied C:\Users\danya\Desktop\IceFPGAWork\Project 1\Project_1\Project_1_Implmnt\synwork\Project_1_mult.srs to C:\Users\danya\Desktop\IceFPGAWork\Project 1\Project_1\Project_1_Implmnt\Project_1.srs
Complete: Compile Process on Project_1_syn|Project_1_Implmnt

Running: premap (Pre-mapping) on Project_1_syn|Project_1_Implmnt
# Mon Jul 21 18:10:19 2025

premap completed
# Mon Jul 21 18:10:19 2025

Return Code: 0
Run Time:00h:00m:00s
Complete: Compile on Project_1_syn|Project_1_Implmnt

Running: map (Map) on Project_1_syn|Project_1_Implmnt
# Mon Jul 21 18:10:19 2025
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on Project_1_syn|Project_1_Implmnt
# Mon Jul 21 18:10:19 2025
Copied C:\Users\danya\Desktop\IceFPGAWork\Project 1\Project_1\Project_1_Implmnt\synwork\Project_1_m.srm to C:\Users\danya\Desktop\IceFPGAWork\Project 1\Project_1\Project_1_Implmnt\Project_1.srm

fpga_mapper completed
# Mon Jul 21 18:10:20 2025

Return Code: 0
Run Time:00h:00m:01s
Complete: Map on Project_1_syn|Project_1_Implmnt
Complete: Logic Synthesis on Project_1_syn|Project_1_Implmnt

exit status=0

exit status=0

