# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../3BitAdder.srcs/sources_1/imports/new/FA.vhd" \
"../../../../3BitAdder.srcs/sources_1/imports/new/HA.vhd" \
"../../../../3BitAdder.srcs/sources_1/new/RCA_3.vhd" \
"../../../../3BitAdder.srcs/sources_1/new/ThreeBA.vhd" \
"../../../../3BitAdder.srcs/sim_1/new/ThreeBASim.vhd" \

# Do not sort compile order
nosort
