\doxysection{port.\+c}
\hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source}{}\label{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source}\index{D:/Projects/Raspberrypi\_pico/pico\_freertos\_final/freertos\_pico2/pico\_freertos/FreeRTOS-\/Kernel/portable/IAR/AtmelSAM7S64/port.c@{D:/Projects/Raspberrypi\_pico/pico\_freertos\_final/freertos\_pico2/pico\_freertos/FreeRTOS-\/Kernel/portable/IAR/AtmelSAM7S64/port.c}}
\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00001}00001\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00002}00002\ \textcolor{comment}{\ *\ FreeRTOS\ Kernel\ <DEVELOPMENT\ BRANCH>}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00003}00003\ \textcolor{comment}{\ *\ Copyright\ (C)\ 2021\ Amazon.com,\ Inc.\ or\ its\ affiliates.\ All\ Rights\ Reserved.}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00004}00004\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00005}00005\ \textcolor{comment}{\ *\ SPDX-\/License-\/Identifier:\ MIT}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00006}00006\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00007}00007\ \textcolor{comment}{\ *\ Permission\ is\ hereby\ granted,\ free\ of\ charge,\ to\ any\ person\ obtaining\ a\ copy\ of}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00008}00008\ \textcolor{comment}{\ *\ this\ software\ and\ associated\ documentation\ files\ (the\ "{}Software"{}),\ to\ deal\ in}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00009}00009\ \textcolor{comment}{\ *\ the\ Software\ without\ restriction,\ including\ without\ limitation\ the\ rights\ to}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00010}00010\ \textcolor{comment}{\ *\ use,\ copy,\ modify,\ merge,\ publish,\ distribute,\ sublicense,\ and/or\ sell\ copies\ of}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00011}00011\ \textcolor{comment}{\ *\ the\ Software,\ and\ to\ permit\ persons\ to\ whom\ the\ Software\ is\ furnished\ to\ do\ so,}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00012}00012\ \textcolor{comment}{\ *\ subject\ to\ the\ following\ conditions:}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00013}00013\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00014}00014\ \textcolor{comment}{\ *\ The\ above\ copyright\ notice\ and\ this\ permission\ notice\ shall\ be\ included\ in\ all}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00015}00015\ \textcolor{comment}{\ *\ copies\ or\ substantial\ portions\ of\ the\ Software.}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00016}00016\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00017}00017\ \textcolor{comment}{\ *\ THE\ SOFTWARE\ IS\ PROVIDED\ "{}AS\ IS"{},\ WITHOUT\ WARRANTY\ OF\ ANY\ KIND,\ EXPRESS\ OR}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00018}00018\ \textcolor{comment}{\ *\ IMPLIED,\ INCLUDING\ BUT\ NOT\ LIMITED\ TO\ THE\ WARRANTIES\ OF\ MERCHANTABILITY,\ FITNESS}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00019}00019\ \textcolor{comment}{\ *\ FOR\ A\ PARTICULAR\ PURPOSE\ AND\ NONINFRINGEMENT.\ IN\ NO\ EVENT\ SHALL\ THE\ AUTHORS\ OR}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00020}00020\ \textcolor{comment}{\ *\ COPYRIGHT\ HOLDERS\ BE\ LIABLE\ FOR\ ANY\ CLAIM,\ DAMAGES\ OR\ OTHER\ LIABILITY,\ WHETHER}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00021}00021\ \textcolor{comment}{\ *\ IN\ AN\ ACTION\ OF\ CONTRACT,\ TORT\ OR\ OTHERWISE,\ ARISING\ FROM,\ OUT\ OF\ OR\ IN}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00022}00022\ \textcolor{comment}{\ *\ CONNECTION\ WITH\ THE\ SOFTWARE\ OR\ THE\ USE\ OR\ OTHER\ DEALINGS\ IN\ THE\ SOFTWARE.}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00023}00023\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00024}00024\ \textcolor{comment}{\ *\ https://www.FreeRTOS.org}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00025}00025\ \textcolor{comment}{\ *\ https://github.com/FreeRTOS}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00026}00026\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00027}00027\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00028}00028\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00029}00029\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00030}00030\ \textcolor{comment}{*\ Implementation\ of\ functions\ defined\ in\ portable.h\ for\ the\ Atmel\ ARM7\ port.}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00031}00031\ \textcolor{comment}{*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00032}00032\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00033}00033\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00034}00034\ \textcolor{comment}{/*\ Standard\ includes.\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00035}00035\ \textcolor{preprocessor}{\#include\ <stdlib.h>}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00036}00036\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00037}00037\ \textcolor{comment}{/*\ Scheduler\ includes.\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00038}00038\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{_free_r_t_o_s_8h}{FreeRTOS.h}}"{}}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00039}00039\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{task_8h}{task.h}}"{}}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00040}00040\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00041}00041\ \textcolor{comment}{/*\ Constants\ required\ to\ setup\ the\ initial\ stack.\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00042}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_a153b1b0b2476d5fea865a32e6d27027d}{00042}}\ \textcolor{preprocessor}{\#define\ portINITIAL\_SPSR\ \ \ \ \ \ \ \ \ \ \ (\ (\ StackType\_t\ )\ 0x1f\ )\ \ \ \ \ \ }\textcolor{comment}{/*\ System\ mode,\ ARM\ mode,\ interrupts\ enabled.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00043}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_a156ba74bc35da2293a2482ab4195183b}{00043}}\ \textcolor{preprocessor}{\#define\ portTHUMB\_MODE\_BIT\ \ \ \ \ \ \ \ \ (\ (\ StackType\_t\ )\ 0x20\ )}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00044}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_a4a09bb6297fbc0a50ed78a132ff9f0fe}{00044}}\ \textcolor{preprocessor}{\#define\ portINSTRUCTION\_SIZE\ \ \ \ \ \ \ (\ (\ StackType\_t\ )\ 4\ )}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00045}00045\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00046}00046\ \textcolor{comment}{/*\ Constants\ required\ to\ setup\ the\ PIT.\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00047}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_ac8ebc81d6d06194e138f7469e73c7e9f}{00047}}\ \textcolor{preprocessor}{\#define\ portPIT\_CLOCK\_DIVISOR\ \ \ \ \ \ (\ (\ uint32\_t\ )\ 16\ )}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00048}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_a2d4bfcfe77c1d526880a32b37f3b93a3}{00048}}\ \textcolor{preprocessor}{\#define\ portPIT\_COUNTER\_VALUE\ \ \ \ \ \ (\ (\ (\ configCPU\_CLOCK\_HZ\ /\ portPIT\_CLOCK\_DIVISOR\ )\ /\ 1000UL\ )\ *\ portTICK\_PERIOD\_MS\ )}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00049}00049\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00050}00050\ \textcolor{comment}{/*\ Constants\ required\ to\ handle\ critical\ sections.\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00051}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_ab7c7cbbda4fb9a253c7e5086071db162}{00051}}\ \textcolor{preprocessor}{\#define\ portNO\_CRITICAL\_NESTING\ \ \ \ (\ (\ uint32\_t\ )\ 0\ )}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00052}00052\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00053}00053\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00054}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_a3230887f4c3f901b75a9539e0d78f575}{00054}}\ \textcolor{preprocessor}{\#define\ portINT\_LEVEL\_SENSITIVE\ \ \ \ 0}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00055}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_a038863bde1f42af8e4252b68e47277b4}{00055}}\ \textcolor{preprocessor}{\#define\ portPIT\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ uint16\_t\ )\ 0x1\ <<\ 24\ )}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00056}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_a08ab55fbcf6ed73fc3c8b368c481f2e0}{00056}}\ \textcolor{preprocessor}{\#define\ portPIT\_INT\_ENABLE\ \ \ \ \ \ \ \ \ (\ (\ uint16\_t\ )\ 0x1\ <<\ 25\ )}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00057}00057\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00058}00058\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00059}00059\ \textcolor{comment}{/*\ Setup\ the\ PIT\ to\ generate\ the\ tick\ interrupts.\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00060}00060\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_rowley_2_m_s_p430_f449_2port_8c_a397ed34de04a678dc71217c713763423}{prvSetupTimerInterrupt}}(\ \textcolor{keywordtype}{void}\ );}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00061}00061\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00062}00062\ \textcolor{comment}{/*\ ulCriticalNesting\ will\ get\ set\ to\ zero\ when\ the\ first\ task\ starts.\ \ It}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00063}00063\ \textcolor{comment}{\ *\ cannot\ be\ initialised\ to\ 0\ as\ this\ will\ cause\ interrupts\ to\ be\ enabled}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00064}00064\ \textcolor{comment}{\ *\ during\ the\ kernel\ initialisation\ process.\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00065}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_abd5c4f2fdb773b389a89cf1bb14f22c8}{00065}}\ uint32\_t\ \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2port_8c_abd5c4f2fdb773b389a89cf1bb14f22c8}{ulCriticalNesting}}\ =\ (\ uint32\_t\ )\ 9999;}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00066}00066\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00067}00067\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00068}00068\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00069}00069\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00070}00070\ \textcolor{comment}{\ *\ Initialise\ the\ stack\ of\ a\ task\ to\ look\ exactly\ as\ if\ a\ call\ to}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00071}00071\ \textcolor{comment}{\ *\ portSAVE\_CONTEXT\ had\ been\ called.}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00072}00072\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00073}00073\ \textcolor{comment}{\ *\ See\ header\ file\ for\ description.}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00074}00074\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00075}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_aec89de59377079f7dc6a71dfbefd9a6f}{00075}}\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ *\ \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2port_8c_aec89de59377079f7dc6a71dfbefd9a6f}{pxPortInitialiseStack}}(\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ *\ pxTopOfStack,}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00076}00076\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{projdefs_8h_a0ab243e55144f5278d263729530dac14}{TaskFunction\_t}}\ pxCode,}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00077}00077\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordtype}{void}\ *\ pvParameters\ )}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00078}00078\ \{}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00079}00079\ \ \ \ \ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ *\ pxOriginalTOS;}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00080}00080\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00081}00081\ \ \ \ \ pxOriginalTOS\ =\ pxTopOfStack;}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00082}00082\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00083}00083\ \ \ \ \ \textcolor{comment}{/*\ To\ ensure\ asserts\ in\ tasks.c\ don't\ fail,\ although\ in\ this\ case\ the\ assert}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00084}00084\ \textcolor{comment}{\ \ \ \ \ *\ is\ not\ really\ required.\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00085}00085\ \ \ \ \ pxTopOfStack-\/-\/;}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00086}00086\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00087}00087\ \ \ \ \ \textcolor{comment}{/*\ Setup\ the\ initial\ stack\ of\ the\ task.\ \ The\ stack\ is\ set\ exactly\ as}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00088}00088\ \textcolor{comment}{\ \ \ \ \ *\ expected\ by\ the\ portRESTORE\_CONTEXT()\ macro.\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00089}00089\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00090}00090\ \ \ \ \ \textcolor{comment}{/*\ First\ on\ the\ stack\ is\ the\ return\ address\ -\/\ which\ in\ this\ case\ is\ the}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00091}00091\ \textcolor{comment}{\ \ \ \ \ *\ start\ of\ the\ task.\ \ The\ offset\ is\ added\ to\ make\ the\ return\ address\ appear}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00092}00092\ \textcolor{comment}{\ \ \ \ \ *\ as\ it\ would\ within\ an\ IRQ\ ISR.\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00093}00093\ \ \ \ \ *pxTopOfStack\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ pxCode\ +\ \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2port_8c_a4a09bb6297fbc0a50ed78a132ff9f0fe}{portINSTRUCTION\_SIZE}};}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00094}00094\ \ \ \ \ pxTopOfStack-\/-\/;}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00095}00095\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00096}00096\ \ \ \ \ *pxTopOfStack\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ 0xaaaaaaaa;\ \ \ \ \textcolor{comment}{/*\ R14\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00097}00097\ \ \ \ \ pxTopOfStack-\/-\/;}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00098}00098\ \ \ \ \ *pxTopOfStack\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ pxOriginalTOS;\ \textcolor{comment}{/*\ Stack\ used\ when\ task\ starts\ goes\ in\ R13.\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00099}00099\ \ \ \ \ pxTopOfStack-\/-\/;}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00100}00100\ \ \ \ \ *pxTopOfStack\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ 0x12121212;\ \ \ \ \textcolor{comment}{/*\ R12\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00101}00101\ \ \ \ \ pxTopOfStack-\/-\/;}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00102}00102\ \ \ \ \ *pxTopOfStack\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ 0x11111111;\ \ \ \ \textcolor{comment}{/*\ R11\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00103}00103\ \ \ \ \ pxTopOfStack-\/-\/;}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00104}00104\ \ \ \ \ *pxTopOfStack\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ 0x10101010;\ \ \ \ \textcolor{comment}{/*\ R10\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00105}00105\ \ \ \ \ pxTopOfStack-\/-\/;}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00106}00106\ \ \ \ \ *pxTopOfStack\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ 0x09090909;\ \ \ \ \textcolor{comment}{/*\ R9\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00107}00107\ \ \ \ \ pxTopOfStack-\/-\/;}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00108}00108\ \ \ \ \ *pxTopOfStack\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ 0x08080808;\ \ \ \ \textcolor{comment}{/*\ R8\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00109}00109\ \ \ \ \ pxTopOfStack-\/-\/;}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00110}00110\ \ \ \ \ *pxTopOfStack\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ 0x07070707;\ \ \ \ \textcolor{comment}{/*\ R7\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00111}00111\ \ \ \ \ pxTopOfStack-\/-\/;}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00112}00112\ \ \ \ \ *pxTopOfStack\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ 0x06060606;\ \ \ \ \textcolor{comment}{/*\ R6\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00113}00113\ \ \ \ \ pxTopOfStack-\/-\/;}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00114}00114\ \ \ \ \ *pxTopOfStack\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ 0x05050505;\ \ \ \ \textcolor{comment}{/*\ R5\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00115}00115\ \ \ \ \ pxTopOfStack-\/-\/;}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00116}00116\ \ \ \ \ *pxTopOfStack\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ 0x04040404;\ \ \ \ \textcolor{comment}{/*\ R4\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00117}00117\ \ \ \ \ pxTopOfStack-\/-\/;}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00118}00118\ \ \ \ \ *pxTopOfStack\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ 0x03030303;\ \ \ \ \textcolor{comment}{/*\ R3\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00119}00119\ \ \ \ \ pxTopOfStack-\/-\/;}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00120}00120\ \ \ \ \ *pxTopOfStack\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ 0x02020202;\ \ \ \ \textcolor{comment}{/*\ R2\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00121}00121\ \ \ \ \ pxTopOfStack-\/-\/;}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00122}00122\ \ \ \ \ *pxTopOfStack\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ 0x01010101;\ \ \ \ \textcolor{comment}{/*\ R1\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00123}00123\ \ \ \ \ pxTopOfStack-\/-\/;}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00124}00124\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00125}00125\ \ \ \ \ \textcolor{comment}{/*\ When\ the\ task\ starts\ is\ will\ expect\ to\ find\ the\ function\ parameter\ in}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00126}00126\ \textcolor{comment}{\ \ \ \ \ *\ R0.\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00127}00127\ \ \ \ \ *pxTopOfStack\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ pvParameters;\ \textcolor{comment}{/*\ R0\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00128}00128\ \ \ \ \ pxTopOfStack-\/-\/;}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00129}00129\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00130}00130\ \ \ \ \ \textcolor{comment}{/*\ The\ status\ register\ is\ set\ for\ system\ mode,\ with\ interrupts\ enabled.\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00131}00131\ \ \ \ \ *pxTopOfStack\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2port_8c_a153b1b0b2476d5fea865a32e6d27027d}{portINITIAL\_SPSR}};}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00132}00132\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00133}00133\ \ \ \ \ \textcolor{keywordflow}{if}(\ (\ (\ uint32\_t\ )\ pxCode\ \&\ 0x01UL\ )\ !=\ 0x00UL\ )}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00134}00134\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00135}00135\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ We\ want\ the\ task\ to\ start\ in\ thumb\ mode.\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00136}00136\ \ \ \ \ \ \ \ \ *pxTopOfStack\ |=\ \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2port_8c_a156ba74bc35da2293a2482ab4195183b}{portTHUMB\_MODE\_BIT}};}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00137}00137\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00138}00138\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00139}00139\ \ \ \ \ pxTopOfStack-\/-\/;}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00140}00140\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00141}00141\ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ flags\ cannot\ always\ be\ stored\ on\ the\ stack\ and\ will}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00142}00142\ \textcolor{comment}{\ \ \ \ \ *\ instead\ be\ stored\ in\ a\ variable,\ which\ is\ then\ saved\ as\ part\ of\ the}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00143}00143\ \textcolor{comment}{\ \ \ \ \ *\ tasks\ context.\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00144}00144\ \ \ \ \ *pxTopOfStack\ =\ \mbox{\hyperlink{_a_r_m7___a_t91_f_r40008_2port_i_s_r_8c_ab7c7cbbda4fb9a253c7e5086071db162}{portNO\_CRITICAL\_NESTING}};}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00145}00145\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00146}00146\ \ \ \ \ \textcolor{keywordflow}{return}\ pxTopOfStack;}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00147}00147\ \}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00148}00148\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00149}00149\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00150}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_ade5a8c6666e7413a0355cc252029c5c6}{00150}}\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a46fb21e00ae0729d7515c0fbf2269796}{BaseType\_t}}\ \mbox{\hyperlink{_b_c_c_216_bit_d_o_s_2_p_c_2port_8c_ade5a8c6666e7413a0355cc252029c5c6}{xPortStartScheduler}}(\ \textcolor{keywordtype}{void}\ )}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00151}00151\ \{}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00152}00152\ \ \ \ \ \textcolor{keyword}{extern}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_c_c_s_2_a_r_m___c_m3_2port_8c_a5cfc38319f17c8e804020ec247b6325d}{vPortStartFirstTask}}(\ \textcolor{keywordtype}{void}\ );}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00153}00153\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00154}00154\ \ \ \ \ \textcolor{comment}{/*\ Start\ the\ timer\ that\ generates\ the\ tick\ ISR.\ \ Interrupts\ are\ disabled}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00155}00155\ \textcolor{comment}{\ \ \ \ \ *\ here\ already.\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00156}00156\ \ \ \ \ \mbox{\hyperlink{_rowley_2_m_s_p430_f449_2port_8c_a397ed34de04a678dc71217c713763423}{prvSetupTimerInterrupt}}();}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00157}00157\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00158}00158\ \ \ \ \ \textcolor{comment}{/*\ Start\ the\ first\ task.\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00159}00159\ \ \ \ \ \mbox{\hyperlink{_c_c_s_2_a_r_m___c_m3_2port_8c_a5cfc38319f17c8e804020ec247b6325d}{vPortStartFirstTask}}();}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00160}00160\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00161}00161\ \ \ \ \ \textcolor{comment}{/*\ Should\ not\ get\ here!\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00162}00162\ \ \ \ \ \textcolor{keywordflow}{return}\ 0;}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00163}00163\ \}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00164}00164\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00165}00165\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00166}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_af76f3c0b44c5b5c06fc046a4ee1a6423}{00166}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_b_c_c_216_bit_d_o_s_2_flsh186_2port_8c_af76f3c0b44c5b5c06fc046a4ee1a6423}{vPortEndScheduler}}(\ \textcolor{keywordtype}{void}\ )}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00167}00167\ \{}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00168}00168\ \ \ \ \ \textcolor{comment}{/*\ It\ is\ unlikely\ that\ the\ ARM\ port\ will\ require\ this\ function\ as\ there}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00169}00169\ \textcolor{comment}{\ \ \ \ \ *\ is\ nothing\ to\ return\ to.\ \ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00170}00170\ \}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00171}00171\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00172}00172\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00173}00173\ \textcolor{preprocessor}{\#if\ configUSE\_PREEMPTION\ ==\ 0}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00174}00174\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00175}00175\ \textcolor{comment}{/*\ The\ cooperative\ scheduler\ requires\ a\ normal\ IRQ\ service\ routine\ to}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00176}00176\ \textcolor{comment}{\ *\ simply\ increment\ the\ system\ tick.\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00177}00177\ \ \ \ \ \textcolor{keyword}{static}\ \_\_arm\ \_\_irq\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2port_8c_aa3d36248da898dd1d2ae1784c76bdb9c}{vPortNonPreemptiveTick}}(\ \textcolor{keywordtype}{void}\ );}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00178}00178\ \ \ \ \ \textcolor{keyword}{static}\ \_\_arm\ \_\_irq\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2port_8c_aa3d36248da898dd1d2ae1784c76bdb9c}{vPortNonPreemptiveTick}}(\ \textcolor{keywordtype}{void}\ )}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00179}00179\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00180}00180\ \ \ \ \ \ \ \ \ uint32\_t\ ulDummy;}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00181}00181\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00182}00182\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Increment\ the\ tick\ count\ -\/\ which\ may\ wake\ some\ tasks\ but\ as\ the}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00183}00183\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ preemptive\ scheduler\ is\ not\ being\ used\ any\ woken\ task\ is\ not\ given}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00184}00184\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ processor\ time\ no\ matter\ what\ its\ priority.\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00185}00185\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{task_8h_a978e25460ac35706f9ad30b46d9403d8}{xTaskIncrementTick}}();}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00186}00186\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00187}00187\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Clear\ the\ PIT\ interrupt.\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00188}00188\ \ \ \ \ \ \ \ \ ulDummy\ =\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_ac0679d8ee5a5c92e6d808bd31e216277}{AT91C\_BASE\_PITC}}-\/>PITC\_PIVR;}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00189}00189\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00190}00190\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ End\ the\ interrupt\ in\ the\ AIC.\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00191}00191\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_ae353aca328b3d22ff19e9086c99e77d7}{AT91C\_BASE\_AIC}}-\/>AIC\_EOICR\ =\ ulDummy;}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00192}00192\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00193}00193\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00194}00194\ \textcolor{preprocessor}{\#else\ }\textcolor{comment}{/*\ if\ configUSE\_PREEMPTION\ ==\ 0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00195}00195\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00196}00196\ \textcolor{comment}{/*\ Currently\ the\ IAR\ port\ requires\ the\ preemptive\ tick\ function\ to\ be}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00197}00197\ \textcolor{comment}{\ *\ defined\ in\ an\ asm\ file.\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00198}00198\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00199}00199\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ if\ configUSE\_PREEMPTION\ ==\ 0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00200}00200\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00201}00201\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00202}00202\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00203}00203\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_rowley_2_m_s_p430_f449_2port_8c_a397ed34de04a678dc71217c713763423}{prvSetupTimerInterrupt}}(\ \textcolor{keywordtype}{void}\ )}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00204}00204\ \{}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00205}00205\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a76455c894d6e7899035d2084328639f7}{AT91PS\_PITC}}\ pxPIT\ =\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_ac0679d8ee5a5c92e6d808bd31e216277}{AT91C\_BASE\_PITC}};}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00206}00206\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00207}00207\ \ \ \ \ \textcolor{comment}{/*\ Setup\ the\ AIC\ for\ PIT\ interrupts.\ \ The\ interrupt\ routine\ chosen\ depends}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00208}00208\ \textcolor{comment}{\ \ \ \ \ *\ on\ whether\ the\ preemptive\ or\ cooperative\ scheduler\ is\ being\ used.\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00209}00209\ \textcolor{preprocessor}{\ \ \ \ \#if\ configUSE\_PREEMPTION\ ==\ 0}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00210}00210\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a93b93ff742fdf4f323bfb751a55100ee}{AT91F\_AIC\_ConfigureIt}}(\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_ae353aca328b3d22ff19e9086c99e77d7}{AT91C\_BASE\_AIC}},\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_aa5883b521ba307e7e6d6fa8730768a9e}{AT91C\_ID\_SYS}},\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a4bc441a87b9c4574b1bb9e271eb6dd27}{AT91C\_AIC\_PRIOR\_HIGHEST}},\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2port_8c_a3230887f4c3f901b75a9539e0d78f575}{portINT\_LEVEL\_SENSITIVE}},\ (\ \textcolor{keywordtype}{void}\ (\ *\ )(\ \textcolor{keywordtype}{void}\ )\ )\mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2port_8c_aa3d36248da898dd1d2ae1784c76bdb9c}{vPortNonPreemptiveTick}}\ );}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00211}00211\ \textcolor{preprocessor}{\ \ \ \ \#else}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00212}00212\ \ \ \ \ \ \ \ \ \textcolor{keyword}{extern}\ void(\ \mbox{\hyperlink{_i_a_r_2_s_t_r71x_2port_8c_afa0af0d6450abd50943523742eb8090b}{vPortPreemptiveTick}}\ )(\ void\ );}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00213}00213\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a93b93ff742fdf4f323bfb751a55100ee}{AT91F\_AIC\_ConfigureIt}}(\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_ae353aca328b3d22ff19e9086c99e77d7}{AT91C\_BASE\_AIC}},\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_aa5883b521ba307e7e6d6fa8730768a9e}{AT91C\_ID\_SYS}},\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a4bc441a87b9c4574b1bb9e271eb6dd27}{AT91C\_AIC\_PRIOR\_HIGHEST}},\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2port_8c_a3230887f4c3f901b75a9539e0d78f575}{portINT\_LEVEL\_SENSITIVE}},\ (\ \textcolor{keywordtype}{void}\ (\ *\ )(\ \textcolor{keywordtype}{void}\ )\ )\mbox{\hyperlink{_i_a_r_2_s_t_r71x_2port_8c_afa0af0d6450abd50943523742eb8090b}{vPortPreemptiveTick}}\ );}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00214}00214\ \textcolor{preprocessor}{\ \ \ \ \#endif}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00215}00215\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00216}00216\ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ PIT\ period.\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00217}00217\ \ \ \ \ pxPIT-\/>\mbox{\hyperlink{struct___a_t91_s___p_i_t_c_ac8ca0d9ea40b6b1ae1da6b768f57f20e}{PITC\_PIMR}}\ =\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2port_8c_a038863bde1f42af8e4252b68e47277b4}{portPIT\_ENABLE}}\ |\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2port_8c_a08ab55fbcf6ed73fc3c8b368c481f2e0}{portPIT\_INT\_ENABLE}}\ |\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2port_8c_a2d4bfcfe77c1d526880a32b37f3b93a3}{portPIT\_COUNTER\_VALUE}};}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00218}00218\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00219}00219\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ interrupt.\ \ Global\ interrupts\ are\ disabled\ at\ this\ point\ so}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00220}00220\ \textcolor{comment}{\ \ \ \ \ *\ this\ is\ safe.\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00221}00221\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2lib___a_t91_s_a_m7_x256_8h_a1553f687d03391a84adb3b14c1ff7d23}{AT91F\_AIC\_EnableIt}}(\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_ae353aca328b3d22ff19e9086c99e77d7}{AT91C\_BASE\_AIC}},\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_aa5883b521ba307e7e6d6fa8730768a9e}{AT91C\_ID\_SYS}}\ );}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00222}00222\ \}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00223}00223\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00224}00224\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00225}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_a2ed3554a3de09a3bd09d396ee081ab69}{00225}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2port_8c_a2ed3554a3de09a3bd09d396ee081ab69}{vPortEnterCritical}}(\ \textcolor{keywordtype}{void}\ )}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00226}00226\ \{}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00227}00227\ \ \ \ \ \textcolor{comment}{/*\ Disable\ interrupts\ first!\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00228}00228\ \ \ \ \ \_\_disable\_interrupt();}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00229}00229\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00230}00230\ \ \ \ \ \textcolor{comment}{/*\ Now\ that\ interrupts\ are\ disabled,\ ulCriticalNesting\ can\ be\ accessed}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00231}00231\ \textcolor{comment}{\ \ \ \ \ *\ directly.\ \ Increment\ ulCriticalNesting\ to\ keep\ a\ count\ of\ how\ many\ times}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00232}00232\ \textcolor{comment}{\ \ \ \ \ *\ portENTER\_CRITICAL()\ has\ been\ called.\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00233}00233\ \ \ \ \ \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2port_8c_abd5c4f2fdb773b389a89cf1bb14f22c8}{ulCriticalNesting}}++;}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00234}00234\ \}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00235}00235\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00236}00236\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00237}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_aed20ada05b957181a0de042802a82a5b}{00237}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2port_8c_aed20ada05b957181a0de042802a82a5b}{vPortExitCritical}}(\ \textcolor{keywordtype}{void}\ )}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00238}00238\ \{}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00239}00239\ \ \ \ \ \textcolor{keywordflow}{if}(\ \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2port_8c_abd5c4f2fdb773b389a89cf1bb14f22c8}{ulCriticalNesting}}\ >\ \mbox{\hyperlink{_a_r_m7___a_t91_f_r40008_2port_i_s_r_8c_ab7c7cbbda4fb9a253c7e5086071db162}{portNO\_CRITICAL\_NESTING}}\ )}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00240}00240\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00241}00241\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Decrement\ the\ nesting\ count\ as\ we\ are\ leaving\ a\ critical\ section.\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00242}00242\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2port_8c_abd5c4f2fdb773b389a89cf1bb14f22c8}{ulCriticalNesting}}-\/-\/;}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00243}00243\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00244}00244\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ If\ the\ nesting\ level\ has\ reached\ zero\ then\ interrupts\ should\ be}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00245}00245\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ re-\/enabled.\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00246}00246\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}(\ \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2port_8c_abd5c4f2fdb773b389a89cf1bb14f22c8}{ulCriticalNesting}}\ ==\ \mbox{\hyperlink{_a_r_m7___a_t91_f_r40008_2port_i_s_r_8c_ab7c7cbbda4fb9a253c7e5086071db162}{portNO\_CRITICAL\_NESTING}}\ )}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00247}00247\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00248}00248\ \ \ \ \ \ \ \ \ \ \ \ \ \_\_enable\_interrupt();}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00249}00249\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00250}00250\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00251}00251\ \}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2port_8c_source_l00252}00252\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}

\end{DoxyCode}
