INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pepoo/Documents/PetoGit/digital-electronics-1/labs/06-counter/project_1/project_1.srcs/sources_1/new/clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_enable'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pepoo/Documents/PetoGit/digital-electronics-1/labs/04-segment/display/display.srcs/sources_1/new/hex_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hex_7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pepoo/Documents/PetoGit/digital-electronics-1/labs/06-counter/project_1/project_1.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pepoo/Documents/PetoGit/digital-electronics-1/labs/06-counter/project_1/project_1.srcs/sources_1/new/cnt_up_down.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnt_up_down'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pepoo/Documents/PetoGit/digital-electronics-1/labs/06-counter/project_1/project_1.srcs/sources_1/new/hex_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hex_7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pepoo/Documents/PetoGit/digital-electronics-1/labs/06-counter/project_1/project_1.srcs/sim_1/new/tb_clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_clock_enable'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pepoo/Documents/PetoGit/digital-electronics-1/labs/06-counter/project_1/project_1.srcs/sim_1/new/s_cnt_local.vhd" into library xil_defaultlib
