Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: melt01.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "melt01.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "melt01"
Output Format                      : NGC
Target Device                      : xc6slx16-2-ftg256

---- Source Options
Top Module Name                    : melt01
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\FPGA\ISE_14_7\ISE_projs\Test-INDIC-VHDL-secunds_counter\Test-INDIC-VHDL\INDIC-VHDL.vhd" into library work
Parsing entity <melt01>.
Parsing architecture <A_melt01> of entity <melt01>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <melt01> (architecture <A_melt01>) from library <work>.
INFO:HDLCompiler:679 - "C:\FPGA\ISE_14_7\ISE_projs\Test-INDIC-VHDL-secunds_counter\Test-INDIC-VHDL\INDIC-VHDL.vhd" Line 297. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "C:\FPGA\ISE_14_7\ISE_projs\Test-INDIC-VHDL-secunds_counter\Test-INDIC-VHDL\INDIC-VHDL.vhd" Line 92: Assignment to s_o_ucc ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <melt01>.
    Related source file is "C:\FPGA\ISE_14_7\ISE_projs\Test-INDIC-VHDL-secunds_counter\Test-INDIC-VHDL\INDIC-VHDL.vhd".
    Found 1-bit register for signal <s_o_E>.
    Found 8-bit register for signal <s_o_DB7to0>.
    Found 5-bit register for signal <SEQ_STATE>.
    Found 32-bit register for signal <counter>.
    Found 1-bit register for signal <l_led>.
    Found 1-bit register for signal <r_led>.
    Found 1-bit register for signal <s_o_A0>.
    Found 1-bit register for signal <s_o_RW>.
    Found 1-bit register for signal <s_mute>.
    Found finite state machine <FSM_0> for signal <SEQ_STATE>.
    -----------------------------------------------------------------------
    | States             | 20                                             |
    | Transitions        | 39                                             |
    | Inputs             | 1                                              |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst_n (negative)                           |
    | Reset type         | asynchronous                                   |
    | Reset State        | wait1                                          |
    | Power Up State     | wait1                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <counter[31]_GND_6_o_add_1_OUT> created at line 62.
    Found 32-bit comparator greater for signal <counter[31]_GND_6_o_LessThan_5_o> created at line 76
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  46 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <melt01> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Registers                                            : 8
 1-bit register                                        : 6
 32-bit register                                       : 1
 8-bit register                                        : 1
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 2
 1-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1426 - The value init of the FF/Latch s_o_RW hinder the constant cleaning in the block melt01.
   You should achieve better results by setting this init to 0.

Synthesizing (advanced) Unit <melt01>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <melt01> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 14
 Flip-Flops                                            : 14
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 1
 1-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch s_o_RW hinder the constant cleaning in the block melt01.
   You should achieve better results by setting this init to 0.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <SEQ_STATE[1:5]> with user encoding.
---------------------------
 State         | Encoding
---------------------------
 wait1         | 00000
 wait2         | 00001
 wait3         | 00010
 set_capacity1 | 00011
 set_capacity2 | 00100
 set_capacity3 | 00101
 set_param     | 00110
 down_displ    | 00111
 clear_displ   | 01000
 set_mode      | 01001
 wait4         | 01010
 symb_x        | 01011
 symb_a        | 01100
 symb_b        | 01101
 symb7         | 01110
 symb8         | 01111
 symb9         | 10000
 symb10        | 10001
 symb11        | 10010
 symb12        | 10011
---------------------------
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set or reset and opposite initialization value:
    r_led in unit <melt01>
    l_led in unit <melt01>
    s_o_A0 in unit <melt01>
    s_o_DB7to0_7 in unit <melt01>
    s_o_DB7to0_6 in unit <melt01>
    s_o_DB7to0_5 in unit <melt01>
    s_o_DB7to0_4 in unit <melt01>
    s_o_DB7to0_3 in unit <melt01>
    s_o_DB7to0_2 in unit <melt01>
    s_o_DB7to0_1 in unit <melt01>
    s_o_DB7to0_0 in unit <melt01>
    s_o_RW in unit <melt01>


Optimizing unit <melt01> ...
WARNING:Xst:1293 - FF/Latch <counter_23> has a constant value of 0 in block <melt01>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_24> has a constant value of 0 in block <melt01>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_25> has a constant value of 0 in block <melt01>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_26> has a constant value of 0 in block <melt01>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_27> has a constant value of 0 in block <melt01>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_28> has a constant value of 0 in block <melt01>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_29> has a constant value of 0 in block <melt01>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_30> has a constant value of 0 in block <melt01>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_31> has a constant value of 0 in block <melt01>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block melt01, actual ratio is 1.
WARNING:Xst:1426 - The value init of the FF/Latch s_o_RW_LD hinder the constant cleaning in the block melt01.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch s_o_RW_P hinder the constant cleaning in the block melt01.
   You should achieve better results by setting this init to 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 53
 Flip-Flops                                            : 53

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : melt01.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 150
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 22
#      LUT2                        : 2
#      LUT3                        : 14
#      LUT4                        : 5
#      LUT5                        : 40
#      LUT6                        : 8
#      MUXCY                       : 29
#      VCC                         : 1
#      XORCY                       : 23
# FlipFlops/Latches                : 54
#      FDC                         : 29
#      FDCE                        : 11
#      FDE                         : 12
#      FDP                         : 1
#      LD                          : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 1
#      OBUF                        : 13

Device utilization summary:
---------------------------

Selected Device : 6slx16ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:              54  out of  18224     0%  
 Number of Slice LUTs:                   96  out of   9112     1%  
    Number used as Logic:                96  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    100
   Number with an unused Flip Flop:      46  out of    100    46%  
   Number with an unused LUT:             4  out of    100     4%  
   Number of fully used LUT-FF pairs:    50  out of    100    50%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    186     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
sys_clk                            | BUFGP                  | 53    |
sys_rst_n                          | IBUF+BUFG              | 1     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.416ns (Maximum Frequency: 226.449MHz)
   Minimum input arrival time before clock: 4.393ns
   Maximum output required time after clock: 5.706ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk'
  Clock period: 4.416ns (frequency: 226.449MHz)
  Total number of paths / destination ports: 1321 / 75
-------------------------------------------------------------------------
Delay:               4.416ns (Levels of Logic = 3)
  Source:            counter_0 (FF)
  Destination:       SEQ_STATE_FSM_FFd5 (FF)
  Source Clock:      sys_clk rising
  Destination Clock: sys_clk rising

  Data Path: counter_0 to SEQ_STATE_FSM_FFd5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.525   1.221  counter_0 (counter_0)
     LUT6:I0->O            1   0.254   0.958  GND_6_o_GND_6_o_equal_44_o<31>2_1 (GND_6_o_GND_6_o_equal_44_o<31>21)
     LUT4:I0->O            6   0.254   0.876  GND_6_o_GND_6_o_equal_44_o<31>5 (GND_6_o_GND_6_o_equal_44_o)
     LUT4:I3->O            1   0.254   0.000  SEQ_STATE_FSM_FFd4-In1 (SEQ_STATE_FSM_FFd4-In)
     FDC:D                     0.074          SEQ_STATE_FSM_FFd4
    ----------------------------------------
    Total                      4.416ns (1.361ns logic, 3.055ns route)
                                       (30.8% logic, 69.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk'
  Total number of paths / destination ports: 41 / 41
-------------------------------------------------------------------------
Offset:              4.393ns (Levels of Logic = 2)
  Source:            sys_rst_n (PAD)
  Destination:       s_o_E (FF)
  Destination Clock: sys_clk rising

  Data Path: sys_rst_n to s_o_E
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  sys_rst_n_IBUF (sys_rst_n_IBUF)
     INV:I->O             41   0.255   1.670  sys_rst_n_IBUF_BUFG_LUT1_INV_0 (sys_rst_n_IBUF_BUFG_LUT1)
     FDP:PRE                   0.459          s_o_E
    ----------------------------------------
    Total                      4.393ns (2.042ns logic, 2.351ns route)
                                       (46.5% logic, 53.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_rst_n'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              5.706ns (Levels of Logic = 2)
  Source:            s_o_RW_LD (LATCH)
  Destination:       led_1 (PAD)
  Source Clock:      sys_rst_n rising

  Data Path: s_o_RW_LD to led_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              12   0.581   1.297  s_o_RW_LD (s_o_RW_LD)
     LUT3:I0->O            1   0.235   0.681  s_o_RW1 (s_o_RW)
     OBUF:I->O                 2.912          RW_OBUF (RW)
    ----------------------------------------
    Total                      5.706ns (3.728ns logic, 1.978ns route)
                                       (65.3% logic, 34.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk'
  Total number of paths / destination ports: 24 / 13
-------------------------------------------------------------------------
Offset:              5.158ns (Levels of Logic = 2)
  Source:            l_led_C (FF)
  Destination:       led_1 (PAD)
  Source Clock:      sys_clk rising

  Data Path: l_led_C to led_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.525   0.790  l_led_C (l_led_C)
     LUT3:I1->O            1   0.250   0.681  l_led1 (l_led)
     OBUF:I->O                 2.912          led_1_OBUF (led_1)
    ----------------------------------------
    Total                      5.158ns (3.687ns logic, 1.471ns route)
                                       (71.5% logic, 28.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock sys_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk        |    4.416|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.07 secs
 
--> 

Total memory usage is 278544 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   15 (   0 filtered)
Number of infos    :    0 (   0 filtered)

