autoidx 1
attribute \cells_not_processed 1
attribute \src "asicworld/verilog/code_verilog_tutorial_comment.v:4.1-25.10"
module \addbit
  attribute \src "asicworld/verilog/code_verilog_tutorial_comment.v:12.17-12.18"
  wire input 1 \a
  attribute \src "asicworld/verilog/code_verilog_tutorial_comment.v:13.17-13.18"
  wire input 2 \b
  attribute \src "asicworld/verilog/code_verilog_tutorial_comment.v:14.17-14.19"
  wire input 3 \ci
  attribute \src "asicworld/verilog/code_verilog_tutorial_comment.v:17.16-17.18"
  wire output 5 \co
  attribute \src "asicworld/verilog/code_verilog_tutorial_comment.v:16.16-16.19"
  wire output 4 \sum
end
