{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1588850234675 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1588850234677 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 07 14:17:14 2020 " "Processing started: Thu May 07 14:17:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1588850234677 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1588850234677 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off arithmetic_processor -c arithmetic_processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off arithmetic_processor -c arithmetic_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1588850234677 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1588850235820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "Multiplier.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588850235905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588850235905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588850235909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588850235909 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ap_function.v(11) " "Verilog HDL information at ap_function.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "ap_function.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/ap_function.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1588850235911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ap_function.v 1 1 " "Found 1 design units, including 1 entities, in source file ap_function.v" { { "Info" "ISGN_ENTITY_NAME" "1 ap_function " "Found entity 1: ap_function" {  } { { "ap_function.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/ap_function.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588850235911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588850235911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff8.v 1 1 " "Found 1 design units, including 1 entities, in source file dff8.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFF8 " "Found entity 1: DFF8" {  } { { "DFF8.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/DFF8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588850235915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588850235915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX4TO1 " "Found entity 1: MUX4TO1" {  } { { "MUX4TO1.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/MUX4TO1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588850235920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588850235920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588850235923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588850235923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg8.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftreg8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFTREG8 " "Found entity 1: SHIFTREG8" {  } { { "SHIFTREG8.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/SHIFTREG8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588850235925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588850235925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregs.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shiftregs.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFTREGS " "Found entity 1: SHIFTREGS" {  } { { "SHIFTREGS.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/SHIFTREGS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588850235929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588850235929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2TO1 " "Found entity 1: MUX2TO1" {  } { { "MUX2TO1.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/MUX2TO1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588850235931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588850235931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff1.v 1 1 " "Found 1 design units, including 1 entities, in source file dff1.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFF1 " "Found entity 1: DFF1" {  } { { "DFF1.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/DFF1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588850235937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588850235937 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ControlUnit.v(21) " "Verilog HDL information at ControlUnit.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "ControlUnit.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/ControlUnit.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1588850235937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588850235937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588850235937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2TO1_8BIT " "Found entity 1: MUX2TO1_8BIT" {  } { { "MUX2TO1_8BIT.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/MUX2TO1_8BIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588850235944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588850235944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile8x8.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile8x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile8x8 " "Found entity 1: RegisterFile8x8" {  } { { "RegisterFile8x8.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/RegisterFile8x8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588850235947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588850235947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmem.v 1 1 " "Found 1 design units, including 1 entities, in source file instmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 INSTMEM " "Found entity 1: INSTMEM" {  } { { "INSTMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/INSTMEM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588850235953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588850235953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATAMEM " "Found entity 1: DATAMEM" {  } { { "DATAMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/DATAMEM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588850235957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588850235957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext6t08.v 1 1 " "Found 1 design units, including 1 entities, in source file signext6t08.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIGNEXT6T08 " "Found entity 1: SIGNEXT6T08" {  } { { "SIGNEXT6T08.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/SIGNEXT6T08.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588850235962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588850235962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext8t016.v 1 1 " "Found 1 design units, including 1 entities, in source file signext8t016.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIGNEXT8T016 " "Found entity 1: SIGNEXT8T016" {  } { { "SIGNEXT8T016.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/SIGNEXT8T016.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588850235970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588850235970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plus1_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file plus1_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLUS1_ADDER " "Found entity 1: PLUS1_ADDER" {  } { { "PLUS1_ADDER.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/PLUS1_ADDER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588850235977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588850235977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_3bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2TO1_3BIT " "Found entity 1: MUX2TO1_3BIT" {  } { { "MUX2TO1_3BIT.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/MUX2TO1_3BIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588850235977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588850235977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2TO1_16BIT " "Found entity 1: MUX2TO1_16BIT" {  } { { "MUX2TO1_16BIT.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/MUX2TO1_16BIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588850235984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588850235984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "router.v 1 1 " "Found 1 design units, including 1 entities, in source file router.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROUTER " "Found entity 1: ROUTER" {  } { { "ROUTER.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/ROUTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588850235987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588850235987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcreg.v 1 1 " "Found 1 design units, including 1 entities, in source file pcreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCREG " "Found entity 1: PCREG" {  } { { "PCREG.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/PCREG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588850235990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588850235990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_10bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_10bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2TO1_10BIT " "Found entity 1: MUX2TO1_10BIT" {  } { { "MUX2TO1_10BIT.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/MUX2TO1_10BIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588850235994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588850235994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext8t010.v 1 1 " "Found 1 design units, including 1 entities, in source file signext8t010.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIGNEXT8T010 " "Found entity 1: SIGNEXT8T010" {  } { { "SIGNEXT8T010.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/SIGNEXT8T010.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588850235997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588850235997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1_10bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1_10bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX4TO1_10BIT " "Found entity 1: MUX4TO1_10BIT" {  } { { "MUX4TO1_10BIT.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/MUX4TO1_10BIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588850235999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588850235999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tst.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tst.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tst " "Found entity 1: tst" {  } { { "tst.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/tst.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588850236003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588850236003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concanitating.v 1 1 " "Found 1 design units, including 1 entities, in source file concanitating.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONCANITATING " "Found entity 1: CONCANITATING" {  } { { "CONCANITATING.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CONCANITATING.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588850236006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588850236006 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "DFF2 DFF2.v " "Entity \"DFF2\" obtained from \"DFF2.v\" instead of from Quartus II megafunction library" {  } { { "DFF2.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/DFF2.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1588850236011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff2.v 1 1 " "Found 1 design units, including 1 entities, in source file dff2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFF2 " "Found entity 1: DFF2" {  } { { "DFF2.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/DFF2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588850236011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588850236011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588850236013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588850236013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "front_panel.v 1 1 " "Found 1 design units, including 1 entities, in source file front_panel.v" { { "Info" "ISGN_ENTITY_NAME" "1 Front_Panel " "Found entity 1: Front_Panel" {  } { { "Front_Panel.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Front_Panel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588850236015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588850236015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16.v 1 1 " "Found 1 design units, including 1 entities, in source file reg16.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG16 " "Found entity 1: REG16" {  } { { "REG16.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/REG16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588850236021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588850236021 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1588850236415 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK ControlUnit inst3 " "Port \"CLK\" of type ControlUnit and instance \"inst3\" is missing source signal" {  } { { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 48 296 400 "inst3" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1588850236419 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK Datapath inst " "Port \"CLK\" of type Datapath and instance \"inst\" is missing source signal" {  } { { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1588850236419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:inst " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850236420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF1 Datapath:inst\|DFF1:REG_Qm1 " "Elaborating entity \"DFF1\" for hierarchy \"Datapath:inst\|DFF1:REG_Qm1\"" {  } { { "Datapath.bdf" "REG_Qm1" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -368 1616 1752 -256 "REG_Qm1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850236428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFTREG8 Datapath:inst\|SHIFTREG8:REG_Q " "Elaborating entity \"SHIFTREG8\" for hierarchy \"Datapath:inst\|SHIFTREG8:REG_Q\"" {  } { { "Datapath.bdf" "REG_Q" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -200 1576 1752 -24 "REG_Q" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850236431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2TO1 Datapath:inst\|MUX2TO1:MUX_S " "Elaborating entity \"MUX2TO1\" for hierarchy \"Datapath:inst\|MUX2TO1:MUX_S\"" {  } { { "Datapath.bdf" "MUX_S" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 280 1592 1744 392 "MUX_S" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850236433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2TO1_8BIT Datapath:inst\|MUX2TO1_8BIT:MULT_SEL_A " "Elaborating entity \"MUX2TO1_8BIT\" for hierarchy \"Datapath:inst\|MUX2TO1_8BIT:MULT_SEL_A\"" {  } { { "Datapath.bdf" "MULT_SEL_A" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 120 1232 1416 232 "MULT_SEL_A" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850236440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ap_function Datapath:inst\|ap_function:ALU " "Elaborating entity \"ap_function\" for hierarchy \"Datapath:inst\|ap_function:ALU\"" {  } { { "Datapath.bdf" "ALU" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 48 936 1096 192 "ALU" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850236442 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ap_function.v(11) " "Verilog HDL assignment warning at ap_function.v(11): truncated value with size 32 to match size of target (8)" {  } { { "ap_function.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/ap_function.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1588850236445 "|Datapath|ap_function:ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ap_function.v(12) " "Verilog HDL assignment warning at ap_function.v(12): truncated value with size 32 to match size of target (8)" {  } { { "ap_function.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/ap_function.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1588850236445 "|Datapath|ap_function:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "carry ap_function.v(11) " "Verilog HDL Always Construct warning at ap_function.v(11): inferring latch(es) for variable \"carry\", which holds its previous value in one or more paths through the always construct" {  } { { "ap_function.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/ap_function.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1588850236445 "|Datapath|ap_function:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry\[0\] ap_function.v(11) " "Inferred latch for \"carry\[0\]\" at ap_function.v(11)" {  } { { "ap_function.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/ap_function.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588850236445 "|Datapath|ap_function:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry\[1\] ap_function.v(11) " "Inferred latch for \"carry\[1\]\" at ap_function.v(11)" {  } { { "ap_function.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/ap_function.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588850236445 "|Datapath|ap_function:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry\[2\] ap_function.v(11) " "Inferred latch for \"carry\[2\]\" at ap_function.v(11)" {  } { { "ap_function.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/ap_function.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588850236445 "|Datapath|ap_function:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry\[3\] ap_function.v(11) " "Inferred latch for \"carry\[3\]\" at ap_function.v(11)" {  } { { "ap_function.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/ap_function.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588850236445 "|Datapath|ap_function:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry\[4\] ap_function.v(11) " "Inferred latch for \"carry\[4\]\" at ap_function.v(11)" {  } { { "ap_function.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/ap_function.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588850236445 "|Datapath|ap_function:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry\[5\] ap_function.v(11) " "Inferred latch for \"carry\[5\]\" at ap_function.v(11)" {  } { { "ap_function.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/ap_function.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588850236445 "|Datapath|ap_function:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry\[6\] ap_function.v(11) " "Inferred latch for \"carry\[6\]\" at ap_function.v(11)" {  } { { "ap_function.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/ap_function.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588850236445 "|Datapath|ap_function:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4TO1 Datapath:inst\|MUX4TO1:MUX_A " "Elaborating entity \"MUX4TO1\" for hierarchy \"Datapath:inst\|MUX4TO1:MUX_A\"" {  } { { "Datapath.bdf" "MUX_A" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -48 672 864 96 "MUX_A" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850236446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCREG Datapath:inst\|PCREG:REG_PC " "Elaborating entity \"PCREG\" for hierarchy \"Datapath:inst\|PCREG:REG_PC\"" {  } { { "Datapath.bdf" "REG_PC" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -184 -1584 -1344 -72 "REG_PC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850236449 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PCREG.v(14) " "Verilog HDL assignment warning at PCREG.v(14): truncated value with size 32 to match size of target (10)" {  } { { "PCREG.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/PCREG.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1588850236449 "|Datapath|PCREG:REG_PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4TO1_10BIT Datapath:inst\|MUX4TO1_10BIT:MUX_PC " "Elaborating entity \"MUX4TO1_10BIT\" for hierarchy \"Datapath:inst\|MUX4TO1_10BIT:MUX_PC\"" {  } { { "Datapath.bdf" "MUX_PC" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -424 -1568 -1376 -280 "MUX_PC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850236453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONCANITATING Datapath:inst\|CONCANITATING:inst1 " "Elaborating entity \"CONCANITATING\" for hierarchy \"Datapath:inst\|CONCANITATING:inst1\"" {  } { { "Datapath.bdf" "inst1" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -360 -1216 -1016 -280 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850236455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile8x8 Datapath:inst\|RegisterFile8x8:RF " "Elaborating entity \"RegisterFile8x8\" for hierarchy \"Datapath:inst\|RegisterFile8x8:RF\"" {  } { { "Datapath.bdf" "RF" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 136 -40 232 312 "RF" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850236460 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RegisterFile8x8.v(14) " "Verilog HDL assignment warning at RegisterFile8x8.v(14): truncated value with size 32 to match size of target (8)" {  } { { "RegisterFile8x8.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/RegisterFile8x8.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1588850236460 "|Datapath|RegisterFile8x8:RF"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RegisterFile8x8.v(23) " "Verilog HDL assignment warning at RegisterFile8x8.v(23): truncated value with size 32 to match size of target (8)" {  } { { "RegisterFile8x8.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/RegisterFile8x8.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1588850236460 "|Datapath|RegisterFile8x8:RF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2TO1_3BIT Datapath:inst\|MUX2TO1_3BIT:MUX_TYPE_SEL " "Elaborating entity \"MUX2TO1_3BIT\" for hierarchy \"Datapath:inst\|MUX2TO1_3BIT:MUX_TYPE_SEL\"" {  } { { "Datapath.bdf" "MUX_TYPE_SEL" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -80 -392 -208 32 "MUX_TYPE_SEL" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850236464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLUS1_ADDER Datapath:inst\|PLUS1_ADDER:PLUS1_ADDER " "Elaborating entity \"PLUS1_ADDER\" for hierarchy \"Datapath:inst\|PLUS1_ADDER:PLUS1_ADDER\"" {  } { { "Datapath.bdf" "PLUS1_ADDER" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -248 -408 -208 -136 "PLUS1_ADDER" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850236466 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 PLUS1_ADDER.v(12) " "Verilog HDL assignment warning at PLUS1_ADDER.v(12): truncated value with size 32 to match size of target (3)" {  } { { "PLUS1_ADDER.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/PLUS1_ADDER.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1588850236469 "|Datapath|PLUS1_ADDER:PLUS1_ADDER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIGNEXT6T08 Datapath:inst\|SIGNEXT6T08:SIGN_EXT_I_TYPE " "Elaborating entity \"SIGNEXT6T08\" for hierarchy \"Datapath:inst\|SIGNEXT6T08:SIGN_EXT_I_TYPE\"" {  } { { "Datapath.bdf" "SIGN_EXT_I_TYPE" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 48 -672 -448 128 "SIGN_EXT_I_TYPE" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850236475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier Datapath:inst\|Multiplier:Multiplier " "Elaborating entity \"Multiplier\" for hierarchy \"Datapath:inst\|Multiplier:Multiplier\"" {  } { { "Datapath.bdf" "Multiplier" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -616 448 664 -504 "Multiplier" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850236476 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Multiplier.v(30) " "Verilog HDL Case Statement information at Multiplier.v(30): all case item expressions in this case statement are onehot" {  } { { "Multiplier.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Multiplier.v" 30 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1588850236476 "|Datapath|Multiplier:Multiplier"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Datapath:inst\|Multiplier:Multiplier\|ALU:Adder " "Elaborating entity \"ALU\" for hierarchy \"Datapath:inst\|Multiplier:Multiplier\|ALU:Adder\"" {  } { { "Multiplier.v" "Adder" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Multiplier.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850236481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF2 Datapath:inst\|DFF2:inst3 " "Elaborating entity \"DFF2\" for hierarchy \"Datapath:inst\|DFF2:inst3\"" {  } { { "Datapath.bdf" "inst3" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 312 -888 -736 424 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850236492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2TO1_16BIT Datapath:inst\|MUX2TO1_16BIT:inst11 " "Elaborating entity \"MUX2TO1_16BIT\" for hierarchy \"Datapath:inst\|MUX2TO1_16BIT:inst11\"" {  } { { "Datapath.bdf" "inst11" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 520 304 496 632 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850236492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIGNEXT8T016 Datapath:inst\|SIGNEXT8T016:inst6 " "Elaborating entity \"SIGNEXT8T016\" for hierarchy \"Datapath:inst\|SIGNEXT8T016:inst6\"" {  } { { "Datapath.bdf" "inst6" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 520 632 864 600 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850236497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROUTER Datapath:inst\|ROUTER:ROUTER_LOGIC " "Elaborating entity \"ROUTER\" for hierarchy \"Datapath:inst\|ROUTER:ROUTER_LOGIC\"" {  } { { "Datapath.bdf" "ROUTER_LOGIC" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 720 288 496 832 "ROUTER_LOGIC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850236502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INSTMEM Datapath:inst\|INSTMEM:inst4 " "Elaborating entity \"INSTMEM\" for hierarchy \"Datapath:inst\|INSTMEM:inst4\"" {  } { { "Datapath.bdf" "inst4" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -184 -1184 -968 -56 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850236508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\"" {  } { { "INSTMEM.v" "altsyncram_component" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/INSTMEM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850236570 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\"" {  } { { "INSTMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/INSTMEM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1588850236574 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component " "Instantiated megafunction \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850236574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850236574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file instructions.hex " "Parameter \"init_file\" = \"instructions.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850236574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850236574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850236574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850236574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850236574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850236574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850236574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850236574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850236574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850236574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850236574 ""}  } { { "INSTMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/INSTMEM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1588850236574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ima1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ima1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ima1 " "Found entity 1: altsyncram_ima1" {  } { { "db/altsyncram_ima1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_ima1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588850236660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588850236660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ima1 Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated " "Elaborating entity \"altsyncram_ima1\" for hierarchy \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850236664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_51a2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_51a2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_51a2 " "Found entity 1: altsyncram_51a2" {  } { { "db/altsyncram_51a2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_51a2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588850236758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588850236758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_51a2 Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1 " "Elaborating entity \"altsyncram_51a2\" for hierarchy \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\"" {  } { { "db/altsyncram_ima1.tdf" "altsyncram1" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_ima1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850236758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_ima1.tdf" "mgl_prim2" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_ima1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850237475 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_ima1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_ima1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1588850237475 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850237475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850237475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850237475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380928817 " "Parameter \"NODE_NAME\" = \"1380928817\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850237475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850237475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850237475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850237475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850237475 ""}  } { { "db/altsyncram_ima1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_ima1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1588850237475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850237520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATAMEM Datapath:inst\|DATAMEM:inst5 " "Elaborating entity \"DATAMEM\" for hierarchy \"Datapath:inst\|DATAMEM:inst5\"" {  } { { "Datapath.bdf" "inst5" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 176 -1184 -968 304 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850237534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\"" {  } { { "DATAMEM.v" "altsyncram_component" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/DATAMEM.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850237545 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\"" {  } { { "DATAMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/DATAMEM.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1588850237545 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component " "Instantiated megafunction \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850237545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850237545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data.hex " "Parameter \"init_file\" = \"data.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850237545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850237545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850237545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850237545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850237545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850237545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850237545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850237545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850237545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850237545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850237545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850237545 ""}  } { { "DATAMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/DATAMEM.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1588850237545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cse1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cse1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cse1 " "Found entity 1: altsyncram_cse1" {  } { { "db/altsyncram_cse1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_cse1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588850237624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588850237624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cse1 Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated " "Elaborating entity \"altsyncram_cse1\" for hierarchy \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850237628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0da2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0da2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0da2 " "Found entity 1: altsyncram_0da2" {  } { { "db/altsyncram_0da2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_0da2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588850237707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588850237707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0da2 Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1 " "Elaborating entity \"altsyncram_0da2\" for hierarchy \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\"" {  } { { "db/altsyncram_cse1.tdf" "altsyncram1" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_cse1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850237711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_cse1.tdf" "mgl_prim2" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_cse1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850237715 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_cse1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_cse1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1588850237721 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850237721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850237721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850237721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380011313 " "Parameter \"NODE_NAME\" = \"1380011313\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850237721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850237721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850237721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850237721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850237721 ""}  } { { "db/altsyncram_cse1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_cse1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1588850237721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:inst3 " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:inst3\"" {  } { { "CPU.bdf" "inst3" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 48 296 400 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850237726 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PC_MUX_SEL ControlUnit.v(4) " "Output port \"PC_MUX_SEL\" at ControlUnit.v(4) has no driver" {  } { { "ControlUnit.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/ControlUnit.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1588850237730 "|CPU|ControlUnit:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "A_SEL ControlUnit.v(4) " "Output port \"A_SEL\" at ControlUnit.v(4) has no driver" {  } { { "ControlUnit.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/ControlUnit.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1588850237730 "|CPU|ControlUnit:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "B_SEL ControlUnit.v(4) " "Output port \"B_SEL\" at ControlUnit.v(4) has no driver" {  } { { "ControlUnit.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/ControlUnit.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1588850237730 "|CPU|ControlUnit:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "D_SEL ControlUnit.v(4) " "Output port \"D_SEL\" at ControlUnit.v(4) has no driver" {  } { { "ControlUnit.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/ControlUnit.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1588850237730 "|CPU|ControlUnit:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OAP ControlUnit.v(5) " "Output port \"OAP\" at ControlUnit.v(5) has no driver" {  } { { "ControlUnit.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/ControlUnit.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1588850237730 "|CPU|ControlUnit:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RF_EN ControlUnit.v(3) " "Output port \"RF_EN\" at ControlUnit.v(3) has no driver" {  } { { "ControlUnit.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/ControlUnit.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1588850237730 "|CPU|ControlUnit:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MULT_EN ControlUnit.v(3) " "Output port \"MULT_EN\" at ControlUnit.v(3) has no driver" {  } { { "ControlUnit.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/ControlUnit.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1588850237730 "|CPU|ControlUnit:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LDA ControlUnit.v(3) " "Output port \"LDA\" at ControlUnit.v(3) has no driver" {  } { { "ControlUnit.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/ControlUnit.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1588850237730 "|CPU|ControlUnit:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LDQ ControlUnit.v(3) " "Output port \"LDQ\" at ControlUnit.v(3) has no driver" {  } { { "ControlUnit.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/ControlUnit.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1588850237730 "|CPU|ControlUnit:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SR_SEL ControlUnit.v(3) " "Output port \"SR_SEL\" at ControlUnit.v(3) has no driver" {  } { { "ControlUnit.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/ControlUnit.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1588850237730 "|CPU|ControlUnit:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PLUS1_SEL ControlUnit.v(3) " "Output port \"PLUS1_SEL\" at ControlUnit.v(3) has no driver" {  } { { "ControlUnit.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/ControlUnit.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1588850237730 "|CPU|ControlUnit:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SR ControlUnit.v(3) " "Output port \"SR\" at ControlUnit.v(3) has no driver" {  } { { "ControlUnit.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/ControlUnit.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1588850237730 "|CPU|ControlUnit:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SL ControlUnit.v(3) " "Output port \"SL\" at ControlUnit.v(3) has no driver" {  } { { "ControlUnit.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/ControlUnit.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1588850237730 "|CPU|ControlUnit:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "INST_TYPE_MUX_SEL ControlUnit.v(3) " "Output port \"INST_TYPE_MUX_SEL\" at ControlUnit.v(3) has no driver" {  } { { "ControlUnit.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/ControlUnit.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1588850237730 "|CPU|ControlUnit:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DATA_MEM_SE ControlUnit.v(3) " "Output port \"DATA_MEM_SE\" at ControlUnit.v(3) has no driver" {  } { { "ControlUnit.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/ControlUnit.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1588850237730 "|CPU|ControlUnit:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Cin ControlUnit.v(3) " "Output port \"Cin\" at ControlUnit.v(3) has no driver" {  } { { "ControlUnit.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/ControlUnit.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1588850237730 "|CPU|ControlUnit:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WB_SEL ControlUnit.v(3) " "Output port \"WB_SEL\" at ControlUnit.v(3) has no driver" {  } { { "ControlUnit.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/ControlUnit.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1588850237730 "|CPU|ControlUnit:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Front_Panel Front_Panel:inst2 " "Elaborating entity \"Front_Panel\" for hierarchy \"Front_Panel:inst2\"" {  } { { "CPU.bdf" "inst2" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 24 -256 -64 168 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588850237732 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RUN_ind Front_Panel.v(13) " "Verilog HDL Always Construct warning at Front_Panel.v(13): inferring latch(es) for variable \"RUN_ind\", which holds its previous value in one or more paths through the always construct" {  } { { "Front_Panel.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Front_Panel.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1588850237735 "|CPU|Front_Panel:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CLK Front_Panel.v(13) " "Verilog HDL Always Construct warning at Front_Panel.v(13): inferring latch(es) for variable \"CLK\", which holds its previous value in one or more paths through the always construct" {  } { { "Front_Panel.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Front_Panel.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1588850237735 "|CPU|Front_Panel:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A_M_ind Front_Panel.v(13) " "Verilog HDL Always Construct warning at Front_Panel.v(13): inferring latch(es) for variable \"A_M_ind\", which holds its previous value in one or more paths through the always construct" {  } { { "Front_Panel.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Front_Panel.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1588850237735 "|CPU|Front_Panel:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CLR_ind Front_Panel.v(13) " "Verilog HDL Always Construct warning at Front_Panel.v(13): inferring latch(es) for variable \"CLR_ind\", which holds its previous value in one or more paths through the always construct" {  } { { "Front_Panel.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Front_Panel.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1588850237735 "|CPU|Front_Panel:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PC_RST Front_Panel.v(13) " "Verilog HDL Always Construct warning at Front_Panel.v(13): inferring latch(es) for variable \"PC_RST\", which holds its previous value in one or more paths through the always construct" {  } { { "Front_Panel.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Front_Panel.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1588850237736 "|CPU|Front_Panel:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_RST Front_Panel.v(13) " "Inferred latch for \"PC_RST\" at Front_Panel.v(13)" {  } { { "Front_Panel.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Front_Panel.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588850237736 "|CPU|Front_Panel:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CLR_ind Front_Panel.v(13) " "Inferred latch for \"CLR_ind\" at Front_Panel.v(13)" {  } { { "Front_Panel.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Front_Panel.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588850237737 "|CPU|Front_Panel:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_M_ind Front_Panel.v(13) " "Inferred latch for \"A_M_ind\" at Front_Panel.v(13)" {  } { { "Front_Panel.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Front_Panel.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588850237737 "|CPU|Front_Panel:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CLK Front_Panel.v(13) " "Inferred latch for \"CLK\" at Front_Panel.v(13)" {  } { { "Front_Panel.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Front_Panel.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588850237738 "|CPU|Front_Panel:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RUN_ind Front_Panel.v(13) " "Inferred latch for \"RUN_ind\" at Front_Panel.v(13)" {  } { { "Front_Panel.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Front_Panel.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588850237738 "|CPU|Front_Panel:inst2"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Datapath:inst\|ap_function:ALU\|carry\[3\] " "LATCH primitive \"Datapath:inst\|ap_function:ALU\|carry\[3\]\" is permanently disabled" {  } { { "ap_function.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/ap_function.v" 11 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1588850238824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Datapath:inst\|ap_function:ALU\|carry\[2\] " "LATCH primitive \"Datapath:inst\|ap_function:ALU\|carry\[2\]\" is permanently disabled" {  } { { "ap_function.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/ap_function.v" 11 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1588850238824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Datapath:inst\|ap_function:ALU\|carry\[1\] " "LATCH primitive \"Datapath:inst\|ap_function:ALU\|carry\[1\]\" is permanently disabled" {  } { { "ap_function.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/ap_function.v" 11 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1588850238824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Datapath:inst\|ap_function:ALU\|carry\[0\] " "LATCH primitive \"Datapath:inst\|ap_function:ALU\|carry\[0\]\" is permanently disabled" {  } { { "ap_function.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/ap_function.v" 11 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1588850238824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Datapath:inst\|ap_function:ALU\|carry\[6\] " "LATCH primitive \"Datapath:inst\|ap_function:ALU\|carry\[6\]\" is permanently disabled" {  } { { "ap_function.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/ap_function.v" 11 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1588850238824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Datapath:inst\|ap_function:ALU\|carry\[5\] " "LATCH primitive \"Datapath:inst\|ap_function:ALU\|carry\[5\]\" is permanently disabled" {  } { { "ap_function.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/ap_function.v" 11 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1588850238826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Datapath:inst\|ap_function:ALU\|carry\[4\] " "LATCH primitive \"Datapath:inst\|ap_function:ALU\|carry\[4\]\" is permanently disabled" {  } { { "ap_function.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/ap_function.v" 11 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1588850238826 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "45 " "45 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1588850240223 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1588850240308 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1588850240312 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1588850240464 "|CPU|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1588850240464 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/output_files/arithmetic_processor.map.smsg " "Generated suppressed messages file C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/output_files/arithmetic_processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1588850240824 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1588850241258 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1588850241258 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a0 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a0\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_51a2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_51a2.tdf" 34 2 0 } } { "db/altsyncram_ima1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_ima1.tdf" 34 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "INSTMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/INSTMEM.v" 81 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -184 -1184 -968 -56 "inst4" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1588850241305 "|CPU|Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|altsyncram_51a2:altsyncram1|ram_block3a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a0 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a0\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_0da2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_0da2.tdf" 35 2 0 } } { "db/altsyncram_cse1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_cse1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "DATAMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/DATAMEM.v" 85 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 176 -1184 -968 304 "inst5" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1588850241305 "|CPU|Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|altsyncram_0da2:altsyncram1|ram_block3a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a1 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a1\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_51a2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_51a2.tdf" 34 2 0 } } { "db/altsyncram_ima1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_ima1.tdf" 34 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "INSTMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/INSTMEM.v" 81 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -184 -1184 -968 -56 "inst4" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1588850241305 "|CPU|Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|altsyncram_51a2:altsyncram1|ram_block3a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a1 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a1\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_0da2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_0da2.tdf" 35 2 0 } } { "db/altsyncram_cse1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_cse1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "DATAMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/DATAMEM.v" 85 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 176 -1184 -968 304 "inst5" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1588850241307 "|CPU|Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|altsyncram_0da2:altsyncram1|ram_block3a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a2 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a2\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_51a2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_51a2.tdf" 34 2 0 } } { "db/altsyncram_ima1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_ima1.tdf" 34 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "INSTMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/INSTMEM.v" 81 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -184 -1184 -968 -56 "inst4" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1588850241307 "|CPU|Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|altsyncram_51a2:altsyncram1|ram_block3a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a2 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a2\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_0da2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_0da2.tdf" 35 2 0 } } { "db/altsyncram_cse1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_cse1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "DATAMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/DATAMEM.v" 85 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 176 -1184 -968 304 "inst5" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1588850241307 "|CPU|Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|altsyncram_0da2:altsyncram1|ram_block3a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a3 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a3\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_51a2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_51a2.tdf" 34 2 0 } } { "db/altsyncram_ima1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_ima1.tdf" 34 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "INSTMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/INSTMEM.v" 81 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -184 -1184 -968 -56 "inst4" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1588850241308 "|CPU|Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|altsyncram_51a2:altsyncram1|ram_block3a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a3 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a3\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_0da2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_0da2.tdf" 35 2 0 } } { "db/altsyncram_cse1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_cse1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "DATAMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/DATAMEM.v" 85 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 176 -1184 -968 304 "inst5" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1588850241308 "|CPU|Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|altsyncram_0da2:altsyncram1|ram_block3a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a4 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a4\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_51a2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_51a2.tdf" 34 2 0 } } { "db/altsyncram_ima1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_ima1.tdf" 34 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "INSTMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/INSTMEM.v" 81 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -184 -1184 -968 -56 "inst4" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1588850241308 "|CPU|Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|altsyncram_51a2:altsyncram1|ram_block3a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a4 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a4\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_0da2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_0da2.tdf" 35 2 0 } } { "db/altsyncram_cse1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_cse1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "DATAMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/DATAMEM.v" 85 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 176 -1184 -968 304 "inst5" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1588850241308 "|CPU|Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|altsyncram_0da2:altsyncram1|ram_block3a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a5 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a5\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_51a2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_51a2.tdf" 34 2 0 } } { "db/altsyncram_ima1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_ima1.tdf" 34 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "INSTMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/INSTMEM.v" 81 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -184 -1184 -968 -56 "inst4" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1588850241308 "|CPU|Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|altsyncram_51a2:altsyncram1|ram_block3a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a5 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a5\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_0da2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_0da2.tdf" 35 2 0 } } { "db/altsyncram_cse1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_cse1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "DATAMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/DATAMEM.v" 85 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 176 -1184 -968 304 "inst5" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1588850241308 "|CPU|Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|altsyncram_0da2:altsyncram1|ram_block3a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a6 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a6\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_51a2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_51a2.tdf" 34 2 0 } } { "db/altsyncram_ima1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_ima1.tdf" 34 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "INSTMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/INSTMEM.v" 81 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -184 -1184 -968 -56 "inst4" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1588850241309 "|CPU|Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|altsyncram_51a2:altsyncram1|ram_block3a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a6 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a6\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_0da2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_0da2.tdf" 35 2 0 } } { "db/altsyncram_cse1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_cse1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "DATAMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/DATAMEM.v" 85 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 176 -1184 -968 304 "inst5" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1588850241309 "|CPU|Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|altsyncram_0da2:altsyncram1|ram_block3a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a7 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a7\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_51a2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_51a2.tdf" 34 2 0 } } { "db/altsyncram_ima1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_ima1.tdf" 34 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "INSTMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/INSTMEM.v" 81 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -184 -1184 -968 -56 "inst4" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1588850241309 "|CPU|Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|altsyncram_51a2:altsyncram1|ram_block3a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a7 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a7\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_0da2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_0da2.tdf" 35 2 0 } } { "db/altsyncram_cse1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_cse1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "DATAMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/DATAMEM.v" 85 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 176 -1184 -968 304 "inst5" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1588850241309 "|CPU|Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|altsyncram_0da2:altsyncram1|ram_block3a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a8 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a8\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_51a2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_51a2.tdf" 34 2 0 } } { "db/altsyncram_ima1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_ima1.tdf" 34 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "INSTMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/INSTMEM.v" 81 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -184 -1184 -968 -56 "inst4" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1588850241310 "|CPU|Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|altsyncram_51a2:altsyncram1|ram_block3a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a8 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a8\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_0da2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_0da2.tdf" 35 2 0 } } { "db/altsyncram_cse1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_cse1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "DATAMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/DATAMEM.v" 85 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 176 -1184 -968 304 "inst5" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1588850241311 "|CPU|Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|altsyncram_0da2:altsyncram1|ram_block3a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a9 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a9\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_51a2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_51a2.tdf" 34 2 0 } } { "db/altsyncram_ima1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_ima1.tdf" 34 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "INSTMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/INSTMEM.v" 81 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -184 -1184 -968 -56 "inst4" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1588850241311 "|CPU|Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|altsyncram_51a2:altsyncram1|ram_block3a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a9 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a9\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_0da2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_0da2.tdf" 35 2 0 } } { "db/altsyncram_cse1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_cse1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "DATAMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/DATAMEM.v" 85 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 176 -1184 -968 304 "inst5" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1588850241311 "|CPU|Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|altsyncram_0da2:altsyncram1|ram_block3a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a10 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a10\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_51a2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_51a2.tdf" 34 2 0 } } { "db/altsyncram_ima1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_ima1.tdf" 34 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "INSTMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/INSTMEM.v" 81 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -184 -1184 -968 -56 "inst4" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1588850241311 "|CPU|Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|altsyncram_51a2:altsyncram1|ram_block3a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a10 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a10\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_0da2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_0da2.tdf" 35 2 0 } } { "db/altsyncram_cse1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_cse1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "DATAMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/DATAMEM.v" 85 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 176 -1184 -968 304 "inst5" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1588850241311 "|CPU|Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|altsyncram_0da2:altsyncram1|ram_block3a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a11 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a11\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_51a2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_51a2.tdf" 34 2 0 } } { "db/altsyncram_ima1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_ima1.tdf" 34 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "INSTMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/INSTMEM.v" 81 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -184 -1184 -968 -56 "inst4" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1588850241312 "|CPU|Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|altsyncram_51a2:altsyncram1|ram_block3a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a11 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a11\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_0da2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_0da2.tdf" 35 2 0 } } { "db/altsyncram_cse1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_cse1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "DATAMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/DATAMEM.v" 85 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 176 -1184 -968 304 "inst5" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1588850241312 "|CPU|Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|altsyncram_0da2:altsyncram1|ram_block3a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a12 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a12\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_51a2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_51a2.tdf" 34 2 0 } } { "db/altsyncram_ima1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_ima1.tdf" 34 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "INSTMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/INSTMEM.v" 81 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -184 -1184 -968 -56 "inst4" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1588850241312 "|CPU|Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|altsyncram_51a2:altsyncram1|ram_block3a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a12 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a12\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_0da2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_0da2.tdf" 35 2 0 } } { "db/altsyncram_cse1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_cse1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "DATAMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/DATAMEM.v" 85 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 176 -1184 -968 304 "inst5" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1588850241312 "|CPU|Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|altsyncram_0da2:altsyncram1|ram_block3a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a13 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a13\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_51a2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_51a2.tdf" 34 2 0 } } { "db/altsyncram_ima1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_ima1.tdf" 34 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "INSTMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/INSTMEM.v" 81 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -184 -1184 -968 -56 "inst4" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1588850241312 "|CPU|Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|altsyncram_51a2:altsyncram1|ram_block3a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a13 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a13\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_0da2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_0da2.tdf" 35 2 0 } } { "db/altsyncram_cse1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_cse1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "DATAMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/DATAMEM.v" 85 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 176 -1184 -968 304 "inst5" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1588850241313 "|CPU|Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|altsyncram_0da2:altsyncram1|ram_block3a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a14 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a14\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_51a2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_51a2.tdf" 34 2 0 } } { "db/altsyncram_ima1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_ima1.tdf" 34 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "INSTMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/INSTMEM.v" 81 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -184 -1184 -968 -56 "inst4" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1588850241313 "|CPU|Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|altsyncram_51a2:altsyncram1|ram_block3a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a14 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a14\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_0da2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_0da2.tdf" 35 2 0 } } { "db/altsyncram_cse1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_cse1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "DATAMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/DATAMEM.v" 85 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 176 -1184 -968 304 "inst5" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1588850241313 "|CPU|Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|altsyncram_0da2:altsyncram1|ram_block3a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a15 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a15\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_51a2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_51a2.tdf" 34 2 0 } } { "db/altsyncram_ima1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_ima1.tdf" 34 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "INSTMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/INSTMEM.v" 81 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -184 -1184 -968 -56 "inst4" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1588850241313 "|CPU|Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|altsyncram_51a2:altsyncram1|ram_block3a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a15 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a15\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_0da2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_0da2.tdf" 35 2 0 } } { "db/altsyncram_cse1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_cse1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "DATAMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/DATAMEM.v" 85 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 176 -1184 -968 304 "inst5" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1588850241313 "|CPU|Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|altsyncram_0da2:altsyncram1|ram_block3a15"}
{ "Info" "ICUT_CUT_TM_SUMMARY" "388 " "Implemented 388 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1588850241377 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1588850241377 ""} { "Info" "ICUT_CUT_TM_LCELLS" "351 " "Implemented 351 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1588850241377 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1588850241377 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1588850241377 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4658 " "Peak virtual memory: 4658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1588850241415 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 07 14:17:21 2020 " "Processing ended: Thu May 07 14:17:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1588850241415 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1588850241415 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1588850241415 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1588850241415 ""}
