/***************************************************************************
 *     Copyright (c) 1999-2008, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_upg_uart_dma.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/9/08 11:51a $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Jan  9 08:54:05 2008
 *                 MD5 Checksum         847dc12a9d71c4c68a648bbf19a883e3
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7400/rdb/e0/bchp_upg_uart_dma.h $
 * 
 * Hydra_Software_Devel/1   1/9/08 11:51a rpan
 * PR38572: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_UPG_UART_DMA_H__
#define BCHP_UPG_UART_DMA_H__

/***************************************************************************
 *UPG_UART_DMA - UART_DMA registers in 108 MHz clock domain
 ***************************************************************************/
#define BCHP_UPG_UART_DMA_CONTROL                0x00400fc0 /* UART DMA CONTROL REGISTER */
#define BCHP_UPG_UART_DMA_TX_BUF_PTR             0x00400fc4 /* STARTING ADDRESS OF DATA TO BE WRITTEN TO UART */
#define BCHP_UPG_UART_DMA_RX_BUF_PTR             0x00400fc8 /* STARTING ADDRESS OF BUFFER FOR DATA READ FROM UART */
#define BCHP_UPG_UART_DMA_TX_CTRL                0x00400fcc /* UART TRANSMIT CONTROL */
#define BCHP_UPG_UART_DMA_RX_CTRL                0x00400fd0 /* UART RECEIVE CONTROL */
#define BCHP_UPG_UART_DMA_TX_DST_ADDR            0x00400fd4 /* UART DMA TRANSMIT DESTINATION ADDRESS */
#define BCHP_UPG_UART_DMA_RX_SRC_ADDR            0x00400fd8 /* UART DMA RECEIVE SOURCE ADDRESS */
#define BCHP_UPG_UART_DMA_TX_STATUS              0x00400fdc /* UART DMA TRANSMIT STATUS REGISTER */
#define BCHP_UPG_UART_DMA_RX_STATUS              0x00400fe0 /* UART DMA RECEIVE STATUS REGISTER */
#define BCHP_UPG_UART_DMA_TX_REQ_SEL             0x00400fe4 /* UART SELECT FOR TRANSMIT */
#define BCHP_UPG_UART_DMA_RX_REQ_SEL             0x00400fe8 /* UART SELECT FOR RECEIVE */

/***************************************************************************
 *CONTROL - UART DMA CONTROL REGISTER
 ***************************************************************************/
/* UPG_UART_DMA :: CONTROL :: reserved0 [31:16] */
#define BCHP_UPG_UART_DMA_CONTROL_reserved0_MASK                   0xffff0000
#define BCHP_UPG_UART_DMA_CONTROL_reserved0_SHIFT                  16

/* UPG_UART_DMA :: CONTROL :: reserved_for_eco1 [15:05] */
#define BCHP_UPG_UART_DMA_CONTROL_reserved_for_eco1_MASK           0x0000ffe0
#define BCHP_UPG_UART_DMA_CONTROL_reserved_for_eco1_SHIFT          5

/* UPG_UART_DMA :: CONTROL :: endian_override [04:04] */
#define BCHP_UPG_UART_DMA_CONTROL_endian_override_MASK             0x00000010
#define BCHP_UPG_UART_DMA_CONTROL_endian_override_SHIFT            4

/* UPG_UART_DMA :: CONTROL :: endian [03:03] */
#define BCHP_UPG_UART_DMA_CONTROL_endian_MASK                      0x00000008
#define BCHP_UPG_UART_DMA_CONTROL_endian_SHIFT                     3

/* UPG_UART_DMA :: CONTROL :: bus_switch_mode [02:00] */
#define BCHP_UPG_UART_DMA_CONTROL_bus_switch_mode_MASK             0x00000007
#define BCHP_UPG_UART_DMA_CONTROL_bus_switch_mode_SHIFT            0
#define BCHP_UPG_UART_DMA_CONTROL_bus_switch_mode_auto1            0
#define BCHP_UPG_UART_DMA_CONTROL_bus_switch_mode_sel_dma_tx       1
#define BCHP_UPG_UART_DMA_CONTROL_bus_switch_mode_sel_dma_rx       2
#define BCHP_UPG_UART_DMA_CONTROL_bus_switch_mode_sel_cpu          3
#define BCHP_UPG_UART_DMA_CONTROL_bus_switch_mode_reserved         4

/***************************************************************************
 *TX_BUF_PTR - STARTING ADDRESS OF DATA TO BE WRITTEN TO UART
 ***************************************************************************/
/* UPG_UART_DMA :: TX_BUF_PTR :: tx_buf_ptr [31:00] */
#define BCHP_UPG_UART_DMA_TX_BUF_PTR_tx_buf_ptr_MASK               0xffffffff
#define BCHP_UPG_UART_DMA_TX_BUF_PTR_tx_buf_ptr_SHIFT              0

/***************************************************************************
 *RX_BUF_PTR - STARTING ADDRESS OF BUFFER FOR DATA READ FROM UART
 ***************************************************************************/
/* UPG_UART_DMA :: RX_BUF_PTR :: rx_buf_ptr [31:00] */
#define BCHP_UPG_UART_DMA_RX_BUF_PTR_rx_buf_ptr_MASK               0xffffffff
#define BCHP_UPG_UART_DMA_RX_BUF_PTR_rx_buf_ptr_SHIFT              0

/***************************************************************************
 *TX_CTRL - UART TRANSMIT CONTROL
 ***************************************************************************/
/* UPG_UART_DMA :: TX_CTRL :: reserved0 [31:18] */
#define BCHP_UPG_UART_DMA_TX_CTRL_reserved0_MASK                   0xfffc0000
#define BCHP_UPG_UART_DMA_TX_CTRL_reserved0_SHIFT                  18

/* UPG_UART_DMA :: TX_CTRL :: tx_abort [17:17] */
#define BCHP_UPG_UART_DMA_TX_CTRL_tx_abort_MASK                    0x00020000
#define BCHP_UPG_UART_DMA_TX_CTRL_tx_abort_SHIFT                   17

/* UPG_UART_DMA :: TX_CTRL :: tx_en [16:16] */
#define BCHP_UPG_UART_DMA_TX_CTRL_tx_en_MASK                       0x00010000
#define BCHP_UPG_UART_DMA_TX_CTRL_tx_en_SHIFT                      16

/* UPG_UART_DMA :: TX_CTRL :: tx_len [15:00] */
#define BCHP_UPG_UART_DMA_TX_CTRL_tx_len_MASK                      0x0000ffff
#define BCHP_UPG_UART_DMA_TX_CTRL_tx_len_SHIFT                     0

/***************************************************************************
 *RX_CTRL - UART RECEIVE CONTROL
 ***************************************************************************/
/* UPG_UART_DMA :: RX_CTRL :: reserved0 [31:18] */
#define BCHP_UPG_UART_DMA_RX_CTRL_reserved0_MASK                   0xfffc0000
#define BCHP_UPG_UART_DMA_RX_CTRL_reserved0_SHIFT                  18

/* UPG_UART_DMA :: RX_CTRL :: rx_abort [17:17] */
#define BCHP_UPG_UART_DMA_RX_CTRL_rx_abort_MASK                    0x00020000
#define BCHP_UPG_UART_DMA_RX_CTRL_rx_abort_SHIFT                   17

/* UPG_UART_DMA :: RX_CTRL :: rx_en [16:16] */
#define BCHP_UPG_UART_DMA_RX_CTRL_rx_en_MASK                       0x00010000
#define BCHP_UPG_UART_DMA_RX_CTRL_rx_en_SHIFT                      16

/* UPG_UART_DMA :: RX_CTRL :: rx_len [15:00] */
#define BCHP_UPG_UART_DMA_RX_CTRL_rx_len_MASK                      0x0000ffff
#define BCHP_UPG_UART_DMA_RX_CTRL_rx_len_SHIFT                     0

/***************************************************************************
 *TX_DST_ADDR - UART DMA TRANSMIT DESTINATION ADDRESS
 ***************************************************************************/
/* UPG_UART_DMA :: TX_DST_ADDR :: reserved0 [31:08] */
#define BCHP_UPG_UART_DMA_TX_DST_ADDR_reserved0_MASK               0xffffff00
#define BCHP_UPG_UART_DMA_TX_DST_ADDR_reserved0_SHIFT              8

/* UPG_UART_DMA :: TX_DST_ADDR :: dst_addr [07:00] */
#define BCHP_UPG_UART_DMA_TX_DST_ADDR_dst_addr_MASK                0x000000ff
#define BCHP_UPG_UART_DMA_TX_DST_ADDR_dst_addr_SHIFT               0

/***************************************************************************
 *RX_SRC_ADDR - UART DMA RECEIVE SOURCE ADDRESS
 ***************************************************************************/
/* UPG_UART_DMA :: RX_SRC_ADDR :: reserved0 [31:08] */
#define BCHP_UPG_UART_DMA_RX_SRC_ADDR_reserved0_MASK               0xffffff00
#define BCHP_UPG_UART_DMA_RX_SRC_ADDR_reserved0_SHIFT              8

/* UPG_UART_DMA :: RX_SRC_ADDR :: src_addr [07:00] */
#define BCHP_UPG_UART_DMA_RX_SRC_ADDR_src_addr_MASK                0x000000ff
#define BCHP_UPG_UART_DMA_RX_SRC_ADDR_src_addr_SHIFT               0

/***************************************************************************
 *TX_STATUS - UART DMA TRANSMIT STATUS REGISTER
 ***************************************************************************/
/* UPG_UART_DMA :: TX_STATUS :: reserved0 [31:16] */
#define BCHP_UPG_UART_DMA_TX_STATUS_reserved0_MASK                 0xffff0000
#define BCHP_UPG_UART_DMA_TX_STATUS_reserved0_SHIFT                16

/* UPG_UART_DMA :: TX_STATUS :: data_len [15:00] */
#define BCHP_UPG_UART_DMA_TX_STATUS_data_len_MASK                  0x0000ffff
#define BCHP_UPG_UART_DMA_TX_STATUS_data_len_SHIFT                 0

/***************************************************************************
 *RX_STATUS - UART DMA RECEIVE STATUS REGISTER
 ***************************************************************************/
/* UPG_UART_DMA :: RX_STATUS :: reserved0 [31:16] */
#define BCHP_UPG_UART_DMA_RX_STATUS_reserved0_MASK                 0xffff0000
#define BCHP_UPG_UART_DMA_RX_STATUS_reserved0_SHIFT                16

/* UPG_UART_DMA :: RX_STATUS :: data_len [15:00] */
#define BCHP_UPG_UART_DMA_RX_STATUS_data_len_MASK                  0x0000ffff
#define BCHP_UPG_UART_DMA_RX_STATUS_data_len_SHIFT                 0

/***************************************************************************
 *TX_REQ_SEL - UART SELECT FOR TRANSMIT
 ***************************************************************************/
/* UPG_UART_DMA :: TX_REQ_SEL :: reserved0 [31:02] */
#define BCHP_UPG_UART_DMA_TX_REQ_SEL_reserved0_MASK                0xfffffffc
#define BCHP_UPG_UART_DMA_TX_REQ_SEL_reserved0_SHIFT               2

/* UPG_UART_DMA :: TX_REQ_SEL :: reqsel [01:00] */
#define BCHP_UPG_UART_DMA_TX_REQ_SEL_reqsel_MASK                   0x00000003
#define BCHP_UPG_UART_DMA_TX_REQ_SEL_reqsel_SHIFT                  0
#define BCHP_UPG_UART_DMA_TX_REQ_SEL_reqsel_uarta                  0
#define BCHP_UPG_UART_DMA_TX_REQ_SEL_reqsel_uartb                  1
#define BCHP_UPG_UART_DMA_TX_REQ_SEL_reqsel_uartc                  2

/***************************************************************************
 *RX_REQ_SEL - UART SELECT FOR RECEIVE
 ***************************************************************************/
/* UPG_UART_DMA :: RX_REQ_SEL :: reserved0 [31:02] */
#define BCHP_UPG_UART_DMA_RX_REQ_SEL_reserved0_MASK                0xfffffffc
#define BCHP_UPG_UART_DMA_RX_REQ_SEL_reserved0_SHIFT               2

/* UPG_UART_DMA :: RX_REQ_SEL :: reqsel [01:00] */
#define BCHP_UPG_UART_DMA_RX_REQ_SEL_reqsel_MASK                   0x00000003
#define BCHP_UPG_UART_DMA_RX_REQ_SEL_reqsel_SHIFT                  0
#define BCHP_UPG_UART_DMA_RX_REQ_SEL_reqsel_uarta                  0
#define BCHP_UPG_UART_DMA_RX_REQ_SEL_reqsel_uartb                  1
#define BCHP_UPG_UART_DMA_RX_REQ_SEL_reqsel_uartc                  2

#endif /* #ifndef BCHP_UPG_UART_DMA_H__ */

/* End of File */
