wire_dmem_addr: Some(2),
wire_dmem_data: Some(SIMD[00000000/0 00000011/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 ]),
reg_dmem_data: None,
mode: Write16