--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml controller.twx controller.ncd -o controller.twr
controller.pcf -ucf main_pin_map.ucf

Design file:              controller.ncd
Physical constraint file: controller.pcf
Device,package,speed:     xc6slx45,csg484,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.742ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: RAMWrapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: RAMWrapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: RAMWrapper/u_memory_interface/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 0.742ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: RAMWrapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: RAMWrapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: RAMWrapper/u_memory_interface/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: RAMWrapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Logical resource: RAMWrapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: RAMWrapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_RAMWrapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180 = PERIOD  
       TIMEGRP         
"RAMWrapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180"         
TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RAMWrapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180 = PERIOD
        TIMEGRP
        "RAMWrapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180"
        TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.167ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: RAMWrapper/u_memory_interface/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_RAMWrapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0 = PERIOD    
     TIMEGRP         
"RAMWrapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0"         
TS_sys_clk_pin * 6 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.640ns.
--------------------------------------------------------------------------------

Paths for end point RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0 (OLOGIC_X0Y81.TRAIN), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train (FF)
  Destination:          RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0 (FF)
  Requirement:          1.666ns
  Data Path Delay:      2.595ns (Levels of Logic = 0)
  Clock Path Skew:      1.179ns (3.175 - 1.996)
  Source Clock:         RAMWrapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMWrapper/u_memory_interface/c3_sysclk_2x rising at 1.666ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train to RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y91.AQ       Tcko                  0.408   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
                                                       RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
    OLOGIC_X0Y81.TRAIN   net (fanout=1)        1.498   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
    OLOGIC_X0Y81.CLK0    Toscck_TRAIN          0.689   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0
                                                       RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0
    -------------------------------------------------  ---------------------------
    Total                                      2.595ns (1.097ns logic, 1.498ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_RAMWrapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0 = PERIOD
        TIMEGRP
        "RAMWrapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0"
        TS_sys_clk_pin * 6 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0 (OLOGIC_X0Y81.TRAIN), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train (FF)
  Destination:          RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.581ns (Levels of Logic = 0)
  Clock Path Skew:      1.329ns (2.270 - 0.941)
  Source Clock:         RAMWrapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMWrapper/u_memory_interface/c3_sysclk_2x rising at 0.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train to RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y91.AQ       Tcko                  0.200   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
                                                       RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
    OLOGIC_X0Y81.TRAIN   net (fanout=1)        0.978   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
    OLOGIC_X0Y81.CLK0    Tosckc_TRAIN(-Th)    -0.403   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0
                                                       RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0
    -------------------------------------------------  ---------------------------
    Total                                      1.581ns (0.603ns logic, 0.978ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RAMWrapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0 = PERIOD
        TIMEGRP
        "RAMWrapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0"
        TS_sys_clk_pin * 6 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.167ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: RAMWrapper/u_memory_interface/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_RAMWrapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in  
       = PERIOD TIMEGRP         
"RAMWrapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"   
      TS_sys_clk_pin * 0.75 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 24250 paths analyzed, 1619 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors, 0 component switching limit errors)
 Minimum period is  49.846ns.
--------------------------------------------------------------------------------

Paths for end point RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1 (SLICE_X1Y80.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1 (FF)
  Requirement:          0.834ns
  Data Path Delay:      1.625ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -1.269ns (1.875 - 3.144)
  Source Clock:         RAMWrapper/u_memory_interface/c3_sysclk_2x_180 rising at 12.499ns
  Destination Clock:    RAMWrapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    MCB_X0Y1.SELFREFRESHMODE Tmcbcko_SELFREFRESHMODE  1.000   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                           RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X1Y80.AX           net (fanout=1)        0.562   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/selfrefresh_mcb_mode
    SLICE_X1Y80.CLK          Tdick                 0.063   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1
                                                           RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1
    -----------------------------------------------------  ---------------------------
    Total                                          1.625ns (1.063ns logic, 0.562ns route)
                                                           (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5 (SLICE_X26Y45.CE), 38 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2 (FF)
  Destination:          RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5 (FF)
  Requirement:          13.333ns
  Data Path Delay:      8.073ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.480 - 0.487)
  Source Clock:         RAMWrapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMWrapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2 to RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y47.AQ      Tcko                  0.447   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<3>
                                                       RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2
    SLICE_X18Y62.A1      net (fanout=15)       3.101   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<2>
    SLICE_X18Y62.A       Tilo                  0.203   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015361
                                                       RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015362
    SLICE_X16Y57.C4      net (fanout=2)        1.011   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015361
    SLICE_X16Y57.C       Tilo                  0.205   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In1
                                                       RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015363
    SLICE_X16Y57.D5      net (fanout=2)        0.212   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0153
    SLICE_X16Y57.D       Tilo                  0.205   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In1
                                                       RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In11
    SLICE_X16Y54.C3      net (fanout=2)        0.710   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In1
    SLICE_X16Y54.C       Tilo                  0.205   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4-In2
                                                       RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1436_inv1
    SLICE_X26Y45.CE      net (fanout=2)        1.479   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv
    SLICE_X26Y45.CLK     Tceck                 0.295   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5
    -------------------------------------------------  ---------------------------
    Total                                      8.073ns (1.560ns logic, 6.513ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5 (FF)
  Destination:          RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5 (FF)
  Requirement:          13.333ns
  Data Path Delay:      7.727ns (Levels of Logic = 4)
  Clock Path Skew:      -0.005ns (0.480 - 0.485)
  Source Clock:         RAMWrapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMWrapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5 to RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y45.CQ      Tcko                  0.447   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<5>
                                                       RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5
    SLICE_X20Y62.B5      net (fanout=19)       2.441   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<5>
    SLICE_X20Y62.B       Tilo                  0.205   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<5>
                                                       RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015361
    SLICE_X16Y57.C1      net (fanout=2)        1.323   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n01536
    SLICE_X16Y57.C       Tilo                  0.205   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In1
                                                       RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015363
    SLICE_X16Y57.D5      net (fanout=2)        0.212   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0153
    SLICE_X16Y57.D       Tilo                  0.205   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In1
                                                       RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In11
    SLICE_X16Y54.C3      net (fanout=2)        0.710   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In1
    SLICE_X16Y54.C       Tilo                  0.205   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4-In2
                                                       RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1436_inv1
    SLICE_X26Y45.CE      net (fanout=2)        1.479   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv
    SLICE_X26Y45.CLK     Tceck                 0.295   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5
    -------------------------------------------------  ---------------------------
    Total                                      7.727ns (1.562ns logic, 6.165ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0 (FF)
  Destination:          RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5 (FF)
  Requirement:          13.333ns
  Data Path Delay:      7.693ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         RAMWrapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMWrapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0 to RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y44.AQ      Tcko                  0.447   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<1>
                                                       RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0
    SLICE_X18Y62.A4      net (fanout=17)       2.721   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<0>
    SLICE_X18Y62.A       Tilo                  0.203   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015361
                                                       RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015362
    SLICE_X16Y57.C4      net (fanout=2)        1.011   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015361
    SLICE_X16Y57.C       Tilo                  0.205   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In1
                                                       RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015363
    SLICE_X16Y57.D5      net (fanout=2)        0.212   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0153
    SLICE_X16Y57.D       Tilo                  0.205   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In1
                                                       RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In11
    SLICE_X16Y54.C3      net (fanout=2)        0.710   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In1
    SLICE_X16Y54.C       Tilo                  0.205   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4-In2
                                                       RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1436_inv1
    SLICE_X26Y45.CE      net (fanout=2)        1.479   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv
    SLICE_X26Y45.CLK     Tceck                 0.295   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5
    -------------------------------------------------  ---------------------------
    Total                                      7.693ns (1.560ns logic, 6.133ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Paths for end point RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6 (SLICE_X26Y45.CE), 38 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2 (FF)
  Destination:          RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6 (FF)
  Requirement:          13.333ns
  Data Path Delay:      8.069ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.480 - 0.487)
  Source Clock:         RAMWrapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMWrapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2 to RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y47.AQ      Tcko                  0.447   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<3>
                                                       RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2
    SLICE_X18Y62.A1      net (fanout=15)       3.101   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<2>
    SLICE_X18Y62.A       Tilo                  0.203   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015361
                                                       RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015362
    SLICE_X16Y57.C4      net (fanout=2)        1.011   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015361
    SLICE_X16Y57.C       Tilo                  0.205   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In1
                                                       RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015363
    SLICE_X16Y57.D5      net (fanout=2)        0.212   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0153
    SLICE_X16Y57.D       Tilo                  0.205   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In1
                                                       RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In11
    SLICE_X16Y54.C3      net (fanout=2)        0.710   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In1
    SLICE_X16Y54.C       Tilo                  0.205   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4-In2
                                                       RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1436_inv1
    SLICE_X26Y45.CE      net (fanout=2)        1.479   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv
    SLICE_X26Y45.CLK     Tceck                 0.291   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6
    -------------------------------------------------  ---------------------------
    Total                                      8.069ns (1.556ns logic, 6.513ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5 (FF)
  Destination:          RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6 (FF)
  Requirement:          13.333ns
  Data Path Delay:      7.723ns (Levels of Logic = 4)
  Clock Path Skew:      -0.005ns (0.480 - 0.485)
  Source Clock:         RAMWrapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMWrapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5 to RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y45.CQ      Tcko                  0.447   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<5>
                                                       RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5
    SLICE_X20Y62.B5      net (fanout=19)       2.441   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<5>
    SLICE_X20Y62.B       Tilo                  0.205   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<5>
                                                       RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015361
    SLICE_X16Y57.C1      net (fanout=2)        1.323   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n01536
    SLICE_X16Y57.C       Tilo                  0.205   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In1
                                                       RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015363
    SLICE_X16Y57.D5      net (fanout=2)        0.212   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0153
    SLICE_X16Y57.D       Tilo                  0.205   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In1
                                                       RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In11
    SLICE_X16Y54.C3      net (fanout=2)        0.710   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In1
    SLICE_X16Y54.C       Tilo                  0.205   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4-In2
                                                       RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1436_inv1
    SLICE_X26Y45.CE      net (fanout=2)        1.479   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv
    SLICE_X26Y45.CLK     Tceck                 0.291   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6
    -------------------------------------------------  ---------------------------
    Total                                      7.723ns (1.558ns logic, 6.165ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0 (FF)
  Destination:          RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6 (FF)
  Requirement:          13.333ns
  Data Path Delay:      7.689ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         RAMWrapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMWrapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0 to RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y44.AQ      Tcko                  0.447   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<1>
                                                       RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0
    SLICE_X18Y62.A4      net (fanout=17)       2.721   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<0>
    SLICE_X18Y62.A       Tilo                  0.203   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015361
                                                       RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015362
    SLICE_X16Y57.C4      net (fanout=2)        1.011   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015361
    SLICE_X16Y57.C       Tilo                  0.205   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In1
                                                       RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015363
    SLICE_X16Y57.D5      net (fanout=2)        0.212   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0153
    SLICE_X16Y57.D       Tilo                  0.205   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In1
                                                       RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In11
    SLICE_X16Y54.C3      net (fanout=2)        0.710   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In1
    SLICE_X16Y54.C       Tilo                  0.205   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4-In2
                                                       RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1436_inv1
    SLICE_X26Y45.CE      net (fanout=2)        1.479   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv
    SLICE_X26Y45.CLK     Tceck                 0.291   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6
    -------------------------------------------------  ---------------------------
    Total                                      7.689ns (1.556ns logic, 6.133ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_RAMWrapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in
        = PERIOD TIMEGRP
        "RAMWrapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_sys_clk_pin * 0.75 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_CMD_VALID (SLICE_X19Y55.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.367ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_CMD_VALID (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.367ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         RAMWrapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Destination Clock:    RAMWrapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_CMD_VALID
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y54.AQ      Tcko                  0.198   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X19Y55.SR      net (fanout=82)       0.301   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X19Y55.CLK     Tcksr       (-Th)     0.132   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST
                                                       RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_CMD_VALID
    -------------------------------------------------  ---------------------------
    Total                                      0.367ns (0.066ns logic, 0.301ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Paths for end point RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST (SLICE_X19Y55.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.378ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.378ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         RAMWrapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Destination Clock:    RAMWrapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y54.AQ      Tcko                  0.198   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X19Y55.SR      net (fanout=82)       0.301   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X19Y55.CLK     Tcksr       (-Th)     0.121   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST
                                                       RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST
    -------------------------------------------------  ---------------------------
    Total                                      0.378ns (0.077ns logic, 0.301ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 (SLICE_X19Y50.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.042 - 0.031)
  Source Clock:         RAMWrapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Destination Clock:    RAMWrapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y54.AQ      Tcko                  0.198   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X19Y50.SR      net (fanout=82)       0.359   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X19Y50.CLK     Tcksr       (-Th)     0.139   RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<7>
                                                       RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.059ns logic, 0.359ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RAMWrapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in
        = PERIOD TIMEGRP
        "RAMWrapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_sys_clk_pin * 0.75 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 11.603ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: RAMWrapper/u_memory_interface/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: RAMWrapper/u_memory_interface/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: RAMWrapper/u_memory_interface/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 12.333ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: RAMWrapper/u_memory_interface/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 12.903ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<3>/SR
  Logical resource: RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0/SR
  Location pin: SLICE_X20Y76.SR
  Clock network: RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_RAMWrapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in =       
  PERIOD TIMEGRP         
"RAMWrapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in"         
TS_sys_clk_pin * 0.375 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RAMWrapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in =
        PERIOD TIMEGRP
        "RAMWrapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in"
        TS_sys_clk_pin * 0.375 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.330ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: wizard/dcm_sp_inst/CLKFX
  Logical resource: wizard/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: wizard/clkfx
--------------------------------------------------------------------------------
Slack: 10.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 26.666ns
  Low pulse: 13.333ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: wizard/dcm_sp_inst/CLKIN
  Logical resource: wizard/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk37MHz
--------------------------------------------------------------------------------
Slack: 10.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 26.666ns
  High pulse: 13.333ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: wizard/dcm_sp_inst/CLKIN
  Logical resource: wizard/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk37MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_wizard_clkfx = PERIOD TIMEGRP "wizard_clkfx"         
TS_RAMWrapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in         
* 2.66666667 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 22886 paths analyzed, 1319 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.673ns.
--------------------------------------------------------------------------------

Paths for end point pb_in_port_0 (SLICE_X43Y61.A3), 45 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pblaze_rom/kcpsm6_rom_hl (RAM)
  Destination:          pb_in_port_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.418ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.575 - 0.598)
  Source Clock:         clk100MHz rising at 0.000ns
  Destination Clock:    clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CPU/pblaze_rom/kcpsm6_rom_hl to pb_in_port_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y34.DOA5    Trcko_DOA             1.850   CPU/pblaze_rom/kcpsm6_rom_hl
                                                       CPU/pblaze_rom/kcpsm6_rom_hl
    SLICE_X55Y65.A4      net (fanout=1)        0.878   CPU/pblaze_rom/n0017<5>
    SLICE_X55Y65.A       Tilo                  0.259   CPU/instruction<5>
                                                       CPU/pblaze_rom/s6_4k_mux4_lut/LUT6
    SLICE_X56Y65.C2      net (fanout=7)        1.120   CPU/instruction<5>
    SLICE_X56Y65.C       Tilo                  0.204   CPU/pblaze_cpu/KCPSM6_REG0
                                                       CPU/pblaze_cpu/lower_reg_banks_RAMC_D1
    SLICE_X55Y62.C5      net (fanout=2)        0.686   CPU/pblaze_cpu/sy<3>
    SLICE_X55Y62.C       Tilo                  0.259   CPU/pblaze_cpu/KCPSM6_PORT_ID
                                                       CPU/pblaze_cpu/data_path_loop[2].output_data.sy_kk_mux_lut/LUT6
    SLICE_X41Y61.D5      net (fanout=18)       1.923   pb_port_id<3>
    SLICE_X41Y61.D       Tilo                  0.259   Mmux_pb_port_id[7]_GND_1_o_select_12_OUT12
                                                       Mmux_pb_port_id[7]_GND_1_o_select_12_OUT13
    SLICE_X43Y61.A3      net (fanout=1)        0.658   Mmux_pb_port_id[7]_GND_1_o_select_12_OUT12
    SLICE_X43Y61.CLK     Tas                   0.322   pb_in_port<2>
                                                       Mmux_pb_port_id[7]_GND_1_o_select_12_OUT14
                                                       pb_in_port_0
    -------------------------------------------------  ---------------------------
    Total                                      8.418ns (3.153ns logic, 5.265ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pblaze_rom/kcpsm6_rom_hl (RAM)
  Destination:          pb_in_port_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.396ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.575 - 0.598)
  Source Clock:         clk100MHz rising at 0.000ns
  Destination Clock:    clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CPU/pblaze_rom/kcpsm6_rom_hl to pb_in_port_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y34.DOA4    Trcko_DOA             1.850   CPU/pblaze_rom/kcpsm6_rom_hl
                                                       CPU/pblaze_rom/kcpsm6_rom_hl
    SLICE_X55Y65.A5      net (fanout=1)        0.914   CPU/pblaze_rom/n0017<4>
    SLICE_X55Y65.AMUX    Tilo                  0.313   CPU/instruction<5>
                                                       CPU/pblaze_rom/s6_4k_mux4_lut/LUT5
    SLICE_X56Y65.C1      net (fanout=7)        1.008   CPU/instruction<4>
    SLICE_X56Y65.C       Tilo                  0.204   CPU/pblaze_cpu/KCPSM6_REG0
                                                       CPU/pblaze_cpu/lower_reg_banks_RAMC_D1
    SLICE_X55Y62.C5      net (fanout=2)        0.686   CPU/pblaze_cpu/sy<3>
    SLICE_X55Y62.C       Tilo                  0.259   CPU/pblaze_cpu/KCPSM6_PORT_ID
                                                       CPU/pblaze_cpu/data_path_loop[2].output_data.sy_kk_mux_lut/LUT6
    SLICE_X41Y61.D5      net (fanout=18)       1.923   pb_port_id<3>
    SLICE_X41Y61.D       Tilo                  0.259   Mmux_pb_port_id[7]_GND_1_o_select_12_OUT12
                                                       Mmux_pb_port_id[7]_GND_1_o_select_12_OUT13
    SLICE_X43Y61.A3      net (fanout=1)        0.658   Mmux_pb_port_id[7]_GND_1_o_select_12_OUT12
    SLICE_X43Y61.CLK     Tas                   0.322   pb_in_port<2>
                                                       Mmux_pb_port_id[7]_GND_1_o_select_12_OUT14
                                                       pb_in_port_0
    -------------------------------------------------  ---------------------------
    Total                                      8.396ns (3.207ns logic, 5.189ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pblaze_rom/kcpsm6_rom_ll (RAM)
  Destination:          pb_in_port_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.340ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.575 - 0.605)
  Source Clock:         clk100MHz rising at 0.000ns
  Destination Clock:    clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CPU/pblaze_rom/kcpsm6_rom_ll to pb_in_port_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y32.DOA5    Trcko_DOA             1.850   CPU/pblaze_rom/kcpsm6_rom_ll
                                                       CPU/pblaze_rom/kcpsm6_rom_ll
    SLICE_X55Y65.A3      net (fanout=1)        0.800   CPU/pblaze_rom/n0013<5>
    SLICE_X55Y65.A       Tilo                  0.259   CPU/instruction<5>
                                                       CPU/pblaze_rom/s6_4k_mux4_lut/LUT6
    SLICE_X56Y65.C2      net (fanout=7)        1.120   CPU/instruction<5>
    SLICE_X56Y65.C       Tilo                  0.204   CPU/pblaze_cpu/KCPSM6_REG0
                                                       CPU/pblaze_cpu/lower_reg_banks_RAMC_D1
    SLICE_X55Y62.C5      net (fanout=2)        0.686   CPU/pblaze_cpu/sy<3>
    SLICE_X55Y62.C       Tilo                  0.259   CPU/pblaze_cpu/KCPSM6_PORT_ID
                                                       CPU/pblaze_cpu/data_path_loop[2].output_data.sy_kk_mux_lut/LUT6
    SLICE_X41Y61.D5      net (fanout=18)       1.923   pb_port_id<3>
    SLICE_X41Y61.D       Tilo                  0.259   Mmux_pb_port_id[7]_GND_1_o_select_12_OUT12
                                                       Mmux_pb_port_id[7]_GND_1_o_select_12_OUT13
    SLICE_X43Y61.A3      net (fanout=1)        0.658   Mmux_pb_port_id[7]_GND_1_o_select_12_OUT12
    SLICE_X43Y61.CLK     Tas                   0.322   pb_in_port<2>
                                                       Mmux_pb_port_id[7]_GND_1_o_select_12_OUT14
                                                       pb_in_port_0
    -------------------------------------------------  ---------------------------
    Total                                      8.340ns (3.153ns logic, 5.187ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point pb_in_port_3 (SLICE_X42Y61.A2), 60 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pblaze_rom/kcpsm6_rom_ll (RAM)
  Destination:          pb_in_port_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.197ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.575 - 0.605)
  Source Clock:         clk100MHz rising at 0.000ns
  Destination Clock:    clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CPU/pblaze_rom/kcpsm6_rom_ll to pb_in_port_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y32.DOA6    Trcko_DOA             1.850   CPU/pblaze_rom/kcpsm6_rom_ll
                                                       CPU/pblaze_rom/kcpsm6_rom_ll
    SLICE_X55Y66.D4      net (fanout=1)        0.904   CPU/pblaze_rom/n0013<6>
    SLICE_X55Y66.DMUX    Tilo                  0.313   CPU/instruction<7>
                                                       CPU/pblaze_rom/s6_4k_mux6_lut/LUT5
    SLICE_X56Y65.A3      net (fanout=7)        1.004   CPU/instruction<6>
    SLICE_X56Y65.AMUX    Tilo                  0.261   CPU/pblaze_cpu/KCPSM6_REG0
                                                       CPU/pblaze_cpu/lower_reg_banks_RAMA
    SLICE_X55Y62.D1      net (fanout=2)        1.246   CPU/pblaze_cpu/sy<0>
    SLICE_X55Y62.DMUX    Tilo                  0.313   CPU/pblaze_cpu/KCPSM6_PORT_ID
                                                       CPU/pblaze_cpu/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5
    SLICE_X45Y61.A6      net (fanout=17)       1.108   pb_port_id<0>
    SLICE_X45Y61.A       Tilo                  0.259   Mmux__n0056511
                                                       Mmux__n00565111
    SLICE_X42Y61.A2      net (fanout=3)        0.598   Mmux__n0056511
    SLICE_X42Y61.CLK     Tas                   0.341   pb_in_port<6>
                                                       Mmux_pb_port_id[7]_GND_1_o_select_12_OUT41
                                                       pb_in_port_3
    -------------------------------------------------  ---------------------------
    Total                                      8.197ns (3.337ns logic, 4.860ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pblaze_rom/kcpsm6_rom_hl (RAM)
  Destination:          pb_in_port_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.100ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.575 - 0.598)
  Source Clock:         clk100MHz rising at 0.000ns
  Destination Clock:    clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CPU/pblaze_rom/kcpsm6_rom_hl to pb_in_port_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y34.DOA5    Trcko_DOA             1.850   CPU/pblaze_rom/kcpsm6_rom_hl
                                                       CPU/pblaze_rom/kcpsm6_rom_hl
    SLICE_X55Y65.A4      net (fanout=1)        0.878   CPU/pblaze_rom/n0017<5>
    SLICE_X55Y65.A       Tilo                  0.259   CPU/instruction<5>
                                                       CPU/pblaze_rom/s6_4k_mux4_lut/LUT6
    SLICE_X56Y65.A2      net (fanout=7)        0.987   CPU/instruction<5>
    SLICE_X56Y65.AMUX    Tilo                  0.261   CPU/pblaze_cpu/KCPSM6_REG0
                                                       CPU/pblaze_cpu/lower_reg_banks_RAMA
    SLICE_X55Y62.D1      net (fanout=2)        1.246   CPU/pblaze_cpu/sy<0>
    SLICE_X55Y62.DMUX    Tilo                  0.313   CPU/pblaze_cpu/KCPSM6_PORT_ID
                                                       CPU/pblaze_cpu/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5
    SLICE_X45Y61.A6      net (fanout=17)       1.108   pb_port_id<0>
    SLICE_X45Y61.A       Tilo                  0.259   Mmux__n0056511
                                                       Mmux__n00565111
    SLICE_X42Y61.A2      net (fanout=3)        0.598   Mmux__n0056511
    SLICE_X42Y61.CLK     Tas                   0.341   pb_in_port<6>
                                                       Mmux_pb_port_id[7]_GND_1_o_select_12_OUT41
                                                       pb_in_port_3
    -------------------------------------------------  ---------------------------
    Total                                      8.100ns (3.283ns logic, 4.817ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pblaze_rom/kcpsm6_rom_hl (RAM)
  Destination:          pb_in_port_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.093ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.575 - 0.598)
  Source Clock:         clk100MHz rising at 0.000ns
  Destination Clock:    clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CPU/pblaze_rom/kcpsm6_rom_hl to pb_in_port_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y34.DOA4    Trcko_DOA             1.850   CPU/pblaze_rom/kcpsm6_rom_hl
                                                       CPU/pblaze_rom/kcpsm6_rom_hl
    SLICE_X55Y65.A5      net (fanout=1)        0.914   CPU/pblaze_rom/n0017<4>
    SLICE_X55Y65.AMUX    Tilo                  0.313   CPU/instruction<5>
                                                       CPU/pblaze_rom/s6_4k_mux4_lut/LUT5
    SLICE_X56Y65.A1      net (fanout=7)        0.890   CPU/instruction<4>
    SLICE_X56Y65.AMUX    Tilo                  0.261   CPU/pblaze_cpu/KCPSM6_REG0
                                                       CPU/pblaze_cpu/lower_reg_banks_RAMA
    SLICE_X55Y62.D1      net (fanout=2)        1.246   CPU/pblaze_cpu/sy<0>
    SLICE_X55Y62.DMUX    Tilo                  0.313   CPU/pblaze_cpu/KCPSM6_PORT_ID
                                                       CPU/pblaze_cpu/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5
    SLICE_X45Y61.A6      net (fanout=17)       1.108   pb_port_id<0>
    SLICE_X45Y61.A       Tilo                  0.259   Mmux__n0056511
                                                       Mmux__n00565111
    SLICE_X42Y61.A2      net (fanout=3)        0.598   Mmux__n0056511
    SLICE_X42Y61.CLK     Tas                   0.341   pb_in_port<6>
                                                       Mmux_pb_port_id[7]_GND_1_o_select_12_OUT41
                                                       pb_in_port_3
    -------------------------------------------------  ---------------------------
    Total                                      8.093ns (3.337ns logic, 4.756ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Paths for end point UART/transmitter/pointer1_flop (SLICE_X52Y61.C4), 171 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pblaze_rom/kcpsm6_rom_ll (RAM)
  Destination:          UART/transmitter/pointer1_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.086ns (Levels of Logic = 6)
  Clock Path Skew:      -0.029ns (0.576 - 0.605)
  Source Clock:         clk100MHz rising at 0.000ns
  Destination Clock:    clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CPU/pblaze_rom/kcpsm6_rom_ll to UART/transmitter/pointer1_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y32.DOA6    Trcko_DOA             1.850   CPU/pblaze_rom/kcpsm6_rom_ll
                                                       CPU/pblaze_rom/kcpsm6_rom_ll
    SLICE_X55Y66.D4      net (fanout=1)        0.904   CPU/pblaze_rom/n0013<6>
    SLICE_X55Y66.DMUX    Tilo                  0.313   CPU/instruction<7>
                                                       CPU/pblaze_rom/s6_4k_mux6_lut/LUT5
    SLICE_X56Y65.A3      net (fanout=7)        1.004   CPU/instruction<6>
    SLICE_X56Y65.A       Tilo                  0.203   CPU/pblaze_cpu/KCPSM6_REG0
                                                       CPU/pblaze_cpu/lower_reg_banks_RAMA_D1
    SLICE_X55Y62.D4      net (fanout=2)        1.000   CPU/pblaze_cpu/sy<1>
    SLICE_X55Y62.D       Tilo                  0.259   CPU/pblaze_cpu/KCPSM6_PORT_ID
                                                       CPU/pblaze_cpu/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X53Y62.A6      net (fanout=21)       1.065   pb_port_id<1>
    SLICE_X53Y62.A       Tilo                  0.259   read_from_uart
                                                       write_to_uart1
    SLICE_X52Y61.D5      net (fanout=5)        0.384   write_to_uart
    SLICE_X52Y61.DMUX    Tilo                  0.261   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/data_present_lut/LUT5
    SLICE_X52Y61.C4      net (fanout=1)        0.295   UART/transmitter/en_pointer
    SLICE_X52Y61.CLK     Tas                   0.289   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/pointer01_lut/LUT6
                                                       UART/transmitter/pointer1_flop
    -------------------------------------------------  ---------------------------
    Total                                      8.086ns (3.434ns logic, 4.652ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pblaze_rom/kcpsm6_rom_hl (RAM)
  Destination:          UART/transmitter/pointer1_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.989ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.576 - 0.598)
  Source Clock:         clk100MHz rising at 0.000ns
  Destination Clock:    clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CPU/pblaze_rom/kcpsm6_rom_hl to UART/transmitter/pointer1_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y34.DOA5    Trcko_DOA             1.850   CPU/pblaze_rom/kcpsm6_rom_hl
                                                       CPU/pblaze_rom/kcpsm6_rom_hl
    SLICE_X55Y65.A4      net (fanout=1)        0.878   CPU/pblaze_rom/n0017<5>
    SLICE_X55Y65.A       Tilo                  0.259   CPU/instruction<5>
                                                       CPU/pblaze_rom/s6_4k_mux4_lut/LUT6
    SLICE_X56Y65.A2      net (fanout=7)        0.987   CPU/instruction<5>
    SLICE_X56Y65.A       Tilo                  0.203   CPU/pblaze_cpu/KCPSM6_REG0
                                                       CPU/pblaze_cpu/lower_reg_banks_RAMA_D1
    SLICE_X55Y62.D4      net (fanout=2)        1.000   CPU/pblaze_cpu/sy<1>
    SLICE_X55Y62.D       Tilo                  0.259   CPU/pblaze_cpu/KCPSM6_PORT_ID
                                                       CPU/pblaze_cpu/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X53Y62.A6      net (fanout=21)       1.065   pb_port_id<1>
    SLICE_X53Y62.A       Tilo                  0.259   read_from_uart
                                                       write_to_uart1
    SLICE_X52Y61.D5      net (fanout=5)        0.384   write_to_uart
    SLICE_X52Y61.DMUX    Tilo                  0.261   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/data_present_lut/LUT5
    SLICE_X52Y61.C4      net (fanout=1)        0.295   UART/transmitter/en_pointer
    SLICE_X52Y61.CLK     Tas                   0.289   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/pointer01_lut/LUT6
                                                       UART/transmitter/pointer1_flop
    -------------------------------------------------  ---------------------------
    Total                                      7.989ns (3.380ns logic, 4.609ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pblaze_rom/kcpsm6_rom_hl (RAM)
  Destination:          UART/transmitter/pointer1_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.982ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.576 - 0.598)
  Source Clock:         clk100MHz rising at 0.000ns
  Destination Clock:    clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CPU/pblaze_rom/kcpsm6_rom_hl to UART/transmitter/pointer1_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y34.DOA4    Trcko_DOA             1.850   CPU/pblaze_rom/kcpsm6_rom_hl
                                                       CPU/pblaze_rom/kcpsm6_rom_hl
    SLICE_X55Y65.A5      net (fanout=1)        0.914   CPU/pblaze_rom/n0017<4>
    SLICE_X55Y65.AMUX    Tilo                  0.313   CPU/instruction<5>
                                                       CPU/pblaze_rom/s6_4k_mux4_lut/LUT5
    SLICE_X56Y65.A1      net (fanout=7)        0.890   CPU/instruction<4>
    SLICE_X56Y65.A       Tilo                  0.203   CPU/pblaze_cpu/KCPSM6_REG0
                                                       CPU/pblaze_cpu/lower_reg_banks_RAMA_D1
    SLICE_X55Y62.D4      net (fanout=2)        1.000   CPU/pblaze_cpu/sy<1>
    SLICE_X55Y62.D       Tilo                  0.259   CPU/pblaze_cpu/KCPSM6_PORT_ID
                                                       CPU/pblaze_cpu/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X53Y62.A6      net (fanout=21)       1.065   pb_port_id<1>
    SLICE_X53Y62.A       Tilo                  0.259   read_from_uart
                                                       write_to_uart1
    SLICE_X52Y61.D5      net (fanout=5)        0.384   write_to_uart
    SLICE_X52Y61.DMUX    Tilo                  0.261   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/data_present_lut/LUT5
    SLICE_X52Y61.C4      net (fanout=1)        0.295   UART/transmitter/en_pointer
    SLICE_X52Y61.CLK     Tas                   0.289   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/pointer01_lut/LUT6
                                                       UART/transmitter/pointer1_flop
    -------------------------------------------------  ---------------------------
    Total                                      7.982ns (3.434ns logic, 4.548ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_wizard_clkfx = PERIOD TIMEGRP "wizard_clkfx"
        TS_RAMWrapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in
        * 2.66666667 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point UART/receiver/data_width_loop[1].storage_srl (SLICE_X34Y48.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.246ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UART/receiver/data1_flop (FF)
  Destination:          UART/receiver/data_width_loop[1].storage_srl (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.248ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         clk100MHz rising at 10.000ns
  Destination Clock:    clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: UART/receiver/data1_flop to UART/receiver/data_width_loop[1].storage_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y48.DQ      Tcko                  0.198   UART/receiver/UART_RX6_2
                                                       UART/receiver/data1_flop
    SLICE_X34Y48.DI      net (fanout=2)        0.017   UART/receiver/data<1>
    SLICE_X34Y48.CLK     Tdh         (-Th)    -0.033   UART/receiver/UART_RX6_5
                                                       UART/receiver/data_width_loop[1].storage_srl
    -------------------------------------------------  ---------------------------
    Total                                      0.248ns (0.231ns logic, 0.017ns route)
                                                       (93.1% logic, 6.9% route)

--------------------------------------------------------------------------------

Paths for end point UART/receiver/data_width_loop[7].storage_srl (SLICE_X34Y48.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.249ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UART/receiver/data7_flop (FF)
  Destination:          UART/receiver/data_width_loop[7].storage_srl (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.251ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         clk100MHz rising at 10.000ns
  Destination Clock:    clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: UART/receiver/data7_flop to UART/receiver/data_width_loop[7].storage_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y48.AQ      Tcko                  0.198   UART/receiver/UART_RX6_2
                                                       UART/receiver/data7_flop
    SLICE_X34Y48.AI      net (fanout=2)        0.023   UART/receiver/data<7>
    SLICE_X34Y48.CLK     Tdh         (-Th)    -0.030   UART/receiver/UART_RX6_5
                                                       UART/receiver/data_width_loop[7].storage_srl
    -------------------------------------------------  ---------------------------
    Total                                      0.251ns (0.228ns logic, 0.023ns route)
                                                       (90.8% logic, 9.2% route)

--------------------------------------------------------------------------------

Paths for end point CPU/pblaze_cpu/stack_ram_high_RAMD_D1 (SLICE_X52Y70.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.356ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/pblaze_cpu/address_loop[11].pc_flop (FF)
  Destination:          CPU/pblaze_cpu/stack_ram_high_RAMD_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.355ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.033 - 0.034)
  Source Clock:         clk100MHz rising at 10.000ns
  Destination Clock:    clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CPU/pblaze_cpu/address_loop[11].pc_flop to CPU/pblaze_cpu/stack_ram_high_RAMD_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y69.DQ      Tcko                  0.234   CPU/pblaze_cpu/KCPSM6_PC2
                                                       CPU/pblaze_cpu/address_loop[11].pc_flop
    SLICE_X52Y70.DI      net (fanout=3)        0.123   CPU/address<11>
    SLICE_X52Y70.CLK     Tdh         (-Th)     0.002   CPU/pblaze_cpu/KCPSM6_STACK_RAM1
                                                       CPU/pblaze_cpu/stack_ram_high_RAMD_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.355ns (0.232ns logic, 0.123ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_wizard_clkfx = PERIOD TIMEGRP "wizard_clkfx"
        TS_RAMWrapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in
        * 2.66666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: CPU/pblaze_rom/kcpsm6_rom_hh/CLKA
  Logical resource: CPU/pblaze_rom/kcpsm6_rom_hh/CLKA
  Location pin: RAMB16_X2Y32.CLKA
  Clock network: clk100MHz
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: CPU/pblaze_rom/kcpsm6_rom_hl/CLKA
  Logical resource: CPU/pblaze_rom/kcpsm6_rom_hl/CLKA
  Location pin: RAMB16_X3Y34.CLKA
  Clock network: clk100MHz
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: CPU/pblaze_rom/kcpsm6_rom_lh/CLKA
  Logical resource: CPU/pblaze_rom/kcpsm6_rom_lh/CLKA
  Location pin: RAMB16_X3Y30.CLKA
  Clock network: clk100MHz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|     37.385ns|            0|            1|            0|        47137|
| TS_RAMWrapper_u_memory_interfa|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| ce_memc3_infrastructure_inst_c|             |             |             |             |             |             |             |
| lk_2x_180                     |             |             |             |             |             |             |             |
| TS_RAMWrapper_u_memory_interfa|      1.667ns|      1.640ns|          N/A|            0|            0|            1|            0|
| ce_memc3_infrastructure_inst_c|             |             |             |             |             |             |             |
| lk_2x_0                       |             |             |             |             |             |             |             |
| TS_RAMWrapper_u_memory_interfa|     13.333ns|     49.846ns|          N/A|            1|            0|        24250|            0|
| ce_memc3_infrastructure_inst_m|             |             |             |             |             |             |             |
| cb_drp_clk_bufg_in            |             |             |             |             |             |             |             |
| TS_RAMWrapper_u_memory_interfa|     26.667ns|     16.000ns|     23.128ns|            0|            0|            0|        22886|
| ce_memc3_infrastructure_inst_c|             |             |             |             |             |             |             |
| lk0_bufg_in                   |             |             |             |             |             |             |             |
|  TS_wizard_clkfx              |     10.000ns|      8.673ns|          N/A|            0|            0|        22886|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.673|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 1  Score: 2284  (Setup/Max: 2284, Hold: 0)

Constraints cover 47137 paths, 0 nets, and 3609 connections

Design statistics:
   Minimum period:  49.846ns{1}   (Maximum frequency:  20.062MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun May 01 21:02:29 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4647 MB



