#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Dec 19 21:01:13 2020
# Process ID: 18052
# Current directory: D:/s181703/ZL03_IP1_181703_prj/ZL03_IP1_181703_prj.runs/ZL03_181703_led_ip_0_0_synth_1
# Command line: vivado.exe -log ZL03_181703_led_ip_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ZL03_181703_led_ip_0_0.tcl
# Log file: D:/s181703/ZL03_IP1_181703_prj/ZL03_IP1_181703_prj.runs/ZL03_181703_led_ip_0_0_synth_1/ZL03_181703_led_ip_0_0.vds
# Journal file: D:/s181703/ZL03_IP1_181703_prj/ZL03_IP1_181703_prj.runs/ZL03_181703_led_ip_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source ZL03_181703_led_ip_0_0.tcl -notrace
Command: synth_design -top ZL03_181703_led_ip_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14968 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 386.453 ; gain = 98.781
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ZL03_181703_led_ip_0_0' [d:/s181703/ZL03_IP1_181703_prj/ZL03_IP1_181703_prj.srcs/sources_1/bd/ZL03_181703/ip/ZL03_181703_led_ip_0_0/synth/ZL03_181703_led_ip_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'led_ip_v1_0' [d:/s181703/ZL03_IP1_181703_prj/ZL03_IP1_181703_prj.srcs/sources_1/bd/ZL03_181703/ipshared/6db1/hdl/led_ip_v1_0.v:4]
	Parameter LED_WIDTH bound to: 4 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'led_ip_v1_0_S00_AXI' [d:/s181703/ZL03_IP1_181703_prj/ZL03_IP1_181703_prj.srcs/sources_1/bd/ZL03_181703/ipshared/6db1/hdl/led_ip_v1_0_S00_AXI.v:4]
	Parameter LED_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/s181703/ZL03_IP1_181703_prj/ZL03_IP1_181703_prj.srcs/sources_1/bd/ZL03_181703/ipshared/6db1/hdl/led_ip_v1_0_S00_AXI.v:239]
INFO: [Synth 8-6157] synthesizing module 'LED_ctrl' [d:/s181703/ZL03_IP1_181703_prj/ZL03_IP1_181703_prj.srcs/sources_1/bd/ZL03_181703/ipshared/6db1/src/led_ctrl.v:2]
	Parameter LED_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/s181703/ZL03_IP1_181703_prj/ZL03_IP1_181703_prj.srcs/sources_1/bd/ZL03_181703/ipshared/6db1/src/led_ctrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'LED_ctrl' (1#1) [d:/s181703/ZL03_IP1_181703_prj/ZL03_IP1_181703_prj.srcs/sources_1/bd/ZL03_181703/ipshared/6db1/src/led_ctrl.v:2]
INFO: [Synth 8-6155] done synthesizing module 'led_ip_v1_0_S00_AXI' (2#1) [d:/s181703/ZL03_IP1_181703_prj/ZL03_IP1_181703_prj.srcs/sources_1/bd/ZL03_181703/ipshared/6db1/hdl/led_ip_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'led_ip_v1_0' (3#1) [d:/s181703/ZL03_IP1_181703_prj/ZL03_IP1_181703_prj.srcs/sources_1/bd/ZL03_181703/ipshared/6db1/hdl/led_ip_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ZL03_181703_led_ip_0_0' (4#1) [d:/s181703/ZL03_IP1_181703_prj/ZL03_IP1_181703_prj.srcs/sources_1/bd/ZL03_181703/ip/ZL03_181703_led_ip_0_0/synth/ZL03_181703_led_ip_0_0.v:57]
WARNING: [Synth 8-3331] design LED_ctrl has unconnected port clk
WARNING: [Synth 8-3331] design LED_ctrl has unconnected port resetN
WARNING: [Synth 8-3331] design LED_ctrl has unconnected port axi_araddr[1]
WARNING: [Synth 8-3331] design LED_ctrl has unconnected port axi_araddr[0]
WARNING: [Synth 8-3331] design led_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design led_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design led_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design led_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design led_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design led_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 441.863 ; gain = 154.191
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 441.863 ; gain = 154.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 441.863 ; gain = 154.191
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 741.352 ; gain = 3.672
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 741.352 ; gain = 453.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 741.352 ; gain = 453.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 741.352 ; gain = 453.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 741.352 ; gain = 453.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   8 Input     32 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module led_ip_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   8 Input     32 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design ZL03_181703_led_ip_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design ZL03_181703_led_ip_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design ZL03_181703_led_ip_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design ZL03_181703_led_ip_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design ZL03_181703_led_ip_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design ZL03_181703_led_ip_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/led_ip_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/led_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/led_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/led_ip_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/led_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/led_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/led_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module ZL03_181703_led_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/led_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module ZL03_181703_led_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/led_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module ZL03_181703_led_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/led_ip_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module ZL03_181703_led_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/led_ip_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module ZL03_181703_led_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/led_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module ZL03_181703_led_ip_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 741.352 ; gain = 453.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 769.023 ; gain = 481.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 769.246 ; gain = 481.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 779.957 ; gain = 492.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 779.957 ; gain = 492.285
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 779.957 ; gain = 492.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 779.957 ; gain = 492.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 779.957 ; gain = 492.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 779.957 ; gain = 492.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 779.957 ; gain = 492.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |     1|
|3     |LUT3  |     1|
|4     |LUT4  |     7|
|5     |LUT5  |    32|
|6     |LUT6  |    69|
|7     |MUXF7 |    32|
|8     |FDRE  |   299|
|9     |FDSE  |     1|
+------+------+------+

Report Instance Areas: 
+------+-----------------------------+--------------------+------+
|      |Instance                     |Module              |Cells |
+------+-----------------------------+--------------------+------+
|1     |top                          |                    |   443|
|2     |  inst                       |led_ip_v1_0         |   443|
|3     |    led_ip_v1_0_S00_AXI_inst |led_ip_v1_0_S00_AXI |   443|
|4     |      LED_ctrl_inst          |LED_ctrl            |    96|
+------+-----------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 779.957 ; gain = 492.285
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 779.957 ; gain = 192.797
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 779.957 ; gain = 492.285
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 790.660 ; gain = 509.695
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/s181703/ZL03_IP1_181703_prj/ZL03_IP1_181703_prj.runs/ZL03_181703_led_ip_0_0_synth_1/ZL03_181703_led_ip_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP d:/s181703/ZL03_IP1_181703_prj/ZL03_IP1_181703_prj.srcs/sources_1/bd/ZL03_181703/ip/ZL03_181703_led_ip_0_0/ZL03_181703_led_ip_0_0.xci
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/s181703/ZL03_IP1_181703_prj/ZL03_IP1_181703_prj.runs/ZL03_181703_led_ip_0_0_synth_1/ZL03_181703_led_ip_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ZL03_181703_led_ip_0_0_utilization_synth.rpt -pb ZL03_181703_led_ip_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 790.660 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Dec 19 21:01:50 2020...
