.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* RX_LED */
.set RX_LED__0__DM__MASK, 0x38
.set RX_LED__0__DM__SHIFT, 3
.set RX_LED__0__DR, CYREG_PRT1_DR
.set RX_LED__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set RX_LED__0__HSIOM_MASK, 0x000000F0
.set RX_LED__0__HSIOM_SHIFT, 4
.set RX_LED__0__INTCFG, CYREG_PRT1_INTCFG
.set RX_LED__0__INTSTAT, CYREG_PRT1_INTSTAT
.set RX_LED__0__MASK, 0x02
.set RX_LED__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set RX_LED__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set RX_LED__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set RX_LED__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set RX_LED__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set RX_LED__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set RX_LED__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set RX_LED__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set RX_LED__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set RX_LED__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set RX_LED__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set RX_LED__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set RX_LED__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set RX_LED__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set RX_LED__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set RX_LED__0__PC, CYREG_PRT1_PC
.set RX_LED__0__PC2, CYREG_PRT1_PC2
.set RX_LED__0__PORT, 1
.set RX_LED__0__PS, CYREG_PRT1_PS
.set RX_LED__0__SHIFT, 1
.set RX_LED__DR, CYREG_PRT1_DR
.set RX_LED__INTCFG, CYREG_PRT1_INTCFG
.set RX_LED__INTSTAT, CYREG_PRT1_INTSTAT
.set RX_LED__MASK, 0x02
.set RX_LED__PA__CFG0, CYREG_UDB_PA1_CFG0
.set RX_LED__PA__CFG1, CYREG_UDB_PA1_CFG1
.set RX_LED__PA__CFG10, CYREG_UDB_PA1_CFG10
.set RX_LED__PA__CFG11, CYREG_UDB_PA1_CFG11
.set RX_LED__PA__CFG12, CYREG_UDB_PA1_CFG12
.set RX_LED__PA__CFG13, CYREG_UDB_PA1_CFG13
.set RX_LED__PA__CFG14, CYREG_UDB_PA1_CFG14
.set RX_LED__PA__CFG2, CYREG_UDB_PA1_CFG2
.set RX_LED__PA__CFG3, CYREG_UDB_PA1_CFG3
.set RX_LED__PA__CFG4, CYREG_UDB_PA1_CFG4
.set RX_LED__PA__CFG5, CYREG_UDB_PA1_CFG5
.set RX_LED__PA__CFG6, CYREG_UDB_PA1_CFG6
.set RX_LED__PA__CFG7, CYREG_UDB_PA1_CFG7
.set RX_LED__PA__CFG8, CYREG_UDB_PA1_CFG8
.set RX_LED__PA__CFG9, CYREG_UDB_PA1_CFG9
.set RX_LED__PC, CYREG_PRT1_PC
.set RX_LED__PC2, CYREG_PRT1_PC2
.set RX_LED__PORT, 1
.set RX_LED__PS, CYREG_PRT1_PS
.set RX_LED__SHIFT, 1

/* TX_LED */
.set TX_LED__0__DM__MASK, 0x38000
.set TX_LED__0__DM__SHIFT, 15
.set TX_LED__0__DR, CYREG_PRT1_DR
.set TX_LED__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set TX_LED__0__HSIOM_MASK, 0x00F00000
.set TX_LED__0__HSIOM_SHIFT, 20
.set TX_LED__0__INTCFG, CYREG_PRT1_INTCFG
.set TX_LED__0__INTSTAT, CYREG_PRT1_INTSTAT
.set TX_LED__0__MASK, 0x20
.set TX_LED__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set TX_LED__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set TX_LED__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set TX_LED__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set TX_LED__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set TX_LED__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set TX_LED__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set TX_LED__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set TX_LED__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set TX_LED__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set TX_LED__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set TX_LED__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set TX_LED__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set TX_LED__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set TX_LED__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set TX_LED__0__PC, CYREG_PRT1_PC
.set TX_LED__0__PC2, CYREG_PRT1_PC2
.set TX_LED__0__PORT, 1
.set TX_LED__0__PS, CYREG_PRT1_PS
.set TX_LED__0__SHIFT, 5
.set TX_LED__DR, CYREG_PRT1_DR
.set TX_LED__INTCFG, CYREG_PRT1_INTCFG
.set TX_LED__INTSTAT, CYREG_PRT1_INTSTAT
.set TX_LED__MASK, 0x20
.set TX_LED__PA__CFG0, CYREG_UDB_PA1_CFG0
.set TX_LED__PA__CFG1, CYREG_UDB_PA1_CFG1
.set TX_LED__PA__CFG10, CYREG_UDB_PA1_CFG10
.set TX_LED__PA__CFG11, CYREG_UDB_PA1_CFG11
.set TX_LED__PA__CFG12, CYREG_UDB_PA1_CFG12
.set TX_LED__PA__CFG13, CYREG_UDB_PA1_CFG13
.set TX_LED__PA__CFG14, CYREG_UDB_PA1_CFG14
.set TX_LED__PA__CFG2, CYREG_UDB_PA1_CFG2
.set TX_LED__PA__CFG3, CYREG_UDB_PA1_CFG3
.set TX_LED__PA__CFG4, CYREG_UDB_PA1_CFG4
.set TX_LED__PA__CFG5, CYREG_UDB_PA1_CFG5
.set TX_LED__PA__CFG6, CYREG_UDB_PA1_CFG6
.set TX_LED__PA__CFG7, CYREG_UDB_PA1_CFG7
.set TX_LED__PA__CFG8, CYREG_UDB_PA1_CFG8
.set TX_LED__PA__CFG9, CYREG_UDB_PA1_CFG9
.set TX_LED__PC, CYREG_PRT1_PC
.set TX_LED__PC2, CYREG_PRT1_PC2
.set TX_LED__PORT, 1
.set TX_LED__PS, CYREG_PRT1_PS
.set TX_LED__SHIFT, 5

/* ChannelA */
.set ChannelA__0__DM__MASK, 0x38
.set ChannelA__0__DM__SHIFT, 3
.set ChannelA__0__DR, CYREG_PRT2_DR
.set ChannelA__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set ChannelA__0__HSIOM_MASK, 0x000000F0
.set ChannelA__0__HSIOM_SHIFT, 4
.set ChannelA__0__INTCFG, CYREG_PRT2_INTCFG
.set ChannelA__0__INTSTAT, CYREG_PRT2_INTSTAT
.set ChannelA__0__MASK, 0x02
.set ChannelA__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set ChannelA__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set ChannelA__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set ChannelA__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set ChannelA__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set ChannelA__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set ChannelA__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set ChannelA__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set ChannelA__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set ChannelA__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set ChannelA__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set ChannelA__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set ChannelA__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set ChannelA__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set ChannelA__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set ChannelA__0__PC, CYREG_PRT2_PC
.set ChannelA__0__PC2, CYREG_PRT2_PC2
.set ChannelA__0__PORT, 2
.set ChannelA__0__PS, CYREG_PRT2_PS
.set ChannelA__0__SHIFT, 1
.set ChannelA__DR, CYREG_PRT2_DR
.set ChannelA__INTCFG, CYREG_PRT2_INTCFG
.set ChannelA__INTSTAT, CYREG_PRT2_INTSTAT
.set ChannelA__MASK, 0x02
.set ChannelA__PA__CFG0, CYREG_UDB_PA2_CFG0
.set ChannelA__PA__CFG1, CYREG_UDB_PA2_CFG1
.set ChannelA__PA__CFG10, CYREG_UDB_PA2_CFG10
.set ChannelA__PA__CFG11, CYREG_UDB_PA2_CFG11
.set ChannelA__PA__CFG12, CYREG_UDB_PA2_CFG12
.set ChannelA__PA__CFG13, CYREG_UDB_PA2_CFG13
.set ChannelA__PA__CFG14, CYREG_UDB_PA2_CFG14
.set ChannelA__PA__CFG2, CYREG_UDB_PA2_CFG2
.set ChannelA__PA__CFG3, CYREG_UDB_PA2_CFG3
.set ChannelA__PA__CFG4, CYREG_UDB_PA2_CFG4
.set ChannelA__PA__CFG5, CYREG_UDB_PA2_CFG5
.set ChannelA__PA__CFG6, CYREG_UDB_PA2_CFG6
.set ChannelA__PA__CFG7, CYREG_UDB_PA2_CFG7
.set ChannelA__PA__CFG8, CYREG_UDB_PA2_CFG8
.set ChannelA__PA__CFG9, CYREG_UDB_PA2_CFG9
.set ChannelA__PC, CYREG_PRT2_PC
.set ChannelA__PC2, CYREG_PRT2_PC2
.set ChannelA__PORT, 2
.set ChannelA__PS, CYREG_PRT2_PS
.set ChannelA__SHIFT, 1

/* ChannelB */
.set ChannelB__0__DM__MASK, 0x1C0
.set ChannelB__0__DM__SHIFT, 6
.set ChannelB__0__DR, CYREG_PRT2_DR
.set ChannelB__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set ChannelB__0__HSIOM_MASK, 0x00000F00
.set ChannelB__0__HSIOM_SHIFT, 8
.set ChannelB__0__INTCFG, CYREG_PRT2_INTCFG
.set ChannelB__0__INTSTAT, CYREG_PRT2_INTSTAT
.set ChannelB__0__MASK, 0x04
.set ChannelB__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set ChannelB__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set ChannelB__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set ChannelB__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set ChannelB__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set ChannelB__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set ChannelB__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set ChannelB__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set ChannelB__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set ChannelB__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set ChannelB__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set ChannelB__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set ChannelB__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set ChannelB__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set ChannelB__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set ChannelB__0__PC, CYREG_PRT2_PC
.set ChannelB__0__PC2, CYREG_PRT2_PC2
.set ChannelB__0__PORT, 2
.set ChannelB__0__PS, CYREG_PRT2_PS
.set ChannelB__0__SHIFT, 2
.set ChannelB__DR, CYREG_PRT2_DR
.set ChannelB__INTCFG, CYREG_PRT2_INTCFG
.set ChannelB__INTSTAT, CYREG_PRT2_INTSTAT
.set ChannelB__MASK, 0x04
.set ChannelB__PA__CFG0, CYREG_UDB_PA2_CFG0
.set ChannelB__PA__CFG1, CYREG_UDB_PA2_CFG1
.set ChannelB__PA__CFG10, CYREG_UDB_PA2_CFG10
.set ChannelB__PA__CFG11, CYREG_UDB_PA2_CFG11
.set ChannelB__PA__CFG12, CYREG_UDB_PA2_CFG12
.set ChannelB__PA__CFG13, CYREG_UDB_PA2_CFG13
.set ChannelB__PA__CFG14, CYREG_UDB_PA2_CFG14
.set ChannelB__PA__CFG2, CYREG_UDB_PA2_CFG2
.set ChannelB__PA__CFG3, CYREG_UDB_PA2_CFG3
.set ChannelB__PA__CFG4, CYREG_UDB_PA2_CFG4
.set ChannelB__PA__CFG5, CYREG_UDB_PA2_CFG5
.set ChannelB__PA__CFG6, CYREG_UDB_PA2_CFG6
.set ChannelB__PA__CFG7, CYREG_UDB_PA2_CFG7
.set ChannelB__PA__CFG8, CYREG_UDB_PA2_CFG8
.set ChannelB__PA__CFG9, CYREG_UDB_PA2_CFG9
.set ChannelB__PC, CYREG_PRT2_PC
.set ChannelB__PC2, CYREG_PRT2_PC2
.set ChannelB__PORT, 2
.set ChannelB__PS, CYREG_PRT2_PS
.set ChannelB__SHIFT, 2

/* MotorPWM_PWMUDB */
.set MotorPWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set MotorPWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_00
.set MotorPWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_00
.set MotorPWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_00
.set MotorPWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_00
.set MotorPWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_00
.set MotorPWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_00
.set MotorPWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_00
.set MotorPWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_00
.set MotorPWM_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set MotorPWM_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_REG, CYREG_UDB_W32_CTL_00
.set MotorPWM_PWMUDB_genblk1_ctrlreg__32BIT_COUNT_REG, CYREG_UDB_W32_CTL_00
.set MotorPWM_PWMUDB_genblk1_ctrlreg__32BIT_PERIOD_REG, CYREG_UDB_W32_MSK_00
.set MotorPWM_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set MotorPWM_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set MotorPWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set MotorPWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL_00
.set MotorPWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_00
.set MotorPWM_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL_00
.set MotorPWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_00
.set MotorPWM_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set MotorPWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set MotorPWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set MotorPWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK_00
.set MotorPWM_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set MotorPWM_PWMUDB_genblk8_stsreg__0__POS, 0
.set MotorPWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set MotorPWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_UDB_W16_ST_00
.set MotorPWM_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set MotorPWM_PWMUDB_genblk8_stsreg__2__POS, 2
.set MotorPWM_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set MotorPWM_PWMUDB_genblk8_stsreg__3__POS, 3
.set MotorPWM_PWMUDB_genblk8_stsreg__32BIT_MASK_REG, CYREG_UDB_W32_MSK_00
.set MotorPWM_PWMUDB_genblk8_stsreg__32BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set MotorPWM_PWMUDB_genblk8_stsreg__32BIT_STATUS_REG, CYREG_UDB_W32_ST_00
.set MotorPWM_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set MotorPWM_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_UDB_W8_MSK_00
.set MotorPWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set MotorPWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set MotorPWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set MotorPWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST_00
.set MotorPWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST_00
.set MotorPWM_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_UDB_W8_ST_00
.set MotorPWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A0_00
.set MotorPWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A1_00
.set MotorPWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D0_00
.set MotorPWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D1_00
.set MotorPWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set MotorPWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F0_00
.set MotorPWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F1_00
.set MotorPWM_PWMUDB_sP8_pwmdp_u0__32BIT_A0_REG, CYREG_UDB_W32_A0_00
.set MotorPWM_PWMUDB_sP8_pwmdp_u0__32BIT_A1_REG, CYREG_UDB_W32_A1_00
.set MotorPWM_PWMUDB_sP8_pwmdp_u0__32BIT_D0_REG, CYREG_UDB_W32_D0_00
.set MotorPWM_PWMUDB_sP8_pwmdp_u0__32BIT_D1_REG, CYREG_UDB_W32_D1_00
.set MotorPWM_PWMUDB_sP8_pwmdp_u0__32BIT_DP_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set MotorPWM_PWMUDB_sP8_pwmdp_u0__32BIT_F0_REG, CYREG_UDB_W32_F0_00
.set MotorPWM_PWMUDB_sP8_pwmdp_u0__32BIT_F1_REG, CYREG_UDB_W32_F1_00
.set MotorPWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A_00
.set MotorPWM_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_UDB_W8_A0_00
.set MotorPWM_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_UDB_W8_A1_00
.set MotorPWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D_00
.set MotorPWM_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_UDB_W8_D0_00
.set MotorPWM_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_UDB_W8_D1_00
.set MotorPWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set MotorPWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F_00
.set MotorPWM_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_UDB_W8_F0_00
.set MotorPWM_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_UDB_W8_F1_00
.set MotorPWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set MotorPWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00

/* P0_2_LED */
.set P0_2_LED__0__DM__MASK, 0x1C0
.set P0_2_LED__0__DM__SHIFT, 6
.set P0_2_LED__0__DR, CYREG_PRT0_DR
.set P0_2_LED__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set P0_2_LED__0__HSIOM_MASK, 0x00000F00
.set P0_2_LED__0__HSIOM_SHIFT, 8
.set P0_2_LED__0__INTCFG, CYREG_PRT0_INTCFG
.set P0_2_LED__0__INTSTAT, CYREG_PRT0_INTSTAT
.set P0_2_LED__0__MASK, 0x04
.set P0_2_LED__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set P0_2_LED__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set P0_2_LED__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set P0_2_LED__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set P0_2_LED__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set P0_2_LED__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set P0_2_LED__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set P0_2_LED__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set P0_2_LED__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set P0_2_LED__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set P0_2_LED__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set P0_2_LED__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set P0_2_LED__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set P0_2_LED__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set P0_2_LED__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set P0_2_LED__0__PC, CYREG_PRT0_PC
.set P0_2_LED__0__PC2, CYREG_PRT0_PC2
.set P0_2_LED__0__PORT, 0
.set P0_2_LED__0__PS, CYREG_PRT0_PS
.set P0_2_LED__0__SHIFT, 2
.set P0_2_LED__DR, CYREG_PRT0_DR
.set P0_2_LED__INTCFG, CYREG_PRT0_INTCFG
.set P0_2_LED__INTSTAT, CYREG_PRT0_INTSTAT
.set P0_2_LED__MASK, 0x04
.set P0_2_LED__PA__CFG0, CYREG_UDB_PA0_CFG0
.set P0_2_LED__PA__CFG1, CYREG_UDB_PA0_CFG1
.set P0_2_LED__PA__CFG10, CYREG_UDB_PA0_CFG10
.set P0_2_LED__PA__CFG11, CYREG_UDB_PA0_CFG11
.set P0_2_LED__PA__CFG12, CYREG_UDB_PA0_CFG12
.set P0_2_LED__PA__CFG13, CYREG_UDB_PA0_CFG13
.set P0_2_LED__PA__CFG14, CYREG_UDB_PA0_CFG14
.set P0_2_LED__PA__CFG2, CYREG_UDB_PA0_CFG2
.set P0_2_LED__PA__CFG3, CYREG_UDB_PA0_CFG3
.set P0_2_LED__PA__CFG4, CYREG_UDB_PA0_CFG4
.set P0_2_LED__PA__CFG5, CYREG_UDB_PA0_CFG5
.set P0_2_LED__PA__CFG6, CYREG_UDB_PA0_CFG6
.set P0_2_LED__PA__CFG7, CYREG_UDB_PA0_CFG7
.set P0_2_LED__PA__CFG8, CYREG_UDB_PA0_CFG8
.set P0_2_LED__PA__CFG9, CYREG_UDB_PA0_CFG9
.set P0_2_LED__PC, CYREG_PRT0_PC
.set P0_2_LED__PC2, CYREG_PRT0_PC2
.set P0_2_LED__PORT, 0
.set P0_2_LED__PS, CYREG_PRT0_PS
.set P0_2_LED__SHIFT, 2

/* PWMClock */
.set PWMClock__DIVIDER_MASK, 0x0000FFFF
.set PWMClock__ENABLE, CYREG_CLK_DIVIDER_A01
.set PWMClock__ENABLE_MASK, 0x80000000
.set PWMClock__MASK, 0x80000000
.set PWMClock__REGISTER, CYREG_CLK_DIVIDER_A01

/* TimerPin */
.set TimerPin__0__DM__MASK, 0x07
.set TimerPin__0__DM__SHIFT, 0
.set TimerPin__0__DR, CYREG_PRT0_DR
.set TimerPin__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set TimerPin__0__HSIOM_MASK, 0x0000000F
.set TimerPin__0__HSIOM_SHIFT, 0
.set TimerPin__0__INTCFG, CYREG_PRT0_INTCFG
.set TimerPin__0__INTSTAT, CYREG_PRT0_INTSTAT
.set TimerPin__0__MASK, 0x01
.set TimerPin__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set TimerPin__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set TimerPin__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set TimerPin__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set TimerPin__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set TimerPin__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set TimerPin__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set TimerPin__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set TimerPin__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set TimerPin__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set TimerPin__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set TimerPin__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set TimerPin__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set TimerPin__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set TimerPin__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set TimerPin__0__PC, CYREG_PRT0_PC
.set TimerPin__0__PC2, CYREG_PRT0_PC2
.set TimerPin__0__PORT, 0
.set TimerPin__0__PS, CYREG_PRT0_PS
.set TimerPin__0__SHIFT, 0
.set TimerPin__DR, CYREG_PRT0_DR
.set TimerPin__INTCFG, CYREG_PRT0_INTCFG
.set TimerPin__INTSTAT, CYREG_PRT0_INTSTAT
.set TimerPin__MASK, 0x01
.set TimerPin__PA__CFG0, CYREG_UDB_PA0_CFG0
.set TimerPin__PA__CFG1, CYREG_UDB_PA0_CFG1
.set TimerPin__PA__CFG10, CYREG_UDB_PA0_CFG10
.set TimerPin__PA__CFG11, CYREG_UDB_PA0_CFG11
.set TimerPin__PA__CFG12, CYREG_UDB_PA0_CFG12
.set TimerPin__PA__CFG13, CYREG_UDB_PA0_CFG13
.set TimerPin__PA__CFG14, CYREG_UDB_PA0_CFG14
.set TimerPin__PA__CFG2, CYREG_UDB_PA0_CFG2
.set TimerPin__PA__CFG3, CYREG_UDB_PA0_CFG3
.set TimerPin__PA__CFG4, CYREG_UDB_PA0_CFG4
.set TimerPin__PA__CFG5, CYREG_UDB_PA0_CFG5
.set TimerPin__PA__CFG6, CYREG_UDB_PA0_CFG6
.set TimerPin__PA__CFG7, CYREG_UDB_PA0_CFG7
.set TimerPin__PA__CFG8, CYREG_UDB_PA0_CFG8
.set TimerPin__PA__CFG9, CYREG_UDB_PA0_CFG9
.set TimerPin__PC, CYREG_PRT0_PC
.set TimerPin__PC2, CYREG_PRT0_PC2
.set TimerPin__PORT, 0
.set TimerPin__PS, CYREG_PRT0_PS
.set TimerPin__SHIFT, 0

/* Direction */
.set Direction__0__DM__MASK, 0x38000
.set Direction__0__DM__SHIFT, 15
.set Direction__0__DR, CYREG_PRT2_DR
.set Direction__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Direction__0__HSIOM_MASK, 0x00F00000
.set Direction__0__HSIOM_SHIFT, 20
.set Direction__0__INTCFG, CYREG_PRT2_INTCFG
.set Direction__0__INTSTAT, CYREG_PRT2_INTSTAT
.set Direction__0__MASK, 0x20
.set Direction__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Direction__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Direction__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Direction__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Direction__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Direction__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Direction__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Direction__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Direction__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Direction__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Direction__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Direction__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Direction__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Direction__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Direction__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Direction__0__PC, CYREG_PRT2_PC
.set Direction__0__PC2, CYREG_PRT2_PC2
.set Direction__0__PORT, 2
.set Direction__0__PS, CYREG_PRT2_PS
.set Direction__0__SHIFT, 5
.set Direction__DR, CYREG_PRT2_DR
.set Direction__INTCFG, CYREG_PRT2_INTCFG
.set Direction__INTSTAT, CYREG_PRT2_INTSTAT
.set Direction__MASK, 0x20
.set Direction__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Direction__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Direction__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Direction__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Direction__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Direction__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Direction__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Direction__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Direction__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Direction__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Direction__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Direction__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Direction__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Direction__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Direction__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Direction__PC, CYREG_PRT2_PC
.set Direction__PC2, CYREG_PRT2_PC2
.set Direction__PORT, 2
.set Direction__PS, CYREG_PRT2_PS
.set Direction__SHIFT, 5

/* PWMOutput */
.set PWMOutput__0__DM__MASK, 0x1C0000
.set PWMOutput__0__DM__SHIFT, 18
.set PWMOutput__0__DR, CYREG_PRT2_DR
.set PWMOutput__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set PWMOutput__0__HSIOM_MASK, 0x0F000000
.set PWMOutput__0__HSIOM_SHIFT, 24
.set PWMOutput__0__INTCFG, CYREG_PRT2_INTCFG
.set PWMOutput__0__INTSTAT, CYREG_PRT2_INTSTAT
.set PWMOutput__0__MASK, 0x40
.set PWMOutput__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set PWMOutput__0__OUT_SEL_SHIFT, 12
.set PWMOutput__0__OUT_SEL_VAL, 2
.set PWMOutput__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set PWMOutput__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set PWMOutput__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set PWMOutput__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set PWMOutput__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set PWMOutput__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set PWMOutput__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set PWMOutput__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set PWMOutput__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set PWMOutput__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set PWMOutput__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set PWMOutput__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set PWMOutput__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set PWMOutput__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set PWMOutput__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set PWMOutput__0__PC, CYREG_PRT2_PC
.set PWMOutput__0__PC2, CYREG_PRT2_PC2
.set PWMOutput__0__PORT, 2
.set PWMOutput__0__PS, CYREG_PRT2_PS
.set PWMOutput__0__SHIFT, 6
.set PWMOutput__DR, CYREG_PRT2_DR
.set PWMOutput__INTCFG, CYREG_PRT2_INTCFG
.set PWMOutput__INTSTAT, CYREG_PRT2_INTSTAT
.set PWMOutput__MASK, 0x40
.set PWMOutput__PA__CFG0, CYREG_UDB_PA2_CFG0
.set PWMOutput__PA__CFG1, CYREG_UDB_PA2_CFG1
.set PWMOutput__PA__CFG10, CYREG_UDB_PA2_CFG10
.set PWMOutput__PA__CFG11, CYREG_UDB_PA2_CFG11
.set PWMOutput__PA__CFG12, CYREG_UDB_PA2_CFG12
.set PWMOutput__PA__CFG13, CYREG_UDB_PA2_CFG13
.set PWMOutput__PA__CFG14, CYREG_UDB_PA2_CFG14
.set PWMOutput__PA__CFG2, CYREG_UDB_PA2_CFG2
.set PWMOutput__PA__CFG3, CYREG_UDB_PA2_CFG3
.set PWMOutput__PA__CFG4, CYREG_UDB_PA2_CFG4
.set PWMOutput__PA__CFG5, CYREG_UDB_PA2_CFG5
.set PWMOutput__PA__CFG6, CYREG_UDB_PA2_CFG6
.set PWMOutput__PA__CFG7, CYREG_UDB_PA2_CFG7
.set PWMOutput__PA__CFG8, CYREG_UDB_PA2_CFG8
.set PWMOutput__PA__CFG9, CYREG_UDB_PA2_CFG9
.set PWMOutput__PC, CYREG_PRT2_PC
.set PWMOutput__PC2, CYREG_PRT2_PC2
.set PWMOutput__PORT, 2
.set PWMOutput__PS, CYREG_PRT2_PS
.set PWMOutput__SHIFT, 6

/* ModbusUART_rx */
.set ModbusUART_rx__0__DM__MASK, 0x7000
.set ModbusUART_rx__0__DM__SHIFT, 12
.set ModbusUART_rx__0__DR, CYREG_PRT0_DR
.set ModbusUART_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set ModbusUART_rx__0__HSIOM_MASK, 0x000F0000
.set ModbusUART_rx__0__HSIOM_SHIFT, 16
.set ModbusUART_rx__0__INTCFG, CYREG_PRT0_INTCFG
.set ModbusUART_rx__0__INTSTAT, CYREG_PRT0_INTSTAT
.set ModbusUART_rx__0__MASK, 0x10
.set ModbusUART_rx__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set ModbusUART_rx__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set ModbusUART_rx__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set ModbusUART_rx__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set ModbusUART_rx__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set ModbusUART_rx__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set ModbusUART_rx__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set ModbusUART_rx__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set ModbusUART_rx__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set ModbusUART_rx__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set ModbusUART_rx__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set ModbusUART_rx__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set ModbusUART_rx__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set ModbusUART_rx__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set ModbusUART_rx__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set ModbusUART_rx__0__PC, CYREG_PRT0_PC
.set ModbusUART_rx__0__PC2, CYREG_PRT0_PC2
.set ModbusUART_rx__0__PORT, 0
.set ModbusUART_rx__0__PS, CYREG_PRT0_PS
.set ModbusUART_rx__0__SHIFT, 4
.set ModbusUART_rx__DR, CYREG_PRT0_DR
.set ModbusUART_rx__INTCFG, CYREG_PRT0_INTCFG
.set ModbusUART_rx__INTSTAT, CYREG_PRT0_INTSTAT
.set ModbusUART_rx__MASK, 0x10
.set ModbusUART_rx__PA__CFG0, CYREG_UDB_PA0_CFG0
.set ModbusUART_rx__PA__CFG1, CYREG_UDB_PA0_CFG1
.set ModbusUART_rx__PA__CFG10, CYREG_UDB_PA0_CFG10
.set ModbusUART_rx__PA__CFG11, CYREG_UDB_PA0_CFG11
.set ModbusUART_rx__PA__CFG12, CYREG_UDB_PA0_CFG12
.set ModbusUART_rx__PA__CFG13, CYREG_UDB_PA0_CFG13
.set ModbusUART_rx__PA__CFG14, CYREG_UDB_PA0_CFG14
.set ModbusUART_rx__PA__CFG2, CYREG_UDB_PA0_CFG2
.set ModbusUART_rx__PA__CFG3, CYREG_UDB_PA0_CFG3
.set ModbusUART_rx__PA__CFG4, CYREG_UDB_PA0_CFG4
.set ModbusUART_rx__PA__CFG5, CYREG_UDB_PA0_CFG5
.set ModbusUART_rx__PA__CFG6, CYREG_UDB_PA0_CFG6
.set ModbusUART_rx__PA__CFG7, CYREG_UDB_PA0_CFG7
.set ModbusUART_rx__PA__CFG8, CYREG_UDB_PA0_CFG8
.set ModbusUART_rx__PA__CFG9, CYREG_UDB_PA0_CFG9
.set ModbusUART_rx__PC, CYREG_PRT0_PC
.set ModbusUART_rx__PC2, CYREG_PRT0_PC2
.set ModbusUART_rx__PORT, 0
.set ModbusUART_rx__PS, CYREG_PRT0_PS
.set ModbusUART_rx__SHIFT, 4

/* ModbusUART_SCB */
.set ModbusUART_SCB__BIST_CONTROL, CYREG_SCB1_BIST_CONTROL
.set ModbusUART_SCB__BIST_DATA, CYREG_SCB1_BIST_DATA
.set ModbusUART_SCB__CTRL, CYREG_SCB1_CTRL
.set ModbusUART_SCB__EZ_DATA00, CYREG_SCB1_EZ_DATA00
.set ModbusUART_SCB__EZ_DATA01, CYREG_SCB1_EZ_DATA01
.set ModbusUART_SCB__EZ_DATA02, CYREG_SCB1_EZ_DATA02
.set ModbusUART_SCB__EZ_DATA03, CYREG_SCB1_EZ_DATA03
.set ModbusUART_SCB__EZ_DATA04, CYREG_SCB1_EZ_DATA04
.set ModbusUART_SCB__EZ_DATA05, CYREG_SCB1_EZ_DATA05
.set ModbusUART_SCB__EZ_DATA06, CYREG_SCB1_EZ_DATA06
.set ModbusUART_SCB__EZ_DATA07, CYREG_SCB1_EZ_DATA07
.set ModbusUART_SCB__EZ_DATA08, CYREG_SCB1_EZ_DATA08
.set ModbusUART_SCB__EZ_DATA09, CYREG_SCB1_EZ_DATA09
.set ModbusUART_SCB__EZ_DATA10, CYREG_SCB1_EZ_DATA10
.set ModbusUART_SCB__EZ_DATA11, CYREG_SCB1_EZ_DATA11
.set ModbusUART_SCB__EZ_DATA12, CYREG_SCB1_EZ_DATA12
.set ModbusUART_SCB__EZ_DATA13, CYREG_SCB1_EZ_DATA13
.set ModbusUART_SCB__EZ_DATA14, CYREG_SCB1_EZ_DATA14
.set ModbusUART_SCB__EZ_DATA15, CYREG_SCB1_EZ_DATA15
.set ModbusUART_SCB__EZ_DATA16, CYREG_SCB1_EZ_DATA16
.set ModbusUART_SCB__EZ_DATA17, CYREG_SCB1_EZ_DATA17
.set ModbusUART_SCB__EZ_DATA18, CYREG_SCB1_EZ_DATA18
.set ModbusUART_SCB__EZ_DATA19, CYREG_SCB1_EZ_DATA19
.set ModbusUART_SCB__EZ_DATA20, CYREG_SCB1_EZ_DATA20
.set ModbusUART_SCB__EZ_DATA21, CYREG_SCB1_EZ_DATA21
.set ModbusUART_SCB__EZ_DATA22, CYREG_SCB1_EZ_DATA22
.set ModbusUART_SCB__EZ_DATA23, CYREG_SCB1_EZ_DATA23
.set ModbusUART_SCB__EZ_DATA24, CYREG_SCB1_EZ_DATA24
.set ModbusUART_SCB__EZ_DATA25, CYREG_SCB1_EZ_DATA25
.set ModbusUART_SCB__EZ_DATA26, CYREG_SCB1_EZ_DATA26
.set ModbusUART_SCB__EZ_DATA27, CYREG_SCB1_EZ_DATA27
.set ModbusUART_SCB__EZ_DATA28, CYREG_SCB1_EZ_DATA28
.set ModbusUART_SCB__EZ_DATA29, CYREG_SCB1_EZ_DATA29
.set ModbusUART_SCB__EZ_DATA30, CYREG_SCB1_EZ_DATA30
.set ModbusUART_SCB__EZ_DATA31, CYREG_SCB1_EZ_DATA31
.set ModbusUART_SCB__I2C_CFG, CYREG_SCB1_I2C_CFG
.set ModbusUART_SCB__I2C_CTRL, CYREG_SCB1_I2C_CTRL
.set ModbusUART_SCB__I2C_M_CMD, CYREG_SCB1_I2C_M_CMD
.set ModbusUART_SCB__I2C_S_CMD, CYREG_SCB1_I2C_S_CMD
.set ModbusUART_SCB__I2C_STATUS, CYREG_SCB1_I2C_STATUS
.set ModbusUART_SCB__INTR_CAUSE, CYREG_SCB1_INTR_CAUSE
.set ModbusUART_SCB__INTR_I2C_EC, CYREG_SCB1_INTR_I2C_EC
.set ModbusUART_SCB__INTR_I2C_EC_MASK, CYREG_SCB1_INTR_I2C_EC_MASK
.set ModbusUART_SCB__INTR_I2C_EC_MASKED, CYREG_SCB1_INTR_I2C_EC_MASKED
.set ModbusUART_SCB__INTR_M, CYREG_SCB1_INTR_M
.set ModbusUART_SCB__INTR_M_MASK, CYREG_SCB1_INTR_M_MASK
.set ModbusUART_SCB__INTR_M_MASKED, CYREG_SCB1_INTR_M_MASKED
.set ModbusUART_SCB__INTR_M_SET, CYREG_SCB1_INTR_M_SET
.set ModbusUART_SCB__INTR_RX, CYREG_SCB1_INTR_RX
.set ModbusUART_SCB__INTR_RX_MASK, CYREG_SCB1_INTR_RX_MASK
.set ModbusUART_SCB__INTR_RX_MASKED, CYREG_SCB1_INTR_RX_MASKED
.set ModbusUART_SCB__INTR_RX_SET, CYREG_SCB1_INTR_RX_SET
.set ModbusUART_SCB__INTR_S, CYREG_SCB1_INTR_S
.set ModbusUART_SCB__INTR_S_MASK, CYREG_SCB1_INTR_S_MASK
.set ModbusUART_SCB__INTR_S_MASKED, CYREG_SCB1_INTR_S_MASKED
.set ModbusUART_SCB__INTR_S_SET, CYREG_SCB1_INTR_S_SET
.set ModbusUART_SCB__INTR_SPI_EC, CYREG_SCB1_INTR_SPI_EC
.set ModbusUART_SCB__INTR_SPI_EC_MASK, CYREG_SCB1_INTR_SPI_EC_MASK
.set ModbusUART_SCB__INTR_SPI_EC_MASKED, CYREG_SCB1_INTR_SPI_EC_MASKED
.set ModbusUART_SCB__INTR_TX, CYREG_SCB1_INTR_TX
.set ModbusUART_SCB__INTR_TX_MASK, CYREG_SCB1_INTR_TX_MASK
.set ModbusUART_SCB__INTR_TX_MASKED, CYREG_SCB1_INTR_TX_MASKED
.set ModbusUART_SCB__INTR_TX_SET, CYREG_SCB1_INTR_TX_SET
.set ModbusUART_SCB__RX_CTRL, CYREG_SCB1_RX_CTRL
.set ModbusUART_SCB__RX_FIFO_CTRL, CYREG_SCB1_RX_FIFO_CTRL
.set ModbusUART_SCB__RX_FIFO_RD, CYREG_SCB1_RX_FIFO_RD
.set ModbusUART_SCB__RX_FIFO_RD_SILENT, CYREG_SCB1_RX_FIFO_RD_SILENT
.set ModbusUART_SCB__RX_FIFO_STATUS, CYREG_SCB1_RX_FIFO_STATUS
.set ModbusUART_SCB__RX_MATCH, CYREG_SCB1_RX_MATCH
.set ModbusUART_SCB__SPI_CTRL, CYREG_SCB1_SPI_CTRL
.set ModbusUART_SCB__SPI_STATUS, CYREG_SCB1_SPI_STATUS
.set ModbusUART_SCB__SS0_POSISTION, 0
.set ModbusUART_SCB__SS1_POSISTION, 1
.set ModbusUART_SCB__SS2_POSISTION, 2
.set ModbusUART_SCB__SS3_POSISTION, 3
.set ModbusUART_SCB__STATUS, CYREG_SCB1_STATUS
.set ModbusUART_SCB__TX_CTRL, CYREG_SCB1_TX_CTRL
.set ModbusUART_SCB__TX_FIFO_CTRL, CYREG_SCB1_TX_FIFO_CTRL
.set ModbusUART_SCB__TX_FIFO_STATUS, CYREG_SCB1_TX_FIFO_STATUS
.set ModbusUART_SCB__TX_FIFO_WR, CYREG_SCB1_TX_FIFO_WR
.set ModbusUART_SCB__UART_CTRL, CYREG_SCB1_UART_CTRL
.set ModbusUART_SCB__UART_RX_CTRL, CYREG_SCB1_UART_RX_CTRL
.set ModbusUART_SCB__UART_RX_STATUS, CYREG_SCB1_UART_RX_STATUS
.set ModbusUART_SCB__UART_TX_CTRL, CYREG_SCB1_UART_TX_CTRL

/* ModbusUART_SCBCLK */
.set ModbusUART_SCBCLK__DIVIDER_MASK, 0x0000FFFF
.set ModbusUART_SCBCLK__ENABLE, CYREG_CLK_DIVIDER_A00
.set ModbusUART_SCBCLK__ENABLE_MASK, 0x80000000
.set ModbusUART_SCBCLK__MASK, 0x80000000
.set ModbusUART_SCBCLK__REGISTER, CYREG_CLK_DIVIDER_A00

/* ModbusUART_tx */
.set ModbusUART_tx__0__DM__MASK, 0x38000
.set ModbusUART_tx__0__DM__SHIFT, 15
.set ModbusUART_tx__0__DR, CYREG_PRT0_DR
.set ModbusUART_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set ModbusUART_tx__0__HSIOM_MASK, 0x00F00000
.set ModbusUART_tx__0__HSIOM_SHIFT, 20
.set ModbusUART_tx__0__INTCFG, CYREG_PRT0_INTCFG
.set ModbusUART_tx__0__INTSTAT, CYREG_PRT0_INTSTAT
.set ModbusUART_tx__0__MASK, 0x20
.set ModbusUART_tx__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set ModbusUART_tx__0__OUT_SEL_SHIFT, 10
.set ModbusUART_tx__0__OUT_SEL_VAL, -1
.set ModbusUART_tx__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set ModbusUART_tx__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set ModbusUART_tx__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set ModbusUART_tx__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set ModbusUART_tx__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set ModbusUART_tx__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set ModbusUART_tx__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set ModbusUART_tx__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set ModbusUART_tx__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set ModbusUART_tx__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set ModbusUART_tx__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set ModbusUART_tx__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set ModbusUART_tx__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set ModbusUART_tx__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set ModbusUART_tx__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set ModbusUART_tx__0__PC, CYREG_PRT0_PC
.set ModbusUART_tx__0__PC2, CYREG_PRT0_PC2
.set ModbusUART_tx__0__PORT, 0
.set ModbusUART_tx__0__PS, CYREG_PRT0_PS
.set ModbusUART_tx__0__SHIFT, 5
.set ModbusUART_tx__DR, CYREG_PRT0_DR
.set ModbusUART_tx__INTCFG, CYREG_PRT0_INTCFG
.set ModbusUART_tx__INTSTAT, CYREG_PRT0_INTSTAT
.set ModbusUART_tx__MASK, 0x20
.set ModbusUART_tx__PA__CFG0, CYREG_UDB_PA0_CFG0
.set ModbusUART_tx__PA__CFG1, CYREG_UDB_PA0_CFG1
.set ModbusUART_tx__PA__CFG10, CYREG_UDB_PA0_CFG10
.set ModbusUART_tx__PA__CFG11, CYREG_UDB_PA0_CFG11
.set ModbusUART_tx__PA__CFG12, CYREG_UDB_PA0_CFG12
.set ModbusUART_tx__PA__CFG13, CYREG_UDB_PA0_CFG13
.set ModbusUART_tx__PA__CFG14, CYREG_UDB_PA0_CFG14
.set ModbusUART_tx__PA__CFG2, CYREG_UDB_PA0_CFG2
.set ModbusUART_tx__PA__CFG3, CYREG_UDB_PA0_CFG3
.set ModbusUART_tx__PA__CFG4, CYREG_UDB_PA0_CFG4
.set ModbusUART_tx__PA__CFG5, CYREG_UDB_PA0_CFG5
.set ModbusUART_tx__PA__CFG6, CYREG_UDB_PA0_CFG6
.set ModbusUART_tx__PA__CFG7, CYREG_UDB_PA0_CFG7
.set ModbusUART_tx__PA__CFG8, CYREG_UDB_PA0_CFG8
.set ModbusUART_tx__PA__CFG9, CYREG_UDB_PA0_CFG9
.set ModbusUART_tx__PC, CYREG_PRT0_PC
.set ModbusUART_tx__PC2, CYREG_PRT0_PC2
.set ModbusUART_tx__PORT, 0
.set ModbusUART_tx__PS, CYREG_PRT0_PS
.set ModbusUART_tx__SHIFT, 5

/* SpeedTimer_TimerUDB */
.set SpeedTimer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set SpeedTimer_TimerUDB_rstSts_stsreg__0__POS, 0
.set SpeedTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_01
.set SpeedTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_UDB_W16_ST_01
.set SpeedTimer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set SpeedTimer_TimerUDB_rstSts_stsreg__2__POS, 2
.set SpeedTimer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set SpeedTimer_TimerUDB_rstSts_stsreg__3__POS, 3
.set SpeedTimer_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set SpeedTimer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_UDB_W8_MSK_01
.set SpeedTimer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01
.set SpeedTimer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01
.set SpeedTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_01
.set SpeedTimer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST_01
.set SpeedTimer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST_01
.set SpeedTimer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_UDB_W8_ST_01
.set SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_01
.set SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_01
.set SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_01
.set SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_01
.set SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_01
.set SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_01
.set SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_01
.set SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_01
.set SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_01
.set SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_01
.set SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL_01
.set SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_01
.set SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL_01
.set SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_01
.set SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01
.set SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01
.set SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK_01
.set SpeedTimer_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A0_01
.set SpeedTimer_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A1_01
.set SpeedTimer_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D0_01
.set SpeedTimer_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D1_01
.set SpeedTimer_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_01
.set SpeedTimer_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F0_01
.set SpeedTimer_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F1_01
.set SpeedTimer_TimerUDB_sT8_timerdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A_01
.set SpeedTimer_TimerUDB_sT8_timerdp_u0__A0_REG, CYREG_UDB_W8_A0_01
.set SpeedTimer_TimerUDB_sT8_timerdp_u0__A1_REG, CYREG_UDB_W8_A1_01
.set SpeedTimer_TimerUDB_sT8_timerdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D_01
.set SpeedTimer_TimerUDB_sT8_timerdp_u0__D0_REG, CYREG_UDB_W8_D0_01
.set SpeedTimer_TimerUDB_sT8_timerdp_u0__D1_REG, CYREG_UDB_W8_D1_01
.set SpeedTimer_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_01
.set SpeedTimer_TimerUDB_sT8_timerdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F_01
.set SpeedTimer_TimerUDB_sT8_timerdp_u0__F0_REG, CYREG_UDB_W8_F0_01
.set SpeedTimer_TimerUDB_sT8_timerdp_u0__F1_REG, CYREG_UDB_W8_F1_01
.set SpeedTimer_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01
.set SpeedTimer_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01

/* timer_clock */
.set timer_clock__DIVIDER_MASK, 0x0000FFFF
.set timer_clock__ENABLE, CYREG_CLK_DIVIDER_B01
.set timer_clock__ENABLE_MASK, 0x80000000
.set timer_clock__MASK, 0x80000000
.set timer_clock__REGISTER, CYREG_CLK_DIVIDER_B01

/* writeEnable */
.set writeEnable__0__DM__MASK, 0x07
.set writeEnable__0__DM__SHIFT, 0
.set writeEnable__0__DR, CYREG_PRT2_DR
.set writeEnable__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set writeEnable__0__HSIOM_MASK, 0x0000000F
.set writeEnable__0__HSIOM_SHIFT, 0
.set writeEnable__0__INTCFG, CYREG_PRT2_INTCFG
.set writeEnable__0__INTSTAT, CYREG_PRT2_INTSTAT
.set writeEnable__0__MASK, 0x01
.set writeEnable__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set writeEnable__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set writeEnable__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set writeEnable__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set writeEnable__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set writeEnable__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set writeEnable__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set writeEnable__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set writeEnable__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set writeEnable__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set writeEnable__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set writeEnable__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set writeEnable__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set writeEnable__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set writeEnable__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set writeEnable__0__PC, CYREG_PRT2_PC
.set writeEnable__0__PC2, CYREG_PRT2_PC2
.set writeEnable__0__PORT, 2
.set writeEnable__0__PS, CYREG_PRT2_PS
.set writeEnable__0__SHIFT, 0
.set writeEnable__DR, CYREG_PRT2_DR
.set writeEnable__INTCFG, CYREG_PRT2_INTCFG
.set writeEnable__INTSTAT, CYREG_PRT2_INTSTAT
.set writeEnable__MASK, 0x01
.set writeEnable__PA__CFG0, CYREG_UDB_PA2_CFG0
.set writeEnable__PA__CFG1, CYREG_UDB_PA2_CFG1
.set writeEnable__PA__CFG10, CYREG_UDB_PA2_CFG10
.set writeEnable__PA__CFG11, CYREG_UDB_PA2_CFG11
.set writeEnable__PA__CFG12, CYREG_UDB_PA2_CFG12
.set writeEnable__PA__CFG13, CYREG_UDB_PA2_CFG13
.set writeEnable__PA__CFG14, CYREG_UDB_PA2_CFG14
.set writeEnable__PA__CFG2, CYREG_UDB_PA2_CFG2
.set writeEnable__PA__CFG3, CYREG_UDB_PA2_CFG3
.set writeEnable__PA__CFG4, CYREG_UDB_PA2_CFG4
.set writeEnable__PA__CFG5, CYREG_UDB_PA2_CFG5
.set writeEnable__PA__CFG6, CYREG_UDB_PA2_CFG6
.set writeEnable__PA__CFG7, CYREG_UDB_PA2_CFG7
.set writeEnable__PA__CFG8, CYREG_UDB_PA2_CFG8
.set writeEnable__PA__CFG9, CYREG_UDB_PA2_CFG9
.set writeEnable__PC, CYREG_PRT2_PC
.set writeEnable__PC2, CYREG_PRT2_PC2
.set writeEnable__PORT, 2
.set writeEnable__PS, CYREG_PRT2_PS
.set writeEnable__SHIFT, 0

/* EndOfMessage */
.set EndOfMessage__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set EndOfMessage__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set EndOfMessage__INTC_MASK, 0x10000
.set EndOfMessage__INTC_NUMBER, 16
.set EndOfMessage__INTC_PRIOR_MASK, 0xC0
.set EndOfMessage__INTC_PRIOR_NUM, 0
.set EndOfMessage__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set EndOfMessage__INTC_SET_EN_REG, CYREG_CM0_ISER
.set EndOfMessage__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* MessageTimer_cy_m0s8_tcpwm_1 */
.set MessageTimer_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set MessageTimer_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set MessageTimer_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set MessageTimer_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set MessageTimer_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set MessageTimer_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set MessageTimer_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set MessageTimer_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set MessageTimer_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set MessageTimer_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set MessageTimer_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set MessageTimer_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set MessageTimer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set MessageTimer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set MessageTimer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set MessageTimer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set MessageTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set MessageTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set MessageTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set MessageTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set MessageTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set MessageTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set MessageTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set MessageTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set MessageTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set MessageTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set MessageTimer_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set MessageTimer_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set MessageTimer_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set MessageTimer_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* SpeedInterrupt */
.set SpeedInterrupt__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set SpeedInterrupt__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set SpeedInterrupt__INTC_MASK, 0x01
.set SpeedInterrupt__INTC_NUMBER, 0
.set SpeedInterrupt__INTC_PRIOR_MASK, 0xC0
.set SpeedInterrupt__INTC_PRIOR_NUM, 3
.set SpeedInterrupt__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set SpeedInterrupt__INTC_SET_EN_REG, CYREG_CM0_ISER
.set SpeedInterrupt__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* MessageReceived */
.set MessageReceived__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set MessageReceived__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set MessageReceived__INTC_MASK, 0x800
.set MessageReceived__INTC_NUMBER, 11
.set MessageReceived__INTC_PRIOR_MASK, 0xC0000000
.set MessageReceived__INTC_PRIOR_NUM, 0
.set MessageReceived__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set MessageReceived__INTC_SET_EN_REG, CYREG_CM0_ISER
.set MessageReceived__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* MotorCurrentADC_cy_psoc4_sar */
.set MotorCurrentADC_cy_psoc4_sar__SAR_CTRL, CYREG_SAR_CTRL
.set MotorCurrentADC_cy_psoc4_sar__SAR_INTR, CYREG_SAR_INTR
.set MotorCurrentADC_cy_psoc4_sar__SAR_INTR_CAUSE, CYREG_SAR_INTR_CAUSE
.set MotorCurrentADC_cy_psoc4_sar__SAR_INTR_MASK, CYREG_SAR_INTR_MASK
.set MotorCurrentADC_cy_psoc4_sar__SAR_INTR_MASKED, CYREG_SAR_INTR_MASKED
.set MotorCurrentADC_cy_psoc4_sar__SAR_INTR_SET, CYREG_SAR_INTR_SET
.set MotorCurrentADC_cy_psoc4_sar__SAR_NUMBER, 0
.set MotorCurrentADC_cy_psoc4_sar__SAR_RANGE_COND, CYREG_SAR_RANGE_COND
.set MotorCurrentADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK, CYREG_SAR_RANGE_INTR_MASK
.set MotorCurrentADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED, CYREG_SAR_RANGE_INTR_MASKED
.set MotorCurrentADC_cy_psoc4_sar__SAR_RANGE_INTR_SET, CYREG_SAR_RANGE_INTR_SET
.set MotorCurrentADC_cy_psoc4_sar__SAR_RANGE_THRES, CYREG_SAR_RANGE_THRES
.set MotorCurrentADC_cy_psoc4_sar__SAR_SAMPLE_CTRL, CYREG_SAR_SAMPLE_CTRL
.set MotorCurrentADC_cy_psoc4_sar__SAR_SAMPLE_TIME01, CYREG_SAR_SAMPLE_TIME01
.set MotorCurrentADC_cy_psoc4_sar__SAR_SAMPLE_TIME23, CYREG_SAR_SAMPLE_TIME23
.set MotorCurrentADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK, CYREG_SAR_SATURATE_INTR_MASK
.set MotorCurrentADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED, CYREG_SAR_SATURATE_INTR_MASKED
.set MotorCurrentADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET, CYREG_SAR_SATURATE_INTR_SET
.set MotorCurrentADC_cy_psoc4_sar__SAR_STATUS, CYREG_SAR_STATUS

/* MotorCurrentADC_intClock */
.set MotorCurrentADC_intClock__DIVIDER_MASK, 0x0000FFFF
.set MotorCurrentADC_intClock__ENABLE, CYREG_CLK_DIVIDER_B00
.set MotorCurrentADC_intClock__ENABLE_MASK, 0x80000000
.set MotorCurrentADC_intClock__MASK, 0x80000000
.set MotorCurrentADC_intClock__REGISTER, CYREG_CLK_DIVIDER_B00

/* MotorCurrentADC_IRQ */
.set MotorCurrentADC_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set MotorCurrentADC_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set MotorCurrentADC_IRQ__INTC_MASK, 0x4000
.set MotorCurrentADC_IRQ__INTC_NUMBER, 14
.set MotorCurrentADC_IRQ__INTC_PRIOR_MASK, 0xC00000
.set MotorCurrentADC_IRQ__INTC_PRIOR_NUM, 3
.set MotorCurrentADC_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR3
.set MotorCurrentADC_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set MotorCurrentADC_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* MotorCurrentPin */
.set MotorCurrentPin__0__DM__MASK, 0x7000
.set MotorCurrentPin__0__DM__SHIFT, 12
.set MotorCurrentPin__0__DR, CYREG_PRT2_DR
.set MotorCurrentPin__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set MotorCurrentPin__0__HSIOM_MASK, 0x000F0000
.set MotorCurrentPin__0__HSIOM_SHIFT, 16
.set MotorCurrentPin__0__INTCFG, CYREG_PRT2_INTCFG
.set MotorCurrentPin__0__INTSTAT, CYREG_PRT2_INTSTAT
.set MotorCurrentPin__0__MASK, 0x10
.set MotorCurrentPin__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set MotorCurrentPin__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set MotorCurrentPin__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set MotorCurrentPin__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set MotorCurrentPin__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set MotorCurrentPin__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set MotorCurrentPin__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set MotorCurrentPin__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set MotorCurrentPin__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set MotorCurrentPin__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set MotorCurrentPin__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set MotorCurrentPin__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set MotorCurrentPin__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set MotorCurrentPin__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set MotorCurrentPin__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set MotorCurrentPin__0__PC, CYREG_PRT2_PC
.set MotorCurrentPin__0__PC2, CYREG_PRT2_PC2
.set MotorCurrentPin__0__PORT, 2
.set MotorCurrentPin__0__PS, CYREG_PRT2_PS
.set MotorCurrentPin__0__SHIFT, 4
.set MotorCurrentPin__DR, CYREG_PRT2_DR
.set MotorCurrentPin__INTCFG, CYREG_PRT2_INTCFG
.set MotorCurrentPin__INTSTAT, CYREG_PRT2_INTSTAT
.set MotorCurrentPin__MASK, 0x10
.set MotorCurrentPin__PA__CFG0, CYREG_UDB_PA2_CFG0
.set MotorCurrentPin__PA__CFG1, CYREG_UDB_PA2_CFG1
.set MotorCurrentPin__PA__CFG10, CYREG_UDB_PA2_CFG10
.set MotorCurrentPin__PA__CFG11, CYREG_UDB_PA2_CFG11
.set MotorCurrentPin__PA__CFG12, CYREG_UDB_PA2_CFG12
.set MotorCurrentPin__PA__CFG13, CYREG_UDB_PA2_CFG13
.set MotorCurrentPin__PA__CFG14, CYREG_UDB_PA2_CFG14
.set MotorCurrentPin__PA__CFG2, CYREG_UDB_PA2_CFG2
.set MotorCurrentPin__PA__CFG3, CYREG_UDB_PA2_CFG3
.set MotorCurrentPin__PA__CFG4, CYREG_UDB_PA2_CFG4
.set MotorCurrentPin__PA__CFG5, CYREG_UDB_PA2_CFG5
.set MotorCurrentPin__PA__CFG6, CYREG_UDB_PA2_CFG6
.set MotorCurrentPin__PA__CFG7, CYREG_UDB_PA2_CFG7
.set MotorCurrentPin__PA__CFG8, CYREG_UDB_PA2_CFG8
.set MotorCurrentPin__PA__CFG9, CYREG_UDB_PA2_CFG9
.set MotorCurrentPin__PC, CYREG_PRT2_PC
.set MotorCurrentPin__PC2, CYREG_PRT2_PC2
.set MotorCurrentPin__PORT, 2
.set MotorCurrentPin__PS, CYREG_PRT2_PS
.set MotorCurrentPin__SHIFT, 4

/* EncoderInterrupt */
.set EncoderInterrupt__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set EncoderInterrupt__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set EncoderInterrupt__INTC_MASK, 0x04
.set EncoderInterrupt__INTC_NUMBER, 2
.set EncoderInterrupt__INTC_PRIOR_MASK, 0xC00000
.set EncoderInterrupt__INTC_PRIOR_NUM, 3
.set EncoderInterrupt__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set EncoderInterrupt__INTC_SET_EN_REG, CYREG_CM0_ISER
.set EncoderInterrupt__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* MessageTimerClock */
.set MessageTimerClock__DIVIDER_MASK, 0x0000FFFF
.set MessageTimerClock__ENABLE, CYREG_CLK_DIVIDER_C00
.set MessageTimerClock__ENABLE_MASK, 0x80000000
.set MessageTimerClock__MASK, 0x80000000
.set MessageTimerClock__REGISTER, CYREG_CLK_DIVIDER_C00

/* EncoderInterruptPin */
.set EncoderInterruptPin__0__DM__MASK, 0xE00
.set EncoderInterruptPin__0__DM__SHIFT, 9
.set EncoderInterruptPin__0__DR, CYREG_PRT2_DR
.set EncoderInterruptPin__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set EncoderInterruptPin__0__HSIOM_MASK, 0x0000F000
.set EncoderInterruptPin__0__HSIOM_SHIFT, 12
.set EncoderInterruptPin__0__INTCFG, CYREG_PRT2_INTCFG
.set EncoderInterruptPin__0__INTSTAT, CYREG_PRT2_INTSTAT
.set EncoderInterruptPin__0__MASK, 0x08
.set EncoderInterruptPin__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set EncoderInterruptPin__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set EncoderInterruptPin__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set EncoderInterruptPin__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set EncoderInterruptPin__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set EncoderInterruptPin__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set EncoderInterruptPin__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set EncoderInterruptPin__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set EncoderInterruptPin__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set EncoderInterruptPin__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set EncoderInterruptPin__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set EncoderInterruptPin__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set EncoderInterruptPin__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set EncoderInterruptPin__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set EncoderInterruptPin__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set EncoderInterruptPin__0__PC, CYREG_PRT2_PC
.set EncoderInterruptPin__0__PC2, CYREG_PRT2_PC2
.set EncoderInterruptPin__0__PORT, 2
.set EncoderInterruptPin__0__PS, CYREG_PRT2_PS
.set EncoderInterruptPin__0__SHIFT, 3
.set EncoderInterruptPin__DR, CYREG_PRT2_DR
.set EncoderInterruptPin__INTCFG, CYREG_PRT2_INTCFG
.set EncoderInterruptPin__INTSTAT, CYREG_PRT2_INTSTAT
.set EncoderInterruptPin__MASK, 0x08
.set EncoderInterruptPin__PA__CFG0, CYREG_UDB_PA2_CFG0
.set EncoderInterruptPin__PA__CFG1, CYREG_UDB_PA2_CFG1
.set EncoderInterruptPin__PA__CFG10, CYREG_UDB_PA2_CFG10
.set EncoderInterruptPin__PA__CFG11, CYREG_UDB_PA2_CFG11
.set EncoderInterruptPin__PA__CFG12, CYREG_UDB_PA2_CFG12
.set EncoderInterruptPin__PA__CFG13, CYREG_UDB_PA2_CFG13
.set EncoderInterruptPin__PA__CFG14, CYREG_UDB_PA2_CFG14
.set EncoderInterruptPin__PA__CFG2, CYREG_UDB_PA2_CFG2
.set EncoderInterruptPin__PA__CFG3, CYREG_UDB_PA2_CFG3
.set EncoderInterruptPin__PA__CFG4, CYREG_UDB_PA2_CFG4
.set EncoderInterruptPin__PA__CFG5, CYREG_UDB_PA2_CFG5
.set EncoderInterruptPin__PA__CFG6, CYREG_UDB_PA2_CFG6
.set EncoderInterruptPin__PA__CFG7, CYREG_UDB_PA2_CFG7
.set EncoderInterruptPin__PA__CFG8, CYREG_UDB_PA2_CFG8
.set EncoderInterruptPin__PA__CFG9, CYREG_UDB_PA2_CFG9
.set EncoderInterruptPin__PC, CYREG_PRT2_PC
.set EncoderInterruptPin__PC2, CYREG_PRT2_PC2
.set EncoderInterruptPin__PORT, 2
.set EncoderInterruptPin__PS, CYREG_PRT2_PS
.set EncoderInterruptPin__SHIFT, 3
.set EncoderInterruptPin__SNAP, CYREG_PRT2_INTSTAT

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 24000000
.set CYDEV_BCLK__HFCLK__KHZ, 24000
.set CYDEV_BCLK__HFCLK__MHZ, 24
.set CYDEV_BCLK__SYSCLK__HZ, 24000000
.set CYDEV_BCLK__SYSCLK__KHZ, 24000
.set CYDEV_BCLK__SYSCLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 6
.set CYDEV_CHIP_DIE_PSOC4A, 3
.set CYDEV_CHIP_DIE_PSOC5LP, 5
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04C81193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 3
.set CYDEV_CHIP_MEMBER_4D, 2
.set CYDEV_CHIP_MEMBER_4F, 4
.set CYDEV_CHIP_MEMBER_5A, 6
.set CYDEV_CHIP_MEMBER_5B, 5
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_HEAP_SIZE, 0x0100
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA, 5
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD, 5
.set CYDEV_VDDD_MV, 5000
.set CYIPBLOCK_M0S8_CTBM_VERSION, 0
.set CYIPBLOCK_m0s8cpuss_VERSION, 0
.set CYIPBLOCK_m0s8csd_VERSION, 0
.set CYIPBLOCK_m0s8gpio2_VERSION, 0
.set CYIPBLOCK_m0s8hsiom4a_VERSION, 0
.set CYIPBLOCK_m0s8lcd_VERSION, 0
.set CYIPBLOCK_m0s8lpcomp_VERSION, 0
.set CYIPBLOCK_m0s8pclk_VERSION, 0
.set CYIPBLOCK_m0s8sar_VERSION, 0
.set CYIPBLOCK_m0s8scb_VERSION, 0
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 0
.set CYIPBLOCK_m0s8udbif_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 2
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
