head	1.3;
access;
symbols
	OPENBSD_4_7:1.2.0.8
	OPENBSD_4_7_BASE:1.2
	OPENBSD_4_6:1.2.0.6
	OPENBSD_4_6_BASE:1.2
	OPENBSD_4_5:1.2.0.4
	OPENBSD_4_5_BASE:1.2
	OPENBSD_4_4:1.2.0.2
	OPENBSD_4_4_BASE:1.2
	OPENBSD_4_3_BASE:1.1.1.1
	OPENBSD_4_3:1.1.1.1.0.2
	v2_2_0_90:1.1.1.1
	v2_2_0:1.1.1.1
	xorg:1.1.1;
locks; strict;
comment	@# @;


1.3
date	2010.05.10.22.32.28;	author oga;	state dead;
branches;
next	1.2;

1.2
date	2008.05.21.20.19.51;	author matthieu;	state Exp;
branches;
next	1.1;

1.1
date	2007.11.24.19.44.38;	author matthieu;	state Exp;
branches
	1.1.1.1;
next	;

1.1.1.1
date	2007.11.24.19.44.38;	author matthieu;	state Exp;
branches;
next	;


desc
@@


1.3
log
@Update the intel driver to 2.9.1 plus backports.

2.9.1 is the last version of the intel DDX that supports UMS (User
modesetting), with 2.10 onwards being purely KMS only. As such, this
driver contains backports of almost every correctness or performance
related fix to the rendering layer in later intel drivers. This driver
*REQUIRES* a GEM enabled kernel. it claims to support non-gem mode but
this is essentially unmaintained and due to the way the abstraciton
works is slow, if it works at all (it often does not). You have been
warned.

tested by many many people on tech over the last few weeks.
@
text
@/*
 * Copyright Â© 2006 Intel Corporation
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice (including the next
 * paragraph) shall be included in all copies or substantial portions of the
 * Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
 * IN THE SOFTWARE.
 *
 * Authors:
 *    Keith Packard <keithp@@keithp.com>
 *    Eric Anholt <eric@@anholt.net>
 *    Wang Zhenyu <zhenyu.z.wang@@intel.com>
 */

/*
 * Inputs (note all sub-register addresses are bytes, not float indices)
 *
 * Note that the vertices will have been reordered:
 *
 * V0 is topmost (leftmost among topmost) (upper left)
 * V1 is next clockwise (lower right)
 * V2 is remaining (lower left)
 *
 *  V0 ...................... XX
 *  |                          .
 *  |                          .
 *  |                          .
 *  V2------------------------V1
 *
 *  G0	    thread state -- just pass along
 *
 *  G1 and G2 are fixed by SF spec
 *
 *  G1.0    reserved
 *  G1.4    Provoking vertex
 *  G1.8    Determinant
 *  G1.12   X1 - X0
 *  G1.16   X2 - X0
 *  G1.20   Y1 - Y0
 *  G1.24   Y2 - Y0
 *  G1.30   reserved
 *
 *  G2.0    Z0
 *  G2.4    1/W0
 *  G2.8    Z1
 *  G2.12   1/W1
 *  G2.16   Z2
 *  G2.20   1/W2
 *  G2.24   reserved
 *  G2.30   reserved
 *
 *  G3 is V0 Vertex Attribute Data from URB (upper left)
 *
 *  G3.0    u0
 *  G3.4    v0
 *
 *  G4 is V1 Vertex Attribute Data from URB (lower right)
 *
 *  G4.0    u1
 *  G4.4    v1
 *
 *  G5 is V2 Vertex Attribute Data from URB (lower left)
 *
 */

/* Compute inverses of the input deltas */
send (4) 0 g6<1>F g1.12<4,4,1>F math inv mlen 1 rlen 1 { align1 };

/* texture location at V0 */
mov (8) m3<1>F g3<8,8,1>F { align1 };

/* compute V1 - V2 (motion in X) for texture coordinates */
add (8) g7<1>F g4<8,8,1>F -g5<8,8,1>F { align1 };

/* multiply by 1/dx */
mul (8) m1<1>F g7<8,8,1>F g6.0<0,1,0>F { align1 };

/* Compute V2 - V0 (motion in Y) for texture coordinates */
add (8) g7<1>F g5<8,8,1>F -g3<8,8,1>F { align1 };

/* multiply by 1/dy */
mul (8) m2<1>F g7<8,8,1>F g6.8<0,1,0>F {align1 };

/* and we're done */
send (8) 0 null g0<8,8,1>F urb 0 transpose used complete mlen 4 rlen 0 { align1 EOT };
nop;
nop;
nop;
nop;
nop;
nop;
nop;
nop;
@


1.2
log
@Update to xf86-video-intel 2.3.1. Tested by many.
@
text
@@


1.1
log
@Initial revision
@
text
@d24 2
d29 49
a77 10
/* FIXME how to setup second coeffient for mask tex coord */

/* 
   g3 (v0) { u0, v0, 1.0, 1.0 }  ==> {u0, v0, 1.0, 1.0, mu0, mv0, 1.0, 1.0}  Co[0](u0) Co[1](v0) Co[2](mu0) Co[3](mv0)
   g4 (v1) { u1, v1, 1.0, 1.0 }  ==> {u1, v1, 1.0, 1.0, mu1, mv1, 1.0, 1.0}
   g5 (v2) { u2, v2 }  ==> (u2, v2, mu2, mv2}
   g6      { 1/(x1-x0), 1/(y1-y0) }
   g7      { u1-u0, v1-v0, 0, 0}  ==>{u1-u0, v1-v0,0, 0, mu1-mu0, mv1-mv0, 0, 0}
	   -> { (u1-u0)/(x1-x0), (v1-v0)/(y1-y0) }  ==>{(u1-u0)/(x1-x0), (v1-v0)/(y1-y0),(mu1-mu0)/(x1-x0), (mv1-mv0)/(y1-y0)
		Cx,		 Cy 			Cx[0],		 Cy[0],		 Cx[1], 	    Cy[1]
d80 2
a81 2
/* assign Cx[0], Cx[1] to src, same to Cy, Co 
          Cx[2], Cx[3] to mask, same to Cy, Co */
d83 1
a83 23
send (1) 0 g6<1>F g1.12<0,1,0>F math inv scalar mlen 1 rlen 1 { align1 };
send (1) 0 g6.4<1>F g1.20<0,1,0>F math inv scalar mlen 1 rlen 1 { align1 };
add (8) g7<1>F g4<8,8,1>F -g3<8,8,1>F { align1 };
/* Cx[0] */
mul (1) g7<1>F g7<0,1,0>F g6<0,1,0>F { align1 };
/* Cy[0] */
mul (1) g7.4<1>F g7.4<0,1,0>F g6.4<0,1,0>F { align1 };
/* Cx[2] */
mul (1) g7.8<1>F g7.8<0,1,0>F g6<0,1,0>F { align1 };
/* Cy[2] */
mul (1) g7.12<1>F g7.12<0,1,0>F g6.4<0,1,0>F { align1 };

/* src Cx[0], Cx[1] */
mov (8) m1<1>F g7<0,1,0>F { align1 };
/* mask Cx[2], Cx[3] */
mov (1) m1.8<1>F g7.8<0,1,0>F { align1 };
mov (1) m1.12<1>F g7.8<0,1,0>F { align1 };
/* src Cy[0], Cy[1] */
mov (8) m2<1>F g7.4<0,1,0>F { align1 };
/* mask Cy[2], Cy[3] */
mov (1) m2.8<1>F g7.12<0,1,0>F { align1 };
mov (1) m2.12<1>F g7.12<0,1,0>F { align1 };
/* src Co[0], Co[1] */
a84 3
/* mask Co[2], Co[3] */
mov (1) m3.8<1>F g3.8<0,1,0>F { align1 };
mov (1) m3.12<1>F g3.12<0,1,0>F { align1 };
d86 13
@


1.1.1.1
log
@xf86-video-intel 2.2.0
@
text
@@
