

================================================================
== Synthesis Summary Report of 'fft32'
================================================================
+ General Information: 
    * Date:           Wed Jun 25 08:18:43 2025
    * Version:        2023.1 (Build 3854077 on May  4 2023)
    * Project:        FFT_sol_2
    * Solution:       no_opt (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z030-sbv485-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |                       Modules                      |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |         |         |           |           |     |
    |                       & Loops                      |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF    |    LUT    | URAM|
    +----------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |+ fft32                                             |  Timing|  -0.59|     2704|  2.704e+04|         -|     2705|     -|        no|  4 (~0%)|  29 (7%)|  2763 (1%)|  6112 (7%)|    -|
    | + fft32_Pipeline_1                                 |       -|   3.93|       33|    330.000|         -|       33|     -|        no|        -|        -|    7 (~0%)|   53 (~0%)|    -|
    |  o Loop 1                                          |       -|   7.30|       31|    310.000|         1|        1|    32|       yes|        -|        -|          -|          -|    -|
    | + fft32_Pipeline_input_loop                        |       -|   1.50|       34|    340.000|         -|       34|     -|        no|        -|        -|   15 (~0%)|   77 (~0%)|    -|
    |  o input_loop                                      |       -|   7.30|       32|    320.000|         2|        1|    32|       yes|        -|        -|          -|          -|    -|
    | + fft32_Pipeline_3                                 |       -|   3.93|       33|    330.000|         -|       33|     -|        no|        -|        -|    7 (~0%)|   53 (~0%)|    -|
    |  o Loop 1                                          |       -|   7.30|       31|    310.000|         1|        1|    32|       yes|        -|        -|          -|          -|    -|
    | + fft32_Pipeline_5                                 |       -|   3.93|       33|    330.000|         -|       33|     -|        no|        -|        -|    7 (~0%)|   53 (~0%)|    -|
    |  o Loop 1                                          |       -|   7.30|       31|    310.000|         1|        1|    32|       yes|        -|        -|          -|          -|    -|
    | + fft32_Pipeline_7                                 |       -|   3.93|       33|    330.000|         -|       33|     -|        no|        -|        -|    7 (~0%)|   53 (~0%)|    -|
    |  o Loop 1                                          |       -|   7.30|       31|    310.000|         1|        1|    32|       yes|        -|        -|          -|          -|    -|
    | + fft32_Pipeline_bit_rev_assign_loop               |       -|   2.66|       34|    340.000|         -|       34|     -|        no|        -|        -|   15 (~0%)|   66 (~0%)|    -|
    |  o bit_rev_assign_loop                             |       -|   7.30|       32|    320.000|         2|        1|    32|       yes|        -|        -|          -|          -|    -|
    | + fft32_Pipeline_stage1_loop                       |       -|   0.82|       36|    360.000|         -|       36|     -|        no|        -|        -|  255 (~0%)|  758 (~0%)|    -|
    |  o stage1_loop                                     |      II|   7.30|       34|    340.000|         7|        4|     8|       yes|        -|        -|          -|          -|    -|
    | + fft32_Pipeline_output_loop                       |       -|   1.50|       34|    340.000|         -|       34|     -|        no|        -|        -|   10 (~0%)|   91 (~0%)|    -|
    |  o output_loop                                     |       -|   7.30|       32|    320.000|         2|        1|    32|       yes|        -|        -|          -|          -|    -|
    | o stage2_loop                                      |       -|   7.30|     1592|  1.592e+04|       199|        -|     8|        no|        -|        -|          -|          -|    -|
    |  + fft32_Pipeline_8                                |       -|   3.34|        5|     50.000|         -|        5|     -|        no|        -|        -|   69 (~0%)|  170 (~0%)|    -|
    |   o Loop 1                                         |       -|   7.30|        3|     30.000|         1|        1|     4|       yes|        -|        -|          -|          -|    -|
    |  o twiddle_loop                                    |       -|   7.30|      180|  1.800e+03|        60|        -|     3|        no|        -|        -|          -|          -|    -|
    |   + generic_sincos_16_4_s                          |       -|   0.37|       29|    290.000|         -|       29|     -|        no|  4 (~0%)|  2 (~0%)|  226 (~0%)|  769 (~0%)|    -|
    |    + generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1  |       -|   0.37|       22|    220.000|         -|       22|     -|        no|  4 (~0%)|        -|  129 (~0%)|  399 (~0%)|    -|
    |     o VITIS_LOOP_87_1                              |       -|   7.30|       20|    200.000|         4|        1|    18|       yes|        -|        -|          -|          -|    -|
    | o stage3_loop                                      |       -|   7.30|      896|  8.960e+03|        56|        -|    16|        no|        -|        -|          -|          -|    -|
    +----------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_FIFO
+------------+-----------+------------+
| Interface  | Direction | Data Width |
+------------+-----------+------------+
| in_stream  | out       | 33         |
| out_stream | out       | 33         |
+------------+-----------+------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------+-----------+-----------------------+
| Argument   | Direction | Datatype              |
+------------+-----------+-----------------------+
| in_stream  | in        | stream<axis_data, 0>& |
| out_stream | out       | stream<axis_data, 0>& |
+------------+-----------+-----------------------+

* SW-to-HW Mapping
+------------+--------------+-----------+
| Argument   | HW Interface | HW Type   |
+------------+--------------+-----------+
| in_stream  | in_stream    | interface |
| out_stream | out_stream   | interface |
+------------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------------------+-----+--------+-------------+------+--------+---------+
| Name                                             | DSP | Pragma | Variable    | Op   | Impl   | Latency |
+--------------------------------------------------+-----+--------+-------------+------+--------+---------+
| + fft32                                          | 29  |        |             |      |        |         |
|   block_2_fu_612_p2                              | -   |        | block_2     | add  | fabric | 0       |
|   dmul_64ns_64ns_64_7_max_dsp_1_U44              | 11  |        | mul1        | dmul | maxdsp | 6       |
|   dmul_64ns_64ns_64_7_max_dsp_1_U44              | 11  |        | mul2        | dmul | maxdsp | 6       |
|   dmul_64ns_64ns_64_7_max_dsp_1_U44              | 11  |        | pf          | dmul | maxdsp | 6       |
|   sub_ln123_fu_804_p2                            | -   |        | sub_ln123   | sub  | fabric | 0       |
|   sub_ln123_1_fu_824_p2                          | -   |        | sub_ln123_1 | sub  | fabric | 0       |
|   add_ln123_fu_836_p2                            | -   |        | add_ln123   | add  | fabric | 0       |
|   sub_ln123_2_fu_842_p2                          | -   |        | sub_ln123_2 | sub  | fabric | 0       |
|   add_ln122_fu_695_p2                            | -   |        | add_ln122   | add  | fabric | 0       |
|   mul_16s_16s_28_1_1_U46                         | 1   |        | mul_ln10_2  | mul  | auto   | 0       |
|   mac_mulsub_16s_16s_28s_28_4_1_U54              | 1   |        | mul_ln10_3  | mul  | dsp48  | 3       |
|   mac_mulsub_16s_16s_28s_28_4_1_U54              | 1   |        | sub_ln10    | sub  | dsp48  | 3       |
|   mul_16s_16s_28_1_1_U47                         | 1   |        | mul_ln11_2  | mul  | auto   | 0       |
|   mac_muladd_16s_16s_28s_28_4_1_U55              | 1   |        | mul_ln11_3  | mul  | dsp48  | 3       |
|   mac_muladd_16s_16s_28s_28_4_1_U55              | 1   |        | add_ln11    | add  | dsp48  | 3       |
|   mul_16s_16s_28_1_1_U48                         | 1   |        | mul_ln10_4  | mul  | auto   | 0       |
|   mac_mulsub_16s_16s_28s_28_4_1_U56              | 1   |        | mul_ln10_5  | mul  | dsp48  | 3       |
|   mac_mulsub_16s_16s_28s_28_4_1_U56              | 1   |        | sub_ln10_1  | sub  | dsp48  | 3       |
|   mul_16s_16s_28_1_1_U49                         | 1   |        | mul_ln11_4  | mul  | auto   | 0       |
|   mac_muladd_16s_16s_28s_28_4_1_U57              | 1   |        | mul_ln11_5  | mul  | dsp48  | 3       |
|   mac_muladd_16s_16s_28s_28_4_1_U57              | 1   |        | add_ln11_1  | add  | dsp48  | 3       |
|   mul_16s_16s_28_1_1_U50                         | 1   |        | mul_ln10_6  | mul  | auto   | 0       |
|   mac_mulsub_16s_16s_28s_28_4_1_U58              | 1   |        | mul_ln10_7  | mul  | dsp48  | 3       |
|   mac_mulsub_16s_16s_28s_28_4_1_U58              | 1   |        | sub_ln10_2  | sub  | dsp48  | 3       |
|   mul_16s_16s_28_1_1_U51                         | 1   |        | mul_ln11_6  | mul  | auto   | 0       |
|   mac_muladd_16s_16s_28s_28_4_1_U59              | 1   |        | mul_ln11_7  | mul  | dsp48  | 3       |
|   mac_muladd_16s_16s_28s_28_4_1_U59              | 1   |        | add_ln11_2  | add  | dsp48  | 3       |
|   ar0_fu_1221_p2                                 | -   |        | ar0         | add  | fabric | 0       |
|   ai0_fu_1226_p2                                 | -   |        | ai0         | add  | fabric | 0       |
|   ar1_fu_1231_p2                                 | -   |        | ar1         | sub  | fabric | 0       |
|   ai1_fu_1236_p2                                 | -   |        | ai1         | sub  | fabric | 0       |
|   cr0_fu_1241_p2                                 | -   |        | cr0         | add  | fabric | 0       |
|   ci0_fu_1245_p2                                 | -   |        | ci0         | add  | fabric | 0       |
|   cr1_fu_1249_p2                                 | -   |        | cr1         | sub  | fabric | 0       |
|   ci1_fu_1253_p2                                 | -   |        | ci1         | sub  | fabric | 0       |
|   a_real_2_fu_1257_p2                            | -   |        | a_real_2    | add  | fabric | 0       |
|   a_imag_2_fu_1264_p2                            | -   |        | a_imag_2    | add  | fabric | 0       |
|   r_real_10_fu_1271_p2                           | -   |        | r_real_10   | add  | fabric | 0       |
|   r_imag_10_fu_1278_p2                           | -   |        | r_imag_10   | sub  | fabric | 0       |
|   r_real_11_fu_1285_p2                           | -   |        | r_real_11   | sub  | fabric | 0       |
|   r_imag_11_fu_1291_p2                           | -   |        | r_imag_11   | sub  | fabric | 0       |
|   r_real_12_fu_1297_p2                           | -   |        | r_real_12   | sub  | fabric | 0       |
|   r_imag_12_fu_1303_p2                           | -   |        | r_imag_12   | add  | fabric | 0       |
|   add_ln145_fu_1324_p2                           | -   |        | add_ln145   | add  | fabric | 0       |
|   dmul_64ns_64ns_64_7_max_dsp_1_U44              | 11  |        | mul         | dmul | maxdsp | 6       |
|   dmul_64ns_64ns_64_7_max_dsp_1_U44              | 11  |        | pf_2        | dmul | maxdsp | 6       |
|   sub_ln147_fu_1390_p2                           | -   |        | sub_ln147   | sub  | fabric | 0       |
|   sub_ln147_1_fu_1410_p2                         | -   |        | sub_ln147_1 | sub  | fabric | 0       |
|   add_ln147_fu_1422_p2                           | -   |        | add_ln147   | add  | fabric | 0       |
|   sub_ln147_2_fu_1428_p2                         | -   |        | sub_ln147_2 | sub  | fabric | 0       |
|   mul_16s_14s_28_1_1_U52                         | 1   |        | mul_ln10    | mul  | auto   | 0       |
|   mac_mulsub_16s_14s_28s_28_4_1_U60              | 1   |        | mul_ln10_1  | mul  | dsp48  | 3       |
|   mac_mulsub_16s_14s_28s_28_4_1_U60              | 1   |        | sub_ln10_3  | sub  | dsp48  | 3       |
|   mac_muladd_16s_14s_28s_28_4_1_U61              | 1   |        | mul_ln11    | mul  | dsp48  | 3       |
|   mul_16s_14s_28_1_1_U53                         | 1   |        | mul_ln11_1  | mul  | auto   | 0       |
|   mac_muladd_16s_14s_28s_28_4_1_U61              | 1   |        | add_ln11_3  | add  | dsp48  | 3       |
|   add_ln45_fu_1629_p2                            | -   |        | add_ln45    | add  | fabric | 0       |
|   add_ln46_fu_1636_p2                            | -   |        | add_ln46    | add  | fabric | 0       |
|   sub_ln47_fu_1643_p2                            | -   |        | sub_ln47    | sub  | fabric | 0       |
|   sub_ln48_fu_1650_p2                            | -   |        | sub_ln48    | sub  | fabric | 0       |
|  + fft32_Pipeline_1                              | 0   |        |             |      |        |         |
|    add_ln68_fu_74_p2                             | -   |        | add_ln68    | add  | fabric | 0       |
|  + fft32_Pipeline_input_loop                     | 0   |        |             |      |        |         |
|    add_ln73_fu_96_p2                             | -   |        | add_ln73    | add  | fabric | 0       |
|  + fft32_Pipeline_3                              | 0   |        |             |      |        |         |
|    add_ln81_fu_74_p2                             | -   |        | add_ln81    | add  | fabric | 0       |
|  + fft32_Pipeline_5                              | 0   |        |             |      |        |         |
|    add_ln90_fu_74_p2                             | -   |        | add_ln90    | add  | fabric | 0       |
|  + fft32_Pipeline_7                              | 0   |        |             |      |        |         |
|    add_ln106_fu_74_p2                            | -   |        | add_ln106   | add  | fabric | 0       |
|  + fft32_Pipeline_bit_rev_assign_loop            | 0   |        |             |      |        |         |
|    add_ln84_fu_110_p2                            | -   |        | add_ln84    | add  | fabric | 0       |
|  + fft32_Pipeline_stage1_loop                    | 0   |        |             |      |        |         |
|    add_ln94_fu_226_p2                            | -   |        | add_ln94    | add  | fabric | 0       |
|    ar0_fu_289_p2                                 | -   |        | ar0         | add  | fabric | 0       |
|    ai0_fu_293_p2                                 | -   |        | ai0         | add  | fabric | 0       |
|    ar1_fu_297_p2                                 | -   |        | ar1         | sub  | fabric | 0       |
|    ai1_fu_301_p2                                 | -   |        | ai1         | sub  | fabric | 0       |
|    cr0_fu_305_p2                                 | -   |        | cr0         | add  | fabric | 0       |
|    ci0_fu_309_p2                                 | -   |        | ci0         | add  | fabric | 0       |
|    cr1_fu_313_p2                                 | -   |        | cr1         | sub  | fabric | 0       |
|    ci1_fu_317_p2                                 | -   |        | ci1         | sub  | fabric | 0       |
|    add_ln34_fu_321_p2                            | -   |        | add_ln34    | add  | fabric | 0       |
|    add_ln34_1_fu_329_p2                          | -   |        | add_ln34_1  | add  | fabric | 0       |
|    add_ln35_fu_337_p2                            | -   |        | add_ln35    | add  | fabric | 0       |
|    sub_ln35_fu_345_p2                            | -   |        | sub_ln35    | sub  | fabric | 0       |
|    sub_ln36_fu_353_p2                            | -   |        | sub_ln36    | sub  | fabric | 0       |
|    sub_ln36_1_fu_359_p2                          | -   |        | sub_ln36_1  | sub  | fabric | 0       |
|    sub_ln37_fu_365_p2                            | -   |        | sub_ln37    | sub  | fabric | 0       |
|    add_ln37_fu_371_p2                            | -   |        | add_ln37    | add  | fabric | 0       |
|  + fft32_Pipeline_8                              | 0   |        |             |      |        |         |
|    add_ln117_fu_192_p2                           | -   |        | add_ln117   | add  | fabric | 0       |
|  + generic_sincos_16_4_s                         | 2   |        |             |      |        |         |
|    sub_ln237_fu_91_p2                            | -   |        | sub_ln237   | sub  | fabric | 0       |
|    mul_16ns_22ns_37_1_1_U36                      | 1   |        | mul_ln64    | mul  | auto   | 0       |
|    mac_muladd_4ns_16ns_18ns_18_4_1_U37           | 1   |        | mul_ln68    | mul  | dsp48  | 3       |
|    mac_muladd_4ns_16ns_18ns_18_4_1_U37           | 1   |        | add_ln68    | add  | dsp48  | 3       |
|    sub_ln254_fu_161_p2                           | -   |        | sub_ln254   | sub  | fabric | 0       |
|    sub_ln280_fu_241_p2                           | -   |        | sub_ln280   | sub  | fabric | 0       |
|    sub_ln274_fu_257_p2                           | -   |        | sub_ln274   | sub  | fabric | 0       |
|    sub_ln292_fu_327_p2                           | -   |        | sub_ln292   | sub  | fabric | 0       |
|   + generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1 | 0   |        |             |      |        |         |
|     add_ln87_fu_134_p2                           | -   |        | add_ln87    | add  | fabric | 0       |
|     add_ln102_fu_205_p2                          | -   |        | add_ln102   | add  | fabric | 0       |
|     sub_ln103_fu_211_p2                          | -   |        | sub_ln103   | sub  | fabric | 0       |
|     add_ln104_fu_217_p2                          | -   |        | add_ln104   | add  | fabric | 0       |
|     sub_ln107_fu_223_p2                          | -   |        | sub_ln107   | sub  | fabric | 0       |
|     add_ln108_fu_229_p2                          | -   |        | add_ln108   | add  | fabric | 0       |
|     sub_ln109_fu_235_p2                          | -   |        | sub_ln109   | sub  | fabric | 0       |
|  + fft32_Pipeline_output_loop                    | 0   |        |             |      |        |         |
|    add_ln157_fu_95_p2                            | -   |        | add_ln157   | add  | fabric | 0       |
+--------------------------------------------------+-----+--------+-------------+------+--------+---------+


================================================================
== Bind Storage Report
================================================================
+--------------------------------------------------+------+------+--------+--------------------------------------+---------+------+---------+
| Name                                             | BRAM | URAM | Pragma | Variable                             | Storage | Impl | Latency |
+--------------------------------------------------+------+------+--------+--------------------------------------+---------+------+---------+
| + fft32                                          | 4    | 0    |        |                                      |         |      |         |
|   data_real_U                                    | -    | -    |        | data_real                            | ram_1p  | auto | 1       |
|   data_imag_U                                    | -    | -    |        | data_imag                            | ram_1p  | auto | 1       |
|   stage0_real_U                                  | -    | -    |        | stage0_real                          | ram_t2p | auto | 1       |
|   stage0_imag_U                                  | -    | -    |        | stage0_imag                          | ram_t2p | auto | 1       |
|   stage1_real_U                                  | -    | -    |        | stage1_real                          | ram_t2p | auto | 1       |
|   stage1_imag_U                                  | -    | -    |        | stage1_imag                          | ram_t2p | auto | 1       |
|   stage2_real_U                                  | -    | -    |        | stage2_real                          | ram_t2p | auto | 1       |
|   stage2_imag_U                                  | -    | -    |        | stage2_imag                          | ram_t2p | auto | 1       |
|  + generic_sincos_16_4_s                         | 4    | 0    |        |                                      |         |      |         |
|   + generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1 | 4    | 0    |        |                                      |         |      |         |
|     cordic_apfixed_circ_table_arctan_128_U       | 4    | -    |        | cordic_apfixed_circ_table_arctan_128 | rom_1p  | auto | 1       |
+--------------------------------------------------+------+------+--------+--------------------------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
  No pragmas found

