{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1656674621231 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656674621246 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 01 14:23:40 2022 " "Processing started: Fri Jul 01 14:23:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656674621246 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656674621246 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115_UART_visualization -c DE2_115_UART_visualization " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_UART_visualization -c DE2_115_UART_visualization" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656674621247 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1656674622587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btn_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file btn_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 BTN_counter " "Found entity 1: BTN_counter" {  } { { "BTN_counter.v" "" { Text "D:/1/ИТМиВТ/Диплом бакалавриата/DE2_115_UART_visualization/BTN_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656674642339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656674642339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "utx.v 1 1 " "Found 1 design units, including 1 entities, in source file utx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UTx " "Found entity 1: UTx" {  } { { "UTx.v" "" { Text "D:/1/ИТМиВТ/Диплом бакалавриата/DE2_115_UART_visualization/UTx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656674642346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656674642346 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "byte uart_trans.v(20) " "Verilog HDL Declaration warning at uart_trans.v(20): \"byte\" is SystemVerilog-2005 keyword" {  } { { "uart_trans.v" "" { Text "D:/1/ИТМиВТ/Диплом бакалавриата/DE2_115_UART_visualization/uart_trans.v" 20 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1656674642353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_trans.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_trans.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_trans " "Found entity 1: uart_trans" {  } { { "uart_trans.v" "" { Text "D:/1/ИТМиВТ/Диплом бакалавриата/DE2_115_UART_visualization/uart_trans.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656674642355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656674642355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_uart_trans.v 1 1 " "Found 1 design units, including 1 entities, in source file top_uart_trans.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_uart_trans " "Found entity 1: top_uart_trans" {  } { { "top_uart_trans.v" "" { Text "D:/1/ИТМиВТ/Диплом бакалавриата/DE2_115_UART_visualization/top_uart_trans.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656674642363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656674642363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_saw.v 1 1 " "Found 1 design units, including 1 entities, in source file gen_saw.v" { { "Info" "ISGN_ENTITY_NAME" "1 Gen_saw " "Found entity 1: Gen_saw" {  } { { "Gen_saw.v" "" { Text "D:/1/ИТМиВТ/Диплом бакалавриата/DE2_115_UART_visualization/Gen_saw.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656674642370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656674642370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_parabola_trans.v 1 1 " "Found 1 design units, including 1 entities, in source file gen_parabola_trans.v" { { "Info" "ISGN_ENTITY_NAME" "1 Gen_parabola_trans " "Found entity 1: Gen_parabola_trans" {  } { { "Gen_parabola_trans.v" "" { Text "D:/1/ИТМиВТ/Диплом бакалавриата/DE2_115_UART_visualization/Gen_parabola_trans.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656674642376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656674642376 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "byte CRC16_trans.v(4) " "Verilog HDL Declaration warning at CRC16_trans.v(4): \"byte\" is SystemVerilog-2005 keyword" {  } { { "CRC16_trans.v" "" { Text "D:/1/ИТМиВТ/Диплом бакалавриата/DE2_115_UART_visualization/CRC16_trans.v" 4 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1656674642381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc16_trans.v 1 1 " "Found 1 design units, including 1 entities, in source file crc16_trans.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRC16_trans " "Found entity 1: CRC16_trans" {  } { { "CRC16_trans.v" "" { Text "D:/1/ИТМиВТ/Диплом бакалавриата/DE2_115_UART_visualization/CRC16_trans.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656674642382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656674642382 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "number_of_bytes uart_trans.v 2 top_uart_rx.v(2) " "Verilog HDL macro warning at top_uart_rx.v(2): overriding existing definition for macro \"number_of_bytes\", which was defined in \"uart_trans.v\", line 2" {  } { { "top_uart_rx.v" "" { Text "D:/1/ИТМиВТ/Диплом бакалавриата/DE2_115_UART_visualization/top_uart_rx.v" 2 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1656674642387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file top_uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_uart_rx " "Found entity 1: top_uart_rx" {  } { { "top_uart_rx.v" "" { Text "D:/1/ИТМиВТ/Диплом бакалавриата/DE2_115_UART_visualization/top_uart_rx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656674642389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656674642389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Found entity 1: receiver" {  } { { "receiver.v" "" { Text "D:/1/ИТМиВТ/Диплом бакалавриата/DE2_115_UART_visualization/receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656674642394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656674642394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_uart " "Found entity 1: fifo_uart" {  } { { "fifo_uart.v" "" { Text "D:/1/ИТМиВТ/Диплом бакалавриата/DE2_115_UART_visualization/fifo_uart.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656674642403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656674642403 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "byte CRC16.v(4) " "Verilog HDL Declaration warning at CRC16.v(4): \"byte\" is SystemVerilog-2005 keyword" {  } { { "CRC16.v" "" { Text "D:/1/ИТМиВТ/Диплом бакалавриата/DE2_115_UART_visualization/CRC16.v" 4 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1656674642407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc16.v 1 1 " "Found 1 design units, including 1 entities, in source file crc16.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRC16 " "Found entity 1: CRC16" {  } { { "CRC16.v" "" { Text "D:/1/ИТМиВТ/Диплом бакалавриата/DE2_115_UART_visualization/CRC16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656674642408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656674642408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_control " "Found entity 1: SRAM_control" {  } { { "SRAM_control.v" "" { Text "D:/1/ИТМиВТ/Диплом бакалавриата/DE2_115_UART_visualization/SRAM_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656674642413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656674642413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button.v 1 1 " "Found 1 design units, including 1 entities, in source file button.v" { { "Info" "ISGN_ENTITY_NAME" "1 button " "Found entity 1: button" {  } { { "button.v" "" { Text "D:/1/ИТМиВТ/Диплом бакалавриата/DE2_115_UART_visualization/button.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656674642418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656674642418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.v 1 1 " "Found 1 design units, including 1 entities, in source file sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "SRAM.v" "" { Text "D:/1/ИТМиВТ/Диплом бакалавриата/DE2_115_UART_visualization/SRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656674642424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656674642424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_signals.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_signals.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_signals " "Found entity 1: VGA_signals" {  } { { "VGA_signals.v" "" { Text "D:/1/ИТМиВТ/Диплом бакалавриата/DE2_115_UART_visualization/VGA_signals.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656674642429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656674642429 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 DE2_115_UART_visualization.v(261) " "Verilog HDL Expression warning at DE2_115_UART_visualization.v(261): truncated literal to match 7 bits" {  } { { "DE2_115_UART_visualization.v" "" { Text "D:/1/ИТМиВТ/Диплом бакалавриата/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 261 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1656674642435 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 DE2_115_UART_visualization.v(262) " "Verilog HDL Expression warning at DE2_115_UART_visualization.v(262): truncated literal to match 7 bits" {  } { { "DE2_115_UART_visualization.v" "" { Text "D:/1/ИТМиВТ/Диплом бакалавриата/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 262 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1656674642435 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 DE2_115_UART_visualization.v(263) " "Verilog HDL Expression warning at DE2_115_UART_visualization.v(263): truncated literal to match 7 bits" {  } { { "DE2_115_UART_visualization.v" "" { Text "D:/1/ИТМиВТ/Диплом бакалавриата/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 263 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1656674642436 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 DE2_115_UART_visualization.v(264) " "Verilog HDL Expression warning at DE2_115_UART_visualization.v(264): truncated literal to match 7 bits" {  } { { "DE2_115_UART_visualization.v" "" { Text "D:/1/ИТМиВТ/Диплом бакалавриата/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 264 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1656674642436 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 DE2_115_UART_visualization.v(265) " "Verilog HDL Expression warning at DE2_115_UART_visualization.v(265): truncated literal to match 7 bits" {  } { { "DE2_115_UART_visualization.v" "" { Text "D:/1/ИТМиВТ/Диплом бакалавриата/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 265 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1656674642436 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 DE2_115_UART_visualization.v(266) " "Verilog HDL Expression warning at DE2_115_UART_visualization.v(266): truncated literal to match 7 bits" {  } { { "DE2_115_UART_visualization.v" "" { Text "D:/1/ИТМиВТ/Диплом бакалавриата/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 266 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1656674642436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_uart_visualization.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_uart_visualization.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_UART_visualization " "Found entity 1: DE2_115_UART_visualization" {  } { { "DE2_115_UART_visualization.v" "" { Text "D:/1/ИТМиВТ/Диплом бакалавриата/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656674642438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656674642438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f78m75.v 1 1 " "Found 1 design units, including 1 entities, in source file f78m75.v" { { "Info" "ISGN_ENTITY_NAME" "1 F78m75 " "Found entity 1: F78m75" {  } { { "F78m75.v" "" { Text "D:/1/ИТМиВТ/Диплом бакалавриата/DE2_115_UART_visualization/F78m75.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656674642446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656674642446 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "next uart_trans.v(24) " "Verilog HDL Implicit Net warning at uart_trans.v(24): created implicit net for \"next\"" {  } { { "uart_trans.v" "" { Text "D:/1/ИТМиВТ/Диплом бакалавриата/DE2_115_UART_visualization/uart_trans.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656674642447 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "segments_saw DE2_115_UART_visualization.v(216) " "Verilog HDL error at DE2_115_UART_visualization.v(216): object \"segments_saw\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "DE2_115_UART_visualization.v" "" { Text "D:/1/ИТМиВТ/Диплом бакалавриата/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 216 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1656674642461 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "segments_saw DE2_115_UART_visualization.v(217) " "Verilog HDL error at DE2_115_UART_visualization.v(217): object \"segments_saw\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "DE2_115_UART_visualization.v" "" { Text "D:/1/ИТМиВТ/Диплом бакалавриата/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 217 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1656674642461 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "segments_saw DE2_115_UART_visualization.v(218) " "Verilog HDL error at DE2_115_UART_visualization.v(218): object \"segments_saw\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "DE2_115_UART_visualization.v" "" { Text "D:/1/ИТМиВТ/Диплом бакалавриата/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 218 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1656674642462 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "segments_saw DE2_115_UART_visualization.v(219) " "Verilog HDL error at DE2_115_UART_visualization.v(219): object \"segments_saw\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "DE2_115_UART_visualization.v" "" { Text "D:/1/ИТМиВТ/Диплом бакалавриата/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 219 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1656674642462 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "segments_saw DE2_115_UART_visualization.v(220) " "Verilog HDL error at DE2_115_UART_visualization.v(220): object \"segments_saw\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "DE2_115_UART_visualization.v" "" { Text "D:/1/ИТМиВТ/Диплом бакалавриата/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 220 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1656674642462 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "segments_saw DE2_115_UART_visualization.v(221) " "Verilog HDL error at DE2_115_UART_visualization.v(221): object \"segments_saw\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "DE2_115_UART_visualization.v" "" { Text "D:/1/ИТМиВТ/Диплом бакалавриата/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 221 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1656674642462 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "segments_saw DE2_115_UART_visualization.v(222) " "Verilog HDL error at DE2_115_UART_visualization.v(222): object \"segments_saw\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "DE2_115_UART_visualization.v" "" { Text "D:/1/ИТМиВТ/Диплом бакалавриата/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 222 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1656674642462 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "segments_saw DE2_115_UART_visualization.v(223) " "Verilog HDL error at DE2_115_UART_visualization.v(223): object \"segments_saw\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "DE2_115_UART_visualization.v" "" { Text "D:/1/ИТМиВТ/Диплом бакалавриата/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 223 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1656674642462 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "segments_saw DE2_115_UART_visualization.v(224) " "Verilog HDL error at DE2_115_UART_visualization.v(224): object \"segments_saw\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "DE2_115_UART_visualization.v" "" { Text "D:/1/ИТМиВТ/Диплом бакалавриата/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 224 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1656674642462 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "segments_saw DE2_115_UART_visualization.v(225) " "Verilog HDL error at DE2_115_UART_visualization.v(225): object \"segments_saw\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "DE2_115_UART_visualization.v" "" { Text "D:/1/ИТМиВТ/Диплом бакалавриата/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 225 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1656674642462 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "segments_saw DE2_115_UART_visualization.v(226) " "Verilog HDL error at DE2_115_UART_visualization.v(226): object \"segments_saw\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "DE2_115_UART_visualization.v" "" { Text "D:/1/ИТМиВТ/Диплом бакалавриата/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 226 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1656674642462 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "segments_saw DE2_115_UART_visualization.v(227) " "Verilog HDL error at DE2_115_UART_visualization.v(227): object \"segments_saw\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "DE2_115_UART_visualization.v" "" { Text "D:/1/ИТМиВТ/Диплом бакалавриата/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 227 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1656674642462 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "segments_saw DE2_115_UART_visualization.v(228) " "Verilog HDL error at DE2_115_UART_visualization.v(228): object \"segments_saw\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "DE2_115_UART_visualization.v" "" { Text "D:/1/ИТМиВТ/Диплом бакалавриата/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 228 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1656674642462 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "segments_saw DE2_115_UART_visualization.v(229) " "Verilog HDL error at DE2_115_UART_visualization.v(229): object \"segments_saw\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "DE2_115_UART_visualization.v" "" { Text "D:/1/ИТМиВТ/Диплом бакалавриата/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 229 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1656674642463 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "segments_saw DE2_115_UART_visualization.v(230) " "Verilog HDL error at DE2_115_UART_visualization.v(230): object \"segments_saw\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "DE2_115_UART_visualization.v" "" { Text "D:/1/ИТМиВТ/Диплом бакалавриата/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 230 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1656674642463 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "segments_saw DE2_115_UART_visualization.v(231) " "Verilog HDL error at DE2_115_UART_visualization.v(231): object \"segments_saw\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "DE2_115_UART_visualization.v" "" { Text "D:/1/ИТМиВТ/Диплом бакалавриата/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 231 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1656674642463 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "segments_saw DE2_115_UART_visualization.v(232) " "Verilog HDL error at DE2_115_UART_visualization.v(232): object \"segments_saw\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "DE2_115_UART_visualization.v" "" { Text "D:/1/ИТМиВТ/Диплом бакалавриата/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 232 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1656674642463 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "segments_saw DE2_115_UART_visualization.v(260) " "Verilog HDL error at DE2_115_UART_visualization.v(260): object \"segments_saw\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "DE2_115_UART_visualization.v" "" { Text "D:/1/ИТМиВТ/Диплом бакалавриата/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 260 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1656674642463 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 18 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 18 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656674642651 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jul 01 14:24:02 2022 " "Processing ended: Fri Jul 01 14:24:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656674642651 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656674642651 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656674642651 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1656674642651 ""}
