

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3'
================================================================
* Date:           Fri May 10 12:49:15 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_38 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.655 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  90.000 ns|  90.000 ns|    9|    9|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_34_3  |        7|        7|         7|          1|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     479|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    12|      50|     335|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     120|    -|
|Register         |        -|     -|     271|      96|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    12|     321|    1030|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+----+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF | LUT| URAM|
    +--------------------------+----------------------+---------+----+----+----+-----+
    |mul_32ns_32ns_63_1_1_U75  |mul_32ns_32ns_63_1_1  |        0|   4|   0|  20|    0|
    |mul_32ns_32ns_63_1_1_U76  |mul_32ns_32ns_63_1_1  |        0|   4|   0|  20|    0|
    |mul_32ns_32ns_63_1_1_U77  |mul_32ns_32ns_63_1_1  |        0|   4|   0|  20|    0|
    |mul_3ns_5ns_7_1_1_U79     |mul_3ns_5ns_7_1_1     |        0|   0|   0|  17|    0|
    |mul_3ns_5ns_7_1_1_U80     |mul_3ns_5ns_7_1_1     |        0|   0|   0|  17|    0|
    |mul_3ns_5ns_7_1_1_U81     |mul_3ns_5ns_7_1_1     |        0|   0|   0|  17|    0|
    |mux_3_2_32_1_1_U84        |mux_3_2_32_1_1        |        0|   0|   0|  14|    0|
    |mux_3_2_32_1_1_U89        |mux_3_2_32_1_1        |        0|   0|   0|  14|    0|
    |mux_3_2_32_1_1_U90        |mux_3_2_32_1_1        |        0|   0|   0|  14|    0|
    |mux_4_2_32_1_1_U82        |mux_4_2_32_1_1        |        0|   0|   0|  20|    0|
    |mux_4_2_32_1_1_U83        |mux_4_2_32_1_1        |        0|   0|   0|  20|    0|
    |mux_4_2_32_1_1_U86        |mux_4_2_32_1_1        |        0|   0|   0|  20|    0|
    |mux_4_2_32_1_1_U87        |mux_4_2_32_1_1        |        0|   0|   0|  20|    0|
    |mux_4_2_32_1_1_U88        |mux_4_2_32_1_1        |        0|   0|   0|  20|    0|
    |mux_4_2_64_1_1_U85        |mux_4_2_64_1_1        |        0|   0|   0|  20|    0|
    |mux_4_2_64_1_1_U91        |mux_4_2_64_1_1        |        0|   0|   0|  20|    0|
    |mux_4_2_64_1_1_U92        |mux_4_2_64_1_1        |        0|   0|   0|  20|    0|
    |urem_3ns_3ns_2_7_1_U78    |urem_3ns_3ns_2_7_1    |        0|   0|  50|  22|    0|
    +--------------------------+----------------------+---------+----+----+----+-----+
    |Total                     |                      |        0|  12|  50| 335|    0|
    +--------------------------+----------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln34_fu_312_p2     |         +|   0|  0|  12|           4|           2|
    |add_ln40_1_fu_378_p2   |         +|   0|  0|  10|           3|           2|
    |add_ln40_2_fu_298_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln40_3_fu_408_p2   |         +|   0|  0|  10|           3|           3|
    |add_ln40_4_fu_333_p2   |         +|   0|  0|  12|           4|           2|
    |add_ln40_5_fu_637_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln40_6_fu_658_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln40_fu_521_p2     |         +|   0|  0|  71|          64|          64|
    |grp_fu_292_p0          |         -|   0|  0|  10|           2|           3|
    |icmp_ln34_fu_276_p2    |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln40_1_fu_440_p2  |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln40_2_fu_451_p2  |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln40_fu_348_p2    |      icmp|   0|  0|  10|           2|           3|
    |arg1_r_3_fu_445_p3     |    select|   0|  0|  32|           1|          32|
    |tmp_3_fu_599_p1        |    select|   0|  0|  32|           1|          32|
    |tmp_3_fu_599_p2        |    select|   0|  0|  32|           1|          32|
    |tmp_3_fu_599_p3        |    select|   0|  0|  32|           1|          32|
    |tmp_8_fu_483_p1        |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 479|         227|         376|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    4|          8|
    |arr_3_address0           |  14|          3|    2|          6|
    |arr_3_address1           |  14|          3|    2|          6|
    |arr_3_d0                 |  14|          3|   64|        192|
    |arr_address0             |  14|          3|    2|          6|
    |arr_address1             |  14|          3|    2|          6|
    |arr_d0                   |  14|          3|   64|        192|
    |i_2_fu_104               |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 120|         26|  146|        428|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg    |   1|   0|    1|          0|
    |arr_1_addr_reg_837                  |   2|   0|    2|          0|
    |arr_2_addr_reg_793                  |   1|   0|    2|          1|
    |arr_3_addr_1_reg_818                |   1|   0|    2|          1|
    |arr_3_addr_reg_799                  |   1|   0|    2|          1|
    |arr_addr_1_reg_831                  |   2|   0|    2|          0|
    |arr_addr_reg_812                    |   1|   0|    2|          1|
    |i_2_fu_104                          |   4|   0|    4|          0|
    |i_reg_740                           |   4|   0|    4|          0|
    |icmp_ln40_reg_781                   |   1|   0|    1|          0|
    |icmp_ln40_reg_781_pp0_iter5_reg     |   1|   0|    1|          0|
    |lshr_ln40_1_reg_776                 |   2|   0|    2|          0|
    |sub_ln37_reg_751                    |   3|   0|    3|          0|
    |tmp_1_reg_759                       |   1|   0|    1|          0|
    |tmp_2_reg_824                       |   1|   0|    1|          0|
    |tmp_reg_771                         |   1|   0|    1|          0|
    |trunc_ln34_1_reg_764                |   2|   0|    2|          0|
    |trunc_ln34_1_reg_764_pp0_iter5_reg  |   2|   0|    2|          0|
    |trunc_ln40_2_reg_805                |   2|   0|    2|          0|
    |trunc_ln5_reg_785                   |   2|   0|    2|          0|
    |zext_ln40_cast_reg_733              |  32|   0|   63|         31|
    |i_reg_740                           |  64|  32|    4|          0|
    |sub_ln37_reg_751                    |  64|  32|    3|          0|
    |tmp_1_reg_759                       |  64|  32|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 271|  96|  122|         35|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+-----------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3|  return value|
|arr_3_address0         |  out|    2|   ap_memory|                                             arr_3|         array|
|arr_3_ce0              |  out|    1|   ap_memory|                                             arr_3|         array|
|arr_3_we0              |  out|    1|   ap_memory|                                             arr_3|         array|
|arr_3_d0               |  out|   64|   ap_memory|                                             arr_3|         array|
|arr_3_address1         |  out|    2|   ap_memory|                                             arr_3|         array|
|arr_3_ce1              |  out|    1|   ap_memory|                                             arr_3|         array|
|arr_3_q1               |   in|   64|   ap_memory|                                             arr_3|         array|
|arr_2_address0         |  out|    2|   ap_memory|                                             arr_2|         array|
|arr_2_ce0              |  out|    1|   ap_memory|                                             arr_2|         array|
|arr_2_we0              |  out|    1|   ap_memory|                                             arr_2|         array|
|arr_2_d0               |  out|   64|   ap_memory|                                             arr_2|         array|
|arr_2_address1         |  out|    2|   ap_memory|                                             arr_2|         array|
|arr_2_ce1              |  out|    1|   ap_memory|                                             arr_2|         array|
|arr_2_q1               |   in|   64|   ap_memory|                                             arr_2|         array|
|arr_1_address0         |  out|    2|   ap_memory|                                             arr_1|         array|
|arr_1_ce0              |  out|    1|   ap_memory|                                             arr_1|         array|
|arr_1_we0              |  out|    1|   ap_memory|                                             arr_1|         array|
|arr_1_d0               |  out|   64|   ap_memory|                                             arr_1|         array|
|arr_1_address1         |  out|    2|   ap_memory|                                             arr_1|         array|
|arr_1_ce1              |  out|    1|   ap_memory|                                             arr_1|         array|
|arr_1_q1               |   in|   64|   ap_memory|                                             arr_1|         array|
|arr_address0           |  out|    2|   ap_memory|                                               arr|         array|
|arr_ce0                |  out|    1|   ap_memory|                                               arr|         array|
|arr_we0                |  out|    1|   ap_memory|                                               arr|         array|
|arr_d0                 |  out|   64|   ap_memory|                                               arr|         array|
|arr_address1           |  out|    2|   ap_memory|                                               arr|         array|
|arr_ce1                |  out|    1|   ap_memory|                                               arr|         array|
|arr_q1                 |   in|   64|   ap_memory|                                               arr|         array|
|arg1_r_1_04_reload     |   in|   32|     ap_none|                                arg1_r_1_04_reload|        scalar|
|arg1_r_2_07_reload     |   in|   32|     ap_none|                                arg1_r_2_07_reload|        scalar|
|arg1_r_0_01_reload     |   in|   32|     ap_none|                                arg1_r_0_01_reload|        scalar|
|arg1_r_0_1_013_reload  |   in|   32|     ap_none|                             arg1_r_0_1_013_reload|        scalar|
|arg1_r_1_1_014_reload  |   in|   32|     ap_none|                             arg1_r_1_1_014_reload|        scalar|
|arg1_r_2_1_015_reload  |   in|   32|     ap_none|                             arg1_r_2_1_015_reload|        scalar|
|arg1_r_0_2_017_reload  |   in|   32|     ap_none|                             arg1_r_0_2_017_reload|        scalar|
|arg1_r_1_2_018_reload  |   in|   32|     ap_none|                             arg1_r_1_2_018_reload|        scalar|
|arg1_r_2_2_019_reload  |   in|   32|     ap_none|                             arg1_r_2_2_019_reload|        scalar|
|zext_ln40              |   in|   32|     ap_none|                                         zext_ln40|        scalar|
+-----------------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.45>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 10 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln40_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln40"   --->   Operation 11 'read' 'zext_ln40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arg1_r_2_2_019_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_2_019_reload"   --->   Operation 12 'read' 'arg1_r_2_2_019_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%arg1_r_1_2_018_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_2_018_reload"   --->   Operation 13 'read' 'arg1_r_1_2_018_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arg1_r_0_2_017_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_0_2_017_reload"   --->   Operation 14 'read' 'arg1_r_0_2_017_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%arg1_r_2_1_015_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_1_015_reload"   --->   Operation 15 'read' 'arg1_r_2_1_015_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arg1_r_1_1_014_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_1_014_reload"   --->   Operation 16 'read' 'arg1_r_1_1_014_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arg1_r_0_1_013_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_0_1_013_reload"   --->   Operation 17 'read' 'arg1_r_0_1_013_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arg1_r_0_01_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_0_01_reload"   --->   Operation 18 'read' 'arg1_r_0_01_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arg1_r_2_07_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_07_reload"   --->   Operation 19 'read' 'arg1_r_2_07_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%arg1_r_1_04_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_04_reload"   --->   Operation 20 'read' 'arg1_r_1_04_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln40_cast = zext i32 %zext_ln40_read"   --->   Operation 21 'zext' 'zext_ln40_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 3, i4 %i_2"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc53"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i = load i4 %i_2" [d3.cpp:22]   --->   Operation 24 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%icmp_ln34 = icmp_ult  i4 %i, i4 9" [d3.cpp:34]   --->   Operation 25 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %VITIS_LOOP_44_5.exitStub, void %for.inc53.split_ifconv" [d3.cpp:34]   --->   Operation 26 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i4 %i" [d3.cpp:34]   --->   Operation 27 'trunc' 'trunc_ln34' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.67ns)   --->   "%sub_ln37 = sub i3 2, i3 %trunc_ln34" [d3.cpp:37]   --->   Operation 28 'sub' 'sub_ln37' <Predicate = (icmp_ln34)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [7/7] (0.78ns)   --->   "%urem_ln37 = urem i3 %sub_ln37, i3 3" [d3.cpp:37]   --->   Operation 29 'urem' 'urem_ln37' <Predicate = (icmp_ln34)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.67ns)   --->   "%add_ln40_2 = add i3 %trunc_ln34, i3 1" [d3.cpp:40]   --->   Operation 30 'add' 'add_ln40_2' <Predicate = (icmp_ln34)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln40_2, i32 2" [d3.cpp:40]   --->   Operation 31 'bitselect' 'tmp_1' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.79ns)   --->   "%add_ln34 = add i4 %i, i4 3" [d3.cpp:34]   --->   Operation 32 'add' 'add_ln34' <Predicate = (icmp_ln34)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln34 = store i4 %add_ln34, i4 %i_2" [d3.cpp:34]   --->   Operation 33 'store' 'store_ln34' <Predicate = (icmp_ln34)> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.inc53" [d3.cpp:34]   --->   Operation 34 'br' 'br_ln34' <Predicate = (icmp_ln34)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.78>
ST_2 : Operation 35 [6/7] (0.78ns)   --->   "%urem_ln37 = urem i3 %sub_ln37, i3 3" [d3.cpp:37]   --->   Operation 35 'urem' 'urem_ln37' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.78>
ST_3 : Operation 36 [5/7] (0.78ns)   --->   "%urem_ln37 = urem i3 %sub_ln37, i3 3" [d3.cpp:37]   --->   Operation 36 'urem' 'urem_ln37' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 0.78>
ST_4 : Operation 37 [4/7] (0.78ns)   --->   "%urem_ln37 = urem i3 %sub_ln37, i3 3" [d3.cpp:37]   --->   Operation 37 'urem' 'urem_ln37' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 0.79>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln34_1 = trunc i4 %i" [d3.cpp:34]   --->   Operation 38 'trunc' 'trunc_ln34_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i, i32 2" [d3.cpp:22]   --->   Operation 39 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [3/7] (0.78ns)   --->   "%urem_ln37 = urem i3 %sub_ln37, i3 3" [d3.cpp:37]   --->   Operation 40 'urem' 'urem_ln37' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.79ns)   --->   "%add_ln40_4 = add i4 %i, i4 2" [d3.cpp:40]   --->   Operation 41 'add' 'add_ln40_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%lshr_ln40_1 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %add_ln40_4, i32 2, i32 3" [d3.cpp:40]   --->   Operation 42 'partselect' 'lshr_ln40_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.54ns)   --->   "%icmp_ln40 = icmp_eq  i2 %trunc_ln34_1, i2 2" [d3.cpp:40]   --->   Operation 43 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %arrayidx51.2.case.1, void %arrayidx51.2.case.0" [d3.cpp:40]   --->   Operation 44 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.89>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i1 %tmp" [d3.cpp:22]   --->   Operation 45 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i3 %sub_ln37" [d3.cpp:37]   --->   Operation 46 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (1.22ns)   --->   "%mul_ln37 = mul i7 %zext_ln37, i7 11" [d3.cpp:37]   --->   Operation 47 'mul' 'mul_ln37' <Predicate = true> <Delay = 1.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 48 [2/7] (0.78ns)   --->   "%urem_ln37 = urem i3 %sub_ln37, i3 3" [d3.cpp:37]   --->   Operation 48 'urem' 'urem_ln37' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %mul_ln37, i32 5, i32 6" [d3.cpp:40]   --->   Operation 49 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%arr_2_addr = getelementptr i64 %arr_2, i64 0, i64 %zext_ln22" [d3.cpp:40]   --->   Operation 50 'getelementptr' 'arr_2_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%arr_3_addr = getelementptr i64 %arr_3, i64 0, i64 %zext_ln22" [d3.cpp:40]   --->   Operation 51 'getelementptr' 'arr_3_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [2/2] (0.67ns)   --->   "%arr_2_load = load i2 %arr_2_addr" [d3.cpp:40]   --->   Operation 52 'load' 'arr_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_6 : Operation 53 [2/2] (0.67ns)   --->   "%arr_3_load = load i2 %arr_3_addr" [d3.cpp:40]   --->   Operation 53 'load' 'arr_3_load' <Predicate = (trunc_ln34_1 != 2 & trunc_ln34_1 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_6 : Operation 54 [1/1] (0.67ns)   --->   "%add_ln40_1 = add i3 %sub_ln37, i3 7" [d3.cpp:40]   --->   Operation 54 'add' 'add_ln40_1' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i3 %add_ln40_1" [d3.cpp:40]   --->   Operation 55 'zext' 'zext_ln40_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (1.22ns)   --->   "%mul_ln40_3 = mul i7 %zext_ln40_2, i7 11" [d3.cpp:40]   --->   Operation 56 'mul' 'mul_ln40_3' <Predicate = true> <Delay = 1.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln40_2 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %mul_ln40_3, i32 5, i32 6" [d3.cpp:40]   --->   Operation 57 'partselect' 'trunc_ln40_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln40_4 = zext i1 %tmp_1" [d3.cpp:40]   --->   Operation 58 'zext' 'zext_ln40_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%arr_addr = getelementptr i64 %arr, i64 0, i64 %zext_ln40_4" [d3.cpp:40]   --->   Operation 59 'getelementptr' 'arr_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%arr_3_addr_1 = getelementptr i64 %arr_3, i64 0, i64 %zext_ln40_4" [d3.cpp:40]   --->   Operation 60 'getelementptr' 'arr_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.67ns)   --->   "%add_ln40_3 = add i3 %sub_ln37, i3 6" [d3.cpp:40]   --->   Operation 61 'add' 'add_ln40_3' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln40_6 = zext i3 %add_ln40_3" [d3.cpp:40]   --->   Operation 62 'zext' 'zext_ln40_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (1.22ns)   --->   "%mul_ln40_4 = mul i7 %zext_ln40_6, i7 11" [d3.cpp:40]   --->   Operation 63 'mul' 'mul_ln40_4' <Predicate = true> <Delay = 1.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %mul_ln40_4, i32 5" [d3.cpp:40]   --->   Operation 64 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln40_7 = zext i2 %lshr_ln40_1" [d3.cpp:40]   --->   Operation 65 'zext' 'zext_ln40_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%arr_addr_1 = getelementptr i64 %arr, i64 0, i64 %zext_ln40_7" [d3.cpp:40]   --->   Operation 66 'getelementptr' 'arr_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%arr_1_addr = getelementptr i64 %arr_1, i64 0, i64 %zext_ln40_7" [d3.cpp:40]   --->   Operation 67 'getelementptr' 'arr_1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [2/2] (0.67ns)   --->   "%arr_load = load i2 %arr_addr" [d3.cpp:40]   --->   Operation 68 'load' 'arr_load' <Predicate = (trunc_ln34_1 != 2 & trunc_ln34_1 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_6 : Operation 69 [2/2] (0.67ns)   --->   "%arr_3_load_1 = load i2 %arr_3_addr_1" [d3.cpp:40]   --->   Operation 69 'load' 'arr_3_load_1' <Predicate = (trunc_ln34_1 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_6 : Operation 70 [2/2] (0.67ns)   --->   "%arr_load_1 = load i2 %arr_addr_1" [d3.cpp:40]   --->   Operation 70 'load' 'arr_load_1' <Predicate = (trunc_ln34_1 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_6 : Operation 71 [2/2] (0.67ns)   --->   "%arr_1_load = load i2 %arr_1_addr" [d3.cpp:40]   --->   Operation 71 'load' 'arr_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 121 'ret' 'ret_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.65>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%specpipeline_ln36 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [d3.cpp:36]   --->   Operation 72 'specpipeline' 'specpipeline_ln36' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [d3.cpp:22]   --->   Operation 73 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [d3.cpp:34]   --->   Operation 74 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/7] (0.78ns)   --->   "%urem_ln37 = urem i3 %sub_ln37, i3 3" [d3.cpp:37]   --->   Operation 75 'urem' 'urem_ln37' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i2 %urem_ln37" [d3.cpp:40]   --->   Operation 76 'trunc' 'trunc_ln40' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.54ns)   --->   "%icmp_ln40_1 = icmp_eq  i2 %trunc_ln5, i2 1" [d3.cpp:40]   --->   Operation 77 'icmp' 'icmp_ln40_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node arg1_r_3_1)   --->   "%arg1_r_3 = select i1 %icmp_ln40_1, i32 %arg1_r_1_04_reload_read, i32 %arg1_r_2_07_reload_read" [d3.cpp:40]   --->   Operation 78 'select' 'arg1_r_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.54ns)   --->   "%icmp_ln40_2 = icmp_eq  i2 %trunc_ln5, i2 0" [d3.cpp:40]   --->   Operation 79 'icmp' 'icmp_ln40_2' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.44ns) (out node of the LUT)   --->   "%arg1_r_3_1 = select i1 %icmp_ln40_2, i32 %arg1_r_0_01_reload_read, i32 %arg1_r_3" [d3.cpp:40]   --->   Operation 80 'select' 'arg1_r_3_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.52ns)   --->   "%phi_ln40_1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %arg1_r_0_1_013_reload_read, i32 %arg1_r_1_1_014_reload_read, i32 %arg1_r_2_1_015_reload_read, i32 0, i2 %trunc_ln5" [d3.cpp:40]   --->   Operation 81 'mux' 'phi_ln40_1' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.52ns)   --->   "%phi_ln40_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %arg1_r_0_2_017_reload_read, i32 %arg1_r_1_2_018_reload_read, i32 %arg1_r_2_2_019_reload_read, i32 0, i2 %trunc_ln5" [d3.cpp:40]   --->   Operation 82 'mux' 'phi_ln40_2' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.47ns)   --->   "%tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %arg1_r_3_1, i32 %phi_ln40_1, i32 %phi_ln40_2, i2 %trunc_ln40" [d3.cpp:40]   --->   Operation 83 'mux' 'tmp_8' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i32 %tmp_8" [d3.cpp:40]   --->   Operation 84 'zext' 'zext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_7 : [1/1] (0.75ns)   --->   Input mux for Operation 85 '%mul_ln40_1 = mul i63 %zext_ln40_cast, i63 %zext_ln40_1'
ST_7 : Operation 85 [1/1] (2.66ns)   --->   "%mul_ln40_1 = mul i63 %zext_ln40_cast, i63 %zext_ln40_1" [d3.cpp:40]   --->   Operation 85 'mul' 'mul_ln40_1' <Predicate = true> <Delay = 2.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40_1, i1 0" [d3.cpp:40]   --->   Operation 86 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/2] (0.67ns)   --->   "%arr_2_load = load i2 %arr_2_addr" [d3.cpp:40]   --->   Operation 87 'load' 'arr_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_7 : Operation 88 [1/2] (0.67ns)   --->   "%arr_3_load = load i2 %arr_3_addr" [d3.cpp:40]   --->   Operation 88 'load' 'arr_3_load' <Predicate = (trunc_ln34_1 != 2 & trunc_ln34_1 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_7 : Operation 89 [1/1] (0.52ns)   --->   "%tmp_9 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 0, i64 %arr_2_load, i64 %arr_3_load, i2 %trunc_ln34_1" [d3.cpp:40]   --->   Operation 89 'mux' 'tmp_9' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (1.08ns)   --->   "%add_ln40 = add i64 %tmp_9, i64 %shl_ln1" [d3.cpp:40]   --->   Operation 90 'add' 'add_ln40' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.52ns)   --->   "%phi_ln40_3 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %arg1_r_0_01_reload_read, i32 %arg1_r_1_04_reload_read, i32 %arg1_r_2_07_reload_read, i32 0, i2 %trunc_ln40_2" [d3.cpp:40]   --->   Operation 91 'mux' 'phi_ln40_3' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.52ns)   --->   "%phi_ln40_4 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %arg1_r_0_1_013_reload_read, i32 %arg1_r_1_1_014_reload_read, i32 %arg1_r_2_1_015_reload_read, i32 0, i2 %trunc_ln40_2" [d3.cpp:40]   --->   Operation 92 'mux' 'phi_ln40_4' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.52ns)   --->   "%phi_ln40_5 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %arg1_r_0_2_017_reload_read, i32 %arg1_r_1_2_018_reload_read, i32 %arg1_r_2_2_019_reload_read, i32 0, i2 %trunc_ln40_2" [d3.cpp:40]   --->   Operation 93 'mux' 'phi_ln40_5' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.47ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %phi_ln40_5, i32 %phi_ln40_3, i32 %phi_ln40_4, i2 %trunc_ln40" [d3.cpp:40]   --->   Operation 94 'mux' 'tmp_s' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln40_3 = zext i32 %tmp_s" [d3.cpp:40]   --->   Operation 95 'zext' 'zext_ln40_3' <Predicate = true> <Delay = 0.00>
ST_7 : [1/1] (0.75ns)   --->   Input mux for Operation 96 '%mul_ln40 = mul i63 %zext_ln40_cast, i63 %zext_ln40_3'
ST_7 : Operation 96 [1/1] (2.66ns)   --->   "%mul_ln40 = mul i63 %zext_ln40_cast, i63 %zext_ln40_3" [d3.cpp:40]   --->   Operation 96 'mul' 'mul_ln40' <Predicate = true> <Delay = 2.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%shl_ln40_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40, i1 0" [d3.cpp:40]   --->   Operation 97 'bitconcatenate' 'shl_ln40_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.44ns)   --->   "%select_ln40 = select i1 %tmp_2, i32 %arg1_r_1_04_reload_read, i32 %arg1_r_0_01_reload_read" [d3.cpp:40]   --->   Operation 98 'select' 'select_ln40' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.44ns)   --->   "%select_ln40_1 = select i1 %tmp_2, i32 %arg1_r_1_1_014_reload_read, i32 %arg1_r_0_1_013_reload_read" [d3.cpp:40]   --->   Operation 99 'select' 'select_ln40_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.44ns)   --->   "%select_ln40_2 = select i1 %tmp_2, i32 %arg1_r_1_2_018_reload_read, i32 %arg1_r_0_2_017_reload_read" [d3.cpp:40]   --->   Operation 100 'select' 'select_ln40_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.47ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %select_ln40_1, i32 %select_ln40_2, i32 %select_ln40, i2 %trunc_ln40" [d3.cpp:40]   --->   Operation 101 'mux' 'tmp_3' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln40_5 = zext i32 %tmp_3" [d3.cpp:40]   --->   Operation 102 'zext' 'zext_ln40_5' <Predicate = true> <Delay = 0.00>
ST_7 : [1/1] (0.75ns)   --->   Input mux for Operation 103 '%mul_ln40_2 = mul i63 %zext_ln40_cast, i63 %zext_ln40_5'
ST_7 : Operation 103 [1/1] (2.66ns)   --->   "%mul_ln40_2 = mul i63 %zext_ln40_cast, i63 %zext_ln40_5" [d3.cpp:40]   --->   Operation 103 'mul' 'mul_ln40_2' <Predicate = true> <Delay = 2.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%shl_ln40_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40_2, i1 0" [d3.cpp:40]   --->   Operation 104 'bitconcatenate' 'shl_ln40_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/2] (0.67ns)   --->   "%arr_load = load i2 %arr_addr" [d3.cpp:40]   --->   Operation 105 'load' 'arr_load' <Predicate = (trunc_ln34_1 != 2 & trunc_ln34_1 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_7 : Operation 106 [1/2] (0.67ns)   --->   "%arr_3_load_1 = load i2 %arr_3_addr_1" [d3.cpp:40]   --->   Operation 106 'load' 'arr_3_load_1' <Predicate = (trunc_ln34_1 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_7 : Operation 107 [1/1] (0.52ns)   --->   "%tmp_4 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 0, i64 %arr_3_load_1, i64 %arr_load, i2 %trunc_ln34_1" [d3.cpp:40]   --->   Operation 107 'mux' 'tmp_4' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (1.08ns)   --->   "%add_ln40_5 = add i64 %tmp_4, i64 %shl_ln40_1" [d3.cpp:40]   --->   Operation 108 'add' 'add_ln40_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/2] (0.67ns)   --->   "%arr_load_1 = load i2 %arr_addr_1" [d3.cpp:40]   --->   Operation 109 'load' 'arr_load_1' <Predicate = (trunc_ln34_1 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_7 : Operation 110 [1/2] (0.67ns)   --->   "%arr_1_load = load i2 %arr_1_addr" [d3.cpp:40]   --->   Operation 110 'load' 'arr_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_7 : Operation 111 [1/1] (0.52ns)   --->   "%tmp_5 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 0, i64 %arr_load_1, i64 %arr_1_load, i2 %trunc_ln34_1" [d3.cpp:40]   --->   Operation 111 'mux' 'tmp_5' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (1.08ns)   --->   "%add_ln40_6 = add i64 %tmp_5, i64 %shl_ln40_2" [d3.cpp:40]   --->   Operation 112 'add' 'add_ln40_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.67ns)   --->   "%store_ln40 = store i64 %add_ln40, i2 %arr_3_addr" [d3.cpp:40]   --->   Operation 113 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_7 : Operation 114 [1/1] (0.67ns)   --->   "%store_ln40 = store i64 %add_ln40_5, i2 %arr_addr" [d3.cpp:40]   --->   Operation 114 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_7 : Operation 115 [1/1] (0.67ns)   --->   "%store_ln40 = store i64 %add_ln40_6, i2 %arr_1_addr" [d3.cpp:40]   --->   Operation 115 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx51.2.exit" [d3.cpp:40]   --->   Operation 116 'br' 'br_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.67ns)   --->   "%store_ln40 = store i64 %add_ln40, i2 %arr_2_addr" [d3.cpp:40]   --->   Operation 117 'store' 'store_ln40' <Predicate = (icmp_ln40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_7 : Operation 118 [1/1] (0.67ns)   --->   "%store_ln40 = store i64 %add_ln40_5, i2 %arr_3_addr_1" [d3.cpp:40]   --->   Operation 118 'store' 'store_ln40' <Predicate = (icmp_ln40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_7 : Operation 119 [1/1] (0.67ns)   --->   "%store_ln40 = store i64 %add_ln40_6, i2 %arr_addr_1" [d3.cpp:40]   --->   Operation 119 'store' 'store_ln40' <Predicate = (icmp_ln40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx51.2.exit" [d3.cpp:40]   --->   Operation 120 'br' 'br_ln40' <Predicate = (icmp_ln40)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arr_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ arr_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ arr_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ arr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ arg1_r_1_04_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_07_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_0_01_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_0_1_013_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_1_014_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_1_015_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_0_2_017_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_2_018_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_2_019_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln40]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_2                        (alloca           ) [ 01000000]
zext_ln40_read             (read             ) [ 00000000]
arg1_r_2_2_019_reload_read (read             ) [ 01111111]
arg1_r_1_2_018_reload_read (read             ) [ 01111111]
arg1_r_0_2_017_reload_read (read             ) [ 01111111]
arg1_r_2_1_015_reload_read (read             ) [ 01111111]
arg1_r_1_1_014_reload_read (read             ) [ 01111111]
arg1_r_0_1_013_reload_read (read             ) [ 01111111]
arg1_r_0_01_reload_read    (read             ) [ 01111111]
arg1_r_2_07_reload_read    (read             ) [ 01111111]
arg1_r_1_04_reload_read    (read             ) [ 01111111]
zext_ln40_cast             (zext             ) [ 01111111]
store_ln0                  (store            ) [ 00000000]
br_ln0                     (br               ) [ 00000000]
i                          (load             ) [ 01111100]
icmp_ln34                  (icmp             ) [ 01111110]
br_ln34                    (br               ) [ 00000000]
trunc_ln34                 (trunc            ) [ 00000000]
sub_ln37                   (sub              ) [ 01111111]
add_ln40_2                 (add              ) [ 00000000]
tmp_1                      (bitselect        ) [ 01111110]
add_ln34                   (add              ) [ 00000000]
store_ln34                 (store            ) [ 00000000]
br_ln34                    (br               ) [ 00000000]
trunc_ln34_1               (trunc            ) [ 01000011]
tmp                        (bitselect        ) [ 01000010]
add_ln40_4                 (add              ) [ 00000000]
lshr_ln40_1                (partselect       ) [ 01000010]
icmp_ln40                  (icmp             ) [ 01000011]
br_ln40                    (br               ) [ 00000000]
zext_ln22                  (zext             ) [ 00000000]
zext_ln37                  (zext             ) [ 00000000]
mul_ln37                   (mul              ) [ 00000000]
trunc_ln5                  (partselect       ) [ 01000001]
arr_2_addr                 (getelementptr    ) [ 01000001]
arr_3_addr                 (getelementptr    ) [ 01000001]
add_ln40_1                 (add              ) [ 00000000]
zext_ln40_2                (zext             ) [ 00000000]
mul_ln40_3                 (mul              ) [ 00000000]
trunc_ln40_2               (partselect       ) [ 01000001]
zext_ln40_4                (zext             ) [ 00000000]
arr_addr                   (getelementptr    ) [ 01000001]
arr_3_addr_1               (getelementptr    ) [ 01000001]
add_ln40_3                 (add              ) [ 00000000]
zext_ln40_6                (zext             ) [ 00000000]
mul_ln40_4                 (mul              ) [ 00000000]
tmp_2                      (bitselect        ) [ 01000001]
zext_ln40_7                (zext             ) [ 00000000]
arr_addr_1                 (getelementptr    ) [ 01000001]
arr_1_addr                 (getelementptr    ) [ 01000001]
specpipeline_ln36          (specpipeline     ) [ 00000000]
speclooptripcount_ln22     (speclooptripcount) [ 00000000]
specloopname_ln34          (specloopname     ) [ 00000000]
urem_ln37                  (urem             ) [ 00000000]
trunc_ln40                 (trunc            ) [ 00000000]
icmp_ln40_1                (icmp             ) [ 00000000]
arg1_r_3                   (select           ) [ 00000000]
icmp_ln40_2                (icmp             ) [ 00000000]
arg1_r_3_1                 (select           ) [ 00000000]
phi_ln40_1                 (mux              ) [ 00000000]
phi_ln40_2                 (mux              ) [ 00000000]
tmp_8                      (mux              ) [ 00000000]
zext_ln40_1                (zext             ) [ 00000000]
mul_ln40_1                 (mul              ) [ 00000000]
shl_ln1                    (bitconcatenate   ) [ 00000000]
arr_2_load                 (load             ) [ 00000000]
arr_3_load                 (load             ) [ 00000000]
tmp_9                      (mux              ) [ 00000000]
add_ln40                   (add              ) [ 00000000]
phi_ln40_3                 (mux              ) [ 00000000]
phi_ln40_4                 (mux              ) [ 00000000]
phi_ln40_5                 (mux              ) [ 00000000]
tmp_s                      (mux              ) [ 00000000]
zext_ln40_3                (zext             ) [ 00000000]
mul_ln40                   (mul              ) [ 00000000]
shl_ln40_1                 (bitconcatenate   ) [ 00000000]
select_ln40                (select           ) [ 00000000]
select_ln40_1              (select           ) [ 00000000]
select_ln40_2              (select           ) [ 00000000]
tmp_3                      (mux              ) [ 00000000]
zext_ln40_5                (zext             ) [ 00000000]
mul_ln40_2                 (mul              ) [ 00000000]
shl_ln40_2                 (bitconcatenate   ) [ 00000000]
arr_load                   (load             ) [ 00000000]
arr_3_load_1               (load             ) [ 00000000]
tmp_4                      (mux              ) [ 00000000]
add_ln40_5                 (add              ) [ 00000000]
arr_load_1                 (load             ) [ 00000000]
arr_1_load                 (load             ) [ 00000000]
tmp_5                      (mux              ) [ 00000000]
add_ln40_6                 (add              ) [ 00000000]
store_ln40                 (store            ) [ 00000000]
store_ln40                 (store            ) [ 00000000]
store_ln40                 (store            ) [ 00000000]
br_ln40                    (br               ) [ 00000000]
store_ln40                 (store            ) [ 00000000]
store_ln40                 (store            ) [ 00000000]
store_ln40                 (store            ) [ 00000000]
br_ln40                    (br               ) [ 00000000]
ret_ln0                    (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arr_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arr_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arr_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arr">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arg1_r_1_04_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_04_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arg1_r_2_07_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_07_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arg1_r_0_01_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_0_01_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arg1_r_0_1_013_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_0_1_013_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arg1_r_1_1_014_reload">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_1_014_reload"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="arg1_r_2_1_015_reload">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_1_015_reload"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="arg1_r_0_2_017_reload">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_0_2_017_reload"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="arg1_r_1_2_018_reload">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_2_018_reload"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="arg1_r_2_2_019_reload">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_2_019_reload"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="zext_ln40">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i32.i2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i63.i1"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i64.i2"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="i_2_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="zext_ln40_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln40_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="arg1_r_2_2_019_reload_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_2_019_reload_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="arg1_r_1_2_018_reload_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_2_018_reload_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="arg1_r_0_2_017_reload_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_0_2_017_reload_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="arg1_r_2_1_015_reload_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_1_015_reload_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="arg1_r_1_1_014_reload_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_1_014_reload_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="arg1_r_0_1_013_reload_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_0_1_013_reload_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="arg1_r_0_01_reload_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_0_01_reload_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="arg1_r_2_07_reload_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_07_reload_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="arg1_r_1_04_reload_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_04_reload_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="arr_2_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="1" slack="0"/>
<pin id="172" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_2_addr/6 "/>
</bind>
</comp>

<comp id="175" class="1004" name="arr_3_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="64" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="1" slack="0"/>
<pin id="179" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_3_addr/6 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="2" slack="1"/>
<pin id="184" dir="0" index="1" bw="64" slack="0"/>
<pin id="185" dir="0" index="2" bw="0" slack="0"/>
<pin id="187" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="188" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="189" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="190" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_2_load/6 store_ln40/7 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="2" slack="1"/>
<pin id="194" dir="0" index="1" bw="64" slack="0"/>
<pin id="195" dir="0" index="2" bw="0" slack="0"/>
<pin id="197" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="198" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="199" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="200" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_3_load/6 arr_3_load_1/6 store_ln40/7 store_ln40/7 "/>
</bind>
</comp>

<comp id="202" class="1004" name="arr_addr_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="1" slack="0"/>
<pin id="206" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_addr/6 "/>
</bind>
</comp>

<comp id="209" class="1004" name="arr_3_addr_1_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="64" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="1" slack="0"/>
<pin id="213" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_3_addr_1/6 "/>
</bind>
</comp>

<comp id="216" class="1004" name="arr_addr_1_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="2" slack="0"/>
<pin id="220" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_addr_1/6 "/>
</bind>
</comp>

<comp id="223" class="1004" name="arr_1_addr_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="2" slack="0"/>
<pin id="227" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_1_addr/6 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="2" slack="1"/>
<pin id="232" dir="0" index="1" bw="64" slack="0"/>
<pin id="233" dir="0" index="2" bw="0" slack="0"/>
<pin id="235" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="236" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="237" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="238" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_load/6 arr_load_1/6 store_ln40/7 store_ln40/7 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="2" slack="1"/>
<pin id="244" dir="0" index="1" bw="64" slack="0"/>
<pin id="245" dir="0" index="2" bw="0" slack="0"/>
<pin id="247" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="248" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="249" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="250" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_1_load/6 store_ln40/7 "/>
</bind>
</comp>

<comp id="252" class="1004" name="mul_ln40_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="6"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_1/7 "/>
</bind>
</comp>

<comp id="256" class="1004" name="mul_ln40_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="6"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40/7 "/>
</bind>
</comp>

<comp id="260" class="1004" name="mul_ln40_2_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="6"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_2/7 "/>
</bind>
</comp>

<comp id="264" class="1004" name="zext_ln40_cast_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="1" index="1" bw="63" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_cast/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln0_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="3" slack="0"/>
<pin id="270" dir="0" index="1" bw="4" slack="0"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="i_load_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="4" slack="0"/>
<pin id="275" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="icmp_ln34_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="0" index="1" bw="4" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="trunc_ln34_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="0"/>
<pin id="284" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="sub_ln37_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="3" slack="0"/>
<pin id="288" dir="0" index="1" bw="3" slack="0"/>
<pin id="289" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln37/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="3" slack="0"/>
<pin id="294" dir="0" index="1" bw="3" slack="0"/>
<pin id="295" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln37/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="add_ln40_2_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="3" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_2/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="3" slack="0"/>
<pin id="307" dir="0" index="2" bw="3" slack="0"/>
<pin id="308" dir="1" index="3" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="add_ln34_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="4" slack="0"/>
<pin id="314" dir="0" index="1" bw="3" slack="0"/>
<pin id="315" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln34_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="0"/>
<pin id="320" dir="0" index="1" bw="4" slack="0"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="trunc_ln34_1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="4" slack="4"/>
<pin id="325" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34_1/5 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="4" slack="4"/>
<pin id="329" dir="0" index="2" bw="3" slack="0"/>
<pin id="330" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="add_ln40_4_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="4" slack="4"/>
<pin id="335" dir="0" index="1" bw="3" slack="0"/>
<pin id="336" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_4/5 "/>
</bind>
</comp>

<comp id="338" class="1004" name="lshr_ln40_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="2" slack="0"/>
<pin id="340" dir="0" index="1" bw="4" slack="0"/>
<pin id="341" dir="0" index="2" bw="3" slack="0"/>
<pin id="342" dir="0" index="3" bw="3" slack="0"/>
<pin id="343" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln40_1/5 "/>
</bind>
</comp>

<comp id="348" class="1004" name="icmp_ln40_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="2" slack="0"/>
<pin id="350" dir="0" index="1" bw="2" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="zext_ln22_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="1"/>
<pin id="356" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/6 "/>
</bind>
</comp>

<comp id="359" class="1004" name="zext_ln37_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="3" slack="5"/>
<pin id="361" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/6 "/>
</bind>
</comp>

<comp id="362" class="1004" name="mul_ln37_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="3" slack="0"/>
<pin id="364" dir="0" index="1" bw="5" slack="0"/>
<pin id="365" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln37/6 "/>
</bind>
</comp>

<comp id="368" class="1004" name="trunc_ln5_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="2" slack="0"/>
<pin id="370" dir="0" index="1" bw="7" slack="0"/>
<pin id="371" dir="0" index="2" bw="4" slack="0"/>
<pin id="372" dir="0" index="3" bw="4" slack="0"/>
<pin id="373" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/6 "/>
</bind>
</comp>

<comp id="378" class="1004" name="add_ln40_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="3" slack="5"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_1/6 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln40_2_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="3" slack="0"/>
<pin id="385" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_2/6 "/>
</bind>
</comp>

<comp id="387" class="1004" name="mul_ln40_3_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="3" slack="0"/>
<pin id="389" dir="0" index="1" bw="5" slack="0"/>
<pin id="390" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_3/6 "/>
</bind>
</comp>

<comp id="393" class="1004" name="trunc_ln40_2_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="2" slack="0"/>
<pin id="395" dir="0" index="1" bw="7" slack="0"/>
<pin id="396" dir="0" index="2" bw="4" slack="0"/>
<pin id="397" dir="0" index="3" bw="4" slack="0"/>
<pin id="398" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln40_2/6 "/>
</bind>
</comp>

<comp id="403" class="1004" name="zext_ln40_4_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="5"/>
<pin id="405" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_4/6 "/>
</bind>
</comp>

<comp id="408" class="1004" name="add_ln40_3_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="3" slack="5"/>
<pin id="410" dir="0" index="1" bw="2" slack="0"/>
<pin id="411" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_3/6 "/>
</bind>
</comp>

<comp id="413" class="1004" name="zext_ln40_6_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="3" slack="0"/>
<pin id="415" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_6/6 "/>
</bind>
</comp>

<comp id="417" class="1004" name="mul_ln40_4_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="3" slack="0"/>
<pin id="419" dir="0" index="1" bw="5" slack="0"/>
<pin id="420" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_4/6 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_2_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="7" slack="0"/>
<pin id="426" dir="0" index="2" bw="4" slack="0"/>
<pin id="427" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="431" class="1004" name="zext_ln40_7_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="2" slack="1"/>
<pin id="433" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_7/6 "/>
</bind>
</comp>

<comp id="436" class="1004" name="trunc_ln40_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="2" slack="0"/>
<pin id="438" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40/7 "/>
</bind>
</comp>

<comp id="440" class="1004" name="icmp_ln40_1_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="2" slack="1"/>
<pin id="442" dir="0" index="1" bw="2" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40_1/7 "/>
</bind>
</comp>

<comp id="445" class="1004" name="arg1_r_3_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="6"/>
<pin id="448" dir="0" index="2" bw="32" slack="6"/>
<pin id="449" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="arg1_r_3/7 "/>
</bind>
</comp>

<comp id="451" class="1004" name="icmp_ln40_2_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="2" slack="1"/>
<pin id="453" dir="0" index="1" bw="2" slack="0"/>
<pin id="454" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40_2/7 "/>
</bind>
</comp>

<comp id="456" class="1004" name="arg1_r_3_1_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="6"/>
<pin id="459" dir="0" index="2" bw="32" slack="0"/>
<pin id="460" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="arg1_r_3_1/7 "/>
</bind>
</comp>

<comp id="463" class="1004" name="phi_ln40_1_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="0"/>
<pin id="465" dir="0" index="1" bw="32" slack="6"/>
<pin id="466" dir="0" index="2" bw="32" slack="6"/>
<pin id="467" dir="0" index="3" bw="32" slack="6"/>
<pin id="468" dir="0" index="4" bw="1" slack="0"/>
<pin id="469" dir="0" index="5" bw="2" slack="1"/>
<pin id="470" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="phi_ln40_1/7 "/>
</bind>
</comp>

<comp id="473" class="1004" name="phi_ln40_2_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="0"/>
<pin id="475" dir="0" index="1" bw="32" slack="6"/>
<pin id="476" dir="0" index="2" bw="32" slack="6"/>
<pin id="477" dir="0" index="3" bw="32" slack="6"/>
<pin id="478" dir="0" index="4" bw="1" slack="0"/>
<pin id="479" dir="0" index="5" bw="2" slack="1"/>
<pin id="480" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="phi_ln40_2/7 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_8_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="0"/>
<pin id="485" dir="0" index="1" bw="32" slack="0"/>
<pin id="486" dir="0" index="2" bw="32" slack="0"/>
<pin id="487" dir="0" index="3" bw="32" slack="0"/>
<pin id="488" dir="0" index="4" bw="2" slack="0"/>
<pin id="489" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="495" class="1004" name="zext_ln40_1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="0"/>
<pin id="497" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1/7 "/>
</bind>
</comp>

<comp id="500" class="1004" name="shl_ln1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="64" slack="0"/>
<pin id="502" dir="0" index="1" bw="63" slack="0"/>
<pin id="503" dir="0" index="2" bw="1" slack="0"/>
<pin id="504" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/7 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_9_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="64" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="0" index="2" bw="1" slack="0"/>
<pin id="512" dir="0" index="3" bw="64" slack="0"/>
<pin id="513" dir="0" index="4" bw="64" slack="0"/>
<pin id="514" dir="0" index="5" bw="2" slack="2"/>
<pin id="515" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_9/7 "/>
</bind>
</comp>

<comp id="521" class="1004" name="add_ln40_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="64" slack="0"/>
<pin id="523" dir="0" index="1" bw="64" slack="0"/>
<pin id="524" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/7 "/>
</bind>
</comp>

<comp id="529" class="1004" name="phi_ln40_3_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="0"/>
<pin id="531" dir="0" index="1" bw="32" slack="6"/>
<pin id="532" dir="0" index="2" bw="32" slack="6"/>
<pin id="533" dir="0" index="3" bw="32" slack="6"/>
<pin id="534" dir="0" index="4" bw="1" slack="0"/>
<pin id="535" dir="0" index="5" bw="2" slack="1"/>
<pin id="536" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="phi_ln40_3/7 "/>
</bind>
</comp>

<comp id="539" class="1004" name="phi_ln40_4_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="0"/>
<pin id="541" dir="0" index="1" bw="32" slack="6"/>
<pin id="542" dir="0" index="2" bw="32" slack="6"/>
<pin id="543" dir="0" index="3" bw="32" slack="6"/>
<pin id="544" dir="0" index="4" bw="1" slack="0"/>
<pin id="545" dir="0" index="5" bw="2" slack="1"/>
<pin id="546" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="phi_ln40_4/7 "/>
</bind>
</comp>

<comp id="549" class="1004" name="phi_ln40_5_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="0"/>
<pin id="551" dir="0" index="1" bw="32" slack="6"/>
<pin id="552" dir="0" index="2" bw="32" slack="6"/>
<pin id="553" dir="0" index="3" bw="32" slack="6"/>
<pin id="554" dir="0" index="4" bw="1" slack="0"/>
<pin id="555" dir="0" index="5" bw="2" slack="1"/>
<pin id="556" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="phi_ln40_5/7 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmp_s_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="0"/>
<pin id="561" dir="0" index="1" bw="32" slack="0"/>
<pin id="562" dir="0" index="2" bw="32" slack="0"/>
<pin id="563" dir="0" index="3" bw="32" slack="0"/>
<pin id="564" dir="0" index="4" bw="2" slack="0"/>
<pin id="565" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="571" class="1004" name="zext_ln40_3_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="0"/>
<pin id="573" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_3/7 "/>
</bind>
</comp>

<comp id="576" class="1004" name="shl_ln40_1_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="64" slack="0"/>
<pin id="578" dir="0" index="1" bw="63" slack="0"/>
<pin id="579" dir="0" index="2" bw="1" slack="0"/>
<pin id="580" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln40_1/7 "/>
</bind>
</comp>

<comp id="584" class="1004" name="select_ln40_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="1"/>
<pin id="586" dir="0" index="1" bw="32" slack="6"/>
<pin id="587" dir="0" index="2" bw="32" slack="6"/>
<pin id="588" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40/7 "/>
</bind>
</comp>

<comp id="589" class="1004" name="select_ln40_1_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="1"/>
<pin id="591" dir="0" index="1" bw="32" slack="6"/>
<pin id="592" dir="0" index="2" bw="32" slack="6"/>
<pin id="593" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40_1/7 "/>
</bind>
</comp>

<comp id="594" class="1004" name="select_ln40_2_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="1"/>
<pin id="596" dir="0" index="1" bw="32" slack="6"/>
<pin id="597" dir="0" index="2" bw="32" slack="6"/>
<pin id="598" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40_2/7 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_3_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="0"/>
<pin id="601" dir="0" index="1" bw="32" slack="0"/>
<pin id="602" dir="0" index="2" bw="32" slack="0"/>
<pin id="603" dir="0" index="3" bw="32" slack="0"/>
<pin id="604" dir="0" index="4" bw="2" slack="0"/>
<pin id="605" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="611" class="1004" name="zext_ln40_5_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="0"/>
<pin id="613" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_5/7 "/>
</bind>
</comp>

<comp id="616" class="1004" name="shl_ln40_2_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="64" slack="0"/>
<pin id="618" dir="0" index="1" bw="63" slack="0"/>
<pin id="619" dir="0" index="2" bw="1" slack="0"/>
<pin id="620" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln40_2/7 "/>
</bind>
</comp>

<comp id="624" class="1004" name="tmp_4_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="64" slack="0"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="0" index="2" bw="1" slack="0"/>
<pin id="628" dir="0" index="3" bw="64" slack="0"/>
<pin id="629" dir="0" index="4" bw="64" slack="0"/>
<pin id="630" dir="0" index="5" bw="2" slack="2"/>
<pin id="631" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="637" class="1004" name="add_ln40_5_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="64" slack="0"/>
<pin id="639" dir="0" index="1" bw="64" slack="0"/>
<pin id="640" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_5/7 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_5_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="64" slack="0"/>
<pin id="647" dir="0" index="1" bw="1" slack="0"/>
<pin id="648" dir="0" index="2" bw="1" slack="0"/>
<pin id="649" dir="0" index="3" bw="64" slack="0"/>
<pin id="650" dir="0" index="4" bw="64" slack="0"/>
<pin id="651" dir="0" index="5" bw="2" slack="2"/>
<pin id="652" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="658" class="1004" name="add_ln40_6_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="64" slack="0"/>
<pin id="660" dir="0" index="1" bw="64" slack="0"/>
<pin id="661" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_6/7 "/>
</bind>
</comp>

<comp id="666" class="1005" name="i_2_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="4" slack="0"/>
<pin id="668" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="673" class="1005" name="arg1_r_2_2_019_reload_read_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="6"/>
<pin id="675" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="arg1_r_2_2_019_reload_read "/>
</bind>
</comp>

<comp id="679" class="1005" name="arg1_r_1_2_018_reload_read_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="6"/>
<pin id="681" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="arg1_r_1_2_018_reload_read "/>
</bind>
</comp>

<comp id="686" class="1005" name="arg1_r_0_2_017_reload_read_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="6"/>
<pin id="688" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="arg1_r_0_2_017_reload_read "/>
</bind>
</comp>

<comp id="693" class="1005" name="arg1_r_2_1_015_reload_read_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="6"/>
<pin id="695" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="arg1_r_2_1_015_reload_read "/>
</bind>
</comp>

<comp id="699" class="1005" name="arg1_r_1_1_014_reload_read_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="6"/>
<pin id="701" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="arg1_r_1_1_014_reload_read "/>
</bind>
</comp>

<comp id="706" class="1005" name="arg1_r_0_1_013_reload_read_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="6"/>
<pin id="708" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="arg1_r_0_1_013_reload_read "/>
</bind>
</comp>

<comp id="713" class="1005" name="arg1_r_0_01_reload_read_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="6"/>
<pin id="715" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="arg1_r_0_01_reload_read "/>
</bind>
</comp>

<comp id="720" class="1005" name="arg1_r_2_07_reload_read_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="6"/>
<pin id="722" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="arg1_r_2_07_reload_read "/>
</bind>
</comp>

<comp id="726" class="1005" name="arg1_r_1_04_reload_read_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="6"/>
<pin id="728" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="arg1_r_1_04_reload_read "/>
</bind>
</comp>

<comp id="733" class="1005" name="zext_ln40_cast_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="63" slack="6"/>
<pin id="735" dir="1" index="1" bw="63" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln40_cast "/>
</bind>
</comp>

<comp id="740" class="1005" name="i_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="4" slack="4"/>
<pin id="742" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="747" class="1005" name="icmp_ln34_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="5"/>
<pin id="749" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln34 "/>
</bind>
</comp>

<comp id="751" class="1005" name="sub_ln37_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="3" slack="1"/>
<pin id="753" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln37 "/>
</bind>
</comp>

<comp id="759" class="1005" name="tmp_1_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="5"/>
<pin id="761" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="764" class="1005" name="trunc_ln34_1_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="2" slack="1"/>
<pin id="766" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln34_1 "/>
</bind>
</comp>

<comp id="771" class="1005" name="tmp_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="1" slack="1"/>
<pin id="773" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="776" class="1005" name="lshr_ln40_1_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="2" slack="1"/>
<pin id="778" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln40_1 "/>
</bind>
</comp>

<comp id="781" class="1005" name="icmp_ln40_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="2"/>
<pin id="783" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln40 "/>
</bind>
</comp>

<comp id="785" class="1005" name="trunc_ln5_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="2" slack="1"/>
<pin id="787" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln5 "/>
</bind>
</comp>

<comp id="793" class="1005" name="arr_2_addr_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="2" slack="1"/>
<pin id="795" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_2_addr "/>
</bind>
</comp>

<comp id="799" class="1005" name="arr_3_addr_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="2" slack="1"/>
<pin id="801" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_3_addr "/>
</bind>
</comp>

<comp id="805" class="1005" name="trunc_ln40_2_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="2" slack="1"/>
<pin id="807" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln40_2 "/>
</bind>
</comp>

<comp id="812" class="1005" name="arr_addr_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="2" slack="1"/>
<pin id="814" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_addr "/>
</bind>
</comp>

<comp id="818" class="1005" name="arr_3_addr_1_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="2" slack="1"/>
<pin id="820" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_3_addr_1 "/>
</bind>
</comp>

<comp id="824" class="1005" name="tmp_2_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="1"/>
<pin id="826" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="831" class="1005" name="arr_addr_1_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="2" slack="1"/>
<pin id="833" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_addr_1 "/>
</bind>
</comp>

<comp id="837" class="1005" name="arr_1_addr_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="2" slack="1"/>
<pin id="839" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_1_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="28" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="30" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="26" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="30" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="24" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="30" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="30" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="20" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="30" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="30" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="30" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="14" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="30" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="30" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="10" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="30" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="8" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="2" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="64" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="0" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="64" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="191"><net_src comp="168" pin="3"/><net_sink comp="182" pin=2"/></net>

<net id="201"><net_src comp="175" pin="3"/><net_sink comp="192" pin=2"/></net>

<net id="207"><net_src comp="6" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="64" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="0" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="64" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="6" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="64" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="4" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="64" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="239"><net_src comp="202" pin="3"/><net_sink comp="230" pin=2"/></net>

<net id="240"><net_src comp="209" pin="3"/><net_sink comp="192" pin=2"/></net>

<net id="241"><net_src comp="216" pin="3"/><net_sink comp="230" pin=2"/></net>

<net id="251"><net_src comp="223" pin="3"/><net_sink comp="242" pin=2"/></net>

<net id="267"><net_src comp="108" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="32" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="280"><net_src comp="273" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="34" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="273" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="36" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="282" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="286" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="38" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="282" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="40" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="309"><net_src comp="42" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="298" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="44" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="316"><net_src comp="273" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="32" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="312" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="331"><net_src comp="46" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="44" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="337"><net_src comp="48" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="344"><net_src comp="50" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="333" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="346"><net_src comp="44" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="347"><net_src comp="52" pin="0"/><net_sink comp="338" pin=3"/></net>

<net id="352"><net_src comp="323" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="54" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="357"><net_src comp="354" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="366"><net_src comp="359" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="56" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="374"><net_src comp="58" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="362" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="376"><net_src comp="60" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="377"><net_src comp="62" pin="0"/><net_sink comp="368" pin=3"/></net>

<net id="382"><net_src comp="66" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="386"><net_src comp="378" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="383" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="56" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="399"><net_src comp="58" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="387" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="401"><net_src comp="60" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="402"><net_src comp="62" pin="0"/><net_sink comp="393" pin=3"/></net>

<net id="406"><net_src comp="403" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="412"><net_src comp="68" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="416"><net_src comp="408" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="421"><net_src comp="413" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="56" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="428"><net_src comp="70" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="417" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="430"><net_src comp="60" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="434"><net_src comp="431" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="439"><net_src comp="292" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="444"><net_src comp="86" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="440" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="455"><net_src comp="88" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="451" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="445" pin="3"/><net_sink comp="456" pin=2"/></net>

<net id="471"><net_src comp="90" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="472"><net_src comp="92" pin="0"/><net_sink comp="463" pin=4"/></net>

<net id="481"><net_src comp="90" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="482"><net_src comp="92" pin="0"/><net_sink comp="473" pin=4"/></net>

<net id="490"><net_src comp="94" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="491"><net_src comp="456" pin="3"/><net_sink comp="483" pin=1"/></net>

<net id="492"><net_src comp="463" pin="6"/><net_sink comp="483" pin=2"/></net>

<net id="493"><net_src comp="473" pin="6"/><net_sink comp="483" pin=3"/></net>

<net id="494"><net_src comp="436" pin="1"/><net_sink comp="483" pin=4"/></net>

<net id="498"><net_src comp="483" pin="5"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="505"><net_src comp="96" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="252" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="507"><net_src comp="98" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="516"><net_src comp="100" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="517"><net_src comp="102" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="102" pin="0"/><net_sink comp="508" pin=2"/></net>

<net id="519"><net_src comp="182" pin="7"/><net_sink comp="508" pin=3"/></net>

<net id="520"><net_src comp="192" pin="7"/><net_sink comp="508" pin=4"/></net>

<net id="525"><net_src comp="508" pin="6"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="500" pin="3"/><net_sink comp="521" pin=1"/></net>

<net id="527"><net_src comp="521" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="528"><net_src comp="521" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="537"><net_src comp="90" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="538"><net_src comp="92" pin="0"/><net_sink comp="529" pin=4"/></net>

<net id="547"><net_src comp="90" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="548"><net_src comp="92" pin="0"/><net_sink comp="539" pin=4"/></net>

<net id="557"><net_src comp="90" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="558"><net_src comp="92" pin="0"/><net_sink comp="549" pin=4"/></net>

<net id="566"><net_src comp="94" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="567"><net_src comp="549" pin="6"/><net_sink comp="559" pin=1"/></net>

<net id="568"><net_src comp="529" pin="6"/><net_sink comp="559" pin=2"/></net>

<net id="569"><net_src comp="539" pin="6"/><net_sink comp="559" pin=3"/></net>

<net id="570"><net_src comp="436" pin="1"/><net_sink comp="559" pin=4"/></net>

<net id="574"><net_src comp="559" pin="5"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="581"><net_src comp="96" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="582"><net_src comp="256" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="583"><net_src comp="98" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="606"><net_src comp="94" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="607"><net_src comp="589" pin="3"/><net_sink comp="599" pin=1"/></net>

<net id="608"><net_src comp="594" pin="3"/><net_sink comp="599" pin=2"/></net>

<net id="609"><net_src comp="584" pin="3"/><net_sink comp="599" pin=3"/></net>

<net id="610"><net_src comp="436" pin="1"/><net_sink comp="599" pin=4"/></net>

<net id="614"><net_src comp="599" pin="5"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="621"><net_src comp="96" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="622"><net_src comp="260" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="623"><net_src comp="98" pin="0"/><net_sink comp="616" pin=2"/></net>

<net id="632"><net_src comp="100" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="633"><net_src comp="102" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="102" pin="0"/><net_sink comp="624" pin=2"/></net>

<net id="635"><net_src comp="192" pin="7"/><net_sink comp="624" pin=3"/></net>

<net id="636"><net_src comp="230" pin="7"/><net_sink comp="624" pin=4"/></net>

<net id="641"><net_src comp="624" pin="6"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="576" pin="3"/><net_sink comp="637" pin=1"/></net>

<net id="643"><net_src comp="637" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="644"><net_src comp="637" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="653"><net_src comp="100" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="654"><net_src comp="102" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="102" pin="0"/><net_sink comp="645" pin=2"/></net>

<net id="656"><net_src comp="230" pin="7"/><net_sink comp="645" pin=3"/></net>

<net id="657"><net_src comp="242" pin="7"/><net_sink comp="645" pin=4"/></net>

<net id="662"><net_src comp="645" pin="6"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="616" pin="3"/><net_sink comp="658" pin=1"/></net>

<net id="664"><net_src comp="658" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="665"><net_src comp="658" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="669"><net_src comp="104" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="671"><net_src comp="666" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="672"><net_src comp="666" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="676"><net_src comp="114" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="473" pin=3"/></net>

<net id="678"><net_src comp="673" pin="1"/><net_sink comp="549" pin=3"/></net>

<net id="682"><net_src comp="120" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="684"><net_src comp="679" pin="1"/><net_sink comp="549" pin=2"/></net>

<net id="685"><net_src comp="679" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="689"><net_src comp="126" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="691"><net_src comp="686" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="692"><net_src comp="686" pin="1"/><net_sink comp="594" pin=2"/></net>

<net id="696"><net_src comp="132" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="463" pin=3"/></net>

<net id="698"><net_src comp="693" pin="1"/><net_sink comp="539" pin=3"/></net>

<net id="702"><net_src comp="138" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="463" pin=2"/></net>

<net id="704"><net_src comp="699" pin="1"/><net_sink comp="539" pin=2"/></net>

<net id="705"><net_src comp="699" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="709"><net_src comp="144" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="711"><net_src comp="706" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="712"><net_src comp="706" pin="1"/><net_sink comp="589" pin=2"/></net>

<net id="716"><net_src comp="150" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="718"><net_src comp="713" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="719"><net_src comp="713" pin="1"/><net_sink comp="584" pin=2"/></net>

<net id="723"><net_src comp="156" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="445" pin=2"/></net>

<net id="725"><net_src comp="720" pin="1"/><net_sink comp="529" pin=3"/></net>

<net id="729"><net_src comp="162" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="731"><net_src comp="726" pin="1"/><net_sink comp="529" pin=2"/></net>

<net id="732"><net_src comp="726" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="736"><net_src comp="264" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="738"><net_src comp="733" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="739"><net_src comp="733" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="743"><net_src comp="273" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="745"><net_src comp="740" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="746"><net_src comp="740" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="750"><net_src comp="276" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="754"><net_src comp="286" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="756"><net_src comp="751" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="757"><net_src comp="751" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="758"><net_src comp="751" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="762"><net_src comp="304" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="767"><net_src comp="323" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="508" pin=5"/></net>

<net id="769"><net_src comp="764" pin="1"/><net_sink comp="624" pin=5"/></net>

<net id="770"><net_src comp="764" pin="1"/><net_sink comp="645" pin=5"/></net>

<net id="774"><net_src comp="326" pin="3"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="779"><net_src comp="338" pin="4"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="784"><net_src comp="348" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="788"><net_src comp="368" pin="4"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="790"><net_src comp="785" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="791"><net_src comp="785" pin="1"/><net_sink comp="463" pin=5"/></net>

<net id="792"><net_src comp="785" pin="1"/><net_sink comp="473" pin=5"/></net>

<net id="796"><net_src comp="168" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="798"><net_src comp="793" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="802"><net_src comp="175" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="804"><net_src comp="799" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="808"><net_src comp="393" pin="4"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="529" pin=5"/></net>

<net id="810"><net_src comp="805" pin="1"/><net_sink comp="539" pin=5"/></net>

<net id="811"><net_src comp="805" pin="1"/><net_sink comp="549" pin=5"/></net>

<net id="815"><net_src comp="202" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="817"><net_src comp="812" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="821"><net_src comp="209" pin="3"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="823"><net_src comp="818" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="827"><net_src comp="423" pin="3"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="829"><net_src comp="824" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="830"><net_src comp="824" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="834"><net_src comp="216" pin="3"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="836"><net_src comp="831" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="840"><net_src comp="223" pin="3"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="842"><net_src comp="837" pin="1"/><net_sink comp="242" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arr_3 | {7 }
	Port: arr_2 | {7 }
	Port: arr_1 | {7 }
	Port: arr | {7 }
 - Input state : 
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arr_3 | {6 7 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arr_2 | {6 7 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arr_1 | {6 7 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arr | {6 7 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_1_04_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_2_07_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_0_01_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_0_1_013_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_1_1_014_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_2_1_015_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_0_2_017_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_1_2_018_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_2_2_019_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : zext_ln40 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln34 : 2
		br_ln34 : 3
		trunc_ln34 : 2
		sub_ln37 : 3
		urem_ln37 : 4
		add_ln40_2 : 3
		tmp_1 : 4
		add_ln34 : 2
		store_ln34 : 3
	State 2
	State 3
	State 4
	State 5
		lshr_ln40_1 : 1
		icmp_ln40 : 1
		br_ln40 : 2
	State 6
		mul_ln37 : 1
		trunc_ln5 : 2
		arr_2_addr : 1
		arr_3_addr : 1
		arr_2_load : 2
		arr_3_load : 2
		zext_ln40_2 : 1
		mul_ln40_3 : 2
		trunc_ln40_2 : 3
		arr_addr : 1
		arr_3_addr_1 : 1
		zext_ln40_6 : 1
		mul_ln40_4 : 2
		tmp_2 : 3
		arr_addr_1 : 1
		arr_1_addr : 1
		arr_load : 2
		arr_3_load_1 : 2
		arr_load_1 : 2
		arr_1_load : 2
	State 7
		trunc_ln40 : 1
		arg1_r_3 : 1
		arg1_r_3_1 : 2
		tmp_8 : 3
		zext_ln40_1 : 4
		mul_ln40_1 : 5
		shl_ln1 : 6
		tmp_9 : 1
		add_ln40 : 7
		tmp_s : 2
		zext_ln40_3 : 3
		mul_ln40 : 4
		shl_ln40_1 : 5
		tmp_3 : 2
		zext_ln40_5 : 3
		mul_ln40_2 : 4
		shl_ln40_2 : 5
		tmp_4 : 1
		add_ln40_5 : 6
		tmp_5 : 1
		add_ln40_6 : 6
		store_ln40 : 8
		store_ln40 : 7
		store_ln40 : 7
		store_ln40 : 8
		store_ln40 : 7
		store_ln40 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit            |   DSP   |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|
|          |            add_ln40_2_fu_298           |    0    |    0    |    10   |
|          |             add_ln34_fu_312            |    0    |    0    |    12   |
|          |            add_ln40_4_fu_333           |    0    |    0    |    12   |
|    add   |            add_ln40_1_fu_378           |    0    |    0    |    10   |
|          |            add_ln40_3_fu_408           |    0    |    0    |    10   |
|          |             add_ln40_fu_521            |    0    |    0    |    71   |
|          |            add_ln40_5_fu_637           |    0    |    0    |    71   |
|          |            add_ln40_6_fu_658           |    0    |    0    |    71   |
|----------|----------------------------------------|---------|---------|---------|
|          |            phi_ln40_1_fu_463           |    0    |    0    |    20   |
|          |            phi_ln40_2_fu_473           |    0    |    0    |    20   |
|          |              tmp_8_fu_483              |    0    |    0    |    14   |
|          |              tmp_9_fu_508              |    0    |    0    |    20   |
|          |            phi_ln40_3_fu_529           |    0    |    0    |    20   |
|    mux   |            phi_ln40_4_fu_539           |    0    |    0    |    20   |
|          |            phi_ln40_5_fu_549           |    0    |    0    |    20   |
|          |              tmp_s_fu_559              |    0    |    0    |    14   |
|          |              tmp_3_fu_599              |    0    |    0    |    14   |
|          |              tmp_4_fu_624              |    0    |    0    |    20   |
|          |              tmp_5_fu_645              |    0    |    0    |    20   |
|----------|----------------------------------------|---------|---------|---------|
|          |             arg1_r_3_fu_445            |    0    |    0    |    32   |
|          |            arg1_r_3_1_fu_456           |    0    |    0    |    32   |
|  select  |           select_ln40_fu_584           |    0    |    0    |    32   |
|          |          select_ln40_1_fu_589          |    0    |    0    |    32   |
|          |          select_ln40_2_fu_594          |    0    |    0    |    32   |
|----------|----------------------------------------|---------|---------|---------|
|          |            mul_ln40_1_fu_252           |    4    |    0    |    20   |
|          |             mul_ln40_fu_256            |    4    |    0    |    20   |
|    mul   |            mul_ln40_2_fu_260           |    4    |    0    |    20   |
|          |             mul_ln37_fu_362            |    0    |    0    |    17   |
|          |            mul_ln40_3_fu_387           |    0    |    0    |    17   |
|          |            mul_ln40_4_fu_417           |    0    |    0    |    17   |
|----------|----------------------------------------|---------|---------|---------|
|   urem   |               grp_fu_292               |    0    |    50   |    22   |
|----------|----------------------------------------|---------|---------|---------|
|          |            icmp_ln34_fu_276            |    0    |    0    |    12   |
|   icmp   |            icmp_ln40_fu_348            |    0    |    0    |    9    |
|          |           icmp_ln40_1_fu_440           |    0    |    0    |    9    |
|          |           icmp_ln40_2_fu_451           |    0    |    0    |    9    |
|----------|----------------------------------------|---------|---------|---------|
|    sub   |             sub_ln37_fu_286            |    0    |    0    |    10   |
|----------|----------------------------------------|---------|---------|---------|
|          |       zext_ln40_read_read_fu_108       |    0    |    0    |    0    |
|          | arg1_r_2_2_019_reload_read_read_fu_114 |    0    |    0    |    0    |
|          | arg1_r_1_2_018_reload_read_read_fu_120 |    0    |    0    |    0    |
|          | arg1_r_0_2_017_reload_read_read_fu_126 |    0    |    0    |    0    |
|   read   | arg1_r_2_1_015_reload_read_read_fu_132 |    0    |    0    |    0    |
|          | arg1_r_1_1_014_reload_read_read_fu_138 |    0    |    0    |    0    |
|          | arg1_r_0_1_013_reload_read_read_fu_144 |    0    |    0    |    0    |
|          |   arg1_r_0_01_reload_read_read_fu_150  |    0    |    0    |    0    |
|          |   arg1_r_2_07_reload_read_read_fu_156  |    0    |    0    |    0    |
|          |   arg1_r_1_04_reload_read_read_fu_162  |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |          zext_ln40_cast_fu_264         |    0    |    0    |    0    |
|          |            zext_ln22_fu_354            |    0    |    0    |    0    |
|          |            zext_ln37_fu_359            |    0    |    0    |    0    |
|          |           zext_ln40_2_fu_383           |    0    |    0    |    0    |
|   zext   |           zext_ln40_4_fu_403           |    0    |    0    |    0    |
|          |           zext_ln40_6_fu_413           |    0    |    0    |    0    |
|          |           zext_ln40_7_fu_431           |    0    |    0    |    0    |
|          |           zext_ln40_1_fu_495           |    0    |    0    |    0    |
|          |           zext_ln40_3_fu_571           |    0    |    0    |    0    |
|          |           zext_ln40_5_fu_611           |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |            trunc_ln34_fu_282           |    0    |    0    |    0    |
|   trunc  |           trunc_ln34_1_fu_323          |    0    |    0    |    0    |
|          |            trunc_ln40_fu_436           |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |              tmp_1_fu_304              |    0    |    0    |    0    |
| bitselect|               tmp_fu_326               |    0    |    0    |    0    |
|          |              tmp_2_fu_423              |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |           lshr_ln40_1_fu_338           |    0    |    0    |    0    |
|partselect|            trunc_ln5_fu_368            |    0    |    0    |    0    |
|          |           trunc_ln40_2_fu_393          |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |             shl_ln1_fu_500             |    0    |    0    |    0    |
|bitconcatenate|            shl_ln40_1_fu_576           |    0    |    0    |    0    |
|          |            shl_ln40_2_fu_616           |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   Total  |                                        |    12   |    50   |   811   |
|----------|----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|  arg1_r_0_01_reload_read_reg_713 |   32   |
|arg1_r_0_1_013_reload_read_reg_706|   32   |
|arg1_r_0_2_017_reload_read_reg_686|   32   |
|  arg1_r_1_04_reload_read_reg_726 |   32   |
|arg1_r_1_1_014_reload_read_reg_699|   32   |
|arg1_r_1_2_018_reload_read_reg_679|   32   |
|  arg1_r_2_07_reload_read_reg_720 |   32   |
|arg1_r_2_1_015_reload_read_reg_693|   32   |
|arg1_r_2_2_019_reload_read_reg_673|   32   |
|        arr_1_addr_reg_837        |    2   |
|        arr_2_addr_reg_793        |    2   |
|       arr_3_addr_1_reg_818       |    2   |
|        arr_3_addr_reg_799        |    2   |
|        arr_addr_1_reg_831        |    2   |
|         arr_addr_reg_812         |    2   |
|            i_2_reg_666           |    4   |
|             i_reg_740            |    4   |
|         icmp_ln34_reg_747        |    1   |
|         icmp_ln40_reg_781        |    1   |
|        lshr_ln40_1_reg_776       |    2   |
|         sub_ln37_reg_751         |    3   |
|           tmp_1_reg_759          |    1   |
|           tmp_2_reg_824          |    1   |
|            tmp_reg_771           |    1   |
|       trunc_ln34_1_reg_764       |    2   |
|       trunc_ln40_2_reg_805       |    2   |
|         trunc_ln5_reg_785        |    2   |
|      zext_ln40_cast_reg_733      |   63   |
+----------------------------------+--------+
|               Total              |   387  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_182 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_192 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_192 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_192 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_230 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_230 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_230 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_242 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_292    |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   270  ||  4.039  ||   103   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    -   |   50   |   811  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   103  |
|  Register |    -   |    -   |   387  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |    4   |   437  |   914  |
+-----------+--------+--------+--------+--------+
