# Ex.No: 7  Logic Programming â€“  Logic Circuit Design
### DATE: 12/09/25                                                                           
### REGISTER NUMBER : 212222065003
### AIM: 
To write a logic program to design a circuit like half adder and half subtractor.
###  Algorithm:
1. Start the Program
2. Design a AND gate logic if both inputs are 1 then output is 1.
3. Design a OR gate logic if any one of input is 1 then output is 1.
4. Design a XOR gate logic if both inputs are different then output is 1.
5. Design a NOT gate logic if input is 0 then output is 1.
6. Design a half adder and half subtractor using the rules.
7. Test the logic.
8. Stop the program.

### Program:
xor(0,1,1).
xor(0,0,0).
xor(1,0,1).
xor(1,1,0).
and(1,1,1).
and(0,0,0).
and(0,1,0).
and(1,0,0).
not(0,1).
not(1,0).
or(0,1,1).
or(1,0,1).
or(0,0,0).
or(1,1,1).
halfadder(A,B,Sum,Carry):-
    xor(A,B,Sum),
    and(A,B,Carry).
halfsubtractor(A,B,Diff,Carry):-
    xor(A,B,Diff),
    not(A,C),
     and(C,B,Carry).
fulladder(A,B,Cin,S,Cout):-
    xor(A,B,X),
    xor(X,Cin,S),
    and(X,Cin,Y),
    and(A,B,Z),
    or(Y,Z,Cout).










### Output:
<img width="484" height="156" alt="316258024-2a387308-072f-42c3-aef9-19517550e8ca" src="https://github.com/user-attachments/assets/e5a74355-eb8c-4eb4-a27a-c8cfe40a523c" />
<img width="481" height="160" alt="316257958-ec798a7d-f82c-4a5c-841f-a26d5c57e82e" src="https://github.com/user-attachments/assets/afa43499-e4e0-4460-b257-807ce1caa3e1" />
<img width="488" height="145" alt="316257923-8a002ef7-bb5c-4548-98cf-434e50388220" src="https://github.com/user-attachments/assets/65a4aef7-cc0b-41e3-9abc-b6f61b2ab95b" />



### Result:
Thus the truth table of circuit verified sucessfully.
