/*
 * QEMU OpenTitan SRAM controller
 *
 * Copyright (c) 2023-2025 Rivos, Inc.
 * Copyright (c) 2025 lowRISC contributors.
 *
 * Author(s):
 *  Emmanuel Blot <eblot@rivosinc.com>
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to deal
 * in the Software without restriction, including without limitation the rights
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 * copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
 * THE SOFTWARE.
 *
 * Note: most units are based on 32-bit words as it eases alignment and
 * management, and best fit with 32/7 ECC.
 */

#include "qemu/osdep.h"
#include "qemu/log.h"
#include "qemu/timer.h"
#include "qemu/typedefs.h"
#include "hw/opentitan/ot_alert.h"
#include "hw/opentitan/ot_common.h"
#include "hw/opentitan/ot_otp_if.h"
#include "hw/opentitan/ot_prng.h"
#include "hw/opentitan/ot_rstmgr.h"
#include "hw/opentitan/ot_sram_ctrl.h"
#include "hw/opentitan/ot_vmapper.h"
#include "hw/qdev-properties.h"
#include "hw/registerfields.h"
#include "hw/riscv/ibex_common.h"
#include "hw/riscv/ibex_irq.h"
#include "hw/sysbus.h"
#include "trace.h"

#undef OT_SRAM_CTRL_DEBUG

#define PARAM_NUM_ALERTS 1

/* clang-format off */
REG32(ALERT_TEST, 0x0u)
    FIELD(ALERT_TEST, FATAL_ERROR, 0u, 1u)
REG32(STATUS, 0x4u)
    FIELD(STATUS, BUS_INTEG_ERROR, 0u, 1u)
    FIELD(STATUS, INIT_ERROR, 1u, 1u)
    FIELD(STATUS, ESCALATED, 2u, 1u)
    FIELD(STATUS, SCR_KEY_VALID, 3u, 1u)
    FIELD(STATUS, SCR_KEY_SEED_VALID, 4u, 1u)
    FIELD(STATUS, INIT_DONE, 5u, 1u)
    FIELD(STATUS, READBACK_ERROR, 6u, 1u)
    FIELD(STATUS, SRAM_ALERT, 7u, 1u)
REG32(EXEC_REGWEN, 0x8u)
    FIELD(EXEC_REGWEN, EN, 0u, 1u)
REG32(EXEC, 0xcu)
    FIELD(EXEC, EN, 0u, 4u)
REG32(CTRL_REGWEN, 0x10u)
    FIELD(CTRL_REGWEN_CTRL, REGWEN, 0u, 1u)
REG32(CTRL, 0x14u)
    FIELD(CTRL, RENEW_SCR_KEY, 0u, 1u)
    FIELD(CTRL, INIT, 1u, 1u)
REG32(SCR_KEY_ROTATED, 0x18u)
    FIELD(SCR_KEY_ROTATED, SUCCESS, 0u, 4u)
REG32(READBACK_REGWEN, 0x1cu)
    FIELD(READBACK_REGWEN, EN, 0u, 1u)
REG32(READBACK, 0x20u)
    FIELD(READBACK, EN, 0u, 4u)

/* clang-format on */

#define R32_OFF(_r_) ((_r_) / sizeof(uint32_t))

#define R_LAST_REG (R_READBACK)
#define REGS_COUNT (R_LAST_REG + 1u)
#define REGS_SIZE  (REGS_COUNT * sizeof(uint32_t))
#define REG_NAME(_reg_) \
    ((((_reg_) < REGS_COUNT) && REG_NAMES[_reg_]) ? REG_NAMES[_reg_] : "?")

#define INIT_TIMER_CHUNK_US    10u
#define INIT_TIMER_CHUNK_WORDS (4096u / sizeof(uint32_t)) /* 4 KB */

/* clang-format off */
#define REG_NAME_ENTRY(_reg_) [R_##_reg_] = stringify(_reg_)
static const char *REG_NAMES[REGS_COUNT] = {
    REG_NAME_ENTRY(ALERT_TEST),
    REG_NAME_ENTRY(STATUS),
    REG_NAME_ENTRY(EXEC_REGWEN),
    REG_NAME_ENTRY(EXEC),
    REG_NAME_ENTRY(CTRL_REGWEN),
    REG_NAME_ENTRY(CTRL),
    REG_NAME_ENTRY(SCR_KEY_ROTATED),
    REG_NAME_ENTRY(READBACK_REGWEN),
    REG_NAME_ENTRY(READBACK),
};
#undef REG_NAME_ENTRY
/* clang-format on */

typedef struct {
    MemoryRegion alias; /* SRAM alias on one of the following */
    MemoryRegion sram; /* SRAM memory (runtime) */
    MemoryRegion init; /* SRAM memory (not yet initialized) */
} OtSramCtrlMem;

struct OtSramCtrlState {
    SysBusDevice parent_obj;

    MemoryRegion mmio; /* SRAM controller registers */
    OtSramCtrlMem *mem; /* SRAM memory */
    IbexIRQ alert;
    QEMUTimer *init_timer; /* SRAM initialization timer */

    uint64_t *init_sram_bm; /* initialization bitmap */
    uint64_t *init_slot_bm; /* initialization bitmap shortcut */
    OtPrngState *prng; /* simplified PRNG, does not match OT's */
    OtOTPKey *otp_key;
    uint32_t regs[REGS_COUNT];
    uint32_t scr_key; /* current active scrambling key seed (0 = default) */
    unsigned init_slot_count; /* count of init_slot_bm */
    unsigned init_slot_pos; /* current SRAM cell (word-sized) for init. */
    unsigned wsize; /* size of RAM in words */
    bool initialized; /* SRAM has been fully initialized at least once */
    bool initializing; /* CTRL.INIT has been requested */
    bool scr_invalid; /* CTRL.RENEW_SCR_KEY without CTRL.INIT */
    bool otp_ifetch; /* whether OTP enable execution from this RAM */
    bool csr_ifetch; /* whether CSR enable execution from this RAM */
    bool lc_hw_debug_ifetch; /* HW_DEBUG_EN signal from the lc_ctrl */
    char *hexstr;

    char *ot_id;
    DeviceState *otp_ctrl; /* optional */
    OtVMapperState *vmapper; /* optional */
    uint32_t size; /* in bytes */
    uint32_t init_chunk_words; /* init chunk size in words */
    uint32_t init_pace_us; /* init delay pacing, in us */
    bool ifetch; /* only used when no otp_ctrl is defined */
    bool noinit; /* discard initialization emulation feature */
    bool noswitch; /* do not switch to performance/host RAM after init */
};

struct OtSramCtrlClass {
    SysBusDeviceClass parent_class;
    ResettablePhases parent_phases;
};

#ifdef OT_SRAM_CTRL_DEBUG
#define OT_SRAM_CTRL_HEXSTR_SIZE 256u
#define TRACE_SRAM_CTRL(msg, ...) \
    qemu_log("%s: " msg "\n", __func__, ##__VA_ARGS__);
#define ot_sram_ctrl_hexdump(_s_, _b_, _l_) \
    ot_common_lhexdump((const uint8_t *)_b_, _l_, false, (_s_)->hexstr, \
                       OT_SRAM_CTRL_HEXSTR_SIZE)
#else
#define TRACE_SRAM_CTRL(msg, ...)
#define ot_sram_ctrl_hexdump(_s_, _b_, _l_)
#endif

static inline unsigned ot_sram_ctrl_get_u64_slot(unsigned idx)
{
    return idx >> 6; /* init_sram_bm is 64 bit wide */
}

static inline unsigned ot_sram_ctrl_get_u64_offset(unsigned idx)
{
    return idx & ((1u << 6u) - 1u); /* init_sram_bm is 64 bit wide */
}

static inline size_t ot_sram_ctrl_get_slot_count(size_t wsize)
{
    return ot_sram_ctrl_get_u64_slot(wsize);
}

static void ot_sram_ctrl_mem_switch_to_ram(OtSramCtrlState *s)
{
    memory_region_transaction_begin();
    memory_region_set_enabled(&s->mem->init, false);
    memory_region_set_enabled(&s->mem->sram, true);
    s->mem->alias.alias = &s->mem->sram;
    memory_region_transaction_commit();
    memory_region_set_dirty(&s->mem->sram, 0, s->size);

    trace_ot_sram_ctrl_switch_mem(s->ot_id, "ram");
}

static void ot_sram_ctrl_mem_switch_to_init(OtSramCtrlState *s)
{
    if (s->noinit) {
        return;
    }
    memory_region_transaction_begin();
    memory_region_set_enabled(&s->mem->sram, false);
    memory_region_set_enabled(&s->mem->init, true);
    s->mem->alias.alias = &s->mem->init;
    memory_region_transaction_commit();

    trace_ot_sram_ctrl_switch_mem(s->ot_id, "init");
}

static bool ot_sram_ctrl_mem_is_fully_initialized(const OtSramCtrlState *s)
{
    for (unsigned ix = 0; ix < s->init_slot_count; ix++) {
        if (s->init_slot_bm[ix]) {
            trace_ot_sram_ctrl_mem_not_initialized(s->ot_id, ix,
                                                   s->init_slot_bm[ix]);
            return false;
        }
    }

    return true;
}

static bool ot_sram_ctrl_initialize(OtSramCtrlState *s, unsigned count,
                                    bool expedite)
{
    unsigned end = s->init_slot_pos + count;

    g_assert(end <= s->wsize);

    trace_ot_sram_ctrl_initialize(s->ot_id, s->init_slot_pos * sizeof(uint32_t),
                                  end * sizeof(uint32_t), count, expedite);

    uint32_t *mem = memory_region_get_ram_ptr(&s->mem->sram);
    mem += s->init_slot_pos;

    ot_prng_random_u32_array(s->prng, mem, count);

    memory_region_set_dirty(&s->mem->sram, s->init_slot_pos * sizeof(uint32_t),
                            count * sizeof(uint32_t));

    s->init_slot_pos = end;

    if (s->init_slot_pos >= s->wsize) {
        /* init has been completed */
        bool escalated = (s->regs[R_STATUS] & R_STATUS_ESCALATED_MASK) != 0;
        if (!escalated) {
            s->regs[R_STATUS] |= R_STATUS_INIT_DONE_MASK;
        }
        /* enable new request for initialization */
        s->regs[R_CTRL] &= ~R_CTRL_INIT_MASK;

        s->initializing = false;
        s->initialized = true; /* never reset */

        /* clear out all dirty cell bitmaps */
        size_t cell_slot_count = ot_sram_ctrl_get_slot_count(s->wsize);
        memset(s->init_sram_bm, 0, cell_slot_count * sizeof(uint64_t));
        memset(s->init_slot_bm, 0, s->init_slot_count * sizeof(uint64_t));
        s->scr_invalid = false;

        if (!s->noswitch && !escalated) {
            /* switch memory to SRAM */
            trace_ot_sram_ctrl_initialization_complete(s->ot_id, "ctrl");
            ot_sram_ctrl_mem_switch_to_ram(s);
        } else {
            trace_ot_sram_ctrl_initialization_complete(s->ot_id,
                                                       "ctrl/noswitch");
        }

        return true;
    }

    trace_ot_sram_ctrl_schedule_init(s->ot_id);

    /* schedule a new initialization chunk */
    int64_t now = qemu_clock_get_ns(OT_VIRTUAL_CLOCK);
    timer_mod(s->init_timer, now + ((int64_t)s->init_pace_us) * 1000u);

    return false;
}

static void ot_sram_ctrl_apply_scr_key(OtSramCtrlState *s, uint32_t new_key)
{
    uint32_t mask = s->scr_key ^ new_key;
    if (!mask || s->noinit) {
        return;
    }
    uint32_t *mem = memory_region_get_ram_ptr(&s->mem->sram);
    for (unsigned ix = 0; ix < s->wsize; ix++) {
        mem[ix] ^= mask;
    }
    memory_region_set_dirty(&s->mem->sram, 0, s->size);
    s->scr_key = new_key;
}

static void ot_sram_ctrl_reseed(OtSramCtrlState *s)
{
    bool escalated = (s->regs[R_STATUS] & R_STATUS_ESCALATED_MASK) != 0;

    s->regs[R_STATUS] &=
        ~(R_STATUS_SCR_KEY_VALID_MASK | R_STATUS_SCR_KEY_SEED_VALID_MASK);

    if (!s->otp_ctrl) {
        qemu_log_mask(LOG_GUEST_ERROR, "%s: %s RESEED w/o OTP: stall bus\n",
                      __func__, s->ot_id);
        /* never returns, to simulate the bus stall */
        for (;;) {
            sleep(1);
        }
    }

    trace_ot_sram_ctrl_reseed(s->ot_id);

    /*
     * Note: in order to keep the implementation simple, the full OT HW behavior
     *       is not reproduced here (with CPU cycle delays to get the key, etc.)
     *       Tke key retrieval is therefore synchronous, which does not
     *       precisely emulate the HW.
     *       Moreover the scrambling is highly simplified, as for now there is
     *       neither PRINCE block cipher nor shallow substitution-permutation.
     *       Seed and Nonce are combined to initialize a QEMU PRNG instance.
     */
    OtOTPIfClass *oc = OT_OTP_IF_GET_CLASS(s->otp_ctrl);
    OtOTPIf *oi = OT_OTP_IF(s->otp_ctrl);

    if (!oc->get_otp_key) {
        /* on EarlGrey, OTP key handing has not been implemented */
        qemu_log_mask(LOG_UNIMP, "%s: %s OTP does not support key generation\n",
                      __func__, s->ot_id);
    } else {
        oc->get_otp_key(oi, OT_OTP_KEY_SRAM, s->otp_key);

        TRACE_SRAM_CTRL("Scrambing seed:  %s (valid: %u)",
                        ot_sram_ctrl_hexdump(s, s->otp_key->seed,
                                             s->otp_key->seed_size),
                        s->otp_key->seed_valid);
        TRACE_SRAM_CTRL("Scrambing nonce: %s",
                        ot_sram_ctrl_hexdump(s, s->otp_key->nonce,
                                             s->otp_key->nonce_size));

        if (s->otp_key->seed_valid && !escalated) {
            s->regs[R_STATUS] |= R_STATUS_SCR_KEY_SEED_VALID_MASK;
        }

        trace_ot_sram_ctrl_seed_status(s->ot_id, s->otp_key->seed_valid);

        g_assert(s->otp_key->seed_size <= OT_OTP_SEED_MAX_SIZE);
        g_assert(s->otp_key->nonce_size <= OT_OTP_NONCE_MAX_SIZE);
        uint32_t buffer[(OT_OTP_SEED_MAX_SIZE + OT_OTP_NONCE_MAX_SIZE) /
                        sizeof(uint32_t)];
        uint8_t *buf = (uint8_t *)&buffer[0];
        memcpy(buf, s->otp_key->seed, s->otp_key->seed_size);
        memcpy(&buf[s->otp_key->seed_size], s->otp_key->nonce,
               s->otp_key->nonce_size);
        ot_prng_reseed_array(s->prng, buffer,
                             (s->otp_key->seed_size + s->otp_key->nonce_size) /
                                 sizeof(uint32_t));
    }

    if (!escalated) {
        uint32_t new_key =
            (ot_prng_random_u32(s->prng) | 1u) ^ ((s->scr_key & 1u) ? 2u : 0u);
        ot_sram_ctrl_apply_scr_key(s, new_key);
        if (!s->noinit && s->init_sram_bm) {
            size_t cell_slot_count = ot_sram_ctrl_get_slot_count(s->wsize);
            memset(s->init_sram_bm, 0xff, cell_slot_count * sizeof(uint64_t));
            s->scr_invalid = true;
            ot_sram_ctrl_mem_switch_to_init(s);
        }

        s->regs[R_STATUS] |= R_STATUS_SCR_KEY_VALID_MASK;
        s->regs[R_SCR_KEY_ROTATED] = OT_MULTIBITBOOL4_TRUE;
    }

    s->regs[R_CTRL] &= ~R_CTRL_RENEW_SCR_KEY_MASK;
}

static void ot_sram_ctrl_start_initialization(OtSramCtrlState *s)
{
    timer_del(s->init_timer);

    s->regs[R_STATUS] &= ~R_STATUS_INIT_DONE_MASK;

    s->initializing = true;

    trace_ot_sram_ctrl_request_hw_init(s->ot_id);

    if (s->mem->alias.alias != &s->mem->init) {
        memory_region_transaction_begin();
        memory_region_set_enabled(&s->mem->init, true);
        memory_region_set_enabled(&s->mem->sram, false);
        s->mem->alias.alias = &s->mem->init;
        memory_region_transaction_commit();
    }

    s->init_slot_pos = 0;

    unsigned count = MIN(s->wsize, s->init_chunk_words);

    ot_sram_ctrl_initialize(s, count, false);
}

static void ot_sram_ctrl_update_exec(OtSramCtrlState *s);

static void ot_sram_ctrl_lc_signal(void *opaque, int irq, int level)
{
    OtSramCtrlState *s = opaque;

    g_assert(irq == 0);

    trace_ot_sram_ctrl_lc_signal(s->ot_id, level);

    s->lc_hw_debug_ifetch = (bool)level;
    ot_sram_ctrl_update_exec(s);
}

static void ot_sram_ctrl_lc_escalate(void *opaque, int irq, int level)
{
    OtSramCtrlState *s = opaque;

    g_assert(irq == 0);

    if (level) {
        timer_del(s->init_timer);
        s->initializing = false;
        s->init_slot_pos = 0;
        s->regs[R_STATUS] |= R_STATUS_ESCALATED_MASK;
        s->regs[R_STATUS] &=
            ~(R_STATUS_SCR_KEY_VALID_MASK | R_STATUS_SCR_KEY_SEED_VALID_MASK |
              R_STATUS_INIT_DONE_MASK);
        s->regs[R_SCR_KEY_ROTATED] = OT_MULTIBITBOOL4_FALSE;
        ot_sram_ctrl_apply_scr_key(s, 0u);
        memory_region_set_enabled(&s->mem->alias, false);
    }
}

static void ot_sram_ctrl_update_exec(OtSramCtrlState *s)
{
    /*
     * OTP content is not known on reset, as OTP initialization is delayed.
     * Configuration need to be loaded on demand
     */
    if (s->otp_ctrl) {
        OtOTPIfClass *oc = OT_OTP_IF_GET_CLASS(s->otp_ctrl);
        OtOTPIf *oi = OT_OTP_IF(s->otp_ctrl);
        s->otp_ifetch =
            oc->get_hw_cfg(oi)->en_sram_ifetch_mb8 == OT_MULTIBITBOOL8_TRUE;
    }

    bool ifetch = s->otp_ifetch ? s->csr_ifetch : s->lc_hw_debug_ifetch;
    ifetch = ifetch && s->ifetch; /* ifetch config disable */

    trace_ot_sram_ctrl_update_exec(s->ot_id, s->ifetch, s->csr_ifetch,
                                   s->otp_ifetch, s->lc_hw_debug_ifetch,
                                   ifetch);

    if (!s->vmapper) {
        if (!ifetch) {
            trace_ot_sram_ctrl_ifetch_warning(s->ot_id);
        }

        /* for now, vmapper is not a mandatory feature */
        return;
    }

    const MemoryRegion *mr = s->noinit ? &s->mem->sram : &s->mem->alias;

    OtVMapperClass *vm = OT_VMAPPER_GET_CLASS(s->vmapper);
    vm->disable_exec(s->vmapper, mr, !ifetch);
}

static uint64_t ot_sram_ctrl_regs_read(void *opaque, hwaddr addr, unsigned size)
{
    OtSramCtrlState *s = opaque;
    (void)size;
    uint32_t val32;

    hwaddr reg = R32_OFF(addr);

    switch (reg) {
    case R_STATUS:
    case R_EXEC_REGWEN:
    case R_EXEC:
    case R_CTRL_REGWEN:
    case R_SCR_KEY_ROTATED:
    case R_READBACK_REGWEN:
    case R_READBACK:
        val32 = s->regs[reg];
        break;
    case R_ALERT_TEST:
    case R_CTRL:
        qemu_log_mask(LOG_GUEST_ERROR, "%s: %s W/O register 0x%02x (%s)\n",
                      __func__, s->ot_id, (uint32_t)addr, REG_NAME(reg));
        val32 = 0;
        break;
    default:
        qemu_log_mask(LOG_GUEST_ERROR, "%s: %s Bad offset 0x%02x\n", __func__,
                      s->ot_id, (uint32_t)addr);
        val32 = 0;
        break;
    }

    uint32_t pc = ibex_get_current_pc();
    trace_ot_sram_ctrl_io_read_out(s->ot_id, (uint32_t)addr, REG_NAME(reg),
                                   val32, pc);

    return (uint64_t)val32;
};

static void ot_sram_ctrl_regs_write(void *opaque, hwaddr addr, uint64_t val64,
                                    unsigned size)
{
    OtSramCtrlState *s = opaque;
    (void)size;
    uint32_t val32 = (uint32_t)val64;

    hwaddr reg = R32_OFF(addr);

    uint32_t pc = ibex_get_current_pc();
    trace_ot_sram_ctrl_io_write(s->ot_id, (uint32_t)addr, REG_NAME(reg), val32,
                                pc);

    switch (reg) {
    case R_ALERT_TEST:
        val32 &= R_ALERT_TEST_FATAL_ERROR_MASK;
        if (val32) {
            ibex_irq_set(&s->alert, 1);
            ibex_irq_set(&s->alert, 0);
        }
        break;
    case R_EXEC_REGWEN:
        val32 &= R_EXEC_REGWEN_EN_MASK;
        s->regs[reg] &= val32; /* RW0C */
        break;
    case R_EXEC:
        if (!s->regs[R_EXEC_REGWEN]) {
            qemu_log_mask(LOG_GUEST_ERROR,
                          "%s: %s R_EXEC protected w/ REGWEN\n", __func__,
                          s->ot_id);
            break;
        }
        val32 &= R_EXEC_EN_MASK;
        s->regs[reg] = val32;
        s->csr_ifetch = (s->regs[reg] == OT_MULTIBITBOOL4_TRUE);
        ot_sram_ctrl_update_exec(s);
        break;
    case R_CTRL_REGWEN:
        val32 &= R_CTRL_REGWEN_CTRL_REGWEN_MASK;
        s->regs[reg] &= val32; /* RW0C */
        break;
    case R_CTRL:
        if (s->regs[R_CTRL_REGWEN]) { /* WO */
            val32 &= R_CTRL_INIT_MASK | R_CTRL_RENEW_SCR_KEY_MASK;
            uint32_t trig = s->initializing ? 0u : val32;
            if (trig & R_CTRL_RENEW_SCR_KEY_MASK) {
                ot_sram_ctrl_reseed(s);
            }
            if (trig & R_CTRL_INIT_MASK) {
                if (s->noinit) {
                    qemu_log_mask(LOG_GUEST_ERROR,
                                  "%s: %s initialization support disabled\n",
                                  __func__, s->ot_id);
                } else {
                    ot_sram_ctrl_start_initialization(s);
                }
            }
        } else {
            qemu_log_mask(LOG_GUEST_ERROR,
                          "%s: %s R_CTRL protected w/ REGWEN\n", __func__,
                          s->ot_id);
        }
        break;
    case R_SCR_KEY_ROTATED: {
        uint32_t inv_wd = ~val32 & R_SCR_KEY_ROTATED_SUCCESS_MASK;
        s->regs[reg] = ((s->regs[reg] & inv_wd) & OT_MULTIBITBOOL4_TRUE) |
                       ((s->regs[reg] | inv_wd) & OT_MULTIBITBOOL4_FALSE);
        break;
    }
    case R_READBACK_REGWEN:
        val32 &= R_READBACK_REGWEN_EN_MASK;
        s->regs[reg] &= val32; /* RW0C */
        break;
    case R_READBACK:
        if (s->regs[R_READBACK_REGWEN]) {
            val32 &= R_READBACK_EN_MASK;
            s->regs[reg] = val32;
            /* readback feature is a no-op in QEMU */
        } else {
            qemu_log_mask(LOG_GUEST_ERROR,
                          "%s: %s R_READBACK_REGWEN protected w/ REGWEN\n",
                          __func__, s->ot_id);
        }
        break;
    case R_STATUS:
        qemu_log_mask(LOG_GUEST_ERROR, "%s: %s R/O register 0x%02x (%s)\n",
                      __func__, s->ot_id, (uint32_t)addr, REG_NAME(reg));
        break;
    default:
        qemu_log_mask(LOG_GUEST_ERROR, "%s: %s Bad offset 0x%02x\n", __func__,
                      s->ot_id, (uint32_t)addr);
        break;
    }
};

static void ot_sram_ctrl_init_chunk_fn(void *opaque)
{
    OtSramCtrlState *s = opaque;

    unsigned count = s->wsize - s->init_slot_pos;
    count = MIN(count, s->init_chunk_words);

    (void)ot_sram_ctrl_initialize(s, count, false);
}

static MemTxResult ot_sram_ctrl_mem_init_read_with_attrs(
    void *opaque, hwaddr addr, uint64_t *val64, unsigned size, MemTxAttrs attrs)
{
    OtSramCtrlState *s = opaque;
    (void)size;
    (void)attrs;

    uint32_t pc = ibex_get_current_pc();

    unsigned cell = addr >> 2u;
    unsigned addr_offset = (addr & 3u);
    g_assert(addr_offset + size <= 4u);

    if (s->initializing) {
        /*
         * SRAM is being initialized. Should to release bus access till init has
         * been completed. There is no direct way to implement this with QEMU.
         * Instead, complete the initialization immediately so that this
         * function only returns when init is over
         */
        trace_ot_sram_ctrl_expediate_init(s->ot_id, "read");

        timer_del(s->init_timer);
        unsigned count = s->wsize - s->init_slot_pos;
        /* this function also take care of scheduling memory region swap */
        bool done = ot_sram_ctrl_initialize(s, count, true);
        g_assert(done);
    }

    if (!s->initialized) {
        /*
         * the whole RAM is not fully initialized, check if this cell has been
         * initialized
         */
        unsigned slot = ot_sram_ctrl_get_u64_slot(cell);
        unsigned offset = ot_sram_ctrl_get_u64_offset(cell);

        if (s->init_sram_bm[slot] & (1ull << offset)) {
            /* cell still flagged, i.e. not yet initialized */
            qemu_log_mask(
                LOG_GUEST_ERROR,
                "%s: %s: attempt to read from uninitialized cell @ 0x%06x\n",
                __func__, s->ot_id, (uint32_t)addr);

            return MEMTX_ERROR;
        }
    }

    /* retrieve the value from the final SRAM region */
    uint32_t *mem = memory_region_get_ram_ptr(&s->mem->sram);
    uint32_t val32 = mem[cell];
    val32 >>= addr_offset << 3u;
    *val64 = (uint64_t)val32;

    if (s->scr_invalid && s->init_sram_bm &&
        (s->init_sram_bm[ot_sram_ctrl_get_u64_slot(cell)] &
         (1ull << ot_sram_ctrl_get_u64_offset(cell)))) {
        SysBusDevice *sbd = SYS_BUS_DEVICE(s);
        ot_common_raise_load_integrity_error(DEVICE(s), (sbd->mmio[1].addr -
                                                         sbd->mmio[0].addr) +
                                                            addr);
    }

    trace_ot_sram_ctrl_mem_io_reado(s->ot_id, (uint32_t)addr, size, val32, pc);

    return MEMTX_OK;
}

static MemTxResult ot_sram_ctrl_mem_init_write_with_attrs(
    void *opaque, hwaddr addr, uint64_t val64, unsigned size, MemTxAttrs attrs)
{
    OtSramCtrlState *s = opaque;
    (void)attrs;

    uint32_t pc = ibex_get_current_pc();
    trace_ot_sram_ctrl_mem_io_write(s->ot_id, (uint32_t)addr, size,
                                    (uint32_t)val64, pc);

    unsigned cell = addr >> 2u;
    unsigned addr_offset = (addr & 3u);
    g_assert(addr_offset + size <= 4u);

    bool skip_bm_update = s->initializing;

    if (s->initializing) {
        /*
         * SRAM is being initialized. Should to release bus access till init has
         * been completed. There is no direct way to implement this with QEMU.
         * Instead, complete the initialization immediately so that this
         * function only returns when init is over
         */
        trace_ot_sram_ctrl_expediate_init(s->ot_id, "write");

        timer_del(s->init_timer);
        unsigned count = s->wsize - s->init_slot_pos;
        /* this function also take care of scheduling memory region swap */
        bool done = ot_sram_ctrl_initialize(s, count, true);
        g_assert(done);
    }

    /* store the value into the final SRAM region */
    uint32_t *mem = memory_region_get_ram_ptr(&s->mem->sram);

    addr_offset <<= 3u; /* byte to bit */

    uint32_t mask = (uint32_t)((1ull << (size << 3u)) - 1u);
    uint32_t nval = (((uint32_t)val64) & mask) << addr_offset;
    uint32_t word = mem[cell];
    word &= ~(mask << addr_offset);
    word |= nval;
    mem[cell] = word;

    if (skip_bm_update) {
        return MEMTX_OK;
    }

    unsigned idx = addr / sizeof(uint32_t);
    unsigned slot = ot_sram_ctrl_get_u64_slot(idx);
    unsigned offset = ot_sram_ctrl_get_u64_offset(idx);

    s->init_sram_bm[slot] &= ~(1ull << offset);

    if (!s->init_sram_bm[slot]) {
        offset = ot_sram_ctrl_get_u64_offset(slot);
        slot = ot_sram_ctrl_get_u64_slot(slot);
        s->init_slot_bm[slot] &= ~(1ull << offset);

        if (!s->init_slot_bm[slot]) {
            if (ot_sram_ctrl_mem_is_fully_initialized(s)) {
                if (!s->noswitch) {
                    /*
                     * perform the memory switch in a BH so that the current mr
                     * is not in use when switching
                     */
                    trace_ot_sram_ctrl_initialization_complete(s->ot_id,
                                                               "write");

                    ot_sram_ctrl_mem_switch_to_ram(s);
                } else {
                    if (!s->initialized) {
                        trace_ot_sram_ctrl_initialization_complete(
                            s->ot_id, "write/noswitch");
                    }
                }
                s->initialized = true;
            }
        }
    }

    return MEMTX_OK;
}

static const Property ot_sram_ctrl_properties[] = {
    DEFINE_PROP_STRING(OT_COMMON_DEV_ID, OtSramCtrlState, ot_id),
    DEFINE_PROP_LINK("otp-ctrl", OtSramCtrlState, otp_ctrl, TYPE_OT_OTP_IF,
                     DeviceState *),
    DEFINE_PROP_LINK("vmapper", OtSramCtrlState, vmapper, TYPE_OT_VMAPPER,
                     OtVMapperState *),
    DEFINE_PROP_UINT32("size", OtSramCtrlState, size, 0u),
    DEFINE_PROP_UINT32("wci_size", OtSramCtrlState, init_chunk_words, 0u),
    DEFINE_PROP_UINT32("init-pace-us", OtSramCtrlState, init_pace_us,
                       INIT_TIMER_CHUNK_US),
    DEFINE_PROP_BOOL("ifetch", OtSramCtrlState, ifetch, false),
    DEFINE_PROP_BOOL("noinit", OtSramCtrlState, noinit, false),
    DEFINE_PROP_BOOL("noswitch", OtSramCtrlState, noswitch, false),
};

static bool ot_sram_ctrl_regs_accepts(void *opaque, hwaddr addr, unsigned size,
                                      bool is_write, MemTxAttrs attrs)
{
    (void)opaque;
    (void)size;
    (void)attrs;
    return !is_write || (addr & 3u) == 0u;
}

static const MemoryRegionOps ot_sram_ctrl_regs_ops = {
    .read = &ot_sram_ctrl_regs_read,
    .write = &ot_sram_ctrl_regs_write,
    .endianness = DEVICE_NATIVE_ENDIAN,
    .valid.accepts = &ot_sram_ctrl_regs_accepts,
    .impl.min_access_size = 4u,
    .impl.max_access_size = 4u,
};

static const MemoryRegionOps ot_sram_ctrl_mem_init_ops = {
    .read_with_attrs = &ot_sram_ctrl_mem_init_read_with_attrs,
    .write_with_attrs = &ot_sram_ctrl_mem_init_write_with_attrs,
    .endianness = DEVICE_NATIVE_ENDIAN,
    .impl.min_access_size = 1u,
    .impl.max_access_size = 4u,
};

static void ot_sram_ctrl_reset_enter(Object *obj, ResetType type)
{
    OtSramCtrlClass *c = OT_SRAM_CTRL_GET_CLASS(obj);
    OtSramCtrlState *s = OT_SRAM_CTRL(obj);

    if (c->parent_phases.enter) {
        c->parent_phases.enter(obj, type);
    }

    if (s->ot_id && !strcmp(s->ot_id, "ret") && ot_rstmgr_is_low_power_exit()) {
        return;
    }

    timer_del(s->init_timer);
    s->initializing = false;
    s->init_slot_pos = 0;

    ot_sram_ctrl_apply_scr_key(s, 0u);
    s->scr_invalid = false;
    memory_region_set_enabled(&s->mem->alias, true);

    memset(s->regs, 0, REGS_SIZE);

    /* note: SRAM storage is -not- reset */

    s->regs[R_EXEC_REGWEN] = 0x1u;
    s->regs[R_EXEC] = OT_MULTIBITBOOL4_FALSE;
    s->regs[R_CTRL_REGWEN] = 0x1u;
    s->regs[R_SCR_KEY_ROTATED] = OT_MULTIBITBOOL4_FALSE;
    s->regs[R_READBACK_REGWEN] = 0x1u;
    s->regs[R_READBACK] = OT_MULTIBITBOOL4_FALSE;

    ibex_irq_set(&s->alert, (int)(bool)s->regs[R_ALERT_TEST]);
}

static void ot_sram_ctrl_reset_exit(Object *obj, ResetType type)
{
    OtSramCtrlClass *c = OT_SRAM_CTRL_GET_CLASS(obj);
    OtSramCtrlState *s = OT_SRAM_CTRL(obj);

    if (c->parent_phases.exit) {
        c->parent_phases.exit(obj, type);
    }

    int64_t now = qemu_clock_get_ms(QEMU_CLOCK_REALTIME);
    ot_prng_reseed(s->prng, (uint32_t)now);

    s->otp_ifetch = (s->otp_ctrl == NULL);
    s->csr_ifetch = (s->regs[R_EXEC] == OT_MULTIBITBOOL4_TRUE);

    if (s->initialized && !s->noswitch && !s->noinit && !s->scr_invalid) {
        ot_sram_ctrl_mem_switch_to_ram(s);
    }

    ot_sram_ctrl_update_exec(s);
}

static void ot_sram_ctrl_realize(DeviceState *dev, Error **errp)
{
    OtSramCtrlState *s = OT_SRAM_CTRL(dev);

    g_assert(s->ot_id);
    g_assert(s->size);

    /*
     * for now, vmapper is optional if ifetch is enabled and there's no
     * associated OTP
     */
    g_assert(s->ifetch || !s->otp_ctrl || s->vmapper);

    (void)OBJECT_CHECK(OtOTPIf, s->otp_ctrl, TYPE_OT_OTP_IF);

    s->wsize = DIV_ROUND_UP(s->size, sizeof(uint32_t));
    unsigned size = s->wsize * sizeof(uint32_t);

    if (!s->init_chunk_words) {
        /* somewhat arbitrary */
        s->init_chunk_words =
            MAX(MIN(s->wsize / 16u, INIT_TIMER_CHUNK_WORDS), 1u);
    } else {
        g_assert(s->init_chunk_words < s->wsize);
    }

    char *mr_name;

    if (s->noinit) {
        /*
         * when initialization feature is disabled, simply map the final memory
         * region as the memory backend. Init-related arrays are left
         * uninitialized and should not be used.
         */
        mr_name = g_strdup_printf(TYPE_OT_SRAM_CTRL ".%s.mem", s->ot_id);
        memory_region_init_ram_nomigrate(&s->mem->sram, OBJECT(dev), mr_name,
                                         size, errp);
        sysbus_init_mmio(SYS_BUS_DEVICE(s), &s->mem->sram);
        g_free(mr_name);
        return;
    }

    /*
     * Use two 64-bit bitmap array to track which SRAM address have been
     * initialized. Only consider 32-bit memory slots (which differ from HW,
     * but should be sufficient to track common initialization): any write to
     * a single byte of a 4-byte memory cell is considered as if the whole
     * cell has been updated. Each 4-byte memory cell is tracked with a single
     * bit in the init_sram_bm bitmap array, where 1 means unitialized, i.e.
     * a fully zeroed array means that all cells have been written at least
     * once.
     * To avoid looping on too large arrays, use a seconday 64-bit bitmap array,
     * namely init_slot_bm, where each bit entry tracks a 64-bit slot of the
     * init_sram_bm array. Same logic applies for this array: once all bits are
     * cleared, all memory cells have been written at least once.
     * On such a condition, switch the I/O mapped memory to a RAM memory to
     * avoid performance bottleneck - which is used when accessing I/O rather
     * than host-backed memory.
     */
    size_t cell_slot_count = ot_sram_ctrl_get_slot_count(s->wsize);
    s->init_sram_bm = g_new0(uint64_t, cell_slot_count);
    memset(s->init_sram_bm, 0xff, cell_slot_count * sizeof(uint64_t));

    s->init_slot_count = ot_sram_ctrl_get_u64_slot(cell_slot_count + 64u - 1u);
    s->init_slot_bm = g_new0(uint64_t, s->init_slot_count);
    memset(s->init_slot_bm, 0xff, s->init_slot_count * sizeof(uint64_t));
    unsigned slot_offset = ot_sram_ctrl_get_u64_offset(cell_slot_count);
    if (slot_offset) {
        s->init_slot_bm[s->init_slot_count - 1u] = (1ull << slot_offset) - 1u;
    }

    mr_name = g_strdup_printf(TYPE_OT_SRAM_CTRL ".%s.mem.init", s->ot_id);
    memory_region_init_io(&s->mem->init, OBJECT(dev),
                          &ot_sram_ctrl_mem_init_ops, s, mr_name, size);
    g_free(mr_name);
    mr_name = g_strdup_printf(TYPE_OT_SRAM_CTRL ".%s.mem.sram", s->ot_id);
    memory_region_init_ram_nomigrate(&s->mem->sram, OBJECT(dev), mr_name, size,
                                     errp);
    g_free(mr_name);

    /*
     * use an alias than points to the currently selected RAM backend, either
     * I/O for controlling access but really slow or host RAM backend for speed
     * but no fined-grained control, rather than directly swapping sysbus device
     * MMIO entry on initialization status changes. The alias enables decoupling
     * the internal implementation from the SRAM "clients" that may hold a
     * reference of the SRAM memory region, and may not signalled when the
     * backend is swapped. The alias enables to expose the same MemoryRegion
     * object while changing its actual backend on initialization demand.
     */
    mr_name = g_strdup_printf(TYPE_OT_SRAM_CTRL ".%s.mem", s->ot_id);
    memory_region_init_alias(&s->mem->alias, OBJECT(dev), mr_name,
                             &s->mem->init, 0, size);
    g_free(mr_name);

    /*
     * at start up, the SRAM memory is aliased to the I/O backend, so that
     * access can be controlled
     */
    sysbus_init_mmio(SYS_BUS_DEVICE(s), &s->mem->alias);
}

static void ot_sram_ctrl_init(Object *obj)
{
    OtSramCtrlState *s = OT_SRAM_CTRL(obj);

    memory_region_init_io(&s->mmio, obj, &ot_sram_ctrl_regs_ops, s,
                          TYPE_OT_SRAM_CTRL ".regs", REGS_SIZE);
    sysbus_init_mmio(SYS_BUS_DEVICE(s), &s->mmio);

    ibex_qdev_init_irq(obj, &s->alert, OT_DEVICE_ALERT);

    qdev_init_gpio_in_named(DEVICE(obj), &ot_sram_ctrl_lc_signal,
                            OT_SRAM_CTRL_HW_DEBUG_EN, 1);
    qdev_init_gpio_in_named(DEVICE(obj), &ot_sram_ctrl_lc_escalate,
                            OT_SRAM_CTRL_LC_ESCALATE_EN, 1);

    s->mem = g_new0(OtSramCtrlMem, 1u);
    s->init_timer =
        timer_new_ns(OT_VIRTUAL_CLOCK, &ot_sram_ctrl_init_chunk_fn, s);
    s->prng = ot_prng_allocate();
    s->otp_key = g_new0(OtOTPKey, 1u);

#ifdef OT_SRAM_CTRL_DEBUG
    s->hexstr = g_new0(char, OT_SRAM_CTRL_HEXSTR_SIZE);
#endif
}

static void ot_sram_ctrl_class_init(ObjectClass *klass, const void *data)
{
    DeviceClass *dc = DEVICE_CLASS(klass);
    (void)data;

    dc->realize = &ot_sram_ctrl_realize;
    device_class_set_props(dc, ot_sram_ctrl_properties);
    set_bit(DEVICE_CATEGORY_MISC, dc->categories);

    ResettableClass *rc = RESETTABLE_CLASS(klass);
    OtSramCtrlClass *sc = OT_SRAM_CTRL_CLASS(klass);
    resettable_class_set_parent_phases(rc, &ot_sram_ctrl_reset_enter, NULL,
                                       &ot_sram_ctrl_reset_exit,
                                       &sc->parent_phases);
}

static const TypeInfo ot_sram_ctrl_info = {
    .name = TYPE_OT_SRAM_CTRL,
    .parent = TYPE_SYS_BUS_DEVICE,
    .instance_size = sizeof(OtSramCtrlState),
    .instance_init = &ot_sram_ctrl_init,
    .class_size = sizeof(OtSramCtrlClass),
    .class_init = &ot_sram_ctrl_class_init,
};

static void ot_sram_ctrl_register_types(void)
{
    type_register_static(&ot_sram_ctrl_info);
}

type_init(ot_sram_ctrl_register_types);
