
VPR FPGA Placement and Routing.
Version: Version 5.0.2
Compiled: Dec 11 2020.
Original VPR by V. Betz.
Timing-driven placement enhancements by A. Marquardt.
Single-drivers enhancements by Andy Ye with additions by.
Mark Fang, Jason Luu, Ted Campbell
Heterogeneous stucture support by Jason Luu and Ted Campbell.
This code is licensed only for non-commercial use.

Auto-sizing FPGA, try x = 21 y = 21
Auto-sizing FPGA, try x = 11 y = 11
Auto-sizing FPGA, try x = 16 y = 16
Auto-sizing FPGA, try x = 18 y = 18
Auto-sizing FPGA, try x = 19 y = 19
Auto-sizing FPGA, try x = 20 y = 20
Auto-sizing FPGA, try x = 19 y = 19
FPGA auto-sized to, x = 20 y = 20

Resource Usage:
Netlist      0	blocks of type <EMPTY>
Architecture 4	blocks of type <EMPTY>
Netlist      71	blocks of type .io
Architecture 80	blocks of type .io
Netlist      374	blocks of type .clb
Architecture 400	blocks of type .clb

Timing analysis: ON

Operation:  ROUTE_ONLY

PlacerOpts.place_freq:  PLACE_NEVER

RouterOpts.route_type:  DETAILED
RouterOpts.router_algorithm:  TIMING_DRIVEN
RouterOpts.base_cost_type:  DELAY_NORMALIZED
RouterOpts.fixed_channel_width:  NO_FIXED_CHANNEL_WIDTH
RouterOpts.acc_fac:  1.000000
RouterOpts.bb_factor:  3
RouterOpts.bend_cost:  0.000000
RouterOpts.first_iter_pres_fac:  0.500000
RouterOpts.initial_pres_fac:  0.500000
RouterOpts.pres_fac_mult:  1.300000
RouterOpts.max_router_iterations:  50
RouterOpts.astar_fac:  1.200000
RouterOpts.criticality_exp:  1.000000
RouterOpts.max_criticality:  0.990000

RoutingArch.directionality:  UNI_DIRECTIONAL
RoutingArch.switch_block_type:  WILTON
RoutingArch.Fs:  3

The circuit will be mapped into a 20 x 20 array of clbs.

Netlist num_nets:  419
Netlist num_blocks:  445
Netlist inputs pins:  45
Netlist output pins:  26

0 17 0
5 21 0
21 18 0
21 17 0
4 21 0
21 19 0
0 18 0
0 16 0
0 9 0
0 15 0
0 14 0
7 21 0
19 14 0
8 1 0
2 7 0
5 16 0
3 14 0
12 13 0
13 14 0
2 20 0
17 19 0
14 18 0
18 20 0
14 16 0
14 15 0
14 14 0
7 8 0
19 18 0
16 13 0
4 4 0
16 12 0
4 3 0
3 12 0
16 17 0
16 16 0
18 11 0
16 6 0
6 21 0
8 11 0
15 20 0
14 13 0
18 9 0
4 16 0
11 20 0
17 8 0
16 9 0
7 9 0
17 17 0
7 1 0
15 16 0
0 12 0
5 15 0
10 14 0
17 20 0
5 8 0
18 16 0
1 7 0
4 13 0
8 6 0
8 12 0
20 21 0
8 9 0
14 12 0
5 5 0
19 13 0
12 8 0
0 10 0
9 3 0
8 10 0
17 21 0
15 14 0
16 19 0
16 20 0
19 4 0
5 10 0
8 14 0
12 14 0
12 16 0
20 4 0
10 6 0
11 16 0
1 6 0
17 14 0
2 8 0
19 3 0
17 13 0
17 6 0
14 7 0
12 12 0
15 18 0
12 11 0
21 2 0
9 14 0
19 12 0
21 15 0
3 4 0
18 2 0
18 15 0
11 19 0
20 12 0
11 12 0
21 5 0
21 10 0
3 13 0
21 6 0
20 1 0
9 10 0
18 17 0
3 15 0
20 15 0
6 6 0
15 3 0
13 5 0
15 21 0
13 4 0
4 11 0
2 19 0
2 5 0
18 0 0
21 14 0
11 3 0
17 9 0
12 20 0
16 3 0
2 13 0
16 0 0
1 13 0
21 8 0
1 18 0
14 1 0
9 6 0
16 2 0
5 2 0
19 10 0
16 15 0
14 3 0
10 18 0
15 10 0
19 15 0
15 5 0
1 17 0
9 7 0
8 7 0
3 10 0
17 2 0
10 20 0
19 17 0
0 11 0
19 5 0
9 13 0
9 4 0
21 13 0
13 21 0
6 11 0
8 13 0
6 5 0
21 7 0
19 21 0
11 17 0
18 10 0
6 2 0
10 15 0
5 12 0
8 15 0
14 19 0
8 2 0
7 12 0
1 9 0
6 12 0
0 6 0
19 7 0
7 14 0
6 1 0
6 3 0
0 4 0
14 10 0
15 2 0
3 5 0
15 6 0
20 7 0
20 9 0
4 15 0
17 3 0
2 2 0
9 20 0
21 16 0
21 4 0
12 17 0
10 19 0
14 9 0
2 17 0
2 1 0
2 0 0
5 11 0
11 2 0
21 9 0
9 1 0
3 0 0
15 0 0
9 9 0
6 10 0
19 11 0
11 0 0
3 21 0
5 6 0
9 8 0
8 0 0
16 4 0
9 0 0
9 21 0
7 0 0
10 21 0
0 5 0
19 0 0
4 0 0
10 13 0
14 20 0
2 21 0
6 7 0
1 1 0
20 6 0
14 2 0
10 17 0
13 8 0
6 14 0
14 5 0
3 17 0
10 0 0
3 11 0
12 10 0
18 14 0
14 21 0
21 11 0
2 6 0
13 15 0
7 16 0
17 15 0
9 12 0
2 18 0
9 2 0
6 13 0
18 1 0
5 13 0
10 3 0
2 11 0
18 4 0
15 15 0
16 14 0
20 14 0
4 9 0
12 0 0
1 4 0
5 14 0
15 1 0
8 16 0
3 1 0
5 9 0
11 1 0
5 4 0
9 5 0
20 16 0
21 12 0
20 5 0
6 9 0
10 1 0
4 6 0
10 7 0
17 7 0
11 21 0
11 15 0
13 1 0
4 1 0
9 18 0
9 15 0
6 4 0
18 3 0
13 3 0
17 11 0
6 0 0
5 0 0
10 8 0
19 8 0
4 18 0
12 18 0
8 21 0
18 8 0
3 18 0
15 4 0
19 2 0
20 3 0
1 0 0
13 0 0
10 9 0
10 2 0
11 18 0
17 10 0
18 18 0
13 9 0
1 16 0
13 10 0
2 16 0
1 12 0
9 17 0
18 12 0
12 4 0
2 15 0
2 4 0
2 12 0
4 8 0
11 10 0
5 1 0
4 2 0
0 19 0
4 12 0
9 16 0
12 9 0
7 7 0
14 8 0
17 0 0
15 11 0
12 21 0
12 15 0
20 8 0
1 10 0
3 16 0
7 3 0
7 2 0
13 19 0
14 11 0
12 2 0
1 2 0
18 19 0
10 12 0
4 7 0
1 8 0
20 10 0
4 10 0
21 3 0
15 17 0
6 8 0
12 1 0
17 1 0
18 13 0
1 11 0
13 12 0
13 17 0
13 18 0
17 16 0
4 14 0
2 10 0
11 9 0
13 2 0
11 11 0
1 5 0
17 4 0
11 13 0
18 7 0
7 6 0
19 9 0
7 10 0
13 6 0
10 10 0
19 1 0
20 13 0
16 5 0
14 6 0
20 2 0
18 5 0
16 8 0
21 20 0
17 12 0
16 18 0
16 7 0
15 12 0
8 3 0
3 3 0
2 14 0
19 16 0
1 15 0
16 10 0
15 19 0
0 13 0
7 13 0
7 4 0
2 3 0
12 5 0
8 4 0
14 0 0
19 6 0
3 8 0
10 11 0
15 9 0
13 13 0
17 18 0
15 7 0
1 14 0
2 9 0
5 7 0
15 8 0
15 13 0
16 21 0
13 7 0
6 15 0
13 16 0
3 19 0
3 9 0
4 5 0
16 11 0
3 2 0
3 7 0
7 17 0
14 4 0
18 6 0
20 11 0
9 11 0
3 6 0
11 7 0
11 4 0
1 3 0
11 8 0
8 17 0
11 6 0
18 21 0
11 5 0
17 5 0
11 14 0
10 4 0
14 17 0
10 5 0
7 11 0
5 3 0
8 8 0
12 19 0
7 15 0
4 17 0
13 11 0
13 20 0
7 5 0
10 16 0
16 1 0
8 5 0
6 16 0
12 6 0
12 3 0
12 7 0
low, high, current -1 -1 6
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 1.01094e-08.
T_crit: 1.01094e-08.
T_crit: 1.01119e-08.
T_crit: 9.92277e-09.
T_crit: 9.8156e-09.
T_crit: 9.8156e-09.
T_crit: 9.81308e-09.
T_crit: 1.0105e-08.
T_crit: 9.8988e-09.
T_crit: 1.00933e-08.
T_crit: 1.08405e-08.
T_crit: 1.15916e-08.
T_crit: 1.2794e-08.
T_crit: 1.21398e-08.
T_crit: 1.12069e-08.
T_crit: 1.18509e-08.
T_crit: 1.21442e-08.
T_crit: 1.19511e-08.
T_crit: 1.20052e-08.
T_crit: 1.20552e-08.
T_crit: 1.13113e-08.
T_crit: 1.15555e-08.
T_crit: 1.17183e-08.
T_crit: 1.18436e-08.
T_crit: 1.13027e-08.
T_crit: 1.21036e-08.
T_crit: 1.19336e-08.
T_crit: 1.21484e-08.
T_crit: 1.20504e-08.
T_crit: 1.2053e-08.
T_crit: 1.21134e-08.
T_crit: 1.24244e-08.
T_crit: 1.15322e-08.
T_crit: 1.16382e-08.
T_crit: 1.22963e-08.
T_crit: 1.16319e-08.
T_crit: 1.16319e-08.
T_crit: 1.16029e-08.
T_crit: 1.2056e-08.
T_crit: 1.1727e-08.
T_crit: 1.26448e-08.
T_crit: 1.21336e-08.
T_crit: 1.19155e-08.
T_crit: 1.16729e-08.
T_crit: 1.19081e-08.
T_crit: 1.18317e-08.
T_crit: 1.16249e-08.
T_crit: 1.19351e-08.
T_crit: 1.19397e-08.
T_crit: 1.16262e-08.
Routing failed.
low, high, current 6 -1 12
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 9.67816e-09.
T_crit: 9.79107e-09.
T_crit: 9.68951e-09.
T_crit: 9.68572e-09.
T_crit: 9.67059e-09.
T_crit: 9.79416e-09.
T_crit: 9.68768e-09.
T_crit: 9.57603e-09.
T_crit: 9.57351e-09.
T_crit: 9.57098e-09.
T_crit: 9.56972e-09.
T_crit: 9.57925e-09.
T_crit: 1.00871e-08.
T_crit: 1.05108e-08.
T_crit: 1.19157e-08.
T_crit: 1.10975e-08.
T_crit: 1.25569e-08.
T_crit: 1.24303e-08.
T_crit: 1.24821e-08.
T_crit: 1.27986e-08.
T_crit: 1.18537e-08.
T_crit: 1.2767e-08.
T_crit: 1.27909e-08.
T_crit: 1.18409e-08.
T_crit: 1.27536e-08.
T_crit: 1.39208e-08.
T_crit: 1.30131e-08.
T_crit: 1.29332e-08.
T_crit: 1.2351e-08.
T_crit: 1.27412e-08.
T_crit: 1.22481e-08.
T_crit: 1.24487e-08.
T_crit: 1.23497e-08.
T_crit: 1.32098e-08.
T_crit: 1.28583e-08.
T_crit: 1.2013e-08.
T_crit: 1.21225e-08.
T_crit: 1.19867e-08.
T_crit: 1.1988e-08.
T_crit: 1.2572e-08.
T_crit: 1.27467e-08.
T_crit: 1.2968e-08.
T_crit: 1.29667e-08.
T_crit: 1.3458e-08.
T_crit: 1.32086e-08.
T_crit: 1.37831e-08.
T_crit: 1.36507e-08.
T_crit: 1.38372e-08.
T_crit: 1.35971e-08.
T_crit: 1.38737e-08.
Routing failed.
low, high, current 12 -1 24
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 1.01832e-08.
T_crit: 1.01832e-08.
T_crit: 1.01832e-08.
T_crit: 1.01832e-08.
T_crit: 1.00798e-08.
T_crit: 1.00798e-08.
T_crit: 1.00798e-08.
T_crit: 1.00798e-08.
T_crit: 1.00798e-08.
T_crit: 1.00798e-08.
T_crit: 1.00798e-08.
T_crit: 1.00798e-08.
T_crit: 1.00798e-08.
T_crit: 1.00798e-08.
T_crit: 1.00798e-08.
T_crit: 1.00798e-08.
T_crit: 1.00798e-08.
T_crit: 1.00798e-08.
Successfully routed after 19 routing iterations.
Completed net delay value cross check successfully.
low, high, current 12 24 18
Warning (check_all_tracks_reach_pins):  track 16 does not 
	connect to any FB IPINs.
Warning (check_all_tracks_reach_pins):  track 17 does not 
	connect to any FB IPINs.
Warning (check_all_tracks_reach_pins):  track 16 does not 
	connect to any FB IPINs.
Warning (check_all_tracks_reach_pins):  track 17 does not 
	connect to any FB IPINs.
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 1.00785e-08.
T_crit: 1.00785e-08.
T_crit: 1.00785e-08.
T_crit: 1.00785e-08.
T_crit: 1.00785e-08.
T_crit: 1.00785e-08.
T_crit: 1.00785e-08.
T_crit: 1.00785e-08.
T_crit: 1.00785e-08.
T_crit: 1.00785e-08.
T_crit: 1.00785e-08.
T_crit: 1.00785e-08.
T_crit: 1.00785e-08.
T_crit: 9.9834e-09.
T_crit: 9.98466e-09.
T_crit: 9.9834e-09.
T_crit: 1.00726e-08.
T_crit: 9.9834e-09.
T_crit: 1.05917e-08.
T_crit: 1.14715e-08.
T_crit: 1.17037e-08.
T_crit: 1.1673e-08.
T_crit: 1.28964e-08.
T_crit: 1.35672e-08.
T_crit: 1.28143e-08.
T_crit: 1.25752e-08.
T_crit: 1.23493e-08.
T_crit: 1.51285e-08.
T_crit: 1.24974e-08.
T_crit: 1.22409e-08.
T_crit: 1.25727e-08.
T_crit: 1.41942e-08.
T_crit: 1.30144e-08.
T_crit: 1.34279e-08.
T_crit: 1.32191e-08.
T_crit: 1.32191e-08.
T_crit: 1.29557e-08.
T_crit: 1.30414e-08.
T_crit: 1.34663e-08.
T_crit: 1.36755e-08.
T_crit: 1.36755e-08.
T_crit: 1.36742e-08.
T_crit: 1.30526e-08.
T_crit: 1.38608e-08.
T_crit: 1.44351e-08.
T_crit: 1.4809e-08.
T_crit: 1.50126e-08.
T_crit: 1.4703e-08.
T_crit: 1.46022e-08.
T_crit: 1.46319e-08.
Routing failed.
low, high, current 18 24 22
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 9.77158e-09.
T_crit: 9.88941e-09.
T_crit: 9.77089e-09.
T_crit: 9.77032e-09.
T_crit: 9.77158e-09.
T_crit: 9.6682e-09.
T_crit: 9.67324e-09.
T_crit: 9.77285e-09.
T_crit: 9.77285e-09.
T_crit: 9.77285e-09.
T_crit: 9.77285e-09.
T_crit: 9.77158e-09.
T_crit: 9.77158e-09.
T_crit: 9.77158e-09.
T_crit: 9.66946e-09.
T_crit: 9.66946e-09.
T_crit: 9.66946e-09.
T_crit: 9.66946e-09.
T_crit: 9.67072e-09.
T_crit: 9.67072e-09.
T_crit: 9.67072e-09.
T_crit: 9.67072e-09.
T_crit: 9.67072e-09.
T_crit: 9.67072e-09.
T_crit: 9.67072e-09.
T_crit: 9.67072e-09.
Successfully routed after 27 routing iterations.
Completed net delay value cross check successfully.
low, high, current 18 22 20
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 9.87358e-09.
T_crit: 9.78098e-09.
T_crit: 9.76149e-09.
T_crit: 9.7835e-09.
T_crit: 9.78098e-09.
T_crit: 9.89319e-09.
T_crit: 9.89319e-09.
T_crit: 9.78098e-09.
T_crit: 9.78098e-09.
T_crit: 9.78098e-09.
T_crit: 9.78098e-09.
T_crit: 9.78098e-09.
T_crit: 9.78098e-09.
T_crit: 9.78098e-09.
T_crit: 9.78098e-09.
T_crit: 9.78098e-09.
T_crit: 9.78098e-09.
T_crit: 9.78098e-09.
T_crit: 9.78098e-09.
T_crit: 9.78098e-09.
T_crit: 9.78098e-09.
T_crit: 9.78098e-09.
T_crit: 9.78098e-09.
T_crit: 9.78098e-09.
T_crit: 9.78098e-09.
T_crit: 9.78098e-09.
T_crit: 9.78098e-09.
T_crit: 9.78098e-09.
T_crit: 9.78098e-09.
Successfully routed after 30 routing iterations.
Completed net delay value cross check successfully.

Checking to ensure routing is legal ...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -417924711
Best routing used a channel width factor of 20.


Average number of bends per net: 6.16706  Maximum # of bends: 48


The number of routed nets (nonglobal): 419
Wirelength results (all in units of 1 clb segments):
	Total wirelength: 10819   Average net length: 25.8210
	Maximum net length: 167

Wirelength results in terms of physical segments:
	Total wiring segments used: 5505   Av. wire segments per net: 13.1384
	Maximum segments used by a net: 86


X - Directed channels:

j	max occ	av_occ		capacity
0	19	14.4500  	20
1	17	13.2500  	20
2	19	15.3500  	20
3	20	14.6500  	20
4	20	13.4000  	20
5	18	13.8000  	20
6	20	14.6000  	20
7	18	14.6000  	20
8	19	14.5500  	20
9	18	15.4000  	20
10	20	15.6000  	20
11	18	14.4000  	20
12	19	15.2000  	20
13	19	14.9500  	20
14	20	15.0500  	20
15	17	14.3500  	20
16	18	13.9500  	20
17	19	14.4000  	20
18	16	9.50000  	20
19	15	7.65000  	20
20	15	6.85000  	20

Y - Directed channels:

i	max occ	av_occ		capacity
0	13	8.85000  	20
1	16	10.8500  	20
2	16	12.0000  	20
3	17	12.4000  	20
4	16	12.2500  	20
5	18	11.2500  	20
6	18	12.4500  	20
7	20	13.7500  	20
8	19	13.4000  	20
9	17	13.1000  	20
10	17	13.5000  	20
11	18	14.4500  	20
12	18	13.4500  	20
13	18	12.7000  	20
14	17	12.3000  	20
15	16	12.6500  	20
16	16	12.7500  	20
17	17	11.7500  	20
18	16	11.2500  	20
19	15	9.85000  	20
20	16	10.0500  	20

Total Tracks in X-direction: 420  in Y-direction: 420

Logic Area (in minimum width transistor areas):
Total Logic Area: 1.2e+07  Per 1x1 logic tile: 30000

Routing area (in minimum width transistor areas):
Total Routing Area: 989390.  Per logic tile: 2473.47

Segment usage by type (index):
Segment type       Fractional utilization
------------       ----------------------
       0                  0.624

Segment usage by length:
Segment length       Fractional utilization
--------------       ----------------------
        2                   0.624

Critical Path: 9.78098e-09 (s)

Time elapsed (PLACE&ROUTE): 24422.349000 ms


Time elapsed (Fernando): 24422.357000 ms

