Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Nov 17 14:43:58 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 164 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 124 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.792        0.000                      0                14831        0.045        0.000                      0                14831        3.225        0.000                       0                  7084  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.792        0.000                      0                14831        0.045        0.000                      0                14831        3.225        0.000                       0                  7084  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.792ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.792ns  (required time - arrival time)
  Source:                 par_reset0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_read0_0/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.190ns  (logic 1.206ns (23.237%)  route 3.984ns (76.763%))
  Logic Levels:           10  (LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.036     0.036    par_reset0/clk
    SLICE_X13Y79         FDRE                                         r  par_reset0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  par_reset0/out_reg[0]/Q
                         net (fo=5, routed)           0.249     0.384    fsm8/par_reset0_out
    SLICE_X12Y79         LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.202     0.586 f  fsm8/out[3]_i_4__2/O
                         net (fo=15, routed)          0.294     0.880    fsm1/out_reg[0]_6
    SLICE_X13Y80         LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.135     1.015 f  fsm1/out[1]_i_4__1/O
                         net (fo=8, routed)           0.186     1.201    fsm0/out_reg[0]_6
    SLICE_X13Y80         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     1.380 f  fsm0/A_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=9, routed)           0.126     1.506    fsm/out_reg[2]_0
    SLICE_X14Y81         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.114     1.620 r  fsm/mem[11][7][31]_i_7/O
                         net (fo=114, routed)         0.574     2.194    j2_0/mem_reg[0][7][0]
    SLICE_X11Y71         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     2.341 r  j2_0/mem[11][7][31]_i_5/O
                         net (fo=108, routed)         1.421     3.762    B0_0/out[18]_i_7__0_0
    SLICE_X33Y41         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098     3.860 r  B0_0/out[28]_i_39__0/O
                         net (fo=1, routed)           0.011     3.871    B0_0/out[28]_i_39__0_n_0
    SLICE_X33Y41         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     3.954 r  B0_0/out_reg[28]_i_23__0/O
                         net (fo=1, routed)           0.356     4.310    B0_0/out_reg[28]_i_23__0_n_0
    SLICE_X30Y42         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.039     4.349 r  B0_0/out[28]_i_7__0/O
                         net (fo=1, routed)           0.011     4.360    B0_0/out[28]_i_7__0_n_0
    SLICE_X30Y42         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.076     4.436 r  B0_0/out_reg[28]_i_3__0/O
                         net (fo=1, routed)           0.000     4.436    B0_0/out_reg[28]_i_3__0_n_0
    SLICE_X30Y42         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.034     4.470 r  B0_0/out_reg[28]_i_1__0/O
                         net (fo=3, routed)           0.756     5.226    B_read0_0/B0_0_read_data[28]
    SLICE_X28Y75         FDRE                                         r  B_read0_0/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7163, unset)         0.026     7.026    B_read0_0/clk
    SLICE_X28Y75         FDRE                                         r  B_read0_0/out_reg[28]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y75         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027     7.018    B_read0_0/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.226    
  -------------------------------------------------------------------
                         slack                                  1.792    

Slack (MET) :             1.843ns  (required time - arrival time)
  Source:                 cond_stored3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 1.056ns (20.545%)  route 4.084ns (79.455%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.035     0.035    cond_stored3/clk
    SLICE_X13Y78         FDRE                                         r  cond_stored3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.134 r  cond_stored3/out_reg[0]/Q
                         net (fo=6, routed)           0.346     0.480    fsm4/cond_stored3_out
    SLICE_X12Y76         LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.118     0.598 f  fsm4/out[3]_i_6__3/O
                         net (fo=2, routed)           0.160     0.758    fsm4/out_reg[1]_0
    SLICE_X12Y77         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     0.937 f  fsm4/out[31]_i_3__0/O
                         net (fo=2, routed)           0.284     1.221    fsm3/done_reg_5
    SLICE_X14Y77         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.064     1.285 f  fsm3/mem[11][7][31]_i_11/O
                         net (fo=5, routed)           0.354     1.639    i0/mem[11][1][31]_i_4_0
    SLICE_X12Y81         LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.089     1.728 r  i0/mem[11][7][31]_i_16/O
                         net (fo=8, routed)           0.331     2.059    i0/mem[11][7][31]_i_16_n_0
    SLICE_X11Y83         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     2.237 r  i0/mem[11][1][31]_i_4/O
                         net (fo=108, routed)         1.467     3.704    A0_0/out[31]_i_10_1
    SLICE_X25Y130        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.038     3.742 r  A0_0/out[23]_i_25/O
                         net (fo=1, routed)           0.011     3.753    A0_0/out[23]_i_25_n_0
    SLICE_X25Y130        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     3.836 r  A0_0/out_reg[23]_i_9/O
                         net (fo=1, routed)           0.260     4.096    A0_0/out_reg[23]_i_9_n_0
    SLICE_X25Y125        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     4.195 r  A0_0/out[23]_i_4/O
                         net (fo=1, routed)           0.010     4.205    A0_0/out[23]_i_4_n_0
    SLICE_X25Y125        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.075     4.280 r  A0_0/out_reg[23]_i_2/O
                         net (fo=1, routed)           0.000     4.280    A0_0/out_reg[23]_i_2_n_0
    SLICE_X25Y125        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.034     4.314 r  A0_0/out_reg[23]_i_1/O
                         net (fo=3, routed)           0.861     5.175    A_sh_read0_0/A0_0_read_data[23]
    SLICE_X19Y89         FDRE                                         r  A_sh_read0_0/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7163, unset)         0.026     7.026    A_sh_read0_0/clk
    SLICE_X19Y89         FDRE                                         r  A_sh_read0_0/out_reg[23]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X19Y89         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     7.018    A_sh_read0_0/out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.175    
  -------------------------------------------------------------------
                         slack                                  1.843    

Slack (MET) :             1.857ns  (required time - arrival time)
  Source:                 par_reset0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_sh_read0_0/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.124ns  (logic 1.206ns (23.536%)  route 3.918ns (76.464%))
  Logic Levels:           10  (LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.036     0.036    par_reset0/clk
    SLICE_X13Y79         FDRE                                         r  par_reset0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  par_reset0/out_reg[0]/Q
                         net (fo=5, routed)           0.249     0.384    fsm8/par_reset0_out
    SLICE_X12Y79         LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.202     0.586 f  fsm8/out[3]_i_4__2/O
                         net (fo=15, routed)          0.294     0.880    fsm1/out_reg[0]_6
    SLICE_X13Y80         LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.135     1.015 f  fsm1/out[1]_i_4__1/O
                         net (fo=8, routed)           0.186     1.201    fsm0/out_reg[0]_6
    SLICE_X13Y80         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     1.380 f  fsm0/A_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=9, routed)           0.126     1.506    fsm/out_reg[2]_0
    SLICE_X14Y81         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.114     1.620 r  fsm/mem[11][7][31]_i_7/O
                         net (fo=114, routed)         0.574     2.194    j2_0/mem_reg[0][7][0]
    SLICE_X11Y71         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     2.341 r  j2_0/mem[11][7][31]_i_5/O
                         net (fo=108, routed)         1.421     3.762    B0_0/out[18]_i_7__0_0
    SLICE_X33Y41         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098     3.860 r  B0_0/out[28]_i_39__0/O
                         net (fo=1, routed)           0.011     3.871    B0_0/out[28]_i_39__0_n_0
    SLICE_X33Y41         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     3.954 r  B0_0/out_reg[28]_i_23__0/O
                         net (fo=1, routed)           0.356     4.310    B0_0/out_reg[28]_i_23__0_n_0
    SLICE_X30Y42         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.039     4.349 r  B0_0/out[28]_i_7__0/O
                         net (fo=1, routed)           0.011     4.360    B0_0/out[28]_i_7__0_n_0
    SLICE_X30Y42         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.076     4.436 r  B0_0/out_reg[28]_i_3__0/O
                         net (fo=1, routed)           0.000     4.436    B0_0/out_reg[28]_i_3__0_n_0
    SLICE_X30Y42         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.034     4.470 r  B0_0/out_reg[28]_i_1__0/O
                         net (fo=3, routed)           0.690     5.160    B_sh_read0_0/B0_0_read_data[28]
    SLICE_X25Y73         FDRE                                         r  B_sh_read0_0/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7163, unset)         0.025     7.025    B_sh_read0_0/clk
    SLICE_X25Y73         FDRE                                         r  B_sh_read0_0/out_reg[28]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X25Y73         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     7.017    B_sh_read0_0/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.160    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.904ns  (required time - arrival time)
  Source:                 cond_stored3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 1.056ns (20.791%)  route 4.023ns (79.209%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.035     0.035    cond_stored3/clk
    SLICE_X13Y78         FDRE                                         r  cond_stored3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.134 r  cond_stored3/out_reg[0]/Q
                         net (fo=6, routed)           0.346     0.480    fsm4/cond_stored3_out
    SLICE_X12Y76         LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.118     0.598 f  fsm4/out[3]_i_6__3/O
                         net (fo=2, routed)           0.160     0.758    fsm4/out_reg[1]_0
    SLICE_X12Y77         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     0.937 f  fsm4/out[31]_i_3__0/O
                         net (fo=2, routed)           0.284     1.221    fsm3/done_reg_5
    SLICE_X14Y77         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.064     1.285 f  fsm3/mem[11][7][31]_i_11/O
                         net (fo=5, routed)           0.354     1.639    i0/mem[11][1][31]_i_4_0
    SLICE_X12Y81         LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.089     1.728 r  i0/mem[11][7][31]_i_16/O
                         net (fo=8, routed)           0.331     2.059    i0/mem[11][7][31]_i_16_n_0
    SLICE_X11Y83         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     2.237 r  i0/mem[11][1][31]_i_4/O
                         net (fo=108, routed)         1.467     3.704    A0_0/out[31]_i_10_1
    SLICE_X25Y130        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.038     3.742 r  A0_0/out[23]_i_25/O
                         net (fo=1, routed)           0.011     3.753    A0_0/out[23]_i_25_n_0
    SLICE_X25Y130        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     3.836 r  A0_0/out_reg[23]_i_9/O
                         net (fo=1, routed)           0.260     4.096    A0_0/out_reg[23]_i_9_n_0
    SLICE_X25Y125        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     4.195 r  A0_0/out[23]_i_4/O
                         net (fo=1, routed)           0.010     4.205    A0_0/out[23]_i_4_n_0
    SLICE_X25Y125        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.075     4.280 r  A0_0/out_reg[23]_i_2/O
                         net (fo=1, routed)           0.000     4.280    A0_0/out_reg[23]_i_2_n_0
    SLICE_X25Y125        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.034     4.314 r  A0_0/out_reg[23]_i_1/O
                         net (fo=3, routed)           0.800     5.114    A_read0_0/A0_0_read_data[23]
    SLICE_X20Y89         FDRE                                         r  A_read0_0/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7163, unset)         0.026     7.026    A_read0_0/clk
    SLICE_X20Y89         FDRE                                         r  A_read0_0/out_reg[23]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X20Y89         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     7.018    A_read0_0/out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.114    
  -------------------------------------------------------------------
                         slack                                  1.904    

Slack (MET) :             1.922ns  (required time - arrival time)
  Source:                 par_reset0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_sh_read0_0/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.059ns  (logic 1.085ns (21.447%)  route 3.974ns (78.553%))
  Logic Levels:           10  (LUT4=1 LUT5=3 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.036     0.036    par_reset0/clk
    SLICE_X13Y79         FDRE                                         r  par_reset0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  par_reset0/out_reg[0]/Q
                         net (fo=5, routed)           0.249     0.384    fsm8/par_reset0_out
    SLICE_X12Y79         LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.202     0.586 f  fsm8/out[3]_i_4__2/O
                         net (fo=15, routed)          0.294     0.880    fsm1/out_reg[0]_6
    SLICE_X13Y80         LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.135     1.015 f  fsm1/out[1]_i_4__1/O
                         net (fo=8, routed)           0.186     1.201    fsm0/out_reg[0]_6
    SLICE_X13Y80         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     1.380 f  fsm0/A_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=9, routed)           0.126     1.506    fsm/out_reg[2]_0
    SLICE_X14Y81         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.114     1.620 r  fsm/mem[11][7][31]_i_7/O
                         net (fo=114, routed)         0.312     1.932    par_done_reg9/mem[11][7][31]_i_3__0
    SLICE_X11Y79         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064     1.996 r  par_done_reg9/mem[11][7][31]_i_11__0/O
                         net (fo=6, routed)           0.178     2.174    fsm3/mem_reg[11][7][0]
    SLICE_X10Y78         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     2.214 r  fsm3/mem[11][7][31]_i_6__0/O
                         net (fo=352, routed)         1.519     3.733    B0_0/B0_0_addr0[2]
    SLICE_X24Y27         MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.099     3.832 r  B0_0/out_reg[4]_i_23__0/O
                         net (fo=1, routed)           0.335     4.167    B0_0/out_reg[4]_i_23__0_n_0
    SLICE_X24Y31         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.040     4.207 r  B0_0/out[4]_i_7__0/O
                         net (fo=1, routed)           0.012     4.219    B0_0/out[4]_i_7__0_n_0
    SLICE_X24Y31         MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.078     4.297 r  B0_0/out_reg[4]_i_3__0/O
                         net (fo=1, routed)           0.000     4.297    B0_0/out_reg[4]_i_3__0_n_0
    SLICE_X24Y31         MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.035     4.332 r  B0_0/out_reg[4]_i_1__0/O
                         net (fo=3, routed)           0.763     5.095    B_sh_read0_0/B0_0_read_data[4]
    SLICE_X25Y73         FDRE                                         r  B_sh_read0_0/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7163, unset)         0.025     7.025    B_sh_read0_0/clk
    SLICE_X25Y73         FDRE                                         r  B_sh_read0_0/out_reg[4]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X25Y73         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027     7.017    B_sh_read0_0/out_reg[4]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.095    
  -------------------------------------------------------------------
                         slack                                  1.922    

Slack (MET) :             1.938ns  (required time - arrival time)
  Source:                 par_reset0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_sh_read0_0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.044ns  (logic 1.178ns (23.354%)  route 3.866ns (76.646%))
  Logic Levels:           10  (LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.036     0.036    par_reset0/clk
    SLICE_X13Y79         FDRE                                         r  par_reset0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  par_reset0/out_reg[0]/Q
                         net (fo=5, routed)           0.249     0.384    fsm8/par_reset0_out
    SLICE_X12Y79         LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.202     0.586 f  fsm8/out[3]_i_4__2/O
                         net (fo=15, routed)          0.294     0.880    fsm1/out_reg[0]_6
    SLICE_X13Y80         LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.135     1.015 f  fsm1/out[1]_i_4__1/O
                         net (fo=8, routed)           0.186     1.201    fsm0/out_reg[0]_6
    SLICE_X13Y80         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     1.380 f  fsm0/A_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=9, routed)           0.126     1.506    fsm/out_reg[2]_0
    SLICE_X14Y81         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.114     1.620 r  fsm/mem[11][7][31]_i_7/O
                         net (fo=114, routed)         0.551     2.171    j2_0/mem_reg[0][7][0]
    SLICE_X12Y69         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.063     2.234 r  j2_0/out[17]_i_30/O
                         net (fo=108, routed)         1.313     3.547    B0_0/out[0]_i_5__0_0
    SLICE_X26Y30         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.147     3.694 r  B0_0/out[3]_i_30__0/O
                         net (fo=1, routed)           0.010     3.704    B0_0/out[3]_i_30__0_n_0
    SLICE_X26Y30         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     3.786 r  B0_0/out_reg[3]_i_15__0/O
                         net (fo=1, routed)           0.328     4.114    B0_0/out_reg[3]_i_15__0_n_0
    SLICE_X20Y31         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.038     4.152 r  B0_0/out[3]_i_5__0/O
                         net (fo=1, routed)           0.023     4.175    B0_0/out[3]_i_5__0_n_0
    SLICE_X20Y31         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.082     4.257 r  B0_0/out_reg[3]_i_2__0/O
                         net (fo=1, routed)           0.000     4.257    B0_0/out_reg[3]_i_2__0_n_0
    SLICE_X20Y31         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.037     4.294 r  B0_0/out_reg[3]_i_1__0/O
                         net (fo=3, routed)           0.786     5.080    B_sh_read0_0/B0_0_read_data[3]
    SLICE_X24Y73         FDRE                                         r  B_sh_read0_0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7163, unset)         0.026     7.026    B_sh_read0_0/clk
    SLICE_X24Y73         FDRE                                         r  B_sh_read0_0/out_reg[3]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y73         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027     7.018    B_sh_read0_0/out_reg[3]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.080    
  -------------------------------------------------------------------
                         slack                                  1.938    

Slack (MET) :             1.940ns  (required time - arrival time)
  Source:                 par_reset0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_read0_0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.042ns  (logic 1.178ns (23.364%)  route 3.864ns (76.636%))
  Logic Levels:           10  (LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.036     0.036    par_reset0/clk
    SLICE_X13Y79         FDRE                                         r  par_reset0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  par_reset0/out_reg[0]/Q
                         net (fo=5, routed)           0.249     0.384    fsm8/par_reset0_out
    SLICE_X12Y79         LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.202     0.586 f  fsm8/out[3]_i_4__2/O
                         net (fo=15, routed)          0.294     0.880    fsm1/out_reg[0]_6
    SLICE_X13Y80         LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.135     1.015 f  fsm1/out[1]_i_4__1/O
                         net (fo=8, routed)           0.186     1.201    fsm0/out_reg[0]_6
    SLICE_X13Y80         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     1.380 f  fsm0/A_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=9, routed)           0.126     1.506    fsm/out_reg[2]_0
    SLICE_X14Y81         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.114     1.620 r  fsm/mem[11][7][31]_i_7/O
                         net (fo=114, routed)         0.551     2.171    j2_0/mem_reg[0][7][0]
    SLICE_X12Y69         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.063     2.234 r  j2_0/out[17]_i_30/O
                         net (fo=108, routed)         1.313     3.547    B0_0/out[0]_i_5__0_0
    SLICE_X26Y30         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.147     3.694 r  B0_0/out[3]_i_30__0/O
                         net (fo=1, routed)           0.010     3.704    B0_0/out[3]_i_30__0_n_0
    SLICE_X26Y30         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     3.786 r  B0_0/out_reg[3]_i_15__0/O
                         net (fo=1, routed)           0.328     4.114    B0_0/out_reg[3]_i_15__0_n_0
    SLICE_X20Y31         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.038     4.152 r  B0_0/out[3]_i_5__0/O
                         net (fo=1, routed)           0.023     4.175    B0_0/out[3]_i_5__0_n_0
    SLICE_X20Y31         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.082     4.257 r  B0_0/out_reg[3]_i_2__0/O
                         net (fo=1, routed)           0.000     4.257    B0_0/out_reg[3]_i_2__0_n_0
    SLICE_X20Y31         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.037     4.294 r  B0_0/out_reg[3]_i_1__0/O
                         net (fo=3, routed)           0.784     5.078    B_read0_0/B0_0_read_data[3]
    SLICE_X24Y73         FDRE                                         r  B_read0_0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7163, unset)         0.026     7.026    B_read0_0/clk
    SLICE_X24Y73         FDRE                                         r  B_read0_0/out_reg[3]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y73         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027     7.018    B_read0_0/out_reg[3]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.078    
  -------------------------------------------------------------------
                         slack                                  1.940    

Slack (MET) :             1.945ns  (required time - arrival time)
  Source:                 cond_stored3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.038ns  (logic 1.090ns (21.636%)  route 3.948ns (78.364%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.035     0.035    cond_stored3/clk
    SLICE_X13Y78         FDRE                                         r  cond_stored3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.134 r  cond_stored3/out_reg[0]/Q
                         net (fo=6, routed)           0.346     0.480    fsm4/cond_stored3_out
    SLICE_X12Y76         LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.118     0.598 f  fsm4/out[3]_i_6__3/O
                         net (fo=2, routed)           0.160     0.758    fsm4/out_reg[1]_0
    SLICE_X12Y77         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     0.937 f  fsm4/out[31]_i_3__0/O
                         net (fo=2, routed)           0.284     1.221    fsm3/done_reg_5
    SLICE_X14Y77         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.064     1.285 f  fsm3/mem[11][7][31]_i_11/O
                         net (fo=5, routed)           0.354     1.639    i0/mem[11][1][31]_i_4_0
    SLICE_X12Y81         LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.089     1.728 r  i0/mem[11][7][31]_i_16/O
                         net (fo=8, routed)           0.331     2.059    i0/mem[11][7][31]_i_16_n_0
    SLICE_X11Y83         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     2.237 r  i0/mem[11][1][31]_i_4/O
                         net (fo=108, routed)         1.404     3.641    A0_0/out[31]_i_10_1
    SLICE_X23Y130        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098     3.739 r  A0_0/out[31]_i_31/O
                         net (fo=1, routed)           0.011     3.750    A0_0/out[31]_i_31_n_0
    SLICE_X23Y130        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     3.833 r  A0_0/out_reg[31]_i_15/O
                         net (fo=1, routed)           0.315     4.148    A0_0/out_reg[31]_i_15_n_0
    SLICE_X24Y127        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.062     4.210 r  A0_0/out[31]_i_10/O
                         net (fo=1, routed)           0.027     4.237    A0_0/out[31]_i_10_n_0
    SLICE_X24Y127        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.083     4.320 r  A0_0/out_reg[31]_i_6/O
                         net (fo=1, routed)           0.000     4.320    A0_0/out_reg[31]_i_6_n_0
    SLICE_X24Y127        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.037     4.357 r  A0_0/out_reg[31]_i_2/O
                         net (fo=3, routed)           0.716     5.073    A_read0_0/A0_0_read_data[31]
    SLICE_X20Y89         FDRE                                         r  A_read0_0/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7163, unset)         0.026     7.026    A_read0_0/clk
    SLICE_X20Y89         FDRE                                         r  A_read0_0/out_reg[31]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X20Y89         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027     7.018    A_read0_0/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.073    
  -------------------------------------------------------------------
                         slack                                  1.945    

Slack (MET) :             1.961ns  (required time - arrival time)
  Source:                 par_reset0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_read0_0/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 1.085ns (21.614%)  route 3.935ns (78.386%))
  Logic Levels:           10  (LUT4=1 LUT5=3 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.036     0.036    par_reset0/clk
    SLICE_X13Y79         FDRE                                         r  par_reset0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  par_reset0/out_reg[0]/Q
                         net (fo=5, routed)           0.249     0.384    fsm8/par_reset0_out
    SLICE_X12Y79         LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.202     0.586 f  fsm8/out[3]_i_4__2/O
                         net (fo=15, routed)          0.294     0.880    fsm1/out_reg[0]_6
    SLICE_X13Y80         LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.135     1.015 f  fsm1/out[1]_i_4__1/O
                         net (fo=8, routed)           0.186     1.201    fsm0/out_reg[0]_6
    SLICE_X13Y80         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     1.380 f  fsm0/A_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=9, routed)           0.126     1.506    fsm/out_reg[2]_0
    SLICE_X14Y81         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.114     1.620 r  fsm/mem[11][7][31]_i_7/O
                         net (fo=114, routed)         0.312     1.932    par_done_reg9/mem[11][7][31]_i_3__0
    SLICE_X11Y79         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064     1.996 r  par_done_reg9/mem[11][7][31]_i_11__0/O
                         net (fo=6, routed)           0.178     2.174    fsm3/mem_reg[11][7][0]
    SLICE_X10Y78         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     2.214 r  fsm3/mem[11][7][31]_i_6__0/O
                         net (fo=352, routed)         1.519     3.733    B0_0/B0_0_addr0[2]
    SLICE_X24Y27         MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.099     3.832 r  B0_0/out_reg[4]_i_23__0/O
                         net (fo=1, routed)           0.335     4.167    B0_0/out_reg[4]_i_23__0_n_0
    SLICE_X24Y31         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.040     4.207 r  B0_0/out[4]_i_7__0/O
                         net (fo=1, routed)           0.012     4.219    B0_0/out[4]_i_7__0_n_0
    SLICE_X24Y31         MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.078     4.297 r  B0_0/out_reg[4]_i_3__0/O
                         net (fo=1, routed)           0.000     4.297    B0_0/out_reg[4]_i_3__0_n_0
    SLICE_X24Y31         MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.035     4.332 r  B0_0/out_reg[4]_i_1__0/O
                         net (fo=3, routed)           0.724     5.056    B_read0_0/B0_0_read_data[4]
    SLICE_X25Y73         FDRE                                         r  B_read0_0/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7163, unset)         0.025     7.025    B_read0_0/clk
    SLICE_X25Y73         FDRE                                         r  B_read0_0/out_reg[4]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X25Y73         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    B_read0_0/out_reg[4]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.056    
  -------------------------------------------------------------------
                         slack                                  1.961    

Slack (MET) :             1.991ns  (required time - arrival time)
  Source:                 cond_stored3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.992ns  (logic 1.170ns (23.437%)  route 3.822ns (76.562%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.035     0.035    cond_stored3/clk
    SLICE_X13Y78         FDRE                                         r  cond_stored3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.134 r  cond_stored3/out_reg[0]/Q
                         net (fo=6, routed)           0.346     0.480    fsm4/cond_stored3_out
    SLICE_X12Y76         LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.118     0.598 f  fsm4/out[3]_i_6__3/O
                         net (fo=2, routed)           0.160     0.758    fsm4/out_reg[1]_0
    SLICE_X12Y77         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     0.937 f  fsm4/out[31]_i_3__0/O
                         net (fo=2, routed)           0.284     1.221    fsm3/done_reg_5
    SLICE_X14Y77         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.064     1.285 f  fsm3/mem[11][7][31]_i_11/O
                         net (fo=5, routed)           0.354     1.639    i0/mem[11][1][31]_i_4_0
    SLICE_X12Y81         LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.089     1.728 r  i0/mem[11][7][31]_i_16/O
                         net (fo=8, routed)           0.279     2.007    i0/mem[11][7][31]_i_16_n_0
    SLICE_X10Y84         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     2.155 r  i0/mem[11][5][31]_i_4__0/O
                         net (fo=108, routed)         1.179     3.334    A0_0/out[18]_i_6_0
    SLICE_X16Y129        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.174     3.508 r  A0_0/out[25]_i_34/O
                         net (fo=1, routed)           0.027     3.535    A0_0/out[25]_i_34_n_0
    SLICE_X16Y129        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.090     3.625 r  A0_0/out_reg[25]_i_19/O
                         net (fo=1, routed)           0.308     3.933    A0_0/out_reg[25]_i_19_n_0
    SLICE_X18Y127        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.100     4.033 r  A0_0/out[25]_i_6/O
                         net (fo=1, routed)           0.010     4.043    A0_0/out[25]_i_6_n_0
    SLICE_X18Y127        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.075     4.118 r  A0_0/out_reg[25]_i_3/O
                         net (fo=1, routed)           0.000     4.118    A0_0/out_reg[25]_i_3_n_0
    SLICE_X18Y127        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.034     4.152 r  A0_0/out_reg[25]_i_1/O
                         net (fo=3, routed)           0.875     5.027    A_sh_read0_0/A0_0_read_data[25]
    SLICE_X19Y89         FDRE                                         r  A_sh_read0_0/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7163, unset)         0.026     7.026    A_sh_read0_0/clk
    SLICE_X19Y89         FDRE                                         r  A_sh_read0_0/out_reg[25]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X19Y89         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027     7.018    A_sh_read0_0/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.027    
  -------------------------------------------------------------------
                         slack                                  1.991    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 B_sh_read0_0/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg9/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.013     0.013    B_sh_read0_0/clk
    SLICE_X11Y78         FDRE                                         r  B_sh_read0_0/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  B_sh_read0_0/done_reg/Q
                         net (fo=6, routed)           0.027     0.079    par_reset3/B_sh_read0_0_done
    SLICE_X11Y79         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.014     0.093 r  par_reset3/out[0]_i_1__33/O
                         net (fo=1, routed)           0.016     0.109    par_done_reg9/out_reg[0]_4
    SLICE_X11Y79         FDRE                                         r  par_done_reg9/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.018     0.018    par_done_reg9/clk
    SLICE_X11Y79         FDRE                                         r  par_done_reg9/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X11Y79         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg9/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 par_done_reg8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg8/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.102%)  route 0.044ns (44.898%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.012     0.012    par_done_reg8/clk
    SLICE_X11Y79         FDRE                                         r  par_done_reg8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg8/out_reg[0]/Q
                         net (fo=43, routed)          0.029     0.080    par_reset3/par_done_reg8_out
    SLICE_X11Y79         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.095 r  par_reset3/out[0]_i_1__32/O
                         net (fo=1, routed)           0.015     0.110    par_done_reg8/out_reg[0]_0
    SLICE_X11Y79         FDRE                                         r  par_done_reg8/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.018     0.018    par_done_reg8/clk
    SLICE_X11Y79         FDRE                                         r  par_done_reg8/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X11Y79         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg8/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mult_pipe4/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read4_0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.614%)  route 0.062ns (61.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.013     0.013    mult_pipe4/clk
    SLICE_X20Y79         FDRE                                         r  mult_pipe4/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y79         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe4/out_reg[3]/Q
                         net (fo=1, routed)           0.062     0.114    bin_read4_0/out[3]
    SLICE_X20Y79         FDRE                                         r  bin_read4_0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.019     0.019    bin_read4_0/clk
    SLICE_X20Y79         FDRE                                         r  bin_read4_0/out_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X20Y79         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     0.066    bin_read4_0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 cond_stored5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored5/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.053ns (53.000%)  route 0.047ns (47.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.012     0.012    cond_stored5/clk
    SLICE_X12Y79         FDRE                                         r  cond_stored5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_stored5/out_reg[0]/Q
                         net (fo=6, routed)           0.031     0.082    cond_stored5/cond_stored5_out
    SLICE_X12Y79         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.096 r  cond_stored5/out[0]_i_1__35/O
                         net (fo=1, routed)           0.016     0.112    cond_stored5/out[0]_i_1__35_n_0
    SLICE_X12Y79         FDRE                                         r  cond_stored5/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.018     0.018    cond_stored5/clk
    SLICE_X12Y79         FDRE                                         r  cond_stored5/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X12Y79         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    cond_stored5/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 cond_stored5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed5/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.053ns (52.475%)  route 0.048ns (47.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.012     0.012    cond_stored5/clk
    SLICE_X12Y79         FDRE                                         r  cond_stored5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_stored5/out_reg[0]/Q
                         net (fo=6, routed)           0.031     0.082    fsm6/cond_stored5_out
    SLICE_X12Y79         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     0.096 r  fsm6/out[0]_i_1__34/O
                         net (fo=1, routed)           0.017     0.113    cond_computed5/out_reg[0]_0
    SLICE_X12Y79         FDRE                                         r  cond_computed5/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.018     0.018    cond_computed5/clk
    SLICE_X12Y79         FDRE                                         r  cond_computed5/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X12Y79         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed5/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 A_int_read0_0/out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[7][2][27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.039ns (37.864%)  route 0.064ns (62.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.013     0.013    A_int_read0_0/clk
    SLICE_X23Y107        FDRE                                         r  A_int_read0_0/out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y107        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  A_int_read0_0/out_reg[27]/Q
                         net (fo=96, routed)          0.064     0.116    A0_0/mem_reg[11][7][27]_0
    SLICE_X23Y108        FDRE                                         r  A0_0/mem_reg[7][2][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.019     0.019    A0_0/clk
    SLICE_X23Y108        FDRE                                         r  A0_0/mem_reg[7][2][27]/C
                         clock pessimism              0.000     0.019    
    SLICE_X23Y108        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    A0_0/mem_reg[7][2][27]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mult_pipe0/done_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.038ns (36.893%)  route 0.065ns (63.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.013     0.013    mult_pipe0/clk
    SLICE_X4Y77          FDRE                                         r  mult_pipe0/done_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe0/done_buf_reg[1]/Q
                         net (fo=1, routed)           0.065     0.116    mult_pipe0/done_buf_reg[1]__0
    SLICE_X4Y77          FDRE                                         r  mult_pipe0/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.019     0.019    mult_pipe0/clk
    SLICE_X4Y77          FDRE                                         r  mult_pipe0/done_reg/C
                         clock pessimism              0.000     0.019    
    SLICE_X4Y77          FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    mult_pipe0/done_reg
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mult_pipe4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read4_0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.038ns (36.538%)  route 0.066ns (63.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.013     0.013    mult_pipe4/clk
    SLICE_X20Y78         FDRE                                         r  mult_pipe4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y78         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe4/out_reg[0]/Q
                         net (fo=1, routed)           0.066     0.117    bin_read4_0/out[0]
    SLICE_X20Y77         FDRE                                         r  bin_read4_0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.019     0.019    bin_read4_0/clk
    SLICE_X20Y77         FDRE                                         r  bin_read4_0/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X20Y77         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    bin_read4_0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.039ns (37.864%)  route 0.064ns (62.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X21Y77         FDRE                                         r  mult_pipe1/out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y77         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe1/out_reg[14]/Q
                         net (fo=1, routed)           0.064     0.116    bin_read1_0/Q[14]
    SLICE_X21Y76         FDRE                                         r  bin_read1_0/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.019     0.019    bin_read1_0/clk
    SLICE_X21Y76         FDRE                                         r  bin_read1_0/out_reg[14]/C
                         clock pessimism              0.000     0.019    
    SLICE_X21Y76         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    bin_read1_0/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.500%)  route 0.065ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.012     0.012    mult_pipe1/clk
    SLICE_X18Y73         FDRE                                         r  mult_pipe1/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y73         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe1/out_reg[8]/Q
                         net (fo=1, routed)           0.065     0.116    bin_read1_0/Q[8]
    SLICE_X18Y73         FDRE                                         r  bin_read1_0/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.019     0.019    bin_read1_0/clk
    SLICE_X18Y73         FDRE                                         r  bin_read1_0/out_reg[8]/C
                         clock pessimism              0.000     0.019    
    SLICE_X18Y73         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     0.065    bin_read1_0/out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y32  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y30  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y32  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y29  mult_pipe2/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y32  mult_pipe3/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y34  mult_pipe4/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y30  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y27  mult_pipe2/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y30  mult_pipe3/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y35  mult_pipe4/out_tmp_reg/DSP_OUTPUT_INST/CLK
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X13Y82   A0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X13Y82   A0_0/done_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y84   A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X17Y84   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X5Y86    A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y84   A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X10Y108  A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X10Y108  A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y84   A0_0/mem_reg[0][0][14]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y92   A0_0/mem_reg[0][0][15]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X13Y82   A0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X13Y82   A0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y84   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y84   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X17Y84   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X17Y84   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X5Y86    A0_0/mem_reg[0][0][11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X5Y86    A0_0/mem_reg[0][0][11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y84   A0_0/mem_reg[0][0][12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y84   A0_0/mem_reg[0][0][12]/C



