// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_top_ack_delay (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        eventEng2ackDelay_event_dout,
        eventEng2ackDelay_event_num_data_valid,
        eventEng2ackDelay_event_fifo_cap,
        eventEng2ackDelay_event_empty_n,
        eventEng2ackDelay_event_read,
        ackDelayFifoReadCount_din,
        ackDelayFifoReadCount_num_data_valid,
        ackDelayFifoReadCount_fifo_cap,
        ackDelayFifoReadCount_full_n,
        ackDelayFifoReadCount_write,
        eventEng2txEng_event_din,
        eventEng2txEng_event_num_data_valid,
        eventEng2txEng_event_fifo_cap,
        eventEng2txEng_event_full_n,
        eventEng2txEng_event_write,
        ackDelayFifoWriteCount_din,
        ackDelayFifoWriteCount_num_data_valid,
        ackDelayFifoWriteCount_fifo_cap,
        ackDelayFifoWriteCount_full_n,
        ackDelayFifoWriteCount_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [180:0] eventEng2ackDelay_event_dout;
input  [6:0] eventEng2ackDelay_event_num_data_valid;
input  [6:0] eventEng2ackDelay_event_fifo_cap;
input   eventEng2ackDelay_event_empty_n;
output   eventEng2ackDelay_event_read;
output  [0:0] ackDelayFifoReadCount_din;
input  [6:0] ackDelayFifoReadCount_num_data_valid;
input  [6:0] ackDelayFifoReadCount_fifo_cap;
input   ackDelayFifoReadCount_full_n;
output   ackDelayFifoReadCount_write;
output  [180:0] eventEng2txEng_event_din;
input  [6:0] eventEng2txEng_event_num_data_valid;
input  [6:0] eventEng2txEng_event_fifo_cap;
input   eventEng2txEng_event_full_n;
output   eventEng2txEng_event_write;
output  [0:0] ackDelayFifoWriteCount_din;
input  [6:0] ackDelayFifoWriteCount_num_data_valid;
input  [6:0] ackDelayFifoWriteCount_fifo_cap;
input   ackDelayFifoWriteCount_full_n;
output   ackDelayFifoWriteCount_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg eventEng2ackDelay_event_read;
reg ackDelayFifoReadCount_write;
reg[180:0] eventEng2txEng_event_din;
reg eventEng2txEng_event_write;
reg ackDelayFifoWriteCount_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire   [0:0] tmp_i_nbreadreq_fu_86_p3;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] tmp_i_reg_290;
reg    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
reg   [0:0] tmp_i_reg_290_pp0_iter2_reg;
reg   [0:0] icmp_ln1081_reg_331;
wire   [0:0] tmp_i_354_nbwritereq_fu_108_p3;
wire   [0:0] icmp_ln1065_79_fu_223_p2;
reg    ap_predicate_op63_write_state4;
reg   [0:0] icmp_ln1065_reg_335;
reg   [0:0] icmp_ln53_reg_304;
reg   [0:0] icmp_ln53_reg_304_pp0_iter2_reg;
reg    ap_predicate_op68_write_state4;
reg    ap_block_state4_pp0_stage0_iter3;
reg   [0:0] tmp_i_reg_290_pp0_iter3_reg;
reg   [0:0] icmp_ln1081_reg_331_pp0_iter3_reg;
reg   [0:0] tmp_i_354_reg_339;
reg   [0:0] icmp_ln1065_79_reg_343;
reg    ap_predicate_op71_write_state5;
reg   [0:0] icmp_ln1065_reg_335_pp0_iter3_reg;
reg   [0:0] icmp_ln53_reg_304_pp0_iter3_reg;
reg    ap_predicate_op73_write_state5;
reg    ap_block_state5_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_subdone;
reg   [9:0] ack_table_V_address0;
reg    ack_table_V_ce0;
wire   [11:0] ack_table_V_q0;
reg   [9:0] ack_table_V_address1;
reg    ack_table_V_ce1;
reg    ack_table_V_we1;
reg   [11:0] ack_table_V_d1;
reg   [15:0] ad_pointer_V;
reg    eventEng2ackDelay_event_blk_n;
wire    ap_block_pp0_stage0;
reg    ackDelayFifoReadCount_blk_n;
reg    eventEng2txEng_event_blk_n;
reg    ackDelayFifoWriteCount_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_i_reg_290_pp0_iter1_reg;
reg   [180:0] eventEng2ackDelay_event_read_reg_294;
reg   [180:0] eventEng2ackDelay_event_read_reg_294_pp0_iter1_reg;
reg   [180:0] eventEng2ackDelay_event_read_reg_294_pp0_iter2_reg;
reg   [9:0] ev_sessionID_V_1_reg_299;
wire   [0:0] icmp_ln53_fu_178_p2;
reg   [0:0] icmp_ln53_reg_304_pp0_iter1_reg;
reg   [15:0] ad_pointer_V_load_reg_308;
reg   [15:0] ad_pointer_V_load_reg_308_pp0_iter2_reg;
reg   [9:0] ack_table_V_addr_1_reg_313;
reg   [9:0] ack_table_V_addr_1_reg_313_pp0_iter2_reg;
reg   [9:0] ack_table_V_addr_reg_319;
reg   [9:0] ack_table_V_addr_reg_319_pp0_iter2_reg;
reg   [11:0] ack_table_V_load_reg_325;
wire   [0:0] grp_fu_158_p2;
wire   [63:0] zext_ln587_18_fu_188_p1;
wire   [63:0] zext_ln587_fu_219_p1;
wire   [15:0] select_ln78_fu_205_p3;
reg    ap_block_pp0_stage0_01001;
wire   [180:0] zext_ln174_75_fu_279_p1;
wire   [11:0] add_ln887_fu_284_p2;
wire   [31:0] ev_type_fu_164_p1;
wire   [15:0] add_ln886_fu_193_p2;
wire   [0:0] icmp_ln1065_80_fu_199_p2;
wire   [47:0] shl_ln_fu_228_p3;
wire   [47:0] or_ln174_fu_235_p2;
wire   [15:0] tmp_fu_241_p4;
wire   [48:0] or_ln174_s_fu_251_p4;
wire   [48:0] or_ln174_54_fu_261_p2;
wire   [84:0] zext_ln174_fu_267_p1;
wire   [85:0] tmp_605_i_fu_271_p3;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to3;
reg    ap_reset_idle_pp0;
reg    ap_block_pp0;
reg    ap_enable_operation_35;
reg    ap_enable_state2_pp0_iter1_stage0;
reg    ap_enable_operation_45;
reg    ap_enable_state3_pp0_iter2_stage0;
reg    ap_predicate_op65_store_state4;
reg    ap_enable_operation_65;
reg    ap_enable_state4_pp0_iter3_stage0;
reg    ap_predicate_op67_store_state4;
reg    ap_enable_operation_67;
reg    ap_predicate_op69_store_state4;
reg    ap_enable_operation_69;
reg    ap_predicate_op44_load_state2;
reg    ap_enable_operation_44;
reg    ap_predicate_op48_load_state3;
reg    ap_enable_operation_48;
wire    ap_enable_pp0;
reg    ap_condition_179;
reg    ap_condition_86;
reg    ap_condition_101;
reg    ap_condition_284;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ad_pointer_V = 16'd0;
end

toe_top_ack_delay_ack_table_V_RAM_2P_BRAM_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
ack_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(ack_table_V_address0),
    .ce0(ack_table_V_ce0),
    .q0(ack_table_V_q0),
    .address1(ack_table_V_address1),
    .ce1(ack_table_V_ce1),
    .we1(ack_table_V_we1),
    .d1(ack_table_V_d1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_290 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ack_table_V_addr_1_reg_313 <= zext_ln587_18_fu_188_p1;
        ad_pointer_V_load_reg_308 <= ad_pointer_V;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ack_table_V_addr_1_reg_313_pp0_iter2_reg <= ack_table_V_addr_1_reg_313;
        ack_table_V_addr_reg_319_pp0_iter2_reg <= ack_table_V_addr_reg_319;
        ad_pointer_V_load_reg_308_pp0_iter2_reg <= ad_pointer_V_load_reg_308;
        eventEng2ackDelay_event_read_reg_294_pp0_iter2_reg <= eventEng2ackDelay_event_read_reg_294_pp0_iter1_reg;
        icmp_ln1065_reg_335_pp0_iter3_reg <= icmp_ln1065_reg_335;
        icmp_ln1081_reg_331_pp0_iter3_reg <= icmp_ln1081_reg_331;
        icmp_ln53_reg_304_pp0_iter2_reg <= icmp_ln53_reg_304_pp0_iter1_reg;
        icmp_ln53_reg_304_pp0_iter3_reg <= icmp_ln53_reg_304_pp0_iter2_reg;
        tmp_i_reg_290_pp0_iter2_reg <= tmp_i_reg_290_pp0_iter1_reg;
        tmp_i_reg_290_pp0_iter3_reg <= tmp_i_reg_290_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_290 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ack_table_V_addr_reg_319 <= zext_ln587_fu_219_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_i_reg_290_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ack_table_V_load_reg_325 <= ack_table_V_q0;
        icmp_ln1081_reg_331 <= grp_fu_158_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_290 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ad_pointer_V <= select_ln78_fu_205_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_86_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ev_sessionID_V_1_reg_299 <= {{eventEng2ackDelay_event_dout[41:32]}};
        eventEng2ackDelay_event_read_reg_294 <= eventEng2ackDelay_event_dout;
        icmp_ln53_reg_304 <= icmp_ln53_fu_178_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        eventEng2ackDelay_event_read_reg_294_pp0_iter1_reg <= eventEng2ackDelay_event_read_reg_294;
        icmp_ln53_reg_304_pp0_iter1_reg <= icmp_ln53_reg_304;
        tmp_i_reg_290 <= tmp_i_nbreadreq_fu_86_p3;
        tmp_i_reg_290_pp0_iter1_reg <= tmp_i_reg_290;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_354_nbwritereq_fu_108_p3 == 1'd1) & (icmp_ln1081_reg_331 == 1'd0) & (tmp_i_reg_290_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1065_79_reg_343 <= icmp_ln1065_79_fu_223_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln53_reg_304_pp0_iter1_reg == 1'd1) & (tmp_i_reg_290_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1065_reg_335 <= grp_fu_158_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1081_reg_331 == 1'd0) & (tmp_i_reg_290_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_354_reg_339 <= eventEng2txEng_event_full_n;
    end
end

always @ (*) begin
    if (((tmp_i_reg_290 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ackDelayFifoReadCount_blk_n = ackDelayFifoReadCount_full_n;
    end else begin
        ackDelayFifoReadCount_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_i_reg_290 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ackDelayFifoReadCount_write = 1'b1;
    end else begin
        ackDelayFifoReadCount_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op73_write_state5 == 1'b1)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op71_write_state5 == 1'b1)))) begin
        ackDelayFifoWriteCount_blk_n = ackDelayFifoWriteCount_full_n;
    end else begin
        ackDelayFifoWriteCount_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op73_write_state5 == 1'b1)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op71_write_state5 == 1'b1)))) begin
        ackDelayFifoWriteCount_write = 1'b1;
    end else begin
        ackDelayFifoWriteCount_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_179)) begin
        if (((icmp_ln53_reg_304 == 1'd1) & (tmp_i_reg_290 == 1'd1))) begin
            ack_table_V_address0 = zext_ln587_fu_219_p1;
        end else if ((tmp_i_reg_290 == 1'd0)) begin
            ack_table_V_address0 = zext_ln587_18_fu_188_p1;
        end else begin
            ack_table_V_address0 = 'bx;
        end
    end else begin
        ack_table_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln53_reg_304_pp0_iter2_reg == 1'd1) & (icmp_ln1065_reg_335 == 1'd1) & (tmp_i_reg_290_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (((icmp_ln53_reg_304_pp0_iter2_reg == 1'd0) & (tmp_i_reg_290_pp0_iter2_reg == 1'd1)) | ((icmp_ln1065_reg_335 == 1'd0) & (tmp_i_reg_290_pp0_iter2_reg == 1'd1)))))) begin
        ack_table_V_address1 = ack_table_V_addr_reg_319_pp0_iter2_reg;
    end else if (((tmp_i_354_nbwritereq_fu_108_p3 == 1'd1) & (icmp_ln1081_reg_331 == 1'd0) & (tmp_i_reg_290_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ack_table_V_address1 = ack_table_V_addr_1_reg_313_pp0_iter2_reg;
    end else begin
        ack_table_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln53_reg_304 == 1'd1) & (tmp_i_reg_290 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_290 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ack_table_V_ce0 = 1'b1;
    end else begin
        ack_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_i_354_nbwritereq_fu_108_p3 == 1'd1) & (icmp_ln1081_reg_331 == 1'd0) & (tmp_i_reg_290_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln53_reg_304_pp0_iter2_reg == 1'd1) & (icmp_ln1065_reg_335 == 1'd1) & (tmp_i_reg_290_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((icmp_ln53_reg_304_pp0_iter2_reg == 1'd0) & (tmp_i_reg_290_pp0_iter2_reg == 1'd1)) | ((icmp_ln1065_reg_335 == 1'd0) & (tmp_i_reg_290_pp0_iter2_reg == 1'd1)))))) begin
        ack_table_V_ce1 = 1'b1;
    end else begin
        ack_table_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((1'b1 == ap_condition_284)) begin
            ack_table_V_d1 = 12'd11;
        end else if ((1'b1 == ap_condition_101)) begin
            ack_table_V_d1 = 12'd0;
        end else if ((1'b1 == ap_condition_86)) begin
            ack_table_V_d1 = add_ln887_fu_284_p2;
        end else begin
            ack_table_V_d1 = 'bx;
        end
    end else begin
        ack_table_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_i_354_nbwritereq_fu_108_p3 == 1'd1) & (icmp_ln1081_reg_331 == 1'd0) & (tmp_i_reg_290_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln53_reg_304_pp0_iter2_reg == 1'd1) & (icmp_ln1065_reg_335 == 1'd1) & (tmp_i_reg_290_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((icmp_ln53_reg_304_pp0_iter2_reg == 1'd0) & (tmp_i_reg_290_pp0_iter2_reg == 1'd1)) | ((icmp_ln1065_reg_335 == 1'd0) & (tmp_i_reg_290_pp0_iter2_reg == 1'd1)))))) begin
        ack_table_V_we1 = 1'b1;
    end else begin
        ack_table_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to3 = 1'b1;
    end else begin
        ap_idle_pp0_0to3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to3 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (tmp_i_nbreadreq_fu_86_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        eventEng2ackDelay_event_blk_n = eventEng2ackDelay_event_empty_n;
    end else begin
        eventEng2ackDelay_event_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_i_nbreadreq_fu_86_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        eventEng2ackDelay_event_read = 1'b1;
    end else begin
        eventEng2ackDelay_event_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op63_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op68_write_state4 == 1'b1)))) begin
        eventEng2txEng_event_blk_n = eventEng2txEng_event_full_n;
    end else begin
        eventEng2txEng_event_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        if ((ap_predicate_op68_write_state4 == 1'b1)) begin
            eventEng2txEng_event_din = eventEng2ackDelay_event_read_reg_294_pp0_iter2_reg;
        end else if ((ap_predicate_op63_write_state4 == 1'b1)) begin
            eventEng2txEng_event_din = zext_ln174_75_fu_279_p1;
        end else begin
            eventEng2txEng_event_din = 'bx;
        end
    end else begin
        eventEng2txEng_event_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op63_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op68_write_state4 == 1'b1)))) begin
        eventEng2txEng_event_write = 1'b1;
    end else begin
        eventEng2txEng_event_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ackDelayFifoReadCount_din = 1'd1;

assign ackDelayFifoWriteCount_din = 1'd1;

assign add_ln886_fu_193_p2 = (ad_pointer_V + 16'd1);

assign add_ln887_fu_284_p2 = ($signed(ack_table_V_load_reg_325) + $signed(12'd4095));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((tmp_i_reg_290 == 1'd1) & (1'b0 == ackDelayFifoReadCount_full_n) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_86_p3 == 1'd1) & (eventEng2ackDelay_event_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (((1'b0 == ackDelayFifoWriteCount_full_n) & (ap_predicate_op73_write_state5 == 1'b1)) | ((1'b0 == ackDelayFifoWriteCount_full_n) & (ap_predicate_op71_write_state5 == 1'b1)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((ap_predicate_op63_write_state4 == 1'b1) & (eventEng2txEng_event_full_n == 1'b0)) | ((eventEng2txEng_event_full_n == 1'b0) & (ap_predicate_op68_write_state4 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((tmp_i_reg_290 == 1'd1) & (1'b0 == ackDelayFifoReadCount_full_n) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_86_p3 == 1'd1) & (eventEng2ackDelay_event_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (((1'b0 == ackDelayFifoWriteCount_full_n) & (ap_predicate_op73_write_state5 == 1'b1)) | ((1'b0 == ackDelayFifoWriteCount_full_n) & (ap_predicate_op71_write_state5 == 1'b1)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((ap_predicate_op63_write_state4 == 1'b1) & (eventEng2txEng_event_full_n == 1'b0)) | ((eventEng2txEng_event_full_n == 1'b0) & (ap_predicate_op68_write_state4 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((tmp_i_reg_290 == 1'd1) & (1'b0 == ackDelayFifoReadCount_full_n) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_86_p3 == 1'd1) & (eventEng2ackDelay_event_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (((1'b0 == ackDelayFifoWriteCount_full_n) & (ap_predicate_op73_write_state5 == 1'b1)) | ((1'b0 == ackDelayFifoWriteCount_full_n) & (ap_predicate_op71_write_state5 == 1'b1)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((ap_predicate_op63_write_state4 == 1'b1) & (eventEng2txEng_event_full_n == 1'b0)) | ((eventEng2txEng_event_full_n == 1'b0) & (ap_predicate_op68_write_state4 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_86_p3 == 1'd1) & (eventEng2ackDelay_event_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((tmp_i_reg_290 == 1'd1) & (1'b0 == ackDelayFifoReadCount_full_n));
end

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = (((ap_predicate_op63_write_state4 == 1'b1) & (eventEng2txEng_event_full_n == 1'b0)) | ((eventEng2txEng_event_full_n == 1'b0) & (ap_predicate_op68_write_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_state5_pp0_stage0_iter4 = (((1'b0 == ackDelayFifoWriteCount_full_n) & (ap_predicate_op73_write_state5 == 1'b1)) | ((1'b0 == ackDelayFifoWriteCount_full_n) & (ap_predicate_op71_write_state5 == 1'b1)));
end

always @ (*) begin
    ap_condition_101 = (((icmp_ln53_reg_304_pp0_iter2_reg == 1'd0) & (tmp_i_reg_290_pp0_iter2_reg == 1'd1)) | ((icmp_ln1065_reg_335 == 1'd0) & (tmp_i_reg_290_pp0_iter2_reg == 1'd1)));
end

always @ (*) begin
    ap_condition_179 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_284 = ((icmp_ln53_reg_304_pp0_iter2_reg == 1'd1) & (icmp_ln1065_reg_335 == 1'd1) & (tmp_i_reg_290_pp0_iter2_reg == 1'd1));
end

always @ (*) begin
    ap_condition_86 = ((tmp_i_354_nbwritereq_fu_108_p3 == 1'd1) & (icmp_ln1081_reg_331 == 1'd0) & (tmp_i_reg_290_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_enable_operation_35 = (tmp_i_reg_290 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_44 = (ap_predicate_op44_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_45 = (tmp_i_reg_290_pp0_iter1_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_48 = (ap_predicate_op48_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_65 = (ap_predicate_op65_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_67 = (ap_predicate_op67_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_69 = (ap_predicate_op69_store_state4 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

always @ (*) begin
    ap_enable_state2_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state3_pp0_iter2_stage0 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state4_pp0_iter3_stage0 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_predicate_op44_load_state2 = ((icmp_ln53_reg_304 == 1'd1) & (tmp_i_reg_290 == 1'd1));
end

always @ (*) begin
    ap_predicate_op48_load_state3 = ((icmp_ln53_reg_304_pp0_iter1_reg == 1'd1) & (tmp_i_reg_290_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op63_write_state4 = ((icmp_ln1065_79_fu_223_p2 == 1'd1) & (tmp_i_354_nbwritereq_fu_108_p3 == 1'd1) & (icmp_ln1081_reg_331 == 1'd0) & (tmp_i_reg_290_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op65_store_state4 = ((tmp_i_354_nbwritereq_fu_108_p3 == 1'd1) & (icmp_ln1081_reg_331 == 1'd0) & (tmp_i_reg_290_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op67_store_state4 = (((icmp_ln53_reg_304_pp0_iter2_reg == 1'd0) & (tmp_i_reg_290_pp0_iter2_reg == 1'd1)) | ((icmp_ln1065_reg_335 == 1'd0) & (tmp_i_reg_290_pp0_iter2_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op68_write_state4 = (((icmp_ln53_reg_304_pp0_iter2_reg == 1'd0) & (tmp_i_reg_290_pp0_iter2_reg == 1'd1)) | ((icmp_ln1065_reg_335 == 1'd0) & (tmp_i_reg_290_pp0_iter2_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op69_store_state4 = ((icmp_ln53_reg_304_pp0_iter2_reg == 1'd1) & (icmp_ln1065_reg_335 == 1'd1) & (tmp_i_reg_290_pp0_iter2_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op71_write_state5 = ((icmp_ln1065_79_reg_343 == 1'd1) & (tmp_i_354_reg_339 == 1'd1) & (icmp_ln1081_reg_331_pp0_iter3_reg == 1'd0) & (tmp_i_reg_290_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op73_write_state5 = (((icmp_ln53_reg_304_pp0_iter3_reg == 1'd0) & (tmp_i_reg_290_pp0_iter3_reg == 1'd1)) | ((icmp_ln1065_reg_335_pp0_iter3_reg == 1'd0) & (tmp_i_reg_290_pp0_iter3_reg == 1'd1)));
end

assign ev_type_fu_164_p1 = eventEng2ackDelay_event_dout[31:0];

assign grp_fu_158_p2 = ((ack_table_V_q0 == 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln1065_79_fu_223_p2 = ((ack_table_V_load_reg_325 == 12'd1) ? 1'b1 : 1'b0);

assign icmp_ln1065_80_fu_199_p2 = ((add_ln886_fu_193_p2 == 16'd1000) ? 1'b1 : 1'b0);

assign icmp_ln53_fu_178_p2 = ((ev_type_fu_164_p1 == 32'd2) ? 1'b1 : 1'b0);

assign or_ln174_54_fu_261_p2 = (or_ln174_s_fu_251_p4 | 49'd2);

assign or_ln174_fu_235_p2 = (shl_ln_fu_228_p3 | 48'd2);

assign or_ln174_s_fu_251_p4 = {{{{1'd0}, {tmp_fu_241_p4}}}, {32'd0}};

assign select_ln78_fu_205_p3 = ((icmp_ln1065_80_fu_199_p2[0:0] == 1'b1) ? 16'd0 : add_ln886_fu_193_p2);

assign shl_ln_fu_228_p3 = {{ad_pointer_V_load_reg_308_pp0_iter2_reg}, {32'd0}};

assign tmp_605_i_fu_271_p3 = {{1'd0}, {zext_ln174_fu_267_p1}};

assign tmp_fu_241_p4 = {{or_ln174_fu_235_p2[47:32]}};

assign tmp_i_354_nbwritereq_fu_108_p3 = eventEng2txEng_event_full_n;

assign tmp_i_nbreadreq_fu_86_p3 = eventEng2ackDelay_event_empty_n;

assign zext_ln174_75_fu_279_p1 = tmp_605_i_fu_271_p3;

assign zext_ln174_fu_267_p1 = or_ln174_54_fu_261_p2;

assign zext_ln587_18_fu_188_p1 = ad_pointer_V;

assign zext_ln587_fu_219_p1 = ev_sessionID_V_1_reg_299;

endmodule //toe_top_ack_delay
