v 20201216 2
C 8000 8400 1 0 0 in-1.sym
{
T 8000 8900 5 10 0 0 0 0 1
footprint=anchor
T 8000 8700 5 10 0 0 0 0 1
device=INPUT
T 8000 8500 5 10 1 1 0 7 1
refdes=O5
}
C 8000 9000 1 0 0 in-1.sym
{
T 8000 9500 5 10 0 0 0 0 1
footprint=anchor
T 8000 9300 5 10 0 0 0 0 1
device=INPUT
T 8000 9100 5 10 1 1 0 7 1
refdes=O2
}
C 8000 8800 1 0 0 in-1.sym
{
T 8000 9300 5 10 0 0 0 0 1
footprint=anchor
T 8000 9100 5 10 0 0 0 0 1
device=INPUT
T 8000 8900 5 10 1 1 0 7 1
refdes=O3
}
C 8000 8600 1 0 0 in-1.sym
{
T 8000 9100 5 10 0 0 0 0 1
footprint=anchor
T 8000 8900 5 10 0 0 0 0 1
device=INPUT
T 8000 8700 5 10 1 1 0 7 1
refdes=O4
}
C 8000 8200 1 0 0 in-1.sym
{
T 8000 8700 5 10 0 0 0 0 1
footprint=anchor
T 8000 8500 5 10 0 0 0 0 1
device=INPUT
T 8000 8300 5 10 1 1 0 7 1
refdes=O6
}
C 8000 8000 1 0 0 in-1.sym
{
T 8000 8500 5 10 0 0 0 0 1
footprint=anchor
T 8000 8300 5 10 0 0 0 0 1
device=INPUT
T 8000 8100 5 10 1 1 0 7 1
refdes=O7
}
N 8600 8900 8800 8900 4
{
T 8700 8900 5 10 1 1 0 3 1
netname=O3
}
N 8800 8700 8600 8700 4
{
T 8700 8700 5 10 1 1 0 3 1
netname=O4
}
N 8600 9100 8800 9100 4
{
T 8700 9100 5 10 1 1 0 3 1
netname=O2
}
N 8600 8500 8800 8500 4
{
T 8700 8500 5 10 1 1 0 3 1
netname=O5
}
N 8600 8300 8800 8300 4
{
T 8700 8300 5 10 1 1 0 3 1
netname=O6
}
N 8600 8100 8800 8100 4
{
T 8700 8100 5 10 1 1 0 3 1
netname=O7
}
C 1600 2600 1 0 0 in-1.sym
{
T 1600 2900 5 10 0 0 0 0 1
device=INPUT
T 1600 3100 5 10 0 0 0 0 1
footprint=anchor
T 1600 2700 5 10 1 1 0 7 1
refdes=I3#
}
C 1600 2800 1 0 0 in-1.sym
{
T 1600 3100 5 10 0 0 0 0 1
device=INPUT
T 1600 3300 5 10 0 0 0 0 1
footprint=anchor
T 1600 2900 5 10 1 1 0 7 1
refdes=I3
}
C 1600 2200 1 0 0 in-1.sym
{
T 1600 2500 5 10 0 0 0 0 1
device=INPUT
T 1600 2300 5 10 1 1 0 7 1
refdes=I4#
T 1600 2700 5 10 0 0 0 0 1
footprint=anchor
}
C 1600 2400 1 0 0 in-1.sym
{
T 1600 2700 5 10 0 0 0 0 1
device=INPUT
T 1600 2500 5 10 1 1 0 7 1
refdes=I4
T 1600 2900 5 10 0 0 0 0 1
footprint=anchor
}
C 1600 2000 1 0 0 in-1.sym
{
T 1600 2300 5 10 0 0 0 0 1
device=INPUT
T 1600 2500 5 10 0 0 0 0 1
footprint=anchor
T 1600 2100 5 10 1 1 0 7 1
refdes=I5
}
C 1600 1800 1 0 0 in-1.sym
{
T 1600 2100 5 10 0 0 0 0 1
device=INPUT
T 1600 2300 5 10 0 0 0 0 1
footprint=anchor
T 1600 1900 5 10 1 1 0 7 1
refdes=I5#
}
C 1600 1600 1 0 0 in-1.sym
{
T 1600 1900 5 10 0 0 0 0 1
device=INPUT
T 1600 1700 5 10 1 1 0 7 1
refdes=I6
T 1600 2100 5 10 0 0 0 0 1
footprint=anchor
}
C 1600 1400 1 0 0 in-1.sym
{
T 1600 1700 5 10 0 0 0 0 1
device=INPUT
T 1600 1500 5 10 1 1 0 7 1
refdes=I6#
T 1600 1900 5 10 0 0 0 0 1
footprint=anchor
}
C 1600 1200 1 0 0 in-1.sym
{
T 1600 1500 5 10 0 0 0 0 1
device=INPUT
T 1600 1700 5 10 0 0 0 0 1
footprint=anchor
T 1600 1300 5 10 1 1 0 7 1
refdes=I7
}
C 1600 1000 1 0 0 in-1.sym
{
T 1600 1300 5 10 0 0 0 0 1
device=INPUT
T 1600 1500 5 10 0 0 0 0 1
footprint=anchor
T 1600 1100 5 10 1 1 0 7 1
refdes=I7#
}
N 2200 2700 2400 2700 4
{
T 2450 2700 5 10 1 1 0 1 1
netname=I3#
}
N 2200 2900 2400 2900 4
{
T 2450 2900 5 10 1 1 0 1 1
netname=I3
}
N 2200 2300 2400 2300 4
{
T 2450 2300 5 10 1 1 0 1 1
netname=I4#
}
N 2200 2500 2400 2500 4
{
T 2450 2500 5 10 1 1 0 1 1
netname=I4
}
N 2200 2100 2400 2100 4
{
T 2450 2100 5 10 1 1 0 1 1
netname=I5
}
N 2200 1900 2400 1900 4
{
T 2450 1900 5 10 1 1 0 1 1
netname=I5#
}
N 2200 1700 2400 1700 4
{
T 2450 1700 5 10 1 1 0 1 1
netname=I6
}
N 2200 1500 2400 1500 4
{
T 2450 1500 5 10 1 1 0 1 1
netname=I6#
}
N 2200 1300 2400 1300 4
{
T 2450 1300 5 10 1 1 0 1 1
netname=I7
}
N 2200 1100 2400 1100 4
{
T 2450 1100 5 10 1 1 0 1 1
netname=I7#
}
N 12400 5900 12200 5900 4
{
T 12150 5900 5 10 1 1 0 7 1
netname=I7
}
N 12400 6100 12200 6100 4
{
T 12150 6100 5 10 1 1 0 7 1
netname=I6
}
N 8300 6800 8500 6800 4
{
T 8250 6800 5 10 1 1 0 7 1
netname=I7#
}
C 8600 7200 1 0 0 vdd-1.sym
C 1600 3000 1 0 0 in-1.sym
{
T 1600 3300 5 10 0 0 0 0 1
device=INPUT
T 1600 3500 5 10 0 0 0 0 1
footprint=anchor
T 1600 3100 5 10 1 1 0 7 1
refdes=I2#
}
C 1600 3200 1 0 0 in-1.sym
{
T 1600 3500 5 10 0 0 0 0 1
device=INPUT
T 1600 3700 5 10 0 0 0 0 1
footprint=anchor
T 1600 3300 5 10 1 1 0 7 1
refdes=I2
}
N 2200 3100 2400 3100 4
{
T 2450 3100 5 10 1 1 0 1 1
netname=I2#
}
N 2200 3300 2400 3300 4
{
T 2450 3300 5 10 1 1 0 1 1
netname=I2
}
C 5300 7900 1 0 0 dpflipflop.sym
{
T 6650 8150 5 10 1 1 0 6 1
refdes=C
T 6100 8550 5 8 1 1 0 4 1
source=dpflipflop.sch
}
C 5900 9400 1 0 0 vdd-1.sym
C 6000 7600 1 0 0 gnd-1.sym
C 4800 8300 1 0 0 gnd-1.sym
C 5400 8200 1 90 0 phi.sym
C 3300 8500 1 0 0 in-1.sym
{
T 3300 8600 5 10 1 1 0 7 1
refdes=Ci#
T 3300 9000 5 10 0 0 0 0 1
footprint=anchor
T 3300 8800 5 10 0 0 0 0 1
device=INPUT
}
N 6900 9000 7100 9000 4
{
T 7150 9000 5 10 1 1 0 1 1
netname=Co#
}
N 6900 8800 7100 8800 4
{
T 7150 8800 5 10 1 1 0 1 1
netname=Co
}
C 15200 5300 1 0 0 in-1.sym
{
T 15200 5400 5 10 1 1 0 7 1
refdes=Z
T 15200 5800 5 10 0 0 0 0 1
footprint=anchor
T 15200 5600 5 10 0 0 0 0 1
device=INPUT
}
C 4700 9400 1 0 0 vdd-1.sym
C 10000 2500 1 0 0 vdd-1.sym
C 10000 4800 1 0 0 vdd-1.sym
C 10000 7100 1 0 0 vdd-1.sym
C 10300 700 1 0 1 gnd-1.sym
C 10300 3000 1 0 1 gnd-1.sym
C 10300 5300 1 0 1 gnd-1.sym
N 11000 2100 11200 2100 4
{
T 11250 2100 5 10 1 1 0 1 1
netname=W0
}
N 11000 1900 11200 1900 4
{
T 11250 1900 5 10 1 1 0 1 1
netname=W0#
}
N 11000 4400 11200 4400 4
{
T 11250 4400 5 10 1 1 0 1 1
netname=W1
}
N 11000 4200 11200 4200 4
{
T 11250 4200 5 10 1 1 0 1 1
netname=W1#
}
N 11000 6700 11200 6700 4
{
T 11250 6700 5 10 1 1 0 1 1
netname=W2#
}
N 11000 6500 11200 6500 4
{
T 11250 6500 5 10 1 1 0 1 1
netname=W2
}
C 13200 5000 1 270 0 phi.sym
N 12600 3800 12400 3800 4
{
T 12350 3800 5 10 1 1 0 7 1
netname=W0
}
N 12600 3200 12400 3200 4
{
T 12350 3200 5 10 1 1 0 7 1
netname=W1#
}
N 12600 3600 12400 3600 4
{
T 12350 3600 5 10 1 1 0 7 1
netname=W0#
}
N 12600 3400 12400 3400 4
{
T 12350 3400 5 10 1 1 0 7 1
netname=W1
}
N 4400 6800 4200 6800 4
{
T 4150 6800 5 10 1 1 0 7 1
netname=W2#
}
N 4400 6600 4200 6600 4
{
T 4150 6600 5 10 1 1 0 7 1
netname=W1
}
N 6900 6700 7100 6700 4
{
T 7150 6700 5 10 1 1 0 1 1
netname=BK
}
C 5900 7100 1 0 0 vdd-1.sym
C 4500 7200 1 0 0 vdd-1.sym
C 6200 5300 1 0 1 gnd-1.sym
C 9200 1400 1 0 0 phi.sym
N 6900 6500 7100 6500 4
{
T 7150 6500 5 10 1 1 0 1 1
netname=BK#
}
C 14000 3700 1 0 0 out-1.sym
{
T 14000 4000 5 10 0 0 0 0 1
device=OUTPUT
T 14000 4200 5 10 0 0 0 0 1
footprint=anchor
T 14600 3800 5 10 1 1 0 1 1
refdes=WA
}
C 14000 3500 1 0 0 out-1.sym
{
T 14000 3800 5 10 0 0 0 0 1
device=OUTPUT
T 14000 4000 5 10 0 0 0 0 1
footprint=anchor
T 14600 3600 5 10 1 1 0 1 1
refdes=WX
}
C 14000 3300 1 0 0 out-1.sym
{
T 14000 3600 5 10 0 0 0 0 1
device=OUTPUT
T 14000 3800 5 10 0 0 0 0 1
footprint=anchor
T 14600 3400 5 10 1 1 0 1 1
refdes=WY
}
C 14000 3100 1 0 0 out-1.sym
{
T 14000 3400 5 10 0 0 0 0 1
device=OUTPUT
T 14000 3600 5 10 0 0 0 0 1
footprint=anchor
T 14600 3200 5 10 1 1 0 1 1
refdes=WU
}
C 5300 3300 1 0 0 dflipflop.sym
{
T 6650 3550 5 10 1 1 0 6 1
refdes=J
T 6100 3950 5 8 1 1 0 4 1
source=dflipflop.sch
}
N 6900 4400 7100 4400 4
{
T 7150 4400 5 10 1 1 0 1 1
netname=IJ#
}
N 5300 4100 5300 4800 4
{
T 5450 4850 5 10 1 1 0 3 1
netname=OJump#
}
C 5400 3600 1 90 0 phi.sym
C 5900 4800 1 0 0 vdd-1.sym
C 6000 3000 1 0 0 gnd-1.sym
C 8000 9400 1 0 0 in-1.sym
{
T 8000 9900 5 10 0 0 0 0 1
footprint=anchor
T 8000 9700 5 10 0 0 0 0 1
device=INPUT
T 8000 9500 5 10 1 1 0 7 1
refdes=O0
}
C 8000 9200 1 0 0 in-1.sym
{
T 8000 9700 5 10 0 0 0 0 1
footprint=anchor
T 8000 9500 5 10 0 0 0 0 1
device=INPUT
T 8000 9300 5 10 1 1 0 7 1
refdes=O1
}
N 8600 9300 8800 9300 4
{
T 8700 9300 5 10 1 1 0 3 1
netname=O1
}
N 8600 9500 8800 9500 4
{
T 8700 9500 5 10 1 1 0 3 1
netname=O0
}
C 8800 9400 1 0 0 resistor-load.sym
{
T 9100 9800 5 10 0 0 0 0 1
device=RESISTOR
T 9750 9500 5 10 1 1 0 1 1
refdes=R0
T 9200 9500 5 10 0 1 0 0 1
footprint=0603-boxed
T 9200 9500 5 10 0 1 0 0 1
value=rload
}
C 8800 9200 1 0 0 resistor-load.sym
{
T 9100 9600 5 10 0 0 0 0 1
device=RESISTOR
T 9750 9300 5 10 1 1 0 1 1
refdes=R1
T 9200 9300 5 10 0 1 0 0 1
footprint=0603-boxed
T 9200 9300 5 10 0 1 0 0 1
value=rload
}
C 8800 9000 1 0 0 resistor-load.sym
{
T 9100 9400 5 10 0 0 0 0 1
device=RESISTOR
T 9750 9100 5 10 1 1 0 1 1
refdes=R2
T 9200 9100 5 10 0 1 0 0 1
footprint=0603-boxed
T 9200 9100 5 10 0 1 0 0 1
value=rload
}
C 8800 8800 1 0 0 resistor-load.sym
{
T 9100 9200 5 10 0 0 0 0 1
device=RESISTOR
T 9750 8900 5 10 1 1 0 1 1
refdes=R3
T 9200 8900 5 10 0 1 0 0 1
footprint=0603-boxed
T 9200 8900 5 10 0 1 0 0 1
value=rload
}
C 8800 8600 1 0 0 resistor-load.sym
{
T 9100 9000 5 10 0 0 0 0 1
device=RESISTOR
T 9750 8700 5 10 1 1 0 1 1
refdes=R4
T 9200 8700 5 10 0 1 0 0 1
footprint=0603-boxed
T 9200 8700 5 10 0 1 0 0 1
value=rload
}
C 8800 8400 1 0 0 resistor-load.sym
{
T 9100 8800 5 10 0 0 0 0 1
device=RESISTOR
T 9750 8500 5 10 1 1 0 1 1
refdes=R5
T 9200 8500 5 10 0 1 0 0 1
footprint=0603-boxed
T 9200 8500 5 10 0 1 0 0 1
value=rload
}
C 8800 8200 1 0 0 resistor-load.sym
{
T 9100 8600 5 10 0 0 0 0 1
device=RESISTOR
T 9750 8300 5 10 1 1 0 1 1
refdes=R6
T 9200 8300 5 10 0 1 0 0 1
footprint=0603-boxed
T 9200 8300 5 10 0 1 0 0 1
value=rload
}
C 8800 8000 1 0 0 resistor-load.sym
{
T 9100 8400 5 10 0 0 0 0 1
device=RESISTOR
T 9750 8100 5 10 1 1 0 1 1
refdes=R7
T 9200 8100 5 10 0 1 0 0 1
footprint=0603-boxed
T 9200 8100 5 10 0 1 0 0 1
value=rload
}
N 9700 9500 9700 7900 4
{
T 9700 7850 5 10 1 1 0 5 1
netname=iRST#
}
C 3100 2000 1 0 0 in-1.sym
{
T 3450 2150 5 10 1 1 0 3 1
refdes=RST#
T 3100 2500 5 10 0 0 0 0 1
footprint=anchor
T 3100 2300 5 10 0 0 0 0 1
device=INPUT
}
C 4300 2500 1 0 0 vdd-1.sym
C 4400 700 1 0 0 gnd-1.sym
C 3500 1400 1 0 0 phi.sym
C 5900 2500 1 0 0 vdd-1.sym
C 6000 700 1 0 0 gnd-1.sym
C 1600 3400 1 0 0 in-1.sym
{
T 1600 3700 5 10 0 0 0 0 1
device=INPUT
T 1600 3900 5 10 0 0 0 0 1
footprint=anchor
T 1600 3500 5 10 1 1 0 7 1
refdes=I1#
}
C 1600 3600 1 0 0 in-1.sym
{
T 1600 3900 5 10 0 0 0 0 1
device=INPUT
T 1600 4100 5 10 0 0 0 0 1
footprint=anchor
T 1600 3700 5 10 1 1 0 7 1
refdes=I1
}
N 2200 3500 2400 3500 4
{
T 2450 3500 5 10 1 1 0 1 1
netname=I1#
}
N 2200 3700 2400 3700 4
{
T 2450 3700 5 10 1 1 0 1 1
netname=I1
}
C 1600 3800 1 0 0 in-1.sym
{
T 1600 4100 5 10 0 0 0 0 1
device=INPUT
T 1600 4300 5 10 0 0 0 0 1
footprint=anchor
T 1600 3900 5 10 1 1 0 7 1
refdes=I0#
}
C 1600 4000 1 0 0 in-1.sym
{
T 1600 4300 5 10 0 0 0 0 1
device=INPUT
T 1600 4500 5 10 0 0 0 0 1
footprint=anchor
T 1600 4100 5 10 1 1 0 7 1
refdes=I0
}
N 2200 3900 2400 3900 4
{
T 2450 3900 5 10 1 1 0 1 1
netname=I0#
}
N 2200 4100 2400 4100 4
{
T 2450 4100 5 10 1 1 0 1 1
netname=I0
}
N 8500 2000 8300 2000 4
{
T 8250 2000 5 10 1 1 0 7 1
netname=I6#
}
N 8300 2200 8500 2200 4
{
T 8250 2200 5 10 1 1 0 7 1
netname=I4#
}
N 6900 4200 7100 4200 4
{
T 7150 4200 5 10 1 1 0 1 1
netname=IJ
}
C 13500 5800 1 0 0 out-1.sym
{
T 13500 6100 5 10 0 0 0 0 1
device=OUTPUT
T 13500 6300 5 10 0 0 0 0 1
footprint=anchor
T 14100 5900 5 10 1 1 0 1 1
refdes=CON
}
N 12400 5700 12200 5700 4
{
T 12150 5700 5 10 1 1 0 7 1
netname=IJ
}
N 13500 5900 13200 5900 4
{
T 13350 5950 5 10 1 1 0 0 1
netname=CON
}
N 8300 6600 8500 6600 4
{
T 8250 6600 5 10 1 1 0 7 1
netname=PRE
}
N 13700 6900 13900 6900 4
{
T 13950 6900 5 10 1 1 0 1 1
netname=PRE
}
C 12500 6400 1 0 0 vdd-1.sym
C 13100 7200 1 0 0 vdd-1.sym
N 13300 5900 13300 6600 4
C 8800 3600 1 0 0 gnd-1.sym
N 8100 4700 8300 4700 4
{
T 8050 4700 5 10 1 1 0 7 1
netname=I5#
}
N 8100 4500 8300 4500 4
{
T 8050 4500 5 10 1 1 0 7 1
netname=I6#
}
C 8700 4900 1 0 0 vdd-1.sym
N 4500 4400 4500 4200 4
{
T 4500 4450 5 10 1 1 0 3 1
netname=CON
}
N 3400 4100 3600 4100 4
{
T 3350 4100 5 10 1 1 0 7 1
netname=O6
}
N 3400 3900 3600 3900 4
{
T 3350 3900 5 10 1 1 0 7 1
netname=O7
}
C 4900 3300 1 0 1 gnd-1.sym
N 8100 4300 8300 4300 4
{
T 8050 4300 5 10 1 1 0 7 1
netname=I7
}
C 10900 8900 1 0 0 not.sym
{
T 11250 9200 5 10 1 1 0 4 1
refdes=N0
}
C 11100 9500 1 0 0 vdd-1.sym
C 11400 8600 1 0 1 gnd-1.sym
C 13500 8950 1 0 0 not.sym
{
T 13850 9250 5 10 1 1 0 4 1
refdes=N1
}
C 13700 9550 1 0 0 vdd-1.sym
C 14000 8650 1 0 1 gnd-1.sym
C 11700 9100 1 0 0 out-1.sym
{
T 11700 9400 5 10 0 0 0 0 1
device=OUTPUT
T 11700 9600 5 10 0 0 0 0 1
footprint=anchor
T 12300 9200 5 10 1 1 0 1 1
refdes=K6#
}
C 14300 9150 1 0 0 out-1.sym
{
T 14300 9450 5 10 0 0 0 0 1
device=OUTPUT
T 14300 9650 5 10 0 0 0 0 1
footprint=anchor
T 14900 9250 5 10 1 1 0 1 1
refdes=K7#
}
C 8600 2600 1 0 0 vdd-1.sym
N 10900 9200 10700 9200 4
{
T 10650 9200 5 10 1 1 0 7 1
netname=O0
}
N 13500 9250 13300 9250 4
{
T 13250 9250 5 10 1 1 0 7 1
netname=O1
}
N 4700 8200 4700 8600 4
{
T 4700 8150 5 10 1 1 0 5 1
netname=CW
}
C 13100 2300 1 0 0 vdd-1.sym
N 12600 1900 12400 1900 4
{
T 12350 1900 5 10 1 1 0 7 1
netname=I0
}
N 12600 1300 12400 1300 4
{
T 12350 1300 5 10 1 1 0 7 1
netname=I1#
}
N 12600 1700 12400 1700 4
{
T 12350 1700 5 10 1 1 0 7 1
netname=I0#
}
N 12600 1500 12400 1500 4
{
T 12350 1500 5 10 1 1 0 7 1
netname=I1
}
C 14000 1800 1 0 0 out-1.sym
{
T 14000 2100 5 10 0 0 0 0 1
device=OUTPUT
T 14000 2300 5 10 0 0 0 0 1
footprint=anchor
T 14600 1900 5 10 1 1 0 1 1
refdes=RA
}
C 14000 1600 1 0 0 out-1.sym
{
T 14000 1900 5 10 0 0 0 0 1
device=OUTPUT
T 14000 2100 5 10 0 0 0 0 1
footprint=anchor
T 14600 1700 5 10 1 1 0 1 1
refdes=RX
}
C 14000 1400 1 0 0 out-1.sym
{
T 14000 1700 5 10 0 0 0 0 1
device=OUTPUT
T 14000 1900 5 10 0 0 0 0 1
footprint=anchor
T 14600 1500 5 10 1 1 0 1 1
refdes=RY
}
C 14000 1200 1 0 0 out-1.sym
{
T 14000 1500 5 10 0 0 0 0 1
device=OUTPUT
T 14000 1700 5 10 0 0 0 0 1
footprint=anchor
T 14600 1300 5 10 1 1 0 1 1
refdes=RU
}
N 12600 1100 12400 1100 4
{
T 12350 1100 5 10 1 1 0 7 1
netname=BK
}
C 13400 2400 1 0 1 gnd-1.sym
B 2900 7500 4700 2300 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 2900 5200 4700 2300 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 2900 2900 4700 2300 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 2900 600 4700 2300 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
C 16200 8100 1 0 0 sp.sym
{
T 16900 8450 5 8 1 1 0 4 1
source=sp.sch
T 16900 8700 5 10 1 1 0 4 1
refdes=S
}
C 16700 9600 1 0 0 vdd-1.sym
C 17000 7800 1 0 1 gnd-1.sym
C 17600 9100 1 0 0 out-1.sym
{
T 17600 9400 5 10 0 0 0 0 1
device=OUTPUT
T 17600 9600 5 10 0 0 0 0 1
footprint=anchor
T 18200 9200 5 10 1 1 0 1 1
refdes=S0
}
C 17600 8900 1 0 0 out-1.sym
{
T 17600 9200 5 10 0 0 0 0 1
device=OUTPUT
T 17600 9400 5 10 0 0 0 0 1
footprint=anchor
T 18200 9000 5 10 1 1 0 1 1
refdes=S1
}
C 17600 8700 1 0 0 out-1.sym
{
T 17600 9000 5 10 0 0 0 0 1
device=OUTPUT
T 17600 9200 5 10 0 0 0 0 1
footprint=anchor
T 18200 8800 5 10 1 1 0 1 1
refdes=S2
}
C 17600 8500 1 0 0 out-1.sym
{
T 17600 8800 5 10 0 0 0 0 1
device=OUTPUT
T 17600 9000 5 10 0 0 0 0 1
footprint=anchor
T 18200 8600 5 10 1 1 0 1 1
refdes=S3
}
C 15800 400 1 0 0 decode.sym
{
T 16600 750 5 10 1 1 0 4 1
source=decode.sch
T 16600 2300 5 10 1 1 0 4 1
refdes=D
}
N 15600 4800 15800 4800 4
{
T 15550 4800 5 10 1 1 0 7 1
netname=O3
}
N 15800 4600 15600 4600 4
{
T 15550 4600 5 10 1 1 0 7 1
netname=O4
}
N 15600 5000 15800 5000 4
{
T 15550 5000 5 10 1 1 0 7 1
netname=O2
}
N 15600 4400 15800 4400 4
{
T 15550 4400 5 10 1 1 0 7 1
netname=O5
}
N 15600 4200 15800 4200 4
{
T 15550 4200 5 10 1 1 0 7 1
netname=O6
}
N 15600 4000 15800 4000 4
{
T 15550 4000 5 10 1 1 0 7 1
netname=O7
}
N 15800 2600 15600 2600 4
{
T 15550 2600 5 10 1 1 0 7 1
netname=I3#
}
N 15800 2800 15600 2800 4
{
T 15550 2800 5 10 1 1 0 7 1
netname=I3
}
N 15800 2200 15600 2200 4
{
T 15550 2200 5 10 1 1 0 7 1
netname=I4#
}
N 15800 2400 15600 2400 4
{
T 15550 2400 5 10 1 1 0 7 1
netname=I4
}
N 15800 2000 15600 2000 4
{
T 15550 2000 5 10 1 1 0 7 1
netname=I5
}
N 15800 1800 15600 1800 4
{
T 15550 1800 5 10 1 1 0 7 1
netname=I5#
}
N 15800 1600 15600 1600 4
{
T 15550 1600 5 10 1 1 0 7 1
netname=I6
}
N 15800 1400 15600 1400 4
{
T 15550 1400 5 10 1 1 0 7 1
netname=I6#
}
N 15800 1200 15600 1200 4
{
T 15550 1200 5 10 1 1 0 7 1
netname=I7
}
N 15800 1000 15600 1000 4
{
T 15550 1000 5 10 1 1 0 7 1
netname=I7#
}
N 15800 3000 15600 3000 4
{
T 15550 3000 5 10 1 1 0 7 1
netname=I2#
}
N 15800 3200 15600 3200 4
{
T 15550 3200 5 10 1 1 0 7 1
netname=I2
}
N 15800 5800 15600 5800 4
{
T 15550 5800 5 10 1 1 0 7 1
netname=Co
}
N 17400 4200 17600 4200 4
{
T 17650 4200 5 10 1 1 0 1 1
netname=CW
}
C 16400 6200 1 0 0 vdd-1.sym
C 16500 100 1 0 0 gnd-1.sym
C 17400 5700 1 0 0 out-1.sym
{
T 17400 6000 5 10 0 0 0 0 1
device=OUTPUT
T 17400 6200 5 10 0 0 0 0 1
footprint=anchor
T 18000 5800 5 10 1 1 0 1 1
refdes=Inc
}
C 17400 5500 1 0 0 out-1.sym
{
T 17400 5800 5 10 0 0 0 0 1
device=OUTPUT
T 17400 6000 5 10 0 0 0 0 1
footprint=anchor
T 18000 5600 5 10 1 1 0 1 1
refdes=Jump
}
C 17600 5100 1 0 0 out-1.sym
{
T 17600 5400 5 10 0 0 0 0 1
device=OUTPUT
T 17600 5600 5 10 0 0 0 0 1
footprint=anchor
T 18200 5200 5 10 1 1 0 1 1
refdes=Ret
}
C 17400 3700 1 0 0 out-1.sym
{
T 17400 4000 5 10 0 0 0 0 1
device=OUTPUT
T 17400 4200 5 10 0 0 0 0 1
footprint=anchor
T 18000 3800 5 10 1 1 0 1 1
refdes=CR
}
C 17400 3500 1 0 0 out-1.sym
{
T 17400 3800 5 10 0 0 0 0 1
device=OUTPUT
T 17400 4000 5 10 0 0 0 0 1
footprint=anchor
T 18000 3600 5 10 1 1 0 1 1
refdes=CS#
}
C 17400 3300 1 0 0 out-1.sym
{
T 17400 3600 5 10 0 0 0 0 1
device=OUTPUT
T 17400 3800 5 10 0 0 0 0 1
footprint=anchor
T 18000 3400 5 10 1 1 0 1 1
refdes=CoE#
}
C 17400 3100 1 0 0 out-1.sym
{
T 17400 3400 5 10 0 0 0 0 1
device=OUTPUT
T 17400 3600 5 10 0 0 0 0 1
footprint=anchor
T 18000 3200 5 10 1 1 0 1 1
refdes=AR#
}
C 17400 2900 1 0 0 out-1.sym
{
T 17400 3200 5 10 0 0 0 0 1
device=OUTPUT
T 17400 3400 5 10 0 0 0 0 1
footprint=anchor
T 18000 3000 5 10 1 1 0 1 1
refdes=AS
}
C 17400 2700 1 0 0 out-1.sym
{
T 17400 3000 5 10 0 0 0 0 1
device=OUTPUT
T 17400 3200 5 10 0 0 0 0 1
footprint=anchor
T 18000 2800 5 10 1 1 0 1 1
refdes=AND
}
C 17400 2500 1 0 0 out-1.sym
{
T 17400 2800 5 10 0 0 0 0 1
device=OUTPUT
T 17400 3000 5 10 0 0 0 0 1
footprint=anchor
T 18000 2600 5 10 1 1 0 1 1
refdes=OR
}
C 17400 2300 1 0 0 out-1.sym
{
T 17400 2600 5 10 0 0 0 0 1
device=OUTPUT
T 17400 2800 5 10 0 0 0 0 1
footprint=anchor
T 18000 2400 5 10 1 1 0 1 1
refdes=N#
}
C 17400 1500 1 0 0 out-1.sym
{
T 17400 1800 5 10 0 0 0 0 1
device=OUTPUT
T 17400 2000 5 10 0 0 0 0 1
footprint=anchor
T 18000 1600 5 10 1 1 0 1 1
refdes=IN#
}
C 17400 1300 1 0 0 out-1.sym
{
T 17400 1600 5 10 0 0 0 0 1
device=OUTPUT
T 17400 1800 5 10 0 0 0 0 1
footprint=anchor
T 18000 1400 5 10 1 1 0 1 1
refdes=OUT
}
C 17400 1100 1 0 0 out-1.sym
{
T 17400 1400 5 10 0 0 0 0 1
device=OUTPUT
T 17400 1600 5 10 0 0 0 0 1
footprint=anchor
T 18000 1200 5 10 1 1 0 1 1
refdes=MW
}
C 17400 900 1 0 0 out-1.sym
{
T 17400 1200 5 10 0 0 0 0 1
device=OUTPUT
T 17400 1400 5 10 0 0 0 0 1
footprint=anchor
T 18000 1000 5 10 1 1 0 1 1
refdes=MR#
}
N 17400 5000 17600 5000 4
{
T 17650 5000 5 10 1 1 0 1 1
netname=OJump#
}
N 16200 9200 16000 9200 4
{
T 15950 9200 5 10 1 1 0 7 1
netname=Ret
}
N 16200 9000 16000 9000 4
{
T 15950 9000 5 10 1 1 0 7 1
netname=Push#
}
C 16000 8600 1 0 0 phi.sym
C 15500 3400 1 0 0 phi1.sym
C 17400 4700 1 0 0 out-1.sym
{
T 17400 5000 5 10 0 0 0 0 1
device=OUTPUT
T 17400 5200 5 10 0 0 0 0 1
footprint=anchor
T 18000 4800 5 10 1 1 0 1 1
refdes=VPush
}
N 17400 5400 17950 5400 4
{
T 18000 5400 5 10 1 1 0 1 1
netname=Push#
}
C 1600 7800 1 0 0 in-1.sym
{
T 1600 8300 5 10 0 0 0 0 1
footprint=anchor
T 1600 8100 5 10 0 0 0 0 1
device=INPUT
T 2000 8000 5 10 1 1 0 7 1
refdes=Vdd
}
C 1600 7600 1 0 0 in-1.sym
{
T 1600 8100 5 10 0 0 0 0 1
footprint=anchor
T 1600 7900 5 10 0 0 0 0 1
device=INPUT
T 2100 7600 5 10 1 1 0 7 1
refdes=GND
}
C 2000 7900 1 0 0 vdd-1.sym
C 2100 7400 1 0 0 gnd-1.sym
C 10500 8000 1 0 0 in-1.sym
{
T 10500 8100 5 10 1 1 0 7 1
refdes=ϕin
T 10500 8500 5 10 0 0 0 0 1
footprint=anchor
T 10500 8300 5 10 0 0 0 0 1
device=INPUT
}
N 17600 5200 17400 5200 4
{
T 17400 5200 5 10 1 1 0 0 1
netname=Ret
}
C 4000 3200 1 0 1 gnd-1.sym
C 3700 4500 1 0 0 vdd-1.sym
C 8300 3900 1 0 0 nandor.sym
{
T 8950 4400 5 10 1 1 0 4 1
refdes=G1
}
N 8100 4100 8300 4100 4
{
T 8050 4100 5 10 1 1 0 7 1
netname=PRE
}
C 3600 3500 1 0 0 nor.sym
{
T 4000 4000 5 10 1 1 0 4 1
refdes=U5
}
N 4800 4600 4800 4800 4
{
T 4700 4850 5 10 1 1 0 3 1
netname=iRST#
}
N 12900 4500 12700 4500 4
{
T 12650 4500 5 10 1 1 0 7 1
netname=W2
}
C 4500 8600 1 0 0 seli.sym
{
T 4725 9000 5 10 1 1 0 1 1
refdes=U4
}
C 3900 8300 1 0 0 nmos-switch.sym
{
T 4125 8600 5 8 1 1 0 1 1
refdes=M1
T 4000 9100 5 10 0 1 0 0 1
value=NMOS_switch
T 4400 8900 5 10 0 1 0 0 1
footprint=sot23-nmos
T 5400 8900 5 10 0 1 0 0 1
device=NMOS
}
N 4300 8800 4300 8900 4
N 4300 8900 4500 8900 4
C 4200 8000 1 0 0 gnd-1.sym
N 4300 8300 4300 8400 4
C 12400 5400 1 0 0 nor3.sym
{
T 12800 5900 5 10 1 1 0 4 1
refdes=U2
}
N 4500 9100 4300 9100 4
{
T 4250 9100 5 10 1 1 0 7 1
netname=Co
}
C 12600 5100 1 0 0 gnd-1.sym
C 12600 2700 1 0 0 fourpd.sym
{
T 13300 3000 5 8 1 1 0 4 1
source=fourpd.sch
T 13300 3600 5 10 1 1 0 4 1
refdes=W
}
C 12900 4200 1 0 0 pmos-switch.sym
{
T 13125 4500 5 8 1 1 0 1 1
refdes=M2
T 13000 5000 5 10 0 1 0 0 1
value=PMOS_switch
T 13400 4800 5 10 0 1 0 0 1
footprint=sot23-pmos
T 14400 4800 5 10 0 1 0 0 1
device=PMOS
}
N 13300 4300 13300 4200 4
{
T 13300 4325 5 6 1 1 0 3 1
netname=wh
}
N 13300 4800 13300 4700 4
C 11800 7700 1 270 1 phi1.sym
C 11400 7500 1 0 0 gnd-1.sym
C 11300 8400 1 0 0 vdd-1.sym
C 12000 8400 1 90 1 phi.sym
C 11900 7900 1 0 0 out-1.sym
{
T 11900 8200 5 10 0 0 0 0 1
device=OUTPUT
T 11900 8400 5 10 0 0 0 0 1
footprint=anchor
T 12500 8000 5 10 1 1 0 1 1
refdes=ϕ1
}
C 11900 8100 1 0 0 out-1.sym
{
T 11900 8400 5 10 0 0 0 0 1
device=OUTPUT
T 11900 8600 5 10 0 0 0 0 1
footprint=anchor
T 12500 8200 5 10 1 1 0 1 1
refdes=ϕ
}
C 13400 100 1 0 1 gnd-1.sym
N 12600 900 12400 900 4
{
T 12350 900 5 10 1 1 0 7 1
netname=BK#
}
C 11100 7800 1 0 0 noverlap.sym
{
T 11400 8100 5 10 1 1 0 4 1
refdes=P
}
N 13300 4800 13500 4800 4
N 13500 4800 13500 4200 4
C 13100 7800 1 0 0 cnot.sym
{
T 13425 8100 5 10 1 1 0 4 1
refdes=N
}
C 12900 8200 1 180 1 phi.sym
C 14200 8000 1 0 1 phin.sym
C 13300 8400 1 0 0 vdd-1.sym
C 13400 7500 1 0 0 gnd-1.sym
C 15900 8400 1 0 0 phin.sym
N 11900 8000 11800 8000 4
N 11900 8200 11800 8200 4
C 5000 6000 1 0 0 phin.sym
N 9300 4400 9400 4400 4
{
T 9350 4425 5 6 1 1 0 3 1
netname=iw1
}
N 9300 2100 9400 2100 4
{
T 9350 2125 5 6 1 1 0 3 1
netname=iw0
}
N 9300 6700 9400 6700 4
{
T 9350 6725 5 6 1 1 0 3 1
netname=iw2#
}
N 5200 6700 5300 6700 4
{
T 5250 6725 5 6 1 1 0 3 1
netname=ibk
}
N 4400 4000 4500 4000 4
{
T 4450 3975 5 6 1 1 0 5 1
netname=okj
}
N 5200 9000 5300 9000 4
{
T 5250 9025 5 6 1 1 0 3 1
netname=ic#
}
C 5300 5600 1 0 0 diplatch.sym
{
T 6650 6100 5 10 1 1 0 7 1
refdes=K
T 6100 6300 5 10 1 1 0 4 1
source=diplatch.sch
}
C 9400 1000 1 0 0 diplatch.sym
{
T 10750 1500 5 10 1 1 0 7 1
refdes=W0
T 10200 1700 5 10 1 1 0 4 1
source=diplatch.sch
}
C 9400 3300 1 0 0 diplatch.sym
{
T 10750 3800 5 10 1 1 0 7 1
refdes=W1
T 10200 4000 5 10 1 1 0 4 1
source=diplatch.sch
}
C 9400 5600 1 0 0 diplatch.sym
{
T 10750 6100 5 10 1 1 0 7 1
refdes=W2
T 10200 6300 5 10 1 1 0 4 1
source=diplatch.sch
}
C 9200 3700 1 0 0 phi.sym
C 9200 6000 1 0 0 phi.sym
C 4400 6200 1 0 0 nor.sym
{
T 4800 6700 5 10 1 1 0 4 1
refdes=U1
}
C 4600 5900 1 0 0 gnd-1.sym
C 8500 1600 1 0 0 nor.sym
{
T 8900 2100 5 10 1 1 0 4 1
refdes=G0
}
C 8700 1300 1 0 0 gnd-1.sym
C 8500 6200 1 0 0 nor.sym
{
T 8900 6700 5 10 1 1 0 4 1
refdes=G2
}
C 8700 5900 1 0 0 gnd-1.sym
C 12600 400 1 0 0 fiveof8.sym
{
T 13300 700 5 8 1 1 0 4 1
source=fiveof8.sch
T 13400 900 5 10 1 1 0 4 1
refdes=R
}
C 14000 1000 1 0 0 out-1.sym
{
T 14000 1300 5 10 0 0 0 0 1
device=OUTPUT
T 14000 1500 5 10 0 0 0 0 1
footprint=anchor
T 14600 1100 5 10 1 1 0 1 1
refdes=RK
}
C 4500 3600 1 0 0 nand.sym
{
T 4900 4100 5 10 1 1 0 4 1
refdes=U6
}
C 5400 1300 1 90 0 phi.sym
N 6900 2100 7100 2100 4
{
T 7100 2150 5 10 1 1 0 3 1
netname=iRST#
}
N 6900 1900 7100 1900 4
{
T 7100 1850 5 10 1 1 0 5 1
netname=iRST
}
C 5300 1000 1 0 0 sramcellsw.sym
{
T 6650 1250 5 10 1 1 0 6 1
refdes=U9
T 6100 1700 5 8 1 1 0 4 1
source=sramcellsw.sch
}
C 3700 1000 1 0 0 dilatch.sym
{
T 5050 1250 5 10 1 1 0 6 1
refdes=U8
T 4500 1725 5 10 1 1 0 4 1
source=dilatch.sch
}
C 1700 6400 1 270 0 led-green.sym
{
T 2300 6400 5 10 0 0 270 0 1
device=LED
T 2000 6000 5 10 0 1 270 0 1
value=ledgreen
T 1700 6300 5 10 1 1 0 6 1
refdes=D1
}
C 1900 5000 1 90 0 resistor-1.sym
{
T 1500 5300 5 10 0 0 90 0 1
device=RESISTOR
T 1750 5700 5 10 1 1 0 6 1
refdes=R8
T 1700 5400 5 10 1 1 0 6 1
value=1k5
}
C 1900 7000 1 270 0 in-1.sym
{
T 2400 7000 5 10 0 0 270 3 1
footprint=anchor
T 2200 7000 5 10 0 0 270 3 1
device=INPUT
T 2000 7000 5 10 1 1 0 3 1
refdes=Bling
}
C 2100 6400 1 270 0 led-red.sym
{
T 2700 6400 5 10 0 0 270 0 1
device=LED
T 2400 6000 5 10 0 1 270 0 1
value=ledred
T 2300 6300 5 10 1 1 0 0 1
refdes=D2
}
C 2300 5000 1 90 0 resistor-1.sym
{
T 1900 5300 5 10 0 0 90 0 1
device=RESISTOR
T 2250 5200 5 10 1 1 0 2 1
refdes=R9
T 2300 5400 5 10 1 1 0 0 1
value=1k5
}
N 1800 4800 1800 5000 4
{
T 1800 4750 5 10 1 1 0 5 1
netname=Co#
}
N 2200 4800 2200 5000 4
{
T 2200 4750 5 10 1 1 0 5 1
netname=Zo#
}
N 1800 6400 2200 6400 4
N 17400 2000 17600 2000 4
{
T 17650 2000 5 10 1 1 0 1 1
netname=MPre#
}
C 12900 6600 1 0 0 not.sym
{
T 13250 6900 5 10 1 1 0 4 1
refdes=U3
}
N 12900 6900 12700 6900 4
{
T 12650 6900 5 10 1 1 0 7 1
netname=MPre#
}
N 15800 5600 15600 5600 4
{
T 15550 5600 5 10 1 1 0 7 1
netname=Co#
}
B 7600 5200 4100 2300 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 7600 2900 4100 2300 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 7600 600 4100 2300 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 7600 7500 2600 2300 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 12800 8650 2600 1150 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 10200 8650 2600 1150 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 10200 7500 4100 1150 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 15400 7900 3100 1900 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
C 15400 6900 1 0 0 not.sym
{
T 15750 7200 5 10 1 1 0 4 1
refdes=N2
}
C 15600 7500 1 0 0 vdd-1.sym
N 16900 7000 16700 7000 4
{
T 16650 7000 5 10 1 1 0 7 1
netname=PRE
}
N 15200 7200 15400 7200 4
{
T 15300 7150 5 10 1 1 0 5 1
netname=MR#
}
C 17700 7000 1 0 0 out-1.sym
{
T 17700 7300 5 10 0 0 0 0 1
device=OUTPUT
T 17700 7500 5 10 0 0 0 0 1
footprint=anchor
T 18300 7100 5 10 1 1 0 1 1
refdes=QE
}
N 17400 1000 17400 800 4
{
T 17425 800 5 10 1 1 0 1 1
netname=MR#
}
C 16900 6600 1 0 0 nor.sym
{
T 17300 7100 5 10 1 1 0 4 1
refdes=U7
}
C 17000 7600 1 0 0 vdd-1.sym
C 17100 6300 1 0 0 gnd-1.sym
N 16200 7200 16900 7200 4
C 15700 6600 1 0 0 gnd-1.sym
