$date
	Thu Jun 11 12:32:04 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sub_tb $end
$var wire 32 ! sub_result [31:0] $end
$var reg 32 " a [31:0] $end
$var reg 32 # b [31:0] $end
$scope module sub_ $end
$var wire 32 $ a [31:0] $end
$var wire 32 % b [31:0] $end
$var wire 32 & sub_result [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#1
b1 !
b1 &
b1 "
b1 $
#2
b1 !
b1 &
b10 "
b10 $
b1 #
b1 %
#3
b10 !
b10 &
b11 "
b11 $
#4
b10 !
b10 &
b100 "
b100 $
b10 #
b10 %
#5
b11 !
b11 &
b101 "
b101 $
#6
b11 !
b11 &
b110 "
b110 $
b11 #
b11 %
#7
b100 !
b100 &
b111 "
b111 $
#8
b100 !
b100 &
b1000 "
b1000 $
b100 #
b100 %
#9
b101 !
b101 &
b1001 "
b1001 $
#10
b101 !
b101 &
b1010 "
b1010 $
b101 #
b101 %
#11
b110 !
b110 &
b1011 "
b1011 $
#12
b110 !
b110 &
b1100 "
b1100 $
b110 #
b110 %
#13
b111 !
b111 &
b1101 "
b1101 $
#14
b111 !
b111 &
b1110 "
b1110 $
b111 #
b111 %
#15
b1000 !
b1000 &
b1111 "
b1111 $
#16
b1000 !
b1000 &
b10000 "
b10000 $
b1000 #
b1000 %
#17
b1001 !
b1001 &
b10001 "
b10001 $
#18
b1001 !
b1001 &
b10010 "
b10010 $
b1001 #
b1001 %
