#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Nov  7 15:07:20 2018
# Process ID: 7192
# Current directory: E:/EES_351/ees_351_selftest
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8844 E:\EES_351\ees_351_selftest\ees_351_selftest.xpr
# Log file: E:/EES_351/ees_351_selftest/vivado.log
# Journal file: E:/EES_351/ees_351_selftest\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/EES_351/ees_351_selftest/ees_351_selftest.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/EES_351/351_test/ip_catalog/sw_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/EES_351/ees_351_selftest/ees_351_selftest.ip_user_files/xilinx.com_user_VGA_Display_Demon_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/EES_351/ees_351_selftest/ees_351_selftest.ip_user_files/xilinx.com_user_but_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/EES_351/ov5640'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/EES_351/351_test/ip_catalog/ees_dac0832_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/EES_351/351_test/ip_catalog/ees331_xadc_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/EES_351/351_test/ip_catalog/ees331_adv7511_display_demo2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/EES_351/351_test/ip_catalog/7seg_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/EES_351/351_test/ip_catalog/wifi_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/EES_351/351_test/ip_catalog/zed_audio_ctrl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 881.867 ; gain = 160.508
update_compile_order -fileset sources_1
open_bd_design {E:/EES_351/ees_351_selftest/ees_351_selftest.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:user:flow_led:1.0 - flow_led_0
Adding cell -- xilinx.com:user:ees_dac0832:1.0 - ees_dac0832_0
Adding cell -- xilinx.com:user:zed_audio_ctrl:1.0 - zed_audio_ctrl_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:user:VGA_Display_Demon:1.0 - VGA_Display_Demon_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:user:seg:1.0 - seg_0
Adding cell -- xilinx.com:user:but_led:1.0 - but_led_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK0(clk) and /VGA_Display_Demon_0/clk_100M(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <E:/EES_351/ees_351_selftest/ees_351_selftest.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 964.449 ; gain = 73.289
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
close_project
open_project E:/EES_331/ees331_standlone_fs/ees331_eth_ddr_test_ps.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/EES_331/ees331_standlone_fs/ip_catalog'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1083.555 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {E:/EES_331/ees331_standlone_fs/ees331_eth_ddr_test_ps.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:user:ees331_xadc:1.0 - ees331_xadc_0
Adding cell -- xilinx.com:user:ees_dac0832:1.0 - ees_dac0832_0
Adding cell -- xilinx.com:user:seg:1.0 - seg_0
Adding cell -- xilinx.com:user:flow_led:1.0 - flow_led_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - WIFI_RSTN_PIN
Adding cell -- xilinx.com:user:zed_audio_ctrl:1.0 - zed_audio_ctrl_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - Bluetooth_cfg
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - FX8
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - wifi_uart
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - uart_pl_j8
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - Bluetooth_uart
Adding cell -- xilinx.com:user:design_1_wrapper:1.0 - design_1_wrapper_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK0(clk) and /design_1_wrapper_0/clk_in1(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Successfully read diagram <system> from BD file <E:/EES_331/ees331_standlone_fs/ees331_eth_ddr_test_ps.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1083.555 ; gain = 0.000
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
close_project
open_project E:/Zynq/ees331_tcp/ees331_tcp.xpr
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'design_1_processing_system7_0_0_synth_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'e:/Zynq/ees331_tcp/ees331_tcp.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'e:/Zynq/ees331_tcp/ees331_tcp.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'e:/Zynq/ees331_tcp/ees331_tcp.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'e:/Zynq/ees331_tcp/ees331_tcp.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'e:/Zynq/ees331_tcp/ees331_tcp.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_sim_netlist.vhdl'. Please regenerate to continue.
update_compile_order -fileset sources_1
make_wrapper -files [get_files E:/Zynq/ees331_tcp/ees331_tcp.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse E:/Zynq/ees331_tcp/ees331_tcp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
open_bd_design {E:/Zynq/ees331_tcp/ees331_tcp.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Successfully read diagram <design_1> from BD file <E:/Zynq/ees331_tcp/ees331_tcp.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1217.848 ; gain = 0.000
generate_target all [get_files  E:/Zynq/ees331_tcp/ees331_tcp.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for bd-design 'design_1' - hence not re-generating.
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
export_ip_user_files -of_objects [get_files E:/Zynq/ees331_tcp/ees331_tcp.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Zynq/ees331_tcp/ees331_tcp.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_processing_system7_0_0_synth_1
ERROR: [Common 17-69] Command failed:  Run 'design_1_processing_system7_0_0_synth_1' needs to be reset before launching. The run can be reset using the Tcl command 'reset_run design_1_processing_system7_0_0_synth_1'.
generate_target all [get_files  E:/Zynq/ees331_tcp/ees331_tcp.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for bd-design 'design_1' - hence not re-generating.
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
export_ip_user_files -of_objects [get_files E:/Zynq/ees331_tcp/ees331_tcp.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Zynq/ees331_tcp/ees331_tcp.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_processing_system7_0_0_synth_1
ERROR: [Common 17-69] Command failed:  Run 'design_1_processing_system7_0_0_synth_1' needs to be reset before launching. The run can be reset using the Tcl command 'reset_run design_1_processing_system7_0_0_synth_1'.
generate_target all [get_files  E:/Zynq/ees331_tcp/ees331_tcp.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for bd-design 'design_1' - hence not re-generating.
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
export_ip_user_files -of_objects [get_files E:/Zynq/ees331_tcp/ees331_tcp.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Zynq/ees331_tcp/ees331_tcp.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_processing_system7_0_0_synth_1
ERROR: [Common 17-69] Command failed:  Run 'design_1_processing_system7_0_0_synth_1' needs to be reset before launching. The run can be reset using the Tcl command 'reset_run design_1_processing_system7_0_0_synth_1'.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov  7 15:15:57 2018...
