Lab1 ReadMe
Jake Armendariz
10/9/19
jsarmend
165032


Contains Lab1.lgi
A MML schematic with three parts
A.
Counts up in binary with the switches and demonstates the number on a 7 line clock

B.
Shows the 3 least significant binary digits of a square of the input

C.
Matches a truth table with a'b' + a'bc + ab'c as the output
c_0 does this normally
c_1 does this with only NAND gates
c_2 does this with only NOR gates
