\hypertarget{group___s_p_i___flags__definition}{}\section{S\+PI Flags Definition}
\label{group___s_p_i___flags__definition}\index{SPI Flags Definition@{SPI Flags Definition}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___s_p_i___flags__definition_ga7bd627ae57160a2f0aad1736194b5999}\label{group___s_p_i___flags__definition_ga7bd627ae57160a2f0aad1736194b5999}} 
\#define {\bfseries S\+P\+I\+\_\+\+F\+L\+A\+G\+\_\+\+R\+X\+NE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e14de547aa06864abcd4b0422d8b48}{S\+P\+I\+\_\+\+S\+R\+\_\+\+R\+X\+NE}}   /$\ast$ S\+PI status flag\+: Rx buffer not empty flag       $\ast$/
\item 
\mbox{\Hypertarget{group___s_p_i___flags__definition_gaf84a1e6af2739a6be58e1b23d9e6b914}\label{group___s_p_i___flags__definition_gaf84a1e6af2739a6be58e1b23d9e6b914}} 
\#define {\bfseries S\+P\+I\+\_\+\+F\+L\+A\+G\+\_\+\+T\+XE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd5d21816947fcb25ccae7d3bf8eb2c}{S\+P\+I\+\_\+\+S\+R\+\_\+\+T\+XE}}    /$\ast$ S\+PI status flag\+: Tx buffer empty flag           $\ast$/
\item 
\mbox{\Hypertarget{group___s_p_i___flags__definition_gaf19c77ee876a3598d616ac07d136fc46}\label{group___s_p_i___flags__definition_gaf19c77ee876a3598d616ac07d136fc46}} 
\#define {\bfseries S\+P\+I\+\_\+\+F\+L\+A\+G\+\_\+\+B\+SY}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3498df67729ae048dc5f315ef7c16bf}{S\+P\+I\+\_\+\+S\+R\+\_\+\+B\+SY}}    /$\ast$ S\+PI status flag\+: Busy flag                      $\ast$/
\item 
\mbox{\Hypertarget{group___s_p_i___flags__definition_ga30fb6af50e1f3c61cb9de76b0101c889}\label{group___s_p_i___flags__definition_ga30fb6af50e1f3c61cb9de76b0101c889}} 
\#define {\bfseries S\+P\+I\+\_\+\+F\+L\+A\+G\+\_\+\+C\+R\+C\+E\+RR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e543fa9584fd636032a3ee735f750b}{S\+P\+I\+\_\+\+S\+R\+\_\+\+C\+R\+C\+E\+RR}} /$\ast$ S\+PI Error flag\+: C\+RC error flag                  $\ast$/
\item 
\mbox{\Hypertarget{group___s_p_i___flags__definition_gac7d3525ab98cc18f02270a4dba685897}\label{group___s_p_i___flags__definition_gac7d3525ab98cc18f02270a4dba685897}} 
\#define {\bfseries S\+P\+I\+\_\+\+F\+L\+A\+G\+\_\+\+M\+O\+DF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa043349833dc7b8138969c64f63adf}{S\+P\+I\+\_\+\+S\+R\+\_\+\+M\+O\+DF}}   /$\ast$ S\+PI Error flag\+: Mode fault flag                 $\ast$/
\item 
\mbox{\Hypertarget{group___s_p_i___flags__definition_gab45264da2296c75495a7437a045513ea}\label{group___s_p_i___flags__definition_gab45264da2296c75495a7437a045513ea}} 
\#define {\bfseries S\+P\+I\+\_\+\+F\+L\+A\+G\+\_\+\+O\+VR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d902302c5eb81ce4a57029de281232}{S\+P\+I\+\_\+\+S\+R\+\_\+\+O\+VR}}    /$\ast$ S\+PI Error flag\+: Overrun flag                    $\ast$/
\item 
\mbox{\Hypertarget{group___s_p_i___flags__definition_ga27dd114d8adc70f1439c054289f9313a}\label{group___s_p_i___flags__definition_ga27dd114d8adc70f1439c054289f9313a}} 
\#define {\bfseries S\+P\+I\+\_\+\+F\+L\+A\+G\+\_\+\+F\+RE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace2c7cac9431231663af42e6f5aabce6}{S\+P\+I\+\_\+\+S\+R\+\_\+\+F\+RE}}    /$\ast$ S\+PI Error flag\+: TI mode frame format error flag $\ast$/
\item 
\mbox{\Hypertarget{group___s_p_i___flags__definition_gac8148197385a872c6f996a78928d1c20}\label{group___s_p_i___flags__definition_gac8148197385a872c6f996a78928d1c20}} 
\#define {\bfseries S\+P\+I\+\_\+\+F\+L\+A\+G\+\_\+\+F\+T\+L\+VL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17880f1e186033ebc6917c008a623371}{S\+P\+I\+\_\+\+S\+R\+\_\+\+F\+T\+L\+VL}}  /$\ast$ S\+PI fifo transmission level                     $\ast$/
\item 
\mbox{\Hypertarget{group___s_p_i___flags__definition_ga4406c904711e73f41bfbc930bfc92d58}\label{group___s_p_i___flags__definition_ga4406c904711e73f41bfbc930bfc92d58}} 
\#define {\bfseries S\+P\+I\+\_\+\+F\+L\+A\+G\+\_\+\+F\+R\+L\+VL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60df84101c523802832c4d1a2895d665}{S\+P\+I\+\_\+\+S\+R\+\_\+\+F\+R\+L\+VL}}  /$\ast$ S\+PI fifo reception level                        $\ast$/
\item 
\mbox{\Hypertarget{group___s_p_i___flags__definition_ga1b2ed6861d967c5bc45a7e7c9101d33c}\label{group___s_p_i___flags__definition_ga1b2ed6861d967c5bc45a7e7c9101d33c}} 
\#define {\bfseries S\+P\+I\+\_\+\+F\+L\+A\+G\+\_\+\+M\+A\+SK}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e14de547aa06864abcd4b0422d8b48}{S\+P\+I\+\_\+\+S\+R\+\_\+\+R\+X\+NE}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd5d21816947fcb25ccae7d3bf8eb2c}{S\+P\+I\+\_\+\+S\+R\+\_\+\+T\+XE}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3498df67729ae048dc5f315ef7c16bf}{S\+P\+I\+\_\+\+S\+R\+\_\+\+B\+SY}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e543fa9584fd636032a3ee735f750b}{S\+P\+I\+\_\+\+S\+R\+\_\+\+C\+R\+C\+E\+RR}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa043349833dc7b8138969c64f63adf}{S\+P\+I\+\_\+\+S\+R\+\_\+\+M\+O\+DF}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d902302c5eb81ce4a57029de281232}{S\+P\+I\+\_\+\+S\+R\+\_\+\+O\+VR}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace2c7cac9431231663af42e6f5aabce6}{S\+P\+I\+\_\+\+S\+R\+\_\+\+F\+RE}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17880f1e186033ebc6917c008a623371}{S\+P\+I\+\_\+\+S\+R\+\_\+\+F\+T\+L\+VL}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60df84101c523802832c4d1a2895d665}{S\+P\+I\+\_\+\+S\+R\+\_\+\+F\+R\+L\+VL}})
\end{DoxyCompactItemize}


\subsection{Detailed Description}
