// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _mat2gray_HH_
#define _mat2gray_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "net_holes_detectidhF.h"

namespace ap_rtl {

struct mat2gray : public sc_module {
    // Port declarations 22
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<16> > M_data_stream_V_dout;
    sc_in< sc_logic > M_data_stream_V_empty_n;
    sc_out< sc_logic > M_data_stream_V_read;
    sc_out< sc_lv<16> > I_data_stream_V_din;
    sc_in< sc_logic > I_data_stream_V_full_n;
    sc_out< sc_logic > I_data_stream_V_write;
    sc_in< sc_lv<16> > min_value_dout;
    sc_in< sc_logic > min_value_empty_n;
    sc_out< sc_logic > min_value_read;
    sc_in< sc_lv<16> > max_value_dout;
    sc_in< sc_logic > max_value_empty_n;
    sc_out< sc_logic > max_value_read;


    // Module declarations
    mat2gray(sc_module_name name);
    SC_HAS_PROCESS(mat2gray);

    ~mat2gray();

    sc_trace_file* mVcdFile;

    net_holes_detectidhF<1,53,49,33,32>* net_holes_detectidhF_U152;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > M_data_stream_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305;
    sc_signal< sc_logic > I_data_stream_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter55;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305_pp0_iter54_reg;
    sc_signal< sc_logic > min_value_blk_n;
    sc_signal< sc_logic > max_value_blk_n;
    sc_signal< sc_lv<17> > indvar_flatten_reg_105;
    sc_signal< sc_lv<32> > max_V_fu_127_p3;
    sc_signal< sc_lv<32> > max_V_reg_285;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<32> > min_V_fu_135_p3;
    sc_signal< sc_lv<32> > min_V_reg_290;
    sc_signal< sc_lv<33> > rhs_V_fu_143_p1;
    sc_signal< sc_lv<33> > rhs_V_reg_295;
    sc_signal< sc_lv<49> > sext_ln1148_fu_157_p1;
    sc_signal< sc_lv<49> > sext_ln1148_reg_300;
    sc_signal< sc_lv<1> > icmp_ln887_fu_161_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter17;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter18;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter19;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter20;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter21;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter22;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter23;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter24;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter25;
    sc_signal< bool > ap_block_state28_pp0_stage0_iter26;
    sc_signal< bool > ap_block_state29_pp0_stage0_iter27;
    sc_signal< bool > ap_block_state30_pp0_stage0_iter28;
    sc_signal< bool > ap_block_state31_pp0_stage0_iter29;
    sc_signal< bool > ap_block_state32_pp0_stage0_iter30;
    sc_signal< bool > ap_block_state33_pp0_stage0_iter31;
    sc_signal< bool > ap_block_state34_pp0_stage0_iter32;
    sc_signal< bool > ap_block_state35_pp0_stage0_iter33;
    sc_signal< bool > ap_block_state36_pp0_stage0_iter34;
    sc_signal< bool > ap_block_state37_pp0_stage0_iter35;
    sc_signal< bool > ap_block_state38_pp0_stage0_iter36;
    sc_signal< bool > ap_block_state39_pp0_stage0_iter37;
    sc_signal< bool > ap_block_state40_pp0_stage0_iter38;
    sc_signal< bool > ap_block_state41_pp0_stage0_iter39;
    sc_signal< bool > ap_block_state42_pp0_stage0_iter40;
    sc_signal< bool > ap_block_state43_pp0_stage0_iter41;
    sc_signal< bool > ap_block_state44_pp0_stage0_iter42;
    sc_signal< bool > ap_block_state45_pp0_stage0_iter43;
    sc_signal< bool > ap_block_state46_pp0_stage0_iter44;
    sc_signal< bool > ap_block_state47_pp0_stage0_iter45;
    sc_signal< bool > ap_block_state48_pp0_stage0_iter46;
    sc_signal< bool > ap_block_state49_pp0_stage0_iter47;
    sc_signal< bool > ap_block_state50_pp0_stage0_iter48;
    sc_signal< bool > ap_block_state51_pp0_stage0_iter49;
    sc_signal< bool > ap_block_state52_pp0_stage0_iter50;
    sc_signal< bool > ap_block_state53_pp0_stage0_iter51;
    sc_signal< bool > ap_block_state54_pp0_stage0_iter52;
    sc_signal< bool > ap_block_state55_pp0_stage0_iter53;
    sc_signal< bool > ap_block_state56_pp0_stage0_iter54;
    sc_signal< bool > ap_block_state57_pp0_stage0_iter55;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305_pp0_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305_pp0_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305_pp0_iter14_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305_pp0_iter15_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305_pp0_iter16_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305_pp0_iter17_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305_pp0_iter18_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305_pp0_iter19_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305_pp0_iter20_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305_pp0_iter21_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305_pp0_iter22_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305_pp0_iter23_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305_pp0_iter24_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305_pp0_iter25_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305_pp0_iter26_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305_pp0_iter27_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305_pp0_iter28_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305_pp0_iter29_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305_pp0_iter30_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305_pp0_iter31_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305_pp0_iter32_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305_pp0_iter33_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305_pp0_iter34_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305_pp0_iter35_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305_pp0_iter36_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305_pp0_iter37_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305_pp0_iter38_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305_pp0_iter39_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305_pp0_iter40_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305_pp0_iter41_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305_pp0_iter42_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305_pp0_iter43_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305_pp0_iter44_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305_pp0_iter45_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305_pp0_iter46_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305_pp0_iter47_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305_pp0_iter48_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305_pp0_iter49_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305_pp0_iter50_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305_pp0_iter51_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305_pp0_iter52_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_305_pp0_iter53_reg;
    sc_signal< sc_lv<17> > add_ln887_fu_167_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > and_ln87_fu_197_p2;
    sc_signal< sc_lv<1> > and_ln87_reg_314;
    sc_signal< sc_lv<1> > and_ln87_reg_314_pp0_iter2_reg;
    sc_signal< sc_lv<1> > and_ln87_reg_314_pp0_iter3_reg;
    sc_signal< sc_lv<1> > and_ln87_reg_314_pp0_iter4_reg;
    sc_signal< sc_lv<1> > and_ln87_reg_314_pp0_iter5_reg;
    sc_signal< sc_lv<1> > and_ln87_reg_314_pp0_iter6_reg;
    sc_signal< sc_lv<1> > and_ln87_reg_314_pp0_iter7_reg;
    sc_signal< sc_lv<1> > and_ln87_reg_314_pp0_iter8_reg;
    sc_signal< sc_lv<1> > and_ln87_reg_314_pp0_iter9_reg;
    sc_signal< sc_lv<1> > and_ln87_reg_314_pp0_iter10_reg;
    sc_signal< sc_lv<1> > and_ln87_reg_314_pp0_iter11_reg;
    sc_signal< sc_lv<1> > and_ln87_reg_314_pp0_iter12_reg;
    sc_signal< sc_lv<1> > and_ln87_reg_314_pp0_iter13_reg;
    sc_signal< sc_lv<1> > and_ln87_reg_314_pp0_iter14_reg;
    sc_signal< sc_lv<1> > and_ln87_reg_314_pp0_iter15_reg;
    sc_signal< sc_lv<1> > and_ln87_reg_314_pp0_iter16_reg;
    sc_signal< sc_lv<1> > and_ln87_reg_314_pp0_iter17_reg;
    sc_signal< sc_lv<1> > and_ln87_reg_314_pp0_iter18_reg;
    sc_signal< sc_lv<1> > and_ln87_reg_314_pp0_iter19_reg;
    sc_signal< sc_lv<1> > and_ln87_reg_314_pp0_iter20_reg;
    sc_signal< sc_lv<1> > and_ln87_reg_314_pp0_iter21_reg;
    sc_signal< sc_lv<1> > and_ln87_reg_314_pp0_iter22_reg;
    sc_signal< sc_lv<1> > and_ln87_reg_314_pp0_iter23_reg;
    sc_signal< sc_lv<1> > and_ln87_reg_314_pp0_iter24_reg;
    sc_signal< sc_lv<1> > and_ln87_reg_314_pp0_iter25_reg;
    sc_signal< sc_lv<1> > and_ln87_reg_314_pp0_iter26_reg;
    sc_signal< sc_lv<1> > and_ln87_reg_314_pp0_iter27_reg;
    sc_signal< sc_lv<1> > and_ln87_reg_314_pp0_iter28_reg;
    sc_signal< sc_lv<1> > and_ln87_reg_314_pp0_iter29_reg;
    sc_signal< sc_lv<1> > and_ln87_reg_314_pp0_iter30_reg;
    sc_signal< sc_lv<1> > and_ln87_reg_314_pp0_iter31_reg;
    sc_signal< sc_lv<1> > and_ln87_reg_314_pp0_iter32_reg;
    sc_signal< sc_lv<1> > and_ln87_reg_314_pp0_iter33_reg;
    sc_signal< sc_lv<1> > and_ln87_reg_314_pp0_iter34_reg;
    sc_signal< sc_lv<1> > and_ln87_reg_314_pp0_iter35_reg;
    sc_signal< sc_lv<1> > and_ln87_reg_314_pp0_iter36_reg;
    sc_signal< sc_lv<1> > and_ln87_reg_314_pp0_iter37_reg;
    sc_signal< sc_lv<1> > and_ln87_reg_314_pp0_iter38_reg;
    sc_signal< sc_lv<1> > and_ln87_reg_314_pp0_iter39_reg;
    sc_signal< sc_lv<1> > and_ln87_reg_314_pp0_iter40_reg;
    sc_signal< sc_lv<1> > and_ln87_reg_314_pp0_iter41_reg;
    sc_signal< sc_lv<1> > and_ln87_reg_314_pp0_iter42_reg;
    sc_signal< sc_lv<1> > and_ln87_reg_314_pp0_iter43_reg;
    sc_signal< sc_lv<1> > and_ln87_reg_314_pp0_iter44_reg;
    sc_signal< sc_lv<1> > and_ln87_reg_314_pp0_iter45_reg;
    sc_signal< sc_lv<1> > and_ln87_reg_314_pp0_iter46_reg;
    sc_signal< sc_lv<1> > and_ln87_reg_314_pp0_iter47_reg;
    sc_signal< sc_lv<1> > and_ln87_reg_314_pp0_iter48_reg;
    sc_signal< sc_lv<1> > and_ln87_reg_314_pp0_iter49_reg;
    sc_signal< sc_lv<1> > and_ln87_reg_314_pp0_iter50_reg;
    sc_signal< sc_lv<1> > and_ln87_reg_314_pp0_iter51_reg;
    sc_signal< sc_lv<1> > and_ln87_reg_314_pp0_iter52_reg;
    sc_signal< sc_lv<1> > and_ln87_reg_314_pp0_iter53_reg;
    sc_signal< sc_lv<32> > grp_fu_220_p2;
    sc_signal< sc_lv<32> > sdiv_ln1148_reg_323;
    sc_signal< sc_lv<32> > mul_ln88_fu_228_p2;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter25;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter26;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter27;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter28;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter29;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter30;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter31;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter32;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter33;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter34;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter35;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter36;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter37;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter38;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter39;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter40;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter41;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter42;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter43;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter44;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter45;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter46;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter47;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter48;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter49;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter50;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter51;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter52;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter53;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter54;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter3_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter4_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter5_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter6_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter7_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter8_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter9_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter10_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter11_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter12_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter14_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter15_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter16_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter17_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter18_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter19_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter20_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter21_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter22_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter23_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter24_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter25_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter26_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter27_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter28_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter29_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter30_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter31_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter32_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter33_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter34_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter35_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter36_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter37_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter38_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter39_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter40_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter41_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter42_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter43_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter44_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter45_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter46_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter47_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter48_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter49_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter50_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter51_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter52_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter53_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter54_i_V_3_reg_116;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter55_i_V_3_reg_116;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<33> > lhs_V_1_fu_147_p1;
    sc_signal< sc_lv<33> > ret_V_6_fu_151_p2;
    sc_signal< sc_lv<32> > p_Val2_11_fu_173_p3;
    sc_signal< sc_lv<1> > icmp_ln87_fu_181_p2;
    sc_signal< sc_lv<1> > xor_ln87_fu_186_p2;
    sc_signal< sc_lv<1> > icmp_ln1495_fu_192_p2;
    sc_signal< sc_lv<33> > lhs_V_fu_203_p1;
    sc_signal< sc_lv<33> > ret_V_8_fu_207_p2;
    sc_signal< sc_lv<49> > grp_fu_220_p0;
    sc_signal< sc_lv<33> > grp_fu_220_p1;
    sc_signal< sc_lv<32> > i_V_fu_225_p1;
    sc_signal< sc_lv<16> > trunc_ln851_fu_252_p1;
    sc_signal< sc_lv<16> > ret_V_fu_234_p4;
    sc_signal< sc_lv<1> > icmp_ln851_fu_256_p2;
    sc_signal< sc_lv<16> > ret_V_7_fu_262_p2;
    sc_signal< sc_lv<1> > p_Result_s_fu_244_p3;
    sc_signal< sc_lv<16> > select_ln851_fu_268_p3;
    sc_signal< sc_logic > grp_fu_220_ce;
    sc_signal< sc_logic > ap_CS_fsm_state58;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_431;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state58;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<17> ap_const_lv17_0;
    static const sc_lv<32> ap_const_lv32_640000;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<17> ap_const_lv17_1FA40;
    static const sc_lv<17> ap_const_lv17_1;
    static const sc_lv<32> ap_const_lv32_64;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_I_data_stream_V_blk_n();
    void thread_I_data_stream_V_din();
    void thread_I_data_stream_V_write();
    void thread_M_data_stream_V_blk_n();
    void thread_M_data_stream_V_read();
    void thread_add_ln887_fu_167_p2();
    void thread_and_ln87_fu_197_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state58();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp0_stage0_iter8();
    void thread_ap_block_state11_pp0_stage0_iter9();
    void thread_ap_block_state12_pp0_stage0_iter10();
    void thread_ap_block_state13_pp0_stage0_iter11();
    void thread_ap_block_state14_pp0_stage0_iter12();
    void thread_ap_block_state15_pp0_stage0_iter13();
    void thread_ap_block_state16_pp0_stage0_iter14();
    void thread_ap_block_state17_pp0_stage0_iter15();
    void thread_ap_block_state18_pp0_stage0_iter16();
    void thread_ap_block_state19_pp0_stage0_iter17();
    void thread_ap_block_state20_pp0_stage0_iter18();
    void thread_ap_block_state21_pp0_stage0_iter19();
    void thread_ap_block_state22_pp0_stage0_iter20();
    void thread_ap_block_state23_pp0_stage0_iter21();
    void thread_ap_block_state24_pp0_stage0_iter22();
    void thread_ap_block_state25_pp0_stage0_iter23();
    void thread_ap_block_state26_pp0_stage0_iter24();
    void thread_ap_block_state27_pp0_stage0_iter25();
    void thread_ap_block_state28_pp0_stage0_iter26();
    void thread_ap_block_state29_pp0_stage0_iter27();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state30_pp0_stage0_iter28();
    void thread_ap_block_state31_pp0_stage0_iter29();
    void thread_ap_block_state32_pp0_stage0_iter30();
    void thread_ap_block_state33_pp0_stage0_iter31();
    void thread_ap_block_state34_pp0_stage0_iter32();
    void thread_ap_block_state35_pp0_stage0_iter33();
    void thread_ap_block_state36_pp0_stage0_iter34();
    void thread_ap_block_state37_pp0_stage0_iter35();
    void thread_ap_block_state38_pp0_stage0_iter36();
    void thread_ap_block_state39_pp0_stage0_iter37();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state40_pp0_stage0_iter38();
    void thread_ap_block_state41_pp0_stage0_iter39();
    void thread_ap_block_state42_pp0_stage0_iter40();
    void thread_ap_block_state43_pp0_stage0_iter41();
    void thread_ap_block_state44_pp0_stage0_iter42();
    void thread_ap_block_state45_pp0_stage0_iter43();
    void thread_ap_block_state46_pp0_stage0_iter44();
    void thread_ap_block_state47_pp0_stage0_iter45();
    void thread_ap_block_state48_pp0_stage0_iter46();
    void thread_ap_block_state49_pp0_stage0_iter47();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state50_pp0_stage0_iter48();
    void thread_ap_block_state51_pp0_stage0_iter49();
    void thread_ap_block_state52_pp0_stage0_iter50();
    void thread_ap_block_state53_pp0_stage0_iter51();
    void thread_ap_block_state54_pp0_stage0_iter52();
    void thread_ap_block_state55_pp0_stage0_iter53();
    void thread_ap_block_state56_pp0_stage0_iter54();
    void thread_ap_block_state57_pp0_stage0_iter55();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_block_state7_pp0_stage0_iter5();
    void thread_ap_block_state8_pp0_stage0_iter6();
    void thread_ap_block_state9_pp0_stage0_iter7();
    void thread_ap_condition_431();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_reg_pp0_iter0_i_V_3_reg_116();
    void thread_ap_ready();
    void thread_grp_fu_220_ce();
    void thread_grp_fu_220_p0();
    void thread_grp_fu_220_p1();
    void thread_i_V_fu_225_p1();
    void thread_icmp_ln1495_fu_192_p2();
    void thread_icmp_ln851_fu_256_p2();
    void thread_icmp_ln87_fu_181_p2();
    void thread_icmp_ln887_fu_161_p2();
    void thread_internal_ap_ready();
    void thread_lhs_V_1_fu_147_p1();
    void thread_lhs_V_fu_203_p1();
    void thread_max_V_fu_127_p3();
    void thread_max_value_blk_n();
    void thread_max_value_read();
    void thread_min_V_fu_135_p3();
    void thread_min_value_blk_n();
    void thread_min_value_read();
    void thread_mul_ln88_fu_228_p2();
    void thread_p_Result_s_fu_244_p3();
    void thread_p_Val2_11_fu_173_p3();
    void thread_real_start();
    void thread_ret_V_6_fu_151_p2();
    void thread_ret_V_7_fu_262_p2();
    void thread_ret_V_8_fu_207_p2();
    void thread_ret_V_fu_234_p4();
    void thread_rhs_V_fu_143_p1();
    void thread_select_ln851_fu_268_p3();
    void thread_sext_ln1148_fu_157_p1();
    void thread_start_out();
    void thread_start_write();
    void thread_trunc_ln851_fu_252_p1();
    void thread_xor_ln87_fu_186_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
