VPR FPGA Placement and Routing.
Version: 8.1.0-dev+dadca7ecf-dirty
Revision: v8.0.0-rc2-2909-gdadca7ecf-dirty
Compiled: 2025-09-17T14:53:14
Compiler: GNU 12.2.0 on Linux-6.2.1-PRoot-Distro aarch64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml top.eblif --device ql-eos-s3 --max_router_iterations 500 --routing_failure_predictor off --router_high_fanout_threshold -1 --constant_net_method route --route_chan_width 100 --clock_modeling route --place_delay_model delta_override --router_lookahead map --check_route quick --strict_checks off --allow_dangling_combinational_nodes on --disable_errors check_unbuffered_edges:check_route --congested_routing_iteration_threshold 0.8 --incremental_reroute_delay_ripup off --base_cost_type delay_normalized_length_bounded --bb_factor 10 --initial_pres_fac 4.0 --check_rr_graph off --suppress_warnings ,sum_pin_class:check_unbuffered_edges:load_rr_indexed_data_T_values:check_rr_node:trans_per_R:check_route:set_rr_graph_tool_comment:warn_model_missing_timing --read_rr_graph /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.rr_graph.real.bin --read_placement_delay_lookup /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.place_delay.bin --sdc_file /root/vaman/fpga/lcd/build/top_dummy.sdc --fix_clusters top_constraints.place --place


Architecture file: /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml
Circuit name: top

# Loading Architecture Description
# Loading Architecture Description took 0.39 seconds (max_rss 27.0 MiB, delta_rss +23.5 MiB)
# Building complex block graph
# Building complex block graph took 0.11 seconds (max_rss 33.8 MiB, delta_rss +6.8 MiB)
# Load circuit
# Load circuit took 0.06 seconds (max_rss 40.1 MiB, delta_rss +6.2 MiB)
# Clean circuit
Absorbed 2859 LUT buffers
Inferred  106 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   35 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 141
Swept block(s)      : 1
Constant Pins Marked: 141
# Clean circuit took 0.10 seconds (max_rss 50.9 MiB, delta_rss +10.8 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 51.2 MiB, delta_rss +0.3 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 51.2 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 370
    .output   :       6
    ASSP      :       1
    BIDIR_CELL:       6
    C_FRAG    :      16
    F_FRAG    :       1
    GND       :       1
    Q_FRAG    :      64
    T_FRAG    :     274
    VCC       :       1
  Nets  : 364
    Avg Fanout:     7.6
    Max Fanout:  1055.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 3126
  Timing Graph Edges: 5223
  Timing Graph Levels: 24
# Build Timing Graph took 0.00 seconds (max_rss 51.2 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk' Fanout: 64 pins (2.0%), 64 blocks (17.3%)
# Load Timing Constraints

SDC file '/root/vaman/fpga/lcd/build/top_dummy.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clk' Source: 'u_qlal4s3b_cell_macro.Sys_Clk0[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 51.2 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: top.net
Circuit placement file: top.place
Circuit routing file: top.route
Circuit SDC file: /root/vaman/fpga/lcd/build/top_dummy.sdc

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'top_constraints.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA_OVERRIDE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RoutingArch.directionality: BI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'top.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.066685 seconds).
# Load Packing took 0.07 seconds (max_rss 53.5 MiB, delta_rss +2.4 MiB)
Warning 1: Netlist contains 0 global net to non-global architecture pin connections
Warning 2: Logic block #160 ($false) has only 1 output pin '$false.GND0_GND[0]'. It may be a constant generator.
Warning 3: Logic block #161 ($true) has only 1 output pin '$true.VCC0_VCC[0]'. It may be a constant generator.

Netlist num_nets: 295
Netlist num_blocks: 162
Netlist EMPTY blocks: 0.
Netlist PB-GMUX blocks: 0.
Netlist PB-LOGIC blocks: 153.
Netlist PB-CLOCK blocks: 0.
Netlist PB-MULT blocks: 0.
Netlist PB-SDIOMUX blocks: 0.
Netlist PB-RAM blocks: 0.
Netlist PB-SYN_VCC blocks: 1.
Netlist PB-BIDIR blocks: 6.
Netlist PB-SYN_GND blocks: 1.
Netlist PB-ASSP blocks: 1.
Netlist inputs pins: 0
Netlist output pins: 18


Pb types usage...
  PB-LOGIC          : 153
   LOGIC            : 153
    FRAGS           : 153
     c_frag_modes   : 153
      SINGLE        : 16
       c_frag       : 16
      SPLIT         : 137
       b_frag       : 137
       t_frag       : 137
     f_frag         : 1
     q_frag_modes   : 64
      INT           : 63
       q_frag       : 63
      EXT           : 1
       q_frag       : 1
  PB-SYN_VCC        : 1
   VCC              : 1
  PB-BIDIR          : 6
   BIDIR            : 6
    OUTPUT          : 6
     bidir          : 6
     outpad         : 6
  PB-SYN_GND        : 1
   GND              : 1
  PB-ASSP           : 1
   ASSP             : 1

# Create Device
## Build Device Grid
FPGA sized to 39 x 35: 1365 grid tiles (ql-eos-s3)

Resource usage...
	Netlist
		0	blocks of type: PB-GMUX
	Architecture
		5	blocks of type: TL-GMUX
	Netlist
		153	blocks of type: PB-LOGIC
	Architecture
		891	blocks of type: TL-LOGIC
	Netlist
		0	blocks of type: PB-CLOCK
	Architecture
		5	blocks of type: TL-CLOCK
	Netlist
		0	blocks of type: PB-MULT
	Architecture
		2	blocks of type: TL-MULT
	Netlist
		0	blocks of type: PB-SDIOMUX
	Architecture
		14	blocks of type: TL-SDIOMUX
	Netlist
		0	blocks of type: PB-RAM
	Architecture
		4	blocks of type: TL-RAM
	Netlist
		1	blocks of type: PB-SYN_VCC
	Architecture
		1	blocks of type: TL-SYN_VCC
	Netlist
		6	blocks of type: PB-BIDIR
	Architecture
		32	blocks of type: TL-BIDIR
	Netlist
		1	blocks of type: PB-SYN_GND
	Architecture
		1	blocks of type: TL-SYN_GND
	Netlist
		1	blocks of type: PB-ASSP
	Architecture
		1	blocks of type: TL-ASSP

Device Utilization: 0.12 (target 1.00)
	Physical Tile TL-LOGIC:
	Block Utilization: 0.17 Logical Block: PB-LOGIC
	Physical Tile TL-RAM:
	Block Utilization: 0.00 Logical Block: PB-RAM
	Physical Tile TL-MULT:
	Block Utilization: 0.00 Logical Block: PB-MULT
	Physical Tile TL-BIDIR:
	Block Utilization: 0.19 Logical Block: PB-BIDIR
	Physical Tile TL-CLOCK:
	Block Utilization: 0.00 Logical Block: PB-CLOCK
	Physical Tile TL-SDIOMUX:
	Block Utilization: 0.00 Logical Block: PB-SDIOMUX
	Physical Tile TL-GMUX:
	Block Utilization: 0.00 Logical Block: PB-GMUX
	Physical Tile TL-ASSP:
	Block Utilization: 1.00 Logical Block: PB-ASSP
	Physical Tile TL-SYN_VCC:
	Block Utilization: 1.00 Logical Block: PB-SYN_VCC
	Physical Tile TL-SYN_GND:
	Block Utilization: 1.00 Logical Block: PB-SYN_GND

## Build Device Grid took 0.01 seconds (max_rss 53.6 MiB, delta_rss +0.0 MiB)
## Loading routing resource graph



Warning 4: This architecture version is for VPR 8.1.0-dev+dadca7ecf-dirty while your current VPR version is 8.1.0-dev+dadca7ecf compatability issues may arise

## Loading routing resource graph took 0.58 seconds (max_rss 353.0 MiB, delta_rss +299.5 MiB)
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Create Device took 1.97 seconds (max_rss 395.1 MiB, delta_rss +341.5 MiB)

# Computing router lookahead map
## Computing wire lookahead
Warning 5: Unable to find any sample location for segment CHANX type 'generic' (length 1)
Warning 6: Unable to find any sample location for segment CHANY type 'generic' (length 1)
Warning 7: Unable to find any sample location for segment CHANX type 'pad' (length 1)
Warning 8: Unable to find any sample location for segment CHANY type 'pad' (length 1)
## Computing wire lookahead took 36.10 seconds (max_rss 395.1 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 395.1 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 36.10 seconds (max_rss 395.1 MiB, delta_rss +0.0 MiB)
# Placement
## Computing placement delta delay look-up
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
## Computing placement delta delay look-up took 1.30 seconds (max_rss 453.1 MiB, delta_rss +58.0 MiB)
Warning 9: CHANX place cost fac is 0 at 2 2
Warning 10: CHANX place cost fac is 0 at 34 34
Warning 11: CHANY place cost fac is 0 at 38 38
## Initial Placement
Reading top_constraints.place.

Successfully read top_constraints.place.

## Initial Placement took 0.00 seconds (max_rss 453.1 MiB, delta_rss +0.0 MiB)

There are 2556 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 11716

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 17.2458 td_cost: 4.73529e-06
Initial placement estimated Critical Path Delay (CPD): 91.9354 ns
Initial placement estimated setup Total Negative Slack (sTNS): -5623.66 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -91.9354 ns

Initial placement estimated setup slack histogram:
[ -9.2e-08: -8.5e-08)  7 (  9.2%) |**********
[ -8.5e-08: -7.9e-08) 21 ( 27.6%) |******************************
[ -7.9e-08: -7.2e-08) 34 ( 44.7%) |************************************************
[ -7.2e-08: -6.5e-08)  6 (  7.9%) |********
[ -6.5e-08: -5.9e-08)  0 (  0.0%) |
[ -5.9e-08: -5.2e-08)  1 (  1.3%) |*
[ -5.2e-08: -4.6e-08)  1 (  1.3%) |*
[ -4.6e-08: -3.9e-08)  0 (  0.0%) |
[ -3.9e-08: -3.2e-08)  3 (  3.9%) |****
[ -3.2e-08: -2.6e-08)  3 (  3.9%) |****
Placement contains 0 placement macros involving 0 blocks (average macro size nan)

Moves per temperature: 882
Warning 12: Starting t: 159 of 162 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 2.4e-01   0.997      17.65 4.7677e-06  96.956  -5.62e+03  -96.956   0.973  0.0131   38.0     1.00       882  0.200
   2    0.0 1.2e-01   0.974      17.60 4.9049e-06  91.687  -5.69e+03  -91.687   0.978  0.0189   38.0     1.00      1764  0.500
   3    0.0 6.1e-02   0.981      17.14 4.7208e-06  95.612  -5.65e+03  -95.612   0.969  0.0185   38.0     1.00      2646  0.500
   4    0.0 3.1e-02   0.981      17.03 4.2332e-06 108.294  -6.56e+03 -108.294   0.947  0.0201   38.0     1.00      3528  0.500
   5    0.0 2.8e-02   0.997      17.10 4.1293e-06 111.091  -5.67e+03 -111.091   0.961  0.0117   38.0     1.00      4410  0.900
   6    0.0 1.4e-02   0.994      16.84 4.6475e-06  87.896  -5.33e+03  -87.896   0.921  0.0117   38.0     1.00      5292  0.500
   7    0.0 1.2e-02   0.953      16.65 4.7269e-06  89.336   -5.6e+03  -89.336   0.893  0.0191   38.0     1.00      6174  0.900
   8    0.0 1.1e-02   0.988      16.74 4.4952e-06  95.674  -5.72e+03  -95.674   0.883  0.0144   38.0     1.00      7056  0.900
   9    0.0 1.0e-02   0.969      16.12 4.5506e-06  89.027  -5.36e+03  -89.027   0.880  0.0155   38.0     1.00      7938  0.900
  10    0.0 9.0e-03   1.010      16.57 4.542e-06   87.561  -5.32e+03  -87.561   0.862  0.0140   38.0     1.00      8820  0.900
  11    0.0 8.1e-03   0.972      16.42 4.3398e-06  97.745  -6.02e+03  -97.745   0.856  0.0189   38.0     1.00      9702  0.900
  12    0.0 7.3e-03   0.991      16.01 4.5794e-06  85.845  -5.25e+03  -85.845   0.812  0.0143   38.0     1.00     10584  0.900
  13    0.0 6.6e-03   1.000      16.23 3.7239e-06 111.748  -5.27e+03 -111.748   0.812  0.0162   38.0     1.00     11466  0.900
  14    0.0 5.9e-03   0.994      16.30 4.2246e-06  96.889  -5.61e+03  -96.889   0.797  0.0104   38.0     1.00     12348  0.900
  15    0.0 5.6e-03   0.985      16.02 4.4975e-06  87.638  -5.45e+03  -87.638   0.804  0.0147   38.0     1.00     13230  0.950
  16    0.0 5.1e-03   1.011      15.99 4.2832e-06  90.866     -5e+03  -90.866   0.772  0.0173   38.0     1.00     14112  0.900
  17    0.0 4.8e-03   1.001      16.28 4.5806e-06  86.460   -5.2e+03  -86.460   0.749  0.0190   38.0     1.00     14994  0.950
  18    0.0 4.6e-03   0.988      16.08 4.203e-06   91.885  -5.29e+03  -91.885   0.764  0.0096   38.0     1.00     15876  0.950
  19    0.0 4.3e-03   1.002      15.88 4.2305e-06  92.772  -5.21e+03  -92.772   0.741  0.0228   38.0     1.00     16758  0.950
  20    0.0 4.1e-03   0.965      15.64 4.4369e-06  89.697  -5.78e+03  -89.697   0.738  0.0194   38.0     1.00     17640  0.950
  21    0.0 3.9e-03   0.989      15.50 4.2334e-06  87.166  -4.92e+03  -87.166   0.730  0.0104   38.0     1.00     18522  0.950
  22    0.0 3.7e-03   0.964      15.52 4.2955e-06  90.806  -5.63e+03  -90.806   0.707  0.0176   38.0     1.00     19404  0.950
  23    0.0 3.5e-03   0.982      15.22 4.2692e-06  84.424  -5.01e+03  -84.424   0.664  0.0158   38.0     1.00     20286  0.950
  24    0.0 3.4e-03   1.002      15.27 4.2932e-06  85.709  -4.91e+03  -85.709   0.695  0.0128   38.0     1.00     21168  0.950
  25    0.0 3.2e-03   0.996      14.97 4.1096e-06  83.398  -4.85e+03  -83.398   0.638  0.0135   38.0     1.00     22050  0.950
  26    0.0 3.0e-03   1.007      15.47 4.2864e-06  81.680  -4.77e+03  -81.680   0.645  0.0164   38.0     1.00     22932  0.950
  27    0.0 2.9e-03   1.000      15.27 3.6815e-06  98.141     -5e+03  -98.141   0.621  0.0150   38.0     1.00     23814  0.950
  28    0.0 2.7e-03   0.991      14.74 3.9639e-06  89.455   -5.3e+03  -89.455   0.563  0.0157   38.0     1.00     24696  0.950
  29    0.0 2.6e-03   0.994      14.58 4.0173e-06  83.823  -4.88e+03  -83.823   0.585  0.0106   38.0     1.00     25578  0.950
  30    0.0 2.5e-03   0.986      14.84 4.2557e-06  78.160  -4.68e+03  -78.160   0.562  0.0116   38.0     1.00     26460  0.950
  31    0.0 2.3e-03   0.985      14.31 4.0412e-06  81.387  -4.97e+03  -81.387   0.510  0.0157   38.0     1.00     27342  0.950
  32    0.0 2.2e-03   0.972      13.82 3.9043e-06  83.453  -4.94e+03  -83.453   0.502  0.0132   38.0     1.00     28224  0.950
  33    0.0 2.1e-03   0.997      13.95 3.573e-06   89.842  -4.88e+03  -89.842   0.488  0.0101   38.0     1.00     29106  0.950
  34    0.0 2.0e-03   0.970      13.19 3.7658e-06  79.185  -4.75e+03  -79.185   0.399  0.0216   38.0     1.00     29988  0.950
  35    0.0 1.9e-03   1.003      12.91 3.4293e-06  75.122  -4.46e+03  -75.122   0.388  0.0109   36.4     1.29     30870  0.950
  36    0.0 1.8e-03   0.977      13.16 2.9756e-06  80.318  -4.86e+03  -80.318   0.409  0.0119   34.5     1.65     31752  0.950
  37    0.0 1.7e-03   0.968      12.81 2.8915e-06  78.343  -4.79e+03  -78.343   0.356  0.0155   33.5     1.85     32634  0.950
  38    0.0 1.6e-03   0.988      12.38 2.2783e-06  74.492  -4.47e+03  -74.492   0.306  0.0150   30.7     2.39     33516  0.950
  39    0.0 1.6e-03   0.996      11.83 1.8173e-06  74.326  -4.38e+03  -74.326   0.289  0.0055   26.6     3.16     34398  0.950
  40    0.0 1.5e-03   0.983      11.64 1.7239e-06  69.273   -4.2e+03  -69.273   0.291  0.0129   22.6     3.92     35280  0.950
  41    0.0 1.4e-03   1.009      11.54 1.6639e-06  65.885  -4.16e+03  -65.885   0.270  0.0058   19.2     4.56     36162  0.950
  42    0.0 1.3e-03   0.970      11.43 1.6938e-06  65.475   -4.2e+03  -65.475   0.291  0.0215   15.9     5.17     37044  0.950
  43    0.0 1.3e-03   0.978      10.78 1.297e-06   65.424  -4.16e+03  -65.424   0.276  0.0118   13.6     5.62     37926  0.950
  44    0.0 1.2e-03   0.960      10.55 8.2418e-07  69.419     -4e+03  -69.419   0.288  0.0155   11.3     6.04     38808  0.950
  45    0.0 1.1e-03   0.985      10.42 1.0808e-06  63.521  -3.92e+03  -63.521   0.306  0.0113    9.6     6.37     39690  0.950
  46    0.0 1.1e-03   0.984      10.12 1.0272e-06  61.983  -3.87e+03  -61.983   0.300  0.0096    8.3     6.61     40572  0.950
  47    0.0 1.0e-03   0.987       9.87 1.0062e-06  59.609  -3.72e+03  -59.609   0.294  0.0105    7.2     6.83     41454  0.950
  48    0.0 9.8e-04   0.996       9.85 1.0366e-06  60.586  -3.87e+03  -60.586   0.359  0.0032    6.1     7.03     42336  0.950
  49    0.0 9.3e-04   0.976       9.72 1.1471e-06  60.399  -3.92e+03  -60.399   0.406  0.0098    5.6     7.13     43218  0.950
  50    0.0 8.9e-04   0.987       9.54 8.0646e-07  61.325  -3.72e+03  -61.325   0.363  0.0115    5.4     7.16     44100  0.950
  51    0.0 8.4e-04   0.986       9.33 8.6428e-07  61.504  -3.86e+03  -61.504   0.333  0.0101    5.0     7.24     44982  0.950
  52    0.0 8.0e-04   0.985       9.16 9.0665e-07  59.366  -3.78e+03  -59.366   0.402  0.0095    4.5     7.34     45864  0.950
  53    0.0 7.6e-04   0.991       9.14 7.8543e-07  60.044  -3.74e+03  -60.044   0.382  0.0103    4.3     7.37     46746  0.950
  54    0.0 7.2e-04   0.978       8.88 9.9546e-07  57.011  -3.68e+03  -57.011   0.319  0.0125    4.1     7.42     47628  0.950
  55    0.0 6.8e-04   0.984       8.71 8.1746e-07  57.299  -3.58e+03  -57.299   0.389  0.0131    3.6     7.51     48510  0.950
  56    0.0 6.5e-04   0.987       8.51 8.3079e-07  57.709  -3.65e+03  -57.709   0.328  0.0084    3.4     7.55     49392  0.950
  57    0.0 6.2e-04   1.002       8.31 8.5705e-07  54.634   -3.5e+03  -54.634   0.358  0.0083    3.0     7.62     50274  0.950
  58    0.0 5.9e-04   0.990       8.18 9.3668e-07  53.921  -3.48e+03  -53.921   0.405  0.0102    2.8     7.67     51156  0.950
  59    0.0 5.6e-04   0.999       8.07 8.415e-07   54.937  -3.52e+03  -54.937   0.406  0.0030    2.7     7.69     52038  0.950
  60    0.0 5.3e-04   0.983       8.05 1.0093e-06  52.311   -3.5e+03  -52.311   0.365  0.0058    2.6     7.70     52920  0.950
  61    0.0 5.0e-04   0.984       7.84 9.0786e-07  51.726   -3.3e+03  -51.726   0.329  0.0059    2.4     7.74     53802  0.950
  62    0.0 4.8e-04   0.998       7.88 8.3558e-07  53.330  -3.39e+03  -53.330   0.308  0.0039    2.1     7.79     54684  0.950
  63    0.0 4.5e-04   0.988       7.75 9.4615e-07  50.449  -3.34e+03  -50.449   0.460  0.0047    1.8     7.84     55566  0.950
  64    0.0 4.3e-04   0.991       7.63 8.826e-07   51.502   -3.4e+03  -51.502   0.407  0.0055    1.9     7.83     56448  0.950
  65    0.0 4.1e-04   0.993       7.51 9.3049e-07  50.144  -3.31e+03  -50.144   0.399  0.0031    1.8     7.85     57330  0.950
  66    0.0 3.9e-04   0.983       7.41 8.2654e-07  51.153  -3.31e+03  -51.153   0.333  0.0063    1.7     7.86     58212  0.950
  67    0.0 3.7e-04   0.992       7.37 8.8812e-07  49.080  -3.27e+03  -49.080   0.321  0.0042    1.6     7.90     59094  0.950
  68    0.0 3.5e-04   0.996       7.32 9.708e-07   48.477  -3.26e+03  -48.477   0.334  0.0057    1.4     7.93     59976  0.950
  69    0.0 3.3e-04   0.999       7.29 8.7418e-07  49.348  -3.32e+03  -49.348   0.315  0.0013    1.2     7.96     60858  0.950
  70    0.0 3.2e-04   0.985       7.21 7.8112e-07  51.471  -3.44e+03  -51.471   0.298  0.0061    1.1     7.99     61740  0.950
  71    0.0 3.0e-04   0.997       7.19 8.5253e-07  48.286  -3.19e+03  -48.286   0.281  0.0036    1.0     8.00     62622  0.950
  72    0.0 2.9e-04   0.996       7.13 6.7247e-07  50.424  -3.23e+03  -50.424   0.234  0.0048    1.0     8.00     63504  0.950
  73    0.0 2.7e-04   0.995       7.03 7.4781e-07  50.000   -3.3e+03  -50.000   0.241  0.0034    1.0     8.00     64386  0.950
  74    0.0 2.6e-04   0.996       6.95 7.3639e-07  49.813  -3.18e+03  -49.813   0.249  0.0035    1.0     8.00     65268  0.950
  75    0.0 2.5e-04   0.997       6.95 6.3265e-07  50.444  -3.16e+03  -50.444   0.211  0.0009    1.0     8.00     66150  0.950
  76    0.0 2.3e-04   0.995       6.92 8.0491e-07  48.454  -3.18e+03  -48.454   0.203  0.0027    1.0     8.00     67032  0.950
  77    0.0 2.2e-04   0.994       6.92 8.647e-07   47.806   -3.2e+03  -47.806   0.170  0.0028    1.0     8.00     67914  0.950
  78    0.0 2.1e-04   0.997       6.88 7.3386e-07  48.779  -3.14e+03  -48.779   0.145  0.0020    1.0     8.00     68796  0.950
  79    0.0 1.7e-04   0.996       6.85 8.512e-07   47.807  -3.19e+03  -47.807   0.136  0.0017    1.0     8.00     69678  0.800
  80    0.0 1.3e-04   0.995       6.84 8.1787e-07  47.631  -3.14e+03  -47.631   0.120  0.0021    1.0     8.00     70560  0.800
  81    0.0 1.1e-04   0.995       6.80 7.756e-07   47.752   -3.1e+03  -47.752   0.085  0.0018    1.0     8.00     71442  0.800
  82    0.0 8.6e-05   0.997       6.76 7.2526e-07  48.503  -3.15e+03  -48.503   0.054  0.0015    1.0     8.00     72324  0.800
  83    0.0 6.9e-05   0.997       6.73 8.2105e-07  46.916  -3.06e+03  -46.916   0.058  0.0019    1.0     8.00     73206  0.800
  84    0.0 5.5e-05   0.997       6.70 7.4353e-07  47.271  -3.07e+03  -47.271   0.035  0.0014    1.0     8.00     74088  0.800
  85    0.0 4.4e-05   0.999       6.69 8.256e-07   46.030  -3.03e+03  -46.030   0.034  0.0005    1.0     8.00     74970  0.800
  86    0.0 3.5e-05   1.000       6.69 8.2787e-07  46.524   -3.1e+03  -46.524   0.016  0.0002    1.0     8.00     75852  0.800
  87    0.0 2.8e-05   0.999       6.68 8.671e-07   46.121  -3.08e+03  -46.121   0.023  0.0004    1.0     8.00     76734  0.800
  88    0.0 2.3e-05   0.999       6.67 8.2501e-07  46.528   -3.1e+03  -46.528   0.016  0.0003    1.0     8.00     77616  0.800
  89    0.0 1.8e-05   0.999       6.67 8.501e-07   46.107  -3.08e+03  -46.107   0.014  0.0002    1.0     8.00     78498  0.800
  90    0.0 0.0e+00   0.999       6.66 8.2588e-07  46.528   -3.1e+03  -46.528   0.011  0.0003    1.0     8.00     79380  0.800
## Placement Quench took 0.00 seconds (max_rss 453.1 MiB)

BB estimate of min-dist (placement) wire length: 4336

Completed placement consistency check successfully.

Swaps called: 79542

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 46.107 ns, Fmax: 21.6887 MHz
Placement estimated setup Worst Negative Slack (sWNS): -46.107 ns
Placement estimated setup Total Negative Slack (sTNS): -3039.07 ns

Placement estimated setup slack histogram:
[ -4.6e-08: -4.4e-08) 11 ( 14.5%) |****************************
[ -4.4e-08: -4.2e-08) 15 ( 19.7%) |**************************************
[ -4.2e-08:   -4e-08) 19 ( 25.0%) |************************************************
[   -4e-08: -3.9e-08)  9 ( 11.8%) |***********************
[ -3.9e-08: -3.7e-08) 10 ( 13.2%) |*************************
[ -3.7e-08: -3.5e-08)  2 (  2.6%) |*****
[ -3.5e-08: -3.3e-08)  0 (  0.0%) |
[ -3.3e-08: -3.1e-08)  5 (  6.6%) |*************
[ -3.1e-08: -2.9e-08)  2 (  2.6%) |*****
[ -2.9e-08: -2.7e-08)  3 (  3.9%) |********

Placement estimated geomean non-virtual intra-domain period: 46.107 ns (21.6887 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 46.107 ns (21.6887 MHz)

Placement cost: 0.999014, bb_cost: 6.65985, td_cost: 8.22066e-07, 

Placement resource usage:
  PB-LOGIC   implemented as TL-LOGIC  : 153
  PB-SYN_VCC implemented as TL-SYN_VCC: 1
  PB-BIDIR   implemented as TL-BIDIR  : 6
  PB-SYN_GND implemented as TL-SYN_GND: 1
  PB-ASSP    implemented as TL-ASSP   : 1

Placement number of temperatures: 90
Placement total # of swap attempts: 79542
	Swaps accepted: 35569 (44.7 %)
	Swaps rejected: 42459 (53.4 %)
	Swaps aborted :  1514 ( 1.9 %)
Placement Quench timing analysis took 0.00044277 seconds (0.000353231 STA, 8.9539e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.0484241 seconds (0.0393422 STA, 0.00908193 slack) (92 full updates: 92 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
Incr Slack updates 92 in 0.00282322 sec
Full Max Req/Worst Slack updates 80 in 0.000488921 sec
Incr Max Req/Worst Slack updates 12 in 8.1154e-05 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 92 in 0.00431784 sec
# Placement took 1.59 seconds (max_rss 453.1 MiB, delta_rss +58.0 MiB)

Flow timing analysis took 0.0484241 seconds (0.0393422 STA, 0.00908193 slack) (92 full updates: 92 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 40.44 seconds (max_rss 453.1 MiB)
