cd /home/fsegura/Downloads/PRJ0_EJEMPLO_1/simulation/modelsim
do TB_SYSTEM.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /opt/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/fsegura/Downloads/PRJ0_EJEMPLO_1/rtl {/home/fsegura/Downloads/PRJ0_EJEMPLO_1/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:19 on Oct 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/fsegura/Downloads/PRJ0_EJEMPLO_1/rtl" /home/fsegura/Downloads/PRJ0_EJEMPLO_1/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 16:04:19 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/fsegura/Downloads/PRJ0_EJEMPLO_1/rtl {/home/fsegura/Downloads/PRJ0_EJEMPLO_1/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:19 on Oct 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/fsegura/Downloads/PRJ0_EJEMPLO_1/rtl" /home/fsegura/Downloads/PRJ0_EJEMPLO_1/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 16:04:19 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/fsegura/Downloads/PRJ0_EJEMPLO_1/rtl {/home/fsegura/Downloads/PRJ0_EJEMPLO_1/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:19 on Oct 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/fsegura/Downloads/PRJ0_EJEMPLO_1/rtl" /home/fsegura/Downloads/PRJ0_EJEMPLO_1/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 16:04:19 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/fsegura/Downloads/PRJ0_EJEMPLO_1/rtl {/home/fsegura/Downloads/PRJ0_EJEMPLO_1/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:19 on Oct 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/fsegura/Downloads/PRJ0_EJEMPLO_1/rtl" /home/fsegura/Downloads/PRJ0_EJEMPLO_1/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 16:04:19 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/fsegura/Downloads/PRJ0_EJEMPLO_1/rtl {/home/fsegura/Downloads/PRJ0_EJEMPLO_1/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:19 on Oct 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/fsegura/Downloads/PRJ0_EJEMPLO_1/rtl" /home/fsegura/Downloads/PRJ0_EJEMPLO_1/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 16:04:19 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/fsegura/Downloads/PRJ0_EJEMPLO_1/rtl {/home/fsegura/Downloads/PRJ0_EJEMPLO_1/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:19 on Oct 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/fsegura/Downloads/PRJ0_EJEMPLO_1/rtl" /home/fsegura/Downloads/PRJ0_EJEMPLO_1/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 16:04:19 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/fsegura/Downloads/PRJ0_EJEMPLO_1/rtl {/home/fsegura/Downloads/PRJ0_EJEMPLO_1/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:19 on Oct 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/fsegura/Downloads/PRJ0_EJEMPLO_1/rtl" /home/fsegura/Downloads/PRJ0_EJEMPLO_1/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 16:04:20 on Oct 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/fsegura/Downloads/PRJ0_EJEMPLO_1/rtl {/home/fsegura/Downloads/PRJ0_EJEMPLO_1/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:20 on Oct 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/fsegura/Downloads/PRJ0_EJEMPLO_1/rtl" /home/fsegura/Downloads/PRJ0_EJEMPLO_1/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 16:04:20 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/fsegura/Downloads/PRJ0_EJEMPLO_1/rtl {/home/fsegura/Downloads/PRJ0_EJEMPLO_1/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:20 on Oct 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/fsegura/Downloads/PRJ0_EJEMPLO_1/rtl" /home/fsegura/Downloads/PRJ0_EJEMPLO_1/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 16:04:20 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/fsegura/Downloads/PRJ0_EJEMPLO_1/rtl {/home/fsegura/Downloads/PRJ0_EJEMPLO_1/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:20 on Oct 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/fsegura/Downloads/PRJ0_EJEMPLO_1/rtl" /home/fsegura/Downloads/PRJ0_EJEMPLO_1/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 16:04:20 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/fsegura/Downloads/PRJ0_EJEMPLO_1/rtl {/home/fsegura/Downloads/PRJ0_EJEMPLO_1/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:20 on Oct 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/fsegura/Downloads/PRJ0_EJEMPLO_1/rtl" /home/fsegura/Downloads/PRJ0_EJEMPLO_1/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 16:04:20 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/fsegura/Downloads/PRJ0_EJEMPLO_1/rtl {/home/fsegura/Downloads/PRJ0_EJEMPLO_1/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:20 on Oct 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/fsegura/Downloads/PRJ0_EJEMPLO_1/rtl" /home/fsegura/Downloads/PRJ0_EJEMPLO_1/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 16:04:20 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/fsegura/Downloads/PRJ0_EJEMPLO_1/rtl {/home/fsegura/Downloads/PRJ0_EJEMPLO_1/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:20 on Oct 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/fsegura/Downloads/PRJ0_EJEMPLO_1/rtl" /home/fsegura/Downloads/PRJ0_EJEMPLO_1/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 16:04:20 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/fsegura/Downloads/PRJ0_EJEMPLO_1 {/home/fsegura/Downloads/PRJ0_EJEMPLO_1/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:20 on Oct 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/fsegura/Downloads/PRJ0_EJEMPLO_1" /home/fsegura/Downloads/PRJ0_EJEMPLO_1/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 16:04:20 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/fsegura/Downloads/PRJ0_EJEMPLO_1/simulation/modelsim {/home/fsegura/Downloads/PRJ0_EJEMPLO_1/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:20 on Oct 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/fsegura/Downloads/PRJ0_EJEMPLO_1/simulation/modelsim" /home/fsegura/Downloads/PRJ0_EJEMPLO_1/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 16:04:20 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 16:04:20 on Oct 29,2021
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# ** Warning: (vsim-3015) /home/fsegura/Downloads/PRJ0_EJEMPLO_1/simulation/modelsim/TB_SYSTEM.vt(60): [PCDPC] - Port size (12) does not match connection size (1) for port 'BB_SYSTEM_display_OutBUS'. The port definition is at: /home/fsegura/Downloads/PRJ0_EJEMPLO_1/BB_SYSTEM.v(23).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: /home/fsegura/Downloads/PRJ0_EJEMPLO_1/BB_SYSTEM.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Running testbench
# Break key hit
# Break in Module matrix_ctrl at /home/fsegura/Downloads/PRJ0_EJEMPLO_1/rtl/max7219_ctrl.v line 83
# End time: 16:10:58 on Oct 29,2021, Elapsed time: 0:06:38
# Errors: 0, Warnings: 9
