Simulator report for Lab04_03
Wed Nov 29 19:17:39 2023
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |MAIN|ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ALTSYNCRAM
  6. |MAIN|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_18a1:auto_generated|ALTSYNCRAM
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 3.0 us       ;
; Simulation Netlist Size     ; 265 nodes    ;
; Simulation Coverage         ;      64.55 % ;
; Total Number of Transitions ; 7603         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; MAIN.vwf   ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+---------------------------------------------------------------------------------------------------------+
; |MAIN|ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ALTSYNCRAM ;
+---------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+------------------------------------------------------------------------------------------------------------+
; |MAIN|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_18a1:auto_generated|ALTSYNCRAM ;
+------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      64.55 % ;
; Total nodes checked                                 ; 265          ;
; Total output ports checked                          ; 268          ;
; Total output ports with complete 1/0-value coverage ; 173          ;
; Total output ports with no 1/0-value coverage       ; 20           ;
; Total output ports with no 1-value coverage         ; 90           ;
; Total output ports with no 0-value coverage         ; 25           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                       ; Output Port Name                                                                                                                   ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |MAIN|address[3]                                                                                                                ; |MAIN|address[3]                                                                                                                   ; pin_out          ;
; |MAIN|address[2]                                                                                                                ; |MAIN|address[2]                                                                                                                   ; pin_out          ;
; |MAIN|address[1]                                                                                                                ; |MAIN|address[1]                                                                                                                   ; pin_out          ;
; |MAIN|address[0]                                                                                                                ; |MAIN|address[0]                                                                                                                   ; pin_out          ;
; |MAIN|clk                                                                                                                       ; |MAIN|clk                                                                                                                          ; out              ;
; |MAIN|data[6]                                                                                                                   ; |MAIN|data[6]                                                                                                                      ; pin_out          ;
; |MAIN|data[5]                                                                                                                   ; |MAIN|data[5]                                                                                                                      ; pin_out          ;
; |MAIN|data[4]                                                                                                                   ; |MAIN|data[4]                                                                                                                      ; pin_out          ;
; |MAIN|data[3]                                                                                                                   ; |MAIN|data[3]                                                                                                                      ; pin_out          ;
; |MAIN|data[2]                                                                                                                   ; |MAIN|data[2]                                                                                                                      ; pin_out          ;
; |MAIN|data[1]                                                                                                                   ; |MAIN|data[1]                                                                                                                      ; pin_out          ;
; |MAIN|data[0]                                                                                                                   ; |MAIN|data[0]                                                                                                                      ; pin_out          ;
; |MAIN|data~1                                                                                                                    ; |MAIN|data~1                                                                                                                       ; out0             ;
; |MAIN|data~2                                                                                                                    ; |MAIN|data~2                                                                                                                       ; out0             ;
; |MAIN|data~3                                                                                                                    ; |MAIN|data~3                                                                                                                       ; out0             ;
; |MAIN|data~4                                                                                                                    ; |MAIN|data~4                                                                                                                       ; out0             ;
; |MAIN|data~5                                                                                                                    ; |MAIN|data~5                                                                                                                       ; out0             ;
; |MAIN|data~6                                                                                                                    ; |MAIN|data~6                                                                                                                       ; out0             ;
; |MAIN|data~7                                                                                                                    ; |MAIN|data~7                                                                                                                       ; out0             ;
; |MAIN|control[4]                                                                                                                ; |MAIN|control[4]                                                                                                                   ; pin_out          ;
; |MAIN|control[3]                                                                                                                ; |MAIN|control[3]                                                                                                                   ; pin_out          ;
; |MAIN|control[2]                                                                                                                ; |MAIN|control[2]                                                                                                                   ; pin_out          ;
; |MAIN|control[1]                                                                                                                ; |MAIN|control[1]                                                                                                                   ; pin_out          ;
; |MAIN|control[0]                                                                                                                ; |MAIN|control[0]                                                                                                                   ; pin_out          ;
; |MAIN|comand_addr[3]                                                                                                            ; |MAIN|comand_addr[3]                                                                                                               ; pin_out          ;
; |MAIN|comand_addr[2]                                                                                                            ; |MAIN|comand_addr[2]                                                                                                               ; pin_out          ;
; |MAIN|comand_addr[1]                                                                                                            ; |MAIN|comand_addr[1]                                                                                                               ; pin_out          ;
; |MAIN|comand_addr[0]                                                                                                            ; |MAIN|comand_addr[0]                                                                                                               ; pin_out          ;
; |MAIN|ROM_data[6]                                                                                                               ; |MAIN|ROM_data[6]                                                                                                                  ; pin_out          ;
; |MAIN|ROM_data[5]                                                                                                               ; |MAIN|ROM_data[5]                                                                                                                  ; pin_out          ;
; |MAIN|ROM_data[4]                                                                                                               ; |MAIN|ROM_data[4]                                                                                                                  ; pin_out          ;
; |MAIN|ROM_data[3]                                                                                                               ; |MAIN|ROM_data[3]                                                                                                                  ; pin_out          ;
; |MAIN|ROM_data[2]                                                                                                               ; |MAIN|ROM_data[2]                                                                                                                  ; pin_out          ;
; |MAIN|ROM_data[1]                                                                                                               ; |MAIN|ROM_data[1]                                                                                                                  ; pin_out          ;
; |MAIN|ROM_data[0]                                                                                                               ; |MAIN|ROM_data[0]                                                                                                                  ; pin_out          ;
; |MAIN|word_1[6]                                                                                                                 ; |MAIN|word_1[6]                                                                                                                    ; pin_out          ;
; |MAIN|word_1[5]                                                                                                                 ; |MAIN|word_1[5]                                                                                                                    ; pin_out          ;
; |MAIN|word_1[4]                                                                                                                 ; |MAIN|word_1[4]                                                                                                                    ; pin_out          ;
; |MAIN|word_1[3]                                                                                                                 ; |MAIN|word_1[3]                                                                                                                    ; pin_out          ;
; |MAIN|word_1[2]                                                                                                                 ; |MAIN|word_1[2]                                                                                                                    ; pin_out          ;
; |MAIN|word_1[1]                                                                                                                 ; |MAIN|word_1[1]                                                                                                                    ; pin_out          ;
; |MAIN|word_1[0]                                                                                                                 ; |MAIN|word_1[0]                                                                                                                    ; pin_out          ;
; |MAIN|RON:inst3|lpm_mux1:inst4|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w0_n0_mux_dataout~0                          ; |MAIN|RON:inst3|lpm_mux1:inst4|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w0_n0_mux_dataout~0                             ; out0             ;
; |MAIN|RON:inst3|lpm_mux1:inst4|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w0_n0_mux_dataout~1                          ; |MAIN|RON:inst3|lpm_mux1:inst4|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w0_n0_mux_dataout~1                             ; out0             ;
; |MAIN|RON:inst3|lpm_mux1:inst4|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w0_n0_mux_dataout                            ; |MAIN|RON:inst3|lpm_mux1:inst4|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w0_n0_mux_dataout                               ; out0             ;
; |MAIN|RON:inst3|lpm_mux1:inst4|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w1_n0_mux_dataout~0                          ; |MAIN|RON:inst3|lpm_mux1:inst4|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w1_n0_mux_dataout~0                             ; out0             ;
; |MAIN|RON:inst3|lpm_mux1:inst4|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w1_n0_mux_dataout~1                          ; |MAIN|RON:inst3|lpm_mux1:inst4|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w1_n0_mux_dataout~1                             ; out0             ;
; |MAIN|RON:inst3|lpm_mux1:inst4|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w1_n0_mux_dataout                            ; |MAIN|RON:inst3|lpm_mux1:inst4|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w1_n0_mux_dataout                               ; out0             ;
; |MAIN|RON:inst3|lpm_mux1:inst4|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w2_n0_mux_dataout~0                          ; |MAIN|RON:inst3|lpm_mux1:inst4|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w2_n0_mux_dataout~0                             ; out0             ;
; |MAIN|RON:inst3|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[2]                                                       ; |MAIN|RON:inst3|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[2]                                                          ; out              ;
; |MAIN|RON:inst3|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[1]                                                       ; |MAIN|RON:inst3|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[1]                                                          ; out              ;
; |MAIN|RON:inst3|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[0]                                                       ; |MAIN|RON:inst3|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[0]                                                          ; out              ;
; |MAIN|ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0                       ; |MAIN|ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[0]                                ; portadataout0    ;
; |MAIN|ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a1                       ; |MAIN|ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[1]                                ; portadataout0    ;
; |MAIN|ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a2                       ; |MAIN|ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[2]                                ; portadataout0    ;
; |MAIN|ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a3                       ; |MAIN|ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[3]                                ; portadataout0    ;
; |MAIN|ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a4                       ; |MAIN|ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[4]                                ; portadataout0    ;
; |MAIN|ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a5                       ; |MAIN|ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[5]                                ; portadataout0    ;
; |MAIN|ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a6                       ; |MAIN|ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[6]                                ; portadataout0    ;
; |MAIN|ROM:inst5|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[6]                                                       ; |MAIN|ROM:inst5|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[6]                                                          ; out              ;
; |MAIN|ROM:inst5|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[5]                                                       ; |MAIN|ROM:inst5|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[5]                                                          ; out              ;
; |MAIN|ROM:inst5|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[4]                                                       ; |MAIN|ROM:inst5|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[4]                                                          ; out              ;
; |MAIN|ROM:inst5|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[3]                                                       ; |MAIN|ROM:inst5|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[3]                                                          ; out              ;
; |MAIN|ROM:inst5|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[2]                                                       ; |MAIN|ROM:inst5|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[2]                                                          ; out              ;
; |MAIN|ROM:inst5|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[1]                                                       ; |MAIN|ROM:inst5|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[1]                                                          ; out              ;
; |MAIN|ROM:inst5|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[0]                                                       ; |MAIN|ROM:inst5|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[0]                                                          ; out              ;
; |MAIN|RAM:inst4|inst5                                                                                                           ; |MAIN|RAM:inst4|inst5                                                                                                              ; out0             ;
; |MAIN|CONTROL:inst|address[3]                                                                                                   ; |MAIN|CONTROL:inst|address[3]                                                                                                      ; out0             ;
; |MAIN|CONTROL:inst|address[2]                                                                                                   ; |MAIN|CONTROL:inst|address[2]                                                                                                      ; out0             ;
; |MAIN|CONTROL:inst|address[1]                                                                                                   ; |MAIN|CONTROL:inst|address[1]                                                                                                      ; out0             ;
; |MAIN|CONTROL:inst|address[0]                                                                                                   ; |MAIN|CONTROL:inst|address[0]                                                                                                      ; out0             ;
; |MAIN|CONTROL:inst|inst72                                                                                                       ; |MAIN|CONTROL:inst|inst72                                                                                                          ; out0             ;
; |MAIN|CONTROL:inst|inst75                                                                                                       ; |MAIN|CONTROL:inst|inst75                                                                                                          ; out0             ;
; |MAIN|CONTROL:inst|inst23                                                                                                       ; |MAIN|CONTROL:inst|inst23                                                                                                          ; out0             ;
; |MAIN|CONTROL:inst|inst74                                                                                                       ; |MAIN|CONTROL:inst|inst74                                                                                                          ; out0             ;
; |MAIN|CONTROL:inst|inst71                                                                                                       ; |MAIN|CONTROL:inst|inst71                                                                                                          ; out0             ;
; |MAIN|CONTROL:inst|inst4                                                                                                        ; |MAIN|CONTROL:inst|inst4                                                                                                           ; out0             ;
; |MAIN|CONTROL:inst|inst78                                                                                                       ; |MAIN|CONTROL:inst|inst78                                                                                                          ; out0             ;
; |MAIN|CONTROL:inst|control[4]                                                                                                   ; |MAIN|CONTROL:inst|control[4]                                                                                                      ; out0             ;
; |MAIN|CONTROL:inst|control[3]                                                                                                   ; |MAIN|CONTROL:inst|control[3]                                                                                                      ; out0             ;
; |MAIN|CONTROL:inst|control[2]                                                                                                   ; |MAIN|CONTROL:inst|control[2]                                                                                                      ; out0             ;
; |MAIN|CONTROL:inst|control[1]                                                                                                   ; |MAIN|CONTROL:inst|control[1]                                                                                                      ; out0             ;
; |MAIN|CONTROL:inst|control[0]                                                                                                   ; |MAIN|CONTROL:inst|control[0]                                                                                                      ; out0             ;
; |MAIN|CONTROL:inst|inst26                                                                                                       ; |MAIN|CONTROL:inst|inst26                                                                                                          ; out0             ;
; |MAIN|CONTROL:inst|inst19                                                                                                       ; |MAIN|CONTROL:inst|inst19                                                                                                          ; out0             ;
; |MAIN|CONTROL:inst|inst69                                                                                                       ; |MAIN|CONTROL:inst|inst69                                                                                                          ; out0             ;
; |MAIN|CONTROL:inst|inst76                                                                                                       ; |MAIN|CONTROL:inst|inst76                                                                                                          ; out0             ;
; |MAIN|CONTROL:inst|inst70                                                                                                       ; |MAIN|CONTROL:inst|inst70                                                                                                          ; out0             ;
; |MAIN|CONTROL:inst|inst29                                                                                                       ; |MAIN|CONTROL:inst|inst29                                                                                                          ; out0             ;
; |MAIN|CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[2]                                                              ; |MAIN|CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; regout           ;
; |MAIN|CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[1]                                                              ; |MAIN|CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; regout           ;
; |MAIN|CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[0]                                                              ; |MAIN|CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; regout           ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst35|lpm_bustri:lpm_bustri_component|dout[2]                                                   ; |MAIN|CONTROL:inst|lpm_bustri0:inst35|lpm_bustri:lpm_bustri_component|dout[2]                                                      ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst35|lpm_bustri:lpm_bustri_component|dout[1]                                                   ; |MAIN|CONTROL:inst|lpm_bustri0:inst35|lpm_bustri:lpm_bustri_component|dout[1]                                                      ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst35|lpm_bustri:lpm_bustri_component|dout[0]                                                   ; |MAIN|CONTROL:inst|lpm_bustri0:inst35|lpm_bustri:lpm_bustri_component|dout[0]                                                      ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri2:inst36|lpm_bustri:lpm_bustri_component|dout[3]                                                   ; |MAIN|CONTROL:inst|lpm_bustri2:inst36|lpm_bustri:lpm_bustri_component|dout[3]                                                      ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri2:inst36|lpm_bustri:lpm_bustri_component|dout[2]                                                   ; |MAIN|CONTROL:inst|lpm_bustri2:inst36|lpm_bustri:lpm_bustri_component|dout[2]                                                      ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri2:inst36|lpm_bustri:lpm_bustri_component|dout[0]                                                   ; |MAIN|CONTROL:inst|lpm_bustri2:inst36|lpm_bustri:lpm_bustri_component|dout[0]                                                      ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri2:inst33|lpm_bustri:lpm_bustri_component|dout[1]                                                   ; |MAIN|CONTROL:inst|lpm_bustri2:inst33|lpm_bustri:lpm_bustri_component|dout[1]                                                      ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri2:inst33|lpm_bustri:lpm_bustri_component|dout[0]                                                   ; |MAIN|CONTROL:inst|lpm_bustri2:inst33|lpm_bustri:lpm_bustri_component|dout[0]                                                      ; out              ;
; |MAIN|CONTROL:inst|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_qnc:auto_generated|l1_w0_n0_mux_dataout~0                       ; |MAIN|CONTROL:inst|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_qnc:auto_generated|l1_w0_n0_mux_dataout~0                          ; out0             ;
; |MAIN|CONTROL:inst|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_qnc:auto_generated|l1_w0_n0_mux_dataout~1                       ; |MAIN|CONTROL:inst|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_qnc:auto_generated|l1_w0_n0_mux_dataout~1                          ; out0             ;
; |MAIN|CONTROL:inst|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_qnc:auto_generated|l1_w0_n0_mux_dataout                         ; |MAIN|CONTROL:inst|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_qnc:auto_generated|l1_w0_n0_mux_dataout                            ; out0             ;
; |MAIN|CONTROL:inst|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_qnc:auto_generated|l1_w1_n0_mux_dataout~0                       ; |MAIN|CONTROL:inst|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_qnc:auto_generated|l1_w1_n0_mux_dataout~0                          ; out0             ;
; |MAIN|CONTROL:inst|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_qnc:auto_generated|l1_w1_n0_mux_dataout~1                       ; |MAIN|CONTROL:inst|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_qnc:auto_generated|l1_w1_n0_mux_dataout~1                          ; out0             ;
; |MAIN|CONTROL:inst|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_qnc:auto_generated|l1_w1_n0_mux_dataout                         ; |MAIN|CONTROL:inst|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_qnc:auto_generated|l1_w1_n0_mux_dataout                            ; out0             ;
; |MAIN|CONTROL:inst|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_qnc:auto_generated|l1_w2_n0_mux_dataout~0                       ; |MAIN|CONTROL:inst|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_qnc:auto_generated|l1_w2_n0_mux_dataout~0                          ; out0             ;
; |MAIN|CONTROL:inst|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_qnc:auto_generated|l1_w2_n0_mux_dataout~1                       ; |MAIN|CONTROL:inst|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_qnc:auto_generated|l1_w2_n0_mux_dataout~1                          ; out0             ;
; |MAIN|CONTROL:inst|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_qnc:auto_generated|l1_w2_n0_mux_dataout                         ; |MAIN|CONTROL:inst|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_qnc:auto_generated|l1_w2_n0_mux_dataout                            ; out0             ;
; |MAIN|CONTROL:inst|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_qnc:auto_generated|l1_w3_n0_mux_dataout~0                       ; |MAIN|CONTROL:inst|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_qnc:auto_generated|l1_w3_n0_mux_dataout~0                          ; out0             ;
; |MAIN|CONTROL:inst|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_qnc:auto_generated|l1_w3_n0_mux_dataout~1                       ; |MAIN|CONTROL:inst|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_qnc:auto_generated|l1_w3_n0_mux_dataout~1                          ; out0             ;
; |MAIN|CONTROL:inst|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_qnc:auto_generated|l1_w3_n0_mux_dataout                         ; |MAIN|CONTROL:inst|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_qnc:auto_generated|l1_w3_n0_mux_dataout                            ; out0             ;
; |MAIN|CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                               ; |MAIN|CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                                  ; regout           ;
; |MAIN|CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[5]                                                               ; |MAIN|CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[5]                                                                  ; regout           ;
; |MAIN|CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[4]                                                               ; |MAIN|CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[4]                                                                  ; regout           ;
; |MAIN|CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[3]                                                               ; |MAIN|CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[3]                                                                  ; regout           ;
; |MAIN|CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[2]                                                               ; |MAIN|CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[2]                                                                  ; regout           ;
; |MAIN|CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                               ; |MAIN|CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                                  ; regout           ;
; |MAIN|CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                               ; |MAIN|CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                  ; regout           ;
; |MAIN|CONTROL:inst|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[3]                   ; |MAIN|CONTROL:inst|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[3]                      ; out0             ;
; |MAIN|CONTROL:inst|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[2]                   ; |MAIN|CONTROL:inst|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[2]                      ; out0             ;
; |MAIN|CONTROL:inst|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[1]                   ; |MAIN|CONTROL:inst|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[1]                      ; out0             ;
; |MAIN|CONTROL:inst|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]                   ; |MAIN|CONTROL:inst|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]                      ; out0             ;
; |MAIN|CONTROL:inst|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[2]                   ; |MAIN|CONTROL:inst|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[2]                      ; out0             ;
; |MAIN|CONTROL:inst|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[1]                   ; |MAIN|CONTROL:inst|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[1]                      ; out0             ;
; |MAIN|CONTROL:inst|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[3]                   ; |MAIN|CONTROL:inst|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[3]                      ; out0             ;
; |MAIN|CONTROL:inst|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[2]                   ; |MAIN|CONTROL:inst|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[2]                      ; out0             ;
; |MAIN|CONTROL:inst|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[1]                   ; |MAIN|CONTROL:inst|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[1]                      ; out0             ;
; |MAIN|CONTROL:inst|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[3]                    ; |MAIN|CONTROL:inst|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[3]                       ; out0             ;
; |MAIN|CONTROL:inst|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[2]                    ; |MAIN|CONTROL:inst|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[2]                       ; out0             ;
; |MAIN|CONTROL:inst|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[1]                    ; |MAIN|CONTROL:inst|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[1]                       ; out0             ;
; |MAIN|CONTROL:inst|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3]                   ; |MAIN|CONTROL:inst|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3]                      ; out0             ;
; |MAIN|CONTROL:inst|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[2]                   ; |MAIN|CONTROL:inst|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[2]                      ; out0             ;
; |MAIN|CONTROL:inst|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[1]                   ; |MAIN|CONTROL:inst|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[1]                      ; out0             ;
; |MAIN|CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                               ; |MAIN|CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                                  ; regout           ;
; |MAIN|CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                               ; |MAIN|CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                                  ; regout           ;
; |MAIN|CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                               ; |MAIN|CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                                  ; regout           ;
; |MAIN|CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                               ; |MAIN|CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                                  ; regout           ;
; |MAIN|CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0   ; |MAIN|CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0      ; sumout           ;
; |MAIN|CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0   ; |MAIN|CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |MAIN|CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita1   ; |MAIN|CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita1      ; sumout           ;
; |MAIN|CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita1   ; |MAIN|CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |MAIN|CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita2   ; |MAIN|CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita2      ; sumout           ;
; |MAIN|CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita2   ; |MAIN|CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |MAIN|CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita3   ; |MAIN|CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita3      ; sumout           ;
; |MAIN|CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_reg_bit1a[3] ; |MAIN|CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]               ; regout           ;
; |MAIN|CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_reg_bit1a[2] ; |MAIN|CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]               ; regout           ;
; |MAIN|CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_reg_bit1a[1] ; |MAIN|CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]               ; regout           ;
; |MAIN|CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_reg_bit1a[0] ; |MAIN|CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]               ; regout           ;
; |MAIN|CONTROL:inst|TAKTS:inst|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[3]          ; |MAIN|CONTROL:inst|TAKTS:inst|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[3]             ; out0             ;
; |MAIN|CONTROL:inst|TAKTS:inst|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[2]          ; |MAIN|CONTROL:inst|TAKTS:inst|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[2]             ; out0             ;
; |MAIN|CONTROL:inst|TAKTS:inst|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[1]          ; |MAIN|CONTROL:inst|TAKTS:inst|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[1]             ; out0             ;
; |MAIN|CONTROL:inst|TAKTS:inst|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]          ; |MAIN|CONTROL:inst|TAKTS:inst|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]             ; out0             ;
; |MAIN|CONTROL:inst|TAKTS:inst|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[2]          ; |MAIN|CONTROL:inst|TAKTS:inst|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[2]             ; out0             ;
; |MAIN|CONTROL:inst|TAKTS:inst|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[1]          ; |MAIN|CONTROL:inst|TAKTS:inst|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[1]             ; out0             ;
; |MAIN|CONTROL:inst|TAKTS:inst|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[3]          ; |MAIN|CONTROL:inst|TAKTS:inst|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[3]             ; out0             ;
; |MAIN|CONTROL:inst|TAKTS:inst|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[2]          ; |MAIN|CONTROL:inst|TAKTS:inst|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[2]             ; out0             ;
; |MAIN|CONTROL:inst|TAKTS:inst|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[1]          ; |MAIN|CONTROL:inst|TAKTS:inst|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[1]             ; out0             ;
; |MAIN|CONTROL:inst|TAKTS:inst|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[3]           ; |MAIN|CONTROL:inst|TAKTS:inst|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[3]              ; out0             ;
; |MAIN|CONTROL:inst|TAKTS:inst|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[2]           ; |MAIN|CONTROL:inst|TAKTS:inst|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[2]              ; out0             ;
; |MAIN|CONTROL:inst|TAKTS:inst|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[1]           ; |MAIN|CONTROL:inst|TAKTS:inst|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[1]              ; out0             ;
; |MAIN|CONTROL:inst|TAKTS:inst|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[3]          ; |MAIN|CONTROL:inst|TAKTS:inst|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[3]             ; out0             ;
; |MAIN|CONTROL:inst|TAKTS:inst|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[2]          ; |MAIN|CONTROL:inst|TAKTS:inst|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[2]             ; out0             ;
; |MAIN|CONTROL:inst|TAKTS:inst|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[1]          ; |MAIN|CONTROL:inst|TAKTS:inst|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[1]             ; out0             ;
; |MAIN|CONTROL:inst|lpm_bustri2:inst30|lpm_bustri:lpm_bustri_component|dout[3]                                                   ; |MAIN|CONTROL:inst|lpm_bustri2:inst30|lpm_bustri:lpm_bustri_component|dout[3]                                                      ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri2:inst30|lpm_bustri:lpm_bustri_component|dout[2]                                                   ; |MAIN|CONTROL:inst|lpm_bustri2:inst30|lpm_bustri:lpm_bustri_component|dout[2]                                                      ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri2:inst30|lpm_bustri:lpm_bustri_component|dout[1]                                                   ; |MAIN|CONTROL:inst|lpm_bustri2:inst30|lpm_bustri:lpm_bustri_component|dout[1]                                                      ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri2:inst30|lpm_bustri:lpm_bustri_component|dout[0]                                                   ; |MAIN|CONTROL:inst|lpm_bustri2:inst30|lpm_bustri:lpm_bustri_component|dout[0]                                                      ; out              ;
; |MAIN|CONTROL:inst|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_uoh:auto_generated|op_1~0                       ; |MAIN|CONTROL:inst|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_uoh:auto_generated|op_1~0                          ; out0             ;
; |MAIN|CONTROL:inst|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_uoh:auto_generated|op_1~1                       ; |MAIN|CONTROL:inst|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_uoh:auto_generated|op_1~1                          ; out0             ;
; |MAIN|CONTROL:inst|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_uoh:auto_generated|op_1~2                       ; |MAIN|CONTROL:inst|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_uoh:auto_generated|op_1~2                          ; out0             ;
; |MAIN|CONTROL:inst|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_uoh:auto_generated|op_1~3                       ; |MAIN|CONTROL:inst|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_uoh:auto_generated|op_1~3                          ; out0             ;
; |MAIN|CONTROL:inst|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_uoh:auto_generated|op_1~4                       ; |MAIN|CONTROL:inst|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_uoh:auto_generated|op_1~4                          ; out0             ;
+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                    ; Output Port Name                                                                                       ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------+
; |MAIN|data[7]                                                                                                ; |MAIN|data[7]                                                                                          ; pin_out          ;
; |MAIN|data~0                                                                                                 ; |MAIN|data~0                                                                                           ; out0             ;
; |MAIN|control[7]                                                                                             ; |MAIN|control[7]                                                                                       ; pin_out          ;
; |MAIN|control[6]                                                                                             ; |MAIN|control[6]                                                                                       ; pin_out          ;
; |MAIN|control[5]                                                                                             ; |MAIN|control[5]                                                                                       ; pin_out          ;
; |MAIN|ROM_data[7]                                                                                            ; |MAIN|ROM_data[7]                                                                                      ; pin_out          ;
; |MAIN|word_1[7]                                                                                              ; |MAIN|word_1[7]                                                                                        ; pin_out          ;
; |MAIN|RON:inst3|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[7]                                    ; |MAIN|RON:inst3|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[7]                              ; out              ;
; |MAIN|RON:inst3|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[6]                                    ; |MAIN|RON:inst3|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[6]                              ; out              ;
; |MAIN|RON:inst3|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[5]                                    ; |MAIN|RON:inst3|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[5]                              ; out              ;
; |MAIN|RON:inst3|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[4]                                    ; |MAIN|RON:inst3|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[4]                              ; out              ;
; |MAIN|RON:inst3|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[3]                                    ; |MAIN|RON:inst3|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[3]                              ; out              ;
; |MAIN|ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a7    ; |MAIN|ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[7]    ; portadataout0    ;
; |MAIN|ROM:inst5|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[7]                                    ; |MAIN|ROM:inst5|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[7]                              ; out              ;
; |MAIN|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_18a1:auto_generated|ram_block1a0 ; |MAIN|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_18a1:auto_generated|q_a[0] ; portadataout0    ;
; |MAIN|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_18a1:auto_generated|ram_block1a1 ; |MAIN|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_18a1:auto_generated|q_a[1] ; portadataout0    ;
; |MAIN|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_18a1:auto_generated|ram_block1a2 ; |MAIN|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_18a1:auto_generated|q_a[2] ; portadataout0    ;
; |MAIN|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_18a1:auto_generated|ram_block1a3 ; |MAIN|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_18a1:auto_generated|q_a[3] ; portadataout0    ;
; |MAIN|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_18a1:auto_generated|ram_block1a4 ; |MAIN|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_18a1:auto_generated|q_a[4] ; portadataout0    ;
; |MAIN|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_18a1:auto_generated|ram_block1a5 ; |MAIN|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_18a1:auto_generated|q_a[5] ; portadataout0    ;
; |MAIN|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_18a1:auto_generated|ram_block1a6 ; |MAIN|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_18a1:auto_generated|q_a[6] ; portadataout0    ;
; |MAIN|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_18a1:auto_generated|ram_block1a7 ; |MAIN|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_18a1:auto_generated|q_a[7] ; portadataout0    ;
; |MAIN|RAM:inst4|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[7]                                    ; |MAIN|RAM:inst4|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[7]                              ; out              ;
; |MAIN|RAM:inst4|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[6]                                    ; |MAIN|RAM:inst4|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[6]                              ; out              ;
; |MAIN|RAM:inst4|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[5]                                    ; |MAIN|RAM:inst4|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[5]                              ; out              ;
; |MAIN|RAM:inst4|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[4]                                    ; |MAIN|RAM:inst4|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[4]                              ; out              ;
; |MAIN|RAM:inst4|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[3]                                    ; |MAIN|RAM:inst4|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[3]                              ; out              ;
; |MAIN|RAM:inst4|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[2]                                    ; |MAIN|RAM:inst4|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[2]                              ; out              ;
; |MAIN|RAM:inst4|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[1]                                    ; |MAIN|RAM:inst4|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[1]                              ; out              ;
; |MAIN|RAM:inst4|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[0]                                    ; |MAIN|RAM:inst4|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[0]                              ; out              ;
; |MAIN|CONTROL:inst|control[7]                                                                                ; |MAIN|CONTROL:inst|control[7]                                                                          ; out0             ;
; |MAIN|CONTROL:inst|control[6]                                                                                ; |MAIN|CONTROL:inst|control[6]                                                                          ; out0             ;
; |MAIN|CONTROL:inst|control[5]                                                                                ; |MAIN|CONTROL:inst|control[5]                                                                          ; out0             ;
; |MAIN|CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[7]                                           ; |MAIN|CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[7]                                     ; regout           ;
; |MAIN|CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[6]                                           ; |MAIN|CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[6]                                     ; regout           ;
; |MAIN|CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[5]                                           ; |MAIN|CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[5]                                     ; regout           ;
; |MAIN|CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[4]                                           ; |MAIN|CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[4]                                     ; regout           ;
; |MAIN|CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[3]                                           ; |MAIN|CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[3]                                     ; regout           ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst35|lpm_bustri:lpm_bustri_component|dout[7]                                ; |MAIN|CONTROL:inst|lpm_bustri0:inst35|lpm_bustri:lpm_bustri_component|dout[7]                          ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst35|lpm_bustri:lpm_bustri_component|dout[6]                                ; |MAIN|CONTROL:inst|lpm_bustri0:inst35|lpm_bustri:lpm_bustri_component|dout[6]                          ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst35|lpm_bustri:lpm_bustri_component|dout[5]                                ; |MAIN|CONTROL:inst|lpm_bustri0:inst35|lpm_bustri:lpm_bustri_component|dout[5]                          ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst35|lpm_bustri:lpm_bustri_component|dout[4]                                ; |MAIN|CONTROL:inst|lpm_bustri0:inst35|lpm_bustri:lpm_bustri_component|dout[4]                          ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst35|lpm_bustri:lpm_bustri_component|dout[3]                                ; |MAIN|CONTROL:inst|lpm_bustri0:inst35|lpm_bustri:lpm_bustri_component|dout[3]                          ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst28|lpm_bustri:lpm_bustri_component|dout[7]                                ; |MAIN|CONTROL:inst|lpm_bustri0:inst28|lpm_bustri:lpm_bustri_component|dout[7]                          ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst28|lpm_bustri:lpm_bustri_component|dout[6]                                ; |MAIN|CONTROL:inst|lpm_bustri0:inst28|lpm_bustri:lpm_bustri_component|dout[6]                          ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst28|lpm_bustri:lpm_bustri_component|dout[5]                                ; |MAIN|CONTROL:inst|lpm_bustri0:inst28|lpm_bustri:lpm_bustri_component|dout[5]                          ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst28|lpm_bustri:lpm_bustri_component|dout[3]                                ; |MAIN|CONTROL:inst|lpm_bustri0:inst28|lpm_bustri:lpm_bustri_component|dout[3]                          ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst28|lpm_bustri:lpm_bustri_component|dout[2]                                ; |MAIN|CONTROL:inst|lpm_bustri0:inst28|lpm_bustri:lpm_bustri_component|dout[2]                          ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst28|lpm_bustri:lpm_bustri_component|dout[1]                                ; |MAIN|CONTROL:inst|lpm_bustri0:inst28|lpm_bustri:lpm_bustri_component|dout[1]                          ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst28|lpm_bustri:lpm_bustri_component|dout[0]                                ; |MAIN|CONTROL:inst|lpm_bustri0:inst28|lpm_bustri:lpm_bustri_component|dout[0]                          ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|dout[7]                                ; |MAIN|CONTROL:inst|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|dout[7]                          ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|dout[6]                                ; |MAIN|CONTROL:inst|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|dout[6]                          ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|dout[5]                                ; |MAIN|CONTROL:inst|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|dout[5]                          ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|dout[4]                                ; |MAIN|CONTROL:inst|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|dout[4]                          ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|dout[1]                                ; |MAIN|CONTROL:inst|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|dout[1]                          ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|dout[0]                                ; |MAIN|CONTROL:inst|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|dout[0]                          ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[7]                                ; |MAIN|CONTROL:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[7]                          ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[6]                                ; |MAIN|CONTROL:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[6]                          ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[5]                                ; |MAIN|CONTROL:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[5]                          ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[4]                                ; |MAIN|CONTROL:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[4]                          ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[3]                                ; |MAIN|CONTROL:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[3]                          ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[2]                                ; |MAIN|CONTROL:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[2]                          ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[1]                                ; |MAIN|CONTROL:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[1]                          ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[0]                                ; |MAIN|CONTROL:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[0]                          ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[7]                                 ; |MAIN|CONTROL:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[7]                           ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[6]                                 ; |MAIN|CONTROL:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[6]                           ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[5]                                 ; |MAIN|CONTROL:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[5]                           ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[4]                                 ; |MAIN|CONTROL:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[4]                           ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[3]                                 ; |MAIN|CONTROL:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[3]                           ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[2]                                 ; |MAIN|CONTROL:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[2]                           ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]                                 ; |MAIN|CONTROL:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]                           ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[7]                                 ; |MAIN|CONTROL:inst|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[7]                           ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[6]                                 ; |MAIN|CONTROL:inst|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[6]                           ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[5]                                 ; |MAIN|CONTROL:inst|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[5]                           ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[4]                                 ; |MAIN|CONTROL:inst|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[4]                           ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[3]                                 ; |MAIN|CONTROL:inst|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[3]                           ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[2]                                 ; |MAIN|CONTROL:inst|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[2]                           ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[1]                                 ; |MAIN|CONTROL:inst|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[1]                           ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[7]                                 ; |MAIN|CONTROL:inst|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[7]                           ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[6]                                 ; |MAIN|CONTROL:inst|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[6]                           ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[5]                                 ; |MAIN|CONTROL:inst|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[5]                           ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[4]                                 ; |MAIN|CONTROL:inst|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[4]                           ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[3]                                 ; |MAIN|CONTROL:inst|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[3]                           ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[2]                                 ; |MAIN|CONTROL:inst|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[2]                           ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[1]                                 ; |MAIN|CONTROL:inst|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[1]                           ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[0]                                 ; |MAIN|CONTROL:inst|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[0]                           ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri2:inst36|lpm_bustri:lpm_bustri_component|dout[1]                                ; |MAIN|CONTROL:inst|lpm_bustri2:inst36|lpm_bustri:lpm_bustri_component|dout[1]                          ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri2:inst33|lpm_bustri:lpm_bustri_component|dout[3]                                ; |MAIN|CONTROL:inst|lpm_bustri2:inst33|lpm_bustri:lpm_bustri_component|dout[3]                          ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri2:inst33|lpm_bustri:lpm_bustri_component|dout[2]                                ; |MAIN|CONTROL:inst|lpm_bustri2:inst33|lpm_bustri:lpm_bustri_component|dout[2]                          ; out              ;
; |MAIN|CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                            ; |MAIN|CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                      ; regout           ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                    ; Output Port Name                                                                                       ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------+
; |MAIN|ROM_data[7]                                                                                            ; |MAIN|ROM_data[7]                                                                                      ; pin_out          ;
; |MAIN|word_1[7]                                                                                              ; |MAIN|word_1[7]                                                                                        ; pin_out          ;
; |MAIN|ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a7    ; |MAIN|ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[7]    ; portadataout0    ;
; |MAIN|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_18a1:auto_generated|ram_block1a0 ; |MAIN|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_18a1:auto_generated|q_a[0] ; portadataout0    ;
; |MAIN|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_18a1:auto_generated|ram_block1a1 ; |MAIN|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_18a1:auto_generated|q_a[1] ; portadataout0    ;
; |MAIN|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_18a1:auto_generated|ram_block1a2 ; |MAIN|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_18a1:auto_generated|q_a[2] ; portadataout0    ;
; |MAIN|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_18a1:auto_generated|ram_block1a3 ; |MAIN|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_18a1:auto_generated|q_a[3] ; portadataout0    ;
; |MAIN|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_18a1:auto_generated|ram_block1a4 ; |MAIN|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_18a1:auto_generated|q_a[4] ; portadataout0    ;
; |MAIN|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_18a1:auto_generated|ram_block1a5 ; |MAIN|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_18a1:auto_generated|q_a[5] ; portadataout0    ;
; |MAIN|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_18a1:auto_generated|ram_block1a6 ; |MAIN|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_18a1:auto_generated|q_a[6] ; portadataout0    ;
; |MAIN|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_18a1:auto_generated|ram_block1a7 ; |MAIN|RAM:inst4|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_18a1:auto_generated|q_a[7] ; portadataout0    ;
; |MAIN|RAM:inst4|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[7]                                    ; |MAIN|RAM:inst4|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[7]                              ; out              ;
; |MAIN|RAM:inst4|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[6]                                    ; |MAIN|RAM:inst4|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[6]                              ; out              ;
; |MAIN|RAM:inst4|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[5]                                    ; |MAIN|RAM:inst4|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[5]                              ; out              ;
; |MAIN|RAM:inst4|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[4]                                    ; |MAIN|RAM:inst4|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[4]                              ; out              ;
; |MAIN|RAM:inst4|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[3]                                    ; |MAIN|RAM:inst4|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[3]                              ; out              ;
; |MAIN|RAM:inst4|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[2]                                    ; |MAIN|RAM:inst4|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[2]                              ; out              ;
; |MAIN|RAM:inst4|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[1]                                    ; |MAIN|RAM:inst4|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[1]                              ; out              ;
; |MAIN|RAM:inst4|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[0]                                    ; |MAIN|RAM:inst4|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[0]                              ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst28|lpm_bustri:lpm_bustri_component|dout[4]                                ; |MAIN|CONTROL:inst|lpm_bustri0:inst28|lpm_bustri:lpm_bustri_component|dout[4]                          ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|dout[3]                                ; |MAIN|CONTROL:inst|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|dout[3]                          ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|dout[2]                                ; |MAIN|CONTROL:inst|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|dout[2]                          ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[1]                                 ; |MAIN|CONTROL:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[1]                           ; out              ;
; |MAIN|CONTROL:inst|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[0]                                 ; |MAIN|CONTROL:inst|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[0]                           ; out              ;
; |MAIN|CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                            ; |MAIN|CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                      ; regout           ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Wed Nov 29 19:17:38 2023
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Lab04_03 -c Lab04_03
Info: Using vector source file "//Mac/Home/Desktop/Lab04_03/MAIN.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      64.55 %
Info: Number of transitions in simulation is 7603
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 321 megabytes
    Info: Processing ended: Wed Nov 29 19:17:39 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


