<div class="content" id="lab-article-section-2-content">
<!-- <font size="3"> -->
<p>(a) To design transistor level schematic of an Inverter using<br/><br/>         <b>*</b> Complementary CMOS logic<br/>         <b>*</b> Pseudo NMOS logic<br/> </p><br/>
<p>(b) To find the effect of load capacitance on the rise time and fall time and hence delay of output waveform.</p><br/>
<p>(c) To find the effect of W/L of transistors on the output waveform.</p><br/>
<!-- </font> -->
</div>