//////////@brief CR_EN Register Defintion
#define SPI_CR_EN_Pos                             (0U)
#define SPI_CR_EN                                 (1U << SPI_CR_EN_Pos)

//////////@brief CR_DMA Register Defintion
#define SPI_CR_DMA_Pos                            (1U)
#define SPI_CR_DMA                                (1U << SPI_CR_DMA_Pos)

//////////@brief CR_TXEN Register Defintion
#define SPI_CR_TXEN_Pos                           (2U)
#define SPI_CR_TXEN                               (1U << SPI_CR_TXEN_Pos)

//////////@brief CR_RXEN Register Defintion
#define SPI_CR_RXEN_Pos                           (3U)
#define SPI_CR_RXEN                               (1U << SPI_CR_RXEN_Pos)

//////////@brief DR_DATA Register Defintion
#define SPI_DR_DATA_Pos                           (0U)
#define SPI_DR_DATA                               (16U << SPI_DR_DATA_Pos)

//////////@brief DR_CNT Register Defintion
#define SPI_DR_CNT_Pos                            (16U)
#define SPI_DR_CNT                                (8U << SPI_DR_CNT_Pos)

//////////@brief DR_ACC Register Defintion
#define SPI_DR_ACC_Pos                            (31U)
#define SPI_DR_ACC                                (1U << SPI_DR_ACC_Pos)

//////////@brief CFGR_MODE Register Defintion
#define SPI_CFGR_MODE_Pos                         (0U)
#define SPI_CFGR_MODE                             (1U << SPI_CFGR_MODE_Pos)

//////////@brief CFGR_CPSEL Register Defintion
#define SPI_CFGR_CPSEL_Pos                        (1U)
#define SPI_CFGR_CPSEL                            (2U << SPI_CFGR_CPSEL_Pos)

//////////@brief CFGR_LSB Register Defintion
#define SPI_CFGR_LSB_Pos                          (3U)
#define SPI_CFGR_LSB                              (1U << SPI_CFGR_LSB_Pos)

//////////@brief CFGR_NSS Register Defintion
#define SPI_CFGR_NSS_Pos                          (4U)
#define SPI_CFGR_NSS                              (1U << SPI_CFGR_NSS_Pos)

//////////@brief CFGR_NSSA Register Defintion
#define SPI_CFGR_NSSA_Pos                         (5U)
#define SPI_CFGR_NSSA                             (3U << SPI_CFGR_NSSA_Pos)

//////////@brief CFGR_FGAP Register Defintion
#define SPI_CFGR_FGAP_Pos                         (8U)
#define SPI_CFGR_FGAP                             (3U << SPI_CFGR_FGAP_Pos)

//////////@brief CFGR_WIDTH Register Defintion
#define SPI_CFGR_WIDTH_Pos                        (11U)
#define SPI_CFGR_WIDTH                            (4U << SPI_CFGR_WIDTH_Pos)

//////////@brief CFGR_CNT Register Defintion
#define SPI_CFGR_CNT_Pos                          (15U)
#define SPI_CFGR_CNT                              (9U << SPI_CFGR_CNT_Pos)

//////////@brief IER_TXE Register Defintion
#define SPI_IER_TXE_Pos                           (0U)
#define SPI_IER_TXE                               (1U << SPI_IER_TXE_Pos)

//////////@brief IER_TXC Register Defintion
#define SPI_IER_TXC_Pos                           (1U)
#define SPI_IER_TXC                               (1U << SPI_IER_TXC_Pos)

//////////@brief IER_RXNE Register Defintion
#define SPI_IER_RXNE_Pos                          (2U)
#define SPI_IER_RXNE                              (1U << SPI_IER_RXNE_Pos)

//////////@brief IER_OVER Register Defintion
#define SPI_IER_OVER_Pos                          (3U)
#define SPI_IER_OVER                              (1U << SPI_IER_OVER_Pos)

//////////@brief IER_TUDR Register Defintion
#define SPI_IER_TUDR_Pos                          (4U)
#define SPI_IER_TUDR                              (1U << SPI_IER_TUDR_Pos)

//////////@brief IER_RMAH Register Defintion
#define SPI_IER_RMAH_Pos                          (5U)
#define SPI_IER_RMAH                              (1U << SPI_IER_RMAH_Pos)

//////////@brief ISR_TXE Register Defintion
#define SPI_ISR_TXE_Pos                           (0U)
#define SPI_ISR_TXE                               (1U << SPI_ISR_TXE_Pos)

//////////@brief ISR_TXC Register Defintion
#define SPI_ISR_TXC_Pos                           (1U)
#define SPI_ISR_TXC                               (1U << SPI_ISR_TXC_Pos)

//////////@brief ISR_RXNE Register Defintion
#define SPI_ISR_RXNE_Pos                          (2U)
#define SPI_ISR_RXNE                              (1U << SPI_ISR_RXNE_Pos)

//////////@brief ISR_OVER Register Defintion
#define SPI_ISR_OVER_Pos                          (3U)
#define SPI_ISR_OVER                              (1U << SPI_ISR_OVER_Pos)

//////////@brief ISR_TUDR Register Defintion
#define SPI_ISR_TUDR_Pos                          (4U)
#define SPI_ISR_TUDR                              (1U << SPI_ISR_TUDR_Pos)

//////////@brief ISR_RMAH Register Defintion
#define SPI_ISR_RMAH_Pos                          (5U)
#define SPI_ISR_RMAH                              (1U << SPI_ISR_RMAH_Pos)

//////////@brief ISR_STXE Register Defintion
#define SPI_ISR_STXE_Pos                          (6U)
#define SPI_ISR_STXE                              (1U << SPI_ISR_STXE_Pos)

//////////@brief ISR_SRXNE Register Defintion
#define SPI_ISR_SRXNE_Pos                         (7U)
#define SPI_ISR_SRXNE                             (1U << SPI_ISR_SRXNE_Pos)

//////////@brief DTR_DIV Register Defintion
#define SPI_DTR_DIV_Pos                           (0U)
#define SPI_DTR_DIV                               (16U << SPI_DTR_DIV_Pos)

