<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Stratix® 10 Developer Center</title>   
    
    <link rel="stylesheet" href="/css/mv_product/ECC.css">
    
    <link rel="stylesheet" href="/css/yatri.css">
    <!-- ***** Bootstrap *****  -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- ***** Fontawesome *****  -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg==" crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- ***** Google Fonts *****  -->
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />

    <style>
        nav{
            position: relative !important;
        }
        .VK_ai_nav_bar::-webkit-scrollbar {
            display: none !important;
        }

        /*********** Agilex™ FPG **********/
        .mv_intel_data_bg_color{
            padding: 40px 0px;
            background-color: #ebebeb;
        }
        .mv_intel_data_content{
            color: #fff;
        }
        .mv_intel_data_content h1{
            font-weight: 300;
            margin-bottom: 16px;
        }
        .mv_intel_data_content a{
            color: #fff;
            border-bottom: 1px dashed #fff;
        }
        .mv_intel_data_content a:hover{
            color: #fff;
            border-bottom: 1px solid #fff;
        }
        .mv_intel_data_image img{
            width: 100%;
            margin-bottom: 10px;
        }
        .mv_intel_data_respomsive_image img{
            display: none;
        }
        .mv_key_bg_color{
            background-color: #EBEBEB;
        }
        .mv_nav_pills_key_features .mv_nav_link_key_features.active{
            background-color: #f7f7f7 !important;
            color: #003c71 !important;
        }
        .mv_nav_pills_key_features .mv_nav_link_key_features{
            font-weight: 400;
            padding: 10px 15px;
            color: #003c71 !important;
            border-radius: 0rem !important;
        }
        /*********************************/

        /******* Device Information *******/
        .mv_deploy_nav_tab{
            background-color: #fff;
        }
        .mv_deploy_nav_pills{
            border-bottom: 1px solid #E6E6E6;
        }
        .mv_deploy_nav_link {
            color: #0068b5 !important;
        }
        .mv_deploy_nav_pills .mv_deploy_nav_link{
            background-color: #fff !important;
        }
        .mv_deploy_nav_pills .mv_deploy_nav_link.active{
            border-radius: 0rem !important;
            color: #0068b5 !important;
            border-bottom: 4px solid #00aeef;
            background-color: #F2F2F2 !important;
        }
        .mv_deploy_nav_pills .mv_deploy_nav_link:hover{
            border-radius: 0rem;
            background-color: #F2F2F2 !important;
        }
        .mv_gpu_flex_padd{
            padding: 3rem 0rem;
        }
        .mv_gpu_flex{
            align-content: center;
        }
        .mv_gpu_flex h1{
            font-weight: 350;
        }
        .mv_gpu_flex p{
            margin-bottom: .5rem;
        }
        .mv_gpu_flex p a{
            color: #0068b5;
            border-bottom: 1px dashed #0068b5;
        }
        .mv_gpu_flex p a:hover{
            border-bottom: 1px solid #0068b5;
        }
        .mv_gpu_flex_img img{
            width: 100%;
        }
        .mv_enable_boundless_padd{
            padding: 3rem 0rem;
        }
        .mv_enable_img img{
            width: 100%;
            margin-bottom: 10px;
        }
        /*********************************/

        @media(max-width:767px){
            /* Device Information */
            .mv_gpu_flex_padd{
                padding: 2.5rem 0rem;
            }
            .mv_achieve_media{
                flex-wrap: wrap-reverse !important;
            }
            .mv_enable_boundless_padd{
                padding: 2.5rem 0rem;
            }
            .mv_gpu_flex_img{
                margin-bottom: 1rem;
            }
        }
    </style>
</head>
<body>

    <!-- header -->
    <header>
        <div id="navbar"></div>
    </header>  

    <!-- --------------------------------------------------------------------- -->
    <section>
        <nav class="mb_sub_nv">
            <div class="mv_breadcrumb">
                <ol class="mv_spark_breadcrumb_items">
                    <li><a href="">Altera® FPGAs and Programmable Devices</a></li>
                    <li><a href="">FPGA Product Support</a></li>
                    <li><a href="">FPGA Developer Center</a></li>
                    <li><a href="">Stratix® 10 FPGA Developer Center</a></li>
                    <li><p class="mb-0">Stratix® 10 FPGA Developer Center</p></li>
                </ol>
            </div>
        </nav>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!-------------------------------- Altera® FPGA ----------------------------------->
    <section>
        <div class="mv_intel_fpga_padd">
            <h1 style="font-weight: 350; color: #fff;">Stratix® 10 FPGA Developer Center</h1>
            <p class="mb-0" style="color: #fff;">The FPGA Developer Center is organized into industry-standard stages, which provides you with various resources to complete your Intel® FPGA design. Each design step is detailed in the expandable sub-sections with links that allow you to select and move between the various Generation 10 device series.</p>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->
    
    <!--------------------------------- Agilex™ FPG ------------------------------------>
    <section>
        <div class="mv_key_bg_color">
            <div class="container">
                <ul class="nav nav-pills mv_nav_pills_key_features justify-content-center" id="pills-tab" role="tablist">
                    <li class="nav-item" role="presentation">
                        <a href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_agilex_FPGA_portfolio_agilex_7_FPGAs_and_SoC_FPGAs_overview.html" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Agilex™ 7 Design Hub</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_nav_link_key_features active" id="pills-home-tab"
                            data-bs-toggle="pill" data-bs-target="#pills-home" type="button" role="tab"
                            aria-controls="pills-home" aria-selected="true">Stratix® 10 Developer Center</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Arria® 10 Developer Center</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Cyclone® 10 Developer Center</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">MAX® 10 Developer Center</a>
                    </li>
                </ul>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!------------------------------------- PCI ---------------------------------->
    <section>
        <div style="padding-bottom: 2em; padding-top: 2em;" class="mv_transceiver_padd">
            <div class="container">
                <div class="row justify-content-center">
                    <div class="col-xxl-6 col-xl-6 col-lg-7 col-md-6">
                        <div class="mv_silder_flex">
                            <div class="item">
                                <div class="mv_industry_download" data-bs-toggle="modal" data-bs-target="#mv_developer_usability_1">
                                    <i class="fa-solid fa-up-right-and-down-left-from-center"></i>
                                    <a href=""></a>
                                </div>
                                <img class="w-100" src="/img/mv_image/fpga-developer-header-flow.png.rendition.intel.web.1072.603.png" alt="">
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!---------------------- Recap at Embedded --------------------------->
    <section>
        <div class="mv_deploy_nav_tab">
            <div class="container">
                <ul class="nav nav-pills mv_deploy_nav_pills pt-3" id="pills-tab" role="tablist">
                    <li class="nav-item" role="presentation">
                        <button class="nav-link active mv_deploy_nav_link" id="pills-home-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-home" type="button" role="tab" aria-controls="pills-home"
                            aria-selected="true">1. Device Information</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_deploy_nav_link" id="pills-profile-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-profile" type="button" role="tab" aria-controls="pills-profile"
                            aria-selected="false">2. Interface Protocol</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_deploy_nav_link" id="pills-video-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-video" type="button" role="tab" aria-controls="pills-video"
                            aria-selected="false">3. Design Planning</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_deploy_nav_link" id="pills-design-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-design" type="button" role="tab" aria-controls="pills-design"
                            aria-selected="false">4. Design Entry</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_deploy_nav_link" id="pills-simulation-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-simulation" type="button" role="tab" aria-controls="pills-simulation"
                            aria-selected="false">5. Simulation and Verification</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_deploy_nav_link" id="pills-implementation-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-implementation" type="button" role="tab" aria-controls="pills-implementation"
                            aria-selected="false">6. Implementation and Optimization</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_deploy_nav_link" id="pills-timing-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-timing" type="button" role="tab" aria-controls="pills-timing"
                            aria-selected="false">7. Timing Analysis</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_deploy_nav_link" id="pills-onchip-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-onchip" type="button" role="tab" aria-controls="pills-onchip"
                            aria-selected="false">8. On-Chip Debug</button>
                    </li>
                </ul>
                <div class="tab-content" id="pills-tabContent">
                    <!-- 1. Device Information -->
                    <div class="tab-pane fade show active" id="pills-home" role="tabpanel"
                        aria-labelledby="pills-home-tab" tabindex="0">
                        <div class="mv_coman_padd">
                            <h4 class="mb-2" style="font-weight: 350;">1. Device Information</h4>
                            <p class="mb-0"><b>Documentation</b></p>
                        </div>
                        <!-- User Guides -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">User Guides / Device Overview / Device Datasheet / Application Notes</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel® Stratix® 10 GX/SX Device Overview</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel® Stratix 10 Device Datasheet</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Stratix 10 GX, MX, and SX Device Family Pin Connection Guidelines</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Stratix 10 Clocking and PLL User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Stratix 10 Configuration User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Stratix 10 General Purpose I/O User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Stratix 10 High-Speed LVDS I/O User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Stratix 10 JTAG Boundary-Scan Testing User Guidex</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Stratix 10 Logic Array Blocks and Adaptive Logic Modules User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Stratix 10 Power Management User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Stratix 10 SEU Mitigation User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Stratix 10 Analog to Digital Converter User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Stratix 10 Device Design Guidelines</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Stratix 10 Embedded Memory User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Stratix 10 L- and H-Tile Transceiver PHY User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Stratix 10 L- and H-Tile Transceiver PHY User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Stratix 10 MX (DRAM System-in-Package) Device Overview</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Mailbox Client Intel Stratix 10 FPGA IP Core User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">AN 692: Power Sequencing Considerations for Intel® Cyclone® 10 GX, Intel® Arria® 10, Intel® Stratix® 10, and Intel® Agilex™ Devices</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">AN 766: Intel® Stratix® 10 Devices, High Speed Signal Interface Layout Design Guideline</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">AN 778: Intel® Stratix® 10 L-Tile/H-Tile Transceiver Usage</a></td>
                                </tr>
                            </tbody>
                        </table>
                        <!-- Training and Videos -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Training and Videos</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Configuration for Intel® Stratix® 10 Devices</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel® Stratix 10 Transceiver Basics</a></td>
                                </tr>
                            </tbody>
                        </table>
                        <!-- Development Kits -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Development Kits</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel® Stratix® 10 GX FPGA Development Kit</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel® Stratix 10 GX Signal Integrity Development Kit</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel® Stratix 10 SX SoC Development Kit</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel® Stratix® 10 TX Signal Integrity Development Kit</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel® Stratix® 10 MX FPGA Development Kit</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel® Stratix® 10 DX FPGA Development Kit</a></td>
                                </tr>
                            </tbody>
                        </table>
                        <!-- Intel FPGA Wiki -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Intel FPGA Wiki</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel® Arria® 10 and Intel® Stratix® 10 EMIF Hardware Debug Guide</a></td>
                                </tr>
                            </tbody>
                        </table>
                    </div>
                    <!-- 2. Interface Protocol -->
                    <div class="tab-pane fade" id="pills-profile" role="tabpanel" aria-labelledby="pills-profile-tab"
                        tabindex="0">
                        <div class="mv_coman_padd">
                            <h4 class="mb-2" style="font-weight: 350;">2. Interface Protocol</h4>
                            <p class="mb-0"><b>Documentation</b></p>
                        </div>
                        <!-- User Guides -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">User Guides</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td style="text-align: center;"><b>External Memory Interfaces</b></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel® Stratix® 10 External Memory Interfaces IP User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Stratix 10 External Memory Interfaces IP Design Example User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Stratix 10 MX HBM2 IP User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel FPGA PHYLite for Parallel Interfaces IP Core User Guide</a></td>
                                </tr>
                            </tbody>
                        </table>
                        <!-- User Guides / Application Notes -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">User Guides / Application Notes</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td style="text-align: center;"><b>Ethernet User Guides</b></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel® FPGA Triple-Speed Ethernet IP Core User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel FPGA Low Latency Ethernet 10G MAC User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Stratix® 10 1G/2-5G/5G/10G Multi-Rate Ethernet PHY IP Core User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Stratix 10 10GBASE-KR PHY IP Core User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel® Stratix 10 Low Latency 40-Gbps Ethernet IP Core User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Stratix 10 Low Latency 100-Gbps Ethernet IP Core User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Stratix 10 E-Tile Transceiver PHY User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Stratix 10 H-Tile Hard IP for Ethernet IP Core User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">AN 735: Altera® Low Latency Ethernet 10G MAC IP Core Migration Guidelines</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">AN 808: Migration Guidelines from Intel® Arria® 10 to Intel® Stratix 10 for 10G Ethernet Subsystem</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">AN 830: Intel FPGA Triple-Speed Ethernet and On-Board PHY Chip Reference Design</a></td>
                                </tr>
                            </tbody>
                        </table>
                        <!-- User Guides -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">User Guides</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td style="text-align: center;"><b>PCI Express*</b></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel® Stratix® 10 Avalon®-MM Interface for PCIe* Solutions User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Stratix 10 Avalon-ST and Single Root I/O Virtualization (SRIOV) Interface for PCIe Solutions User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Stratix 10 Configuration via Protocol (CvP) Implementation User Guide</a></td>
                                </tr>
                            </tbody>
                        </table>
                        <!-- Application -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Application Notes</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td style="text-align: center;"><b>Other Serial IP</b></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">AN 782: Interlaken IP Core Feature and Interface Differences Between Stratix® 10, Arria® 10, and Stratix V Devices</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">AN 804: Implementing ADC- Intel® Stratix 10 Multi-Link Design with JESD204B RX IP Core</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">AN 809: SerialLite III IP Core Feature and Interface Differences Between Stratix 10, Arria 10, and Stratix V</a></td>
                                </tr>
                            </tbody>
                        </table>
                        <!-- User Guides -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">User Guides</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td style="text-align: center;"><b>Transceiver PHY</b></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel® Stratix® 10 L- and H-Tile Transceiver PHY User Guide</a></td>
                                </tr>
                            </tbody>
                        </table>
                        <!-- User Guides -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">User Guides</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td style="text-align: center;"><b>Digital Signal Processing (DSP)</b></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">LDPC IP Core User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel FPGA_CORDIC IP Core User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">BCH IP Core User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">FFT IP Core User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">FIR II IP Core User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Viterbi IP Core User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Turbo IP Core User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Fixed-Point IP Cores (ALTERA_FIXEDPOINT_FUNCTIONS) User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">High-Speed Reed-Solomon IP Core User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">NCO IP Core User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Random Number Generator IP Core User Guide</a></td>
                                </tr>
                            </tbody>
                        </table>
                    </div>
                    <div class="tab-pane fade" id="pills-video" role="tabpanel" aria-labelledby="pills-video-tab"
                        tabindex="0">
                        
                    </div>
                    <div class="tab-pane fade" id="pills-design" role="tabpanel" aria-labelledby="pills-design-tab"
                        tabindex="0">
                        
                    </div>
                    <div class="tab-pane fade" id="pills-simulation" role="tabpanel" aria-labelledby="pills-simulation-tab"
                        tabindex="0">
                        
                    </div>
                    <div class="tab-pane fade" id="pills-implementation" role="tabpanel" aria-labelledby="pills-implementation-tab"
                        tabindex="0">
                        
                    </div>
                    <div class="tab-pane fade" id="pills-timing" role="tabpanel" aria-labelledby="pills-timing-tab"
                        tabindex="0">
                        
                    </div>
                    <div class="tab-pane fade" id="pills-onchip" role="tabpanel" aria-labelledby="pills-onchip-tab"
                        tabindex="0">
                        
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- -------------------------------------------------------------- -->

    <!--------------------------------- Still Have Questions ----------------------------->
    <section>
        <div style="padding-bottom: 2.5rem; padding-top: 2.5rem; text-align: center;">
            <div class="container">
                <div class="d-flex justify-content-center align-items-center">
                    <div>
                        <img style="height: 40px; width: 40px; margin-right: 20px;" src="/img/mv_image/icon-why-choose-desktop-rwd.png.rendition.intel.web.64.64.png" alt="">
                    </div>
                    <div>
                        <h2 style="font-weight: 350;"> Still Have Questions?</h2>
                    </div>
                </div>
                <p>Get answers for the most common design issues.</p>
                <a class="mv_coman_btn" href="">Search the Knowledge Base</a>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!----------------------------------  Explore Other ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h4 class="mb-3" style="font-weight: 350;">Explore Other Developer Centers</h4>
                <p class="mb-1">For other design guidelines, visit the following Developer Centers:</p>
                <ul class="mb-0">
                    <li><a class="b_special_a1" href=""><b>Board Developer Center </b></a> - Contains detailed guidelines and considerations for high-speed PCB designs with Altera® FPGAs and SoC FPGAs.</li>
                    <li><a class="b_special_a1" href=""><b>Embedded Software Developer Center</b></a> - Contains guidance on how to design in an embedded environment with SoC FPGAs.</li>
                    <li><a class="b_special_a1" href=""><b>FPGA Developer Center</b></a> - Contains resources to complete your Altera® FPGA design.</li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-- footer -->
    <footer>
        <div id="footer"></div>
    </footer>

    <!------------------------------------ Model ----------------------------------->
    <!-- PCI -->
    <div class="modal" id="mv_developer_usability_1" tabindex="-1">
        <div class="modal-dialog mv_industry_dialog">
            <div class="modal-content mv_industry_model_content">
                <div class="modal-body mv_industry_body">
                    <button type="button" data-bs-dismiss="modal" aria-label="Close">
                        <span><i class="fa-solid fa-xmark"></i></span>
                    </button>
                    <div class="mv_enlarged-image">
                        <img src="/img/mv_image/fpga-developer-header-flow.png.rendition.intel.web.1920.1080.png" alt="">
                    </div>
                </div>
            </div>
        </div>
    </div>
    <!-- ------------------------------------------------------------------------- -->

</body>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous"></script>

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

    <!-- nav script -->
    <script>
        document.addEventListener('DOMContentLoaded', function () {
        const nav = document.querySelector('.VK_client_app_navigation');
        const navLinks = document.querySelectorAll('.VK_ai_nav_bar a');
        const sections = document.querySelectorAll('section[id]');
        let navOffset = nav.offsetTop;

            // Add smooth scrolling to all links
            navLinks.forEach(link => {
                link.addEventListener('click', function (e) {
                    e.preventDefault();
                    document.querySelector(this.getAttribute('href')).scrollIntoView({
                        behavior: 'smooth'
                    });
                });
            });

            // Sticky Navigation
            window.addEventListener('scroll', () => {
                if (window.pageYOffset >= navOffset) {
                    nav.classList.add('VK_sticky_nav_bar');
                } else {
                    nav.classList.remove('VK_sticky_nav_bar');
                }
                // Section highlighting
                sections.forEach(section => {
                    const sectionTop = section.offsetTop - nav.clientHeight;
                    const sectionHeight = section.clientHeight;
                    if (window.pageYOffset >= sectionTop && window.pageYOffset <= sectionTop + sectionHeight) {
                        navLinks.forEach(link => {
                            link.classList.remove('active');
                            if (link.getAttribute('href') === `#${section.id}`) {
                                link.classList.add('active');
                                
                                // Ensure the active link is visible in the nav bar
                                const navBar = document.querySelector('.VK_ai_nav_bar');
                                const activeLink = document.querySelector('.VK_ai_nav_bar a.active');
                                const linkRect = activeLink.getBoundingClientRect();
                                const navBarRect = navBar.getBoundingClientRect();

                                if (linkRect.left < navBarRect.left || linkRect.right > navBarRect.right) {
                                    activeLink.scrollIntoView({ inline: 'center', behavior: 'smooth' });
                                }
                            }
                        });
                    }
                });
            });
        });
    </script>

</html>