---
layout: page
title: Priyanka Raina
subtitle: Assistant Professor, Stanford University
description: The pages meta description
---

<img src="/assets/images/priyanka-raina.jpeg" width="400" align="left" style="padding-right: 30px; padding-bottom: 20px;"> Priyanka Raina is an Assistant Professor of Electrical Engineering at Stanford University. She received her BTech in Electrical Engineering from the IIT Delhi in 2011 and her SM and PhD in Electrical Engineering and Computer Science from MIT in 2013 and 2018. Priyankaâ€™s research is on creating high-performance and energy-efficient architectures for domain-specific hardware accelerators in existing and emerging technologies, and agile hardware-software co-design. Her research has won best paper awards at ESSCIRC and MICRO conferences and in the JSSC journal. Priyanka teaches several VLSI design classes at Stanford. She has also won the Intel Rising Star Faculty Award, Hellman Faculty Scholar Award and is a Terman Faculty Fellow.

**Research Interests**: Domain-Specific Architectures, Hardware/Software Co-design, Design Productivity, Machine Learning, Near-Memory and In-Memory Computing

For a complete list of ongoing and past projects please see her [publications](https://priyanka-raina.github.io/publications/) and [research group website](https://stanfordaccelerate.github.io/).

## Work Experience
**Stanford University**, Stanford, CA    
Assistant Professor, Electrical Engineering  
Sep 2018 - Present  

**NVIDIA Corporation**, Santa Clara, CA    
Visiting Research Scientist, Architecture Research Group, NVIDIA Research  
Jan 2018 - Aug 2018  

**Intel Corporation**, Hillsboro, OR    
Graduate Research Intern, Intel Labs    
Jun 2013 - Aug 2013     

## Education

**PhD in Electrical Engineering and Computer Science (EECS), Massachusetts Institute of Technology (MIT)**  
Jun 2013 - Feb 2018  
Thesis: Energy-Efficient Circuits and Systems for Computational Imaging and Vision on Mobile Devices  
Advisor: Anantha Chandrakasan   

**S.M. in Electrical Engineering and Computer Science, Massachusetts Institute of Technology (MIT)**  
Sep 2011 - Jun 2013  
Thesis: Architectures for Computational Photography  
Advisor: Anantha Chandrakasan  

**B.Tech. in Electrical Engineering, Indian Institute of Technology (IIT) Delhi**  
Jul 2007 - May 2011, Department Rank: 1, Institute Rank: 2   
Thesis: Transactional Memory Architecture for Multi-core Processors  
Advisor: Anshul Kumar  

## Talk Videos
- AHA: An Agile Approach to the Design of Coarse-Grained Reconfigurable Accelerators and Compilers at the Berkeley/Stanford/UCSC Cloud Workshop. [Video](https://vimeo.com/showcase/9529523)

## Affiliations
**[Stanford AHA (Agile Hardware) Center](https://aha.stanford.edu/)**  
**[SystemX Alliance](https://systemx.stanford.edu/)**  
**[AI Chip Center for Emerging Smart Systems (ACCESS)](https://inno-access.hk)**  

## Contact
praina at stanford dot edu  
Paul G. Allen Building, Room 114  
330 Jane Stanford Way, Stanford, CA 94305  
Stanford website: [https://profiles.stanford.edu/priyanka-raina](https://profiles.stanford.edu/priyanka-raina)  
Research group website: [https://stanfordaccelerate.github.io/](https://stanfordaccelerate.github.io/)  
[Google scholar](https://scholar.google.com/citations?user=rx_hNNEAAAAJ&hl=en)  
[Photography](https://www.instagram.com/priyankaraina/?hl=en)
