===== Simulator configuration =====
BLOCKSIZE:		64
L1_SIZE:		32768
L1_ASSOC:		2
L2_SIZE:		262144
L2_ASSOC:		4
Replacement Policy:	LRU
INCLUSION PROPERTY: 	inclusive
trace_file		GCC.t
===== Simulation results (raw) =====
a. number of L1 reads: 		1251647
b. number of L1 read misses: 	22737
c. number of L1 writes:		748353
d. number of L1 write misses:	13643
e. L1 miss rate:		0.018190
f. number of L1 writebacks:	32283
g. number of L2 reads: 		36380
h. number of L2 read misses:	31986
i. number of L2 writes: 	32283
j. number of L2 write misses:	74
k. L2 miss rate:		0.466918
l. number of L2 writebacks: 	25175
m. total memory traffic:  	57235