
-- VHDL Instantiation Created from source file clkdiv.vhd -- 18:00:40 10/04/2016
--
-- Notes: 
-- 1) This instantiation template has been automatically generated using types
-- std_logic and std_logic_vector for the ports of the instantiated module
-- 2) To use this template to instantiate this entity, cut-and-paste and then edit

	COMPONENT clkdiv
	PORT(
		clk : IN std_logic;          
		clkdiv : OUT std_logic
		);
	END COMPONENT;

	Inst_clkdiv: clkdiv PORT MAP(
		clk => ,
		clkdiv => 
	);


