{"vcs1":{"timestamp_begin":1713423616.580965149, "rt":0.96, "ut":0.61, "st":0.28}}
{"vcselab":{"timestamp_begin":1713423617.707263865, "rt":0.85, "ut":0.57, "st":0.24}}
{"link":{"timestamp_begin":1713423618.694455648, "rt":0.46, "ut":0.19, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1713423615.575825432}
{"VCS_COMP_START_TIME": 1713423615.575825432}
{"VCS_COMP_END_TIME": 1713423619.317978139}
{"VCS_USER_OPTIONS": "-sverilog mylibrary.sv task2.sv alu.sv constants.sv controlpath.sv datapath.sv library.sv memory.sv regfile.sv RISC240.sv"}
{"vcs1": {"peak_mem": 340180}}
{"stitch_vcselab": {"peak_mem": 239000}}
