Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: ps2_rx.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ps2_rx.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ps2_rx"
Output Format                      : NGC
Target Device                      : xc3s200-5-ft256

---- Source Options
Top Module Name                    : ps2_rx
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/BNDI TEST/keyboard_comunication/debouncer.vhd" in Library work.
Entity <debouncer> compiled.
Entity <debouncer> (Architecture <behavioral>) compiled.
Compiling vhdl file "E:/BNDI TEST/keyboard_comunication/fallingEdgeDetector.vhd" in Library work.
Architecture behavioral of Entity fallingedgedetector is up to date.
Compiling vhdl file "E:/BNDI TEST/keyboard_comunication/ps2_rx.vhd" in Library work.
Architecture behavioral of Entity ps2_rx is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ps2_rx> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <debouncer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fallingEdgeDetector> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ps2_rx> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <counter> in unit <ps2_rx> has a constant value of 000 during circuit operation. The register is replaced by logic.
Entity <ps2_rx> analyzed. Unit <ps2_rx> generated.

Analyzing Entity <debouncer> in library <work> (Architecture <behavioral>).
Entity <debouncer> analyzed. Unit <debouncer> generated.

Analyzing Entity <fallingEdgeDetector> in library <work> (Architecture <behavioral>).
Entity <fallingEdgeDetector> analyzed. Unit <fallingEdgeDetector> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <debouncer>.
    Related source file is "E:/BNDI TEST/keyboard_comunication/debouncer.vhd".
    Found 8-bit register for signal <reg>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <debouncer> synthesized.


Synthesizing Unit <fallingEdgeDetector>.
    Related source file is "E:/BNDI TEST/keyboard_comunication/fallingEdgeDetector.vhd".
    Found 1-bit register for signal <fall_out>.
    Found 1-bit register for signal <reg_o>.
    Found 1-bit xor2 for signal <reg_xor>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <fallingEdgeDetector> synthesized.


Synthesizing Unit <ps2_rx>.
    Related source file is "E:/BNDI TEST/keyboard_comunication/ps2_rx.vhd".
WARNING:Xst:646 - Signal <counter> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 8-bit latch for signal <data_reg>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <next_state>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <data_out_reg>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Using one-hot encoding for signal <present_state>.
    Found 4-bit register for signal <present_state>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <ps2_rx> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 4
 1-bit register                                        : 2
 4-bit register                                        : 1
 8-bit register                                        : 1
# Latches                                              : 3
 4-bit latch                                           : 1
 8-bit latch                                           : 2
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 14
 Flip-Flops                                            : 14
# Latches                                              : 3
 4-bit latch                                           : 1
 8-bit latch                                           : 2
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ps2_rx> ...

Optimizing unit <debouncer> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ps2_rx, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 14
 Flip-Flops                                            : 14

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ps2_rx.ngr
Top Level Output File Name         : ps2_rx
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 11

Cell Usage :
# BELS                             : 4
#      LUT2                        : 1
#      LUT3                        : 1
#      LUT4_D                      : 2
# FlipFlops/Latches                : 34
#      FD                          : 13
#      FDR                         : 1
#      LD                          : 4
#      LDE                         : 16
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      IBUF                        : 2
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                       20  out of   1920     1%  
 Number of Slice Flip Flops:             34  out of   3840     0%  
 Number of 4 input LUTs:                  4  out of   3840     0%  
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    173     6%  
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 14    |
fallingEdgeDetector_inst1/fall_out1| BUFG                   | 20    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.113ns (Maximum Frequency: 195.589MHz)
   Minimum input arrival time before clock: 1.572ns
   Maximum output required time after clock: 6.141ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.113ns (frequency: 195.589MHz)
  Total number of paths / destination ports: 32 / 10
-------------------------------------------------------------------------
Delay:               5.113ns (Levels of Logic = 2)
  Source:            debauncer_inst1/reg_0 (FF)
  Destination:       fallingEdgeDetector_inst1/fall_out (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: debauncer_inst1/reg_0 to fallingEdgeDetector_inst1/fall_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.626   1.040  debauncer_inst1/reg_0 (debauncer_inst1/reg_0)
     LUT4_D:I0->O          1   0.479   0.851  debauncer_inst1/deb_out_cmp_eq00004 (debauncer_inst1/deb_out_cmp_eq00004)
     LUT2:I1->O            2   0.479   0.745  debauncer_inst1/deb_out_cmp_eq000010 (reg_deb)
     FDR:R                     0.892          fallingEdgeDetector_inst1/fall_out
    ----------------------------------------
    Total                      5.113ns (2.476ns logic, 2.637ns route)
                                       (48.4% logic, 51.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fallingEdgeDetector_inst1/fall_out1'
  Clock period: 1.472ns (frequency: 679.140MHz)
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Delay:               1.472ns (Levels of Logic = 0)
  Source:            data_reg_0 (LATCH)
  Destination:       data_out_reg_0 (LATCH)
  Source Clock:      fallingEdgeDetector_inst1/fall_out1 falling
  Destination Clock: fallingEdgeDetector_inst1/fall_out1 falling

  Data Path: data_reg_0 to data_out_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.551   0.745  data_reg_0 (data_reg_0)
     LDE:D                     0.176          data_out_reg_0
    ----------------------------------------
    Total                      1.472ns (0.727ns logic, 0.745ns route)
                                       (49.4% logic, 50.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fallingEdgeDetector_inst1/fall_out1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.572ns (Levels of Logic = 1)
  Source:            ps2_d (PAD)
  Destination:       data_reg_0 (LATCH)
  Destination Clock: fallingEdgeDetector_inst1/fall_out1 falling

  Data Path: ps2_d to data_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.715   0.681  ps2_d_IBUF (ps2_d_IBUF)
     LDE:D                     0.176          data_reg_0
    ----------------------------------------
    Total                      1.572ns (0.891ns logic, 0.681ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.572ns (Levels of Logic = 1)
  Source:            ps2_c (PAD)
  Destination:       debauncer_inst1/reg_0 (FF)
  Destination Clock: clk rising

  Data Path: ps2_c to debauncer_inst1/reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.715   0.681  ps2_c_IBUF (ps2_c_IBUF)
     FD:D                      0.176          debauncer_inst1/reg_0
    ----------------------------------------
    Total                      1.572ns (0.891ns logic, 0.681ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fallingEdgeDetector_inst1/fall_out1'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              6.141ns (Levels of Logic = 1)
  Source:            data_out_reg_7 (LATCH)
  Destination:       ps_out<7> (PAD)
  Source Clock:      fallingEdgeDetector_inst1/fall_out1 falling

  Data Path: data_out_reg_7 to ps_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              1   0.551   0.681  data_out_reg_7 (data_out_reg_7)
     OBUF:I->O                 4.909          ps_out_7_OBUF (ps_out<7>)
    ----------------------------------------
    Total                      6.141ns (5.460ns logic, 0.681ns route)
                                       (88.9% logic, 11.1% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.33 secs
 
--> 

Total memory usage is 257848 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    1 (   0 filtered)

