// Seed: 1175338011
module module_0 (
    input wor id_0,
    input supply1 id_1,
    input tri0 module_0,
    output tri1 id_3
);
  assign id_3 = 1;
  assign id_3 = -1;
  wire id_5;
  assign id_3 = id_1 << 1;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    input wor id_2,
    input tri id_3
    , id_18,
    input wand id_4,
    output supply1 id_5,
    output tri1 id_6,
    output tri id_7,
    output tri1 id_8,
    input tri id_9,
    input uwire id_10,
    output supply0 id_11,
    output wire id_12
    , id_19,
    inout wor id_13,
    output supply1 id_14,
    input tri1 id_15,
    input wor id_16
);
  wire id_20;
  module_0 modCall_1 (
      id_15,
      id_1,
      id_15,
      id_13
  );
  assign modCall_1.id_2 = 0;
  wire id_21;
endmodule
