<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
rc: 0 (means success: 1)
should_fail: 0
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/cpx_buf_p0_even.v.html" target="file-frame">third_party/tests/utd-sv/cpx_buf_p0_even.v</a>
time_elapsed: 0.008s
ram usage: 9752 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tests/utd-sv -e cpx_buf_p0_even <a href="../../../../third_party/tests/utd-sv/cpx_buf_p0_even.v.html" target="file-frame">third_party/tests/utd-sv/cpx_buf_p0_even.v</a>
entity @cpx_buf_p0_even (i1$ %arbcp0_cpxdp_grant_bufp1_ca_l, i1$ %arbcp0_cpxdp_q0_hold_bufp1_ca, i1$ %arbcp0_cpxdp_qsel0_bufp1_ca_l, i1$ %arbcp0_cpxdp_qsel1_bufp1_ca, i1$ %arbcp0_cpxdp_shift_bufp1_cx_l, i1$ %arbcp2_cpxdp_grant_bufp1_ca_l, i1$ %arbcp2_cpxdp_q0_hold_bufp1_ca, i1$ %arbcp2_cpxdp_qsel0_bufp1_ca_l, i1$ %arbcp2_cpxdp_qsel1_bufp1_ca, i1$ %arbcp2_cpxdp_shift_bufp1_cx_l, i1$ %arbcp4_cpxdp_grant_bufp1_ca_l, i1$ %arbcp4_cpxdp_q0_hold_bufp1_ca, i1$ %arbcp4_cpxdp_qsel0_bufp1_ca_l, i1$ %arbcp4_cpxdp_qsel1_bufp1_ca, i1$ %arbcp4_cpxdp_shift_bufp1_cx_l, i1$ %arbcp6_cpxdp_grant_bufp1_ca_l, i1$ %arbcp6_cpxdp_q0_hold_bufp1_ca, i1$ %arbcp6_cpxdp_qsel0_bufp1_ca_l, i1$ %arbcp6_cpxdp_qsel1_bufp1_ca, i1$ %arbcp6_cpxdp_shift_bufp1_cx_l) -&gt; (i1$ %arbcp0_cpxdp_grant_ca, i1$ %arbcp0_cpxdp_q0_hold_ca_l, i1$ %arbcp0_cpxdp_qsel0_ca, i1$ %arbcp0_cpxdp_qsel1_ca_l, i1$ %arbcp0_cpxdp_shift_cx, i1$ %arbcp2_cpxdp_grant_ca, i1$ %arbcp2_cpxdp_q0_hold_ca_l, i1$ %arbcp2_cpxdp_qsel0_ca, i1$ %arbcp2_cpxdp_qsel1_ca_l, i1$ %arbcp2_cpxdp_shift_cx, i1$ %arbcp4_cpxdp_grant_ca, i1$ %arbcp4_cpxdp_q0_hold_ca_l, i1$ %arbcp4_cpxdp_qsel0_ca, i1$ %arbcp4_cpxdp_qsel1_ca_l, i1$ %arbcp4_cpxdp_shift_cx, i1$ %arbcp6_cpxdp_grant_ca, i1$ %arbcp6_cpxdp_q0_hold_ca_l, i1$ %arbcp6_cpxdp_qsel0_ca, i1$ %arbcp6_cpxdp_qsel1_ca_l, i1$ %arbcp6_cpxdp_shift_cx) {
    %arbcp0_cpxdp_grant_bufp1_ca_l1 = prb i1$ %arbcp0_cpxdp_grant_bufp1_ca_l
    %0 = not i1 %arbcp0_cpxdp_grant_bufp1_ca_l1
    %1 = const time 0s 1e
    drv i1$ %arbcp0_cpxdp_grant_ca, %0, %1
    %arbcp0_cpxdp_q0_hold_bufp1_ca1 = prb i1$ %arbcp0_cpxdp_q0_hold_bufp1_ca
    %2 = not i1 %arbcp0_cpxdp_q0_hold_bufp1_ca1
    %3 = const time 0s 1e
    drv i1$ %arbcp0_cpxdp_q0_hold_ca_l, %2, %3
    %arbcp0_cpxdp_qsel0_bufp1_ca_l1 = prb i1$ %arbcp0_cpxdp_qsel0_bufp1_ca_l
    %4 = not i1 %arbcp0_cpxdp_qsel0_bufp1_ca_l1
    %5 = const time 0s 1e
    drv i1$ %arbcp0_cpxdp_qsel0_ca, %4, %5
    %arbcp0_cpxdp_qsel1_bufp1_ca1 = prb i1$ %arbcp0_cpxdp_qsel1_bufp1_ca
    %6 = not i1 %arbcp0_cpxdp_qsel1_bufp1_ca1
    %7 = const time 0s 1e
    drv i1$ %arbcp0_cpxdp_qsel1_ca_l, %6, %7
    %arbcp0_cpxdp_shift_bufp1_cx_l1 = prb i1$ %arbcp0_cpxdp_shift_bufp1_cx_l
    %8 = not i1 %arbcp0_cpxdp_shift_bufp1_cx_l1
    %9 = const time 0s 1e
    drv i1$ %arbcp0_cpxdp_shift_cx, %8, %9
    %arbcp2_cpxdp_grant_bufp1_ca_l1 = prb i1$ %arbcp2_cpxdp_grant_bufp1_ca_l
    %10 = not i1 %arbcp2_cpxdp_grant_bufp1_ca_l1
    %11 = const time 0s 1e
    drv i1$ %arbcp2_cpxdp_grant_ca, %10, %11
    %arbcp2_cpxdp_q0_hold_bufp1_ca1 = prb i1$ %arbcp2_cpxdp_q0_hold_bufp1_ca
    %12 = not i1 %arbcp2_cpxdp_q0_hold_bufp1_ca1
    %13 = const time 0s 1e
    drv i1$ %arbcp2_cpxdp_q0_hold_ca_l, %12, %13
    %arbcp2_cpxdp_qsel0_bufp1_ca_l1 = prb i1$ %arbcp2_cpxdp_qsel0_bufp1_ca_l
    %14 = not i1 %arbcp2_cpxdp_qsel0_bufp1_ca_l1
    %15 = const time 0s 1e
    drv i1$ %arbcp2_cpxdp_qsel0_ca, %14, %15
    %arbcp2_cpxdp_qsel1_bufp1_ca1 = prb i1$ %arbcp2_cpxdp_qsel1_bufp1_ca
    %16 = not i1 %arbcp2_cpxdp_qsel1_bufp1_ca1
    %17 = const time 0s 1e
    drv i1$ %arbcp2_cpxdp_qsel1_ca_l, %16, %17
    %arbcp2_cpxdp_shift_bufp1_cx_l1 = prb i1$ %arbcp2_cpxdp_shift_bufp1_cx_l
    %18 = not i1 %arbcp2_cpxdp_shift_bufp1_cx_l1
    %19 = const time 0s 1e
    drv i1$ %arbcp2_cpxdp_shift_cx, %18, %19
    %arbcp4_cpxdp_grant_bufp1_ca_l1 = prb i1$ %arbcp4_cpxdp_grant_bufp1_ca_l
    %20 = not i1 %arbcp4_cpxdp_grant_bufp1_ca_l1
    %21 = const time 0s 1e
    drv i1$ %arbcp4_cpxdp_grant_ca, %20, %21
    %arbcp4_cpxdp_q0_hold_bufp1_ca1 = prb i1$ %arbcp4_cpxdp_q0_hold_bufp1_ca
    %22 = not i1 %arbcp4_cpxdp_q0_hold_bufp1_ca1
    %23 = const time 0s 1e
    drv i1$ %arbcp4_cpxdp_q0_hold_ca_l, %22, %23
    %arbcp4_cpxdp_qsel0_bufp1_ca_l1 = prb i1$ %arbcp4_cpxdp_qsel0_bufp1_ca_l
    %24 = not i1 %arbcp4_cpxdp_qsel0_bufp1_ca_l1
    %25 = const time 0s 1e
    drv i1$ %arbcp4_cpxdp_qsel0_ca, %24, %25
    %arbcp4_cpxdp_qsel1_bufp1_ca1 = prb i1$ %arbcp4_cpxdp_qsel1_bufp1_ca
    %26 = not i1 %arbcp4_cpxdp_qsel1_bufp1_ca1
    %27 = const time 0s 1e
    drv i1$ %arbcp4_cpxdp_qsel1_ca_l, %26, %27
    %arbcp4_cpxdp_shift_bufp1_cx_l1 = prb i1$ %arbcp4_cpxdp_shift_bufp1_cx_l
    %28 = not i1 %arbcp4_cpxdp_shift_bufp1_cx_l1
    %29 = const time 0s 1e
    drv i1$ %arbcp4_cpxdp_shift_cx, %28, %29
    %arbcp6_cpxdp_grant_bufp1_ca_l1 = prb i1$ %arbcp6_cpxdp_grant_bufp1_ca_l
    %30 = not i1 %arbcp6_cpxdp_grant_bufp1_ca_l1
    %31 = const time 0s 1e
    drv i1$ %arbcp6_cpxdp_grant_ca, %30, %31
    %arbcp6_cpxdp_q0_hold_bufp1_ca1 = prb i1$ %arbcp6_cpxdp_q0_hold_bufp1_ca
    %32 = not i1 %arbcp6_cpxdp_q0_hold_bufp1_ca1
    %33 = const time 0s 1e
    drv i1$ %arbcp6_cpxdp_q0_hold_ca_l, %32, %33
    %arbcp6_cpxdp_qsel0_bufp1_ca_l1 = prb i1$ %arbcp6_cpxdp_qsel0_bufp1_ca_l
    %34 = not i1 %arbcp6_cpxdp_qsel0_bufp1_ca_l1
    %35 = const time 0s 1e
    drv i1$ %arbcp6_cpxdp_qsel0_ca, %34, %35
    %arbcp6_cpxdp_qsel1_bufp1_ca1 = prb i1$ %arbcp6_cpxdp_qsel1_bufp1_ca
    %36 = not i1 %arbcp6_cpxdp_qsel1_bufp1_ca1
    %37 = const time 0s 1e
    drv i1$ %arbcp6_cpxdp_qsel1_ca_l, %36, %37
    %arbcp6_cpxdp_shift_bufp1_cx_l1 = prb i1$ %arbcp6_cpxdp_shift_bufp1_cx_l
    %38 = not i1 %arbcp6_cpxdp_shift_bufp1_cx_l1
    %39 = const time 0s 1e
    drv i1$ %arbcp6_cpxdp_shift_cx, %38, %39
}

</pre>
</body>