{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1760857597238 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1760857597238 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 19 14:06:37 2025 " "Processing started: Sun Oct 19 14:06:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1760857597238 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1760857597238 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPU_32b -c FPU_32b " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPU_32b -c FPU_32b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1760857597238 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1760857597673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_32b.v 1 1 " "Found 1 design units, including 1 entities, in source file fpu_32b.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPU_32b " "Found entity 1: FPU_32b" {  } { { "FPU_32b.v" "" { Text "C:/Users/LE TUAN THANH/Desktop/Floating_Point_Project/FPU_32b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760857597720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760857597720 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Normalize.v(13) " "Verilog HDL information at Normalize.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "Normalize.v" "" { Text "C:/Users/LE TUAN THANH/Desktop/Floating_Point_Project/Normalize.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1760857597736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "normalize.v 1 1 " "Found 1 design units, including 1 entities, in source file normalize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Normalize " "Found entity 1: Normalize" {  } { { "Normalize.v" "" { Text "C:/Users/LE TUAN THANH/Desktop/Floating_Point_Project/Normalize.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760857597736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760857597736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unpack.v 1 1 " "Found 1 design units, including 1 entities, in source file unpack.v" { { "Info" "ISGN_ENTITY_NAME" "1 Unpack " "Found entity 1: Unpack" {  } { { "Unpack.v" "" { Text "C:/Users/LE TUAN THANH/Desktop/Floating_Point_Project/Unpack.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760857597736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760857597736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pre_normalize.v 1 1 " "Found 1 design units, including 1 entities, in source file pre_normalize.v" { { "Info" "ISGN_ENTITY_NAME" "1 pre_normalize " "Found entity 1: pre_normalize" {  } { { "pre_normalize.v" "" { Text "C:/Users/LE TUAN THANH/Desktop/Floating_Point_Project/pre_normalize.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760857597736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760857597736 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"wire\";  expecting \".\", or \"(\" Add_Sub_mantisa.v(14) " "Verilog HDL syntax error at Add_Sub_mantisa.v(14) near text \"wire\";  expecting \".\", or \"(\"" {  } { { "Add_Sub_mantisa.v" "" { Text "C:/Users/LE TUAN THANH/Desktop/Floating_Point_Project/Add_Sub_mantisa.v" 14 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1760857597736 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Add_Sub_mantisa Add_Sub_mantisa.v(1) " "Ignored design unit \"Add_Sub_mantisa\" at Add_Sub_mantisa.v(1) due to previous errors" {  } { { "Add_Sub_mantisa.v" "" { Text "C:/Users/LE TUAN THANH/Desktop/Floating_Point_Project/Add_Sub_mantisa.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1760857597736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub_mantisa.v 0 0 " "Found 0 design units, including 0 entities, in source file add_sub_mantisa.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760857597736 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rounding.v(21) " "Verilog HDL information at rounding.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "rounding.v" "" { Text "C:/Users/LE TUAN THANH/Desktop/Floating_Point_Project/rounding.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1760857597736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rounding.v 1 1 " "Found 1 design units, including 1 entities, in source file rounding.v" { { "Info" "ISGN_ENTITY_NAME" "1 rounding " "Found entity 1: rounding" {  } { { "rounding.v" "" { Text "C:/Users/LE TUAN THANH/Desktop/Floating_Point_Project/rounding.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760857597736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760857597736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pack.v 1 1 " "Found 1 design units, including 1 entities, in source file pack.v" { { "Info" "ISGN_ENTITY_NAME" "1 pack " "Found entity 1: pack" {  } { { "Pack.v" "" { Text "C:/Users/LE TUAN THANH/Desktop/Floating_Point_Project/Pack.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760857597736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760857597736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fpu_32b.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_fpu_32b.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_FPU_32b " "Found entity 1: tb_FPU_32b" {  } { { "tb_FPU_32b.v" "" { Text "C:/Users/LE TUAN THANH/Desktop/Floating_Point_Project/tb_FPU_32b.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760857597752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760857597752 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/LE TUAN THANH/Desktop/Floating_Point_Project/output_files/FPU_32b.map.smsg " "Generated suppressed messages file C:/Users/LE TUAN THANH/Desktop/Floating_Point_Project/output_files/FPU_32b.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1760857597784 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "368 " "Peak virtual memory: 368 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1760857597896 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 19 14:06:37 2025 " "Processing ended: Sun Oct 19 14:06:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1760857597896 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1760857597896 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1760857597896 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1760857597896 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1760857598451 ""}
