From 32cb289f9376592446bfcb179f31b56d062ff3b1 Mon Sep 17 00:00:00 2001
From: "jets.yan" <jets.yan@amlogic.com>
Date: Thu, 13 Feb 2014 16:07:58 +0800
Subject: [PATCH 3362/5965] PD #86265: optimize the exchange of
 480cvbs/576cvbs.

---
 arch/arm/mach-meson8/include/mach/tvregs.h | 14 +++++++++-----
 drivers/amlogic/display/vout/tvoutc.c      |  7 +++++++
 2 files changed, 16 insertions(+), 5 deletions(-)

diff --git a/arch/arm/mach-meson8/include/mach/tvregs.h b/arch/arm/mach-meson8/include/mach/tvregs.h
index 207676f9c0a4..fd8796ceb478 100755
--- a/arch/arm/mach-meson8/include/mach/tvregs.h
+++ b/arch/arm/mach-meson8/include/mach/tvregs.h
@@ -282,7 +282,9 @@ static const reg_t tvregs_480i[] = {
 };
 
 static const reg_t tvregs_480cvbs[] = {
-     {P_VENC_VDAC_SETTING,            0xff,  },
+    {P_HHI_VDAC_CNTL0,               0x0   },
+    {P_HHI_VDAC_CNTL1,               0x8   },
+    {P_VENC_VDAC_SETTING,            0xff,  },
 
     {P_HHI_VID_CLK_CNTL,           0x0,       },
     {P_HHI_VID_PLL_CNTL,           0x2001042d,},
@@ -340,11 +342,11 @@ static const reg_t tvregs_480cvbs[] = {
     {P_ENCI_DACSEL_1,                0x11   },
     {P_ENCP_VIDEO_EN,                0,     },
     {P_ENCI_VIDEO_EN,                1,     },
-    {P_HHI_VDAC_CNTL0,               0x650001   },
-    {P_HHI_VDAC_CNTL1,               0x1        },
     {P_ENCI_VIDEO_SAT,               0x7        },
     {P_VENC_VDAC_DAC0_FILT_CTRL0,    0x1        },
     {P_VENC_VDAC_DAC0_FILT_CTRL1,    0xfc48     },
+    //{P_HHI_VDAC_CNTL0,               0x650001   },
+    //{P_HHI_VDAC_CNTL1,               0x1        },
     {P_ENCI_MACV_N0,                 0x0        },
     {MREG_END_MARKER,              0      }
 };
@@ -485,6 +487,8 @@ static const reg_t tvregs_576i[] = {
 };
 
 static const reg_t tvregs_576cvbs[] = {
+    {P_HHI_VDAC_CNTL0,               0x0   },
+    {P_HHI_VDAC_CNTL1,               0x8   },
     {P_VENC_VDAC_SETTING,               0xff,      },
 
     {P_HHI_VID_CLK_CNTL,           0x0,       },
@@ -543,11 +547,11 @@ static const reg_t tvregs_576cvbs[] = {
     {P_ENCI_DACSEL_1,                   0x11       },
     {P_ENCP_VIDEO_EN,                   0,         },
     {P_ENCI_VIDEO_EN,                   1,         },
-    {P_HHI_VDAC_CNTL0,                  0x650001   },
-    {P_HHI_VDAC_CNTL1,                  0x1        },
     {P_ENCI_VIDEO_SAT,                  0x7        },
     {P_VENC_VDAC_DAC0_FILT_CTRL0,       0x1        },
     {P_VENC_VDAC_DAC0_FILT_CTRL1,       0xfc48     },
+    //{P_HHI_VDAC_CNTL0,                  0x650001   },
+    //{P_HHI_VDAC_CNTL1,                  0x1        },
     {P_ENCI_MACV_N0,                    0x0        },
     {MREG_END_MARKER,                 0          }
 };
diff --git a/drivers/amlogic/display/vout/tvoutc.c b/drivers/amlogic/display/vout/tvoutc.c
index d442e70deeb3..ff6a6413e040 100755
--- a/drivers/amlogic/display/vout/tvoutc.c
+++ b/drivers/amlogic/display/vout/tvoutc.c
@@ -373,6 +373,13 @@ printk(" clk_util_clk_msr 27 = %d\n", clk_util_clk_msr(27));
 printk(" clk_util_clk_msr 29 = %d\n", clk_util_clk_msr(29));
 #endif
 
+	if( (mode==TVMODE_480CVBS) || (mode==TVMODE_576CVBS) )
+	{
+		msleep(1000);
+
+		aml_write_reg32(P_HHI_VDAC_CNTL0,0x650001);
+		aml_write_reg32(P_HHI_VDAC_CNTL1,0x1);
+	}
 //while(1);
 
 
-- 
2.19.0

