# Verilog_HDL
Logic design project
