INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Utkarsh/Documents/sbox_polynomial/sbox_polynomial.sim/sim_1/synth/timing/xsim/testbench_polynomial_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_x_inv
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Utkarsh/Documents/sbox_polynomial/sbox_polynomial.srcs/sources_1/new/test_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Utkarsh/Documents/sbox_polynomial/sbox_polynomial.srcs/sim_1/new/testbench_polynomial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_polynomial
