Analysis & Synthesis report for trx
Wed Jan 25 20:11:08 2017
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |trx|Receiver:inst9|FirInterp8:fi|rstate
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for mem_module:inst5|mem2:inst3|altsyncram:altsyncram_component|altsyncram_a9g1:auto_generated|altsyncram_aj62:altsyncram1
 18. Source assignments for mem_module:inst5|mem1:inst|altsyncram:altsyncram_component|altsyncram_99g1:auto_generated|altsyncram_aj62:altsyncram1
 19. Source assignments for Receiver:inst9|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_7bp1:auto_generated
 20. Source assignments for Receiver:inst9|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_7bp1:auto_generated
 21. Source assignments for Receiver:inst9|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_nvb1:auto_generated
 22. Source assignments for Receiver:inst9|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_frv:auto_generated|altsyncram_rga1:altsyncram2
 23. Source assignments for Receiver:inst9|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_frv:auto_generated|altsyncram_rga1:altsyncram2
 24. Source assignments for Receiver:inst9|FirInterp8:fi|firromI:rom|altsyncram:altsyncram_component|altsyncram_83b1:auto_generated
 25. Source assignments for Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated
 26. Source assignments for sld_signaltap:auto_signaltap_0
 27. Parameter Settings for User Entity Instance: pll:inst3|altpll:altpll_component
 28. Parameter Settings for User Entity Instance: TENBASET_TxD:inst7
 29. Parameter Settings for User Entity Instance: clk_mux1:inst10|LPM_MUX:LPM_MUX_component
 30. Parameter Settings for User Entity Instance: mem_module:inst5|mux1:inst6|LPM_MUX:LPM_MUX_component
 31. Parameter Settings for User Entity Instance: mem_module:inst5|mem2:inst3|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: mem_module:inst5|clk_mux1:inst14|LPM_MUX:LPM_MUX_component
 33. Parameter Settings for User Entity Instance: mem_module:inst5|mem1:inst|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: mem_module:inst5|clk_mux1:inst13|LPM_MUX:LPM_MUX_component
 35. Parameter Settings for User Entity Instance: Receiver:inst9|cordic_rx:cordic
 36. Parameter Settings for User Entity Instance: Receiver:inst9|cic:cic_inst_I1
 37. Parameter Settings for User Entity Instance: Receiver:inst9|cic:cic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst
 38. Parameter Settings for User Entity Instance: Receiver:inst9|cic:cic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst
 39. Parameter Settings for User Entity Instance: Receiver:inst9|cic:cic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst
 40. Parameter Settings for User Entity Instance: Receiver:inst9|cic:cic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst
 41. Parameter Settings for User Entity Instance: Receiver:inst9|cic:cic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst
 42. Parameter Settings for User Entity Instance: Receiver:inst9|cic:cic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst
 43. Parameter Settings for User Entity Instance: Receiver:inst9|cic:cic_inst_Q1
 44. Parameter Settings for User Entity Instance: Receiver:inst9|cic:cic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst
 45. Parameter Settings for User Entity Instance: Receiver:inst9|cic:cic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst
 46. Parameter Settings for User Entity Instance: Receiver:inst9|cic:cic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst
 47. Parameter Settings for User Entity Instance: Receiver:inst9|cic:cic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst
 48. Parameter Settings for User Entity Instance: Receiver:inst9|cic:cic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst
 49. Parameter Settings for User Entity Instance: Receiver:inst9|cic:cic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst
 50. Parameter Settings for User Entity Instance: Receiver:inst9|memcic:memcic_inst_I
 51. Parameter Settings for User Entity Instance: Receiver:inst9|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component
 52. Parameter Settings for User Entity Instance: Receiver:inst9|memcic:memcic_inst_Q
 53. Parameter Settings for User Entity Instance: Receiver:inst9|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component
 54. Parameter Settings for User Entity Instance: Receiver:inst9|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component
 55. Parameter Settings for User Entity Instance: Receiver:inst9|fir:fir_inst_I
 56. Parameter Settings for User Entity Instance: Receiver:inst9|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component
 57. Parameter Settings for User Entity Instance: Receiver:inst9|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component
 58. Parameter Settings for User Entity Instance: Receiver:inst9|fir:fir_inst_Q
 59. Parameter Settings for User Entity Instance: Receiver:inst9|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component
 60. Parameter Settings for User Entity Instance: Receiver:inst9|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component
 61. Parameter Settings for User Entity Instance: Receiver:inst9|FirInterp8:fi
 62. Parameter Settings for User Entity Instance: Receiver:inst9|FirInterp8:fi|firromI:rom|altsyncram:altsyncram_component
 63. Parameter Settings for User Entity Instance: Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component
 64. Parameter Settings for User Entity Instance: Receiver:inst9|CicInterpM5:in2
 65. Parameter Settings for User Entity Instance: Receiver:inst9|cordic_tx:cordic_inst
 66. Parameter Settings for User Entity Instance: add:inst|lpm_add_sub:LPM_ADD_SUB_component
 67. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 68. altpll Parameter Settings by Entity Instance
 69. altsyncram Parameter Settings by Entity Instance
 70. altshift_taps Parameter Settings by Entity Instance
 71. lpm_mult Parameter Settings by Entity Instance
 72. Port Connectivity Checks: "Receiver:inst9|cordic_tx:cordic_inst"
 73. Port Connectivity Checks: "Receiver:inst9|CicInterpM5:in2"
 74. Port Connectivity Checks: "Receiver:inst9|fir:fir_inst_Q"
 75. Port Connectivity Checks: "Receiver:inst9|fir:fir_inst_I|fir_mac:fir_mac_inst"
 76. Port Connectivity Checks: "Receiver:inst9|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst"
 77. Port Connectivity Checks: "Receiver:inst9|memcic:memcic_inst_Q"
 78. Port Connectivity Checks: "Receiver:inst9|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst"
 79. Port Connectivity Checks: "Receiver:inst9|cic:cic_inst_Q1"
 80. Port Connectivity Checks: "Receiver:inst9|cic:cic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst"
 81. Port Connectivity Checks: "Receiver:inst9|cic:cic_inst_I1"
 82. Port Connectivity Checks: "Receiver:inst9|cordic_rx:cordic"
 83. SignalTap II Logic Analyzer Settings
 84. In-System Memory Content Editor Settings
 85. Post-Synthesis Netlist Statistics for Top Partition
 86. Elapsed Time Per Partition
 87. Connections to In-System Debugging Instance "auto_signaltap_0"
 88. Analysis & Synthesis Messages
 89. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jan 25 20:11:07 2017           ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Standard Edition ;
; Revision Name                      ; trx                                             ;
; Top-level Entity Name              ; trx                                             ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 4,592                                           ;
;     Total combinational functions  ; 4,031                                           ;
;     Dedicated logic registers      ; 2,903                                           ;
; Total registers                    ; 2903                                            ;
; Total pins                         ; 22                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 40,220                                          ;
; Embedded Multiplier 9-bit elements ; 14                                              ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6F17C8        ;                    ;
; Top-level entity name                                                      ; trx                ; trx                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                  ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+
; memcic.v                                                           ; yes             ; User Verilog HDL File                        ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic.v                                                           ;             ;
; firromI.v                                                          ; yes             ; User Wizard-Generated File                   ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firromI.v                                                          ;             ;
; firram36I.v                                                        ; yes             ; User Wizard-Generated File                   ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firram36I.v                                                        ;             ;
; firinterp.v                                                        ; yes             ; User Verilog HDL File                        ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v                                                        ;             ;
; cic_interp.v                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/cic_interp.v                                                       ;             ;
; excontrol.v                                                        ; yes             ; User Verilog HDL File                        ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/excontrol.v                                                        ;             ;
; firfilt.v                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firfilt.v                                                          ;             ;
; cic.v                                                              ; yes             ; User Verilog HDL File                        ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/cic.v                                                              ;             ;
; receiver.v                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v                                                         ;             ;
; serializer.v                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/serializer.v                                                       ;             ;
; TENBASET_TxD.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/TENBASET_TxD.v                                                     ;             ;
; TENBASET_RxD.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/TENBASET_RxD.v                                                     ;             ;
; data_cntr.v                                                        ; yes             ; User Verilog HDL File                        ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/data_cntr.v                                                        ;             ;
; reset_ctrl.v                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/reset_ctrl.v                                                       ;             ;
; trx.bdf                                                            ; yes             ; User Block Diagram/Schematic File            ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf                                                            ;             ;
; add.v                                                              ; yes             ; User Wizard-Generated File                   ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/add.v                                                              ;             ;
; clk_div_4.bdf                                                      ; yes             ; Auto-Found Block Diagram/Schematic File      ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/clk_div_4.bdf                                                      ;             ;
; pll.vhd                                                            ; yes             ; Auto-Found Wizard-Generated File             ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/pll.vhd                                                            ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/altpll.tdf                                                                     ;             ;
; aglobal151.inc                                                     ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/aglobal151.inc                                                                 ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                              ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                              ;             ;
; db/pll_altpll.v                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/pll_altpll.v                                                    ;             ;
; clk_mux1.vhd                                                       ; yes             ; Auto-Found Wizard-Generated File             ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/clk_mux1.vhd                                                       ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                    ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/muxlut.inc                                                                     ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/bypassff.inc                                                                   ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/altshift.inc                                                                   ;             ;
; db/mux_i7e.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/mux_i7e.tdf                                                     ;             ;
; mem_module.bdf                                                     ; yes             ; Auto-Found Block Diagram/Schematic File      ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/mem_module.bdf                                                     ;             ;
; mux1.vhd                                                           ; yes             ; Auto-Found Wizard-Generated File             ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/mux1.vhd                                                           ;             ;
; db/mux_p7e.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/mux_p7e.tdf                                                     ;             ;
; mem2.vhd                                                           ; yes             ; Auto-Found Wizard-Generated File             ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/mem2.vhd                                                           ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                 ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                          ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                    ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                 ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                  ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/altrom.inc                                                                     ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/altram.inc                                                                     ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/altdpram.inc                                                                   ;             ;
; db/altsyncram_a9g1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_a9g1.tdf                                             ;             ;
; db/altsyncram_aj62.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_aj62.tdf                                             ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                            ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                  ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                              ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                 ;             ;
; bus_switch11.v                                                     ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/bus_switch11.v                                                     ;             ;
; bus_switch8.v                                                      ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/bus_switch8.v                                                      ;             ;
; mem1.vhd                                                           ; yes             ; Auto-Found Wizard-Generated File             ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/mem1.vhd                                                           ;             ;
; db/altsyncram_99g1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_99g1.tdf                                             ;             ;
; cordic_rx.v                                                        ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/cordic_rx.v                                                        ;             ;
; cic_integrator.v                                                   ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/cic_integrator.v                                                   ;             ;
; cic_comb.v                                                         ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/cic_comb.v                                                         ;             ;
; memcic_ram.v                                                       ; yes             ; Auto-Found Wizard-Generated File             ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic_ram.v                                                       ;             ;
; db/altsyncram_7bp1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_7bp1.tdf                                             ;             ;
; fir_coeffs_rom.v                                                   ; yes             ; Auto-Found Wizard-Generated File             ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/fir_coeffs_rom.v                                                   ;             ;
; db/altsyncram_nvb1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_nvb1.tdf                                             ;             ;
; fir_coeffs_rom.hex                                                 ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/fir_coeffs_rom.hex                                                 ;             ;
; fir_shiftreg.v                                                     ; yes             ; Auto-Found Wizard-Generated File             ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/fir_shiftreg.v                                                     ;             ;
; altshift_taps.tdf                                                  ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/altshift_taps.tdf                                                              ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_constant.inc                                                               ;             ;
; db/shift_taps_frv.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/shift_taps_frv.tdf                                              ;             ;
; db/altsyncram_rga1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_rga1.tdf                                             ;             ;
; db/cntr_ksf.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/cntr_ksf.tdf                                                    ;             ;
; db/cmpr_ugc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/cmpr_ugc.tdf                                                    ;             ;
; mult_24sx24s.v                                                     ; yes             ; Auto-Found Wizard-Generated File             ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/mult_24sx24s.v                                                     ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                   ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/multcore.inc                                                                   ;             ;
; db/mult_okp.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/mult_okp.tdf                                                    ;             ;
; db/altsyncram_83b1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_83b1.tdf                                             ;             ;
; coefI8.mif                                                         ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/coefI8.mif                                                         ;             ;
; db/altsyncram_jbp1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf                                             ;             ;
; cordic_tx.v                                                        ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/cordic_tx.v                                                        ;             ;
; lpm_add_sub.tdf                                                    ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                ;             ;
; addcore.inc                                                        ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/addcore.inc                                                                    ;             ;
; look_add.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/look_add.inc                                                                   ;             ;
; alt_stratix_add_sub.inc                                            ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                        ;             ;
; db/add_sub_gmh.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/add_sub_gmh.tdf                                                 ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                              ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                         ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                            ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                               ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/dffeea.inc                                                                     ;             ;
; sld_ela_trigger.tdf                                                ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_ela_trigger.tdf                                                            ;             ;
; db/sld_ela_trigger_m8o.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/sld_ela_trigger_m8o.tdf                                         ;             ;
; db/sld_reserved_trx_auto_signaltap_0_1_672c.v                      ; yes             ; Encrypted Auto-Generated Megafunction        ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/sld_reserved_trx_auto_signaltap_0_1_672c.v                      ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                  ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                   ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                         ;             ;
; db/altsyncram_gr14.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_gr14.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/altdpram.tdf                                                                   ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                 ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                    ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                            ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.inc                                                                 ;             ;
; db/mux_ssc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/mux_ssc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                 ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/declut.inc                                                                     ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/cmpconst.inc                                                                   ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                        ;             ;
; db/cntr_vei.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/cntr_vei.tdf                                                    ;             ;
; db/cntr_i6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/cntr_i6j.tdf                                                    ;             ;
; db/cntr_egi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/cntr_egi.tdf                                                    ;             ;
; db/cmpr_qgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/cmpr_qgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/cmpr_ngc.tdf                                                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                    ; altera_sld  ;
; db/ip/sld4d43b179/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/ip/sld4d43b179/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                               ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                    ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                            ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 4,592                                                                                            ;
;                                             ;                                                                                                  ;
; Total combinational functions               ; 4031                                                                                             ;
; Logic element usage by number of LUT inputs ;                                                                                                  ;
;     -- 4 input functions                    ; 540                                                                                              ;
;     -- 3 input functions                    ; 2339                                                                                             ;
;     -- <=2 input functions                  ; 1152                                                                                             ;
;                                             ;                                                                                                  ;
; Logic elements by mode                      ;                                                                                                  ;
;     -- normal mode                          ; 1671                                                                                             ;
;     -- arithmetic mode                      ; 2360                                                                                             ;
;                                             ;                                                                                                  ;
; Total registers                             ; 2903                                                                                             ;
;     -- Dedicated logic registers            ; 2903                                                                                             ;
;     -- I/O registers                        ; 0                                                                                                ;
;                                             ;                                                                                                  ;
; I/O pins                                    ; 22                                                                                               ;
; Total memory bits                           ; 40220                                                                                            ;
;                                             ;                                                                                                  ;
; Embedded Multiplier 9-bit elements          ; 14                                                                                               ;
;                                             ;                                                                                                  ;
; Total PLLs                                  ; 1                                                                                                ;
;     -- PLLs                                 ; 1                                                                                                ;
;                                             ;                                                                                                  ;
; Maximum fan-out node                        ; mem_module:inst5|clk_mux1:inst13|lpm_mux:LPM_MUX_component|mux_i7e:auto_generated|result_node[0] ;
; Maximum fan-out                             ; 2618                                                                                             ;
; Total fan-out                               ; 22800                                                                                            ;
; Average fan-out                             ; 3.16                                                                                             ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                   ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |trx                                                                                                                                    ; 4031 (1)          ; 2903 (0)     ; 40220       ; 14           ; 2       ; 6         ; 22   ; 0            ; |trx                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |Receiver:inst9|                                                                                                                     ; 2945 (0)          ; 2060 (33)    ; 22812       ; 14           ; 2       ; 6         ; 0    ; 0            ; |trx|Receiver:inst9                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |cic:cic_inst_I1|                                                                                                                 ; 282 (48)          ; 354 (17)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|Receiver:inst9|cic:cic_inst_I1                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                                                                                         ; 39 (39)           ; 78 (78)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|Receiver:inst9|cic:cic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                                                                                                                                                                                              ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                                                                                         ; 39 (39)           ; 78 (78)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|Receiver:inst9|cic:cic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                                                                                                                                                                                              ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                                                                                         ; 39 (39)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|Receiver:inst9|cic:cic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                                                                                                                                                                                              ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                                                                             ; 39 (39)           ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|Receiver:inst9|cic:cic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                                                                                                                                                                                                  ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                                                                             ; 39 (39)           ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|Receiver:inst9|cic:cic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                                                                                                                                                                                                  ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                                                                             ; 39 (39)           ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|Receiver:inst9|cic:cic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                                                                                                                                                                                                  ; work         ;
;       |cic:cic_inst_Q1|                                                                                                                 ; 258 (24)          ; 337 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|Receiver:inst9|cic:cic_inst_Q1                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                                                                                         ; 39 (39)           ; 78 (78)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|Receiver:inst9|cic:cic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                                                                                                                                                                                              ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                                                                                         ; 39 (39)           ; 78 (78)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|Receiver:inst9|cic:cic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                                                                                                                                                                                              ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                                                                                         ; 39 (39)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|Receiver:inst9|cic:cic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                                                                                                                                                                                              ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                                                                             ; 39 (39)           ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|Receiver:inst9|cic:cic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                                                                                                                                                                                                  ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                                                                             ; 39 (39)           ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|Receiver:inst9|cic:cic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                                                                                                                                                                                                  ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                                                                             ; 39 (39)           ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|Receiver:inst9|cic:cic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                                                                                                                                                                                                  ; work         ;
;       |cordic_rx:cordic|                                                                                                                ; 1444 (1444)       ; 980 (980)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|Receiver:inst9|cordic_rx:cordic                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |excontrol:ex|                                                                                                                    ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|Receiver:inst9|excontrol:ex                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |fir:fir_inst_I|                                                                                                                  ; 177 (60)          ; 79 (24)      ; 6350        ; 7            ; 1       ; 3         ; 0    ; 0            ; |trx|Receiver:inst9|fir:fir_inst_I                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;          |fir_mac:fir_mac_inst|                                                                                                         ; 105 (47)          ; 47 (47)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |trx|Receiver:inst9|fir:fir_inst_I|fir_mac:fir_mac_inst                                                                                                                                                                                                                                                                                                                               ; work         ;
;             |mult_24Sx24S:mult_24Sx24S_inst|                                                                                            ; 58 (0)            ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |trx|Receiver:inst9|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst                                                                                                                                                                                                                                                                                                ; work         ;
;                |lpm_mult:lpm_mult_component|                                                                                            ; 58 (0)            ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |trx|Receiver:inst9|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                    ; work         ;
;                   |mult_okp:auto_generated|                                                                                             ; 58 (58)           ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |trx|Receiver:inst9|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_okp:auto_generated                                                                                                                                                                                                                                            ; work         ;
;          |fir_shiftreg:fir_shiftreg_inst|                                                                                               ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|Receiver:inst9|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst                                                                                                                                                                                                                                                                                                                     ; work         ;
;             |altshift_taps:ALTSHIFT_TAPS_component|                                                                                     ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|Receiver:inst9|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component                                                                                                                                                                                                                                                                               ; work         ;
;                |shift_taps_frv:auto_generated|                                                                                          ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|Receiver:inst9|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_frv:auto_generated                                                                                                                                                                                                                                                 ; work         ;
;                   |altsyncram_rga1:altsyncram2|                                                                                         ; 0 (0)             ; 0 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|Receiver:inst9|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_frv:auto_generated|altsyncram_rga1:altsyncram2                                                                                                                                                                                                                     ; work         ;
;                   |cntr_ksf:cntr1|                                                                                                      ; 12 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|Receiver:inst9|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_frv:auto_generated|cntr_ksf:cntr1                                                                                                                                                                                                                                  ; work         ;
;                      |cmpr_ugc:cmpr4|                                                                                                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|Receiver:inst9|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_frv:auto_generated|cntr_ksf:cntr1|cmpr_ugc:cmpr4                                                                                                                                                                                                                   ; work         ;
;       |fir:fir_inst_Q|                                                                                                                  ; 174 (57)          ; 76 (21)      ; 6350        ; 7            ; 1       ; 3         ; 0    ; 0            ; |trx|Receiver:inst9|fir:fir_inst_Q                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;          |fir_mac:fir_mac_inst|                                                                                                         ; 105 (47)          ; 47 (47)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |trx|Receiver:inst9|fir:fir_inst_Q|fir_mac:fir_mac_inst                                                                                                                                                                                                                                                                                                                               ; work         ;
;             |mult_24Sx24S:mult_24Sx24S_inst|                                                                                            ; 58 (0)            ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |trx|Receiver:inst9|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst                                                                                                                                                                                                                                                                                                ; work         ;
;                |lpm_mult:lpm_mult_component|                                                                                            ; 58 (0)            ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |trx|Receiver:inst9|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                    ; work         ;
;                   |mult_okp:auto_generated|                                                                                             ; 58 (58)           ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |trx|Receiver:inst9|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_okp:auto_generated                                                                                                                                                                                                                                            ; work         ;
;          |fir_shiftreg:fir_shiftreg_inst|                                                                                               ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|Receiver:inst9|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst                                                                                                                                                                                                                                                                                                                     ; work         ;
;             |altshift_taps:ALTSHIFT_TAPS_component|                                                                                     ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|Receiver:inst9|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component                                                                                                                                                                                                                                                                               ; work         ;
;                |shift_taps_frv:auto_generated|                                                                                          ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|Receiver:inst9|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_frv:auto_generated                                                                                                                                                                                                                                                 ; work         ;
;                   |altsyncram_rga1:altsyncram2|                                                                                         ; 0 (0)             ; 0 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|Receiver:inst9|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_frv:auto_generated|altsyncram_rga1:altsyncram2                                                                                                                                                                                                                     ; work         ;
;                   |cntr_ksf:cntr1|                                                                                                      ; 12 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|Receiver:inst9|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_frv:auto_generated|cntr_ksf:cntr1                                                                                                                                                                                                                                  ; work         ;
;                      |cmpr_ugc:cmpr4|                                                                                                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|Receiver:inst9|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_frv:auto_generated|cntr_ksf:cntr1|cmpr_ugc:cmpr4                                                                                                                                                                                                                   ; work         ;
;       |fir_coeffs:fir_coeffs_inst|                                                                                                      ; 8 (8)             ; 8 (8)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|Receiver:inst9|fir_coeffs:fir_coeffs_inst                                                                                                                                                                                                                                                                                                                                        ; work         ;
;          |fir_coeffs_rom:fir_coeffs_rom_inst|                                                                                           ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|Receiver:inst9|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst                                                                                                                                                                                                                                                                                                     ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|Receiver:inst9|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                     ; work         ;
;                |altsyncram_nvb1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|Receiver:inst9|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_nvb1:auto_generated                                                                                                                                                                                                                                      ; work         ;
;       |memcic:memcic_inst_I|                                                                                                            ; 311 (311)         ; 107 (107)    ; 1984        ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|Receiver:inst9|memcic:memcic_inst_I                                                                                                                                                                                                                                                                                                                                              ; work         ;
;          |memcic_ram:memcic_ram_inst|                                                                                                   ; 0 (0)             ; 0 (0)        ; 1984        ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|Receiver:inst9|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst                                                                                                                                                                                                                                                                                                                   ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)             ; 0 (0)        ; 1984        ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|Receiver:inst9|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                   ; work         ;
;                |altsyncram_7bp1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 1984        ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|Receiver:inst9|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_7bp1:auto_generated                                                                                                                                                                                                                                                    ; work         ;
;       |memcic:memcic_inst_Q|                                                                                                            ; 272 (272)         ; 86 (86)      ; 1984        ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|Receiver:inst9|memcic:memcic_inst_Q                                                                                                                                                                                                                                                                                                                                              ; work         ;
;          |memcic_ram:memcic_ram_inst|                                                                                                   ; 0 (0)             ; 0 (0)        ; 1984        ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|Receiver:inst9|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst                                                                                                                                                                                                                                                                                                                   ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)             ; 0 (0)        ; 1984        ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|Receiver:inst9|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                   ; work         ;
;                |altsyncram_7bp1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 1984        ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|Receiver:inst9|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_7bp1:auto_generated                                                                                                                                                                                                                                                    ; work         ;
;    |TENBASET_RxD:inst13|                                                                                                                ; 158 (158)         ; 111 (111)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|TENBASET_RxD:inst13                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;    |TENBASET_TxD:inst7|                                                                                                                 ; 180 (180)         ; 95 (95)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|TENBASET_TxD:inst7                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;    |add:inst|                                                                                                                           ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|add:inst                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |lpm_add_sub:LPM_ADD_SUB_component|                                                                                               ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|add:inst|lpm_add_sub:LPM_ADD_SUB_component                                                                                                                                                                                                                                                                                                                                       ; work         ;
;          |add_sub_gmh:auto_generated|                                                                                                   ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|add:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_gmh:auto_generated                                                                                                                                                                                                                                                                                                            ; work         ;
;    |clk_div_4:inst11|                                                                                                                   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|clk_div_4:inst11                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |clk_div_4:inst8|                                                                                                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|clk_div_4:inst8                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |clk_mux1:inst10|                                                                                                                    ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|clk_mux1:inst10                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |lpm_mux:LPM_MUX_component|                                                                                                       ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|clk_mux1:inst10|lpm_mux:LPM_MUX_component                                                                                                                                                                                                                                                                                                                                        ; work         ;
;          |mux_i7e:auto_generated|                                                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|clk_mux1:inst10|lpm_mux:LPM_MUX_component|mux_i7e:auto_generated                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |data_ctrl:inst4|                                                                                                                    ; 14 (14)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|data_ctrl:inst4                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |mem_module:inst5|                                                                                                                   ; 160 (0)           ; 72 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|mem_module:inst5                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |bus_switch11:inst9|                                                                                                              ; 22 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|mem_module:inst5|bus_switch11:inst9                                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |bus_switch8:inst1|                                                                                                               ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|mem_module:inst5|bus_switch8:inst1                                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |clk_mux1:inst14|                                                                                                                 ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|mem_module:inst5|clk_mux1:inst14                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;          |lpm_mux:LPM_MUX_component|                                                                                                    ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|mem_module:inst5|clk_mux1:inst14|lpm_mux:LPM_MUX_component                                                                                                                                                                                                                                                                                                                       ; work         ;
;             |mux_i7e:auto_generated|                                                                                                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|mem_module:inst5|clk_mux1:inst14|lpm_mux:LPM_MUX_component|mux_i7e:auto_generated                                                                                                                                                                                                                                                                                                ; work         ;
;       |mem1:inst|                                                                                                                       ; 61 (0)            ; 36 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|mem_module:inst5|mem1:inst                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 61 (0)            ; 36 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|mem_module:inst5|mem1:inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                       ; work         ;
;             |altsyncram_99g1:auto_generated|                                                                                            ; 61 (0)            ; 36 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|mem_module:inst5|mem1:inst|altsyncram:altsyncram_component|altsyncram_99g1:auto_generated                                                                                                                                                                                                                                                                                        ; work         ;
;                |altsyncram_aj62:altsyncram1|                                                                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|mem_module:inst5|mem1:inst|altsyncram:altsyncram_component|altsyncram_99g1:auto_generated|altsyncram_aj62:altsyncram1                                                                                                                                                                                                                                                            ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 61 (38)           ; 36 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|mem_module:inst5|mem1:inst|altsyncram:altsyncram_component|altsyncram_99g1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                                              ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 23 (23)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|mem_module:inst5|mem1:inst|altsyncram:altsyncram_component|altsyncram_99g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                                           ; work         ;
;       |mem2:inst3|                                                                                                                      ; 60 (0)            ; 36 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|mem_module:inst5|mem2:inst3                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 60 (0)            ; 36 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|mem_module:inst5|mem2:inst3|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                      ; work         ;
;             |altsyncram_a9g1:auto_generated|                                                                                            ; 60 (0)            ; 36 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|mem_module:inst5|mem2:inst3|altsyncram:altsyncram_component|altsyncram_a9g1:auto_generated                                                                                                                                                                                                                                                                                       ; work         ;
;                |altsyncram_aj62:altsyncram1|                                                                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|mem_module:inst5|mem2:inst3|altsyncram:altsyncram_component|altsyncram_a9g1:auto_generated|altsyncram_aj62:altsyncram1                                                                                                                                                                                                                                                           ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 60 (38)           ; 36 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|mem_module:inst5|mem2:inst3|altsyncram:altsyncram_component|altsyncram_a9g1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                                             ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 22 (22)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|mem_module:inst5|mem2:inst3|altsyncram:altsyncram_component|altsyncram_a9g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                                          ; work         ;
;    |pll:inst3|                                                                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|pll:inst3                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|pll:inst3|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                ; work         ;
;          |pll_altpll:auto_generated|                                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|pll:inst3|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |power_up:inst6|                                                                                                                     ; 22 (22)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|power_up:inst6                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |serializer:inst1|                                                                                                                   ; 18 (18)           ; 42 (42)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|serializer:inst1                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 195 (1)           ; 124 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                 ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 194 (0)           ; 124 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                 ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 194 (0)           ; 124 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                              ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 194 (1)           ; 124 (7)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                          ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 193 (0)           ; 117 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                              ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 193 (153)         ; 117 (88)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                 ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 22 (22)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                         ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                       ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 326 (2)           ; 367 (16)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 324 (0)           ; 351 (0)      ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                             ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 324 (88)          ; 351 (106)    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                      ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                       ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                   ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                                                         ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                           ; work         ;
;                   |mux_ssc:auto_generated|                                                                                              ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                                                                    ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                      ; work         ;
;                |altsyncram_gr14:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gr14:auto_generated                                                                                                                                                                                       ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                       ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                         ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                              ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                           ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 34 (1)            ; 57 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                          ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                  ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|                                             ; 32 (0)            ; 41 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                               ; work         ;
;                   |sld_ela_trigger_m8o:auto_generated|                                                                                  ; 32 (0)            ; 41 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m8o:auto_generated                                                                                                                            ; work         ;
;                      |sld_reserved_trx_auto_signaltap_0_1_672c:mgl_prim1|                                                               ; 32 (32)           ; 41 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m8o:auto_generated|sld_reserved_trx_auto_signaltap_0_1_672c:mgl_prim1                                                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_11|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m8o:auto_generated|sld_reserved_trx_auto_signaltap_0_1_672c:mgl_prim1|lpm_shiftreg:config_shiftreg_11                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_12|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m8o:auto_generated|sld_reserved_trx_auto_signaltap_0_1_672c:mgl_prim1|lpm_shiftreg:config_shiftreg_12                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_14|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m8o:auto_generated|sld_reserved_trx_auto_signaltap_0_1_672c:mgl_prim1|lpm_shiftreg:config_shiftreg_14                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_15|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m8o:auto_generated|sld_reserved_trx_auto_signaltap_0_1_672c:mgl_prim1|lpm_shiftreg:config_shiftreg_15                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_17|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m8o:auto_generated|sld_reserved_trx_auto_signaltap_0_1_672c:mgl_prim1|lpm_shiftreg:config_shiftreg_17                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_18|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m8o:auto_generated|sld_reserved_trx_auto_signaltap_0_1_672c:mgl_prim1|lpm_shiftreg:config_shiftreg_18                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_20|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m8o:auto_generated|sld_reserved_trx_auto_signaltap_0_1_672c:mgl_prim1|lpm_shiftreg:config_shiftreg_20                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_21|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m8o:auto_generated|sld_reserved_trx_auto_signaltap_0_1_672c:mgl_prim1|lpm_shiftreg:config_shiftreg_21                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_23|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m8o:auto_generated|sld_reserved_trx_auto_signaltap_0_1_672c:mgl_prim1|lpm_shiftreg:config_shiftreg_23                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_24|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m8o:auto_generated|sld_reserved_trx_auto_signaltap_0_1_672c:mgl_prim1|lpm_shiftreg:config_shiftreg_24                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_2|                                                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m8o:auto_generated|sld_reserved_trx_auto_signaltap_0_1_672c:mgl_prim1|lpm_shiftreg:config_shiftreg_2                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_3|                                                                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m8o:auto_generated|sld_reserved_trx_auto_signaltap_0_1_672c:mgl_prim1|lpm_shiftreg:config_shiftreg_3                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_5|                                                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m8o:auto_generated|sld_reserved_trx_auto_signaltap_0_1_672c:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_6|                                                                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m8o:auto_generated|sld_reserved_trx_auto_signaltap_0_1_672c:mgl_prim1|lpm_shiftreg:config_shiftreg_6                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_8|                                                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m8o:auto_generated|sld_reserved_trx_auto_signaltap_0_1_672c:mgl_prim1|lpm_shiftreg:config_shiftreg_8                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_9|                                                                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m8o:auto_generated|sld_reserved_trx_auto_signaltap_0_1_672c:mgl_prim1|lpm_shiftreg:config_shiftreg_9                                          ; work         ;
;                         |sld_mbpmg:mbpm_10|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m8o:auto_generated|sld_reserved_trx_auto_signaltap_0_1_672c:mgl_prim1|sld_mbpmg:mbpm_10                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m8o:auto_generated|sld_reserved_trx_auto_signaltap_0_1_672c:mgl_prim1|sld_mbpmg:mbpm_10|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_13|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m8o:auto_generated|sld_reserved_trx_auto_signaltap_0_1_672c:mgl_prim1|sld_mbpmg:mbpm_13                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m8o:auto_generated|sld_reserved_trx_auto_signaltap_0_1_672c:mgl_prim1|sld_mbpmg:mbpm_13|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_16|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m8o:auto_generated|sld_reserved_trx_auto_signaltap_0_1_672c:mgl_prim1|sld_mbpmg:mbpm_16                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m8o:auto_generated|sld_reserved_trx_auto_signaltap_0_1_672c:mgl_prim1|sld_mbpmg:mbpm_16|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_19|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m8o:auto_generated|sld_reserved_trx_auto_signaltap_0_1_672c:mgl_prim1|sld_mbpmg:mbpm_19                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m8o:auto_generated|sld_reserved_trx_auto_signaltap_0_1_672c:mgl_prim1|sld_mbpmg:mbpm_19|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_1|                                                                                              ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m8o:auto_generated|sld_reserved_trx_auto_signaltap_0_1_672c:mgl_prim1|sld_mbpmg:mbpm_1                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m8o:auto_generated|sld_reserved_trx_auto_signaltap_0_1_672c:mgl_prim1|sld_mbpmg:mbpm_1|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_22|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m8o:auto_generated|sld_reserved_trx_auto_signaltap_0_1_672c:mgl_prim1|sld_mbpmg:mbpm_22                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m8o:auto_generated|sld_reserved_trx_auto_signaltap_0_1_672c:mgl_prim1|sld_mbpmg:mbpm_22|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_4|                                                                                              ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m8o:auto_generated|sld_reserved_trx_auto_signaltap_0_1_672c:mgl_prim1|sld_mbpmg:mbpm_4                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m8o:auto_generated|sld_reserved_trx_auto_signaltap_0_1_672c:mgl_prim1|sld_mbpmg:mbpm_4|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_7|                                                                                              ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m8o:auto_generated|sld_reserved_trx_auto_signaltap_0_1_672c:mgl_prim1|sld_mbpmg:mbpm_7                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m8o:auto_generated|sld_reserved_trx_auto_signaltap_0_1_672c:mgl_prim1|sld_mbpmg:mbpm_7|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                            ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                    ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 65 (8)            ; 53 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                     ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                           ; work         ;
;                   |cntr_vei:auto_generated|                                                                                             ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vei:auto_generated                                                                                                   ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                    ; work         ;
;                   |cntr_i6j:auto_generated|                                                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                                                            ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                          ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                                                                  ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                             ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                                                                     ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                    ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                     ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                  ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------+
; Receiver:inst9|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_frv:auto_generated|altsyncram_rga1:altsyncram2|ALTSYNCRAM                               ; M9K  ; Simple Dual Port ; 254          ; 25           ; 254          ; 25           ; 6350 ; None               ;
; Receiver:inst9|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_frv:auto_generated|altsyncram_rga1:altsyncram2|ALTSYNCRAM                               ; M9K  ; Simple Dual Port ; 254          ; 25           ; 254          ; 25           ; 6350 ; None               ;
; Receiver:inst9|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_nvb1:auto_generated|ALTSYNCRAM                                                ; M9K  ; ROM              ; 256          ; 24           ; --           ; --           ; 6144 ; fir_coeffs_rom.hex ;
; Receiver:inst9|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_7bp1:auto_generated|ALTSYNCRAM                                                              ; M9K  ; Simple Dual Port ; 32           ; 72           ; 32           ; 72           ; 2304 ; None               ;
; Receiver:inst9|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_7bp1:auto_generated|ALTSYNCRAM                                                              ; M9K  ; Simple Dual Port ; 32           ; 72           ; 32           ; 72           ; 2304 ; None               ;
; mem_module:inst5|mem1:inst|altsyncram:altsyncram_component|altsyncram_99g1:auto_generated|altsyncram_aj62:altsyncram1|ALTSYNCRAM                                                                      ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; None               ;
; mem_module:inst5|mem2:inst3|altsyncram:altsyncram_component|altsyncram_a9g1:auto_generated|altsyncram_aj62:altsyncram1|ALTSYNCRAM                                                                     ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; None               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gr14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; None               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 2           ;
; Simple Multipliers (18-bit)           ; 6           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 14          ;
; Signed Embedded Multipliers           ; 2           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 4           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |trx|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                      ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |trx|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                  ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |trx|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                        ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |trx|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                      ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |trx|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                        ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |trx|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m8o:auto_generated|sld_reserved_trx_auto_signaltap_0_1_672c:mgl_prim1 ;                 ;
; Altera ; LPM_ADD_SUB  ; 15.0    ; N/A          ; N/A          ; |trx|add:inst                                                                                                                                                                                                                                                                                                 ; add.v           ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |trx|Receiver:inst9|FirInterp8:fi|rstate                                                                                                             ;
+---------------+--------------+--------------+--------------+--------------+--------------+-------------+---------------+---------------+--------------+--------------+
; Name          ; rstate.rEnd4 ; rstate.rEnd3 ; rstate.rEnd2 ; rstate.rEnd1 ; rstate.rDone ; rstate.rRun ; rstate.rAddrB ; rstate.rAddrA ; rstate.rAddr ; rstate.rWait ;
+---------------+--------------+--------------+--------------+--------------+--------------+-------------+---------------+---------------+--------------+--------------+
; rstate.rWait  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0             ; 0             ; 0            ; 0            ;
; rstate.rAddr  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0             ; 0             ; 1            ; 1            ;
; rstate.rAddrA ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0             ; 1             ; 0            ; 1            ;
; rstate.rAddrB ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 1             ; 0             ; 0            ; 1            ;
; rstate.rRun   ; 0            ; 0            ; 0            ; 0            ; 0            ; 1           ; 0             ; 0             ; 0            ; 1            ;
; rstate.rDone  ; 0            ; 0            ; 0            ; 0            ; 1            ; 0           ; 0             ; 0             ; 0            ; 1            ;
; rstate.rEnd1  ; 0            ; 0            ; 0            ; 1            ; 0            ; 0           ; 0             ; 0             ; 0            ; 1            ;
; rstate.rEnd2  ; 0            ; 0            ; 1            ; 0            ; 0            ; 0           ; 0             ; 0             ; 0            ; 1            ;
; rstate.rEnd3  ; 0            ; 1            ; 0            ; 0            ; 0            ; 0           ; 0             ; 0             ; 0            ; 1            ;
; rstate.rEnd4  ; 1            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0             ; 0             ; 0            ; 1            ;
+---------------+--------------+--------------+--------------+--------------+--------------+-------------+---------------+---------------+--------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+
; Register name                                                                                                                                       ; Reason for Removal                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+
; Receiver:inst9|tx_reg_real[0..14]                                                                                                                   ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|tx_reg_imag[0..15]                                                                                                                   ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|tx_reg_real[15]                                                                                                                      ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|FirInterp8:fi|waddr[0..5]                                                                                                            ; Lost fanout                                                  ;
; Receiver:inst9|FirInterp8:fi|we                                                                                                                     ; Lost fanout                                                  ;
; Receiver:inst9|FirInterp8:fi|req                                                                                                                    ; Lost fanout                                                  ;
; Receiver:inst9|FirInterp8:fi|caddr[0..8]                                                                                                            ; Lost fanout                                                  ;
; Receiver:inst9|FirInterp8:fi|raddr[0..5]                                                                                                            ; Lost fanout                                                  ;
; TENBASET_RxD:inst13|state_cnt[4]                                                                                                                    ; Merged with TENBASET_RxD:inst13|state_cnt[3]                 ;
; Receiver:inst9|cordic_rx:cordic|Z[0][19]                                                                                                            ; Merged with Receiver:inst9|cordic_rx:cordic|Z[0][18]         ;
; Receiver:inst9|memcic:memcic_inst_Q|state[2]                                                                                                        ; Merged with Receiver:inst9|memcic:memcic_inst_I|state[2]     ;
; Receiver:inst9|memcic:memcic_inst_Q|state[1]                                                                                                        ; Merged with Receiver:inst9|memcic:memcic_inst_I|state[1]     ;
; Receiver:inst9|memcic:memcic_inst_Q|state[0]                                                                                                        ; Merged with Receiver:inst9|memcic:memcic_inst_I|state[0]     ;
; Receiver:inst9|cic:cic_inst_Q1|out_strobe                                                                                                           ; Merged with Receiver:inst9|cic:cic_inst_I1|out_strobe        ;
; Receiver:inst9|memcic:memcic_inst_Q|sample_no[7]                                                                                                    ; Merged with Receiver:inst9|memcic:memcic_inst_I|sample_no[7] ;
; Receiver:inst9|memcic:memcic_inst_Q|sample_no[6]                                                                                                    ; Merged with Receiver:inst9|memcic:memcic_inst_I|sample_no[6] ;
; Receiver:inst9|memcic:memcic_inst_Q|sample_no[5]                                                                                                    ; Merged with Receiver:inst9|memcic:memcic_inst_I|sample_no[5] ;
; Receiver:inst9|memcic:memcic_inst_Q|sample_no[4]                                                                                                    ; Merged with Receiver:inst9|memcic:memcic_inst_I|sample_no[4] ;
; Receiver:inst9|memcic:memcic_inst_Q|sample_no[3]                                                                                                    ; Merged with Receiver:inst9|memcic:memcic_inst_I|sample_no[3] ;
; Receiver:inst9|memcic:memcic_inst_Q|sample_no[2]                                                                                                    ; Merged with Receiver:inst9|memcic:memcic_inst_I|sample_no[2] ;
; Receiver:inst9|memcic:memcic_inst_Q|sample_no[1]                                                                                                    ; Merged with Receiver:inst9|memcic:memcic_inst_I|sample_no[1] ;
; Receiver:inst9|memcic:memcic_inst_Q|sample_no[0]                                                                                                    ; Merged with Receiver:inst9|memcic:memcic_inst_I|sample_no[0] ;
; Receiver:inst9|memcic:memcic_inst_Q|wraddress[3]                                                                                                    ; Merged with Receiver:inst9|memcic:memcic_inst_I|wraddress[3] ;
; Receiver:inst9|memcic:memcic_inst_Q|wraddress[2]                                                                                                    ; Merged with Receiver:inst9|memcic:memcic_inst_I|wraddress[2] ;
; Receiver:inst9|memcic:memcic_inst_Q|wraddress[1]                                                                                                    ; Merged with Receiver:inst9|memcic:memcic_inst_I|wraddress[1] ;
; Receiver:inst9|memcic:memcic_inst_Q|wraddress[0]                                                                                                    ; Merged with Receiver:inst9|memcic:memcic_inst_I|wraddress[0] ;
; Receiver:inst9|cic:cic_inst_Q1|sample_no[5]                                                                                                         ; Merged with Receiver:inst9|cic:cic_inst_I1|sample_no[5]      ;
; Receiver:inst9|cic:cic_inst_Q1|sample_no[4]                                                                                                         ; Merged with Receiver:inst9|cic:cic_inst_I1|sample_no[4]      ;
; Receiver:inst9|cic:cic_inst_Q1|sample_no[0]                                                                                                         ; Merged with Receiver:inst9|cic:cic_inst_I1|sample_no[0]      ;
; Receiver:inst9|cic:cic_inst_Q1|sample_no[15]                                                                                                        ; Merged with Receiver:inst9|cic:cic_inst_I1|sample_no[15]     ;
; Receiver:inst9|cic:cic_inst_Q1|sample_no[14]                                                                                                        ; Merged with Receiver:inst9|cic:cic_inst_I1|sample_no[14]     ;
; Receiver:inst9|cic:cic_inst_Q1|sample_no[13]                                                                                                        ; Merged with Receiver:inst9|cic:cic_inst_I1|sample_no[13]     ;
; Receiver:inst9|cic:cic_inst_Q1|sample_no[12]                                                                                                        ; Merged with Receiver:inst9|cic:cic_inst_I1|sample_no[12]     ;
; Receiver:inst9|cic:cic_inst_Q1|sample_no[11]                                                                                                        ; Merged with Receiver:inst9|cic:cic_inst_I1|sample_no[11]     ;
; Receiver:inst9|cic:cic_inst_Q1|sample_no[10]                                                                                                        ; Merged with Receiver:inst9|cic:cic_inst_I1|sample_no[10]     ;
; Receiver:inst9|cic:cic_inst_Q1|sample_no[9]                                                                                                         ; Merged with Receiver:inst9|cic:cic_inst_I1|sample_no[9]      ;
; Receiver:inst9|cic:cic_inst_Q1|sample_no[8]                                                                                                         ; Merged with Receiver:inst9|cic:cic_inst_I1|sample_no[8]      ;
; Receiver:inst9|cic:cic_inst_Q1|sample_no[7]                                                                                                         ; Merged with Receiver:inst9|cic:cic_inst_I1|sample_no[7]      ;
; Receiver:inst9|cic:cic_inst_Q1|sample_no[6]                                                                                                         ; Merged with Receiver:inst9|cic:cic_inst_I1|sample_no[6]      ;
; Receiver:inst9|cic:cic_inst_Q1|sample_no[3]                                                                                                         ; Merged with Receiver:inst9|cic:cic_inst_I1|sample_no[3]      ;
; Receiver:inst9|cic:cic_inst_Q1|sample_no[2]                                                                                                         ; Merged with Receiver:inst9|cic:cic_inst_I1|sample_no[2]      ;
; Receiver:inst9|cic:cic_inst_Q1|sample_no[1]                                                                                                         ; Merged with Receiver:inst9|cic:cic_inst_I1|sample_no[1]      ;
; Receiver:inst9|memcic:memcic_inst_Q|wren                                                                                                            ; Merged with Receiver:inst9|memcic:memcic_inst_I|wren         ;
; Receiver:inst9|memcic:memcic_inst_Q|rdaddress[0]                                                                                                    ; Merged with Receiver:inst9|memcic:memcic_inst_I|rdaddress[0] ;
; Receiver:inst9|memcic:memcic_inst_Q|rdaddress[1]                                                                                                    ; Merged with Receiver:inst9|memcic:memcic_inst_I|rdaddress[1] ;
; Receiver:inst9|memcic:memcic_inst_Q|rdaddress[2]                                                                                                    ; Merged with Receiver:inst9|memcic:memcic_inst_I|rdaddress[2] ;
; Receiver:inst9|memcic:memcic_inst_Q|rdaddress[3]                                                                                                    ; Merged with Receiver:inst9|memcic:memcic_inst_I|rdaddress[3] ;
; Receiver:inst9|cordic_rx:cordic|X[0][1]                                                                                                             ; Merged with Receiver:inst9|cordic_rx:cordic|X[0][0]          ;
; Receiver:inst9|cordic_rx:cordic|X[0][2]                                                                                                             ; Merged with Receiver:inst9|cordic_rx:cordic|X[0][0]          ;
; Receiver:inst9|cordic_rx:cordic|X[0][3]                                                                                                             ; Merged with Receiver:inst9|cordic_rx:cordic|X[0][0]          ;
; Receiver:inst9|cordic_rx:cordic|X[0][4]                                                                                                             ; Merged with Receiver:inst9|cordic_rx:cordic|X[0][0]          ;
; Receiver:inst9|cordic_rx:cordic|Y[0][0]                                                                                                             ; Merged with Receiver:inst9|cordic_rx:cordic|X[0][0]          ;
; Receiver:inst9|cordic_rx:cordic|Y[0][1]                                                                                                             ; Merged with Receiver:inst9|cordic_rx:cordic|X[0][0]          ;
; Receiver:inst9|cordic_rx:cordic|Y[0][2]                                                                                                             ; Merged with Receiver:inst9|cordic_rx:cordic|X[0][0]          ;
; Receiver:inst9|cordic_rx:cordic|Y[0][3]                                                                                                             ; Merged with Receiver:inst9|cordic_rx:cordic|X[0][0]          ;
; Receiver:inst9|cordic_rx:cordic|Y[0][4]                                                                                                             ; Merged with Receiver:inst9|cordic_rx:cordic|X[0][0]          ;
; TENBASET_RxD:inst13|state_cnt[3]                                                                                                                    ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|phase[0]                                                                                                            ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|Y[0][5]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|Y[0][6]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|Y[0][7]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|Y[0][8]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|X[0][0]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|X[0][5]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|X[0][6]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|X[0][7]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|X[0][8]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|Y[1][0]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|Y[1][1]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|Y[1][2]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|Y[1][3]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|Y[1][4]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|Y[1][5]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|Y[1][6]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|Y[1][7]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|X[1][0]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|X[1][1]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|X[1][2]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|X[1][3]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|X[1][4]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|X[1][5]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|X[1][6]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|X[1][7]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|Y[0][9]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|Y[2][0]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|X[2][0]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|X[1][8]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|Y[0][10]                                                                                                            ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|Y[0][11]                                                                                                            ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|Y[0][12]                                                                                                            ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|X[0][9]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|Y[2][1]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|Y[2][2]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|Y[2][3]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|Y[2][4]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|Y[2][5]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|Y[2][6]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|X[2][1]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|X[2][2]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|X[2][3]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|X[2][4]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|X[2][5]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|Y[1][8]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|X[1][9]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|X[0][10]                                                                                                            ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|X[0][11]                                                                                                            ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|X[0][12]                                                                                                            ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|Y[2][7]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|X[2][6]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|Y[1][9]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|Y[1][10]                                                                                                            ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|Y[1][11]                                                                                                            ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|X[1][10]                                                                                                            ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|X[1][11]                                                                                                            ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|X[3][1]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|X[3][0]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|Y[3][1]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|Y[3][0]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|Y[2][8]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|Y[2][9]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|X[2][7]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|X[2][8]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|X[2][9]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|X[3][5]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|X[3][4]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|X[3][3]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|X[3][2]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|Y[3][4]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|Y[3][3]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|Y[3][2]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|X[3][6]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|Y[3][6]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|Y[3][5]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|X[4][1]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|X[4][0]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|Y[4][2]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|Y[4][1]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|Y[4][0]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|cordic_rx:cordic|X[4][2]                                                                                                             ; Stuck at GND due to stuck port data_in                       ;
; Receiver:inst9|FirInterp8:fi|rstate~12                                                                                                              ; Lost fanout                                                  ;
; Receiver:inst9|FirInterp8:fi|rstate~13                                                                                                              ; Lost fanout                                                  ;
; Receiver:inst9|FirInterp8:fi|rstate~14                                                                                                              ; Lost fanout                                                  ;
; Receiver:inst9|FirInterp8:fi|rstate~15                                                                                                              ; Lost fanout                                                  ;
; Receiver:inst9|CicInterpM5:in2|req                                                                                                                  ; Lost fanout                                                  ;
; Receiver:inst9|FirInterp8:fi|phase[0..2]                                                                                                            ; Lost fanout                                                  ;
; Receiver:inst9|FirInterp8:fi|counter[0..9]                                                                                                          ; Lost fanout                                                  ;
; Receiver:inst9|CicInterpM5:in2|counter[0..8]                                                                                                        ; Lost fanout                                                  ;
; Receiver:inst9|FirInterp8:fi|rstate.rWait                                                                                                           ; Lost fanout                                                  ;
; Receiver:inst9|FirInterp8:fi|rstate.rAddr                                                                                                           ; Lost fanout                                                  ;
; Receiver:inst9|FirInterp8:fi|rstate.rAddrA                                                                                                          ; Lost fanout                                                  ;
; Receiver:inst9|FirInterp8:fi|rstate.rAddrB                                                                                                          ; Lost fanout                                                  ;
; Receiver:inst9|FirInterp8:fi|rstate.rRun                                                                                                            ; Lost fanout                                                  ;
; Receiver:inst9|FirInterp8:fi|rstate.rDone                                                                                                           ; Lost fanout                                                  ;
; Receiver:inst9|FirInterp8:fi|rstate.rEnd1                                                                                                           ; Lost fanout                                                  ;
; Receiver:inst9|FirInterp8:fi|rstate.rEnd2                                                                                                           ; Lost fanout                                                  ;
; Receiver:inst9|FirInterp8:fi|rstate.rEnd3                                                                                                           ; Lost fanout                                                  ;
; Receiver:inst9|FirInterp8:fi|rstate.rEnd4                                                                                                           ; Lost fanout                                                  ;
; Receiver:inst9|cordic_rx:cordic|phase[1]                                                                                                            ; Merged with Receiver:inst9|cic:cic_inst_I1|sample_no[0]      ;
; Receiver:inst9|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[47..55]                                                                                 ; Lost fanout                                                  ;
; Receiver:inst9|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[47..55]                                                                                 ; Lost fanout                                                  ;
; mem_module:inst5|mem2:inst3|altsyncram:altsyncram_component|altsyncram_a9g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in                       ;
; mem_module:inst5|mem1:inst|altsyncram:altsyncram_component|altsyncram_99g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]  ; Stuck at GND due to stuck port data_in                       ;
; Total Number of Removed Registers = 244                                                                                                             ;                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                               ;
+-----------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Register name                           ; Reason for Removal        ; Registers Removed due to This Register                                              ;
+-----------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Receiver:inst9|cordic_rx:cordic|X[0][0] ; Stuck at GND              ; Receiver:inst9|cordic_rx:cordic|Y[1][0], Receiver:inst9|cordic_rx:cordic|Y[1][1],   ;
;                                         ; due to stuck port data_in ; Receiver:inst9|cordic_rx:cordic|Y[1][2], Receiver:inst9|cordic_rx:cordic|Y[1][3],   ;
;                                         ;                           ; Receiver:inst9|cordic_rx:cordic|Y[1][4], Receiver:inst9|cordic_rx:cordic|Y[1][5],   ;
;                                         ;                           ; Receiver:inst9|cordic_rx:cordic|Y[1][6], Receiver:inst9|cordic_rx:cordic|Y[1][7],   ;
;                                         ;                           ; Receiver:inst9|cordic_rx:cordic|Y[2][0], Receiver:inst9|cordic_rx:cordic|X[2][0],   ;
;                                         ;                           ; Receiver:inst9|cordic_rx:cordic|Y[2][1], Receiver:inst9|cordic_rx:cordic|Y[2][2],   ;
;                                         ;                           ; Receiver:inst9|cordic_rx:cordic|Y[2][3], Receiver:inst9|cordic_rx:cordic|Y[2][4],   ;
;                                         ;                           ; Receiver:inst9|cordic_rx:cordic|Y[2][5], Receiver:inst9|cordic_rx:cordic|Y[2][6],   ;
;                                         ;                           ; Receiver:inst9|cordic_rx:cordic|X[2][1], Receiver:inst9|cordic_rx:cordic|X[2][2],   ;
;                                         ;                           ; Receiver:inst9|cordic_rx:cordic|X[2][3], Receiver:inst9|cordic_rx:cordic|X[2][4],   ;
;                                         ;                           ; Receiver:inst9|cordic_rx:cordic|X[2][5], Receiver:inst9|cordic_rx:cordic|Y[2][7],   ;
;                                         ;                           ; Receiver:inst9|cordic_rx:cordic|X[2][6], Receiver:inst9|cordic_rx:cordic|X[3][1],   ;
;                                         ;                           ; Receiver:inst9|cordic_rx:cordic|X[3][0], Receiver:inst9|cordic_rx:cordic|Y[3][1],   ;
;                                         ;                           ; Receiver:inst9|cordic_rx:cordic|Y[3][0], Receiver:inst9|cordic_rx:cordic|Y[2][8],   ;
;                                         ;                           ; Receiver:inst9|cordic_rx:cordic|Y[2][9], Receiver:inst9|cordic_rx:cordic|X[2][7],   ;
;                                         ;                           ; Receiver:inst9|cordic_rx:cordic|X[2][8], Receiver:inst9|cordic_rx:cordic|X[3][5],   ;
;                                         ;                           ; Receiver:inst9|cordic_rx:cordic|X[3][4], Receiver:inst9|cordic_rx:cordic|X[3][3],   ;
;                                         ;                           ; Receiver:inst9|cordic_rx:cordic|X[3][2], Receiver:inst9|cordic_rx:cordic|Y[3][4],   ;
;                                         ;                           ; Receiver:inst9|cordic_rx:cordic|Y[3][3], Receiver:inst9|cordic_rx:cordic|Y[3][2],   ;
;                                         ;                           ; Receiver:inst9|cordic_rx:cordic|X[3][6], Receiver:inst9|cordic_rx:cordic|Y[3][6],   ;
;                                         ;                           ; Receiver:inst9|cordic_rx:cordic|Y[3][5], Receiver:inst9|cordic_rx:cordic|X[4][1],   ;
;                                         ;                           ; Receiver:inst9|cordic_rx:cordic|X[4][0], Receiver:inst9|cordic_rx:cordic|Y[4][2],   ;
;                                         ;                           ; Receiver:inst9|cordic_rx:cordic|Y[4][1], Receiver:inst9|cordic_rx:cordic|Y[4][0],   ;
;                                         ;                           ; Receiver:inst9|cordic_rx:cordic|X[4][2]                                             ;
; Receiver:inst9|FirInterp8:fi|rstate~12  ; Lost Fanouts              ; Receiver:inst9|CicInterpM5:in2|req, Receiver:inst9|FirInterp8:fi|counter[0],        ;
;                                         ;                           ; Receiver:inst9|FirInterp8:fi|counter[1], Receiver:inst9|FirInterp8:fi|counter[2],   ;
;                                         ;                           ; Receiver:inst9|FirInterp8:fi|counter[3], Receiver:inst9|CicInterpM5:in2|counter[0], ;
;                                         ;                           ; Receiver:inst9|CicInterpM5:in2|counter[1],                                          ;
;                                         ;                           ; Receiver:inst9|CicInterpM5:in2|counter[2],                                          ;
;                                         ;                           ; Receiver:inst9|CicInterpM5:in2|counter[3],                                          ;
;                                         ;                           ; Receiver:inst9|CicInterpM5:in2|counter[4],                                          ;
;                                         ;                           ; Receiver:inst9|CicInterpM5:in2|counter[5],                                          ;
;                                         ;                           ; Receiver:inst9|CicInterpM5:in2|counter[6],                                          ;
;                                         ;                           ; Receiver:inst9|CicInterpM5:in2|counter[7],                                          ;
;                                         ;                           ; Receiver:inst9|CicInterpM5:in2|counter[8],                                          ;
;                                         ;                           ; Receiver:inst9|FirInterp8:fi|rstate.rWait,                                          ;
;                                         ;                           ; Receiver:inst9|FirInterp8:fi|rstate.rAddrA,                                         ;
;                                         ;                           ; Receiver:inst9|FirInterp8:fi|rstate.rRun,                                           ;
;                                         ;                           ; Receiver:inst9|FirInterp8:fi|rstate.rEnd1,                                          ;
;                                         ;                           ; Receiver:inst9|FirInterp8:fi|rstate.rEnd3                                           ;
; Receiver:inst9|cordic_rx:cordic|Y[0][9] ; Stuck at GND              ; Receiver:inst9|cordic_rx:cordic|X[1][8], Receiver:inst9|cordic_rx:cordic|X[1][9],   ;
;                                         ; due to stuck port data_in ; Receiver:inst9|cordic_rx:cordic|Y[1][9], Receiver:inst9|cordic_rx:cordic|Y[1][10],  ;
;                                         ;                           ; Receiver:inst9|cordic_rx:cordic|Y[1][11], Receiver:inst9|cordic_rx:cordic|X[1][10], ;
;                                         ;                           ; Receiver:inst9|cordic_rx:cordic|X[1][11]                                            ;
; Receiver:inst9|tx_reg_real[14]          ; Stuck at GND              ; Receiver:inst9|FirInterp8:fi|waddr[2], Receiver:inst9|FirInterp8:fi|waddr[1],       ;
;                                         ; due to stuck port data_in ; Receiver:inst9|FirInterp8:fi|waddr[0], Receiver:inst9|FirInterp8:fi|we,             ;
;                                         ;                           ; Receiver:inst9|FirInterp8:fi|req                                                    ;
; Receiver:inst9|FirInterp8:fi|rstate~13  ; Lost Fanouts              ; Receiver:inst9|FirInterp8:fi|phase[2], Receiver:inst9|FirInterp8:fi|phase[1],       ;
;                                         ;                           ; Receiver:inst9|FirInterp8:fi|phase[0], Receiver:inst9|FirInterp8:fi|rstate.rAddr,   ;
;                                         ;                           ; Receiver:inst9|FirInterp8:fi|rstate.rDone                                           ;
; Receiver:inst9|cordic_rx:cordic|X[1][6] ; Stuck at GND              ; Receiver:inst9|cordic_rx:cordic|X[2][9]                                             ;
;                                         ; due to stuck port data_in ;                                                                                     ;
; Receiver:inst9|cordic_rx:cordic|X[0][9] ; Stuck at GND              ; Receiver:inst9|cordic_rx:cordic|Y[1][8]                                             ;
;                                         ; due to stuck port data_in ;                                                                                     ;
; Receiver:inst9|FirInterp8:fi|rstate~15  ; Lost Fanouts              ; Receiver:inst9|FirInterp8:fi|rstate.rEnd2                                           ;
+-----------------------------------------+---------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2903  ;
; Number of registers using Synchronous Clear  ; 251   ;
; Number of registers using Synchronous Load   ; 417   ;
; Number of registers using Asynchronous Clear ; 247   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1235  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; TENBASET_RxD:inst13|data_out[28]                                                                                                                                                                                                                                                                                                ; 7       ;
; TENBASET_RxD:inst13|data_out[25]                                                                                                                                                                                                                                                                                                ; 5       ;
; TENBASET_RxD:inst13|data_out[21]                                                                                                                                                                                                                                                                                                ; 5       ;
; TENBASET_RxD:inst13|data_out[19]                                                                                                                                                                                                                                                                                                ; 4       ;
; TENBASET_RxD:inst13|data_out[18]                                                                                                                                                                                                                                                                                                ; 3       ;
; TENBASET_RxD:inst13|data_out[16]                                                                                                                                                                                                                                                                                                ; 3       ;
; Receiver:inst9|fir:fir_inst_I|even_sample                                                                                                                                                                                                                                                                                       ; 2       ;
; Receiver:inst9|fir:fir_inst_I|clear_mac                                                                                                                                                                                                                                                                                         ; 52      ;
; Receiver:inst9|fir:fir_inst_Q|clear_mac                                                                                                                                                                                                                                                                                         ; 52      ;
; TENBASET_RxD:inst13|data_out[11]                                                                                                                                                                                                                                                                                                ; 1       ;
; TENBASET_RxD:inst13|data_out[10]                                                                                                                                                                                                                                                                                                ; 1       ;
; TENBASET_RxD:inst13|data_out[9]                                                                                                                                                                                                                                                                                                 ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 23                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |trx|mem_module:inst5|mem2:inst3|altsyncram:altsyncram_component|altsyncram_a9g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |trx|mem_module:inst5|mem2:inst3|altsyncram:altsyncram_component|altsyncram_a9g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |trx|mem_module:inst5|mem1:inst|altsyncram:altsyncram_component|altsyncram_99g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |trx|mem_module:inst5|mem1:inst|altsyncram:altsyncram_component|altsyncram_99g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |trx|TENBASET_RxD:inst13|sync2[5]                                                                                                                                                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |trx|mem_module:inst5|mem2:inst3|altsyncram:altsyncram_component|altsyncram_a9g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |trx|mem_module:inst5|mem1:inst|altsyncram:altsyncram_component|altsyncram_99g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |trx|serializer:inst1|out_data[6]                                                                                                                                                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |trx|Receiver:inst9|cordic_rx:cordic|X[0][17]                                                                                                                                                ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |trx|TENBASET_RxD:inst13|led_cnt[22]                                                                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |trx|TENBASET_RxD:inst13|transition_timeout[2]                                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |trx|TENBASET_TxD:inst7|idlecount[2]                                                                                                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |trx|TENBASET_TxD:inst7|ShiftData[6]                                                                                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |trx|mem_module:inst5|mem2:inst3|altsyncram:altsyncram_component|altsyncram_a9g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |trx|mem_module:inst5|mem1:inst|altsyncram:altsyncram_component|altsyncram_99g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |trx|Receiver:inst9|memcic:memcic_inst_I|wraddress[0]                                                                                                                                        ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |trx|Receiver:inst9|FirInterp8:fi|counter[6]                                                                                                                                                 ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |trx|TENBASET_RxD:inst13|data_tmp[12]                                                                                                                                                        ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |trx|TENBASET_RxD:inst13|data_tmp[18]                                                                                                                                                        ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |trx|TENBASET_RxD:inst13|data_tmp[5]                                                                                                                                                         ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |trx|TENBASET_RxD:inst13|sync1[3]                                                                                                                                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |trx|Receiver:inst9|fir:fir_inst_I|state[1]                                                                                                                                                  ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |trx|Receiver:inst9|fir:fir_inst_Q|state[1]                                                                                                                                                  ;
; 7:1                ; 124 bits  ; 496 LEs       ; 248 LEs              ; 248 LEs                ; Yes        ; |trx|Receiver:inst9|memcic:memcic_inst_I|work_reg[53]                                                                                                                                        ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; Yes        ; |trx|Receiver:inst9|memcic:memcic_inst_I|state[0]                                                                                                                                            ;
; 11:1               ; 4 bits    ; 28 LEs        ; 8 LEs                ; 20 LEs                 ; Yes        ; |trx|Receiver:inst9|memcic:memcic_inst_I|rdaddress[2]                                                                                                                                        ;
; 24:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |trx|mem_module:inst5|mem2:inst3|altsyncram:altsyncram_component|altsyncram_a9g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 24:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |trx|mem_module:inst5|mem1:inst|altsyncram:altsyncram_component|altsyncram_99g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |trx|Receiver:inst9|excontrol:ex|Conn_X1[0]                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mem_module:inst5|mem2:inst3|altsyncram:altsyncram_component|altsyncram_a9g1:auto_generated|altsyncram_aj62:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mem_module:inst5|mem1:inst|altsyncram:altsyncram_component|altsyncram_99g1:auto_generated|altsyncram_aj62:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Receiver:inst9|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_7bp1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Receiver:inst9|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_7bp1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Receiver:inst9|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_nvb1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Receiver:inst9|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_frv:auto_generated|altsyncram_rga1:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Receiver:inst9|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_frv:auto_generated|altsyncram_rga1:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Receiver:inst9|FirInterp8:fi|firromI:rom|altsyncram:altsyncram_component|altsyncram_83b1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:inst3|altpll:altpll_component ;
+-------------------------------+-----------------------+------------------------+
; Parameter Name                ; Value                 ; Type                   ;
+-------------------------------+-----------------------+------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                ;
; PLL_TYPE                      ; AUTO                  ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                ;
; LOCK_HIGH                     ; 1                     ; Untyped                ;
; LOCK_LOW                      ; 1                     ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                ;
; SKIP_VCO                      ; OFF                   ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                ;
; BANDWIDTH                     ; 0                     ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                ;
; DOWN_SPREAD                   ; 0                     ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 24                    ; Signed Integer         ;
; CLK2_MULTIPLY_BY              ; 24                    ; Signed Integer         ;
; CLK1_MULTIPLY_BY              ; 48                    ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK3_DIVIDE_BY                ; 3125                  ; Signed Integer         ;
; CLK2_DIVIDE_BY                ; 25                    ; Signed Integer         ;
; CLK1_DIVIDE_BY                ; 25                    ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 5                     ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                ;
; DPA_DIVIDER                   ; 0                     ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                ;
; VCO_MIN                       ; 0                     ; Untyped                ;
; VCO_MAX                       ; 0                     ; Untyped                ;
; VCO_CENTER                    ; 0                     ; Untyped                ;
; PFD_MIN                       ; 0                     ; Untyped                ;
; PFD_MAX                       ; 0                     ; Untyped                ;
; M_INITIAL                     ; 0                     ; Untyped                ;
; M                             ; 0                     ; Untyped                ;
; N                             ; 1                     ; Untyped                ;
; M2                            ; 1                     ; Untyped                ;
; N2                            ; 1                     ; Untyped                ;
; SS                            ; 1                     ; Untyped                ;
; C0_HIGH                       ; 0                     ; Untyped                ;
; C1_HIGH                       ; 0                     ; Untyped                ;
; C2_HIGH                       ; 0                     ; Untyped                ;
; C3_HIGH                       ; 0                     ; Untyped                ;
; C4_HIGH                       ; 0                     ; Untyped                ;
; C5_HIGH                       ; 0                     ; Untyped                ;
; C6_HIGH                       ; 0                     ; Untyped                ;
; C7_HIGH                       ; 0                     ; Untyped                ;
; C8_HIGH                       ; 0                     ; Untyped                ;
; C9_HIGH                       ; 0                     ; Untyped                ;
; C0_LOW                        ; 0                     ; Untyped                ;
; C1_LOW                        ; 0                     ; Untyped                ;
; C2_LOW                        ; 0                     ; Untyped                ;
; C3_LOW                        ; 0                     ; Untyped                ;
; C4_LOW                        ; 0                     ; Untyped                ;
; C5_LOW                        ; 0                     ; Untyped                ;
; C6_LOW                        ; 0                     ; Untyped                ;
; C7_LOW                        ; 0                     ; Untyped                ;
; C8_LOW                        ; 0                     ; Untyped                ;
; C9_LOW                        ; 0                     ; Untyped                ;
; C0_INITIAL                    ; 0                     ; Untyped                ;
; C1_INITIAL                    ; 0                     ; Untyped                ;
; C2_INITIAL                    ; 0                     ; Untyped                ;
; C3_INITIAL                    ; 0                     ; Untyped                ;
; C4_INITIAL                    ; 0                     ; Untyped                ;
; C5_INITIAL                    ; 0                     ; Untyped                ;
; C6_INITIAL                    ; 0                     ; Untyped                ;
; C7_INITIAL                    ; 0                     ; Untyped                ;
; C8_INITIAL                    ; 0                     ; Untyped                ;
; C9_INITIAL                    ; 0                     ; Untyped                ;
; C0_MODE                       ; BYPASS                ; Untyped                ;
; C1_MODE                       ; BYPASS                ; Untyped                ;
; C2_MODE                       ; BYPASS                ; Untyped                ;
; C3_MODE                       ; BYPASS                ; Untyped                ;
; C4_MODE                       ; BYPASS                ; Untyped                ;
; C5_MODE                       ; BYPASS                ; Untyped                ;
; C6_MODE                       ; BYPASS                ; Untyped                ;
; C7_MODE                       ; BYPASS                ; Untyped                ;
; C8_MODE                       ; BYPASS                ; Untyped                ;
; C9_MODE                       ; BYPASS                ; Untyped                ;
; C0_PH                         ; 0                     ; Untyped                ;
; C1_PH                         ; 0                     ; Untyped                ;
; C2_PH                         ; 0                     ; Untyped                ;
; C3_PH                         ; 0                     ; Untyped                ;
; C4_PH                         ; 0                     ; Untyped                ;
; C5_PH                         ; 0                     ; Untyped                ;
; C6_PH                         ; 0                     ; Untyped                ;
; C7_PH                         ; 0                     ; Untyped                ;
; C8_PH                         ; 0                     ; Untyped                ;
; C9_PH                         ; 0                     ; Untyped                ;
; L0_HIGH                       ; 1                     ; Untyped                ;
; L1_HIGH                       ; 1                     ; Untyped                ;
; G0_HIGH                       ; 1                     ; Untyped                ;
; G1_HIGH                       ; 1                     ; Untyped                ;
; G2_HIGH                       ; 1                     ; Untyped                ;
; G3_HIGH                       ; 1                     ; Untyped                ;
; E0_HIGH                       ; 1                     ; Untyped                ;
; E1_HIGH                       ; 1                     ; Untyped                ;
; E2_HIGH                       ; 1                     ; Untyped                ;
; E3_HIGH                       ; 1                     ; Untyped                ;
; L0_LOW                        ; 1                     ; Untyped                ;
; L1_LOW                        ; 1                     ; Untyped                ;
; G0_LOW                        ; 1                     ; Untyped                ;
; G1_LOW                        ; 1                     ; Untyped                ;
; G2_LOW                        ; 1                     ; Untyped                ;
; G3_LOW                        ; 1                     ; Untyped                ;
; E0_LOW                        ; 1                     ; Untyped                ;
; E1_LOW                        ; 1                     ; Untyped                ;
; E2_LOW                        ; 1                     ; Untyped                ;
; E3_LOW                        ; 1                     ; Untyped                ;
; L0_INITIAL                    ; 1                     ; Untyped                ;
; L1_INITIAL                    ; 1                     ; Untyped                ;
; G0_INITIAL                    ; 1                     ; Untyped                ;
; G1_INITIAL                    ; 1                     ; Untyped                ;
; G2_INITIAL                    ; 1                     ; Untyped                ;
; G3_INITIAL                    ; 1                     ; Untyped                ;
; E0_INITIAL                    ; 1                     ; Untyped                ;
; E1_INITIAL                    ; 1                     ; Untyped                ;
; E2_INITIAL                    ; 1                     ; Untyped                ;
; E3_INITIAL                    ; 1                     ; Untyped                ;
; L0_MODE                       ; BYPASS                ; Untyped                ;
; L1_MODE                       ; BYPASS                ; Untyped                ;
; G0_MODE                       ; BYPASS                ; Untyped                ;
; G1_MODE                       ; BYPASS                ; Untyped                ;
; G2_MODE                       ; BYPASS                ; Untyped                ;
; G3_MODE                       ; BYPASS                ; Untyped                ;
; E0_MODE                       ; BYPASS                ; Untyped                ;
; E1_MODE                       ; BYPASS                ; Untyped                ;
; E2_MODE                       ; BYPASS                ; Untyped                ;
; E3_MODE                       ; BYPASS                ; Untyped                ;
; L0_PH                         ; 0                     ; Untyped                ;
; L1_PH                         ; 0                     ; Untyped                ;
; G0_PH                         ; 0                     ; Untyped                ;
; G1_PH                         ; 0                     ; Untyped                ;
; G2_PH                         ; 0                     ; Untyped                ;
; G3_PH                         ; 0                     ; Untyped                ;
; E0_PH                         ; 0                     ; Untyped                ;
; E1_PH                         ; 0                     ; Untyped                ;
; E2_PH                         ; 0                     ; Untyped                ;
; E3_PH                         ; 0                     ; Untyped                ;
; M_PH                          ; 0                     ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                ;
; CLK0_COUNTER                  ; G0                    ; Untyped                ;
; CLK1_COUNTER                  ; G0                    ; Untyped                ;
; CLK2_COUNTER                  ; G0                    ; Untyped                ;
; CLK3_COUNTER                  ; G0                    ; Untyped                ;
; CLK4_COUNTER                  ; G0                    ; Untyped                ;
; CLK5_COUNTER                  ; G0                    ; Untyped                ;
; CLK6_COUNTER                  ; E0                    ; Untyped                ;
; CLK7_COUNTER                  ; E1                    ; Untyped                ;
; CLK8_COUNTER                  ; E2                    ; Untyped                ;
; CLK9_COUNTER                  ; E3                    ; Untyped                ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                ;
; M_TIME_DELAY                  ; 0                     ; Untyped                ;
; N_TIME_DELAY                  ; 0                     ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                ;
; VCO_POST_SCALE                ; 0                     ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                ;
; PORT_CLK3                     ; PORT_USED             ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE         ;
+-------------------------------+-----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TENBASET_TxD:inst7         ;
+--------------------+----------------------------------+-----------------+
; Parameter Name     ; Value                            ; Type            ;
+--------------------+----------------------------------+-----------------+
; IPsource_1         ; 192                              ; Signed Integer  ;
; IPsource_2         ; 168                              ; Signed Integer  ;
; IPsource_3         ; 10                               ; Signed Integer  ;
; IPsource_4         ; 44                               ; Signed Integer  ;
; IPdestination_1    ; 192                              ; Signed Integer  ;
; IPdestination_2    ; 168                              ; Signed Integer  ;
; IPdestination_3    ; 10                               ; Signed Integer  ;
; IPdestination_4    ; 10                               ; Signed Integer  ;
; PhysicalAddress_1  ; 00100000                         ; Unsigned Binary ;
; PhysicalAddress_2  ; 01000111                         ; Unsigned Binary ;
; PhysicalAddress_3  ; 01000111                         ; Unsigned Binary ;
; PhysicalAddress_4  ; 00110110                         ; Unsigned Binary ;
; PhysicalAddress_5  ; 10010111                         ; Unsigned Binary ;
; PhysicalAddress_6  ; 00001000                         ; Unsigned Binary ;
; payload_length     ; 0000010000000000                 ; Unsigned Binary ;
; UDP_payload_length ; 0000010000001000                 ; Unsigned Binary ;
; IP_total_length    ; 0000010000011100                 ; Unsigned Binary ;
; adress_end1        ; 0000010000110110                 ; Unsigned Binary ;
; adress_end2        ; 0000010000110010                 ; Unsigned Binary ;
; IPchecksum1        ; 00000000000000100101111010110011 ; Unsigned Binary ;
; IPchecksum2        ; 00000000000000000101111010110101 ; Unsigned Binary ;
; IPchecksum3        ; 11111111111111111010000101001010 ; Unsigned Binary ;
+--------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_mux1:inst10|LPM_MUX:LPM_MUX_component ;
+------------------------+--------------+------------------------------------------------+
; Parameter Name         ; Value        ; Type                                           ;
+------------------------+--------------+------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                 ;
; LPM_WIDTH              ; 1            ; Signed Integer                                 ;
; LPM_SIZE               ; 2            ; Signed Integer                                 ;
; LPM_WIDTHS             ; 1            ; Signed Integer                                 ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                 ;
; CBXI_PARAMETER         ; mux_i7e      ; Untyped                                        ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                        ;
+------------------------+--------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_module:inst5|mux1:inst6|LPM_MUX:LPM_MUX_component ;
+------------------------+--------------+------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                       ;
+------------------------+--------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                             ;
; LPM_WIDTH              ; 8            ; Signed Integer                                             ;
; LPM_SIZE               ; 2            ; Signed Integer                                             ;
; LPM_WIDTHS             ; 1            ; Signed Integer                                             ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                             ;
; CBXI_PARAMETER         ; mux_p7e      ; Untyped                                                    ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                    ;
+------------------------+--------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_module:inst5|mem2:inst3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_a9g1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_module:inst5|clk_mux1:inst14|LPM_MUX:LPM_MUX_component ;
+------------------------+--------------+-----------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                            ;
+------------------------+--------------+-----------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                  ;
; LPM_WIDTH              ; 1            ; Signed Integer                                                  ;
; LPM_SIZE               ; 2            ; Signed Integer                                                  ;
; LPM_WIDTHS             ; 1            ; Signed Integer                                                  ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                  ;
; CBXI_PARAMETER         ; mux_i7e      ; Untyped                                                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                         ;
+------------------------+--------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_module:inst5|mem1:inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                     ;
; WIDTH_A                            ; 8                    ; Signed Integer                              ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                              ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                              ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_99g1      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_module:inst5|clk_mux1:inst13|LPM_MUX:LPM_MUX_component ;
+------------------------+--------------+-----------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                            ;
+------------------------+--------------+-----------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                  ;
; LPM_WIDTH              ; 1            ; Signed Integer                                                  ;
; LPM_SIZE               ; 2            ; Signed Integer                                                  ;
; LPM_WIDTHS             ; 1            ; Signed Integer                                                  ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                  ;
; CBXI_PARAMETER         ; mux_i7e      ; Untyped                                                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                         ;
+------------------------+--------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Receiver:inst9|cordic_rx:cordic ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; IN_WIDTH       ; 16    ; Signed Integer                                      ;
; EXTRA_BITS     ; 5     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Receiver:inst9|cic:cic_inst_I1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; STAGES         ; 3     ; Signed Integer                                     ;
; DECIMATION     ; 50    ; Signed Integer                                     ;
; IN_WIDTH       ; 22    ; Signed Integer                                     ;
; ACC_WIDTH      ; 39    ; Signed Integer                                     ;
; OUT_WIDTH      ; 24    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Receiver:inst9|cic:cic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; WIDTH          ; 39    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Receiver:inst9|cic:cic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; WIDTH          ; 39    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Receiver:inst9|cic:cic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; WIDTH          ; 39    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Receiver:inst9|cic:cic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; WIDTH          ; 39    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Receiver:inst9|cic:cic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; WIDTH          ; 39    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Receiver:inst9|cic:cic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; WIDTH          ; 39    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Receiver:inst9|cic:cic_inst_Q1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; STAGES         ; 3     ; Signed Integer                                     ;
; DECIMATION     ; 50    ; Signed Integer                                     ;
; IN_WIDTH       ; 22    ; Signed Integer                                     ;
; ACC_WIDTH      ; 39    ; Signed Integer                                     ;
; OUT_WIDTH      ; 24    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Receiver:inst9|cic:cic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; WIDTH          ; 39    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Receiver:inst9|cic:cic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; WIDTH          ; 39    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Receiver:inst9|cic:cic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; WIDTH          ; 39    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Receiver:inst9|cic:cic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; WIDTH          ; 39    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Receiver:inst9|cic:cic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; WIDTH          ; 39    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Receiver:inst9|cic:cic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; WIDTH          ; 39    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Receiver:inst9|memcic:memcic_inst_I ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; STAGES         ; 11    ; Signed Integer                                          ;
; DECIMATION     ; 10    ; Signed Integer                                          ;
; ACC_WIDTH      ; 62    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Receiver:inst9|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                            ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                         ;
; WIDTH_A                            ; 72                   ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_B                            ; 72                   ; Signed Integer                                                                  ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                  ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_7bp1      ; Untyped                                                                         ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Receiver:inst9|memcic:memcic_inst_Q ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; STAGES         ; 11    ; Signed Integer                                          ;
; DECIMATION     ; 10    ; Signed Integer                                          ;
; ACC_WIDTH      ; 62    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Receiver:inst9|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                            ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                         ;
; WIDTH_A                            ; 72                   ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_B                            ; 72                   ; Signed Integer                                                                  ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                  ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_7bp1      ; Untyped                                                                         ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Receiver:inst9|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                       ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                                                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; INIT_FILE                          ; fir_coeffs_rom.hex   ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_nvb1      ; Untyped                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Receiver:inst9|fir:fir_inst_I ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; OUT_WIDTH      ; 24    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Receiver:inst9|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                          ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                       ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                ;
; TAP_DISTANCE   ; 256            ; Signed Integer                                                                                                ;
; WIDTH          ; 25             ; Signed Integer                                                                                                ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                       ;
; CBXI_PARAMETER ; shift_taps_frv ; Untyped                                                                                                       ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Receiver:inst9|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                       ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                             ;
; LPM_WIDTHA                                     ; 24           ; Signed Integer                                                                             ;
; LPM_WIDTHB                                     ; 24           ; Signed Integer                                                                             ;
; LPM_WIDTHP                                     ; 48           ; Signed Integer                                                                             ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                    ;
; LPM_PIPELINE                                   ; 1            ; Signed Integer                                                                             ;
; LATENCY                                        ; 0            ; Untyped                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                    ;
; MAXIMIZE_SPEED                                 ; 9            ; Untyped                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                    ;
; CBXI_PARAMETER                                 ; mult_okp     ; Untyped                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                    ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Receiver:inst9|fir:fir_inst_Q ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; OUT_WIDTH      ; 24    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Receiver:inst9|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                          ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                       ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                ;
; TAP_DISTANCE   ; 256            ; Signed Integer                                                                                                ;
; WIDTH          ; 25             ; Signed Integer                                                                                                ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                       ;
; CBXI_PARAMETER ; shift_taps_frv ; Untyped                                                                                                       ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Receiver:inst9|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                       ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                             ;
; LPM_WIDTHA                                     ; 24           ; Signed Integer                                                                             ;
; LPM_WIDTHB                                     ; 24           ; Signed Integer                                                                             ;
; LPM_WIDTHP                                     ; 48           ; Signed Integer                                                                             ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                    ;
; LPM_PIPELINE                                   ; 1            ; Signed Integer                                                                             ;
; LATENCY                                        ; 0            ; Untyped                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                    ;
; MAXIMIZE_SPEED                                 ; 9            ; Untyped                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                    ;
; CBXI_PARAMETER                                 ; mult_okp     ; Untyped                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                    ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Receiver:inst9|FirInterp8:fi ;
+----------------+------------+---------------------------------------------+
; Parameter Name ; Value      ; Type                                        ;
+----------------+------------+---------------------------------------------+
; OBITS          ; 20         ; Signed Integer                              ;
; ABITS          ; 24         ; Signed Integer                              ;
; NTAPS          ; 1000000000 ; Unsigned Binary                             ;
; NTAPS_BITS     ; 9          ; Signed Integer                              ;
; rWait          ; 0          ; Signed Integer                              ;
; rAddr          ; 1          ; Signed Integer                              ;
; rAddrA         ; 2          ; Signed Integer                              ;
; rAddrB         ; 3          ; Signed Integer                              ;
; rRun           ; 4          ; Signed Integer                              ;
; rDone          ; 5          ; Signed Integer                              ;
; rEnd1          ; 6          ; Signed Integer                              ;
; rEnd2          ; 7          ; Signed Integer                              ;
; rEnd3          ; 8          ; Signed Integer                              ;
; rEnd4          ; 9          ; Signed Integer                              ;
+----------------+------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Receiver:inst9|FirInterp8:fi|firromI:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                   ;
; WIDTH_A                            ; 18                   ; Signed Integer                                            ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                            ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; INIT_FILE                          ; coefI8.mif           ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_83b1      ; Untyped                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                     ;
; WIDTH_A                            ; 36                   ; Signed Integer                                              ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                              ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 36                   ; Signed Integer                                              ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                              ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_jbp1      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Receiver:inst9|CicInterpM5:in2 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; RRRR           ; 125   ; Signed Integer                                     ;
; IBITS          ; 20    ; Signed Integer                                     ;
; OBITS          ; 16    ; Signed Integer                                     ;
; GBITS          ; 28    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Receiver:inst9|cordic_tx:cordic_inst ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; IN_WIDTH       ; 16    ; Signed Integer                                           ;
; EXTRA_BITS     ; 1     ; Signed Integer                                           ;
; OUT_WIDTH      ; 16    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: add:inst|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+--------------+-------------------------------------------------+
; Parameter Name         ; Value        ; Type                                            ;
+------------------------+--------------+-------------------------------------------------+
; LPM_WIDTH              ; 8            ; Signed Integer                                  ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                         ;
; LPM_DIRECTION          ; SUB          ; Untyped                                         ;
; ONE_INPUT_IS_CONSTANT  ; YES          ; Untyped                                         ;
; LPM_PIPELINE           ; 0            ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                         ;
; REGISTERED_AT_END      ; 0            ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                         ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                         ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                              ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                         ;
; USE_WYS                ; OFF          ; Untyped                                         ;
; STYLE                  ; FAST         ; Untyped                                         ;
; CBXI_PARAMETER         ; add_sub_gmh  ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                  ;
+------------------------+--------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                              ;
+-------------------------------------------------+-------------------------------------------+----------------+
; Parameter Name                                  ; Value                                     ; Type           ;
+-------------------------------------------------+-------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                             ; String         ;
; sld_node_info                                   ; 805334528                                 ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                           ; String         ;
; SLD_IP_VERSION                                  ; 6                                         ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                         ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                         ; Signed Integer ;
; sld_data_bits                                   ; 8                                         ; Untyped        ;
; sld_trigger_bits                                ; 8                                         ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                        ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                     ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                     ; Signed Integer ;
; sld_incremental_routing                         ; 1                                         ; Untyped        ;
; sld_sample_depth                                ; 128                                       ; Untyped        ;
; sld_segment_size                                ; 128                                       ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                      ; Untyped        ;
; sld_state_bits                                  ; 11                                        ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                         ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                         ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                         ; Signed Integer ;
; sld_trigger_level                               ; 1                                         ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                         ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                         ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                         ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                         ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                         ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_trx_auto_signaltap_0_1_672c, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                         ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                         ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                      ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                      ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                      ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                      ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                      ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                      ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                      ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                      ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                      ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                      ; String         ;
; sld_inversion_mask_length                       ; 21                                        ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000                     ; Untyped        ;
; sld_power_up_trigger                            ; 0                                         ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                 ; String         ;
; sld_state_flow_use_generated                    ; 0                                         ; Untyped        ;
; sld_current_resource_width                      ; 1                                         ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                       ; Untyped        ;
; sld_storage_qualifier_bits                      ; 8                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                         ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                       ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                         ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                     ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                         ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                         ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                         ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 1                                 ;
; Entity Instance               ; pll:inst3|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                         ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                        ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 7                                                                                                            ;
; Entity Instance                           ; mem_module:inst5|mem2:inst3|altsyncram:altsyncram_component                                                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                            ;
;     -- NUMWORDS_A                         ; 1024                                                                                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                    ;
; Entity Instance                           ; mem_module:inst5|mem1:inst|altsyncram:altsyncram_component                                                   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                            ;
;     -- NUMWORDS_A                         ; 1024                                                                                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                    ;
; Entity Instance                           ; Receiver:inst9|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                    ;
;     -- WIDTH_A                            ; 72                                                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                 ;
;     -- WIDTH_B                            ; 72                                                                                                           ;
;     -- NUMWORDS_B                         ; 32                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                       ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                    ;
; Entity Instance                           ; Receiver:inst9|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                    ;
;     -- WIDTH_A                            ; 72                                                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                 ;
;     -- WIDTH_B                            ; 72                                                                                                           ;
;     -- NUMWORDS_B                         ; 32                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                       ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                    ;
; Entity Instance                           ; Receiver:inst9|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                          ;
;     -- WIDTH_A                            ; 24                                                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                    ;
; Entity Instance                           ; Receiver:inst9|FirInterp8:fi|firromI:rom|altsyncram:altsyncram_component                                     ;
;     -- OPERATION_MODE                     ; ROM                                                                                                          ;
;     -- WIDTH_A                            ; 18                                                                                                           ;
;     -- NUMWORDS_A                         ; 512                                                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                    ;
; Entity Instance                           ; Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                    ;
;     -- WIDTH_A                            ; 36                                                                                                           ;
;     -- NUMWORDS_A                         ; 64                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                 ;
;     -- WIDTH_B                            ; 36                                                                                                           ;
;     -- NUMWORDS_B                         ; 64                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                       ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                    ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                             ;
+----------------------------+----------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                              ;
+----------------------------+----------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                  ;
; Entity Instance            ; Receiver:inst9|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                  ;
;     -- TAP_DISTANCE        ; 256                                                                                                ;
;     -- WIDTH               ; 25                                                                                                 ;
; Entity Instance            ; Receiver:inst9|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                  ;
;     -- TAP_DISTANCE        ; 256                                                                                                ;
;     -- WIDTH               ; 25                                                                                                 ;
+----------------------------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                        ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                         ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 2                                                                                                             ;
; Entity Instance                       ; Receiver:inst9|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 24                                                                                                            ;
;     -- LPM_WIDTHB                     ; 24                                                                                                            ;
;     -- LPM_WIDTHP                     ; 48                                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                            ;
; Entity Instance                       ; Receiver:inst9|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 24                                                                                                            ;
;     -- LPM_WIDTHB                     ; 24                                                                                                            ;
;     -- LPM_WIDTHP                     ; 48                                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                            ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Receiver:inst9|cordic_tx:cordic_inst"                                                           ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; out_data_I[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_data_Q       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "Receiver:inst9|CicInterpM5:in2" ;
+----------+-------+----------+------------------------------+
; Port     ; Type  ; Severity ; Details                      ;
+----------+-------+----------+------------------------------+
; clock_en ; Input ; Info     ; Stuck at VCC                 ;
+----------+-------+----------+------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "Receiver:inst9|fir:fir_inst_Q" ;
+------------+--------+----------+--------------------------+
; Port       ; Type   ; Severity ; Details                  ;
+------------+--------+----------+--------------------------+
; out_strobe ; Output ; Info     ; Explicitly unconnected   ;
+------------+--------+----------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Receiver:inst9|fir:fir_inst_I|fir_mac:fir_mac_inst"                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; out_data[55..47] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_data[21..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Receiver:inst9|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst"                                            ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; taps ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "Receiver:inst9|memcic:memcic_inst_Q" ;
+------------+--------+----------+--------------------------------+
; Port       ; Type   ; Severity ; Details                        ;
+------------+--------+----------+--------------------------------+
; out_strobe ; Output ; Info     ; Explicitly unconnected         ;
+------------+--------+----------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Receiver:inst9|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst"                                                                  ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                  ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; data[71..62] ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; q            ; Output ; Warning  ; Output or bidir port (72 bits) is wider than the port expression (62 bits) it drives; bit(s) "q[71..62]" have no fanouts ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "Receiver:inst9|cic:cic_inst_Q1" ;
+------------+--------+----------+---------------------------+
; Port       ; Type   ; Severity ; Details                   ;
+------------+--------+----------+---------------------------+
; in_strobe  ; Input  ; Info     ; Stuck at VCC              ;
; out_strobe ; Output ; Info     ; Explicitly unconnected    ;
+------------+--------+----------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Receiver:inst9|cic:cic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst"                           ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; out_data[13..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "Receiver:inst9|cic:cic_inst_I1" ;
+-----------+-------+----------+-----------------------------+
; Port      ; Type  ; Severity ; Details                     ;
+-----------+-------+----------+-----------------------------+
; in_strobe ; Input ; Info     ; Stuck at VCC                ;
+-----------+-------+----------+-----------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "Receiver:inst9|cordic_rx:cordic" ;
+---------------+-------+----------+--------------------------+
; Port          ; Type  ; Severity ; Details                  ;
+---------------+-------+----------+--------------------------+
; in_data[7..0] ; Input ; Info     ; Stuck at GND             ;
+---------------+-------+----------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 8                   ; 8                ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                               ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                         ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------+
; 0              ; mem2        ; 8     ; 1024  ; Read/Write ; mem_module:inst5|mem2:inst3|altsyncram:altsyncram_component|altsyncram_a9g1:auto_generated ;
; 1              ; mem1        ; 8     ; 1024  ; Read/Write ; mem_module:inst5|mem1:inst|altsyncram:altsyncram_component|altsyncram_99g1:auto_generated  ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 64                          ;
; cycloneiii_ff         ; 2412                        ;
;     CLR               ; 10                          ;
;     ENA               ; 642                         ;
;     ENA CLR           ; 8                           ;
;     ENA CLR SLD       ; 20                          ;
;     ENA SCLR          ; 79                          ;
;     ENA SLD           ; 153                         ;
;     SCLR              ; 123                         ;
;     SLD               ; 184                         ;
;     plain             ; 1193                        ;
; cycloneiii_lcell_comb ; 3512                        ;
;     arith             ; 2288                        ;
;         2 data inputs ; 490                         ;
;         3 data inputs ; 1798                        ;
;     normal            ; 1224                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 63                          ;
;         2 data inputs ; 458                         ;
;         3 data inputs ; 383                         ;
;         4 data inputs ; 316                         ;
; cycloneiii_mac_mult   ; 8                           ;
; cycloneiii_mac_out    ; 8                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 214                         ;
;                       ;                             ;
; Max LUT depth         ; 8.10                        ;
; Average LUT depth     ; 3.27                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:14     ;
+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                 ;
+----------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                            ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------+---------+
; clk_adc              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pll:inst3|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; N/A     ;
; adc_in[0]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; adc_in[0]                                                                    ; N/A     ;
; adc_in[0]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; adc_in[0]                                                                    ; N/A     ;
; adc_in[1]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; adc_in[1]                                                                    ; N/A     ;
; adc_in[1]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; adc_in[1]                                                                    ; N/A     ;
; adc_in[2]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; adc_in[2]                                                                    ; N/A     ;
; adc_in[2]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; adc_in[2]                                                                    ; N/A     ;
; adc_in[3]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; adc_in[3]                                                                    ; N/A     ;
; adc_in[3]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; adc_in[3]                                                                    ; N/A     ;
; adc_in[4]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; adc_in[4]                                                                    ; N/A     ;
; adc_in[4]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; adc_in[4]                                                                    ; N/A     ;
; adc_in[5]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; adc_in[5]                                                                    ; N/A     ;
; adc_in[5]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; adc_in[5]                                                                    ; N/A     ;
; adc_in[6]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; adc_in[6]                                                                    ; N/A     ;
; adc_in[6]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; adc_in[6]                                                                    ; N/A     ;
; adc_in[7]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; adc_in[7]                                                                    ; N/A     ;
; adc_in[7]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; adc_in[7]                                                                    ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Wed Jan 25 20:09:11 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off trx -c trx
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file memcic.v
    Info (12023): Found entity 1: memcic File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file firromi.v
    Info (12023): Found entity 1: firromI File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firromI.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file firram36i.v
    Info (12023): Found entity 1: firram36I File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firram36I.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file firinterp.v
    Info (12023): Found entity 1: FirInterp8 File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file cic_interp.v
    Info (12023): Found entity 1: CicInterpM5 File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/cic_interp.v Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file spi_master.vhd
    Info (12022): Found design unit 1: spi_master-rtl File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/spi_master.vhd Line: 215
    Info (12023): Found entity 1: spi_master File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/spi_master.vhd Line: 173
Info (12021): Found 1 design units, including 1 entities, in source file excontrol.v
    Info (12023): Found entity 1: excontrol File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/excontrol.v Line: 14
Info (12021): Found 3 design units, including 3 entities, in source file firfilt.v
    Info (12023): Found entity 1: fir File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firfilt.v Line: 8
    Info (12023): Found entity 2: fir_coeffs File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firfilt.v Line: 111
    Info (12023): Found entity 3: fir_mac File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firfilt.v Line: 137
Info (12021): Found 1 design units, including 1 entities, in source file cic.v
    Info (12023): Found entity 1: cic File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/cic.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file receiver.v
    Info (12023): Found entity 1: Receiver File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file serializer.v
    Info (12023): Found entity 1: serializer File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/serializer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tenbaset_txd.v
    Info (12023): Found entity 1: TENBASET_TxD File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/TENBASET_TxD.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file tenbaset_rxd.v
    Info (12023): Found entity 1: TENBASET_RxD File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/TENBASET_RxD.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file data_cntr.v
    Info (12023): Found entity 1: data_ctrl File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/data_cntr.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file reset_ctrl.v
    Info (12023): Found entity 1: power_up File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/reset_ctrl.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file trx.bdf
    Info (12023): Found entity 1: trx
Info (12021): Found 1 design units, including 1 entities, in source file addtx.v
    Info (12023): Found entity 1: addtx File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/addtx.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file add.v
    Info (12023): Found entity 1: add File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/add.v Line: 40
Info (12127): Elaborating entity "trx" for the top level hierarchy
Info (12128): Elaborating entity "power_up" for hierarchy "power_up:inst6"
Warning (12125): Using design file clk_div_4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: clk_div_4
Info (12128): Elaborating entity "clk_div_4" for hierarchy "clk_div_4:inst11"
Warning (12125): Using design file pll.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: pll-SYN File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/pll.vhd Line: 55
    Info (12023): Found entity 1: pll File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/pll.vhd Line: 43
Info (12128): Elaborating entity "pll" for hierarchy "pll:inst3"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:inst3|altpll:altpll_component" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/pll.vhd Line: 158
Info (12130): Elaborated megafunction instantiation "pll:inst3|altpll:altpll_component" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/pll.vhd Line: 158
Info (12133): Instantiated megafunction "pll:inst3|altpll:altpll_component" with the following parameter: File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/pll.vhd Line: 158
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "25"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "48"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "25"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "24"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "3125"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "24"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:inst3|altpll:altpll_component|pll_altpll:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "TENBASET_TxD" for hierarchy "TENBASET_TxD:inst7"
Warning (10230): Verilog HDL assignment warning at TENBASET_TxD.v(69): truncated value with size 32 to match size of target (1) File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/TENBASET_TxD.v Line: 69
Warning (10230): Verilog HDL assignment warning at TENBASET_TxD.v(73): truncated value with size 32 to match size of target (10) File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/TENBASET_TxD.v Line: 73
Warning (10230): Verilog HDL assignment warning at TENBASET_TxD.v(119): truncated value with size 32 to match size of target (8) File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/TENBASET_TxD.v Line: 119
Warning (10230): Verilog HDL assignment warning at TENBASET_TxD.v(120): truncated value with size 32 to match size of target (8) File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/TENBASET_TxD.v Line: 120
Warning (10230): Verilog HDL assignment warning at TENBASET_TxD.v(121): truncated value with size 32 to match size of target (8) File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/TENBASET_TxD.v Line: 121
Warning (10230): Verilog HDL assignment warning at TENBASET_TxD.v(122): truncated value with size 32 to match size of target (8) File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/TENBASET_TxD.v Line: 122
Warning (10230): Verilog HDL assignment warning at TENBASET_TxD.v(123): truncated value with size 32 to match size of target (8) File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/TENBASET_TxD.v Line: 123
Warning (10230): Verilog HDL assignment warning at TENBASET_TxD.v(124): truncated value with size 32 to match size of target (8) File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/TENBASET_TxD.v Line: 124
Warning (10230): Verilog HDL assignment warning at TENBASET_TxD.v(125): truncated value with size 32 to match size of target (8) File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/TENBASET_TxD.v Line: 125
Warning (10230): Verilog HDL assignment warning at TENBASET_TxD.v(126): truncated value with size 32 to match size of target (8) File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/TENBASET_TxD.v Line: 126
Warning (10230): Verilog HDL assignment warning at TENBASET_TxD.v(147): truncated value with size 32 to match size of target (4) File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/TENBASET_TxD.v Line: 147
Warning (10230): Verilog HDL assignment warning at TENBASET_TxD.v(150): truncated value with size 32 to match size of target (12) File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/TENBASET_TxD.v Line: 150
Warning (10230): Verilog HDL assignment warning at TENBASET_TxD.v(165): truncated value with size 32 to match size of target (1) File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/TENBASET_TxD.v Line: 165
Warning (10230): Verilog HDL assignment warning at TENBASET_TxD.v(169): truncated value with size 32 to match size of target (18) File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/TENBASET_TxD.v Line: 169
Warning (10230): Verilog HDL assignment warning at TENBASET_TxD.v(177): truncated value with size 32 to match size of target (3) File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/TENBASET_TxD.v Line: 177
Warning (10230): Verilog HDL assignment warning at TENBASET_TxD.v(180): truncated value with size 32 to match size of target (1) File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/TENBASET_TxD.v Line: 180
Info (12128): Elaborating entity "data_ctrl" for hierarchy "data_ctrl:inst4"
Warning (10230): Verilog HDL assignment warning at data_cntr.v(20): truncated value with size 32 to match size of target (1) File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/data_cntr.v Line: 20
Warning (12125): Using design file clk_mux1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: clk_mux1-SYN File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/clk_mux1.vhd Line: 53
    Info (12023): Found entity 1: clk_mux1 File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/clk_mux1.vhd Line: 42
Info (12128): Elaborating entity "clk_mux1" for hierarchy "clk_mux1:inst10"
Info (12128): Elaborating entity "LPM_MUX" for hierarchy "clk_mux1:inst10|LPM_MUX:LPM_MUX_component" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/clk_mux1.vhd Line: 75
Info (12130): Elaborated megafunction instantiation "clk_mux1:inst10|LPM_MUX:LPM_MUX_component" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/clk_mux1.vhd Line: 75
Info (12133): Instantiated megafunction "clk_mux1:inst10|LPM_MUX:LPM_MUX_component" with the following parameter: File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/clk_mux1.vhd Line: 75
    Info (12134): Parameter "LPM_WIDTH" = "1"
    Info (12134): Parameter "LPM_SIZE" = "2"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MUX"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_i7e.tdf
    Info (12023): Found entity 1: mux_i7e File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/mux_i7e.tdf Line: 23
Info (12128): Elaborating entity "mux_i7e" for hierarchy "clk_mux1:inst10|LPM_MUX:LPM_MUX_component|mux_i7e:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Warning (12125): Using design file mem_module.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mem_module
Info (12128): Elaborating entity "mem_module" for hierarchy "mem_module:inst5"
Warning (12125): Using design file mux1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: mux1-SYN File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/mux1.vhd Line: 53
    Info (12023): Found entity 1: mux1 File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/mux1.vhd Line: 42
Info (12128): Elaborating entity "mux1" for hierarchy "mem_module:inst5|mux1:inst6"
Info (12128): Elaborating entity "LPM_MUX" for hierarchy "mem_module:inst5|mux1:inst6|LPM_MUX:LPM_MUX_component" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/mux1.vhd Line: 87
Info (12130): Elaborated megafunction instantiation "mem_module:inst5|mux1:inst6|LPM_MUX:LPM_MUX_component" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/mux1.vhd Line: 87
Info (12133): Instantiated megafunction "mem_module:inst5|mux1:inst6|LPM_MUX:LPM_MUX_component" with the following parameter: File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/mux1.vhd Line: 87
    Info (12134): Parameter "LPM_WIDTH" = "8"
    Info (12134): Parameter "LPM_SIZE" = "2"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MUX"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_p7e.tdf
    Info (12023): Found entity 1: mux_p7e File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/mux_p7e.tdf Line: 23
Info (12128): Elaborating entity "mux_p7e" for hierarchy "mem_module:inst5|mux1:inst6|LPM_MUX:LPM_MUX_component|mux_p7e:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Warning (12125): Using design file mem2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: mem2-SYN File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/mem2.vhd Line: 54
    Info (12023): Found entity 1: mem2 File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/mem2.vhd Line: 42
Info (12128): Elaborating entity "mem2" for hierarchy "mem_module:inst5|mem2:inst3"
Info (12128): Elaborating entity "altsyncram" for hierarchy "mem_module:inst5|mem2:inst3|altsyncram:altsyncram_component" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/mem2.vhd Line: 89
Info (12130): Elaborated megafunction instantiation "mem_module:inst5|mem2:inst3|altsyncram:altsyncram_component" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/mem2.vhd Line: 89
Info (12133): Instantiated megafunction "mem_module:inst5|mem2:inst3|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/mem2.vhd Line: 89
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=mem2"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a9g1.tdf
    Info (12023): Found entity 1: altsyncram_a9g1 File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_a9g1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_a9g1" for hierarchy "mem_module:inst5|mem2:inst3|altsyncram:altsyncram_component|altsyncram_a9g1:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aj62.tdf
    Info (12023): Found entity 1: altsyncram_aj62 File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_aj62.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_aj62" for hierarchy "mem_module:inst5|mem2:inst3|altsyncram:altsyncram_component|altsyncram_a9g1:auto_generated|altsyncram_aj62:altsyncram1" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_a9g1.tdf Line: 37
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "mem_module:inst5|mem2:inst3|altsyncram:altsyncram_component|altsyncram_a9g1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_a9g1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "mem_module:inst5|mem2:inst3|altsyncram:altsyncram_component|altsyncram_a9g1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_a9g1.tdf Line: 38
Info (12133): Instantiated megafunction "mem_module:inst5|mem2:inst3|altsyncram:altsyncram_component|altsyncram_a9g1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_a9g1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1835363634"
    Info (12134): Parameter "NUMWORDS" = "1024"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "10"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "mem_module:inst5|mem2:inst3|altsyncram:altsyncram_component|altsyncram_a9g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/altera/15.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "mem_module:inst5|mem2:inst3|altsyncram:altsyncram_component|altsyncram_a9g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/altera/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 228
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "mem_module:inst5|mem2:inst3|altsyncram:altsyncram_component|altsyncram_a9g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/altera/15.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 747
Warning (12125): Using design file bus_switch11.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: bus_switch11 File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/bus_switch11.v Line: 2
Info (12128): Elaborating entity "bus_switch11" for hierarchy "mem_module:inst5|bus_switch11:inst9"
Warning (12125): Using design file bus_switch8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: bus_switch8 File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/bus_switch8.v Line: 2
Info (12128): Elaborating entity "bus_switch8" for hierarchy "mem_module:inst5|bus_switch8:inst1"
Warning (10230): Verilog HDL assignment warning at bus_switch8.v(8): truncated value with size 32 to match size of target (8) File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/bus_switch8.v Line: 8
Warning (10230): Verilog HDL assignment warning at bus_switch8.v(9): truncated value with size 32 to match size of target (8) File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/bus_switch8.v Line: 9
Warning (12125): Using design file mem1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: mem1-SYN File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/mem1.vhd Line: 54
    Info (12023): Found entity 1: mem1 File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/mem1.vhd Line: 42
Info (12128): Elaborating entity "mem1" for hierarchy "mem_module:inst5|mem1:inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "mem_module:inst5|mem1:inst|altsyncram:altsyncram_component" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/mem1.vhd Line: 89
Info (12130): Elaborated megafunction instantiation "mem_module:inst5|mem1:inst|altsyncram:altsyncram_component" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/mem1.vhd Line: 89
Info (12133): Instantiated megafunction "mem_module:inst5|mem1:inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/mem1.vhd Line: 89
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=mem1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_99g1.tdf
    Info (12023): Found entity 1: altsyncram_99g1 File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_99g1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_99g1" for hierarchy "mem_module:inst5|mem1:inst|altsyncram:altsyncram_component|altsyncram_99g1:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "mem_module:inst5|mem1:inst|altsyncram:altsyncram_component|altsyncram_99g1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_99g1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "mem_module:inst5|mem1:inst|altsyncram:altsyncram_component|altsyncram_99g1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_99g1.tdf Line: 38
Info (12133): Instantiated megafunction "mem_module:inst5|mem1:inst|altsyncram:altsyncram_component|altsyncram_99g1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_99g1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1835363633"
    Info (12134): Parameter "NUMWORDS" = "1024"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "10"
Info (12128): Elaborating entity "serializer" for hierarchy "serializer:inst1"
Info (12128): Elaborating entity "Receiver" for hierarchy "Receiver:inst9"
Warning (10036): Verilog HDL or VHDL warning at receiver.v(17): object "adc_data_cap" assigned a value but never read File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v Line: 17
Info (12128): Elaborating entity "excontrol" for hierarchy "Receiver:inst9|excontrol:ex" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v Line: 22
Warning (12125): Using design file cordic_rx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cordic_rx File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/cordic_rx.v Line: 7
Info (12128): Elaborating entity "cordic_rx" for hierarchy "Receiver:inst9|cordic_rx:cordic" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v Line: 34
Info (12128): Elaborating entity "cic" for hierarchy "Receiver:inst9|cic:cic_inst_I1" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v Line: 52
Warning (12125): Using design file cic_integrator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cic_integrator File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/cic_integrator.v Line: 25
Info (12128): Elaborating entity "cic_integrator" for hierarchy "Receiver:inst9|cic:cic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/cic.v Line: 103
Warning (12125): Using design file cic_comb.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cic_comb File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/cic_comb.v Line: 25
Info (12128): Elaborating entity "cic_comb" for hierarchy "Receiver:inst9|cic:cic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/cic.v Line: 111
Info (12128): Elaborating entity "memcic" for hierarchy "Receiver:inst9|memcic:memcic_inst_I" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v Line: 80
Warning (12125): Using design file memcic_ram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: memcic_ram File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic_ram.v Line: 39
Info (12128): Elaborating entity "memcic_ram" for hierarchy "Receiver:inst9|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic.v Line: 205
Info (12128): Elaborating entity "altsyncram" for hierarchy "Receiver:inst9|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic_ram.v Line: 88
Info (12130): Elaborated megafunction instantiation "Receiver:inst9|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic_ram.v Line: 88
Info (12133): Instantiated megafunction "Receiver:inst9|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic_ram.v Line: 88
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "width_a" = "72"
    Info (12134): Parameter "width_b" = "72"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7bp1.tdf
    Info (12023): Found entity 1: altsyncram_7bp1 File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_7bp1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7bp1" for hierarchy "Receiver:inst9|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_7bp1:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "fir_coeffs" for hierarchy "Receiver:inst9|fir_coeffs:fir_coeffs_inst" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v Line: 110
Warning (12125): Using design file fir_coeffs_rom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: fir_coeffs_rom File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/fir_coeffs_rom.v Line: 39
Info (12128): Elaborating entity "fir_coeffs_rom" for hierarchy "Receiver:inst9|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firfilt.v Line: 130
Info (12128): Elaborating entity "altsyncram" for hierarchy "Receiver:inst9|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/fir_coeffs_rom.v Line: 81
Info (12130): Elaborated megafunction instantiation "Receiver:inst9|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/fir_coeffs_rom.v Line: 81
Info (12133): Instantiated megafunction "Receiver:inst9|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/fir_coeffs_rom.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "fir_coeffs_rom.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nvb1.tdf
    Info (12023): Found entity 1: altsyncram_nvb1 File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_nvb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nvb1" for hierarchy "Receiver:inst9|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_nvb1:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "fir" for hierarchy "Receiver:inst9|fir:fir_inst_I" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v Line: 124
Warning (12125): Using design file fir_shiftreg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: fir_shiftreg File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/fir_shiftreg.v Line: 39
Info (12128): Elaborating entity "fir_shiftreg" for hierarchy "Receiver:inst9|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firfilt.v Line: 96
Info (12128): Elaborating entity "altshift_taps" for hierarchy "Receiver:inst9|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/fir_shiftreg.v Line: 74
Info (12130): Elaborated megafunction instantiation "Receiver:inst9|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/fir_shiftreg.v Line: 74
Info (12133): Instantiated megafunction "Receiver:inst9|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter: File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/fir_shiftreg.v Line: 74
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "1"
    Info (12134): Parameter "tap_distance" = "256"
    Info (12134): Parameter "width" = "25"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_frv.tdf
    Info (12023): Found entity 1: shift_taps_frv File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/shift_taps_frv.tdf Line: 27
Info (12128): Elaborating entity "shift_taps_frv" for hierarchy "Receiver:inst9|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_frv:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/altshift_taps.tdf Line: 104
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rga1.tdf
    Info (12023): Found entity 1: altsyncram_rga1 File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_rga1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rga1" for hierarchy "Receiver:inst9|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_frv:auto_generated|altsyncram_rga1:altsyncram2" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/shift_taps_frv.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ksf.tdf
    Info (12023): Found entity 1: cntr_ksf File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/cntr_ksf.tdf Line: 28
Info (12128): Elaborating entity "cntr_ksf" for hierarchy "Receiver:inst9|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_frv:auto_generated|cntr_ksf:cntr1" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/shift_taps_frv.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf
    Info (12023): Found entity 1: cmpr_ugc File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/cmpr_ugc.tdf Line: 23
Info (12128): Elaborating entity "cmpr_ugc" for hierarchy "Receiver:inst9|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_frv:auto_generated|cntr_ksf:cntr1|cmpr_ugc:cmpr4" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/cntr_ksf.tdf Line: 76
Info (12128): Elaborating entity "fir_mac" for hierarchy "Receiver:inst9|fir:fir_inst_I|fir_mac:fir_mac_inst" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firfilt.v Line: 107
Warning (12125): Using design file mult_24sx24s.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mult_24Sx24S File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/mult_24sx24s.v Line: 39
Info (12128): Elaborating entity "mult_24Sx24S" for hierarchy "Receiver:inst9|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firfilt.v Line: 158
Info (12128): Elaborating entity "lpm_mult" for hierarchy "Receiver:inst9|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/mult_24sx24s.v Line: 62
Info (12130): Elaborated megafunction instantiation "Receiver:inst9|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/mult_24sx24s.v Line: 62
Info (12133): Instantiated megafunction "Receiver:inst9|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component" with the following parameter: File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/mult_24sx24s.v Line: 62
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=9"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "24"
    Info (12134): Parameter "lpm_widthb" = "24"
    Info (12134): Parameter "lpm_widthp" = "48"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_okp.tdf
    Info (12023): Found entity 1: mult_okp File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/mult_okp.tdf Line: 31
Info (12128): Elaborating entity "mult_okp" for hierarchy "Receiver:inst9|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_okp:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (12128): Elaborating entity "FirInterp8" for hierarchy "Receiver:inst9|FirInterp8:fi" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v Line: 145
Info (12128): Elaborating entity "firromI" for hierarchy "Receiver:inst9|FirInterp8:fi|firromI:rom" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v Line: 59
Info (12128): Elaborating entity "altsyncram" for hierarchy "Receiver:inst9|FirInterp8:fi|firromI:rom|altsyncram:altsyncram_component" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firromI.v Line: 81
Info (12130): Elaborated megafunction instantiation "Receiver:inst9|FirInterp8:fi|firromI:rom|altsyncram:altsyncram_component" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firromI.v Line: 81
Info (12133): Instantiated megafunction "Receiver:inst9|FirInterp8:fi|firromI:rom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firromI.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "coefI8.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_83b1.tdf
    Info (12023): Found entity 1: altsyncram_83b1 File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_83b1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_83b1" for hierarchy "Receiver:inst9|FirInterp8:fi|firromI:rom|altsyncram:altsyncram_component|altsyncram_83b1:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "firram36I" for hierarchy "Receiver:inst9|FirInterp8:fi|firram36I:ram" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v Line: 64
Info (12128): Elaborating entity "altsyncram" for hierarchy "Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firram36I.v Line: 88
Info (12130): Elaborated megafunction instantiation "Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firram36I.v Line: 88
Info (12133): Instantiated megafunction "Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firram36I.v Line: 88
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "width_a" = "36"
    Info (12134): Parameter "width_b" = "36"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jbp1.tdf
    Info (12023): Found entity 1: altsyncram_jbp1 File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_jbp1" for hierarchy "Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "CicInterpM5" for hierarchy "Receiver:inst9|CicInterpM5:in2" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v Line: 147
Warning (12125): Using design file cordic_tx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cordic_tx File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/cordic_tx.v Line: 25
Info (12128): Elaborating entity "cordic_tx" for hierarchy "Receiver:inst9|cordic_tx:cordic_inst" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v Line: 153
Info (12128): Elaborating entity "add" for hierarchy "add:inst"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "add:inst|lpm_add_sub:LPM_ADD_SUB_component" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/add.v Line: 65
Info (12130): Elaborated megafunction instantiation "add:inst|lpm_add_sub:LPM_ADD_SUB_component" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/add.v Line: 65
Info (12133): Instantiated megafunction "add:inst|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter: File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/add.v Line: 65
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_gmh.tdf
    Info (12023): Found entity 1: add_sub_gmh File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/add_sub_gmh.tdf Line: 23
Info (12128): Elaborating entity "add_sub_gmh" for hierarchy "add:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_gmh:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "TENBASET_RxD" for hierarchy "TENBASET_RxD:inst13"
Warning (10230): Verilog HDL assignment warning at TENBASET_RxD.v(15): truncated value with size 32 to match size of target (2) File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/TENBASET_RxD.v Line: 15
Warning (10230): Verilog HDL assignment warning at TENBASET_RxD.v(37): truncated value with size 32 to match size of target (5) File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/TENBASET_RxD.v Line: 37
Warning (10230): Verilog HDL assignment warning at TENBASET_RxD.v(48): truncated value with size 32 to match size of target (10) File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/TENBASET_RxD.v Line: 48
Warning (10230): Verilog HDL assignment warning at TENBASET_RxD.v(51): truncated value with size 32 to match size of target (10) File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/TENBASET_RxD.v Line: 51
Warning (10230): Verilog HDL assignment warning at TENBASET_RxD.v(60): truncated value with size 32 to match size of target (3) File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/TENBASET_RxD.v Line: 60
Warning (10230): Verilog HDL assignment warning at TENBASET_RxD.v(100): truncated value with size 32 to match size of target (26) File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/TENBASET_RxD.v Line: 100
Warning (12030): Port "q" on the entity instantiation of "memcic_ram_inst" is connected to a signal of width 62. The formal width of the signal in the module is 72.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic.v Line: 205
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_m8o.tdf
    Info (12023): Found entity 1: sld_ela_trigger_m8o File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/sld_ela_trigger_m8o.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_trx_auto_signaltap_0_1_672c.v
    Info (12023): Found entity 1: sld_reserved_trx_auto_signaltap_0_1_672c File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/sld_reserved_trx_auto_signaltap_0_1_672c.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gr14.tdf
    Info (12023): Found entity 1: altsyncram_gr14 File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_gr14.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/mux_ssc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vei.tdf
    Info (12023): Found entity 1: cntr_vei File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/cntr_vei.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/cntr_i6j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/cntr_egi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/cmpr_qgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2017.01.25.21:10:30 Progress: Loading sld4d43b179/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/ip/sld4d43b179/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 166
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|q_b[0]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf Line: 38
        Warning (14320): Synthesized away node "Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|q_b[1]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf Line: 71
        Warning (14320): Synthesized away node "Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|q_b[2]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf Line: 104
        Warning (14320): Synthesized away node "Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|q_b[3]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf Line: 137
        Warning (14320): Synthesized away node "Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|q_b[4]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf Line: 170
        Warning (14320): Synthesized away node "Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|q_b[5]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf Line: 203
        Warning (14320): Synthesized away node "Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|q_b[6]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf Line: 236
        Warning (14320): Synthesized away node "Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|q_b[7]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf Line: 269
        Warning (14320): Synthesized away node "Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|q_b[8]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf Line: 302
        Warning (14320): Synthesized away node "Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|q_b[9]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf Line: 335
        Warning (14320): Synthesized away node "Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|q_b[10]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf Line: 368
        Warning (14320): Synthesized away node "Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|q_b[11]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf Line: 401
        Warning (14320): Synthesized away node "Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|q_b[12]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf Line: 434
        Warning (14320): Synthesized away node "Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|q_b[13]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf Line: 467
        Warning (14320): Synthesized away node "Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|q_b[14]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf Line: 500
        Warning (14320): Synthesized away node "Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|q_b[15]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf Line: 533
        Warning (14320): Synthesized away node "Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|q_b[16]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf Line: 566
        Warning (14320): Synthesized away node "Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|q_b[17]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf Line: 599
        Warning (14320): Synthesized away node "Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|q_b[18]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf Line: 632
        Warning (14320): Synthesized away node "Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|q_b[19]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf Line: 665
        Warning (14320): Synthesized away node "Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|q_b[20]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf Line: 698
        Warning (14320): Synthesized away node "Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|q_b[21]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf Line: 731
        Warning (14320): Synthesized away node "Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|q_b[22]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf Line: 764
        Warning (14320): Synthesized away node "Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|q_b[23]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf Line: 797
        Warning (14320): Synthesized away node "Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|q_b[24]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf Line: 830
        Warning (14320): Synthesized away node "Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|q_b[25]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf Line: 863
        Warning (14320): Synthesized away node "Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|q_b[26]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf Line: 896
        Warning (14320): Synthesized away node "Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|q_b[27]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf Line: 929
        Warning (14320): Synthesized away node "Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|q_b[28]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf Line: 962
        Warning (14320): Synthesized away node "Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|q_b[29]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf Line: 995
        Warning (14320): Synthesized away node "Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|q_b[30]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf Line: 1028
        Warning (14320): Synthesized away node "Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|q_b[31]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf Line: 1061
        Warning (14320): Synthesized away node "Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|q_b[32]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf Line: 1094
        Warning (14320): Synthesized away node "Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|q_b[33]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf Line: 1127
        Warning (14320): Synthesized away node "Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|q_b[34]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf Line: 1160
        Warning (14320): Synthesized away node "Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|q_b[35]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf Line: 1193
        Warning (14320): Synthesized away node "Receiver:inst9|FirInterp8:fi|firromI:rom|altsyncram:altsyncram_component|altsyncram_83b1:auto_generated|q_a[0]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_83b1.tdf Line: 35
        Warning (14320): Synthesized away node "Receiver:inst9|FirInterp8:fi|firromI:rom|altsyncram:altsyncram_component|altsyncram_83b1:auto_generated|q_a[1]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_83b1.tdf Line: 57
        Warning (14320): Synthesized away node "Receiver:inst9|FirInterp8:fi|firromI:rom|altsyncram:altsyncram_component|altsyncram_83b1:auto_generated|q_a[2]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_83b1.tdf Line: 79
        Warning (14320): Synthesized away node "Receiver:inst9|FirInterp8:fi|firromI:rom|altsyncram:altsyncram_component|altsyncram_83b1:auto_generated|q_a[3]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_83b1.tdf Line: 101
        Warning (14320): Synthesized away node "Receiver:inst9|FirInterp8:fi|firromI:rom|altsyncram:altsyncram_component|altsyncram_83b1:auto_generated|q_a[4]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_83b1.tdf Line: 123
        Warning (14320): Synthesized away node "Receiver:inst9|FirInterp8:fi|firromI:rom|altsyncram:altsyncram_component|altsyncram_83b1:auto_generated|q_a[5]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_83b1.tdf Line: 145
        Warning (14320): Synthesized away node "Receiver:inst9|FirInterp8:fi|firromI:rom|altsyncram:altsyncram_component|altsyncram_83b1:auto_generated|q_a[6]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_83b1.tdf Line: 167
        Warning (14320): Synthesized away node "Receiver:inst9|FirInterp8:fi|firromI:rom|altsyncram:altsyncram_component|altsyncram_83b1:auto_generated|q_a[7]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_83b1.tdf Line: 189
        Warning (14320): Synthesized away node "Receiver:inst9|FirInterp8:fi|firromI:rom|altsyncram:altsyncram_component|altsyncram_83b1:auto_generated|q_a[8]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_83b1.tdf Line: 211
        Warning (14320): Synthesized away node "Receiver:inst9|FirInterp8:fi|firromI:rom|altsyncram:altsyncram_component|altsyncram_83b1:auto_generated|q_a[9]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_83b1.tdf Line: 233
        Warning (14320): Synthesized away node "Receiver:inst9|FirInterp8:fi|firromI:rom|altsyncram:altsyncram_component|altsyncram_83b1:auto_generated|q_a[10]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_83b1.tdf Line: 255
        Warning (14320): Synthesized away node "Receiver:inst9|FirInterp8:fi|firromI:rom|altsyncram:altsyncram_component|altsyncram_83b1:auto_generated|q_a[11]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_83b1.tdf Line: 277
        Warning (14320): Synthesized away node "Receiver:inst9|FirInterp8:fi|firromI:rom|altsyncram:altsyncram_component|altsyncram_83b1:auto_generated|q_a[12]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_83b1.tdf Line: 299
        Warning (14320): Synthesized away node "Receiver:inst9|FirInterp8:fi|firromI:rom|altsyncram:altsyncram_component|altsyncram_83b1:auto_generated|q_a[13]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_83b1.tdf Line: 321
        Warning (14320): Synthesized away node "Receiver:inst9|FirInterp8:fi|firromI:rom|altsyncram:altsyncram_component|altsyncram_83b1:auto_generated|q_a[14]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_83b1.tdf Line: 343
        Warning (14320): Synthesized away node "Receiver:inst9|FirInterp8:fi|firromI:rom|altsyncram:altsyncram_component|altsyncram_83b1:auto_generated|q_a[15]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_83b1.tdf Line: 365
        Warning (14320): Synthesized away node "Receiver:inst9|FirInterp8:fi|firromI:rom|altsyncram:altsyncram_component|altsyncram_83b1:auto_generated|q_a[16]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_83b1.tdf Line: 387
        Warning (14320): Synthesized away node "Receiver:inst9|FirInterp8:fi|firromI:rom|altsyncram:altsyncram_component|altsyncram_83b1:auto_generated|q_a[17]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_83b1.tdf Line: 409
        Warning (14320): Synthesized away node "Receiver:inst9|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_7bp1:auto_generated|q_b[62]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_7bp1.tdf Line: 2084
        Warning (14320): Synthesized away node "Receiver:inst9|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_7bp1:auto_generated|q_b[63]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_7bp1.tdf Line: 2117
        Warning (14320): Synthesized away node "Receiver:inst9|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_7bp1:auto_generated|q_b[64]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_7bp1.tdf Line: 2150
        Warning (14320): Synthesized away node "Receiver:inst9|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_7bp1:auto_generated|q_b[65]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_7bp1.tdf Line: 2183
        Warning (14320): Synthesized away node "Receiver:inst9|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_7bp1:auto_generated|q_b[66]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_7bp1.tdf Line: 2216
        Warning (14320): Synthesized away node "Receiver:inst9|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_7bp1:auto_generated|q_b[67]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_7bp1.tdf Line: 2249
        Warning (14320): Synthesized away node "Receiver:inst9|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_7bp1:auto_generated|q_b[68]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_7bp1.tdf Line: 2282
        Warning (14320): Synthesized away node "Receiver:inst9|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_7bp1:auto_generated|q_b[69]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_7bp1.tdf Line: 2315
        Warning (14320): Synthesized away node "Receiver:inst9|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_7bp1:auto_generated|q_b[70]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_7bp1.tdf Line: 2348
        Warning (14320): Synthesized away node "Receiver:inst9|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_7bp1:auto_generated|q_b[71]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_7bp1.tdf Line: 2381
        Warning (14320): Synthesized away node "Receiver:inst9|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_7bp1:auto_generated|q_b[62]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_7bp1.tdf Line: 2084
        Warning (14320): Synthesized away node "Receiver:inst9|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_7bp1:auto_generated|q_b[63]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_7bp1.tdf Line: 2117
        Warning (14320): Synthesized away node "Receiver:inst9|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_7bp1:auto_generated|q_b[64]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_7bp1.tdf Line: 2150
        Warning (14320): Synthesized away node "Receiver:inst9|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_7bp1:auto_generated|q_b[65]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_7bp1.tdf Line: 2183
        Warning (14320): Synthesized away node "Receiver:inst9|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_7bp1:auto_generated|q_b[66]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_7bp1.tdf Line: 2216
        Warning (14320): Synthesized away node "Receiver:inst9|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_7bp1:auto_generated|q_b[67]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_7bp1.tdf Line: 2249
        Warning (14320): Synthesized away node "Receiver:inst9|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_7bp1:auto_generated|q_b[68]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_7bp1.tdf Line: 2282
        Warning (14320): Synthesized away node "Receiver:inst9|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_7bp1:auto_generated|q_b[69]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_7bp1.tdf Line: 2315
        Warning (14320): Synthesized away node "Receiver:inst9|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_7bp1:auto_generated|q_b[70]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_7bp1.tdf Line: 2348
        Warning (14320): Synthesized away node "Receiver:inst9|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_7bp1:auto_generated|q_b[71]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_7bp1.tdf Line: 2381
Info (13014): Ignored 336 buffer(s)
    Info (13019): Ignored 336 SOFT buffer(s)
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer clk_mux1:inst10|lpm_mux:LPM_MUX_component|mux_i7e:auto_generated|result_node[0]~0 File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/mux_i7e.tdf Line: 30
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 78 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "mem_module:inst5|clk_mux1:inst14|lpm_mux:LPM_MUX_component|mux_i7e:auto_generated|result_node[0]" File: C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/mux_i7e.tdf Line: 30
Info (144001): Generated suppressed messages file C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/output_files/trx.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 49 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4882 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 12 output pins
    Info (21061): Implemented 4618 logic cells
    Info (21064): Implemented 222 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 14 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 123 warnings
    Info: Peak virtual memory: 954 megabytes
    Info: Processing ended: Wed Jan 25 20:11:08 2017
    Info: Elapsed time: 00:01:57
    Info: Total CPU time (on all processors): 00:02:26


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/output_files/trx.map.smsg.


