{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 03 21:31:50 2015 " "Info: Processing started: Thu Dec 03 21:31:50 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off D_FF -c D_FF --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off D_FF -c D_FF --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "D_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_4/D_FF/D_FF.vhd" 5 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clock register register Q~reg0 Q~reg0 450.05 MHz Internal " "Info: Clock \"Clock\" Internal fmax is restricted to 450.05 MHz between source register \"Q~reg0\" and destination register \"Q~reg0\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Longest register register " "Info: + Longest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Q~reg0 1 REG LCFF_X30_Y35_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y35_N5; Fanout = 2; REG Node = 'Q~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q~reg0 } "NODE_NAME" } } { "D_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_4/D_FF/D_FF.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns Q~90 2 COMB LCCOMB_X30_Y35_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X30_Y35_N4; Fanout = 1; COMB Node = 'Q~90'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { Q~reg0 Q~90 } "NODE_NAME" } } { "D_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_4/D_FF/D_FF.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns Q~reg0 3 REG LCFF_X30_Y35_N5 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X30_Y35_N5; Fanout = 2; REG Node = 'Q~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Q~90 Q~reg0 } "NODE_NAME" } } { "D_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_4/D_FF/D_FF.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Q~reg0 Q~90 Q~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { Q~reg0 {} Q~90 {} Q~reg0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.313 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 2.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns Clock 1 CLK PIN_B11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B11; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "D_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_4/D_FF/D_FF.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.537 ns) 2.313 ns Q~reg0 2 REG LCFF_X30_Y35_N5 2 " "Info: 2: + IC(0.926 ns) + CELL(0.537 ns) = 2.313 ns; Loc. = LCFF_X30_Y35_N5; Fanout = 2; REG Node = 'Q~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.463 ns" { Clock Q~reg0 } "NODE_NAME" } } { "D_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_4/D_FF/D_FF.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.387 ns ( 59.97 % ) " "Info: Total cell delay = 1.387 ns ( 59.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.926 ns ( 40.03 % ) " "Info: Total interconnect delay = 0.926 ns ( 40.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { Clock Q~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { Clock {} Clock~combout {} Q~reg0 {} } { 0.000ns 0.000ns 0.926ns } { 0.000ns 0.850ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.313 ns - Longest register " "Info: - Longest clock path from clock \"Clock\" to source register is 2.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns Clock 1 CLK PIN_B11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B11; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "D_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_4/D_FF/D_FF.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.537 ns) 2.313 ns Q~reg0 2 REG LCFF_X30_Y35_N5 2 " "Info: 2: + IC(0.926 ns) + CELL(0.537 ns) = 2.313 ns; Loc. = LCFF_X30_Y35_N5; Fanout = 2; REG Node = 'Q~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.463 ns" { Clock Q~reg0 } "NODE_NAME" } } { "D_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_4/D_FF/D_FF.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.387 ns ( 59.97 % ) " "Info: Total cell delay = 1.387 ns ( 59.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.926 ns ( 40.03 % ) " "Info: Total interconnect delay = 0.926 ns ( 40.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { Clock Q~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { Clock {} Clock~combout {} Q~reg0 {} } { 0.000ns 0.000ns 0.926ns } { 0.000ns 0.850ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { Clock Q~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { Clock {} Clock~combout {} Q~reg0 {} } { 0.000ns 0.000ns 0.926ns } { 0.000ns 0.850ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { Clock Q~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { Clock {} Clock~combout {} Q~reg0 {} } { 0.000ns 0.000ns 0.926ns } { 0.000ns 0.850ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "D_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_4/D_FF/D_FF.vhd" 14 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "D_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_4/D_FF/D_FF.vhd" 14 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Q~reg0 Q~90 Q~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { Q~reg0 {} Q~90 {} Q~reg0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { Clock Q~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { Clock {} Clock~combout {} Q~reg0 {} } { 0.000ns 0.000ns 0.926ns } { 0.000ns 0.850ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { Clock Q~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { Clock {} Clock~combout {} Q~reg0 {} } { 0.000ns 0.000ns 0.926ns } { 0.000ns 0.850ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { Q~reg0 {} } {  } {  } "" } } { "D_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_4/D_FF/D_FF.vhd" 14 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "Q~reg0 Load Clock 4.039 ns register " "Info: tsu for register \"Q~reg0\" (data pin = \"Load\", clock pin = \"Clock\") is 4.039 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.388 ns + Longest pin register " "Info: + Longest pin to register delay is 6.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns Load 1 PIN PIN_C12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_C12; Fanout = 1; PIN Node = 'Load'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Load } "NODE_NAME" } } { "D_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_4/D_FF/D_FF.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.804 ns) + CELL(0.271 ns) 5.915 ns Q~89 2 COMB LCCOMB_X30_Y35_N0 1 " "Info: 2: + IC(4.804 ns) + CELL(0.271 ns) = 5.915 ns; Loc. = LCCOMB_X30_Y35_N0; Fanout = 1; COMB Node = 'Q~89'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.075 ns" { Load Q~89 } "NODE_NAME" } } { "D_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_4/D_FF/D_FF.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.150 ns) 6.304 ns Q~90 3 COMB LCCOMB_X30_Y35_N4 1 " "Info: 3: + IC(0.239 ns) + CELL(0.150 ns) = 6.304 ns; Loc. = LCCOMB_X30_Y35_N4; Fanout = 1; COMB Node = 'Q~90'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.389 ns" { Q~89 Q~90 } "NODE_NAME" } } { "D_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_4/D_FF/D_FF.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.388 ns Q~reg0 4 REG LCFF_X30_Y35_N5 2 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 6.388 ns; Loc. = LCFF_X30_Y35_N5; Fanout = 2; REG Node = 'Q~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Q~90 Q~reg0 } "NODE_NAME" } } { "D_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_4/D_FF/D_FF.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.345 ns ( 21.06 % ) " "Info: Total cell delay = 1.345 ns ( 21.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.043 ns ( 78.94 % ) " "Info: Total interconnect delay = 5.043 ns ( 78.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.388 ns" { Load Q~89 Q~90 Q~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.388 ns" { Load {} Load~combout {} Q~89 {} Q~90 {} Q~reg0 {} } { 0.000ns 0.000ns 4.804ns 0.239ns 0.000ns } { 0.000ns 0.840ns 0.271ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "D_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_4/D_FF/D_FF.vhd" 14 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.313 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 2.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns Clock 1 CLK PIN_B11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B11; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "D_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_4/D_FF/D_FF.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.537 ns) 2.313 ns Q~reg0 2 REG LCFF_X30_Y35_N5 2 " "Info: 2: + IC(0.926 ns) + CELL(0.537 ns) = 2.313 ns; Loc. = LCFF_X30_Y35_N5; Fanout = 2; REG Node = 'Q~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.463 ns" { Clock Q~reg0 } "NODE_NAME" } } { "D_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_4/D_FF/D_FF.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.387 ns ( 59.97 % ) " "Info: Total cell delay = 1.387 ns ( 59.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.926 ns ( 40.03 % ) " "Info: Total interconnect delay = 0.926 ns ( 40.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { Clock Q~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { Clock {} Clock~combout {} Q~reg0 {} } { 0.000ns 0.000ns 0.926ns } { 0.000ns 0.850ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.388 ns" { Load Q~89 Q~90 Q~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.388 ns" { Load {} Load~combout {} Q~89 {} Q~90 {} Q~reg0 {} } { 0.000ns 0.000ns 4.804ns 0.239ns 0.000ns } { 0.000ns 0.840ns 0.271ns 0.150ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { Clock Q~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { Clock {} Clock~combout {} Q~reg0 {} } { 0.000ns 0.000ns 0.926ns } { 0.000ns 0.850ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock Q Q~reg0 5.976 ns register " "Info: tco from clock \"Clock\" to destination pin \"Q\" through register \"Q~reg0\" is 5.976 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.313 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 2.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns Clock 1 CLK PIN_B11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B11; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "D_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_4/D_FF/D_FF.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.537 ns) 2.313 ns Q~reg0 2 REG LCFF_X30_Y35_N5 2 " "Info: 2: + IC(0.926 ns) + CELL(0.537 ns) = 2.313 ns; Loc. = LCFF_X30_Y35_N5; Fanout = 2; REG Node = 'Q~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.463 ns" { Clock Q~reg0 } "NODE_NAME" } } { "D_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_4/D_FF/D_FF.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.387 ns ( 59.97 % ) " "Info: Total cell delay = 1.387 ns ( 59.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.926 ns ( 40.03 % ) " "Info: Total interconnect delay = 0.926 ns ( 40.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { Clock Q~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { Clock {} Clock~combout {} Q~reg0 {} } { 0.000ns 0.000ns 0.926ns } { 0.000ns 0.850ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "D_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_4/D_FF/D_FF.vhd" 14 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.413 ns + Longest register pin " "Info: + Longest register to pin delay is 3.413 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Q~reg0 1 REG LCFF_X30_Y35_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y35_N5; Fanout = 2; REG Node = 'Q~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q~reg0 } "NODE_NAME" } } { "D_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_4/D_FF/D_FF.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.625 ns) + CELL(2.788 ns) 3.413 ns Q 2 PIN PIN_B12 0 " "Info: 2: + IC(0.625 ns) + CELL(2.788 ns) = 3.413 ns; Loc. = PIN_B12; Fanout = 0; PIN Node = 'Q'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.413 ns" { Q~reg0 Q } "NODE_NAME" } } { "D_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_4/D_FF/D_FF.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.788 ns ( 81.69 % ) " "Info: Total cell delay = 2.788 ns ( 81.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.625 ns ( 18.31 % ) " "Info: Total interconnect delay = 0.625 ns ( 18.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.413 ns" { Q~reg0 Q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.413 ns" { Q~reg0 {} Q {} } { 0.000ns 0.625ns } { 0.000ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { Clock Q~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { Clock {} Clock~combout {} Q~reg0 {} } { 0.000ns 0.000ns 0.926ns } { 0.000ns 0.850ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.413 ns" { Q~reg0 Q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.413 ns" { Q~reg0 {} Q {} } { 0.000ns 0.625ns } { 0.000ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "Q~reg0 L_value Clock 0.340 ns register " "Info: th for register \"Q~reg0\" (data pin = \"L_value\", clock pin = \"Clock\") is 0.340 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.313 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 2.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns Clock 1 CLK PIN_B11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B11; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "D_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_4/D_FF/D_FF.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.537 ns) 2.313 ns Q~reg0 2 REG LCFF_X30_Y35_N5 2 " "Info: 2: + IC(0.926 ns) + CELL(0.537 ns) = 2.313 ns; Loc. = LCFF_X30_Y35_N5; Fanout = 2; REG Node = 'Q~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.463 ns" { Clock Q~reg0 } "NODE_NAME" } } { "D_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_4/D_FF/D_FF.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.387 ns ( 59.97 % ) " "Info: Total cell delay = 1.387 ns ( 59.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.926 ns ( 40.03 % ) " "Info: Total interconnect delay = 0.926 ns ( 40.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { Clock Q~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { Clock {} Clock~combout {} Q~reg0 {} } { 0.000ns 0.000ns 0.926ns } { 0.000ns 0.850ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "D_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_4/D_FF/D_FF.vhd" 14 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.239 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.239 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns L_value 1 PIN PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'L_value'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { L_value } "NODE_NAME" } } { "D_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_4/D_FF/D_FF.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.150 ns) 1.766 ns Q~89 2 COMB LCCOMB_X30_Y35_N0 1 " "Info: 2: + IC(0.637 ns) + CELL(0.150 ns) = 1.766 ns; Loc. = LCCOMB_X30_Y35_N0; Fanout = 1; COMB Node = 'Q~89'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.787 ns" { L_value Q~89 } "NODE_NAME" } } { "D_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_4/D_FF/D_FF.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.150 ns) 2.155 ns Q~90 3 COMB LCCOMB_X30_Y35_N4 1 " "Info: 3: + IC(0.239 ns) + CELL(0.150 ns) = 2.155 ns; Loc. = LCCOMB_X30_Y35_N4; Fanout = 1; COMB Node = 'Q~90'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.389 ns" { Q~89 Q~90 } "NODE_NAME" } } { "D_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_4/D_FF/D_FF.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.239 ns Q~reg0 4 REG LCFF_X30_Y35_N5 2 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 2.239 ns; Loc. = LCFF_X30_Y35_N5; Fanout = 2; REG Node = 'Q~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Q~90 Q~reg0 } "NODE_NAME" } } { "D_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_4/D_FF/D_FF.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.363 ns ( 60.88 % ) " "Info: Total cell delay = 1.363 ns ( 60.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.876 ns ( 39.12 % ) " "Info: Total interconnect delay = 0.876 ns ( 39.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.239 ns" { L_value Q~89 Q~90 Q~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.239 ns" { L_value {} L_value~combout {} Q~89 {} Q~90 {} Q~reg0 {} } { 0.000ns 0.000ns 0.637ns 0.239ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { Clock Q~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { Clock {} Clock~combout {} Q~reg0 {} } { 0.000ns 0.000ns 0.926ns } { 0.000ns 0.850ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.239 ns" { L_value Q~89 Q~90 Q~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.239 ns" { L_value {} L_value~combout {} Q~89 {} Q~90 {} Q~reg0 {} } { 0.000ns 0.000ns 0.637ns 0.239ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Allocated 180 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 03 21:32:13 2015 " "Info: Processing ended: Thu Dec 03 21:32:13 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Info: Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
