/* Quartus II Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Full Version */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EP3C16F484) Path("D:/ECDAV_course/EDU_LAB/FPGA_LAB/fpga_start_lab/lab6/project_q72/") File("start_lab.sof") MfrSpec(OpMask(1));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
