#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x7fffd7683530 .scope module, "cache_tb" "cache_tb" 2 28;
 .timescale -9 -12;
P_0x7fffd7658a20 .param/l "ADDRESS_BITS" 0 2 30, +C4<00000000000000000000000000100000>;
P_0x7fffd7658a60 .param/l "ASSOCIATIVITY" 0 2 31, +C4<00000000000000000000000000000010>;
P_0x7fffd7658aa0 .param/l "BLOCK_BITS" 0 2 29, +C4<00000000000000000000000000000100>;
P_0x7fffd7658ae0 .param/l "CACHE_SIZE" 0 2 33, +C4<00000000000000000000010000000000>;
P_0x7fffd7658b20 .param/str "REPLACEMENT" 0 2 32, "LRU";
P_0x7fffd7658b60 .param/l "SET_BITS" 0 2 35, +C4<0000000000000000000000000000000101>;
P_0x7fffd7658ba0 .param/l "TAG_BITS" 0 2 36, +C4<00000000000000000000000000000010111>;
P_0x7fffd7658be0 .param/str "TRACE_FILE" 0 2 37, "prog0.mem";
P_0x7fffd7658c20 .param/l "WAY_BITS" 0 2 34, +C4<000000000000000000000000000000010>;
v0x7fffd76b3230_0 .var/i "address_file", 31 0;
v0x7fffd76b3330_0 .var "address_in", 31 0;
v0x7fffd76b3420_0 .var "clk", 0 0;
v0x7fffd76b34f0_0 .var "data_in", 31 0;
v0x7fffd76b3590_0 .net "data_out", 31 0, v0x7fffd76b2660_0;  1 drivers
v0x7fffd76b3630_0 .var "enable", 0 0;
v0x7fffd76b3720_0 .net "hit", 0 0, L_0x7fffd76b4fc0;  1 drivers
v0x7fffd76b37c0_0 .var/i "miss_count", 31 0;
v0x7fffd76b3860_0 .var "rst", 0 0;
v0x7fffd76b3990_0 .var/i "scan_file", 31 0;
v0x7fffd76b3a70_0 .var/i "total_count", 31 0;
E_0x7fffd76537a0 .event negedge, v0x7fffd76ae0e0_0;
S_0x7fffd7684200 .scope module, "UUT" "cache" 2 57, 3 24 0, S_0x7fffd7683530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "address_in";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 1 "hit_out";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x7fffd766d880 .param/l "ADDR_BITS" 0 3 31, +C4<00000000000000000000000000100000>;
P_0x7fffd766d8c0 .param/l "ASSOCIATIVITY" 0 3 25, +C4<00000000000000000000000000000010>;
P_0x7fffd766d900 .param/l "BLOCK_BITS" 0 3 27, +C4<00000000000000000000000000000100>;
P_0x7fffd766d940 .param/l "DATA_BITS" 0 3 30, +C4<00000000000000000000000000100000>;
P_0x7fffd766d980 .param/str "REPLACEMENT" 0 3 32, "LRU";
P_0x7fffd766d9c0 .param/l "SET_BITS" 0 3 28, +C4<0000000000000000000000000000000101>;
P_0x7fffd766da00 .param/l "TAG_BITS" 0 3 29, +C4<00000000000000000000000000000010111>;
P_0x7fffd766da40 .param/l "WAY_BITS" 0 3 26, +C4<000000000000000000000000000000010>;
v0x7fffd76b2170_0 .net *"_ivl_5", 5 0, L_0x7fffd76b5100;  1 drivers
v0x7fffd76b2250_0 .net "address_in", 31 0, v0x7fffd76b3330_0;  1 drivers
v0x7fffd76b2330_0 .net "clk", 0 0, v0x7fffd76b3420_0;  1 drivers
v0x7fffd76b2400 .array "data", 0 1;
v0x7fffd76b2400_0 .net v0x7fffd76b2400 0, 31 0, L_0x7fffd768a720; 1 drivers
v0x7fffd76b2400_1 .net v0x7fffd76b2400 1, 31 0, L_0x7fffd76b4dc0; 1 drivers
v0x7fffd76b2520_0 .net "data_in", 31 0, v0x7fffd76b34f0_0;  1 drivers
v0x7fffd76b2660_0 .var "data_out", 31 0;
v0x7fffd76b2720_0 .net "enable", 0 0, v0x7fffd76b3630_0;  1 drivers
v0x7fffd76b27c0_0 .var "enables", 1 0;
v0x7fffd76b2880_0 .net "hit_out", 0 0, L_0x7fffd76b4fc0;  alias, 1 drivers
v0x7fffd76b2940_0 .var "hits", 1 0;
v0x7fffd76b2a00_0 .net "match", 1 0, v0x7fffd76b2040_0;  1 drivers
v0x7fffd76b2aa0_0 .net "rst", 0 0, v0x7fffd76b3860_0;  1 drivers
v0x7fffd76b2b40_0 .net "set_idx", 4 0, L_0x7fffd76b51f0;  1 drivers
v0x7fffd76b2c00_0 .net "tag", 22 0, L_0x7fffd76b52e0;  1 drivers
v0x7fffd76b2d10 .array "tags", 0 1;
v0x7fffd76b2d10_0 .net v0x7fffd76b2d10 0, 22 0, L_0x7fffd7692970; 1 drivers
v0x7fffd76b2d10_1 .net v0x7fffd76b2d10 1, 22 0, L_0x7fffd7680a50; 1 drivers
v0x7fffd76b2df0 .array "valids", 0 1;
v0x7fffd76b2df0_0 .net v0x7fffd76b2df0 0, 0 0, L_0x7fffd7691670; 1 drivers
v0x7fffd76b2df0_1 .net v0x7fffd76b2df0 1, 0 0, L_0x7fffd76859c0; 1 drivers
v0x7fffd76b2ef0_0 .var/i "w", 31 0;
v0x7fffd76b30a0_0 .net "way", 1 0, L_0x7fffd76b3b50;  1 drivers
E_0x7fffd7651970 .event edge, v0x7fffd76ae000_0, v0x7fffd7692ad0_0;
E_0x7fffd764cb50 .event edge, v0x7fffd76ae1a0_0, v0x7fffd76afc60_0;
L_0x7fffd76b4470 .part v0x7fffd76b27c0_0, 0, 1;
L_0x7fffd76b4ed0 .part v0x7fffd76b27c0_0, 1, 1;
L_0x7fffd76b4fc0 .reduce/or v0x7fffd76b2940_0;
L_0x7fffd76b5100 .part v0x7fffd76b3330_0, 4, 6;
L_0x7fffd76b51f0 .part L_0x7fffd76b5100, 0, 5;
L_0x7fffd76b52e0 .part v0x7fffd76b3330_0, 9, 23;
S_0x7fffd7684f60 .scope generate, "genblk3" "genblk3" 3 71, 3 71 0, S_0x7fffd7684200;
 .timescale -9 -12;
S_0x7fffd76793c0 .scope module, "replacement" "lru_replacement" 3 76, 4 24 0, S_0x7fffd7684f60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 5 "set_in";
    .port_info 4 /INPUT 2 "way_in";
    .port_info 5 /OUTPUT 2 "next_out";
P_0x7fffd7613620 .param/l "ASSOCIATIVITY" 0 4 27, +C4<00000000000000000000000000000010>;
P_0x7fffd7613660 .param/l "SET_SIZE" 0 4 26, +C4<0000000000000000000000000000000101>;
P_0x7fffd76136a0 .param/l "WAY_SIZE" 0 4 25, +C4<000000000000000000000000000000010>;
v0x7fffd76666f0_0 .net "clk", 0 0, v0x7fffd76b3420_0;  alias, 1 drivers
v0x7fffd7690d20 .array/i "counts", 63 0, 31 0;
v0x7fffd7692ad0_0 .net "enable", 0 0, v0x7fffd76b3630_0;  alias, 1 drivers
v0x7fffd768a8c0_0 .var/i "i", 31 0;
v0x7fffd76857c0_0 .var/i "j", 31 0;
v0x7fffd7680850_0 .var "min_idx", 4 0;
v0x7fffd76adf20_0 .var "new_idx", 4 0;
v0x7fffd76ae000_0 .net "next_out", 1 0, L_0x7fffd76b3b50;  alias, 1 drivers
v0x7fffd76ae0e0_0 .net "rst", 0 0, v0x7fffd76b3860_0;  alias, 1 drivers
v0x7fffd76ae1a0_0 .net "set_in", 4 0, L_0x7fffd76b51f0;  alias, 1 drivers
v0x7fffd76ae280_0 .var/i "tick", 31 0;
v0x7fffd76ae360_0 .net "way_in", 1 0, v0x7fffd76b2040_0;  alias, 1 drivers
E_0x7fffd7692a40 .event edge, v0x7fffd7692ad0_0, v0x7fffd76ae360_0, v0x7fffd76ae1a0_0;
E_0x7fffd76823e0 .event posedge, v0x7fffd76666f0_0;
L_0x7fffd76b3b50 .part v0x7fffd76adf20_0, 0, 2;
S_0x7fffd76ae500 .scope generate, "genblk4[0]" "genblk4[0]" 3 90, 3 90 0, S_0x7fffd7684200;
 .timescale -9 -12;
P_0x7fffd76ae6d0 .param/l "i" 0 3 90, +C4<00>;
S_0x7fffd76ae790 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffd76ae500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 5 "index_in";
    .port_info 4 /INPUT 23 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 23 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffd76ae970 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffd76ae9b0 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000000101>;
P_0x7fffd76ae9f0 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010111>;
L_0x7fffd7691670 .functor BUFZ 1, L_0x7fffd76b3bf0, C4<0>, C4<0>, C4<0>;
L_0x7fffd7692970 .functor BUFZ 23, L_0x7fffd76b3f00, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_0x7fffd768a720 .functor BUFZ 32, L_0x7fffd76b41b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffd76aeb60_0 .net *"_ivl_0", 0 0, L_0x7fffd76b3bf0;  1 drivers
v0x7fffd76aee00_0 .net *"_ivl_10", 6 0, L_0x7fffd76b3fa0;  1 drivers
L_0x7fb0728b0060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd76aeee0_0 .net *"_ivl_13", 1 0, L_0x7fb0728b0060;  1 drivers
v0x7fffd76aefd0_0 .net *"_ivl_16", 31 0, L_0x7fffd76b41b0;  1 drivers
v0x7fffd76af0b0_0 .net *"_ivl_18", 6 0, L_0x7fffd76b4250;  1 drivers
v0x7fffd76af1e0_0 .net *"_ivl_2", 6 0, L_0x7fffd76b3d10;  1 drivers
L_0x7fb0728b00a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd76af2c0_0 .net *"_ivl_21", 1 0, L_0x7fb0728b00a8;  1 drivers
L_0x7fb0728b0018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd76af3a0_0 .net *"_ivl_5", 1 0, L_0x7fb0728b0018;  1 drivers
v0x7fffd76af480_0 .net *"_ivl_8", 22 0, L_0x7fffd76b3f00;  1 drivers
v0x7fffd76af560_0 .var/i "block", 31 0;
v0x7fffd76af640_0 .net "clk", 0 0, v0x7fffd76b3420_0;  alias, 1 drivers
v0x7fffd76af6e0 .array "data", 0 31, 31 0;
v0x7fffd76af780_0 .net "data_in", 31 0, v0x7fffd76b34f0_0;  alias, 1 drivers
v0x7fffd76af860_0 .net "data_out", 31 0, L_0x7fffd768a720;  alias, 1 drivers
v0x7fffd76af940_0 .net "enable", 0 0, L_0x7fffd76b4470;  1 drivers
v0x7fffd76afa00_0 .net "index_in", 4 0, L_0x7fffd76b51f0;  alias, 1 drivers
v0x7fffd76afaf0_0 .net "rst", 0 0, v0x7fffd76b3860_0;  alias, 1 drivers
v0x7fffd76afbc0 .array "tag", 0 31, 22 0;
v0x7fffd76afc60_0 .net "tag_in", 22 0, L_0x7fffd76b52e0;  alias, 1 drivers
v0x7fffd76afd20_0 .net "tag_out", 22 0, L_0x7fffd7692970;  alias, 1 drivers
v0x7fffd76afe00 .array "valid", 0 31, 0 0;
v0x7fffd76afea0_0 .net "valid_out", 0 0, L_0x7fffd7691670;  alias, 1 drivers
E_0x7fffd7635b80 .event posedge, v0x7fffd76af940_0;
L_0x7fffd76b3bf0 .array/port v0x7fffd76afe00, L_0x7fffd76b3d10;
L_0x7fffd76b3d10 .concat [ 5 2 0 0], L_0x7fffd76b51f0, L_0x7fb0728b0018;
L_0x7fffd76b3f00 .array/port v0x7fffd76afbc0, L_0x7fffd76b3fa0;
L_0x7fffd76b3fa0 .concat [ 5 2 0 0], L_0x7fffd76b51f0, L_0x7fb0728b0060;
L_0x7fffd76b41b0 .array/port v0x7fffd76af6e0, L_0x7fffd76b4250;
L_0x7fffd76b4250 .concat [ 5 2 0 0], L_0x7fffd76b51f0, L_0x7fb0728b00a8;
S_0x7fffd76b0080 .scope generate, "genblk4[1]" "genblk4[1]" 3 90, 3 90 0, S_0x7fffd7684200;
 .timescale -9 -12;
P_0x7fffd76b0260 .param/l "i" 0 3 90, +C4<01>;
S_0x7fffd76b0320 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffd76b0080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 5 "index_in";
    .port_info 4 /INPUT 23 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 23 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffd76b0500 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffd76b0540 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000000101>;
P_0x7fffd76b0580 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010111>;
L_0x7fffd76859c0 .functor BUFZ 1, L_0x7fffd76b4510, C4<0>, C4<0>, C4<0>;
L_0x7fffd7680a50 .functor BUFZ 23, L_0x7fffd76b4790, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_0x7fffd76b4dc0 .functor BUFZ 32, L_0x7fffd76b4ba0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffd76b0720_0 .net *"_ivl_0", 0 0, L_0x7fffd76b4510;  1 drivers
v0x7fffd76b09c0_0 .net *"_ivl_10", 6 0, L_0x7fffd76b4830;  1 drivers
L_0x7fb0728b0138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd76b0aa0_0 .net *"_ivl_13", 1 0, L_0x7fb0728b0138;  1 drivers
v0x7fffd76b0b90_0 .net *"_ivl_16", 31 0, L_0x7fffd76b4ba0;  1 drivers
v0x7fffd76b0c70_0 .net *"_ivl_18", 6 0, L_0x7fffd76b4c40;  1 drivers
v0x7fffd76b0da0_0 .net *"_ivl_2", 6 0, L_0x7fffd76b45b0;  1 drivers
L_0x7fb0728b0180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd76b0e80_0 .net *"_ivl_21", 1 0, L_0x7fb0728b0180;  1 drivers
L_0x7fb0728b00f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd76b0f60_0 .net *"_ivl_5", 1 0, L_0x7fb0728b00f0;  1 drivers
v0x7fffd76b1040_0 .net *"_ivl_8", 22 0, L_0x7fffd76b4790;  1 drivers
v0x7fffd76b1120_0 .var/i "block", 31 0;
v0x7fffd76b1200_0 .net "clk", 0 0, v0x7fffd76b3420_0;  alias, 1 drivers
v0x7fffd76b12a0 .array "data", 0 31, 31 0;
v0x7fffd76b1360_0 .net "data_in", 31 0, v0x7fffd76b34f0_0;  alias, 1 drivers
v0x7fffd76b1420_0 .net "data_out", 31 0, L_0x7fffd76b4dc0;  alias, 1 drivers
v0x7fffd76b14e0_0 .net "enable", 0 0, L_0x7fffd76b4ed0;  1 drivers
v0x7fffd76b15a0_0 .net "index_in", 4 0, L_0x7fffd76b51f0;  alias, 1 drivers
v0x7fffd76b16b0_0 .net "rst", 0 0, v0x7fffd76b3860_0;  alias, 1 drivers
v0x7fffd76b17a0 .array "tag", 0 31, 22 0;
v0x7fffd76b1860_0 .net "tag_in", 22 0, L_0x7fffd76b52e0;  alias, 1 drivers
v0x7fffd76b1920_0 .net "tag_out", 22 0, L_0x7fffd7680a50;  alias, 1 drivers
v0x7fffd76b19e0 .array "valid", 0 31, 0 0;
v0x7fffd76b1a80_0 .net "valid_out", 0 0, L_0x7fffd76859c0;  alias, 1 drivers
E_0x7fffd765c3a0 .event posedge, v0x7fffd76b14e0_0;
L_0x7fffd76b4510 .array/port v0x7fffd76b19e0, L_0x7fffd76b45b0;
L_0x7fffd76b45b0 .concat [ 5 2 0 0], L_0x7fffd76b51f0, L_0x7fb0728b00f0;
L_0x7fffd76b4790 .array/port v0x7fffd76b17a0, L_0x7fffd76b4830;
L_0x7fffd76b4830 .concat [ 5 2 0 0], L_0x7fffd76b51f0, L_0x7fb0728b0138;
L_0x7fffd76b4ba0 .array/port v0x7fffd76b12a0, L_0x7fffd76b4c40;
L_0x7fffd76b4c40 .concat [ 5 2 0 0], L_0x7fffd76b51f0, L_0x7fb0728b0180;
S_0x7fffd76b1cb0 .scope module, "match_encoder" "encoder" 3 105, 6 24 0, S_0x7fffd7684200;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 2 "out";
    .port_info 1 /INPUT 2 "in";
P_0x7fffd7691c20 .param/l "IN_SIZE" 0 6 25, +C4<00000000000000000000000000000010>;
P_0x7fffd7691c60 .param/l "OUT_SIZE" 0 6 26, +C4<000000000000000000000000000000010>;
v0x7fffd76b1f40_0 .net "in", 1 0, v0x7fffd76b2940_0;  1 drivers
v0x7fffd76b2040_0 .var "out", 1 0;
E_0x7fffd7644e80 .event edge, v0x7fffd76b1f40_0;
    .scope S_0x7fffd76793c0;
T_0 ;
    %wait E_0x7fffd76823e0;
    %load/vec4 v0x7fffd76ae0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd76ae280_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fffd76adf20_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd768a8c0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x7fffd768a8c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd76857c0_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x7fffd76857c0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_0.5, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fffd768a8c0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7fffd76857c0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x7fffd7690d20, 4, 0;
    %load/vec4 v0x7fffd76857c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd76857c0_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v0x7fffd768a8c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd768a8c0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffd76ae280_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd76ae280_0, 0, 32;
    %load/vec4 v0x7fffd76ae360_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_0.6, 5;
    %load/vec4 v0x7fffd76ae280_0;
    %load/vec4 v0x7fffd76ae1a0_0;
    %pad/u 9;
    %pad/u 10;
    %muli 2, 0, 10;
    %pad/u 11;
    %load/vec4 v0x7fffd76ae360_0;
    %pad/u 3;
    %pad/u 11;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x7fffd7690d20, 4, 0;
T_0.6 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffd76793c0;
T_1 ;
    %wait E_0x7fffd7692a40;
    %load/vec4 v0x7fffd7692ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fffd76ae360_0;
    %pad/u 5;
    %store/vec4 v0x7fffd76adf20_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fffd7680850_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd768a8c0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x7fffd768a8c0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x7fffd76ae1a0_0;
    %pad/u 9;
    %pad/u 10;
    %muli 2, 0, 10;
    %pad/u 11;
    %load/vec4 v0x7fffd768a8c0_0;
    %pad/s 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fffd7690d20, 4;
    %load/vec4 v0x7fffd76ae1a0_0;
    %pad/u 9;
    %pad/u 10;
    %muli 2, 0, 10;
    %pad/u 11;
    %load/vec4 v0x7fffd7680850_0;
    %pad/u 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fffd7690d20, 4;
    %cmp/s;
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v0x7fffd768a8c0_0;
    %pad/s 5;
    %store/vec4 v0x7fffd7680850_0, 0, 5;
T_1.4 ;
    %load/vec4 v0x7fffd768a8c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd768a8c0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %load/vec4 v0x7fffd76ae280_0;
    %load/vec4 v0x7fffd76ae1a0_0;
    %pad/u 9;
    %pad/u 10;
    %muli 2, 0, 10;
    %pad/u 11;
    %load/vec4 v0x7fffd7680850_0;
    %pad/u 11;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd7690d20, 0, 4;
    %load/vec4 v0x7fffd7680850_0;
    %assign/vec4 v0x7fffd76adf20_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffd76ae790;
T_2 ;
    %wait E_0x7fffd76823e0;
    %load/vec4 v0x7fffd76afaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd76af560_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x7fffd76af560_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffd76af560_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd76afe00, 0, 4;
    %pushi/vec4 0, 0, 23;
    %ix/getv/s 3, v0x7fffd76af560_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd76afbc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffd76af560_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd76af6e0, 0, 4;
    %load/vec4 v0x7fffd76af560_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd76af560_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffd76ae790;
T_3 ;
    %wait E_0x7fffd7635b80;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffd76afa00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd76afe00, 0, 4;
    %load/vec4 v0x7fffd76afc60_0;
    %load/vec4 v0x7fffd76afa00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd76afbc0, 0, 4;
    %load/vec4 v0x7fffd76af780_0;
    %load/vec4 v0x7fffd76afa00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd76af6e0, 0, 4;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffd76b0320;
T_4 ;
    %wait E_0x7fffd76823e0;
    %load/vec4 v0x7fffd76b16b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd76b1120_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x7fffd76b1120_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffd76b1120_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd76b19e0, 0, 4;
    %pushi/vec4 0, 0, 23;
    %ix/getv/s 3, v0x7fffd76b1120_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd76b17a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffd76b1120_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd76b12a0, 0, 4;
    %load/vec4 v0x7fffd76b1120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd76b1120_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffd76b0320;
T_5 ;
    %wait E_0x7fffd765c3a0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffd76b15a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd76b19e0, 0, 4;
    %load/vec4 v0x7fffd76b1860_0;
    %load/vec4 v0x7fffd76b15a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd76b17a0, 0, 4;
    %load/vec4 v0x7fffd76b1360_0;
    %load/vec4 v0x7fffd76b15a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd76b12a0, 0, 4;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffd76b1cb0;
T_6 ;
    %wait E_0x7fffd7644e80;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd76b2040_0, 0, 2;
T_6.0 ;
    %load/vec4 v0x7fffd76b2040_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x7fffd76b1f40_0;
    %load/vec4 v0x7fffd76b2040_0;
    %part/u 1;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_6.1, 8;
    %load/vec4 v0x7fffd76b2040_0;
    %addi 1, 0, 2;
    %store/vec4 v0x7fffd76b2040_0, 0, 2;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffd7684200;
T_7 ;
    %wait E_0x7fffd76823e0;
    %load/vec4 v0x7fffd76b2aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffd76b2940_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffd76b27c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffd76b2660_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fffd76b2720_0;
    %pad/u 2;
    %ix/getv 4, v0x7fffd76b30a0_0;
    %shiftl 4;
    %assign/vec4 v0x7fffd76b27c0_0, 0;
    %load/vec4 v0x7fffd76b2720_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %load/vec4 v0x7fffd76b30a0_0;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x7fffd76b2a00_0;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x7fffd76b2400, 4;
    %assign/vec4 v0x7fffd76b2660_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd76b2ef0_0, 0, 32;
T_7.4 ;
    %load/vec4 v0x7fffd76b2ef0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_7.5, 5;
    %load/vec4 v0x7fffd76b2c00_0;
    %ix/getv/s 4, v0x7fffd76b2ef0_0;
    %load/vec4a v0x7fffd76b2d10, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7fffd76b2ef0_0;
    %load/vec4a v0x7fffd76b2df0, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7fffd76b2ef0_0;
    %store/vec4 v0x7fffd76b2940_0, 4, 1;
    %load/vec4 v0x7fffd76b2ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd76b2ef0_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffd7684200;
T_8 ;
    %wait E_0x7fffd764cb50;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd76b2ef0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x7fffd76b2ef0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0x7fffd76b2c00_0;
    %ix/getv/s 4, v0x7fffd76b2ef0_0;
    %load/vec4a v0x7fffd76b2d10, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7fffd76b2ef0_0;
    %load/vec4a v0x7fffd76b2df0, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7fffd76b2ef0_0;
    %store/vec4 v0x7fffd76b2940_0, 4, 1;
    %load/vec4 v0x7fffd76b2ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd76b2ef0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fffd7684200;
T_9 ;
    %wait E_0x7fffd7651970;
    %load/vec4 v0x7fffd76b2720_0;
    %pad/u 2;
    %ix/getv 4, v0x7fffd76b30a0_0;
    %shiftl 4;
    %assign/vec4 v0x7fffd76b27c0_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fffd7683530;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd76b37c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd76b3a70_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0x7fffd7683530;
T_11 ;
    %vpi_call 2 68 "$dumpfile", "lab06.vcd" {0 0 0};
    %vpi_call 2 69 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffd7684200 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x7fffd7683530;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd76b3420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd76b3860_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd76b3420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd76b3860_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd76b3420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd76b3860_0, 0, 1;
T_12.0 ;
    %delay 50000, 0;
    %load/vec4 v0x7fffd76b3420_0;
    %inv;
    %store/vec4 v0x7fffd76b3420_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_0x7fffd7683530;
T_13 ;
    %vpi_call 2 86 "$write", "Opening file..." {0 0 0};
    %vpi_func 2 87 "$fopen" 32, P_0x7fffd7658be0, "r" {0 0 0};
    %store/vec4 v0x7fffd76b3230_0, 0, 32;
    %vpi_func 2 88 "$feof" 32, v0x7fffd76b3230_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %vpi_call 2 89 "$display", "*** Cannot open trace file ***", v0x7fffd76b3230_0 {0 0 0};
    %vpi_call 2 90 "$finish" {0 0 0};
T_13.0 ;
    %vpi_call 2 92 "$display", "Done" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x7fffd7683530;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd76b3630_0, 0;
    %wait E_0x7fffd76537a0;
T_14.0 ;
    %vpi_func 2 108 "$feof" 32, v0x7fffd76b3230_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.1, 4;
    %vpi_call 2 109 "$display", "End of file" {0 0 0};
    %vpi_call 2 110 "$display", "misses:         %7d", v0x7fffd76b37c0_0 {0 0 0};
    %vpi_call 2 111 "$display", "total accesses: %7d", v0x7fffd76b3a70_0 {0 0 0};
    %pushi/real 1677721600, 4072; load=100.000
    %load/vec4 v0x7fffd76b37c0_0;
    %cvt/rv/s;
    %mul/wr;
    %load/vec4 v0x7fffd76b3a70_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 112 "$display", "Miss rate:      %7.2f", W<0,r> {0 1 0};
    %vpi_call 2 113 "$display", "Way bits:       %7d", P_0x7fffd766da40 {0 0 0};
    %vpi_call 2 114 "$display", "Set bits:       %7d", P_0x7fffd766d9c0 {0 0 0};
    %vpi_call 2 115 "$display", "Tag bits:       %7d", P_0x7fffd766da00 {0 0 0};
    %vpi_call 2 116 "$display", "Associativity:  %7d", P_0x7fffd7658a60 {0 0 0};
    %vpi_call 2 117 "$display", "Cache Size:     %7d", 32'sb00000000000000000000010000000000 {0 0 0};
    %vpi_call 2 118 "$display", "Replacement:    %7s", P_0x7fffd7658b20 {0 0 0};
    %vpi_call 2 119 "$finish" {0 0 0};
T_14.1 ;
    %vpi_func 2 121 "$fscanf" 32, v0x7fffd76b3230_0, "%x\012", v0x7fffd76b3330_0 {0 0 0};
    %store/vec4 v0x7fffd76b3990_0, 0, 32;
    %wait E_0x7fffd76823e0;
    %load/vec4 v0x7fffd76b3a70_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffd76b3a70_0, 0;
    %load/vec4 v0x7fffd76b3720_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.3, 6;
    %load/vec4 v0x7fffd76b37c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffd76b37c0_0, 0;
    %vpi_func 2 127 "$urandom" 32 {0 0 0};
    %assign/vec4 v0x7fffd76b34f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd76b3630_0, 0;
T_14.3 ;
    %wait E_0x7fffd76823e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd76b3630_0, 0, 1;
    %jmp T_14.0;
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "cache_tb.v";
    "cache.v";
    "lru_replacement.v";
    "set.v";
    "encoder.v";
