// Seed: 3023256347
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_4;
endmodule
macromodule module_1 (
    input tri1 id_0,
    input supply0 id_1,
    input tri1 id_2,
    input wire id_3,
    input uwire id_4,
    output tri0 id_5,
    input uwire id_6,
    output wire id_7,
    output wor id_8,
    output tri0 id_9
);
  wire id_11;
  nand primCall (id_9, id_12, id_3, id_11, id_4);
  assign id_7 = id_6;
  assign id_8 = id_11;
  assign id_5 = id_11;
  wire id_12;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_12,
      id_12
  );
endmodule
