Unoptimized schedule...
  : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
{
  for (int c3 = 0; c3 <= 29; c3 += 1)
    for (int c5 = 0; c5 <= 29; c5 += 1)
      for (int c7 = 0; c7 <= 7; c7 += 1)
        op_hcompute_hw_input_global_wrapper_stencil(0, c3, c5, c7);
  for (int c3 = 0; c3 <= 2; c3 += 1)
    for (int c5 = 0; c5 <= 2; c5 += 1)
      for (int c7 = 0; c7 <= 2; c7 += 1)
        for (int c9 = 0; c9 <= 7; c9 += 1)
          op_hcompute_hw_kernel_global_wrapper_stencil(0, c3, c5, c7, c9);
  for (int c3 = 0; c3 <= 27; c3 += 1)
    for (int c5 = 0; c5 <= 27; c5 += 1) {
      op_hcompute_conv_stencil(0, c3, c5);
      op_hcompute_conv_stencil_1(0, c3, c5);
      op_hcompute_conv_stencil_2(0, c3, c5);
    }
  for (int c3 = 0; c3 <= 2; c3 += 1)
    for (int c5 = 0; c5 <= 2; c5 += 1)
      for (int c7 = 0; c7 <= 27; c7 += 1)
        for (int c9 = 0; c9 <= 27; c9 += 1) {
          op_hcompute_conv_stencil_3(0, c3, c5, c7, c9);
          op_hcompute_conv_stencil_4(0, c3, c5, c7, c9);
          op_hcompute_conv_stencil_5(0, c3, c5, c7, c9);
        }
  for (int c3 = 0; c3 <= 2; c3 += 1)
    for (int c5 = 0; c5 <= 27; c5 += 1)
      for (int c7 = 0; c7 <= 27; c7 += 1)
        op_hcompute_hw_output_stencil(0, c3, c5, c7);
}
Creating ports for op: hw_output_stencil
cond = { op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_output_stencil[hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] }
	Adding output port: hw_output_stencil_op_hcompute_hw_output_stencil_0
		Consumed: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_output_stencil[hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
current out port name: 
	hw_output_stencil_op_hcompute_hw_output_stencil_0
Creating ports for op: conv_stencil
cond = { op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil[hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] }
	Adding output port: conv_stencil_op_hcompute_hw_output_stencil_1
		Consumed: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil[hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
SDom     : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_hw_output_stencil
  other_dspace_id = op_hcompute_hw_output_stencil
  Schedule domain set: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
  Domain set from prg: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
  ITS: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
ITS      : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
current out port name: 
	conv_stencil_op_hcompute_hw_output_stencil_1
Creating ports for op: hw_kernel_global_wrapper_stencil
cond = { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> hw_kernel_global_wrapper_stencil[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
		Consumed: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> hw_kernel_global_wrapper_stencil[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
Creating ports for op: hw_kernel_stencil
cond = { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> hw_kernel_stencil[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] }
	Adding output port: hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_3
		Consumed: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> hw_kernel_stencil[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7 }
SDom     : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_hw_kernel_global_wrapper_stencil
  other_dspace_id = op_hcompute_hw_kernel_global_wrapper_stencil
  Schedule domain set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7 }
  Domain set from prg: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7 }
  ITS: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7 }
ITS      : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7 }
current out port name: 
	hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_3
Creating ports for op: hw_input_global_wrapper_stencil
cond = { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
		Consumed: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
Creating ports for op: hw_input_stencil
cond = { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] }
	Adding output port: hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_5
		Consumed: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
SDom     : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_hw_input_global_wrapper_stencil
  other_dspace_id = op_hcompute_hw_input_global_wrapper_stencil
  Schedule domain set: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
  Domain set from prg: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
  ITS: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
ITS      : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
current out port name: 
	hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_5
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[2, conv_s1_y, conv_s1_x] }
	Adding output port: conv_stencil_op_hcompute_conv_stencil_5_6
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[2, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	conv_stencil_op_hcompute_conv_stencil_5_6
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[2, conv_s1_y, conv_s1_x] }
	Adding output port: conv_stencil_op_hcompute_conv_stencil_5_7
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[2, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_5
  other_dspace_id = op_hcompute_conv_stencil_5
  Schedule domain set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	conv_stencil_op_hcompute_conv_stencil_5_7	conv_stencil_op_hcompute_hw_output_stencil_1
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_5
  other_dspace_id = op_hcompute_conv_stencil_5
  Schedule domain set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 1] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_5
  other_dspace_id = op_hcompute_conv_stencil_5
  Schedule domain set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 2] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_5
  other_dspace_id = op_hcompute_conv_stencil_5
  Schedule domain set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 3] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_5
  other_dspace_id = op_hcompute_conv_stencil_5
  Schedule domain set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 4] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_5
  other_dspace_id = op_hcompute_conv_stencil_5
  Schedule domain set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 5] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_5
  other_dspace_id = op_hcompute_conv_stencil_5
  Schedule domain set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 7] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_5
  other_dspace_id = op_hcompute_conv_stencil_5
  Schedule domain set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 6] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_5
  other_dspace_id = op_hcompute_conv_stencil_5
  Schedule domain set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 0] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_5
  other_dspace_id = op_hcompute_conv_stencil_5
  Schedule domain set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 1] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_5
  other_dspace_id = op_hcompute_conv_stencil_5
  Schedule domain set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 2] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_5
  other_dspace_id = op_hcompute_conv_stencil_5
  Schedule domain set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 3] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_5
  other_dspace_id = op_hcompute_conv_stencil_5
  Schedule domain set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 4] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_5
  other_dspace_id = op_hcompute_conv_stencil_5
  Schedule domain set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 5] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_5
  other_dspace_id = op_hcompute_conv_stencil_5
  Schedule domain set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 7] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_5
  other_dspace_id = op_hcompute_conv_stencil_5
  Schedule domain set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 6] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_5
  other_dspace_id = op_hcompute_conv_stencil_5
  Schedule domain set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] }
	Adding output port: conv_stencil_op_hcompute_conv_stencil_4_24
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	conv_stencil_op_hcompute_conv_stencil_4_24	conv_stencil_op_hcompute_conv_stencil_5_6
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] }
	Adding output port: conv_stencil_op_hcompute_conv_stencil_4_25
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_4
  other_dspace_id = op_hcompute_conv_stencil_4
  Schedule domain set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	conv_stencil_op_hcompute_conv_stencil_4_25	conv_stencil_op_hcompute_conv_stencil_5_7	conv_stencil_op_hcompute_hw_output_stencil_1
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 1] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_4
  other_dspace_id = op_hcompute_conv_stencil_4
  Schedule domain set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 2] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_4
  other_dspace_id = op_hcompute_conv_stencil_4
  Schedule domain set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 3] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_4
  other_dspace_id = op_hcompute_conv_stencil_4
  Schedule domain set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 4] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_4
  other_dspace_id = op_hcompute_conv_stencil_4
  Schedule domain set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 5] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_4
  other_dspace_id = op_hcompute_conv_stencil_4
  Schedule domain set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 7] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_4
  other_dspace_id = op_hcompute_conv_stencil_4
  Schedule domain set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 6] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_4
  other_dspace_id = op_hcompute_conv_stencil_4
  Schedule domain set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_4
  other_dspace_id = op_hcompute_conv_stencil_4
  Schedule domain set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 1] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_4
  other_dspace_id = op_hcompute_conv_stencil_4
  Schedule domain set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 2] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_4
  other_dspace_id = op_hcompute_conv_stencil_4
  Schedule domain set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 3] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_4
  other_dspace_id = op_hcompute_conv_stencil_4
  Schedule domain set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 4] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_4
  other_dspace_id = op_hcompute_conv_stencil_4
  Schedule domain set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 5] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_4
  other_dspace_id = op_hcompute_conv_stencil_4
  Schedule domain set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 7] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_4
  other_dspace_id = op_hcompute_conv_stencil_4
  Schedule domain set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 6] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_4
  other_dspace_id = op_hcompute_conv_stencil_4
  Schedule domain set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 0] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_4
  other_dspace_id = op_hcompute_conv_stencil_4
  Schedule domain set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[0, conv_s1_y, conv_s1_x] }
	Adding output port: conv_stencil_op_hcompute_conv_stencil_3_42
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	conv_stencil_op_hcompute_conv_stencil_3_42	conv_stencil_op_hcompute_conv_stencil_4_24	conv_stencil_op_hcompute_conv_stencil_5_6
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[0, conv_s1_y, conv_s1_x] }
	Adding output port: conv_stencil_op_hcompute_conv_stencil_3_43
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_3
  other_dspace_id = op_hcompute_conv_stencil_3
  Schedule domain set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	conv_stencil_op_hcompute_conv_stencil_3_43	conv_stencil_op_hcompute_conv_stencil_4_25	conv_stencil_op_hcompute_conv_stencil_5_7	conv_stencil_op_hcompute_hw_output_stencil_1
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_3
  other_dspace_id = op_hcompute_conv_stencil_3
  Schedule domain set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 1] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_3
  other_dspace_id = op_hcompute_conv_stencil_3
  Schedule domain set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 2] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_3
  other_dspace_id = op_hcompute_conv_stencil_3
  Schedule domain set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 3] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_3
  other_dspace_id = op_hcompute_conv_stencil_3
  Schedule domain set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 4] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_3
  other_dspace_id = op_hcompute_conv_stencil_3
  Schedule domain set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 5] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_3
  other_dspace_id = op_hcompute_conv_stencil_3
  Schedule domain set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 7] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_3
  other_dspace_id = op_hcompute_conv_stencil_3
  Schedule domain set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 6] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_3
  other_dspace_id = op_hcompute_conv_stencil_3
  Schedule domain set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 0] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_3
  other_dspace_id = op_hcompute_conv_stencil_3
  Schedule domain set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 1] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_3
  other_dspace_id = op_hcompute_conv_stencil_3
  Schedule domain set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 2] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_3
  other_dspace_id = op_hcompute_conv_stencil_3
  Schedule domain set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 3] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_3
  other_dspace_id = op_hcompute_conv_stencil_3
  Schedule domain set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 4] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_3
  other_dspace_id = op_hcompute_conv_stencil_3
  Schedule domain set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 5] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_3
  other_dspace_id = op_hcompute_conv_stencil_3
  Schedule domain set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 7] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_3
  other_dspace_id = op_hcompute_conv_stencil_3
  Schedule domain set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 6] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_w, 0, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_3
  other_dspace_id = op_hcompute_conv_stencil_3
  Schedule domain set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23
cond = { op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> conv_stencil[2, conv_s0_y, conv_s0_x] }
	Adding output port: conv_stencil_op_hcompute_conv_stencil_2_60
		Consumed: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[2, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
current out port name: 
	conv_stencil_op_hcompute_conv_stencil_2_60	conv_stencil_op_hcompute_conv_stencil_3_42	conv_stencil_op_hcompute_conv_stencil_4_24	conv_stencil_op_hcompute_conv_stencil_5_6
cond = { op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> conv_stencil[1, conv_s0_y, conv_s0_x] }
	Adding output port: conv_stencil_op_hcompute_conv_stencil_1_61
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[1, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
current out port name: 
	conv_stencil_op_hcompute_conv_stencil_1_61	conv_stencil_op_hcompute_conv_stencil_2_60	conv_stencil_op_hcompute_conv_stencil_3_42	conv_stencil_op_hcompute_conv_stencil_4_24	conv_stencil_op_hcompute_conv_stencil_5_6
cond = { op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> conv_stencil[0, conv_s0_y, conv_s0_x] }
	Adding output port: conv_stencil_op_hcompute_conv_stencil_62
		Consumed: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
current out port name: 
	conv_stencil_op_hcompute_conv_stencil_1_61	conv_stencil_op_hcompute_conv_stencil_2_60	conv_stencil_op_hcompute_conv_stencil_3_42	conv_stencil_op_hcompute_conv_stencil_4_24	conv_stencil_op_hcompute_conv_stencil_5_6	conv_stencil_op_hcompute_conv_stencil_62
generating banks for buffer: conv_stencil
getting rddom
rddom = { conv_stencil[i0, i1, i2] : 0 <= i0 <= 2 and 0 <= i1 <= 27 and 0 <= i2 <= 27; conv_stencil[2, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27; conv_stencil[1, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27; conv_stencil[0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
Adding bank between conv_stencil_op_hcompute_conv_stencil_1_61 and conv_stencil_op_hcompute_conv_stencil_3_43
Adding bank between conv_stencil_op_hcompute_conv_stencil_1_61 and conv_stencil_op_hcompute_conv_stencil_4_25
Adding bank between conv_stencil_op_hcompute_conv_stencil_1_61 and conv_stencil_op_hcompute_conv_stencil_5_7
Adding bank between conv_stencil_op_hcompute_conv_stencil_1_61 and conv_stencil_op_hcompute_hw_output_stencil_1
Adding bank between conv_stencil_op_hcompute_conv_stencil_2_60 and conv_stencil_op_hcompute_conv_stencil_3_43
Adding bank between conv_stencil_op_hcompute_conv_stencil_2_60 and conv_stencil_op_hcompute_conv_stencil_4_25
Adding bank between conv_stencil_op_hcompute_conv_stencil_2_60 and conv_stencil_op_hcompute_conv_stencil_5_7
Adding bank between conv_stencil_op_hcompute_conv_stencil_2_60 and conv_stencil_op_hcompute_hw_output_stencil_1
Adding bank between conv_stencil_op_hcompute_conv_stencil_3_42 and conv_stencil_op_hcompute_conv_stencil_3_43
Adding bank between conv_stencil_op_hcompute_conv_stencil_3_42 and conv_stencil_op_hcompute_conv_stencil_4_25
Adding bank between conv_stencil_op_hcompute_conv_stencil_3_42 and conv_stencil_op_hcompute_conv_stencil_5_7
Adding bank between conv_stencil_op_hcompute_conv_stencil_3_42 and conv_stencil_op_hcompute_hw_output_stencil_1
Adding bank between conv_stencil_op_hcompute_conv_stencil_4_24 and conv_stencil_op_hcompute_conv_stencil_3_43
Adding bank between conv_stencil_op_hcompute_conv_stencil_4_24 and conv_stencil_op_hcompute_conv_stencil_4_25
Adding bank between conv_stencil_op_hcompute_conv_stencil_4_24 and conv_stencil_op_hcompute_conv_stencil_5_7
Adding bank between conv_stencil_op_hcompute_conv_stencil_4_24 and conv_stencil_op_hcompute_hw_output_stencil_1
Adding bank between conv_stencil_op_hcompute_conv_stencil_5_6 and conv_stencil_op_hcompute_conv_stencil_3_43
Adding bank between conv_stencil_op_hcompute_conv_stencil_5_6 and conv_stencil_op_hcompute_conv_stencil_4_25
Adding bank between conv_stencil_op_hcompute_conv_stencil_5_6 and conv_stencil_op_hcompute_conv_stencil_5_7
Adding bank between conv_stencil_op_hcompute_conv_stencil_5_6 and conv_stencil_op_hcompute_hw_output_stencil_1
Adding bank between conv_stencil_op_hcompute_conv_stencil_62 and conv_stencil_op_hcompute_conv_stencil_3_43
Adding bank between conv_stencil_op_hcompute_conv_stencil_62 and conv_stencil_op_hcompute_conv_stencil_4_25
Adding bank between conv_stencil_op_hcompute_conv_stencil_62 and conv_stencil_op_hcompute_conv_stencil_5_7
Adding bank between conv_stencil_op_hcompute_conv_stencil_62 and conv_stencil_op_hcompute_hw_output_stencil_1
Done generating register-file style banks for conv_stencil, bank list size = 1
  after banking there are 1 banks
  Bank name: conv_stencil_all_inputs_to_all_outputs
	input: 
    conv_stencil_op_hcompute_conv_stencil_1_61
    conv_stencil_op_hcompute_conv_stencil_2_60
    conv_stencil_op_hcompute_conv_stencil_3_42
    conv_stencil_op_hcompute_conv_stencil_4_24
    conv_stencil_op_hcompute_conv_stencil_5_6
    conv_stencil_op_hcompute_conv_stencil_62
	 output: 
    conv_stencil_op_hcompute_conv_stencil_3_43
    conv_stencil_op_hcompute_conv_stencil_4_25
    conv_stencil_op_hcompute_conv_stencil_5_7
    conv_stencil_op_hcompute_hw_output_stencil_1
extracting box from { conv_stencil[i0, i1, i2] : 0 <= i0 <= 2 and 0 <= i1 <= 27 and 0 <= i2 <= 27; conv_stencil[2, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27; conv_stencil[1, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27; conv_stencil[0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
extracting box from { conv_stencil[i0, i1, i2] : 0 <= i0 <= 2 and 0 <= i1 <= 27 and 0 <= i2 <= 27; conv_stencil[2, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27; conv_stencil[1, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27; conv_stencil[0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [(conv_s0_y)] }
cg = (((1*conv_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [(27 - conv_s0_y)] }
cg = (((27 + -1*conv_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [(conv_s0_x)] }
cg = (((1*conv_s0_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [(27 - conv_s0_x)] }
cg = (((27 + -1*conv_s0_x)) >= 0)
Input port:conv_stencil_op_hcompute_conv_stencil_1_61, Get ram string: (((1)) - 0) * 1 + (((1*conv_s0_y)) - 0) * 3 + (((1*conv_s0_x)) - 0) * 84
Constraint aff with div: { op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [(conv_s0_y)] }
cg = (((1*conv_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [(27 - conv_s0_y)] }
cg = (((27 + -1*conv_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [(conv_s0_x)] }
cg = (((1*conv_s0_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [(27 - conv_s0_x)] }
cg = (((27 + -1*conv_s0_x)) >= 0)
Input port:conv_stencil_op_hcompute_conv_stencil_2_60, Get ram string: (((2)) - 0) * 1 + (((1*conv_s0_y)) - 0) * 3 + (((1*conv_s0_x)) - 0) * 84
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Input port:conv_stencil_op_hcompute_conv_stencil_3_42, Get ram string: (0 - 0) * 1 + (((1*conv_s1_y)) - 0) * 3 + (((1*conv_s1_x)) - 0) * 84
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Input port:conv_stencil_op_hcompute_conv_stencil_4_24, Get ram string: (((1)) - 0) * 1 + (((1*conv_s1_y)) - 0) * 3 + (((1*conv_s1_x)) - 0) * 84
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Input port:conv_stencil_op_hcompute_conv_stencil_5_6, Get ram string: (((2)) - 0) * 1 + (((1*conv_s1_y)) - 0) * 3 + (((1*conv_s1_x)) - 0) * 84
Constraint aff with div: { op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [(conv_s0_y)] }
cg = (((1*conv_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [(27 - conv_s0_y)] }
cg = (((27 + -1*conv_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [(conv_s0_x)] }
cg = (((1*conv_s0_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [(27 - conv_s0_x)] }
cg = (((27 + -1*conv_s0_x)) >= 0)
Input port:conv_stencil_op_hcompute_conv_stencil_62, Get ram string: (0 - 0) * 1 + (((1*conv_s0_y)) - 0) * 3 + (((1*conv_s0_x)) - 0) * 84
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_w)] }
cg = (((1*hw_output_s0_w)) >= 0)
Constraint aff with div: { op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(2 - hw_output_s0_w)] }
cg = (((2 + -1*hw_output_s0_w)) >= 0)
Constraint aff with div: { op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_y_yi)] }
cg = (((1*hw_output_s0_y_yi)) >= 0)
Constraint aff with div: { op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(27 - hw_output_s0_y_yi)] }
cg = (((27 + -1*hw_output_s0_y_yi)) >= 0)
Constraint aff with div: { op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_x_xi)] }
cg = (((1*hw_output_s0_x_xi)) >= 0)
Constraint aff with div: { op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(27 - hw_output_s0_x_xi)] }
cg = (((27 + -1*hw_output_s0_x_xi)) >= 0)
generating banks for buffer: hw_input_global_wrapper_stencil
getting rddom
rddom = { hw_input_global_wrapper_stencil[i0, i1, i2] : 0 <= i0 <= 29 and 0 <= i1 <= 29 and 0 <= i2 <= 7; hw_input_global_wrapper_stencil[i0, i1, 7] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 6] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 5] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 4] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 3] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 2] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 1] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 0] : 0 <= i0 <= 29 and 0 <= i1 <= 29 }
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
Done generating register-file style banks for hw_input_global_wrapper_stencil, bank list size = 1
  after banking there are 1 banks
  Bank name: hw_input_global_wrapper_stencil_all_inputs_to_all_outputs
	input: 
    hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	 output: 
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
extracting box from { hw_input_global_wrapper_stencil[i0, i1, i2] : 0 <= i0 <= 29 and 0 <= i1 <= 29 and 0 <= i2 <= 7; hw_input_global_wrapper_stencil[i0, i1, 7] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 6] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 5] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 4] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 3] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 2] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 1] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 0] : 0 <= i0 <= 29 and 0 <= i1 <= 29 }
extracting box from { hw_input_global_wrapper_stencil[i0, i1, i2] : 0 <= i0 <= 29 and 0 <= i1 <= 29 and 0 <= i2 <= 7; hw_input_global_wrapper_stencil[i0, i1, 7] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 6] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 5] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 4] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 3] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 2] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 1] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 0] : 0 <= i0 <= 29 and 0 <= i1 <= 29 }
Constraint aff with div: { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [(hw_input_global_wrapper_s0_y)] }
cg = (((1*hw_input_global_wrapper_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [(29 - hw_input_global_wrapper_s0_y)] }
cg = (((29 + -1*hw_input_global_wrapper_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [(hw_input_global_wrapper_s0_x)] }
cg = (((1*hw_input_global_wrapper_s0_x)) >= 0)
Constraint aff with div: { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [(29 - hw_input_global_wrapper_s0_x)] }
cg = (((29 + -1*hw_input_global_wrapper_s0_x)) >= 0)
Constraint aff with div: { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [(hw_input_global_wrapper_s0_z)] }
cg = (((1*hw_input_global_wrapper_s0_z)) >= 0)
Constraint aff with div: { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [(7 - hw_input_global_wrapper_s0_z)] }
cg = (((7 + -1*hw_input_global_wrapper_s0_z)) >= 0)
Input port:hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4, Get ram string: (((1*hw_input_global_wrapper_s0_y)) - 0) * 1 + (((1*hw_input_global_wrapper_s0_x)) - 0) * 30 + (((1*hw_input_global_wrapper_s0_z)) - 0) * 900
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
generating banks for buffer: hw_kernel_global_wrapper_stencil
getting rddom
rddom = { hw_kernel_global_wrapper_stencil[i0, i1, i2, i3] : 0 <= i0 <= 2 and 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 7; hw_kernel_global_wrapper_stencil[i0, i1, 2, 7] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 1, 7] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 0, 7] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 2, 6] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 1, 6] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 0, 6] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 2, 5] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 1, 5] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 0, 5] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 2, 4] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 1, 4] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 0, 4] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 2, 3] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 1, 3] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 0, 3] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 2, 2] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 1, 2] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 0, 2] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 2, 1] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 1, 1] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 0, 1] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 2, 0] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 1, 0] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 0, 0] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Adding bank between hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2 and hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52
Adding bank between hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2 and hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53
Adding bank between hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2 and hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54
Adding bank between hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2 and hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55
Adding bank between hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2 and hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56
Adding bank between hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2 and hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57
Adding bank between hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2 and hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58
Adding bank between hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2 and hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59
Adding bank between hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2 and hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34
Adding bank between hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2 and hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35
Adding bank between hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2 and hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36
Adding bank between hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2 and hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37
Adding bank between hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2 and hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38
Adding bank between hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2 and hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39
Adding bank between hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2 and hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40
Adding bank between hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2 and hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41
Adding bank between hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2 and hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16
Adding bank between hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2 and hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17
Adding bank between hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2 and hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18
Adding bank between hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2 and hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19
Adding bank between hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2 and hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20
Adding bank between hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2 and hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21
Adding bank between hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2 and hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22
Adding bank between hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2 and hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23
Done generating register-file style banks for hw_kernel_global_wrapper_stencil, bank list size = 1
  after banking there are 1 banks
  Bank name: hw_kernel_global_wrapper_stencil_all_inputs_to_all_outputs
	input: 
    hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	 output: 
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23
extracting box from { hw_kernel_global_wrapper_stencil[i0, i1, i2, i3] : 0 <= i0 <= 2 and 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 7; hw_kernel_global_wrapper_stencil[i0, i1, 2, 7] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 1, 7] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 0, 7] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 2, 6] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 1, 6] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 0, 6] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 2, 5] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 1, 5] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 0, 5] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 2, 4] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 1, 4] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 0, 4] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 2, 3] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 1, 3] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 0, 3] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 2, 2] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 1, 2] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 0, 2] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 2, 1] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 1, 1] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 0, 1] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 2, 0] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 1, 0] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 0, 0] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
extracting box from { hw_kernel_global_wrapper_stencil[i0, i1, i2, i3] : 0 <= i0 <= 2 and 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 7; hw_kernel_global_wrapper_stencil[i0, i1, 2, 7] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 1, 7] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 0, 7] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 2, 6] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 1, 6] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 0, 6] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 2, 5] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 1, 5] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 0, 5] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 2, 4] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 1, 4] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 0, 4] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 2, 3] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 1, 3] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 0, 3] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 2, 2] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 1, 2] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 0, 2] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 2, 1] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 1, 1] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 0, 1] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 2, 0] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 1, 0] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 0, 0] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Constraint aff with div: { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [(hw_kernel_global_wrapper_s0_y)] }
cg = (((1*hw_kernel_global_wrapper_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [(2 - hw_kernel_global_wrapper_s0_y)] }
cg = (((2 + -1*hw_kernel_global_wrapper_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [(hw_kernel_global_wrapper_s0_x)] }
cg = (((1*hw_kernel_global_wrapper_s0_x)) >= 0)
Constraint aff with div: { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [(2 - hw_kernel_global_wrapper_s0_x)] }
cg = (((2 + -1*hw_kernel_global_wrapper_s0_x)) >= 0)
Constraint aff with div: { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [(hw_kernel_global_wrapper_s0_w)] }
cg = (((1*hw_kernel_global_wrapper_s0_w)) >= 0)
Constraint aff with div: { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [(2 - hw_kernel_global_wrapper_s0_w)] }
cg = (((2 + -1*hw_kernel_global_wrapper_s0_w)) >= 0)
Constraint aff with div: { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [(hw_kernel_global_wrapper_s0_z)] }
cg = (((1*hw_kernel_global_wrapper_s0_z)) >= 0)
Constraint aff with div: { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [(7 - hw_kernel_global_wrapper_s0_z)] }
cg = (((7 + -1*hw_kernel_global_wrapper_s0_z)) >= 0)
Input port:hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2, Get ram string: (((1*hw_kernel_global_wrapper_s0_y)) - 0) * 1 + (((1*hw_kernel_global_wrapper_s0_x)) - 0) * 3 + (((1*hw_kernel_global_wrapper_s0_w)) - 0) * 9 + (((1*hw_kernel_global_wrapper_s0_z)) - 0) * 27
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Prog: unoptimized_resnet_pond_layer
Generating compute for: op_hcompute_hw_input_global_wrapper_stencil
Got srcs
Got iteration variables
got in_buffers
created res
finding out buffers
Checking if program is a boundary
Generating compute for: op_hcompute_hw_kernel_global_wrapper_stencil
Got srcs
Got iteration variables
got in_buffers
created res
finding out buffers
Checking if program is a boundary
Generating compute for: op_hcompute_conv_stencil
Got srcs
Got iteration variables
got in_buffers
created res
finding out buffers
Checking if program is a boundary
Generating compute for: op_hcompute_conv_stencil_1
Got srcs
Got iteration variables
got in_buffers
created res
finding out buffers
Checking if program is a boundary
Generating compute for: op_hcompute_conv_stencil_2
Got srcs
Got iteration variables
got in_buffers
created res
finding out buffers
Checking if program is a boundary
Generating compute for: op_hcompute_conv_stencil_3
Got srcs
Got iteration variables
got in_buffers
op = op_hcompute_conv_stencil_3
op = op_hcompute_conv_stencil_3
op = op_hcompute_conv_stencil_3
created res
finding out buffers
Checking if program is a boundary
Generating compute for: op_hcompute_conv_stencil_4
Got srcs
Got iteration variables
got in_buffers
op = op_hcompute_conv_stencil_4
op = op_hcompute_conv_stencil_4
op = op_hcompute_conv_stencil_4
created res
finding out buffers
Checking if program is a boundary
Generating compute for: op_hcompute_conv_stencil_5
Got srcs
Got iteration variables
got in_buffers
op = op_hcompute_conv_stencil_5
op = op_hcompute_conv_stencil_5
op = op_hcompute_conv_stencil_5
created res
finding out buffers
Checking if program is a boundary
Generating compute for: op_hcompute_hw_output_stencil
Got srcs
Got iteration variables
got in_buffers
op = op_hcompute_hw_output_stencil
created res
finding out buffers
Checking if program is a boundary
Trying to find hw_input_stencil in buffers
Trying bundle: op_hcompute_hw_input_global_wrapper_stencil_read
done trying bundles
No bundle for input: hw_input_stencil
No bundle for input: hw_input_stencil
Trying to find hw_kernel_stencil in buffers
Trying bundle: op_hcompute_hw_kernel_global_wrapper_stencil_read
done trying bundles
No bundle for input: hw_kernel_stencil
No bundle for input: hw_kernel_stencil
Trying bundle: op_hcompute_hw_output_stencil_write
done trying bundle
No bundle for input: hw_output_stencil
Got args
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i10)] }
cg = (((1*i10)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i9)] }
cg = (((1*i9)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i8)] }
cg = (((1*i8)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i7)] }
cg = (((1*i7)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(-2 + i6)] }
cg = (((-2 + 1*i6)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i4)] }
cg = (((1*i4)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(-2 + i2)] }
cg = (((-2 + 1*i2)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i1)] }
cg = (((1*i1)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i0)] }
cg = (((1*i0)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i3)] }
cg = (((1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(27 - i3)] }
cg = (((27 + -1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i5)] }
cg = (((1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(27 - i5)] }
cg = (((27 + -1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i10)] }
cg = (((1*i10)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i9)] }
cg = (((1*i9)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i8)] }
cg = (((1*i8)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i6)] }
cg = (((1*i6)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i4)] }
cg = (((1*i4)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i2)] }
cg = (((1*i2)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i1)] }
cg = (((1*i1)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i0)] }
cg = (((1*i0)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i3)] }
cg = (((1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(29 - i3)] }
cg = (((29 + -1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i5)] }
cg = (((1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(29 - i5)] }
cg = (((29 + -1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i7)] }
cg = (((1*i7)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(7 - i7)] }
cg = (((7 + -1*i7)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i10)] }
cg = (((1*i10)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i8)] }
cg = (((1*i8)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i6)] }
cg = (((1*i6)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i4)] }
cg = (((1*i4)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(-1 + i2)] }
cg = (((-1 + 1*i2)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i1)] }
cg = (((1*i1)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i0)] }
cg = (((1*i0)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i3)] }
cg = (((1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(2 - i3)] }
cg = (((2 + -1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i5)] }
cg = (((1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(2 - i5)] }
cg = (((2 + -1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i7)] }
cg = (((1*i7)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(2 - i7)] }
cg = (((2 + -1*i7)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i9)] }
cg = (((1*i9)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(7 - i9)] }
cg = (((7 + -1*i9)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i10)] }
cg = (((1*i10)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i8)] }
cg = (((1*i8)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i6)] }
cg = (((1*i6)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i4)] }
cg = (((1*i4)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(-3 + i2)] }
cg = (((-3 + 1*i2)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i1)] }
cg = (((1*i1)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i0)] }
cg = (((1*i0)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i3)] }
cg = (((1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(2 - i3)] }
cg = (((2 + -1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i5)] }
cg = (((1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(2 - i5)] }
cg = (((2 + -1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i7)] }
cg = (((1*i7)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(27 - i7)] }
cg = (((27 + -1*i7)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i9)] }
cg = (((1*i9)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(27 - i9)] }
cg = (((27 + -1*i9)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i10)] }
cg = (((1*i10)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i9)] }
cg = (((1*i9)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i8)] }
cg = (((1*i8)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i6)] }
cg = (((1*i6)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i4)] }
cg = (((1*i4)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(-4 + i2)] }
cg = (((-4 + 1*i2)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i1)] }
cg = (((1*i1)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i0)] }
cg = (((1*i0)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i3)] }
cg = (((1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(2 - i3)] }
cg = (((2 + -1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i5)] }
cg = (((1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(27 - i5)] }
cg = (((27 + -1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i7)] }
cg = (((1*i7)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(27 - i7)] }
cg = (((27 + -1*i7)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(-1 + i10)] }
cg = (((-1 + 1*i10)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i8)] }
cg = (((1*i8)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i6)] }
cg = (((1*i6)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i4)] }
cg = (((1*i4)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(-3 + i2)] }
cg = (((-3 + 1*i2)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i1)] }
cg = (((1*i1)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i0)] }
cg = (((1*i0)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i3)] }
cg = (((1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(2 - i3)] }
cg = (((2 + -1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i5)] }
cg = (((1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(2 - i5)] }
cg = (((2 + -1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i7)] }
cg = (((1*i7)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(27 - i7)] }
cg = (((27 + -1*i7)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i9)] }
cg = (((1*i9)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(27 - i9)] }
cg = (((27 + -1*i9)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i10)] }
cg = (((1*i10)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i9)] }
cg = (((1*i9)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i8)] }
cg = (((1*i8)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i7)] }
cg = (((1*i7)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i6)] }
cg = (((1*i6)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i4)] }
cg = (((1*i4)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(-2 + i2)] }
cg = (((-2 + 1*i2)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i1)] }
cg = (((1*i1)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i0)] }
cg = (((1*i0)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i3)] }
cg = (((1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(27 - i3)] }
cg = (((27 + -1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i5)] }
cg = (((1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(27 - i5)] }
cg = (((27 + -1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i10)] }
cg = (((1*i10)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i9)] }
cg = (((1*i9)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i8)] }
cg = (((1*i8)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i7)] }
cg = (((1*i7)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(-1 + i6)] }
cg = (((-1 + 1*i6)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i4)] }
cg = (((1*i4)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(-2 + i2)] }
cg = (((-2 + 1*i2)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i1)] }
cg = (((1*i1)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i0)] }
cg = (((1*i0)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i3)] }
cg = (((1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(27 - i3)] }
cg = (((27 + -1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i5)] }
cg = (((1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(27 - i5)] }
cg = (((27 + -1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(-2 + i10)] }
cg = (((-2 + 1*i10)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i8)] }
cg = (((1*i8)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i6)] }
cg = (((1*i6)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i4)] }
cg = (((1*i4)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(-3 + i2)] }
cg = (((-3 + 1*i2)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i1)] }
cg = (((1*i1)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i0)] }
cg = (((1*i0)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i3)] }
cg = (((1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(2 - i3)] }
cg = (((2 + -1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i5)] }
cg = (((1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(2 - i5)] }
cg = (((2 + -1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i7)] }
cg = (((1*i7)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(27 - i7)] }
cg = (((27 + -1*i7)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i9)] }
cg = (((1*i9)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(27 - i9)] }
cg = (((27 + -1*i9)) >= 0)
Trying to find hw_input_stencil in buffers
Trying bundle: op_hcompute_hw_input_global_wrapper_stencil_read
done trying bundles
No bundle for input: hw_input_stencil
No bundle for input: hw_input_stencil
Trying to find hw_kernel_stencil in buffers
Trying bundle: op_hcompute_hw_kernel_global_wrapper_stencil_read
done trying bundles
No bundle for input: hw_kernel_stencil
No bundle for input: hw_kernel_stencil
Trying bundle: op_hcompute_hw_output_stencil_write
done trying bundle
No bundle for input: hw_output_stencil
Got args
Trying to find hw_input_stencil in buffers
Trying bundle: op_hcompute_hw_input_global_wrapper_stencil_read
done trying bundles
No bundle for input: hw_input_stencil
No bundle for input: hw_input_stencil
Trying to find hw_kernel_stencil in buffers
Trying bundle: op_hcompute_hw_kernel_global_wrapper_stencil_read
done trying bundles
No bundle for input: hw_kernel_stencil
No bundle for input: hw_kernel_stencil
Trying bundle: op_hcompute_hw_output_stencil_write
done trying bundle
No bundle for input: hw_output_stencil
Got args
Generating accel wrapper
# in bundles: 1
Generating arg list
Generating driver function
buf = hw_input_stencil
buf = hw_kernel_stencil
Generated accel wrapper
Generating accel wrapper
Generating arg list
Generating driver function
Generating bmp harness
Generated channels
Generating inputs
in dim = 0
Trying to find hw_input_stencil in buffers
Trying bundle: op_hcompute_hw_input_global_wrapper_stencil_read
done trying bundles
No bundle for input: hw_input_stencil
No bundle for input: hw_input_stencil
Trying to find hw_kernel_stencil in buffers
Trying bundle: op_hcompute_hw_kernel_global_wrapper_stencil_read
done trying bundles
No bundle for input: hw_kernel_stencil
No bundle for input: hw_kernel_stencil
Trying bundle: op_hcompute_hw_output_stencil_write
done trying bundle
No bundle for input: hw_output_stencil
Got args
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
Built unoptimized code
cmd: echo $CLKWRK_PATH
/home/dai-dirk/MetaMapper/MetaMapper/clockwork
cmd: g++ -fstack-protector-all -std=c++11 -I $CLKWRK_PATH regression_tb_unoptimized_resnet_pond_layer.cpp unoptimized_resnet_pond_layer.cpp
Running CGRA flow on resnet_pond_layer
program: resnet_pond_layer
Inputs...
  hw_input_stencil
  hw_kernel_stencil
Outputs...
  hw_output_stencil
buffers...
  hw_input_stencil[]
operations...
for (int root = 0; root < 1; root++) {
  for (int hw_input_global_wrapper_s0_y = 0; hw_input_global_wrapper_s0_y < 30; hw_input_global_wrapper_s0_y++) {
    for (int hw_input_global_wrapper_s0_x = 0; hw_input_global_wrapper_s0_x < 30; hw_input_global_wrapper_s0_x++) {
      for (int hw_input_global_wrapper_s0_z = 0; hw_input_global_wrapper_s0_z < 8; hw_input_global_wrapper_s0_z++) {
        op_hcompute_hw_input_global_wrapper_stencil: hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] = hcompute_hw_input_global_wrapper_stencil(hw_input_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z])
      }
    }
  }
  for (int hw_kernel_global_wrapper_s0_y = 0; hw_kernel_global_wrapper_s0_y < 3; hw_kernel_global_wrapper_s0_y++) {
    for (int hw_kernel_global_wrapper_s0_x = 0; hw_kernel_global_wrapper_s0_x < 3; hw_kernel_global_wrapper_s0_x++) {
      for (int hw_kernel_global_wrapper_s0_w = 0; hw_kernel_global_wrapper_s0_w < 3; hw_kernel_global_wrapper_s0_w++) {
        for (int hw_kernel_global_wrapper_s0_z = 0; hw_kernel_global_wrapper_s0_z < 8; hw_kernel_global_wrapper_s0_z++) {
          op_hcompute_hw_kernel_global_wrapper_stencil: hw_kernel_global_wrapper_stencil[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] = hcompute_hw_kernel_global_wrapper_stencil(hw_kernel_stencil[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z])
        }
      }
    }
  }
  for (int conv_s0_y = 0; conv_s0_y < 28; conv_s0_y++) {
    for (int conv_s0_x = 0; conv_s0_x < 28; conv_s0_x++) {
      op_hcompute_conv_stencil: conv_stencil[0, conv_s0_y, conv_s0_x] = hcompute_conv_stencil()
      op_hcompute_conv_stencil_1: conv_stencil[1, conv_s0_y, conv_s0_x] = hcompute_conv_stencil_1()
      op_hcompute_conv_stencil_2: conv_stencil[2, conv_s0_y, conv_s0_x] = hcompute_conv_stencil_2()
    }
  }
  for (int conv_s1_r_y = 0; conv_s1_r_y < 3; conv_s1_r_y++) {
    for (int conv_s1_r_x = 0; conv_s1_r_x < 3; conv_s1_r_x++) {
      for (int conv_s1_y = 0; conv_s1_y < 28; conv_s1_y++) {
        for (int conv_s1_x = 0; conv_s1_x < 28; conv_s1_x++) {
          op_hcompute_conv_stencil_3: conv_stencil[0, conv_s1_y, conv_s1_x] = hcompute_conv_stencil_3(conv_stencil[0, conv_s1_y, conv_s1_x], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 1], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 2], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 3], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 4], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 5], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 7], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 6], hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 0], hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 1], hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 2], hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 3], hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 4], hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 5], hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 7], hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 6])
          op_hcompute_conv_stencil_4: conv_stencil[1, conv_s1_y, conv_s1_x] = hcompute_conv_stencil_4(conv_stencil[1, conv_s1_y, conv_s1_x], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 1], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 2], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 3], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 4], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 5], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 7], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 6], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 0], hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 1], hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 2], hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 3], hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 4], hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 5], hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 7], hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 6], hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 0])
          op_hcompute_conv_stencil_5: conv_stencil[2, conv_s1_y, conv_s1_x] = hcompute_conv_stencil_5(conv_stencil[2, conv_s1_y, conv_s1_x], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 1], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 2], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 3], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 4], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 5], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 7], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 6], hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 0], hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 1], hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 2], hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 3], hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 4], hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 5], hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 7], hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 6])
        }
      }
    }
  }
  for (int hw_output_s0_w = 0; hw_output_s0_w < 3; hw_output_s0_w++) {
    for (int hw_output_s0_y_yi = 0; hw_output_s0_y_yi < 28; hw_output_s0_y_yi++) {
      for (int hw_output_s0_x_xi = 0; hw_output_s0_x_xi < 28; hw_output_s0_x_xi++) {
        op_hcompute_hw_output_stencil: hw_output_stencil[hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] = hcompute_hw_output_stencil(conv_stencil[hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi])
      }
    }
  }
}
Buffer: conv_stencil
  Producers...
Got consumers
Writes: { conv_stencil[0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
Writes: { conv_stencil[1, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
Writes: { conv_stencil[2, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
Writes: { conv_stencil[i0, i1, i2] : 0 <= i0 <= 2 and 0 <= i1 <= 27 and 0 <= i2 <= 27 }
    Min offset (counting only writers): 0, 0, 0
Visit produce locations: conv_stencil: addr =  [0, conv_s0_y, conv_s0_x]
New produce locations: conv_stencil: addr =  [0+0,  conv_s0_y+0,  conv_s0_x+0]
Visit produce locations: conv_stencil: addr =  [1, conv_s0_y, conv_s0_x]
New produce locations: conv_stencil: addr =  [1+0,  conv_s0_y+0,  conv_s0_x+0]
Visit produce locations: conv_stencil: addr =  [2, conv_s0_y, conv_s0_x]
New produce locations: conv_stencil: addr =  [2+0,  conv_s0_y+0,  conv_s0_x+0]
Visit produce locations: conv_stencil: addr =  [0, conv_s1_y, conv_s1_x]
New produce locations: conv_stencil: addr =  [0+0,  conv_s1_y+0,  conv_s1_x+0]
Visit consume locations: conv_stencil: addr =  [0, conv_s1_y, conv_s1_x]
New consume locations: conv_stencil: addr =  [0+0,  conv_s1_y+0,  conv_s1_x+0]
Visit produce locations: conv_stencil: addr =  [1, conv_s1_y, conv_s1_x]
New produce locations: conv_stencil: addr =  [1+0,  conv_s1_y+0,  conv_s1_x+0]
Visit consume locations: conv_stencil: addr =  [1, conv_s1_y, conv_s1_x]
New consume locations: conv_stencil: addr =  [1+0,  conv_s1_y+0,  conv_s1_x+0]
Visit produce locations: conv_stencil: addr =  [2, conv_s1_y, conv_s1_x]
New produce locations: conv_stencil: addr =  [2+0,  conv_s1_y+0,  conv_s1_x+0]
Visit consume locations: conv_stencil: addr =  [2, conv_s1_y, conv_s1_x]
New consume locations: conv_stencil: addr =  [2+0,  conv_s1_y+0,  conv_s1_x+0]
Visit consume locations: conv_stencil: addr =  [hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi]
New consume locations: conv_stencil: addr =  [hw_output_s0_w+0,  hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0]
Buffer: hw_input_global_wrapper_stencil
  Producers...
Got consumers
Writes: { hw_input_global_wrapper_stencil[i0, i1, 7] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 6] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 5] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 4] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 3] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 2] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 1] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 0] : 0 <= i0 <= 29 and 0 <= i1 <= 29 }
Writes: { hw_input_global_wrapper_stencil[i0, i1, 7] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 6] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 5] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 4] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 3] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 2] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 1] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 0] : 0 <= i0 <= 29 and 0 <= i1 <= 29 }
Writes: { hw_input_global_wrapper_stencil[i0, i1, 7] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 6] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 5] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 4] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 3] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 2] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 1] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 0] : 0 <= i0 <= 29 and 0 <= i1 <= 29 }
    Min offset (counting only writers): 0, 0, 0
Visit produce locations: hw_input_global_wrapper_stencil: addr =  [hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z]
New produce locations: hw_input_global_wrapper_stencil: addr =  [hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0,  hw_input_global_wrapper_s0_z+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 0]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  0+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 1]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  1+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 2]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  2+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 3]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  3+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 4]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  4+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 5]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  5+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 7]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  7+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 6]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  6+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 1]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  1+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 2]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  2+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 3]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  3+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 4]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  4+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 5]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  5+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 7]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  7+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 6]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  6+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 0]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  0+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 0]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  0+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 1]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  1+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 2]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  2+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 3]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  3+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 4]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  4+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 5]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  5+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 7]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  7+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 6]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  6+0]
Buffer: hw_input_stencil
  Producers...
9
Got consumers
Writes: { hw_input_stencil[i0, i1, i2] : 0 <= i0 <= 29 and 0 <= i1 <= 29 and 0 <= i2 <= 7 }
    Min offset (counting only writers): 0, 0, 0
Visit consume locations: hw_input_stencil: addr =  [hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z]
New consume locations: hw_input_stencil: addr =  [hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0,  hw_input_global_wrapper_s0_z+0]
Buffer: hw_kernel_global_wrapper_stencil
  Producers...
Got consumers
Writes: { hw_kernel_global_wrapper_stencil[i0, i1, 0, 7] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 0, 6] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 0, 5] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 0, 4] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 0, 3] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 0, 2] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 0, 1] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 0, 0] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Writes: { hw_kernel_global_wrapper_stencil[i0, i1, 1, 7] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 1, 6] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 1, 5] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 1, 4] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 1, 3] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 1, 2] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 1, 1] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 1, 0] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Writes: { hw_kernel_global_wrapper_stencil[i0, i1, 2, 7] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 2, 6] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 2, 5] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 2, 4] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 2, 3] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 2, 2] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 2, 1] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 2, 0] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
    Min offset (counting only writers): 0, 0, 0, 0
Visit produce locations: hw_kernel_global_wrapper_stencil: addr =  [hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z]
New produce locations: hw_kernel_global_wrapper_stencil: addr =  [hw_kernel_global_wrapper_s0_y+0,  hw_kernel_global_wrapper_s0_x+0,  hw_kernel_global_wrapper_s0_w+0,  hw_kernel_global_wrapper_s0_z+0]
Visit consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y, conv_s1_r_x, 0, 0]
New consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  0+0]
Visit consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y, conv_s1_r_x, 0, 1]
New consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  1+0]
Visit consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y, conv_s1_r_x, 0, 2]
New consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  2+0]
Visit consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y, conv_s1_r_x, 0, 3]
New consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  3+0]
Visit consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y, conv_s1_r_x, 0, 4]
New consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  4+0]
Visit consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y, conv_s1_r_x, 0, 5]
New consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  5+0]
Visit consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y, conv_s1_r_x, 0, 7]
New consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  7+0]
Visit consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y, conv_s1_r_x, 0, 6]
New consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  6+0]
Visit consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y, conv_s1_r_x, 1, 1]
New consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  1+0]
Visit consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y, conv_s1_r_x, 1, 2]
New consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  2+0]
Visit consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y, conv_s1_r_x, 1, 3]
New consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  3+0]
Visit consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y, conv_s1_r_x, 1, 4]
New consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  4+0]
Visit consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y, conv_s1_r_x, 1, 5]
New consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  5+0]
Visit consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y, conv_s1_r_x, 1, 7]
New consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  7+0]
Visit consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y, conv_s1_r_x, 1, 6]
New consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  6+0]
Visit consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y, conv_s1_r_x, 1, 0]
New consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  0+0]
Visit consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y, conv_s1_r_x, 2, 0]
New consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  0+0]
Visit consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y, conv_s1_r_x, 2, 1]
New consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  1+0]
Visit consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y, conv_s1_r_x, 2, 2]
New consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  2+0]
Visit consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y, conv_s1_r_x, 2, 3]
New consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  3+0]
Visit consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y, conv_s1_r_x, 2, 4]
New consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  4+0]
Visit consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y, conv_s1_r_x, 2, 5]
New consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  5+0]
Visit consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y, conv_s1_r_x, 2, 7]
New consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  7+0]
Visit consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y, conv_s1_r_x, 2, 6]
New consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  6+0]
Buffer: hw_kernel_stencil
  Producers...
9
Got consumers
Writes: { hw_kernel_stencil[i0, i1, i2, i3] : 0 <= i0 <= 2 and 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 7 }
    Min offset (counting only writers): 0, 0, 0, 0
Visit consume locations: hw_kernel_stencil: addr =  [hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z]
New consume locations: hw_kernel_stencil: addr =  [hw_kernel_global_wrapper_s0_y+0,  hw_kernel_global_wrapper_s0_x+0,  hw_kernel_global_wrapper_s0_w+0,  hw_kernel_global_wrapper_s0_z+0]
Buffer: hw_output_stencil
  Producers...
Got consumers
    Min offset (counting only writers): 0, 0, 0
Visit produce locations: hw_output_stencil: addr =  [hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi]
New produce locations: hw_output_stencil: addr =  [hw_output_s0_w+0,  hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0]
program: resnet_pond_layer
Inputs...
  hw_input_stencil
  hw_kernel_stencil
Outputs...
  hw_output_stencil
buffers...
  hw_input_stencil[]
operations...
for (int root = 0; root < 1; root++) {
  for (int hw_input_global_wrapper_s0_y = 0; hw_input_global_wrapper_s0_y < 30; hw_input_global_wrapper_s0_y++) {
    for (int hw_input_global_wrapper_s0_x = 0; hw_input_global_wrapper_s0_x < 30; hw_input_global_wrapper_s0_x++) {
      for (int hw_input_global_wrapper_s0_z = 0; hw_input_global_wrapper_s0_z < 8; hw_input_global_wrapper_s0_z++) {
        op_hcompute_hw_input_global_wrapper_stencil: hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0,  hw_input_global_wrapper_s0_z+0] = hcompute_hw_input_global_wrapper_stencil(hw_input_stencil[hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0,  hw_input_global_wrapper_s0_z+0])
      }
    }
  }
  for (int hw_kernel_global_wrapper_s0_y = 0; hw_kernel_global_wrapper_s0_y < 3; hw_kernel_global_wrapper_s0_y++) {
    for (int hw_kernel_global_wrapper_s0_x = 0; hw_kernel_global_wrapper_s0_x < 3; hw_kernel_global_wrapper_s0_x++) {
      for (int hw_kernel_global_wrapper_s0_w = 0; hw_kernel_global_wrapper_s0_w < 3; hw_kernel_global_wrapper_s0_w++) {
        for (int hw_kernel_global_wrapper_s0_z = 0; hw_kernel_global_wrapper_s0_z < 8; hw_kernel_global_wrapper_s0_z++) {
          op_hcompute_hw_kernel_global_wrapper_stencil: hw_kernel_global_wrapper_stencil[hw_kernel_global_wrapper_s0_y+0,  hw_kernel_global_wrapper_s0_x+0,  hw_kernel_global_wrapper_s0_w+0,  hw_kernel_global_wrapper_s0_z+0] = hcompute_hw_kernel_global_wrapper_stencil(hw_kernel_stencil[hw_kernel_global_wrapper_s0_y+0,  hw_kernel_global_wrapper_s0_x+0,  hw_kernel_global_wrapper_s0_w+0,  hw_kernel_global_wrapper_s0_z+0])
        }
      }
    }
  }
  for (int conv_s0_y = 0; conv_s0_y < 28; conv_s0_y++) {
    for (int conv_s0_x = 0; conv_s0_x < 28; conv_s0_x++) {
      op_hcompute_conv_stencil: conv_stencil[0+0,  conv_s0_y+0,  conv_s0_x+0] = hcompute_conv_stencil()
      op_hcompute_conv_stencil_1: conv_stencil[1+0,  conv_s0_y+0,  conv_s0_x+0] = hcompute_conv_stencil_1()
      op_hcompute_conv_stencil_2: conv_stencil[2+0,  conv_s0_y+0,  conv_s0_x+0] = hcompute_conv_stencil_2()
    }
  }
  for (int conv_s1_r_y = 0; conv_s1_r_y < 3; conv_s1_r_y++) {
    for (int conv_s1_r_x = 0; conv_s1_r_x < 3; conv_s1_r_x++) {
      for (int conv_s1_y = 0; conv_s1_y < 28; conv_s1_y++) {
        for (int conv_s1_x = 0; conv_s1_x < 28; conv_s1_x++) {
          op_hcompute_conv_stencil_3: conv_stencil[0+0,  conv_s1_y+0,  conv_s1_x+0] = hcompute_conv_stencil_3(conv_stencil[0+0,  conv_s1_y+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  0+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  1+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  2+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  3+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  4+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  5+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  7+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  6+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  0+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  1+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  2+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  3+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  4+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  5+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  7+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  6+0])
          op_hcompute_conv_stencil_4: conv_stencil[1+0,  conv_s1_y+0,  conv_s1_x+0] = hcompute_conv_stencil_4(conv_stencil[1+0,  conv_s1_y+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  1+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  2+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  3+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  4+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  5+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  7+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  6+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  0+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  1+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  2+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  3+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  4+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  5+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  7+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  6+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  0+0])
          op_hcompute_conv_stencil_5: conv_stencil[2+0,  conv_s1_y+0,  conv_s1_x+0] = hcompute_conv_stencil_5(conv_stencil[2+0,  conv_s1_y+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  0+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  1+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  2+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  3+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  4+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  5+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  7+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  6+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  0+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  1+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  2+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  3+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  4+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  5+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  7+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  6+0])
        }
      }
    }
  }
  for (int hw_output_s0_w = 0; hw_output_s0_w < 3; hw_output_s0_w++) {
    for (int hw_output_s0_y_yi = 0; hw_output_s0_y_yi < 28; hw_output_s0_y_yi++) {
      for (int hw_output_s0_x_xi = 0; hw_output_s0_x_xi < 28; hw_output_s0_x_xi++) {
        op_hcompute_hw_output_stencil: hw_output_stencil[hw_output_s0_w+0,  hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0] = hcompute_hw_output_stencil(conv_stencil[hw_output_s0_w+0,  hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0])
      }
    }
  }
}
cmd: mkdir -p ./map_result/resnet_pond_layer
After Loop Perfection
program: resnet_pond_layer
Inputs...
  hw_input_stencil
  hw_kernel_stencil
Outputs...
  hw_output_stencil
buffers...
  hw_input_stencil[]
operations...
for (int root = 0; root < 1; root++) {
  for (int hw_input_global_wrapper_s0_y = 0; hw_input_global_wrapper_s0_y < 30; hw_input_global_wrapper_s0_y++) {
    for (int hw_input_global_wrapper_s0_x = 0; hw_input_global_wrapper_s0_x < 30; hw_input_global_wrapper_s0_x++) {
      for (int hw_input_global_wrapper_s0_z = 0; hw_input_global_wrapper_s0_z < 8; hw_input_global_wrapper_s0_z++) {
        op_hcompute_hw_input_global_wrapper_stencil: hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0,  hw_input_global_wrapper_s0_z+0] = hcompute_hw_input_global_wrapper_stencil(hw_input_stencil[hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0,  hw_input_global_wrapper_s0_z+0])
      }
    }
  }
  for (int hw_kernel_global_wrapper_s0_y = 0; hw_kernel_global_wrapper_s0_y < 3; hw_kernel_global_wrapper_s0_y++) {
    for (int hw_kernel_global_wrapper_s0_x = 0; hw_kernel_global_wrapper_s0_x < 3; hw_kernel_global_wrapper_s0_x++) {
      for (int hw_kernel_global_wrapper_s0_w = 0; hw_kernel_global_wrapper_s0_w < 3; hw_kernel_global_wrapper_s0_w++) {
        for (int hw_kernel_global_wrapper_s0_z = 0; hw_kernel_global_wrapper_s0_z < 8; hw_kernel_global_wrapper_s0_z++) {
          op_hcompute_hw_kernel_global_wrapper_stencil: hw_kernel_global_wrapper_stencil[hw_kernel_global_wrapper_s0_y+0,  hw_kernel_global_wrapper_s0_x+0,  hw_kernel_global_wrapper_s0_w+0,  hw_kernel_global_wrapper_s0_z+0] = hcompute_hw_kernel_global_wrapper_stencil(hw_kernel_stencil[hw_kernel_global_wrapper_s0_y+0,  hw_kernel_global_wrapper_s0_x+0,  hw_kernel_global_wrapper_s0_w+0,  hw_kernel_global_wrapper_s0_z+0])
        }
      }
    }
  }
  for (int conv_s0_y = 0; conv_s0_y < 28; conv_s0_y++) {
    for (int conv_s0_x = 0; conv_s0_x < 28; conv_s0_x++) {
      op_hcompute_conv_stencil: conv_stencil[0+0,  conv_s0_y+0,  conv_s0_x+0] = hcompute_conv_stencil()
      op_hcompute_conv_stencil_1: conv_stencil[1+0,  conv_s0_y+0,  conv_s0_x+0] = hcompute_conv_stencil_1()
      op_hcompute_conv_stencil_2: conv_stencil[2+0,  conv_s0_y+0,  conv_s0_x+0] = hcompute_conv_stencil_2()
    }
  }
  for (int conv_s1_r_y = 0; conv_s1_r_y < 3; conv_s1_r_y++) {
    for (int conv_s1_r_x = 0; conv_s1_r_x < 3; conv_s1_r_x++) {
      for (int conv_s1_y = 0; conv_s1_y < 28; conv_s1_y++) {
        for (int conv_s1_x = 0; conv_s1_x < 28; conv_s1_x++) {
          op_hcompute_conv_stencil_3: conv_stencil[0+0,  conv_s1_y+0,  conv_s1_x+0] = hcompute_conv_stencil_3(conv_stencil[0+0,  conv_s1_y+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  0+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  1+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  2+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  3+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  4+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  5+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  7+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  6+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  0+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  1+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  2+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  3+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  4+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  5+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  7+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  6+0])
          op_hcompute_conv_stencil_4: conv_stencil[1+0,  conv_s1_y+0,  conv_s1_x+0] = hcompute_conv_stencil_4(conv_stencil[1+0,  conv_s1_y+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  1+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  2+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  3+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  4+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  5+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  7+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  6+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  0+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  1+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  2+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  3+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  4+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  5+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  7+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  6+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  0+0])
          op_hcompute_conv_stencil_5: conv_stencil[2+0,  conv_s1_y+0,  conv_s1_x+0] = hcompute_conv_stencil_5(conv_stencil[2+0,  conv_s1_y+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  0+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  1+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  2+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  3+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  4+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  5+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  7+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  6+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  0+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  1+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  2+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  3+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  4+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  5+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  7+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  6+0])
        }
      }
    }
  }
  for (int hw_output_s0_w = 0; hw_output_s0_w < 3; hw_output_s0_w++) {
    for (int hw_output_s0_y_yi = 0; hw_output_s0_y_yi < 28; hw_output_s0_y_yi++) {
      for (int hw_output_s0_x_xi = 0; hw_output_s0_x_xi < 28; hw_output_s0_x_xi++) {
        op_hcompute_hw_output_stencil: hw_output_stencil[hw_output_s0_w+0,  hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0] = hcompute_hw_output_stencil(conv_stencil[hw_output_s0_w+0,  hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0])
      }
    }
  }
}
hcompute_hw_input_global_wrapper_stencil
	Buffer <hw_input_global_wrapper_stencil> 
	producer map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
	capacity: 7200
	hierarchy level: glb
	Buffer <hw_input_stencil> 
	producer map: {  }
	capacity: 7200
	hierarchy level: glb
hcompute_hw_kernel_global_wrapper_stencil
	Buffer <hw_kernel_global_wrapper_stencil> 
	producer map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> hw_kernel_global_wrapper_stencil[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7 }
	capacity: 216
	hierarchy level: mem
	Buffer <hw_kernel_stencil> 
	producer map: {  }
	capacity: 216
	hierarchy level: mem
hcompute_conv_stencil
	Buffer <conv_stencil> 
	producer map: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[2, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[1, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[2, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
	capacity: 2352
	hierarchy level: glb
hcompute_conv_stencil_1
	Buffer <conv_stencil> 
	producer map: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[2, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[1, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[2, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
	capacity: 2352
	hierarchy level: glb
hcompute_conv_stencil_2
	Buffer <conv_stencil> 
	producer map: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[2, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[1, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[2, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
	capacity: 2352
	hierarchy level: glb
hcompute_conv_stencil_3
	Buffer <conv_stencil> 
	producer map: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[2, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[1, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[2, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
	capacity: 2352
	hierarchy level: glb
	Buffer <hw_input_global_wrapper_stencil> 
	producer map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
	capacity: 7200
	hierarchy level: glb
	Buffer <hw_kernel_global_wrapper_stencil> 
	producer map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> hw_kernel_global_wrapper_stencil[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7 }
	capacity: 216
	hierarchy level: mem
hcompute_conv_stencil_4
	Buffer <conv_stencil> 
	producer map: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[2, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[1, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[2, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
	capacity: 2352
	hierarchy level: glb
	Buffer <hw_input_global_wrapper_stencil> 
	producer map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
	capacity: 7200
	hierarchy level: glb
	Buffer <hw_kernel_global_wrapper_stencil> 
	producer map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> hw_kernel_global_wrapper_stencil[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7 }
	capacity: 216
	hierarchy level: mem
hcompute_conv_stencil_5
	Buffer <conv_stencil> 
	producer map: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[2, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[1, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[2, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
	capacity: 2352
	hierarchy level: glb
	Buffer <hw_input_global_wrapper_stencil> 
	producer map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
	capacity: 7200
	hierarchy level: glb
	Buffer <hw_kernel_global_wrapper_stencil> 
	producer map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> hw_kernel_global_wrapper_stencil[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7 }
	capacity: 216
	hierarchy level: mem
hcompute_hw_output_stencil
	Buffer <conv_stencil> 
	producer map: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[2, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[1, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[2, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
	capacity: 2352
	hierarchy level: glb
	Buffer <hw_output_stencil> 
	producer map: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_output_stencil[hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
	capacity: 2352
	hierarchy level: glb
hcompute_conv_stencil: 0 
hcompute_conv_stencil_1: 0 
hcompute_conv_stencil_2: 0 
hcompute_conv_stencil_3: 0 
hcompute_conv_stencil_4: 0 
hcompute_conv_stencil_5: 0 
hcompute_hw_input_global_wrapper_stencil: 0 
hcompute_hw_kernel_global_wrapper_stencil: 0 
hcompute_hw_output_stencil: 0 

hcompute_conv_stencil: 0 
hcompute_conv_stencil_1: 0 
hcompute_conv_stencil_2: 0 
hcompute_conv_stencil_3: 0 
hcompute_conv_stencil_4: 0 
hcompute_conv_stencil_5: 0 
hcompute_hw_input_global_wrapper_stencil: 0 
hcompute_hw_kernel_global_wrapper_stencil: 0 
hcompute_hw_output_stencil: 0 

Compute file dse found
No compute unit file: 
program: resnet_pond_layer
Inputs...
  hw_input_stencil
  hw_kernel_stencil
Outputs...
  hw_output_stencil
buffers...
  hw_input_stencil[]
operations...
for (int root = 0; root < 1; root++) {
  for (int hw_input_global_wrapper_s0_y = 0; hw_input_global_wrapper_s0_y < 30; hw_input_global_wrapper_s0_y++) {
    for (int hw_input_global_wrapper_s0_x = 0; hw_input_global_wrapper_s0_x < 30; hw_input_global_wrapper_s0_x++) {
      for (int hw_input_global_wrapper_s0_z = 0; hw_input_global_wrapper_s0_z < 8; hw_input_global_wrapper_s0_z++) {
        op_hcompute_hw_input_global_wrapper_stencil: hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0,  hw_input_global_wrapper_s0_z+0] = hcompute_hw_input_global_wrapper_stencil(hw_input_stencil[hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0,  hw_input_global_wrapper_s0_z+0])
      }
    }
  }
  for (int hw_kernel_global_wrapper_s0_y = 0; hw_kernel_global_wrapper_s0_y < 3; hw_kernel_global_wrapper_s0_y++) {
    for (int hw_kernel_global_wrapper_s0_x = 0; hw_kernel_global_wrapper_s0_x < 3; hw_kernel_global_wrapper_s0_x++) {
      for (int hw_kernel_global_wrapper_s0_w = 0; hw_kernel_global_wrapper_s0_w < 3; hw_kernel_global_wrapper_s0_w++) {
        for (int hw_kernel_global_wrapper_s0_z = 0; hw_kernel_global_wrapper_s0_z < 8; hw_kernel_global_wrapper_s0_z++) {
          op_hcompute_hw_kernel_global_wrapper_stencil: hw_kernel_global_wrapper_stencil[hw_kernel_global_wrapper_s0_y+0,  hw_kernel_global_wrapper_s0_x+0,  hw_kernel_global_wrapper_s0_w+0,  hw_kernel_global_wrapper_s0_z+0] = hcompute_hw_kernel_global_wrapper_stencil(hw_kernel_stencil[hw_kernel_global_wrapper_s0_y+0,  hw_kernel_global_wrapper_s0_x+0,  hw_kernel_global_wrapper_s0_w+0,  hw_kernel_global_wrapper_s0_z+0])
        }
      }
    }
  }
  for (int conv_s0_y = 0; conv_s0_y < 28; conv_s0_y++) {
    for (int conv_s0_x = 0; conv_s0_x < 28; conv_s0_x++) {
      op_hcompute_conv_stencil: conv_stencil[0+0,  conv_s0_y+0,  conv_s0_x+0] = hcompute_conv_stencil()
      op_hcompute_conv_stencil_1: conv_stencil[1+0,  conv_s0_y+0,  conv_s0_x+0] = hcompute_conv_stencil_1()
      op_hcompute_conv_stencil_2: conv_stencil[2+0,  conv_s0_y+0,  conv_s0_x+0] = hcompute_conv_stencil_2()
    }
  }
  for (int conv_s1_r_y = 0; conv_s1_r_y < 3; conv_s1_r_y++) {
    for (int conv_s1_r_x = 0; conv_s1_r_x < 3; conv_s1_r_x++) {
      for (int conv_s1_y = 0; conv_s1_y < 28; conv_s1_y++) {
        for (int conv_s1_x = 0; conv_s1_x < 28; conv_s1_x++) {
          op_hcompute_conv_stencil_3: conv_stencil[0+0,  conv_s1_y+0,  conv_s1_x+0] = hcompute_conv_stencil_3(conv_stencil[0+0,  conv_s1_y+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  0+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  1+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  2+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  3+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  4+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  5+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  7+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  6+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  0+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  1+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  2+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  3+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  4+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  5+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  7+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  6+0])
          op_hcompute_conv_stencil_4: conv_stencil[1+0,  conv_s1_y+0,  conv_s1_x+0] = hcompute_conv_stencil_4(conv_stencil[1+0,  conv_s1_y+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  1+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  2+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  3+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  4+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  5+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  7+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  6+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  0+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  1+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  2+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  3+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  4+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  5+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  7+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  6+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  0+0])
          op_hcompute_conv_stencil_5: conv_stencil[2+0,  conv_s1_y+0,  conv_s1_x+0] = hcompute_conv_stencil_5(conv_stencil[2+0,  conv_s1_y+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  0+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  1+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  2+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  3+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  4+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  5+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  7+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  6+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  0+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  1+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  2+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  3+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  4+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  5+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  7+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  6+0])
        }
      }
    }
  }
  for (int hw_output_s0_w = 0; hw_output_s0_w < 3; hw_output_s0_w++) {
    for (int hw_output_s0_y_yi = 0; hw_output_s0_y_yi < 28; hw_output_s0_y_yi++) {
      for (int hw_output_s0_x_xi = 0; hw_output_s0_x_xi < 28; hw_output_s0_x_xi++) {
        op_hcompute_hw_output_stencil: hw_output_stencil[hw_output_s0_w+0,  hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0] = hcompute_hw_output_stencil(conv_stencil[hw_output_s0_w+0,  hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0])
      }
    }
  }
}
resnet_pond_layer is not a stencil
op name: hw_input_global_wrapper_s0_z
op level: 3
        write map: 
	{ op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
        addr involve dim: {2}
	Involve in dim: {3}
	 change loop : hw_input_global_wrapper_s0_z's offset to 0
op name: hw_input_global_wrapper_s0_z
op level: 3
        Read map: 
	{ op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
        addr involve dim: {2}
	Involve in dim: {3}
op name: hw_input_global_wrapper_s0_x
op level: 2
        write map: 
	{ op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
        addr involve dim: {1}
op name: hw_input_global_wrapper_s0_x
op level: 2
        Read map: 
	{ op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
        addr involve dim: {1}
op name: hw_kernel_global_wrapper_s0_z
op level: 4
        write map: 
	{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> hw_kernel_global_wrapper_stencil[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7 }
        addr involve dim: {3}
	Involve in dim: {4}
	 change loop : hw_kernel_global_wrapper_s0_z's offset to 0
op name: hw_kernel_global_wrapper_s0_z
op level: 4
        Read map: 
	{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> hw_kernel_stencil[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7 }
        addr involve dim: {3}
	Involve in dim: {4}
op name: hw_kernel_global_wrapper_s0_w
op level: 3
        write map: 
	{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> hw_kernel_global_wrapper_stencil[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7 }
        addr involve dim: {2}
op name: hw_kernel_global_wrapper_s0_w
op level: 3
        Read map: 
	{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> hw_kernel_stencil[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7 }
        addr involve dim: {2}
op name: hw_kernel_global_wrapper_s0_x
op level: 2
        write map: 
	{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> hw_kernel_global_wrapper_stencil[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7 }
        addr involve dim: {1}
op name: hw_kernel_global_wrapper_s0_x
op level: 2
        Read map: 
	{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> hw_kernel_stencil[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7 }
        addr involve dim: {1}
op name: conv_s0_x
op level: 2
        write map: 
	{ op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
        addr involve dim: {2}
	Involve in dim: {2}
	 change loop : conv_s0_x's offset to 0
op name: conv_s0_x
op level: 2
op name: conv_s1_x
op level: 4
        write map: 
	{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {2}
	Involve in dim: {4}
	 change loop : conv_s1_x's offset to 0
op name: conv_s1_x
op level: 4
        Read map: 
	{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {}
        Read map: 
	{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {2}
	Involve in dim: {4}
        Read map: 
	{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {}
        Read map: 
	{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {1}
	Involve in dim: {2, 4}
Dim 2
	 hasStride : 1
        Relax ii latency for op: conv_s1_x
        Original offset within parent: 0
        loop trip count: 28
        New offset within parent: 4
        conv_s1_x--> Enter relax condition loop!
op name: conv_s1_y
op level: 3
        write map: 
	{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {1}
op name: conv_s1_y
op level: 3
        Read map: 
	{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {}
        Read map: 
	{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {1}
        Read map: 
	{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {}
        Read map: 
	{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {0}
        Read map: 
	{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {1}
        Read map: 
	{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {0}
        Read map: 
	{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {0}
        Read map: 
	{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[2, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {1}
        Read map: 
	{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {}
op name: conv_s1_r_x
op level: 2
        write map: 
	{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {}
op name: conv_s1_r_x
op level: 2
        Read map: 
	{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {1}
        Read map: 
	{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {}
        Read map: 
	{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {1}
        Read map: 
	{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {1}
	Involve in dim: {2, 4}
        Read map: 
	{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {}
        Read map: 
	{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {1}
	Involve in dim: {2, 4}
        Read map: 
	{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {1}
	Involve in dim: {2, 4}
        Read map: 
	{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[2, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {}
        Read map: 
	{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {1}
op name: hw_output_s0_x_xi
op level: 3
        write map: 
	{ op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_output_stencil[hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
        addr involve dim: {2}
	Involve in dim: {3}
	 change loop : hw_output_s0_x_xi's offset to 0
op name: hw_output_s0_x_xi
op level: 3
        Read map: 
	{ op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil[hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
        addr involve dim: {2}
	Involve in dim: {3}
op name: hw_output_s0_y_yi
op level: 2
        write map: 
	{ op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_output_stencil[hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
        addr involve dim: {1}
op name: hw_output_s0_y_yi
op level: 2
        Read map: 
	{ op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil[hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
        addr involve dim: {1}
op name: hw_input_global_wrapper_s0_y
op level: 1
        write map: 
	{ op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
        addr involve dim: {0}
op name: hw_input_global_wrapper_s0_y
op level: 1
        Read map: 
	{ op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
        addr involve dim: {0}
op name: hw_kernel_global_wrapper_s0_y
op level: 1
        write map: 
	{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> hw_kernel_global_wrapper_stencil[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7 }
        addr involve dim: {0}
op name: hw_kernel_global_wrapper_s0_y
op level: 1
        Read map: 
	{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> hw_kernel_stencil[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7 }
        addr involve dim: {0}
op name: conv_s0_y
op level: 1
        write map: 
	{ op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
        addr involve dim: {1}
op name: conv_s0_y
op level: 1
op name: conv_s1_r_y
op level: 1
        write map: 
	{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {}
op name: conv_s1_r_y
op level: 1
        Read map: 
	{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {0}
        Read map: 
	{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {}
        Read map: 
	{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {0}
        Read map: 
	{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {0}
        Read map: 
	{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {}
        Read map: 
	{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {0}
        Read map: 
	{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {0}
        Read map: 
	{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[2, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {}
        Read map: 
	{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {0}
op name: hw_output_s0_w
op level: 1
        write map: 
	{ op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_output_stencil[hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
        addr involve dim: {0}
op name: hw_output_s0_w
op level: 1
        Read map: 
	{ op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil[hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
        addr involve dim: {0}
Computing validity deps for conv_stencil
Computing validity deps for hw_input_global_wrapper_stencil
Computing validity deps for hw_input_stencil
Computing validity deps for hw_kernel_global_wrapper_stencil
Computing validity deps for hw_kernel_stencil
Computing validity deps for hw_output_stencil
Adjusting iis of resnet_pond_layer
Adjusting ii of hw_input_global_wrapper_s0_z
Adjusting ii of hw_kernel_global_wrapper_s0_z
Adjusting ii of conv_s0_x
Adjusting ii of conv_s1_x
Adjusting ii of hw_output_s0_x_xi
hw_input_global_wrapper_s0_x
hw_input_global_wrapper_s0_y
root
hw_input_global_wrapper_s0_z
hw_kernel_global_wrapper_s0_y
hw_kernel_global_wrapper_s0_x
hw_kernel_global_wrapper_s0_w
hw_kernel_global_wrapper_s0_z
conv_s0_y
conv_s0_x
conv_s1_r_y
conv_s1_r_x
conv_s1_y
conv_s1_x
hw_output_s0_w
hw_output_s0_y_yi
hw_output_s0_x_xi
Adjusting delays of resnet_pond_layerAfter vectorization
sorted kernel: {}
sorted kernel: {conv_s0_y}
sorted kernel: {conv_s0_y}
sorted kernel: {conv_s0_y, hw_input_global_wrapper_s0_y}
sorted kernel: {conv_s0_y, hw_input_global_wrapper_s0_y}
sorted kernel: {conv_s0_y, hw_input_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_y}
sorted kernel: {conv_s0_y, hw_input_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_y, conv_s1_r_y}
Find GLB load latency = 0
sorted kernel: {}
sorted kernel: {conv_s0_y}
sorted kernel: {conv_s0_y}
sorted kernel: {conv_s0_y, hw_input_global_wrapper_s0_y}
sorted kernel: {conv_s0_y, hw_input_global_wrapper_s0_y}
sorted kernel: {conv_s0_y, hw_input_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_y}
sorted kernel: {conv_s0_y, hw_input_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_y, conv_s1_r_y}
Push kernel <conv_s0_y> into delay adjusting queue.
II: 28
TP: 28
Push kernel <hw_input_global_wrapper_s0_y> into delay adjusting queue.
II: 240
TP: 30
Push kernel <hw_kernel_global_wrapper_s0_y> into delay adjusting queue.
II: 72
TP: 3
Push kernel <conv_s1_r_y> into delay adjusting queue.
II: 2688
TP: 3
	prod: conv_s0_y
	prod: hw_input_global_wrapper_s0_y
	prod: hw_kernel_global_wrapper_s0_y
Push kernel <hw_output_s0_w> into delay adjusting queue.
II: 784
TP: 3
	prod: conv_s0_y
	prod: conv_s1_r_y
sorted kernel: {}
sorted kernel: {conv_s0_y}
sorted kernel: {conv_s0_y}
sorted kernel: {conv_s0_y, hw_input_global_wrapper_s0_y}
sorted kernel: {conv_s0_y, hw_input_global_wrapper_s0_y}
sorted kernel: {conv_s0_y, hw_input_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_y}
sorted kernel: {conv_s0_y, hw_input_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_y, conv_s1_r_y}
Adjusting delay of conv_s0_y
II: 28
final delay of conv_s0_y: 
	0
Adjusting delay of hw_input_global_wrapper_s0_y
II: 240
final delay of hw_input_global_wrapper_s0_y: 
	0
Adjusting delay of hw_kernel_global_wrapper_s0_y
II: 72
final delay of hw_kernel_global_wrapper_s0_y: 
	0
Adjusting delay of conv_s1_r_y
II: 2688
final delay of conv_s1_r_y: 
	7200
Adjusting delay of hw_output_s0_w
II: 784
final delay of hw_output_s0_w: 
	15264
 Fall back schedule No. 3
schedule for n: { op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedmap = { op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedule for n: { op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedmap = { op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedule for n: { op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedmap = { op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedule for n: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedmap = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedule for n: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedmap = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedmap = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] }
schedmap = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] }
schedmap = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] }
schedule for n: { op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] }
schedmap = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi]; op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] }
name0: op_hcompute_conv_stencil
name1: op_hcompute_conv_stencil
name0: op_hcompute_conv_stencil
name1: op_hcompute_conv_stencil_4
buf conv_stencil
name0: op_hcompute_conv_stencil
name1: op_hcompute_conv_stencil_5
buf conv_stencil
name0: op_hcompute_conv_stencil
name1: op_hcompute_hw_input_global_wrapper_stencil
name0: op_hcompute_conv_stencil
name1: op_hcompute_hw_kernel_global_wrapper_stencil
name0: op_hcompute_conv_stencil
name1: op_hcompute_hw_output_stencil
name0: op_hcompute_conv_stencil
name1: op_hcompute_conv_stencil_3
buf conv_stencil
name0: op_hcompute_conv_stencil
name1: op_hcompute_conv_stencil_1
buf conv_stencil
name0: op_hcompute_conv_stencil
name1: op_hcompute_conv_stencil_2
buf conv_stencil
name0: op_hcompute_conv_stencil_4
name1: op_hcompute_conv_stencil
buf conv_stencil
name0: op_hcompute_conv_stencil_4
name1: op_hcompute_conv_stencil_4
name0: op_hcompute_conv_stencil_4
name1: op_hcompute_conv_stencil_5
buf conv_stencil
name0: op_hcompute_conv_stencil_4
name1: op_hcompute_hw_input_global_wrapper_stencil
name0: op_hcompute_conv_stencil_4
name1: op_hcompute_hw_kernel_global_wrapper_stencil
name0: op_hcompute_conv_stencil_4
name1: op_hcompute_hw_output_stencil
name0: op_hcompute_conv_stencil_4
name1: op_hcompute_conv_stencil_3
buf conv_stencil
name0: op_hcompute_conv_stencil_4
name1: op_hcompute_conv_stencil_1
buf conv_stencil
name0: op_hcompute_conv_stencil_4
name1: op_hcompute_conv_stencil_2
buf conv_stencil
name0: op_hcompute_conv_stencil_5
name1: op_hcompute_conv_stencil
buf conv_stencil
name0: op_hcompute_conv_stencil_5
name1: op_hcompute_conv_stencil_4
buf conv_stencil
name0: op_hcompute_conv_stencil_5
name1: op_hcompute_conv_stencil_5
name0: op_hcompute_conv_stencil_5
name1: op_hcompute_hw_input_global_wrapper_stencil
name0: op_hcompute_conv_stencil_5
name1: op_hcompute_hw_kernel_global_wrapper_stencil
name0: op_hcompute_conv_stencil_5
name1: op_hcompute_hw_output_stencil
name0: op_hcompute_conv_stencil_5
name1: op_hcompute_conv_stencil_3
buf conv_stencil
name0: op_hcompute_conv_stencil_5
name1: op_hcompute_conv_stencil_1
buf conv_stencil
name0: op_hcompute_conv_stencil_5
name1: op_hcompute_conv_stencil_2
buf conv_stencil
name0: op_hcompute_hw_input_global_wrapper_stencil
name1: op_hcompute_conv_stencil
name0: op_hcompute_hw_input_global_wrapper_stencil
name1: op_hcompute_conv_stencil_4
name0: op_hcompute_hw_input_global_wrapper_stencil
name1: op_hcompute_conv_stencil_5
name0: op_hcompute_hw_input_global_wrapper_stencil
name1: op_hcompute_hw_input_global_wrapper_stencil
name0: op_hcompute_hw_input_global_wrapper_stencil
name1: op_hcompute_hw_kernel_global_wrapper_stencil
name0: op_hcompute_hw_input_global_wrapper_stencil
name1: op_hcompute_hw_output_stencil
name0: op_hcompute_hw_input_global_wrapper_stencil
name1: op_hcompute_conv_stencil_3
name0: op_hcompute_hw_input_global_wrapper_stencil
name1: op_hcompute_conv_stencil_1
name0: op_hcompute_hw_input_global_wrapper_stencil
name1: op_hcompute_conv_stencil_2
name0: op_hcompute_hw_kernel_global_wrapper_stencil
name1: op_hcompute_conv_stencil
name0: op_hcompute_hw_kernel_global_wrapper_stencil
name1: op_hcompute_conv_stencil_4
name0: op_hcompute_hw_kernel_global_wrapper_stencil
name1: op_hcompute_conv_stencil_5
name0: op_hcompute_hw_kernel_global_wrapper_stencil
name1: op_hcompute_hw_input_global_wrapper_stencil
name0: op_hcompute_hw_kernel_global_wrapper_stencil
name1: op_hcompute_hw_kernel_global_wrapper_stencil
name0: op_hcompute_hw_kernel_global_wrapper_stencil
name1: op_hcompute_hw_output_stencil
name0: op_hcompute_hw_kernel_global_wrapper_stencil
name1: op_hcompute_conv_stencil_3
name0: op_hcompute_hw_kernel_global_wrapper_stencil
name1: op_hcompute_conv_stencil_1
name0: op_hcompute_hw_kernel_global_wrapper_stencil
name1: op_hcompute_conv_stencil_2
name0: op_hcompute_hw_output_stencil
name1: op_hcompute_conv_stencil
name0: op_hcompute_hw_output_stencil
name1: op_hcompute_conv_stencil_4
name0: op_hcompute_hw_output_stencil
name1: op_hcompute_conv_stencil_5
name0: op_hcompute_hw_output_stencil
name1: op_hcompute_hw_input_global_wrapper_stencil
name0: op_hcompute_hw_output_stencil
name1: op_hcompute_hw_kernel_global_wrapper_stencil
name0: op_hcompute_hw_output_stencil
name1: op_hcompute_hw_output_stencil
name0: op_hcompute_hw_output_stencil
name1: op_hcompute_conv_stencil_3
name0: op_hcompute_hw_output_stencil
name1: op_hcompute_conv_stencil_1
name0: op_hcompute_hw_output_stencil
name1: op_hcompute_conv_stencil_2
name0: op_hcompute_conv_stencil_3
name1: op_hcompute_conv_stencil
buf conv_stencil
name0: op_hcompute_conv_stencil_3
name1: op_hcompute_conv_stencil_4
buf conv_stencil
name0: op_hcompute_conv_stencil_3
name1: op_hcompute_conv_stencil_5
buf conv_stencil
name0: op_hcompute_conv_stencil_3
name1: op_hcompute_hw_input_global_wrapper_stencil
name0: op_hcompute_conv_stencil_3
name1: op_hcompute_hw_kernel_global_wrapper_stencil
name0: op_hcompute_conv_stencil_3
name1: op_hcompute_hw_output_stencil
name0: op_hcompute_conv_stencil_3
name1: op_hcompute_conv_stencil_3
name0: op_hcompute_conv_stencil_3
name1: op_hcompute_conv_stencil_1
buf conv_stencil
name0: op_hcompute_conv_stencil_3
name1: op_hcompute_conv_stencil_2
buf conv_stencil
name0: op_hcompute_conv_stencil_1
name1: op_hcompute_conv_stencil
buf conv_stencil
name0: op_hcompute_conv_stencil_1
name1: op_hcompute_conv_stencil_4
buf conv_stencil
name0: op_hcompute_conv_stencil_1
name1: op_hcompute_conv_stencil_5
buf conv_stencil
name0: op_hcompute_conv_stencil_1
name1: op_hcompute_hw_input_global_wrapper_stencil
name0: op_hcompute_conv_stencil_1
name1: op_hcompute_hw_kernel_global_wrapper_stencil
name0: op_hcompute_conv_stencil_1
name1: op_hcompute_hw_output_stencil
name0: op_hcompute_conv_stencil_1
name1: op_hcompute_conv_stencil_3
buf conv_stencil
name0: op_hcompute_conv_stencil_1
name1: op_hcompute_conv_stencil_1
name0: op_hcompute_conv_stencil_1
name1: op_hcompute_conv_stencil_2
buf conv_stencil
name0: op_hcompute_conv_stencil_2
name1: op_hcompute_conv_stencil
buf conv_stencil
name0: op_hcompute_conv_stencil_2
name1: op_hcompute_conv_stencil_4
buf conv_stencil
name0: op_hcompute_conv_stencil_2
name1: op_hcompute_conv_stencil_5
buf conv_stencil
name0: op_hcompute_conv_stencil_2
name1: op_hcompute_hw_input_global_wrapper_stencil
name0: op_hcompute_conv_stencil_2
name1: op_hcompute_hw_kernel_global_wrapper_stencil
name0: op_hcompute_conv_stencil_2
name1: op_hcompute_hw_output_stencil
name0: op_hcompute_conv_stencil_2
name1: op_hcompute_conv_stencil_3
buf conv_stencil
name0: op_hcompute_conv_stencil_2
name1: op_hcompute_conv_stencil_1
buf conv_stencil
name0: op_hcompute_conv_stencil_2
name1: op_hcompute_conv_stencil_2
schedule for n: { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedmap = { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedule for n: { start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedmap = { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedule for n: { start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedmap = { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedule for n: { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedule for n: { start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedule for n: { start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { start_op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
	Final schedule : { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedmap = { op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedule for n: { op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedmap = { op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedule for n: { op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedmap = { op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedule for n: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedmap = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedule for n: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedmap = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedmap = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] }
schedmap = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] }
schedmap = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] }
schedule for n: { op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] }
schedmap = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi]; op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] }
name0: op_hcompute_conv_stencil
name1: op_hcompute_conv_stencil
name0: op_hcompute_conv_stencil
name1: op_hcompute_conv_stencil_4
buf conv_stencil
name0: op_hcompute_conv_stencil
name1: op_hcompute_conv_stencil_5
buf conv_stencil
name0: op_hcompute_conv_stencil
name1: op_hcompute_hw_input_global_wrapper_stencil
name0: op_hcompute_conv_stencil
name1: op_hcompute_hw_kernel_global_wrapper_stencil
name0: op_hcompute_conv_stencil
name1: op_hcompute_hw_output_stencil
name0: op_hcompute_conv_stencil
name1: op_hcompute_conv_stencil_3
buf conv_stencil
name0: op_hcompute_conv_stencil
name1: op_hcompute_conv_stencil_1
buf conv_stencil
name0: op_hcompute_conv_stencil
name1: op_hcompute_conv_stencil_2
buf conv_stencil
name0: op_hcompute_conv_stencil_4
name1: op_hcompute_conv_stencil
buf conv_stencil
name0: op_hcompute_conv_stencil_4
name1: op_hcompute_conv_stencil_4
name0: op_hcompute_conv_stencil_4
name1: op_hcompute_conv_stencil_5
buf conv_stencil
name0: op_hcompute_conv_stencil_4
name1: op_hcompute_hw_input_global_wrapper_stencil
name0: op_hcompute_conv_stencil_4
name1: op_hcompute_hw_kernel_global_wrapper_stencil
name0: op_hcompute_conv_stencil_4
name1: op_hcompute_hw_output_stencil
name0: op_hcompute_conv_stencil_4
name1: op_hcompute_conv_stencil_3
buf conv_stencil
name0: op_hcompute_conv_stencil_4
name1: op_hcompute_conv_stencil_1
buf conv_stencil
name0: op_hcompute_conv_stencil_4
name1: op_hcompute_conv_stencil_2
buf conv_stencil
name0: op_hcompute_conv_stencil_5
name1: op_hcompute_conv_stencil
buf conv_stencil
name0: op_hcompute_conv_stencil_5
name1: op_hcompute_conv_stencil_4
buf conv_stencil
name0: op_hcompute_conv_stencil_5
name1: op_hcompute_conv_stencil_5
name0: op_hcompute_conv_stencil_5
name1: op_hcompute_hw_input_global_wrapper_stencil
name0: op_hcompute_conv_stencil_5
name1: op_hcompute_hw_kernel_global_wrapper_stencil
name0: op_hcompute_conv_stencil_5
name1: op_hcompute_hw_output_stencil
name0: op_hcompute_conv_stencil_5
name1: op_hcompute_conv_stencil_3
buf conv_stencil
name0: op_hcompute_conv_stencil_5
name1: op_hcompute_conv_stencil_1
buf conv_stencil
name0: op_hcompute_conv_stencil_5
name1: op_hcompute_conv_stencil_2
buf conv_stencil
name0: op_hcompute_hw_input_global_wrapper_stencil
name1: op_hcompute_conv_stencil
name0: op_hcompute_hw_input_global_wrapper_stencil
name1: op_hcompute_conv_stencil_4
name0: op_hcompute_hw_input_global_wrapper_stencil
name1: op_hcompute_conv_stencil_5
name0: op_hcompute_hw_input_global_wrapper_stencil
name1: op_hcompute_hw_input_global_wrapper_stencil
name0: op_hcompute_hw_input_global_wrapper_stencil
name1: op_hcompute_hw_kernel_global_wrapper_stencil
name0: op_hcompute_hw_input_global_wrapper_stencil
name1: op_hcompute_hw_output_stencil
name0: op_hcompute_hw_input_global_wrapper_stencil
name1: op_hcompute_conv_stencil_3
name0: op_hcompute_hw_input_global_wrapper_stencil
name1: op_hcompute_conv_stencil_1
name0: op_hcompute_hw_input_global_wrapper_stencil
name1: op_hcompute_conv_stencil_2
name0: op_hcompute_hw_kernel_global_wrapper_stencil
name1: op_hcompute_conv_stencil
name0: op_hcompute_hw_kernel_global_wrapper_stencil
name1: op_hcompute_conv_stencil_4
name0: op_hcompute_hw_kernel_global_wrapper_stencil
name1: op_hcompute_conv_stencil_5
name0: op_hcompute_hw_kernel_global_wrapper_stencil
name1: op_hcompute_hw_input_global_wrapper_stencil
name0: op_hcompute_hw_kernel_global_wrapper_stencil
name1: op_hcompute_hw_kernel_global_wrapper_stencil
name0: op_hcompute_hw_kernel_global_wrapper_stencil
name1: op_hcompute_hw_output_stencil
name0: op_hcompute_hw_kernel_global_wrapper_stencil
name1: op_hcompute_conv_stencil_3
name0: op_hcompute_hw_kernel_global_wrapper_stencil
name1: op_hcompute_conv_stencil_1
name0: op_hcompute_hw_kernel_global_wrapper_stencil
name1: op_hcompute_conv_stencil_2
name0: op_hcompute_hw_output_stencil
name1: op_hcompute_conv_stencil
name0: op_hcompute_hw_output_stencil
name1: op_hcompute_conv_stencil_4
name0: op_hcompute_hw_output_stencil
name1: op_hcompute_conv_stencil_5
name0: op_hcompute_hw_output_stencil
name1: op_hcompute_hw_input_global_wrapper_stencil
name0: op_hcompute_hw_output_stencil
name1: op_hcompute_hw_kernel_global_wrapper_stencil
name0: op_hcompute_hw_output_stencil
name1: op_hcompute_hw_output_stencil
name0: op_hcompute_hw_output_stencil
name1: op_hcompute_conv_stencil_3
name0: op_hcompute_hw_output_stencil
name1: op_hcompute_conv_stencil_1
name0: op_hcompute_hw_output_stencil
name1: op_hcompute_conv_stencil_2
name0: op_hcompute_conv_stencil_3
name1: op_hcompute_conv_stencil
buf conv_stencil
name0: op_hcompute_conv_stencil_3
name1: op_hcompute_conv_stencil_4
buf conv_stencil
name0: op_hcompute_conv_stencil_3
name1: op_hcompute_conv_stencil_5
buf conv_stencil
name0: op_hcompute_conv_stencil_3
name1: op_hcompute_hw_input_global_wrapper_stencil
name0: op_hcompute_conv_stencil_3
name1: op_hcompute_hw_kernel_global_wrapper_stencil
name0: op_hcompute_conv_stencil_3
name1: op_hcompute_hw_output_stencil
name0: op_hcompute_conv_stencil_3
name1: op_hcompute_conv_stencil_3
name0: op_hcompute_conv_stencil_3
name1: op_hcompute_conv_stencil_1
buf conv_stencil
name0: op_hcompute_conv_stencil_3
name1: op_hcompute_conv_stencil_2
buf conv_stencil
name0: op_hcompute_conv_stencil_1
name1: op_hcompute_conv_stencil
buf conv_stencil
name0: op_hcompute_conv_stencil_1
name1: op_hcompute_conv_stencil_4
buf conv_stencil
name0: op_hcompute_conv_stencil_1
name1: op_hcompute_conv_stencil_5
buf conv_stencil
name0: op_hcompute_conv_stencil_1
name1: op_hcompute_hw_input_global_wrapper_stencil
name0: op_hcompute_conv_stencil_1
name1: op_hcompute_hw_kernel_global_wrapper_stencil
name0: op_hcompute_conv_stencil_1
name1: op_hcompute_hw_output_stencil
name0: op_hcompute_conv_stencil_1
name1: op_hcompute_conv_stencil_3
buf conv_stencil
name0: op_hcompute_conv_stencil_1
name1: op_hcompute_conv_stencil_1
name0: op_hcompute_conv_stencil_1
name1: op_hcompute_conv_stencil_2
buf conv_stencil
name0: op_hcompute_conv_stencil_2
name1: op_hcompute_conv_stencil
buf conv_stencil
name0: op_hcompute_conv_stencil_2
name1: op_hcompute_conv_stencil_4
buf conv_stencil
name0: op_hcompute_conv_stencil_2
name1: op_hcompute_conv_stencil_5
buf conv_stencil
name0: op_hcompute_conv_stencil_2
name1: op_hcompute_hw_input_global_wrapper_stencil
name0: op_hcompute_conv_stencil_2
name1: op_hcompute_hw_kernel_global_wrapper_stencil
name0: op_hcompute_conv_stencil_2
name1: op_hcompute_hw_output_stencil
name0: op_hcompute_conv_stencil_2
name1: op_hcompute_conv_stencil_3
buf conv_stencil
name0: op_hcompute_conv_stencil_2
name1: op_hcompute_conv_stencil_1
buf conv_stencil
name0: op_hcompute_conv_stencil_2
name1: op_hcompute_conv_stencil_2
schedule for n: { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedmap = { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedule for n: { start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedmap = { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedule for n: { start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedmap = { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedule for n: { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedule for n: { start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedule for n: { start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { start_op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
Start times...
{ start_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; start_op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; start_op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; start_op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; start_op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; start_op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; start_op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; start_op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; start_op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  pre adjustment min: { [0] }
schedule for n: { op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedmap = { op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedule for n: { op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedmap = { op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedule for n: { op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedmap = { op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedule for n: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedmap = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedule for n: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedmap = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedmap = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] }
schedmap = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] }
schedmap = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] }
schedule for n: { op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] }
schedmap = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi]; op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] }
Computing validity deps for conv_stencil
Computing validity deps for hw_input_global_wrapper_stencil
Computing validity deps for hw_input_stencil
Computing validity deps for hw_kernel_global_wrapper_stencil
Computing validity deps for hw_kernel_stencil
Computing validity deps for hw_output_stencil
program: resnet_pond_layer
Inputs...
  hw_input_stencil
  hw_kernel_stencil
Outputs...
  hw_output_stencil
buffers...
  hw_input_stencil[]
operations...
for (int root = 0; root < 1; root++) {
  for (int hw_input_global_wrapper_s0_y = 0; hw_input_global_wrapper_s0_y < 30; hw_input_global_wrapper_s0_y++) {
    for (int hw_input_global_wrapper_s0_x = 0; hw_input_global_wrapper_s0_x < 30; hw_input_global_wrapper_s0_x++) {
      for (int hw_input_global_wrapper_s0_z = 0; hw_input_global_wrapper_s0_z < 8; hw_input_global_wrapper_s0_z++) {
        op_hcompute_hw_input_global_wrapper_stencil: hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0,  hw_input_global_wrapper_s0_z+0] = hcompute_hw_input_global_wrapper_stencil(hw_input_stencil[hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0,  hw_input_global_wrapper_s0_z+0])
      }
    }
  }
  for (int hw_kernel_global_wrapper_s0_y = 0; hw_kernel_global_wrapper_s0_y < 3; hw_kernel_global_wrapper_s0_y++) {
    for (int hw_kernel_global_wrapper_s0_x = 0; hw_kernel_global_wrapper_s0_x < 3; hw_kernel_global_wrapper_s0_x++) {
      for (int hw_kernel_global_wrapper_s0_w = 0; hw_kernel_global_wrapper_s0_w < 3; hw_kernel_global_wrapper_s0_w++) {
        for (int hw_kernel_global_wrapper_s0_z = 0; hw_kernel_global_wrapper_s0_z < 8; hw_kernel_global_wrapper_s0_z++) {
          op_hcompute_hw_kernel_global_wrapper_stencil: hw_kernel_global_wrapper_stencil[hw_kernel_global_wrapper_s0_y+0,  hw_kernel_global_wrapper_s0_x+0,  hw_kernel_global_wrapper_s0_w+0,  hw_kernel_global_wrapper_s0_z+0] = hcompute_hw_kernel_global_wrapper_stencil(hw_kernel_stencil[hw_kernel_global_wrapper_s0_y+0,  hw_kernel_global_wrapper_s0_x+0,  hw_kernel_global_wrapper_s0_w+0,  hw_kernel_global_wrapper_s0_z+0])
        }
      }
    }
  }
  for (int conv_s0_y = 0; conv_s0_y < 28; conv_s0_y++) {
    for (int conv_s0_x = 0; conv_s0_x < 28; conv_s0_x++) {
      op_hcompute_conv_stencil: conv_stencil[0+0,  conv_s0_y+0,  conv_s0_x+0] = hcompute_conv_stencil()
      op_hcompute_conv_stencil_1: conv_stencil[1+0,  conv_s0_y+0,  conv_s0_x+0] = hcompute_conv_stencil_1()
      op_hcompute_conv_stencil_2: conv_stencil[2+0,  conv_s0_y+0,  conv_s0_x+0] = hcompute_conv_stencil_2()
    }
  }
  for (int conv_s1_r_y = 0; conv_s1_r_y < 3; conv_s1_r_y++) {
    for (int conv_s1_r_x = 0; conv_s1_r_x < 3; conv_s1_r_x++) {
      for (int conv_s1_y = 0; conv_s1_y < 28; conv_s1_y++) {
        for (int conv_s1_x = 0; conv_s1_x < 28; conv_s1_x++) {
          op_hcompute_conv_stencil_3: conv_stencil[0+0,  conv_s1_y+0,  conv_s1_x+0] = hcompute_conv_stencil_3(conv_stencil[0+0,  conv_s1_y+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  0+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  1+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  2+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  3+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  4+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  5+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  7+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  6+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  0+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  1+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  2+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  3+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  4+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  5+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  7+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  6+0])
          op_hcompute_conv_stencil_4: conv_stencil[1+0,  conv_s1_y+0,  conv_s1_x+0] = hcompute_conv_stencil_4(conv_stencil[1+0,  conv_s1_y+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  1+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  2+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  3+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  4+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  5+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  7+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  6+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  0+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  1+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  2+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  3+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  4+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  5+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  7+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  6+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  0+0])
          op_hcompute_conv_stencil_5: conv_stencil[2+0,  conv_s1_y+0,  conv_s1_x+0] = hcompute_conv_stencil_5(conv_stencil[2+0,  conv_s1_y+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  0+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  1+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  2+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  3+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  4+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  5+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  7+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  6+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  0+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  1+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  2+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  3+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  4+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  5+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  7+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  6+0])
        }
      }
    }
  }
  for (int hw_output_s0_w = 0; hw_output_s0_w < 3; hw_output_s0_w++) {
    for (int hw_output_s0_y_yi = 0; hw_output_s0_y_yi < 28; hw_output_s0_y_yi++) {
      for (int hw_output_s0_x_xi = 0; hw_output_s0_x_xi < 28; hw_output_s0_x_xi++) {
        op_hcompute_hw_output_stencil: hw_output_stencil[hw_output_s0_w+0,  hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0] = hcompute_hw_output_stencil(conv_stencil[hw_output_s0_w+0,  hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0])
      }
    }
  }
}
schedule for n: { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedmap = { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedule for n: { start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedmap = { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedule for n: { start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedmap = { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedule for n: { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedule for n: { start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedule for n: { start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { start_op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
Start times...
  { start_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
  { start_op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
  { start_op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  { start_op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
  { start_op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7 }
  { start_op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  { start_op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
  { start_op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
  { start_op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  min: { [0] }
schedule for n: { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedmap = { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedule for n: { start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedmap = { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedule for n: { start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedmap = { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedule for n: { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedule for n: { start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedule for n: { start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { start_op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedmap = { end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedule for n: { end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedmap = { end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedule for n: { end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedmap = { end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedule for n: { end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedmap = { end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedule for n: { end_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedmap = { end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; end_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedule for n: { end_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedmap = { end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; end_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; end_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedule for n: { end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] }
schedmap = { end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; end_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; end_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedule for n: { end_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] }
schedmap = { end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; end_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; end_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z]; end_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedule for n: { end_op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] }
schedmap = { end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; end_op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi]; end_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; end_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z]; end_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
Schedule...
  { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
  { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
  { start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] }
  { start_op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] }
  { start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
  { start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
  { start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
  { start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] }
  { start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
  Cycle deps: { end_op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_5[root' = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y = conv_s0_y, conv_s1_x = conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 and 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2; end_op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_3[root' = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y = conv_s0_y, conv_s1_x = conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 and 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2; end_op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_4[root' = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y = conv_s0_y, conv_s1_x = conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 and 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 7] -> start_op_hcompute_conv_stencil_3[root' = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y = hw_input_global_wrapper_s0_y - conv_s1_r_y, conv_s1_x = hw_input_global_wrapper_s0_x - conv_s1_r_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and conv_s1_r_y >= -27 + hw_input_global_wrapper_s0_y and 0 <= conv_s1_r_y <= 2 and conv_s1_r_y <= hw_input_global_wrapper_s0_y and conv_s1_r_x >= -27 + hw_input_global_wrapper_s0_x and 0 <= conv_s1_r_x <= 2 and conv_s1_r_x <= hw_input_global_wrapper_s0_x; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 6] -> start_op_hcompute_conv_stencil_3[root' = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y = hw_input_global_wrapper_s0_y - conv_s1_r_y, conv_s1_x = hw_input_global_wrapper_s0_x - conv_s1_r_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and conv_s1_r_y >= -27 + hw_input_global_wrapper_s0_y and 0 <= conv_s1_r_y <= 2 and conv_s1_r_y <= hw_input_global_wrapper_s0_y and conv_s1_r_x >= -27 + hw_input_global_wrapper_s0_x and 0 <= conv_s1_r_x <= 2 and conv_s1_r_x <= hw_input_global_wrapper_s0_x; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 5] -> start_op_hcompute_conv_stencil_3[root' = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y = hw_input_global_wrapper_s0_y - conv_s1_r_y, conv_s1_x = hw_input_global_wrapper_s0_x - conv_s1_r_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and conv_s1_r_y >= -27 + hw_input_global_wrapper_s0_y and 0 <= conv_s1_r_y <= 2 and conv_s1_r_y <= hw_input_global_wrapper_s0_y and conv_s1_r_x >= -27 + hw_input_global_wrapper_s0_x and 0 <= conv_s1_r_x <= 2 and conv_s1_r_x <= hw_input_global_wrapper_s0_x; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 4] -> start_op_hcompute_conv_stencil_3[root' = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y = hw_input_global_wrapper_s0_y - conv_s1_r_y, conv_s1_x = hw_input_global_wrapper_s0_x - conv_s1_r_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and conv_s1_r_y >= -27 + hw_input_global_wrapper_s0_y and 0 <= conv_s1_r_y <= 2 and conv_s1_r_y <= hw_input_global_wrapper_s0_y and conv_s1_r_x >= -27 + hw_input_global_wrapper_s0_x and 0 <= conv_s1_r_x <= 2 and conv_s1_r_x <= hw_input_global_wrapper_s0_x; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> start_op_hcompute_conv_stencil_3[root' = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y = hw_input_global_wrapper_s0_y - conv_s1_r_y, conv_s1_x = hw_input_global_wrapper_s0_x - conv_s1_r_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and conv_s1_r_y >= -27 + hw_input_global_wrapper_s0_y and 0 <= conv_s1_r_y <= 2 and conv_s1_r_y <= hw_input_global_wrapper_s0_y and conv_s1_r_x >= -27 + hw_input_global_wrapper_s0_x and 0 <= conv_s1_r_x <= 2 and conv_s1_r_x <= hw_input_global_wrapper_s0_x; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> start_op_hcompute_conv_stencil_3[root' = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y = hw_input_global_wrapper_s0_y - conv_s1_r_y, conv_s1_x = hw_input_global_wrapper_s0_x - conv_s1_r_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and conv_s1_r_y >= -27 + hw_input_global_wrapper_s0_y and 0 <= conv_s1_r_y <= 2 and conv_s1_r_y <= hw_input_global_wrapper_s0_y and conv_s1_r_x >= -27 + hw_input_global_wrapper_s0_x and 0 <= conv_s1_r_x <= 2 and conv_s1_r_x <= hw_input_global_wrapper_s0_x; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> start_op_hcompute_conv_stencil_3[root' = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y = hw_input_global_wrapper_s0_y - conv_s1_r_y, conv_s1_x = hw_input_global_wrapper_s0_x - conv_s1_r_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and conv_s1_r_y >= -27 + hw_input_global_wrapper_s0_y and 0 <= conv_s1_r_y <= 2 and conv_s1_r_y <= hw_input_global_wrapper_s0_y and conv_s1_r_x >= -27 + hw_input_global_wrapper_s0_x and 0 <= conv_s1_r_x <= 2 and conv_s1_r_x <= hw_input_global_wrapper_s0_x; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> start_op_hcompute_conv_stencil_3[root' = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y = hw_input_global_wrapper_s0_y - conv_s1_r_y, conv_s1_x = hw_input_global_wrapper_s0_x - conv_s1_r_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and conv_s1_r_y >= -27 + hw_input_global_wrapper_s0_y and 0 <= conv_s1_r_y <= 2 and conv_s1_r_y <= hw_input_global_wrapper_s0_y and conv_s1_r_x >= -27 + hw_input_global_wrapper_s0_x and 0 <= conv_s1_r_x <= 2 and conv_s1_r_x <= hw_input_global_wrapper_s0_x; end_op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_output_stencil[root' = 0, hw_output_s0_w = 0, hw_output_s0_y_yi = conv_s0_y, hw_output_s0_x_xi = conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; end_op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_5[root' = 0, conv_s1_r_y', conv_s1_r_x', conv_s1_y' = conv_s1_y, conv_s1_x' = conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 and conv_s1_r_y' > conv_s1_r_y and 0 <= conv_s1_r_y' <= 2 and 0 <= conv_s1_r_x' <= 2; end_op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_5[root' = 0, conv_s1_r_y' = conv_s1_r_y, conv_s1_r_x', conv_s1_y' = conv_s1_y, conv_s1_x' = conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 and conv_s1_r_x' > conv_s1_r_x and 0 <= conv_s1_r_x' <= 2; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 7] -> start_op_hcompute_conv_stencil_5[root' = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y = hw_input_global_wrapper_s0_y - conv_s1_r_y, conv_s1_x = hw_input_global_wrapper_s0_x - conv_s1_r_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and conv_s1_r_y >= -27 + hw_input_global_wrapper_s0_y and 0 <= conv_s1_r_y <= 2 and conv_s1_r_y <= hw_input_global_wrapper_s0_y and conv_s1_r_x >= -27 + hw_input_global_wrapper_s0_x and 0 <= conv_s1_r_x <= 2 and conv_s1_r_x <= hw_input_global_wrapper_s0_x; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 6] -> start_op_hcompute_conv_stencil_5[root' = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y = hw_input_global_wrapper_s0_y - conv_s1_r_y, conv_s1_x = hw_input_global_wrapper_s0_x - conv_s1_r_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and conv_s1_r_y >= -27 + hw_input_global_wrapper_s0_y and 0 <= conv_s1_r_y <= 2 and conv_s1_r_y <= hw_input_global_wrapper_s0_y and conv_s1_r_x >= -27 + hw_input_global_wrapper_s0_x and 0 <= conv_s1_r_x <= 2 and conv_s1_r_x <= hw_input_global_wrapper_s0_x; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 5] -> start_op_hcompute_conv_stencil_5[root' = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y = hw_input_global_wrapper_s0_y - conv_s1_r_y, conv_s1_x = hw_input_global_wrapper_s0_x - conv_s1_r_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and conv_s1_r_y >= -27 + hw_input_global_wrapper_s0_y and 0 <= conv_s1_r_y <= 2 and conv_s1_r_y <= hw_input_global_wrapper_s0_y and conv_s1_r_x >= -27 + hw_input_global_wrapper_s0_x and 0 <= conv_s1_r_x <= 2 and conv_s1_r_x <= hw_input_global_wrapper_s0_x; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 4] -> start_op_hcompute_conv_stencil_5[root' = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y = hw_input_global_wrapper_s0_y - conv_s1_r_y, conv_s1_x = hw_input_global_wrapper_s0_x - conv_s1_r_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and conv_s1_r_y >= -27 + hw_input_global_wrapper_s0_y and 0 <= conv_s1_r_y <= 2 and conv_s1_r_y <= hw_input_global_wrapper_s0_y and conv_s1_r_x >= -27 + hw_input_global_wrapper_s0_x and 0 <= conv_s1_r_x <= 2 and conv_s1_r_x <= hw_input_global_wrapper_s0_x; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> start_op_hcompute_conv_stencil_5[root' = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y = hw_input_global_wrapper_s0_y - conv_s1_r_y, conv_s1_x = hw_input_global_wrapper_s0_x - conv_s1_r_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and conv_s1_r_y >= -27 + hw_input_global_wrapper_s0_y and 0 <= conv_s1_r_y <= 2 and conv_s1_r_y <= hw_input_global_wrapper_s0_y and conv_s1_r_x >= -27 + hw_input_global_wrapper_s0_x and 0 <= conv_s1_r_x <= 2 and conv_s1_r_x <= hw_input_global_wrapper_s0_x; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> start_op_hcompute_conv_stencil_5[root' = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y = hw_input_global_wrapper_s0_y - conv_s1_r_y, conv_s1_x = hw_input_global_wrapper_s0_x - conv_s1_r_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and conv_s1_r_y >= -27 + hw_input_global_wrapper_s0_y and 0 <= conv_s1_r_y <= 2 and conv_s1_r_y <= hw_input_global_wrapper_s0_y and conv_s1_r_x >= -27 + hw_input_global_wrapper_s0_x and 0 <= conv_s1_r_x <= 2 and conv_s1_r_x <= hw_input_global_wrapper_s0_x; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> start_op_hcompute_conv_stencil_5[root' = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y = hw_input_global_wrapper_s0_y - conv_s1_r_y, conv_s1_x = hw_input_global_wrapper_s0_x - conv_s1_r_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and conv_s1_r_y >= -27 + hw_input_global_wrapper_s0_y and 0 <= conv_s1_r_y <= 2 and conv_s1_r_y <= hw_input_global_wrapper_s0_y and conv_s1_r_x >= -27 + hw_input_global_wrapper_s0_x and 0 <= conv_s1_r_x <= 2 and conv_s1_r_x <= hw_input_global_wrapper_s0_x; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> start_op_hcompute_conv_stencil_5[root' = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y = hw_input_global_wrapper_s0_y - conv_s1_r_y, conv_s1_x = hw_input_global_wrapper_s0_x - conv_s1_r_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and conv_s1_r_y >= -27 + hw_input_global_wrapper_s0_y and 0 <= conv_s1_r_y <= 2 and conv_s1_r_y <= hw_input_global_wrapper_s0_y and conv_s1_r_x >= -27 + hw_input_global_wrapper_s0_x and 0 <= conv_s1_r_x <= 2 and conv_s1_r_x <= hw_input_global_wrapper_s0_x; end_op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 7] -> start_op_hcompute_conv_stencil_4[root' = 0, conv_s1_r_y = hw_kernel_global_wrapper_s0_y, conv_s1_r_x = hw_kernel_global_wrapper_s0_x, conv_s1_y, conv_s1_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; end_op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 6] -> start_op_hcompute_conv_stencil_4[root' = 0, conv_s1_r_y = hw_kernel_global_wrapper_s0_y, conv_s1_r_x = hw_kernel_global_wrapper_s0_x, conv_s1_y, conv_s1_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; end_op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 5] -> start_op_hcompute_conv_stencil_4[root' = 0, conv_s1_r_y = hw_kernel_global_wrapper_s0_y, conv_s1_r_x = hw_kernel_global_wrapper_s0_x, conv_s1_y, conv_s1_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; end_op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 4] -> start_op_hcompute_conv_stencil_4[root' = 0, conv_s1_r_y = hw_kernel_global_wrapper_s0_y, conv_s1_r_x = hw_kernel_global_wrapper_s0_x, conv_s1_y, conv_s1_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; end_op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 3] -> start_op_hcompute_conv_stencil_4[root' = 0, conv_s1_r_y = hw_kernel_global_wrapper_s0_y, conv_s1_r_x = hw_kernel_global_wrapper_s0_x, conv_s1_y, conv_s1_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; end_op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 2] -> start_op_hcompute_conv_stencil_4[root' = 0, conv_s1_r_y = hw_kernel_global_wrapper_s0_y, conv_s1_r_x = hw_kernel_global_wrapper_s0_x, conv_s1_y, conv_s1_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; end_op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 1] -> start_op_hcompute_conv_stencil_4[root' = 0, conv_s1_r_y = hw_kernel_global_wrapper_s0_y, conv_s1_r_x = hw_kernel_global_wrapper_s0_x, conv_s1_y, conv_s1_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; end_op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 0] -> start_op_hcompute_conv_stencil_4[root' = 0, conv_s1_r_y = hw_kernel_global_wrapper_s0_y, conv_s1_r_x = hw_kernel_global_wrapper_s0_x, conv_s1_y, conv_s1_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; end_op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 7] -> start_op_hcompute_conv_stencil_3[root' = 0, conv_s1_r_y = hw_kernel_global_wrapper_s0_y, conv_s1_r_x = hw_kernel_global_wrapper_s0_x, conv_s1_y, conv_s1_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; end_op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 6] -> start_op_hcompute_conv_stencil_3[root' = 0, conv_s1_r_y = hw_kernel_global_wrapper_s0_y, conv_s1_r_x = hw_kernel_global_wrapper_s0_x, conv_s1_y, conv_s1_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; end_op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 5] -> start_op_hcompute_conv_stencil_3[root' = 0, conv_s1_r_y = hw_kernel_global_wrapper_s0_y, conv_s1_r_x = hw_kernel_global_wrapper_s0_x, conv_s1_y, conv_s1_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; end_op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 4] -> start_op_hcompute_conv_stencil_3[root' = 0, conv_s1_r_y = hw_kernel_global_wrapper_s0_y, conv_s1_r_x = hw_kernel_global_wrapper_s0_x, conv_s1_y, conv_s1_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; end_op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 3] -> start_op_hcompute_conv_stencil_3[root' = 0, conv_s1_r_y = hw_kernel_global_wrapper_s0_y, conv_s1_r_x = hw_kernel_global_wrapper_s0_x, conv_s1_y, conv_s1_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; end_op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 2] -> start_op_hcompute_conv_stencil_3[root' = 0, conv_s1_r_y = hw_kernel_global_wrapper_s0_y, conv_s1_r_x = hw_kernel_global_wrapper_s0_x, conv_s1_y, conv_s1_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; end_op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 1] -> start_op_hcompute_conv_stencil_3[root' = 0, conv_s1_r_y = hw_kernel_global_wrapper_s0_y, conv_s1_r_x = hw_kernel_global_wrapper_s0_x, conv_s1_y, conv_s1_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; end_op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 0] -> start_op_hcompute_conv_stencil_3[root' = 0, conv_s1_r_y = hw_kernel_global_wrapper_s0_y, conv_s1_r_x = hw_kernel_global_wrapper_s0_x, conv_s1_y, conv_s1_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; end_op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_4[root' = 0, conv_s1_r_y', conv_s1_r_x', conv_s1_y' = conv_s1_y, conv_s1_x' = conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 and conv_s1_r_y' > conv_s1_r_y and 0 <= conv_s1_r_y' <= 2 and 0 <= conv_s1_r_x' <= 2; end_op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_4[root' = 0, conv_s1_r_y' = conv_s1_r_y, conv_s1_r_x', conv_s1_y' = conv_s1_y, conv_s1_x' = conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 and conv_s1_r_x' > conv_s1_r_x and 0 <= conv_s1_r_x' <= 2; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 7] -> start_op_hcompute_conv_stencil_4[root' = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y = hw_input_global_wrapper_s0_y - conv_s1_r_y, conv_s1_x = hw_input_global_wrapper_s0_x - conv_s1_r_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and conv_s1_r_y >= -27 + hw_input_global_wrapper_s0_y and 0 <= conv_s1_r_y <= 2 and conv_s1_r_y <= hw_input_global_wrapper_s0_y and conv_s1_r_x >= -27 + hw_input_global_wrapper_s0_x and 0 <= conv_s1_r_x <= 2 and conv_s1_r_x <= hw_input_global_wrapper_s0_x; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 6] -> start_op_hcompute_conv_stencil_4[root' = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y = hw_input_global_wrapper_s0_y - conv_s1_r_y, conv_s1_x = hw_input_global_wrapper_s0_x - conv_s1_r_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and conv_s1_r_y >= -27 + hw_input_global_wrapper_s0_y and 0 <= conv_s1_r_y <= 2 and conv_s1_r_y <= hw_input_global_wrapper_s0_y and conv_s1_r_x >= -27 + hw_input_global_wrapper_s0_x and 0 <= conv_s1_r_x <= 2 and conv_s1_r_x <= hw_input_global_wrapper_s0_x; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 5] -> start_op_hcompute_conv_stencil_4[root' = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y = hw_input_global_wrapper_s0_y - conv_s1_r_y, conv_s1_x = hw_input_global_wrapper_s0_x - conv_s1_r_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and conv_s1_r_y >= -27 + hw_input_global_wrapper_s0_y and 0 <= conv_s1_r_y <= 2 and conv_s1_r_y <= hw_input_global_wrapper_s0_y and conv_s1_r_x >= -27 + hw_input_global_wrapper_s0_x and 0 <= conv_s1_r_x <= 2 and conv_s1_r_x <= hw_input_global_wrapper_s0_x; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 4] -> start_op_hcompute_conv_stencil_4[root' = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y = hw_input_global_wrapper_s0_y - conv_s1_r_y, conv_s1_x = hw_input_global_wrapper_s0_x - conv_s1_r_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and conv_s1_r_y >= -27 + hw_input_global_wrapper_s0_y and 0 <= conv_s1_r_y <= 2 and conv_s1_r_y <= hw_input_global_wrapper_s0_y and conv_s1_r_x >= -27 + hw_input_global_wrapper_s0_x and 0 <= conv_s1_r_x <= 2 and conv_s1_r_x <= hw_input_global_wrapper_s0_x; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> start_op_hcompute_conv_stencil_4[root' = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y = hw_input_global_wrapper_s0_y - conv_s1_r_y, conv_s1_x = hw_input_global_wrapper_s0_x - conv_s1_r_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and conv_s1_r_y >= -27 + hw_input_global_wrapper_s0_y and 0 <= conv_s1_r_y <= 2 and conv_s1_r_y <= hw_input_global_wrapper_s0_y and conv_s1_r_x >= -27 + hw_input_global_wrapper_s0_x and 0 <= conv_s1_r_x <= 2 and conv_s1_r_x <= hw_input_global_wrapper_s0_x; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> start_op_hcompute_conv_stencil_4[root' = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y = hw_input_global_wrapper_s0_y - conv_s1_r_y, conv_s1_x = hw_input_global_wrapper_s0_x - conv_s1_r_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and conv_s1_r_y >= -27 + hw_input_global_wrapper_s0_y and 0 <= conv_s1_r_y <= 2 and conv_s1_r_y <= hw_input_global_wrapper_s0_y and conv_s1_r_x >= -27 + hw_input_global_wrapper_s0_x and 0 <= conv_s1_r_x <= 2 and conv_s1_r_x <= hw_input_global_wrapper_s0_x; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> start_op_hcompute_conv_stencil_4[root' = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y = hw_input_global_wrapper_s0_y - conv_s1_r_y, conv_s1_x = hw_input_global_wrapper_s0_x - conv_s1_r_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and conv_s1_r_y >= -27 + hw_input_global_wrapper_s0_y and 0 <= conv_s1_r_y <= 2 and conv_s1_r_y <= hw_input_global_wrapper_s0_y and conv_s1_r_x >= -27 + hw_input_global_wrapper_s0_x and 0 <= conv_s1_r_x <= 2 and conv_s1_r_x <= hw_input_global_wrapper_s0_x; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> start_op_hcompute_conv_stencil_4[root' = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y = hw_input_global_wrapper_s0_y - conv_s1_r_y, conv_s1_x = hw_input_global_wrapper_s0_x - conv_s1_r_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and conv_s1_r_y >= -27 + hw_input_global_wrapper_s0_y and 0 <= conv_s1_r_y <= 2 and conv_s1_r_y <= hw_input_global_wrapper_s0_y and conv_s1_r_x >= -27 + hw_input_global_wrapper_s0_x and 0 <= conv_s1_r_x <= 2 and conv_s1_r_x <= hw_input_global_wrapper_s0_x; end_op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_3[root' = 0, conv_s1_r_y', conv_s1_r_x', conv_s1_y' = conv_s1_y, conv_s1_x' = conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 and conv_s1_r_y' > conv_s1_r_y and 0 <= conv_s1_r_y' <= 2 and 0 <= conv_s1_r_x' <= 2; end_op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_3[root' = 0, conv_s1_r_y' = conv_s1_r_y, conv_s1_r_x', conv_s1_y' = conv_s1_y, conv_s1_x' = conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 and conv_s1_r_x' > conv_s1_r_x and 0 <= conv_s1_r_x' <= 2; end_op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_output_stencil[root' = 0, hw_output_s0_w = 2, hw_output_s0_y_yi = conv_s0_y, hw_output_s0_x_xi = conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; end_op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_output_stencil[root' = 0, hw_output_s0_w = 1, hw_output_s0_y_yi = conv_s0_y, hw_output_s0_x_xi = conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; end_op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_output_stencil[root' = 0, hw_output_s0_w = 1, hw_output_s0_y_yi = conv_s1_y, hw_output_s0_x_xi = conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; end_op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_output_stencil[root' = 0, hw_output_s0_w = 0, hw_output_s0_y_yi = conv_s1_y, hw_output_s0_x_xi = conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; end_op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_output_stencil[root' = 0, hw_output_s0_w = 2, hw_output_s0_y_yi = conv_s1_y, hw_output_s0_x_xi = conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; end_op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 7] -> start_op_hcompute_conv_stencil_5[root' = 0, conv_s1_r_y = hw_kernel_global_wrapper_s0_y, conv_s1_r_x = hw_kernel_global_wrapper_s0_x, conv_s1_y, conv_s1_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; end_op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 6] -> start_op_hcompute_conv_stencil_5[root' = 0, conv_s1_r_y = hw_kernel_global_wrapper_s0_y, conv_s1_r_x = hw_kernel_global_wrapper_s0_x, conv_s1_y, conv_s1_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; end_op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 5] -> start_op_hcompute_conv_stencil_5[root' = 0, conv_s1_r_y = hw_kernel_global_wrapper_s0_y, conv_s1_r_x = hw_kernel_global_wrapper_s0_x, conv_s1_y, conv_s1_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; end_op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 4] -> start_op_hcompute_conv_stencil_5[root' = 0, conv_s1_r_y = hw_kernel_global_wrapper_s0_y, conv_s1_r_x = hw_kernel_global_wrapper_s0_x, conv_s1_y, conv_s1_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; end_op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 3] -> start_op_hcompute_conv_stencil_5[root' = 0, conv_s1_r_y = hw_kernel_global_wrapper_s0_y, conv_s1_r_x = hw_kernel_global_wrapper_s0_x, conv_s1_y, conv_s1_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; end_op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 2] -> start_op_hcompute_conv_stencil_5[root' = 0, conv_s1_r_y = hw_kernel_global_wrapper_s0_y, conv_s1_r_x = hw_kernel_global_wrapper_s0_x, conv_s1_y, conv_s1_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; end_op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 1] -> start_op_hcompute_conv_stencil_5[root' = 0, conv_s1_r_y = hw_kernel_global_wrapper_s0_y, conv_s1_r_x = hw_kernel_global_wrapper_s0_x, conv_s1_y, conv_s1_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; end_op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 0] -> start_op_hcompute_conv_stencil_5[root' = 0, conv_s1_r_y = hw_kernel_global_wrapper_s0_y, conv_s1_r_x = hw_kernel_global_wrapper_s0_x, conv_s1_y, conv_s1_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Earlier deps: { end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 72hw_kernel_global_wrapper_s0_y - 24hw_kernel_global_wrapper_s0_x - 8hw_kernel_global_wrapper_s0_w; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 28conv_s0_y'; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 28conv_s0_y'; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -8059 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 784hw_output_s0_w - 28hw_output_s0_y_yi; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> end_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 72hw_kernel_global_wrapper_s0_y - 24hw_kernel_global_wrapper_s0_x - 8hw_kernel_global_wrapper_s0_w; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y', hw_input_global_wrapper_s0_x', hw_input_global_wrapper_s0_z'] : hw_input_global_wrapper_s0_z' > 18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 18616root' - 240hw_input_global_wrapper_s0_y' - 8hw_input_global_wrapper_s0_x'; end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 72hw_kernel_global_wrapper_s0_y - 24hw_kernel_global_wrapper_s0_x - 8hw_kernel_global_wrapper_s0_w; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> end_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x > 18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 18616root' - 28conv_s0_y; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y', hw_input_global_wrapper_s0_x', hw_input_global_wrapper_s0_z'] : hw_input_global_wrapper_s0_z' > 18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 18616root' - 240hw_input_global_wrapper_s0_y' - 8hw_input_global_wrapper_s0_x'; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -15263 + 18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 18616root' - 784hw_output_s0_w - 28hw_output_s0_y_yi; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -15263 + 18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 18616root' - 784hw_output_s0_w - 28hw_output_s0_y_yi; end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_5[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; end_op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> end_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 15265 + 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 18616root' - 28conv_s0_y; end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 72hw_kernel_global_wrapper_s0_y - 24hw_kernel_global_wrapper_s0_x - 8hw_kernel_global_wrapper_s0_w; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_2[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 28conv_s0_y'; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 28conv_s0_y'; start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 28conv_s0_y; end_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z > 18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 18616root' - 240hw_input_global_wrapper_s0_y - 8hw_input_global_wrapper_s0_x; end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 28conv_s0_y'; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 240hw_input_global_wrapper_s0_y - 8hw_input_global_wrapper_s0_x; end_op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_w', hw_output_s0_y_yi', hw_output_s0_x_xi'] : hw_output_s0_x_xi' > 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 18616root' - 784hw_output_s0_w' - 28hw_output_s0_y_yi'; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> start_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> end_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> start_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 15265 + 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 18616root' - 28conv_s0_y; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -8059 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 784hw_output_s0_w - 28hw_output_s0_y_yi; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> end_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_2[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 28conv_s0_y'; end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_3[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; end_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 28conv_s0_y; end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_5[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; start_op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> end_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z >= 15265 + 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 18616root' - 72hw_kernel_global_wrapper_s0_y - 24hw_kernel_global_wrapper_s0_x - 8hw_kernel_global_wrapper_s0_w; start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 28conv_s0_y; end_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 240hw_input_global_wrapper_s0_y - 8hw_input_global_wrapper_s0_x; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_3[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_5[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_1[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 28conv_s0_y'; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 28conv_s0_y; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> end_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x > 18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 18616root' - 28conv_s0_y; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 72hw_kernel_global_wrapper_s0_y - 24hw_kernel_global_wrapper_s0_x - 8hw_kernel_global_wrapper_s0_w; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -15263 + 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 784hw_output_s0_w - 28hw_output_s0_y_yi; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_w', hw_output_s0_y_yi', hw_output_s0_x_xi'] : hw_output_s0_x_xi' > 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 18616root' - 784hw_output_s0_w' - 28hw_output_s0_y_yi'; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 28conv_s0_y; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> end_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x > 18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 18616root' - 28conv_s0_y; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 28conv_s0_y; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -15263 + 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 784hw_output_s0_w - 28hw_output_s0_y_yi; end_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 240hw_input_global_wrapper_s0_y - 8hw_input_global_wrapper_s0_x; end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -8059 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 784hw_output_s0_w - 28hw_output_s0_y_yi; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_4[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_1[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 28conv_s0_y'; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 28conv_s0_y; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_5[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -15263 + 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 784hw_output_s0_w - 28hw_output_s0_y_yi; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 28conv_s0_y; end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 72hw_kernel_global_wrapper_s0_y - 24hw_kernel_global_wrapper_s0_x - 8hw_kernel_global_wrapper_s0_w; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 28conv_s0_y'; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 28conv_s0_y'; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> start_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x > 18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 18616root' - 28conv_s0_y; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 240hw_input_global_wrapper_s0_y - 8hw_input_global_wrapper_s0_x; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 72hw_kernel_global_wrapper_s0_y - 24hw_kernel_global_wrapper_s0_x - 8hw_kernel_global_wrapper_s0_w; end_op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> end_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 15265 + 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 18616root' - 28conv_s0_y; end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 28conv_s0_y; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> start_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> end_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z > 18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 18616root' - 72hw_kernel_global_wrapper_s0_y - 24hw_kernel_global_wrapper_s0_x - 8hw_kernel_global_wrapper_s0_w; end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_1[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 28conv_s0_y'; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z > 18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 18616root' - 240hw_input_global_wrapper_s0_y - 8hw_input_global_wrapper_s0_x; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> end_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 28conv_s0_y'; start_op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> end_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 15265 + 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 18616root' - 28conv_s0_y; end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_5[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> end_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> start_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= 8061 + 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 28conv_s0_y; end_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> end_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> start_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= 8061 + 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_2[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 28conv_s0_y'; start_op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> start_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 15265 + 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 18616root' - 28conv_s0_y; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 72hw_kernel_global_wrapper_s0_y - 24hw_kernel_global_wrapper_s0_x - 8hw_kernel_global_wrapper_s0_w; end_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -15263 + 18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 18616root' - 784hw_output_s0_w - 28hw_output_s0_y_yi; end_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> end_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x > 18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 18616root' - 28conv_s0_y; end_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 28conv_s0_y; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -15263 + 18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 18616root' - 784hw_output_s0_w - 28hw_output_s0_y_yi; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 28conv_s0_y'; end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> start_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x > 18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 18616root' - 28conv_s0_y; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> end_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x > 18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 18616root' - 28conv_s0_y; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> start_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= 8061 + 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> end_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> start_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> end_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 72hw_kernel_global_wrapper_s0_y - 24hw_kernel_global_wrapper_s0_x - 8hw_kernel_global_wrapper_s0_w; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> end_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> start_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 15265 + 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 18616root' - 28conv_s0_y; end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 28conv_s0_y; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -15263 + 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 784hw_output_s0_w - 28hw_output_s0_y_yi; start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 28conv_s0_y; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 240hw_input_global_wrapper_s0_y - 8hw_input_global_wrapper_s0_x; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z > 18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 18616root' - 240hw_input_global_wrapper_s0_y - 8hw_input_global_wrapper_s0_x; start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 28conv_s0_y; end_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 28conv_s0_y; end_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_3[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> end_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x > 18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 18616root' - 28conv_s0_y; end_op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> start_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 15265 + 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 18616root' - 28conv_s0_y; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_1[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 28conv_s0_y'; end_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_3[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y', hw_input_global_wrapper_s0_x', hw_input_global_wrapper_s0_z'] : hw_input_global_wrapper_s0_z' > 18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 18616root' - 240hw_input_global_wrapper_s0_y' - 8hw_input_global_wrapper_s0_x'; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> end_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x > 18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 18616root' - 28conv_s0_y; end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 240hw_input_global_wrapper_s0_y - 8hw_input_global_wrapper_s0_x; end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 240hw_input_global_wrapper_s0_y - 8hw_input_global_wrapper_s0_x; end_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 28conv_s0_y; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> start_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z > 18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 18616root' - 72hw_kernel_global_wrapper_s0_y - 24hw_kernel_global_wrapper_s0_x - 8hw_kernel_global_wrapper_s0_w; end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 240hw_input_global_wrapper_s0_y - 8hw_input_global_wrapper_s0_x; start_op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z >= 15265 + 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 18616root' - 240hw_input_global_wrapper_s0_y - 8hw_input_global_wrapper_s0_x; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_4[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 28conv_s0_y'; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> start_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> end_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= 8061 + 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 72hw_kernel_global_wrapper_s0_y - 24hw_kernel_global_wrapper_s0_x - 8hw_kernel_global_wrapper_s0_w; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -15263 + 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 784hw_output_s0_w - 28hw_output_s0_y_yi; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> end_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x > 18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 18616root' - 28conv_s0_y; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> start_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x > 18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 18616root' - 28conv_s0_y; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 72hw_kernel_global_wrapper_s0_y - 24hw_kernel_global_wrapper_s0_x - 8hw_kernel_global_wrapper_s0_w; end_op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_w', hw_output_s0_y_yi', hw_output_s0_x_xi'] : hw_output_s0_x_xi' > 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 18616root' - 784hw_output_s0_w' - 28hw_output_s0_y_yi'; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> start_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x > 18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 18616root' - 28conv_s0_y; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_1[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 28conv_s0_y'; start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -8059 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 784hw_output_s0_w - 28hw_output_s0_y_yi; end_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 72hw_kernel_global_wrapper_s0_y - 24hw_kernel_global_wrapper_s0_x - 8hw_kernel_global_wrapper_s0_w; start_op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> end_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 15265 + 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 18616root' - 28conv_s0_y; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_1[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 28conv_s0_y'; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 72hw_kernel_global_wrapper_s0_y - 24hw_kernel_global_wrapper_s0_x - 8hw_kernel_global_wrapper_s0_w; start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 28conv_s0_y; end_op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z >= 15265 + 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 18616root' - 240hw_input_global_wrapper_s0_y - 8hw_input_global_wrapper_s0_x; start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 72hw_kernel_global_wrapper_s0_y - 24hw_kernel_global_wrapper_s0_x - 8hw_kernel_global_wrapper_s0_w; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 72hw_kernel_global_wrapper_s0_y - 24hw_kernel_global_wrapper_s0_x - 8hw_kernel_global_wrapper_s0_w; start_op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> end_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 15265 + 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 18616root' - 28conv_s0_y; end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_3[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; end_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> start_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x > 18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 18616root' - 28conv_s0_y; end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_1[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 28conv_s0_y'; end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_4[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 72hw_kernel_global_wrapper_s0_y - 24hw_kernel_global_wrapper_s0_x - 8hw_kernel_global_wrapper_s0_w; start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 28conv_s0_y; end_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> start_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_2[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 28conv_s0_y'; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 240hw_input_global_wrapper_s0_y - 8hw_input_global_wrapper_s0_x; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> start_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x > 18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 18616root' - 28conv_s0_y; end_op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> start_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= 8061 + 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_3[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 240hw_input_global_wrapper_s0_y - 8hw_input_global_wrapper_s0_x; end_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_4[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 240hw_input_global_wrapper_s0_y - 8hw_input_global_wrapper_s0_x; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> start_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> end_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_2[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 28conv_s0_y'; end_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 28conv_s0_y; end_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_3[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> start_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y', hw_kernel_global_wrapper_s0_x', hw_kernel_global_wrapper_s0_w', hw_kernel_global_wrapper_s0_z'] : hw_kernel_global_wrapper_s0_z' > 18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 18616root' - 72hw_kernel_global_wrapper_s0_y' - 24hw_kernel_global_wrapper_s0_x' - 8hw_kernel_global_wrapper_s0_w'; start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_3[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 240hw_input_global_wrapper_s0_y - 8hw_input_global_wrapper_s0_x; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> end_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> start_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z > 18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 18616root' - 72hw_kernel_global_wrapper_s0_y - 24hw_kernel_global_wrapper_s0_x - 8hw_kernel_global_wrapper_s0_w; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -15263 + 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 784hw_output_s0_w - 28hw_output_s0_y_yi; end_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 28conv_s0_y; end_op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> end_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= 8061 + 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> end_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= 8061 + 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> start_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x > 18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 18616root' - 28conv_s0_y; start_op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> end_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= 8061 + 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z > 18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 18616root' - 240hw_input_global_wrapper_s0_y - 8hw_input_global_wrapper_s0_x; end_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 28conv_s0_y; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_2[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 28conv_s0_y'; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 28conv_s0_y; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> start_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x > 18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 18616root' - 28conv_s0_y; end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 28conv_s0_y; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y', hw_input_global_wrapper_s0_x', hw_input_global_wrapper_s0_z'] : hw_input_global_wrapper_s0_z' > 18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 18616root' - 240hw_input_global_wrapper_s0_y' - 8hw_input_global_wrapper_s0_x'; end_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_5[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_2[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 28conv_s0_y'; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 240hw_input_global_wrapper_s0_y - 8hw_input_global_wrapper_s0_x; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> end_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z > 18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 18616root' - 72hw_kernel_global_wrapper_s0_y - 24hw_kernel_global_wrapper_s0_x - 8hw_kernel_global_wrapper_s0_w; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 72hw_kernel_global_wrapper_s0_y - 24hw_kernel_global_wrapper_s0_x - 8hw_kernel_global_wrapper_s0_w; end_op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> end_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 15265 + 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 18616root' - 28conv_s0_y; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -8059 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 784hw_output_s0_w - 28hw_output_s0_y_yi; end_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_4[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; end_op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> start_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= 8061 + 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> end_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x > 18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 18616root' - 28conv_s0_y; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 240hw_input_global_wrapper_s0_y - 8hw_input_global_wrapper_s0_x; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -8059 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 784hw_output_s0_w - 28hw_output_s0_y_yi; start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_4[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_1[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 28conv_s0_y'; end_op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> start_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 15265 + 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 18616root' - 28conv_s0_y; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -8059 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 784hw_output_s0_w - 28hw_output_s0_y_yi; end_op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> end_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z >= 15265 + 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 18616root' - 72hw_kernel_global_wrapper_s0_y - 24hw_kernel_global_wrapper_s0_x - 8hw_kernel_global_wrapper_s0_w; end_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> start_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> end_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x > 18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 18616root' - 28conv_s0_y; start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 240hw_input_global_wrapper_s0_y - 8hw_input_global_wrapper_s0_x; end_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> start_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x > 18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 18616root' - 28conv_s0_y; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> end_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y', hw_kernel_global_wrapper_s0_x', hw_kernel_global_wrapper_s0_w', hw_kernel_global_wrapper_s0_z'] : hw_kernel_global_wrapper_s0_z' > 18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 18616root' - 72hw_kernel_global_wrapper_s0_y' - 24hw_kernel_global_wrapper_s0_x' - 8hw_kernel_global_wrapper_s0_w'; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 72hw_kernel_global_wrapper_s0_y - 24hw_kernel_global_wrapper_s0_x - 8hw_kernel_global_wrapper_s0_w; end_op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> start_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z >= 15265 + 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 18616root' - 72hw_kernel_global_wrapper_s0_y - 24hw_kernel_global_wrapper_s0_x - 8hw_kernel_global_wrapper_s0_w; end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 240hw_input_global_wrapper_s0_y - 8hw_input_global_wrapper_s0_x; start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_4[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 28conv_s0_y; end_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 28conv_s0_y; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 28conv_s0_y; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 28conv_s0_y; end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -15263 + 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 784hw_output_s0_w - 28hw_output_s0_y_yi; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 28conv_s0_y; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_5[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_4[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; end_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_5[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -8059 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 784hw_output_s0_w - 28hw_output_s0_y_yi; end_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -8059 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 784hw_output_s0_w - 28hw_output_s0_y_yi; start_op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> end_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= 8061 + 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_1[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 28conv_s0_y'; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 28conv_s0_y'; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -15263 + 18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 18616root' - 784hw_output_s0_w - 28hw_output_s0_y_yi; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_5[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> start_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 72hw_kernel_global_wrapper_s0_y - 24hw_kernel_global_wrapper_s0_x - 8hw_kernel_global_wrapper_s0_w; end_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_4[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; start_op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> start_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= 8061 + 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 28conv_s0_y; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_2[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 28conv_s0_y'; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> start_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> start_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 15265 + 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 18616root' - 28conv_s0_y; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> start_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_2[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 28conv_s0_y'; end_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> end_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y', hw_kernel_global_wrapper_s0_x', hw_kernel_global_wrapper_s0_w', hw_kernel_global_wrapper_s0_z'] : hw_kernel_global_wrapper_s0_z' > 18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 18616root' - 72hw_kernel_global_wrapper_s0_y' - 24hw_kernel_global_wrapper_s0_x' - 8hw_kernel_global_wrapper_s0_w'; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_3[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -15263 + 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 784hw_output_s0_w - 28hw_output_s0_y_yi; start_op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> start_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z >= 15265 + 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 18616root' - 72hw_kernel_global_wrapper_s0_y - 24hw_kernel_global_wrapper_s0_x - 8hw_kernel_global_wrapper_s0_w; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -15263 + 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 784hw_output_s0_w - 28hw_output_s0_y_yi; end_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> end_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_2[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 28conv_s0_y'; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> start_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x > 18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 18616root' - 28conv_s0_y; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_3[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_1[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 28conv_s0_y'; end_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -8059 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 784hw_output_s0_w - 28hw_output_s0_y_yi; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_4[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 240hw_input_global_wrapper_s0_y - 8hw_input_global_wrapper_s0_x; end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 28conv_s0_y; end_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 240hw_input_global_wrapper_s0_y - 8hw_input_global_wrapper_s0_x; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_1[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 28conv_s0_y'; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> start_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> start_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x > 18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 18616root' - 28conv_s0_y; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 28conv_s0_y; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 240hw_input_global_wrapper_s0_y - 8hw_input_global_wrapper_s0_x; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -15263 + 18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 18616root' - 784hw_output_s0_w - 28hw_output_s0_y_yi; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_5[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_5[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; start_op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z >= 15265 + 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 18616root' - 240hw_input_global_wrapper_s0_y - 8hw_input_global_wrapper_s0_x; end_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -8059 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 784hw_output_s0_w - 28hw_output_s0_y_yi; end_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -15263 + 18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 18616root' - 784hw_output_s0_w - 28hw_output_s0_y_yi; end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_4[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; start_op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> end_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= 8061 + 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 72hw_kernel_global_wrapper_s0_y - 24hw_kernel_global_wrapper_s0_x - 8hw_kernel_global_wrapper_s0_w; end_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> start_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y', hw_kernel_global_wrapper_s0_x', hw_kernel_global_wrapper_s0_w', hw_kernel_global_wrapper_s0_z'] : hw_kernel_global_wrapper_s0_z' > 18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 18616root' - 72hw_kernel_global_wrapper_s0_y' - 24hw_kernel_global_wrapper_s0_x' - 8hw_kernel_global_wrapper_s0_w'; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_3[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_2[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 28conv_s0_y'; end_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -8059 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 784hw_output_s0_w - 28hw_output_s0_y_yi; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 72hw_kernel_global_wrapper_s0_y - 24hw_kernel_global_wrapper_s0_x - 8hw_kernel_global_wrapper_s0_w; end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_4[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; start_op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_w', hw_output_s0_y_yi', hw_output_s0_x_xi'] : hw_output_s0_x_xi' > 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 18616root' - 784hw_output_s0_w' - 28hw_output_s0_y_yi'; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> start_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -15263 + 18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 18616root' - 784hw_output_s0_w - 28hw_output_s0_y_yi; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 240hw_input_global_wrapper_s0_y - 8hw_input_global_wrapper_s0_x; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 28conv_s0_y; end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 28conv_s0_y; end_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 240hw_input_global_wrapper_s0_y - 8hw_input_global_wrapper_s0_x; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 240hw_input_global_wrapper_s0_y - 8hw_input_global_wrapper_s0_x; end_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> start_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x > 18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 18616root' - 28conv_s0_y; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 240hw_input_global_wrapper_s0_y - 8hw_input_global_wrapper_s0_x; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 28conv_s0_y; end_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_5[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_1[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 28conv_s0_y'; end_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 72hw_kernel_global_wrapper_s0_y - 24hw_kernel_global_wrapper_s0_x - 8hw_kernel_global_wrapper_s0_w; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 240hw_input_global_wrapper_s0_y - 8hw_input_global_wrapper_s0_x; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> end_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x > 18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 18616root' - 28conv_s0_y; end_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 72hw_kernel_global_wrapper_s0_y - 24hw_kernel_global_wrapper_s0_x - 8hw_kernel_global_wrapper_s0_w; end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 72hw_kernel_global_wrapper_s0_y - 24hw_kernel_global_wrapper_s0_x - 8hw_kernel_global_wrapper_s0_w; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -15263 + 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 784hw_output_s0_w - 28hw_output_s0_y_yi; end_op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z >= 15265 + 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 18616root' - 240hw_input_global_wrapper_s0_y - 8hw_input_global_wrapper_s0_x; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_3[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> end_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x > 18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 18616root' - 28conv_s0_y; end_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 28conv_s0_y; end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -15263 + 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 784hw_output_s0_w - 28hw_output_s0_y_yi; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -7203 + 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -15263 + 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 784hw_output_s0_w - 28hw_output_s0_y_yi; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 28conv_s0_y'; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_2[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 28conv_s0_y'; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 7205 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 18616root' - 28conv_s0_y; end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 18616root + 28conv_s0_y + conv_s0_x - 18616root' - 28conv_s0_y' }
  Violated deps: {  }
schedule for n: { op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedmap = { op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedule for n: { op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedmap = { op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedule for n: { op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedmap = { op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedule for n: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedmap = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x] }
schedule for n: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedmap = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedmap = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] }
schedmap = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] }
schedmap = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] }
schedule for n: { op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] }
schedmap = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [18616root + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [18616root + 28conv_s0_y + conv_s0_x]; op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 18616root + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi]; op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 18616root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [18616root + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] }
result schedule: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Creating ports for op: hw_output_stencil
cond = { op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_output_stencil[hw_output_s0_w+0,  hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0] }
	Adding output port: hw_output_stencil_op_hcompute_hw_output_stencil_0
		Consumed: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_output_stencil[hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
current out port name: 
	hw_output_stencil_op_hcompute_hw_output_stencil_0
Creating ports for op: conv_stencil
cond = { op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil[hw_output_s0_w+0,  hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0] }
	Adding output port: conv_stencil_op_hcompute_hw_output_stencil_1
		Consumed: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil[hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom      : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
SDom     : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_hw_output_stencil
  other_dspace_id = op_hcompute_hw_output_stencil
  Schedule domain set: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
  Domain set from prg: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
  ITS: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
ITS      : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
current out port name: 
	conv_stencil_op_hcompute_hw_output_stencil_1
Creating ports for op: hw_kernel_global_wrapper_stencil
cond = { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> hw_kernel_global_wrapper_stencil[hw_kernel_global_wrapper_s0_y+0,  hw_kernel_global_wrapper_s0_x+0,  hw_kernel_global_wrapper_s0_w+0,  hw_kernel_global_wrapper_s0_z+0] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
		Consumed: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> hw_kernel_global_wrapper_stencil[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
Creating ports for op: hw_kernel_stencil
cond = { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> hw_kernel_stencil[hw_kernel_global_wrapper_s0_y+0,  hw_kernel_global_wrapper_s0_x+0,  hw_kernel_global_wrapper_s0_w+0,  hw_kernel_global_wrapper_s0_z+0] }
	Adding output port: hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_3
		Consumed: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> hw_kernel_stencil[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom      : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7 }
SDom     : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_hw_kernel_global_wrapper_stencil
  other_dspace_id = op_hcompute_hw_kernel_global_wrapper_stencil
  Schedule domain set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7 }
  Domain set from prg: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7 }
  ITS: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7 }
ITS      : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7 }
current out port name: 
	hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_3
Creating ports for op: hw_input_global_wrapper_stencil
cond = { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0,  hw_input_global_wrapper_s0_z+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
		Consumed: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
Creating ports for op: hw_input_stencil
cond = { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_stencil[hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0,  hw_input_global_wrapper_s0_z+0] }
	Adding output port: hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_5
		Consumed: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom      : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
SDom     : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_hw_input_global_wrapper_stencil
  other_dspace_id = op_hcompute_hw_input_global_wrapper_stencil
  Schedule domain set: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
  Domain set from prg: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
  ITS: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
ITS      : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
current out port name: 
	hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_5
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[2+0,  conv_s1_y+0,  conv_s1_x+0] }
	Adding output port: conv_stencil_op_hcompute_conv_stencil_5_6
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[2, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	conv_stencil_op_hcompute_conv_stencil_5_6
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[2+0,  conv_s1_y+0,  conv_s1_x+0] }
	Adding output port: conv_stencil_op_hcompute_conv_stencil_5_7
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[2, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_5
  other_dspace_id = op_hcompute_conv_stencil_5
  Schedule domain set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	conv_stencil_op_hcompute_conv_stencil_5_7	conv_stencil_op_hcompute_hw_output_stencil_1
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  0+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_5
  other_dspace_id = op_hcompute_conv_stencil_5
  Schedule domain set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  1+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_5
  other_dspace_id = op_hcompute_conv_stencil_5
  Schedule domain set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  2+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_5
  other_dspace_id = op_hcompute_conv_stencil_5
  Schedule domain set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  3+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_5
  other_dspace_id = op_hcompute_conv_stencil_5
  Schedule domain set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  4+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_5
  other_dspace_id = op_hcompute_conv_stencil_5
  Schedule domain set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  5+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_5
  other_dspace_id = op_hcompute_conv_stencil_5
  Schedule domain set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  7+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_5
  other_dspace_id = op_hcompute_conv_stencil_5
  Schedule domain set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  6+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_5
  other_dspace_id = op_hcompute_conv_stencil_5
  Schedule domain set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  0+0] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_5
  other_dspace_id = op_hcompute_conv_stencil_5
  Schedule domain set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  1+0] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_5
  other_dspace_id = op_hcompute_conv_stencil_5
  Schedule domain set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  2+0] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_5
  other_dspace_id = op_hcompute_conv_stencil_5
  Schedule domain set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  3+0] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_5
  other_dspace_id = op_hcompute_conv_stencil_5
  Schedule domain set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  4+0] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_5
  other_dspace_id = op_hcompute_conv_stencil_5
  Schedule domain set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  5+0] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_5
  other_dspace_id = op_hcompute_conv_stencil_5
  Schedule domain set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  7+0] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_5
  other_dspace_id = op_hcompute_conv_stencil_5
  Schedule domain set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  6+0] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_5
  other_dspace_id = op_hcompute_conv_stencil_5
  Schedule domain set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1+0,  conv_s1_y+0,  conv_s1_x+0] }
	Adding output port: conv_stencil_op_hcompute_conv_stencil_4_24
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	conv_stencil_op_hcompute_conv_stencil_4_24	conv_stencil_op_hcompute_conv_stencil_5_6
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1+0,  conv_s1_y+0,  conv_s1_x+0] }
	Adding output port: conv_stencil_op_hcompute_conv_stencil_4_25
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_4
  other_dspace_id = op_hcompute_conv_stencil_4
  Schedule domain set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	conv_stencil_op_hcompute_conv_stencil_4_25	conv_stencil_op_hcompute_conv_stencil_5_7	conv_stencil_op_hcompute_hw_output_stencil_1
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  1+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_4
  other_dspace_id = op_hcompute_conv_stencil_4
  Schedule domain set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  2+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_4
  other_dspace_id = op_hcompute_conv_stencil_4
  Schedule domain set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  3+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_4
  other_dspace_id = op_hcompute_conv_stencil_4
  Schedule domain set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  4+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_4
  other_dspace_id = op_hcompute_conv_stencil_4
  Schedule domain set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  5+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_4
  other_dspace_id = op_hcompute_conv_stencil_4
  Schedule domain set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  7+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_4
  other_dspace_id = op_hcompute_conv_stencil_4
  Schedule domain set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  6+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_4
  other_dspace_id = op_hcompute_conv_stencil_4
  Schedule domain set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  0+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_4
  other_dspace_id = op_hcompute_conv_stencil_4
  Schedule domain set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  1+0] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_4
  other_dspace_id = op_hcompute_conv_stencil_4
  Schedule domain set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  2+0] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_4
  other_dspace_id = op_hcompute_conv_stencil_4
  Schedule domain set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  3+0] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_4
  other_dspace_id = op_hcompute_conv_stencil_4
  Schedule domain set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  4+0] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_4
  other_dspace_id = op_hcompute_conv_stencil_4
  Schedule domain set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  5+0] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_4
  other_dspace_id = op_hcompute_conv_stencil_4
  Schedule domain set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  7+0] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_4
  other_dspace_id = op_hcompute_conv_stencil_4
  Schedule domain set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  6+0] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_4
  other_dspace_id = op_hcompute_conv_stencil_4
  Schedule domain set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  0+0] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_4
  other_dspace_id = op_hcompute_conv_stencil_4
  Schedule domain set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[0+0,  conv_s1_y+0,  conv_s1_x+0] }
	Adding output port: conv_stencil_op_hcompute_conv_stencil_3_42
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	conv_stencil_op_hcompute_conv_stencil_3_42	conv_stencil_op_hcompute_conv_stencil_4_24	conv_stencil_op_hcompute_conv_stencil_5_6
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[0+0,  conv_s1_y+0,  conv_s1_x+0] }
	Adding output port: conv_stencil_op_hcompute_conv_stencil_3_43
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_3
  other_dspace_id = op_hcompute_conv_stencil_3
  Schedule domain set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	conv_stencil_op_hcompute_conv_stencil_3_43	conv_stencil_op_hcompute_conv_stencil_4_25	conv_stencil_op_hcompute_conv_stencil_5_7	conv_stencil_op_hcompute_hw_output_stencil_1
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  0+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_3
  other_dspace_id = op_hcompute_conv_stencil_3
  Schedule domain set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  1+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_3
  other_dspace_id = op_hcompute_conv_stencil_3
  Schedule domain set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  2+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_3
  other_dspace_id = op_hcompute_conv_stencil_3
  Schedule domain set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  3+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_3
  other_dspace_id = op_hcompute_conv_stencil_3
  Schedule domain set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  4+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_3
  other_dspace_id = op_hcompute_conv_stencil_3
  Schedule domain set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  5+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_3
  other_dspace_id = op_hcompute_conv_stencil_3
  Schedule domain set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  7+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_3
  other_dspace_id = op_hcompute_conv_stencil_3
  Schedule domain set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  6+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_3
  other_dspace_id = op_hcompute_conv_stencil_3
  Schedule domain set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  0+0] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_3
  other_dspace_id = op_hcompute_conv_stencil_3
  Schedule domain set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  1+0] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_3
  other_dspace_id = op_hcompute_conv_stencil_3
  Schedule domain set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  2+0] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_3
  other_dspace_id = op_hcompute_conv_stencil_3
  Schedule domain set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  3+0] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_3
  other_dspace_id = op_hcompute_conv_stencil_3
  Schedule domain set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  4+0] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_3
  other_dspace_id = op_hcompute_conv_stencil_3
  Schedule domain set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  5+0] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_3
  other_dspace_id = op_hcompute_conv_stencil_3
  Schedule domain set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  7+0] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_3
  other_dspace_id = op_hcompute_conv_stencil_3
  Schedule domain set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  6+0] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_3
  other_dspace_id = op_hcompute_conv_stencil_3
  Schedule domain set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23
cond = { op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> conv_stencil[2+0,  conv_s0_y+0,  conv_s0_x+0] }
	Adding output port: conv_stencil_op_hcompute_conv_stencil_2_60
		Consumed: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[2, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
current out port name: 
	conv_stencil_op_hcompute_conv_stencil_2_60	conv_stencil_op_hcompute_conv_stencil_3_42	conv_stencil_op_hcompute_conv_stencil_4_24	conv_stencil_op_hcompute_conv_stencil_5_6
cond = { op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> conv_stencil[1+0,  conv_s0_y+0,  conv_s0_x+0] }
	Adding output port: conv_stencil_op_hcompute_conv_stencil_1_61
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[1, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
current out port name: 
	conv_stencil_op_hcompute_conv_stencil_1_61	conv_stencil_op_hcompute_conv_stencil_2_60	conv_stencil_op_hcompute_conv_stencil_3_42	conv_stencil_op_hcompute_conv_stencil_4_24	conv_stencil_op_hcompute_conv_stencil_5_6
cond = { op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> conv_stencil[0+0,  conv_s0_y+0,  conv_s0_x+0] }
	Adding output port: conv_stencil_op_hcompute_conv_stencil_62
		Consumed: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
current out port name: 
	conv_stencil_op_hcompute_conv_stencil_1_61	conv_stencil_op_hcompute_conv_stencil_2_60	conv_stencil_op_hcompute_conv_stencil_3_42	conv_stencil_op_hcompute_conv_stencil_4_24	conv_stencil_op_hcompute_conv_stencil_5_6	conv_stencil_op_hcompute_conv_stencil_62
Latency of application is: { [17615] }
Global schedule: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7 }
# in bundles: 1
Generating compute unit for op_hcompute_hw_input_global_wrapper_stencil
getting incoming buffers to op_hcompute_hw_input_global_wrapper_stencil
  consumed: hw_input_stencil
Found compute file for resnet_pond_layer
getting incoming buffers to op_hcompute_hw_input_global_wrapper_stencil
  consumed: hw_input_stencil
Looking for connection for hw_input_stencil.op_hcompute_hw_input_global_wrapper_stencil_read
# of selects = 0
inner_compute() : global.hcompute_hw_input_global_wrapper_stencil
name = in0_hw_input_stencil
More than oune outgoing bundle
# of selects = 1
inner_compute() : global.hcompute_hw_input_global_wrapper_stencil
  name = in0_hw_input_stencil
  bundle.first = hw_input_global_wrapper_stencil
  after split  = hw_input_global_wrapper_stencil
  name = out_hw_input_global_wrapper_stencil
  bundle.first = hw_input_global_wrapper_stencil
  after split  = hw_input_global_wrapper_stencil
Generating compute unit for op_hcompute_hw_kernel_global_wrapper_stencil
getting incoming buffers to op_hcompute_hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_stencil
Found compute file for resnet_pond_layer
getting incoming buffers to op_hcompute_hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_stencil
Looking for connection for hw_kernel_stencil.op_hcompute_hw_kernel_global_wrapper_stencil_read
# of selects = 0
inner_compute() : global.hcompute_hw_kernel_global_wrapper_stencil
name = in0_hw_kernel_stencil
More than oune outgoing bundle
# of selects = 1
inner_compute() : global.hcompute_hw_kernel_global_wrapper_stencil
  name = in0_hw_kernel_stencil
  bundle.first = hw_kernel_global_wrapper_stencil
  after split  = hw_kernel_global_wrapper_stencil
  name = out_hw_kernel_global_wrapper_stencil
  bundle.first = hw_kernel_global_wrapper_stencil
  after split  = hw_kernel_global_wrapper_stencil
Generating compute unit for op_hcompute_conv_stencil
getting incoming buffers to op_hcompute_conv_stencil
Found compute file for resnet_pond_layer
getting incoming buffers to op_hcompute_conv_stencil
More than oune outgoing bundle
# of selects = 0
inner_compute() : global.hcompute_conv_stencil
  name = out_conv_stencil
  bundle.first = conv_stencil
  after split  = conv_stencil
Generating compute unit for op_hcompute_conv_stencil_1
getting incoming buffers to op_hcompute_conv_stencil_1
Found compute file for resnet_pond_layer
getting incoming buffers to op_hcompute_conv_stencil_1
More than oune outgoing bundle
# of selects = 0
inner_compute() : global.hcompute_conv_stencil_1
  name = out_conv_stencil
  bundle.first = conv_stencil
  after split  = conv_stencil
Generating compute unit for op_hcompute_conv_stencil_2
getting incoming buffers to op_hcompute_conv_stencil_2
Found compute file for resnet_pond_layer
getting incoming buffers to op_hcompute_conv_stencil_2
More than oune outgoing bundle
# of selects = 0
inner_compute() : global.hcompute_conv_stencil_2
  name = out_conv_stencil
  bundle.first = conv_stencil
  after split  = conv_stencil
Generating compute unit for op_hcompute_conv_stencil_3
getting incoming buffers to op_hcompute_conv_stencil_3
  consumed: conv_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
Found compute file for resnet_pond_layer
getting incoming buffers to op_hcompute_conv_stencil_3
  consumed: conv_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
Looking for connection for conv_stencil.op_hcompute_conv_stencil_3_read
# of selects = 0
inner_compute() : global.hcompute_conv_stencil_3
name = in0_conv_stencil
Looking for connection for hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_3_read
# of selects = 1
inner_compute() : global.hcompute_conv_stencil_3
name = in0_conv_stencil
name = in1_hw_input_global_wrapper_stencil
Looking for connection for hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_3_read
# of selects = 2
inner_compute() : global.hcompute_conv_stencil_3
name = in0_conv_stencil
name = in1_hw_input_global_wrapper_stencil
name = in2_hw_kernel_global_wrapper_stencil
More than oune outgoing bundle
# of selects = 3
inner_compute() : global.hcompute_conv_stencil_3
  name = in0_conv_stencil
  bundle.first = conv_stencil
  after split  = conv_stencil
  name = in1_hw_input_global_wrapper_stencil
  bundle.first = conv_stencil
  after split  = conv_stencil
  name = in2_hw_kernel_global_wrapper_stencil
  bundle.first = conv_stencil
  after split  = conv_stencil
  name = out_conv_stencil
  bundle.first = conv_stencil
  after split  = conv_stencil
Generating compute unit for op_hcompute_conv_stencil_4
getting incoming buffers to op_hcompute_conv_stencil_4
  consumed: conv_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
Found compute file for resnet_pond_layer
getting incoming buffers to op_hcompute_conv_stencil_4
  consumed: conv_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
Looking for connection for conv_stencil.op_hcompute_conv_stencil_4_read
# of selects = 0
inner_compute() : global.hcompute_conv_stencil_4
name = in0_conv_stencil
Looking for connection for hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_4_read
# of selects = 1
inner_compute() : global.hcompute_conv_stencil_4
name = in0_conv_stencil
name = in1_hw_input_global_wrapper_stencil
Looking for connection for hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_4_read
# of selects = 2
inner_compute() : global.hcompute_conv_stencil_4
name = in0_conv_stencil
name = in1_hw_input_global_wrapper_stencil
name = in2_hw_kernel_global_wrapper_stencil
More than oune outgoing bundle
# of selects = 3
inner_compute() : global.hcompute_conv_stencil_4
  name = in0_conv_stencil
  bundle.first = conv_stencil
  after split  = conv_stencil
  name = in1_hw_input_global_wrapper_stencil
  bundle.first = conv_stencil
  after split  = conv_stencil
  name = in2_hw_kernel_global_wrapper_stencil
  bundle.first = conv_stencil
  after split  = conv_stencil
  name = out_conv_stencil
  bundle.first = conv_stencil
  after split  = conv_stencil
Generating compute unit for op_hcompute_conv_stencil_5
getting incoming buffers to op_hcompute_conv_stencil_5
  consumed: conv_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
Found compute file for resnet_pond_layer
getting incoming buffers to op_hcompute_conv_stencil_5
  consumed: conv_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
Looking for connection for conv_stencil.op_hcompute_conv_stencil_5_read
# of selects = 0
inner_compute() : global.hcompute_conv_stencil_5
name = in0_conv_stencil
Looking for connection for hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_5_read
# of selects = 1
inner_compute() : global.hcompute_conv_stencil_5
name = in0_conv_stencil
name = in1_hw_input_global_wrapper_stencil
Looking for connection for hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_5_read
# of selects = 2
inner_compute() : global.hcompute_conv_stencil_5
name = in0_conv_stencil
name = in1_hw_input_global_wrapper_stencil
name = in2_hw_kernel_global_wrapper_stencil
More than oune outgoing bundle
# of selects = 3
inner_compute() : global.hcompute_conv_stencil_5
  name = in0_conv_stencil
  bundle.first = conv_stencil
  after split  = conv_stencil
  name = in1_hw_input_global_wrapper_stencil
  bundle.first = conv_stencil
  after split  = conv_stencil
  name = in2_hw_kernel_global_wrapper_stencil
  bundle.first = conv_stencil
  after split  = conv_stencil
  name = out_conv_stencil
  bundle.first = conv_stencil
  after split  = conv_stencil
Generating compute unit for op_hcompute_hw_output_stencil
getting incoming buffers to op_hcompute_hw_output_stencil
  consumed: conv_stencil
Found compute file for resnet_pond_layer
getting incoming buffers to op_hcompute_hw_output_stencil
  consumed: conv_stencil
Looking for connection for conv_stencil.op_hcompute_hw_output_stencil_read
# of selects = 0
inner_compute() : global.hcompute_hw_output_stencil
name = in0_conv_stencil
More than oune outgoing bundle
# of selects = 1
inner_compute() : global.hcompute_hw_output_stencil
  name = in0_conv_stencil
  bundle.first = hw_output_stencil
  after split  = hw_output_stencil
  name = out_hw_output_stencil
  bundle.first = hw_output_stencil
  after split  = hw_output_stencil
create shift register for --- conv_stencil
	---- 6 in ports
		conv_stencil_op_hcompute_conv_stencil_1_61
			dom : { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			acc : { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[1, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			sched: { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			min location: { conv_stencil[1, 0, 0] }
			max location: { conv_stencil[1, 27, 27] }

		conv_stencil_op_hcompute_conv_stencil_2_60
			dom : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			acc : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[2, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			min location: { conv_stencil[2, 0, 0] }
			max location: { conv_stencil[2, 27, 27] }

		conv_stencil_op_hcompute_conv_stencil_3_42
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil[0, 0, 0] }
			max location: { conv_stencil[0, 27, 27] }

		conv_stencil_op_hcompute_conv_stencil_4_24
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil[1, 0, 0] }
			max location: { conv_stencil[1, 27, 27] }

		conv_stencil_op_hcompute_conv_stencil_5_6
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[2, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil[2, 0, 0] }
			max location: { conv_stencil[2, 27, 27] }

		conv_stencil_op_hcompute_conv_stencil_62
			dom : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			acc : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			min location: { conv_stencil[0, 0, 0] }
			max location: { conv_stencil[0, 27, 27] }

	---- 4 out ports:
		conv_stencil_op_hcompute_conv_stencil_3_43
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil[0, 0, 0] }
			max location: { conv_stencil[0, 27, 27] }

		conv_stencil_op_hcompute_conv_stencil_4_25
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil[1, 0, 0] }
			max location: { conv_stencil[1, 27, 27] }

		conv_stencil_op_hcompute_conv_stencil_5_7
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[2, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil[2, 0, 0] }
			max location: { conv_stencil[2, 27, 27] }

		conv_stencil_op_hcompute_hw_output_stencil_1
			dom : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			acc : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil[hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			sched: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			min location: { conv_stencil[0, 0, 0] }
			max location: { conv_stencil[2, 27, 27] }

	---- Input Bundles
		op_hcompute_conv_stencil_1_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_1_61
		op_hcompute_conv_stencil_2_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_2_60
		op_hcompute_conv_stencil_3_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_3_42
		op_hcompute_conv_stencil_4_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_4_24
		op_hcompute_conv_stencil_5_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_5_6
		op_hcompute_conv_stencil_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_62
	---- Output Bundles
		op_hcompute_conv_stencil_3_read
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_3_43
		op_hcompute_conv_stencil_4_read
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_4_25
		op_hcompute_conv_stencil_5_read
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_5_7
		op_hcompute_hw_output_stencil_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1

DG: ...
# nodes: 0
# edges: 0

Shift registers...
# nodes: 0
# edges: 0

Bank writers: 
Bank readers: 
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

conv_stencil
Found reduce op on conv_stencil
out -> out srs: 0
out2out DG: ...
# nodes: 0
# edges: 0

After shift register optimization: Bank writers: 
Bank readers: 
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

Done ports: {}
reduced buffer: --- conv_stencil
	---- 6 in ports
		conv_stencil_op_hcompute_conv_stencil_1_61
			dom : { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			acc : { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[1, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			sched: { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			min location: { conv_stencil[1, 0, 0] }
			max location: { conv_stencil[1, 27, 27] }

		conv_stencil_op_hcompute_conv_stencil_2_60
			dom : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			acc : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[2, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			min location: { conv_stencil[2, 0, 0] }
			max location: { conv_stencil[2, 27, 27] }

		conv_stencil_op_hcompute_conv_stencil_3_42
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil[0, 0, 0] }
			max location: { conv_stencil[0, 27, 27] }

		conv_stencil_op_hcompute_conv_stencil_4_24
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil[1, 0, 0] }
			max location: { conv_stencil[1, 27, 27] }

		conv_stencil_op_hcompute_conv_stencil_5_6
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[2, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil[2, 0, 0] }
			max location: { conv_stencil[2, 27, 27] }

		conv_stencil_op_hcompute_conv_stencil_62
			dom : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			acc : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			min location: { conv_stencil[0, 0, 0] }
			max location: { conv_stencil[0, 27, 27] }

	---- 4 out ports:
		conv_stencil_op_hcompute_conv_stencil_3_43
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil[0, 0, 0] }
			max location: { conv_stencil[0, 27, 27] }

		conv_stencil_op_hcompute_conv_stencil_4_25
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil[1, 0, 0] }
			max location: { conv_stencil[1, 27, 27] }

		conv_stencil_op_hcompute_conv_stencil_5_7
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[2, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil[2, 0, 0] }
			max location: { conv_stencil[2, 27, 27] }

		conv_stencil_op_hcompute_hw_output_stencil_1
			dom : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			acc : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil[hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			sched: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			min location: { conv_stencil[0, 0, 0] }
			max location: { conv_stencil[2, 27, 27] }

	---- Input Bundles
		op_hcompute_conv_stencil_1_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_1_61
		op_hcompute_conv_stencil_2_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_2_60
		op_hcompute_conv_stencil_3_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_3_42
		op_hcompute_conv_stencil_4_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_4_24
		op_hcompute_conv_stencil_5_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_5_6
		op_hcompute_conv_stencil_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_62
	---- Output Bundles
		op_hcompute_conv_stencil_3_read
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_3_43
		op_hcompute_conv_stencil_4_read
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_4_25
		op_hcompute_conv_stencil_5_read
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_5_7
		op_hcompute_hw_output_stencil_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1

SR outputs: {}
BUF outputs: {conv_stencil_op_hcompute_conv_stencil_3_43, conv_stencil_op_hcompute_conv_stencil_4_25, conv_stencil_op_hcompute_conv_stencil_5_7, conv_stencil_op_hcompute_hw_output_stencil_1}
overlapping input:{conv_stencil_op_hcompute_conv_stencil_1_61, conv_stencil_op_hcompute_conv_stencil_2_60, conv_stencil_op_hcompute_conv_stencil_62}
overlapping output:{}

overlapping input:{conv_stencil_op_hcompute_conv_stencil_3_42, conv_stencil_op_hcompute_conv_stencil_4_24, conv_stencil_op_hcompute_conv_stencil_5_6}
overlapping output:{conv_stencil_op_hcompute_conv_stencil_3_43, conv_stencil_op_hcompute_conv_stencil_4_25, conv_stencil_op_hcompute_conv_stencil_5_7}

overlapping input:{}
overlapping output:{conv_stencil_op_hcompute_hw_output_stencil_1}

Error: No viable banking strategy for conv_stencil
  Cannot partition group: 
    conv_stencil_op_hcompute_conv_stencil_1_61
      { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[1, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
      { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
    conv_stencil_op_hcompute_conv_stencil_2_60
      { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[2, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
      { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
    conv_stencil_op_hcompute_conv_stencil_62
      { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
      { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
	part size:3
	g size: 3
Error: No viable banking strategy for conv_stencil
  Cannot partition group: 
    conv_stencil_op_hcompute_conv_stencil_3_42
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    conv_stencil_op_hcompute_conv_stencil_4_24
      { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    conv_stencil_op_hcompute_conv_stencil_5_6
      { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[2, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
	part size:3
	g size: 3
Error: No viable banking strategy for conv_stencil
  Cannot partition group: 
    conv_stencil_op_hcompute_conv_stencil_3_43
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    conv_stencil_op_hcompute_conv_stencil_4_25
      { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    conv_stencil_op_hcompute_conv_stencil_5_7
      { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[2, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
	part size:3
	g size: 3
FOUND EMBARASSING PARTITION OF conv_stencil in 1 dimensions...
  0
Total Banks: 0
Cannot merge port although they did not overlap
overlapping input:{conv_stencil_op_hcompute_conv_stencil_1_61, conv_stencil_op_hcompute_conv_stencil_2_60, conv_stencil_op_hcompute_conv_stencil_62}
overlapping output:{}

overlapping input:{conv_stencil_op_hcompute_conv_stencil_3_42, conv_stencil_op_hcompute_conv_stencil_4_24, conv_stencil_op_hcompute_conv_stencil_5_6}
overlapping output:{conv_stencil_op_hcompute_conv_stencil_3_43, conv_stencil_op_hcompute_conv_stencil_4_25, conv_stencil_op_hcompute_conv_stencil_5_7}

overlapping input:{}
overlapping output:{conv_stencil_op_hcompute_hw_output_stencil_1}

addr need tight: {}
addr dim fully unrolled: {0}
Cyclic banking factors: {3, 1, 1}
	part size:3
	g size: 3
	part size:3
	g size: 3
	part size:3
	g size: 3
FOUND CYLIC PARTITION OF conv_stencil in 3 dimensions...
  3
  1
  1
Use cyclic banking algorithm 
bank func = {conv_stencil[a_0, a_1, a_2] -> Bank[(a_0 % 3)*1+(a_1 % 1)*3+(a_2 % 1)*3]}
rddom: { conv_stencil[a_0, a_1, a_2] : (a_0) mod 3 = 0 }
ADD BANK!
 Bank id: 0
bank impl before port group: Bank writers: 
	 bank NO.0
		writers: {conv_stencil_op_hcompute_conv_stencil_3_42, conv_stencil_op_hcompute_conv_stencil_62}
Bank readers: 
	 bank NO.0
		readers: {conv_stencil_op_hcompute_conv_stencil_3_43, conv_stencil_op_hcompute_hw_output_stencil_1}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

Before grouping: 
	input set: {conv_stencil_op_hcompute_conv_stencil_3_42, conv_stencil_op_hcompute_conv_stencil_62}
	output set: {conv_stencil_op_hcompute_conv_stencil_3_43, conv_stencil_op_hcompute_hw_output_stencil_1}
rddom: { conv_stencil[a_0, a_1, a_2] : (-1 + a_0) mod 3 = 0 }
ADD BANK!
 Bank id: 1
bank impl before port group: Bank writers: 
	 bank NO.0
		writers: {conv_stencil_op_hcompute_conv_stencil_3_42, conv_stencil_op_hcompute_conv_stencil_62}
	 bank NO.1
		writers: {conv_stencil_op_hcompute_conv_stencil_1_61, conv_stencil_op_hcompute_conv_stencil_4_24}
Bank readers: 
	 bank NO.0
		readers: {conv_stencil_op_hcompute_conv_stencil_3_43, conv_stencil_op_hcompute_hw_output_stencil_1}
	 bank NO.1
		readers: {conv_stencil_op_hcompute_conv_stencil_4_25, conv_stencil_op_hcompute_hw_output_stencil_1}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

Before grouping: 
	input set: {conv_stencil_op_hcompute_conv_stencil_1_61, conv_stencil_op_hcompute_conv_stencil_4_24}
	output set: {conv_stencil_op_hcompute_conv_stencil_4_25, conv_stencil_op_hcompute_hw_output_stencil_1}
rddom: { conv_stencil[a_0, a_1, a_2] : (1 + a_0) mod 3 = 0 }
ADD BANK!
 Bank id: 2
bank impl before port group: Bank writers: 
	 bank NO.0
		writers: {conv_stencil_op_hcompute_conv_stencil_3_42, conv_stencil_op_hcompute_conv_stencil_62}
	 bank NO.1
		writers: {conv_stencil_op_hcompute_conv_stencil_1_61, conv_stencil_op_hcompute_conv_stencil_4_24}
	 bank NO.2
		writers: {conv_stencil_op_hcompute_conv_stencil_2_60, conv_stencil_op_hcompute_conv_stencil_5_6}
Bank readers: 
	 bank NO.0
		readers: {conv_stencil_op_hcompute_conv_stencil_3_43, conv_stencil_op_hcompute_hw_output_stencil_1}
	 bank NO.1
		readers: {conv_stencil_op_hcompute_conv_stencil_4_25, conv_stencil_op_hcompute_hw_output_stencil_1}
	 bank NO.2
		readers: {conv_stencil_op_hcompute_conv_stencil_5_7, conv_stencil_op_hcompute_hw_output_stencil_1}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

Before grouping: 
	input set: {conv_stencil_op_hcompute_conv_stencil_2_60, conv_stencil_op_hcompute_conv_stencil_5_6}
	output set: {conv_stencil_op_hcompute_conv_stencil_5_7, conv_stencil_op_hcompute_hw_output_stencil_1}
Bank writers: 
	 bank NO.0
		writers: {conv_stencil_op_hcompute_conv_stencil_3_42, conv_stencil_op_hcompute_conv_stencil_62}
	 bank NO.1
		writers: {conv_stencil_op_hcompute_conv_stencil_1_61, conv_stencil_op_hcompute_conv_stencil_4_24}
	 bank NO.2
		writers: {conv_stencil_op_hcompute_conv_stencil_2_60, conv_stencil_op_hcompute_conv_stencil_5_6}
Bank readers: 
	 bank NO.0
		readers: {conv_stencil_op_hcompute_conv_stencil_3_43, conv_stencil_op_hcompute_hw_output_stencil_1}
	 bank NO.1
		readers: {conv_stencil_op_hcompute_conv_stencil_4_25, conv_stencil_op_hcompute_hw_output_stencil_1}
	 bank NO.2
		readers: {conv_stencil_op_hcompute_conv_stencil_5_7, conv_stencil_op_hcompute_hw_output_stencil_1}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

After banking optimization: Bank writers: 
	 bank NO.0
		writers: {conv_stencil_op_hcompute_conv_stencil_3_42, conv_stencil_op_hcompute_conv_stencil_62}
	 bank NO.1
		writers: {conv_stencil_op_hcompute_conv_stencil_1_61, conv_stencil_op_hcompute_conv_stencil_4_24}
	 bank NO.2
		writers: {conv_stencil_op_hcompute_conv_stencil_2_60, conv_stencil_op_hcompute_conv_stencil_5_6}
Bank readers: 
	 bank NO.0
		readers: {conv_stencil_op_hcompute_conv_stencil_3_43, conv_stencil_op_hcompute_hw_output_stencil_1}
	 bank NO.1
		readers: {conv_stencil_op_hcompute_conv_stencil_4_25, conv_stencil_op_hcompute_hw_output_stencil_1}
	 bank NO.2
		readers: {conv_stencil_op_hcompute_conv_stencil_5_7, conv_stencil_op_hcompute_hw_output_stencil_1}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

3
3
Visit hierarchy: regfile
capacity: 784
Visit hierarchy: mem
capacity: 784
3
3
Visit hierarchy: regfile
capacity: 784
Visit hierarchy: mem
capacity: 784
3
3
Visit hierarchy: regfile
capacity: 784
Visit hierarchy: mem
capacity: 784
After bank merging: Bank writers: 
	 bank NO.0
		writers: {conv_stencil_op_hcompute_conv_stencil_3_42, conv_stencil_op_hcompute_conv_stencil_62}
	 bank NO.1
		writers: {conv_stencil_op_hcompute_conv_stencil_1_61, conv_stencil_op_hcompute_conv_stencil_4_24}
	 bank NO.2
		writers: {conv_stencil_op_hcompute_conv_stencil_2_60, conv_stencil_op_hcompute_conv_stencil_5_6}
Bank readers: 
	 bank NO.0
		readers: {conv_stencil_op_hcompute_conv_stencil_3_43, conv_stencil_op_hcompute_hw_output_stencil_1}
	 bank NO.1
		readers: {conv_stencil_op_hcompute_conv_stencil_4_25, conv_stencil_op_hcompute_hw_output_stencil_1}
	 bank NO.2
		readers: {conv_stencil_op_hcompute_conv_stencil_5_7, conv_stencil_op_hcompute_hw_output_stencil_1}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

add input: conv_stencil_op_hcompute_conv_stencil_1_61 to pt2wire
add input: conv_stencil_op_hcompute_conv_stencil_2_60 to pt2wire
add input: conv_stencil_op_hcompute_conv_stencil_3_42 to pt2wire
add input: conv_stencil_op_hcompute_conv_stencil_4_24 to pt2wire
add input: conv_stencil_op_hcompute_conv_stencil_5_6 to pt2wire
add input: conv_stencil_op_hcompute_conv_stencil_62 to pt2wire
add output: conv_stencil_op_hcompute_conv_stencil_3_43 to pt2wire
add output: conv_stencil_op_hcompute_conv_stencil_4_25 to pt2wire
add output: conv_stencil_op_hcompute_conv_stencil_5_7 to pt2wire
add output: conv_stencil_op_hcompute_hw_output_stencil_1 to pt2wire
CGPL level :0
impl inputs: {conv_stencil_op_hcompute_conv_stencil_3_42, conv_stencil_op_hcompute_conv_stencil_62}
impl outpts: {conv_stencil_op_hcompute_conv_stencil_3_43, conv_stencil_op_hcompute_hw_output_stencil_1}
rddom: { conv_stencil[a_0 = 0, a_1, a_2] : 0 <= a_1 <= 27 and 0 <= a_2 <= 27 }
ls = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] }
v = 0
ls = { op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] }
v = 0
--- conv_stencil_BANK_0
	---- 2 in ports
		conv_stencil_op_hcompute_conv_stencil_3_42
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_0[0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_0[0, 0, 0] }
			max location: { conv_stencil_BANK_0[0, 27, 27] }

		conv_stencil_op_hcompute_conv_stencil_62
			dom : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			acc : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_0[0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			min location: { conv_stencil_BANK_0[0, 0, 0] }
			max location: { conv_stencil_BANK_0[0, 27, 27] }

	---- 2 out ports:
		conv_stencil_op_hcompute_conv_stencil_3_43
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_0[0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_0[0, 0, 0] }
			max location: { conv_stencil_BANK_0[0, 27, 27] }

		conv_stencil_op_hcompute_hw_output_stencil_1
			dom : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			acc : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil_BANK_0[0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			sched: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			min location: { conv_stencil_BANK_0[0, 0, 0] }
			max location: { conv_stencil_BANK_0[0, 27, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_3_42_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_3_42
		conv_stencil_op_hcompute_conv_stencil_62_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_62
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_3_43_read
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_3_43
		conv_stencil_op_hcompute_hw_output_stencil_1_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1

    cons rem: {0}
    prod rem: {0}
    its: {0}
    Dim:0 will be project out: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_0[0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:0 will be project out: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_0[0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:0 will be project out: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_0[0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
    Dim:0 will be project out: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil_BANK_0[0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
after ubuffer regen: --- conv_stencil_BANK_0
	---- 2 in ports
		conv_stencil_op_hcompute_conv_stencil_3_42
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_0[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_0[0, 0] }
			max location: { conv_stencil_BANK_0[27, 27] }

		conv_stencil_op_hcompute_conv_stencil_62
			dom : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			acc : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_0[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			min location: { conv_stencil_BANK_0[0, 0] }
			max location: { conv_stencil_BANK_0[27, 27] }

	---- 2 out ports:
		conv_stencil_op_hcompute_conv_stencil_3_43
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_0[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_0[0, 0] }
			max location: { conv_stencil_BANK_0[27, 27] }

		conv_stencil_op_hcompute_hw_output_stencil_1
			dom : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			acc : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil_BANK_0[hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			sched: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			min location: { conv_stencil_BANK_0[0, 0] }
			max location: { conv_stencil_BANK_0[27, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_3_42_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_3_42
		conv_stencil_op_hcompute_conv_stencil_62_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_62
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_3_43_read
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_3_43
		conv_stencil_op_hcompute_hw_output_stencil_1_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1

addr need tight: {}
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_0[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_0[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_0[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
After dim id set: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_0[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
After dim id set: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_0[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_0[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil_BANK_0[hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
After dim id set: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil_BANK_0[hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
before dim id set :{ op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
After dim id set: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }

	UBuffer after address tighten--- conv_stencil_BANK_0
	---- 2 in ports
		conv_stencil_op_hcompute_conv_stencil_3_42
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_0[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_0[0, 0] }
			max location: { conv_stencil_BANK_0[27, 27] }

		conv_stencil_op_hcompute_conv_stencil_62
			dom : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			acc : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_0[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			min location: { conv_stencil_BANK_0[0, 0] }
			max location: { conv_stencil_BANK_0[27, 27] }

	---- 2 out ports:
		conv_stencil_op_hcompute_conv_stencil_3_43
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_0[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_0[0, 0] }
			max location: { conv_stencil_BANK_0[27, 27] }

		conv_stencil_op_hcompute_hw_output_stencil_1
			dom : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			acc : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil_BANK_0[hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			sched: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			min location: { conv_stencil_BANK_0[0, 0] }
			max location: { conv_stencil_BANK_0[27, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_3_42_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_3_42
		conv_stencil_op_hcompute_conv_stencil_62_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_62
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_3_43_read
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_3_43
		conv_stencil_op_hcompute_hw_output_stencil_1_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1

getting rddom
rddom = { conv_stencil_BANK_0[i0, i1] : 0 <= i0 <= 27 and 0 <= i1 <= 27 }
Vectorization buffer capacity: 784

	UBuffer after cgpl optimization--- conv_stencil_BANK_0
	---- 2 in ports
		conv_stencil_op_hcompute_conv_stencil_3_42
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_0[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_0[0, 0] }
			max location: { conv_stencil_BANK_0[27, 27] }

		conv_stencil_op_hcompute_conv_stencil_62
			dom : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			acc : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_0[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			min location: { conv_stencil_BANK_0[0, 0] }
			max location: { conv_stencil_BANK_0[27, 27] }

	---- 2 out ports:
		conv_stencil_op_hcompute_conv_stencil_3_43
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_0[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_0[0, 0] }
			max location: { conv_stencil_BANK_0[27, 27] }

		conv_stencil_op_hcompute_hw_output_stencil_1
			dom : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			acc : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil_BANK_0[hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			sched: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			min location: { conv_stencil_BANK_0[0, 0] }
			max location: { conv_stencil_BANK_0[27, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_3_42_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_3_42
		conv_stencil_op_hcompute_conv_stencil_62_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_62
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_3_43_read
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_3_43
		conv_stencil_op_hcompute_hw_output_stencil_1_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1

find bd for op :op_hcompute_conv_stencil
	find candidate: conv_stencil_op_hcompute_conv_stencil_62_write
find bd for op :op_hcompute_conv_stencil_3
	find candidate: conv_stencil_op_hcompute_conv_stencil_3_42_write
	find candidate: conv_stencil_op_hcompute_conv_stencil_3_43_read
find bd for op :op_hcompute_hw_output_stencil
	find candidate: conv_stencil_op_hcompute_hw_output_stencil_1_read
	update op access map: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_0[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
	update op schedule: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
MASK dim: 4
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
	div dim: 0
	aff : { op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_y_yi)] }
	div dim: 0
	aff : { op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_x_xi)] }
	div dim: 0
getting rddom
rddom = { conv_stencil_BANK_0[i0, i1] : 0 <= i0 <= 27 and 0 <= i1 <= 27 }
Vectorization buffer capacity: 784
vectorization buf name: conv_stencil_BANK_0
	 original range input access map: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_0[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
	 dim id: 4
	 original range input access map: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_0[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
	 dim id: 2
Ext by dim: {28, 28}
  buffer_vectorization Vectorizing: conv_stencil_BANK_0
   On addr dim: 1, fetch_width: 4
--- conv_stencil_BANK_0
	---- 2 in ports
		conv_stencil_op_hcompute_conv_stencil_3_42
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_0[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_0[0, 0] }
			max location: { conv_stencil_BANK_0[27, 27] }

		conv_stencil_op_hcompute_conv_stencil_62
			dom : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			acc : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_0[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			min location: { conv_stencil_BANK_0[0, 0] }
			max location: { conv_stencil_BANK_0[27, 27] }

	---- 2 out ports:
		conv_stencil_op_hcompute_conv_stencil_3_43
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_0[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_0[0, 0] }
			max location: { conv_stencil_BANK_0[27, 27] }

		conv_stencil_op_hcompute_hw_output_stencil_1
			dom : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			acc : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil_BANK_0[hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			sched: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			min location: { conv_stencil_BANK_0[0, 0] }
			max location: { conv_stencil_BANK_0[27, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_3_42_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_3_42
		conv_stencil_op_hcompute_conv_stencil_62_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_62
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_3_43_read
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_3_43
		conv_stencil_op_hcompute_hw_output_stencil_1_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1

in bundle  = 2
out bundle = 2
Vectorize input port bundle: conv_stencil_op_hcompute_conv_stencil_3_42_write
	vectorize input port: conv_stencil_op_hcompute_conv_stencil_3_42
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 28, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i4, idx: 5, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 6
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
		 name: i3	 id: 4
		 name: i4	 id: 5
	---- In range: [1, 3, 3, 28, 28, ]
	---- Out range: [28, 28, ]
	---- Stride: 
	---- Start Addr: [0, 0, ]
	---- Access Matrix: 
		[[0, 0, 0, 0, 1, 0, ]
		[0, 0, 0, 0, 0, 1, ]
		]

origin: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_0[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }, transform: { conv_stencil_BANK_0[d0, d1] -> conv_stencil_BANK_0_0_agg[d0, d1] }
access map expr:[i3, 0, i4]
domain: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
access map: { op_hcompute_conv_stencil_3[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0[i3, 0, i4] }
access map : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_0[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }need to find inner dim
dim id: 1
Relation map{0, 0, 0, 0, 1}
vec loop dim: 4
Autogen trans:{ op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4] -> op_hcompute_conv_stencil_3[i0, i1, i2, i3, 4i4] }
sched domain: { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4] }
	sched domain: { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4] }
	sched before trans: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
	sched after trans: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] -> [7204 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
Fetch_ii: 4
	final sched: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
Autogen slice:{ conv_stencil_BANK_0[i0, i1] -> conv_stencil_BANK_0[i0, o1] : -3 + i1 <= 4o1 <= i1 }
trans max: 6 , origin max: 6
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i3, 0, 4*i4]
domain: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access map: { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 4i4] }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i3, 0, 4*i4+1]
domain: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access map: { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 1 + 4i4] }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i3, 0, 4*i4+2]
domain: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access map: { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 2 + 4i4] }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i3, 0, 4*i4+3]
domain: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access map: { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 3 + 4i4] }
agg2sram sched: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_in2agg_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
After dim id set: { op_hcompute_conv_stencil_3_in2agg_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
before dim id set :{ op_hcompute_conv_stencil_3_in2agg_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3_in2agg_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
AGG : --- conv_stencil_BANK_0_0_agg
	---- 1 in ports
		conv_stencil_op_hcompute_conv_stencil_3_42_in
			dom : { op_hcompute_conv_stencil_3_in2agg_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			acc : { op_hcompute_conv_stencil_3_in2agg_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_in2agg_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_0_0_agg[0, 0, 0] }
			max location: { conv_stencil_BANK_0_0_agg[27, 0, 27] }

	---- 4 out ports:
		conv_stencil_op_hcompute_conv_stencil_3_42_out_0
			dom : { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_agg[0, 0, 0] }
			max location: { conv_stencil_BANK_0_0_agg[27, 0, 24] }

		conv_stencil_op_hcompute_conv_stencil_3_42_out_1
			dom : { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_agg[0, 0, 1] }
			max location: { conv_stencil_BANK_0_0_agg[27, 0, 25] }

		conv_stencil_op_hcompute_conv_stencil_3_42_out_2
			dom : { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_agg[0, 0, 2] }
			max location: { conv_stencil_BANK_0_0_agg[27, 0, 26] }

		conv_stencil_op_hcompute_conv_stencil_3_42_out_3
			dom : { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_agg[0, 0, 3] }
			max location: { conv_stencil_BANK_0_0_agg[27, 0, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_3_42_write_agg_in
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_3_42_in
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_3_42_write_agg_out
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_3_42_out_0
			conv_stencil_op_hcompute_conv_stencil_3_42_out_1
			conv_stencil_op_hcompute_conv_stencil_3_42_out_2
			conv_stencil_op_hcompute_conv_stencil_3_42_out_3

AGG Schedule: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6; op_hcompute_conv_stencil_3_in2agg_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Vectorize input port bundle: conv_stencil_op_hcompute_conv_stencil_62_write
	vectorize input port: conv_stencil_op_hcompute_conv_stencil_62
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 27]
Domain space on <i2> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 28, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 4
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
	---- In range: [1, 28, 28, ]
	---- Out range: [28, 28, ]
	---- Stride: 
	---- Start Addr: [0, 0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, ]
		[0, 0, 0, 1, ]
		]

origin: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_0[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }, transform: { conv_stencil_BANK_0[d0, d1] -> conv_stencil_BANK_0_1_agg[d0, d1] }
access map : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_0[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }need to find inner dim
dim id: 1
Relation map{0, 0, 1}
vec loop dim: 2
Autogen trans:{ op_hcompute_conv_stencil[i0, i1, i2] -> op_hcompute_conv_stencil[i0, i1, 4i2] }
sched domain: { op_hcompute_conv_stencil[i0, i1, i2] }
	sched domain: { op_hcompute_conv_stencil[i0, i1, i2] }
	sched before trans: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
	sched after trans: { op_hcompute_conv_stencil[i0 = 0, i1, i2] -> [28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
Fetch_ii: 4
	final sched: { op_hcompute_conv_stencil[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
Autogen slice:{ conv_stencil_BANK_0[i0, i1] -> conv_stencil_BANK_0[i0, o1] : -3 + i1 <= 4o1 <= i1 }
trans max: 6 , origin max: 6
agg2sram sched: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_in2agg_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_0_1_agg[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_in2agg_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_0_1_agg[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_in2agg_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_in2agg_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_1_agg[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_1_agg[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_1_agg[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_1_agg[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_1_agg[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_1_agg[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_1_agg[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_1_agg[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
AGG : --- conv_stencil_BANK_0_1_agg
	---- 1 in ports
		conv_stencil_op_hcompute_conv_stencil_62_in
			dom : { op_hcompute_conv_stencil_in2agg_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			acc : { op_hcompute_conv_stencil_in2agg_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_0_1_agg[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			sched: { op_hcompute_conv_stencil_in2agg_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			min location: { conv_stencil_BANK_0_1_agg[0, 0] }
			max location: { conv_stencil_BANK_0_1_agg[27, 27] }

	---- 4 out ports:
		conv_stencil_op_hcompute_conv_stencil_62_out_0
			dom : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_1_agg[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_1_agg[0, 0] }
			max location: { conv_stencil_BANK_0_1_agg[27, 24] }

		conv_stencil_op_hcompute_conv_stencil_62_out_1
			dom : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_1_agg[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_1_agg[0, 1] }
			max location: { conv_stencil_BANK_0_1_agg[27, 25] }

		conv_stencil_op_hcompute_conv_stencil_62_out_2
			dom : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_1_agg[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_1_agg[0, 2] }
			max location: { conv_stencil_BANK_0_1_agg[27, 26] }

		conv_stencil_op_hcompute_conv_stencil_62_out_3
			dom : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_1_agg[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_1_agg[0, 3] }
			max location: { conv_stencil_BANK_0_1_agg[27, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_62_write_agg_in
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_62_in
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_62_write_agg_out
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_62_out_0
			conv_stencil_op_hcompute_conv_stencil_62_out_1
			conv_stencil_op_hcompute_conv_stencil_62_out_2
			conv_stencil_op_hcompute_conv_stencil_62_out_3

AGG Schedule: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6; op_hcompute_conv_stencil_in2agg_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Vectorize output port bundle: conv_stencil_op_hcompute_conv_stencil_3_43_read
	Vectorize output port: conv_stencil_op_hcompute_conv_stencil_3_43
Autogen slice:{ conv_stencil_BANK_0[i0, i1] -> conv_stencil_BANK_0[i0, o1] : -3 + i1 <= 4o1 <= i1 }
Range slice: { conv_stencil_BANK_0[i0, i1] -> conv_stencil_BANK_0[i0, o1] : -3 + i1 <= 4o1 <= i1 }
after slice{ op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(floor((conv_s1_x)/4))] }
	div dim: 1
    === div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	Dim: 4 denom: 4
	Trans str{op_hcompute_conv_stencil_3[d0, d1, d2, d3, d4]->op_hcompute_conv_stencil_3[d0, d1, d2, d3, floor(d4/4), d4%4]}
{ op_hcompute_conv_stencil_3[d0, d1, d2, d3, d4] -> op_hcompute_conv_stencil_3[d0, d1, d2, d3, o4, o5] : (-d4 + o5) mod 4 = 0 and -3 + d4 <= 4o4 <= d4 and 0 <= o5 <= 3 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 6]
Domain space on <i5> is: [0, 3]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 7, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i4, idx: 5, coef: 1, vec_stride_in_addr:1
access map expr:[i3, i4]
{ op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5] -> [(i3)] }
{ op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5] -> [(i3)] }
access map : { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4, i5] -> conv_stencil_BANK_0[i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 and 0 <= i5 <= 3 }need to find inner dim
dim id: 1
Relation map{0, 0, 0, 0, 1, 0}
Vectorization dimension: 4
	aff : { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5] -> [(i3)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5] -> [(i4)] }
	div dim: 0
rem: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4, i5] -> conv_stencil_BANK_0[i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 and 0 <= i5 <= 3 }
new: { op_hcompute_conv_stencil_3[0, i1, i2, i3, i4, i5] -> conv_stencil_BANK_0[i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 and 0 <= i5 <= 3 }
base_str : {op_hcompute_conv_stencil_3[i0=0, i1=0, i2=0, i3=0, i4=0, i5]}
	{ op_hcompute_conv_stencil_3[i0 = 0, i1 = 0, i2 = 0, i3 = 0, i4 = 0, i5] }
origin max: 0
trans max: 0
ahead_step : 0
sched domain: { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5 = 0] }
sched domain: { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5 = 0] }
remove dimension: {5}
before:{ op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4, i5] -> conv_stencil_BANK_0[i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 and 0 <= i5 <= 3 }
after:{ op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4, i5 = 0] -> conv_stencil_BANK_0[i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
remove dimension: {5}
sched before projection: { op_hcompute_conv_stencil_3[0, i1, i2, i3, i4] -> [7204 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0[i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access map : { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0[i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }need to find inner dim
dim id: 1
Relation map{0, 0, 0, 0, 1}
vectorization dimension after irrelevant dimension removal: 4
sched before adjust: { op_hcompute_conv_stencil_3[0, i1, i2, i3, i4] -> [7204 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	 output sched: { op_hcompute_conv_stencil_3[0, i1, i2, i3, i4] -> [7204 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	 temp sched: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
final schedule: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
final access: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0[i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 28, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i4, idx: 5, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 6
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
		 name: i3	 id: 4
		 name: i4	 id: 5
	---- In range: [1, 3, 3, 28, 28, ]
	---- Out range: [28, 28, ]
	---- Stride: 
	---- Start Addr: [0, 0, ]
	---- Access Matrix: 
		[[0, 0, 0, 0, 1, 0, ]
		[0, 0, 0, 0, 0, 1, ]
		]

	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i3, 0, 4*i4]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 4i4] }
	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0[i3, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i3, 0, 4*i4+1]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 1 + 4i4] }
	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0[i3, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i3, 0, 4*i4+2]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 2 + 4i4] }
	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0[i3, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i3, 0, 4*i4+3]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 3 + 4i4] }
	Add TB output port: conv_stencil_op_hcompute_conv_stencil_3_43
origin: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_0[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }, transform: { conv_stencil_BANK_0[d0, d1] -> conv_stencil_BANK_0_0_tb[d0, d1] }
access map expr:[i3, 0, i4]
domain: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
access map: { op_hcompute_conv_stencil_3[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0[i3, 0, i4] }
	Access map decouple reuse: { op_hcompute_conv_stencil_3[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
TB  : --- conv_stencil_BANK_0_0_tb
	---- 4 in ports
		conv_stencil_op_hcompute_conv_stencil_3_43_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_0_0_tb[27, 0, 24] }

		conv_stencil_op_hcompute_conv_stencil_3_43_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_tb[0, 0, 1] }
			max location: { conv_stencil_BANK_0_0_tb[27, 0, 25] }

		conv_stencil_op_hcompute_conv_stencil_3_43_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_tb[0, 0, 2] }
			max location: { conv_stencil_BANK_0_0_tb[27, 0, 26] }

		conv_stencil_op_hcompute_conv_stencil_3_43_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_tb[0, 0, 3] }
			max location: { conv_stencil_BANK_0_0_tb[27, 0, 27] }

	---- 1 out ports:
		conv_stencil_op_hcompute_conv_stencil_3_43_out
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_0_0_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_0_0_tb[27, 0, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_3_43_read_tb_in
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_3_43_out_0
			conv_stencil_op_hcompute_conv_stencil_3_43_out_1
			conv_stencil_op_hcompute_conv_stencil_3_43_out_2
			conv_stencil_op_hcompute_conv_stencil_3_43_out_3
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_3_43_read_tb_out
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_3_43_out

before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
After dim id set: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
before dim id set :{ op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
TB  : --- conv_stencil_BANK_0_0_tb
	---- 4 in ports
		conv_stencil_op_hcompute_conv_stencil_3_43_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_0_0_tb[27, 0, 24] }

		conv_stencil_op_hcompute_conv_stencil_3_43_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_tb[0, 0, 1] }
			max location: { conv_stencil_BANK_0_0_tb[27, 0, 25] }

		conv_stencil_op_hcompute_conv_stencil_3_43_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_tb[0, 0, 2] }
			max location: { conv_stencil_BANK_0_0_tb[27, 0, 26] }

		conv_stencil_op_hcompute_conv_stencil_3_43_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_tb[0, 0, 3] }
			max location: { conv_stencil_BANK_0_0_tb[27, 0, 27] }

	---- 1 out ports:
		conv_stencil_op_hcompute_conv_stencil_3_43_out
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_0_0_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_0_0_tb[27, 0, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_3_43_read_tb_in
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_3_43_out_0
			conv_stencil_op_hcompute_conv_stencil_3_43_out_1
			conv_stencil_op_hcompute_conv_stencil_3_43_out_2
			conv_stencil_op_hcompute_conv_stencil_3_43_out_3
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_3_43_read_tb_out
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_3_43_out

TB Schedule: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6; op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Vectorize output port bundle: conv_stencil_op_hcompute_hw_output_stencil_1_read
	Vectorize output port: conv_stencil_op_hcompute_hw_output_stencil_1
Autogen slice:{ conv_stencil_BANK_0[i0, i1] -> conv_stencil_BANK_0[i0, o1] : -3 + i1 <= 4o1 <= i1 }
Range slice: { conv_stencil_BANK_0[i0, i1] -> conv_stencil_BANK_0[i0, o1] : -3 + i1 <= 4o1 <= i1 }
after slice{ op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_y_yi)] }
	aff : { op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_y_yi)] }
	div dim: 0
	aff : { op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(floor((hw_output_s0_x_xi)/4))] }
	div dim: 1
    === div: { op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_x_xi)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	Dim: 3 denom: 4
	Trans str{op_hcompute_hw_output_stencil[d0, d1, d2, d3]->op_hcompute_hw_output_stencil[d0, d1, d2, floor(d3/4), d3%4]}
{ op_hcompute_hw_output_stencil[d0, d1, d2, d3] -> op_hcompute_hw_output_stencil[d0, d1, d2, o3, o4] : (-d3 + o4) mod 4 = 0 and -3 + d3 <= 4o3 <= d3 and 0 <= o4 <= 3 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 0]
Domain space on <i2> is: [0, 27]
Domain space on <i3> is: [0, 6]
Domain space on <i4> is: [0, 3]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 7, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
access map expr:[i2, i3]
{ op_hcompute_hw_output_stencil[i0, i1, i2, i3, i4] -> [(i2)] }
{ op_hcompute_hw_output_stencil[i0, i1, i2, i3, i4] -> [(i2)] }
access map : { op_hcompute_hw_output_stencil[i0 = 0, i1 = 0, i2, i3, i4] -> conv_stencil_BANK_0[i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 and 0 <= i4 <= 3 }need to find inner dim
dim id: 1
Relation map{0, 0, 0, 1, 0}
Vectorization dimension: 3
	aff : { op_hcompute_hw_output_stencil[i0, i1, i2, i3, i4] -> [(i2)] }
	div dim: 0
	aff : { op_hcompute_hw_output_stencil[i0, i1, i2, i3, i4] -> [(i3)] }
	div dim: 0
rem: { op_hcompute_hw_output_stencil[i0 = 0, i1 = 0, i2, i3, i4] -> conv_stencil_BANK_0[i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 and 0 <= i4 <= 3 }
new: { op_hcompute_hw_output_stencil[0, 0, i2, i3, i4] -> conv_stencil_BANK_0[i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 and 0 <= i4 <= 3 }
base_str : {op_hcompute_hw_output_stencil[i0=0, i1=0, i2=0, i3=0, i4]}
	{ op_hcompute_hw_output_stencil[i0 = 0, i1 = 0, i2 = 0, i3 = 0, i4] }
origin max: 0
trans max: 0
ahead_step : 0
sched domain: { op_hcompute_hw_output_stencil[i0, i1, i2, i3, i4 = 0] }
sched domain: { op_hcompute_hw_output_stencil[i0, i1, i2, i3, i4 = 0] }
remove dimension: {4, 1}
before:{ op_hcompute_hw_output_stencil[i0 = 0, i1 = 0, i2, i3, i4] -> conv_stencil_BANK_0[i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 and 0 <= i4 <= 3 }
after:{ op_hcompute_hw_output_stencil[i0 = 0, i1 = 0, i2, i3, i4 = 0] -> conv_stencil_BANK_0[i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
remove dimension: {4, 1}
sched before projection: { op_hcompute_hw_output_stencil[0, i1, i2] -> [15264 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
access: { op_hcompute_hw_output_stencil[i0 = 0, i2, i3] -> conv_stencil_BANK_0[i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
access map : { op_hcompute_hw_output_stencil[i0 = 0, i2, i3] -> conv_stencil_BANK_0[i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }need to find inner dim
dim id: 1
Relation map{0, 0, 1}
vectorization dimension after irrelevant dimension removal: 2
sched before adjust: { op_hcompute_hw_output_stencil[0, i1, i2] -> [15264 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	 output sched: { op_hcompute_hw_output_stencil[0, i1, i2] -> [15264 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	 temp sched: { op_hcompute_hw_output_stencil[i0 = 0, i1, i2] -> [15262 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
final schedule: { op_hcompute_hw_output_stencil[i0 = 0, i1, i2] -> [15262 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
final access: { op_hcompute_hw_output_stencil[i0 = 0, i2, i3] -> conv_stencil_BANK_0[i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 0]
Domain space on <i2> is: [0, 27]
Domain space on <i3> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 28, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 5
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
		 name: i3	 id: 4
	---- In range: [1, 1, 28, 28, ]
	---- Out range: [28, 28, ]
	---- Stride: 
	---- Start Addr: [0, 0, ]
	---- Access Matrix: 
		[[0, 0, 0, 1, 0, ]
		[0, 0, 0, 0, 1, ]
		]

	 rewrite access map: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_0[i2, 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 27]
Domain space on <i2> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[i1, 0, 4*i2]
domain: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
access map: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 4i2] }
	 rewrite access map: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_0[i2, 1 + 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 27]
Domain space on <i2> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[i1, 0, 4*i2+1]
domain: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
access map: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 1 + 4i2] }
	 rewrite access map: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_0[i2, 2 + 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 27]
Domain space on <i2> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[i1, 0, 4*i2+2]
domain: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
access map: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 2 + 4i2] }
	 rewrite access map: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_0[i2, 3 + 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 27]
Domain space on <i2> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[i1, 0, 4*i2+3]
domain: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
access map: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 3 + 4i2] }
	Add TB output port: conv_stencil_op_hcompute_hw_output_stencil_1
origin: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil_BANK_0[hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }, transform: { conv_stencil_BANK_0[d0, d1] -> conv_stencil_BANK_0_1_tb[d0, d1] }
access map expr:[i2, 0, i3]
domain: { op_hcompute_hw_output_stencil[i0 = 0, i1 = 0, i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 27 }
access map: { op_hcompute_hw_output_stencil[root = 0, i1, i2, i3] -> conv_stencil_BANK_0[i2, 0, i3] }
	Access map decouple reuse: { op_hcompute_hw_output_stencil[root = 0, i1 = 0, i2, i3] -> conv_stencil_BANK_0_1_tb[i2, 0, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 27 }
TB  : --- conv_stencil_BANK_0_1_tb
	---- 4 in ports
		conv_stencil_op_hcompute_hw_output_stencil_1_out_0
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [15262 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_1_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_0_1_tb[27, 0, 24] }

		conv_stencil_op_hcompute_hw_output_stencil_1_out_1
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [15262 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_1_tb[0, 0, 1] }
			max location: { conv_stencil_BANK_0_1_tb[27, 0, 25] }

		conv_stencil_op_hcompute_hw_output_stencil_1_out_2
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [15262 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_1_tb[0, 0, 2] }
			max location: { conv_stencil_BANK_0_1_tb[27, 0, 26] }

		conv_stencil_op_hcompute_hw_output_stencil_1_out_3
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [15262 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_1_tb[0, 0, 3] }
			max location: { conv_stencil_BANK_0_1_tb[27, 0, 27] }

	---- 1 out ports:
		conv_stencil_op_hcompute_hw_output_stencil_1_out
			dom : { op_hcompute_hw_output_stencil_tb2out_1[root = 0, hw_output_s0_w = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			acc : { op_hcompute_hw_output_stencil_tb2out_1[root = 0, i1 = 0, i2, i3] -> conv_stencil_BANK_0_1_tb[i2, 0, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_hw_output_stencil_tb2out_1[root = 0, hw_output_s0_w = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			min location: { conv_stencil_BANK_0_1_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_0_1_tb[27, 0, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_hw_output_stencil_1_read_tb_in
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1_out_0
			conv_stencil_op_hcompute_hw_output_stencil_1_out_1
			conv_stencil_op_hcompute_hw_output_stencil_1_out_2
			conv_stencil_op_hcompute_hw_output_stencil_1_out_3
	---- Output Bundles
		conv_stencil_op_hcompute_hw_output_stencil_1_read_tb_out
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1_out

before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [15262 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [15262 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [15262 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [15262 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [15262 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [15262 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [15262 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [15262 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_tb2out_1[root = 0, i1 = 0, i2, i3] -> conv_stencil_BANK_0_1_tb[i2, 0, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 27 }
After dim id set: { op_hcompute_hw_output_stencil_tb2out_1[root = 0, i1 = 0, i2, i3] -> conv_stencil_BANK_0_1_tb[i2, 0, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 27 }
before dim id set :{ op_hcompute_hw_output_stencil_tb2out_1[root = 0, hw_output_s0_w = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
After dim id set: { op_hcompute_hw_output_stencil_tb2out_1[root = 0, hw_output_s0_w = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
TB  : --- conv_stencil_BANK_0_1_tb
	---- 4 in ports
		conv_stencil_op_hcompute_hw_output_stencil_1_out_0
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [15262 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_1_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_0_1_tb[27, 0, 24] }

		conv_stencil_op_hcompute_hw_output_stencil_1_out_1
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [15262 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_1_tb[0, 0, 1] }
			max location: { conv_stencil_BANK_0_1_tb[27, 0, 25] }

		conv_stencil_op_hcompute_hw_output_stencil_1_out_2
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [15262 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_1_tb[0, 0, 2] }
			max location: { conv_stencil_BANK_0_1_tb[27, 0, 26] }

		conv_stencil_op_hcompute_hw_output_stencil_1_out_3
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [15262 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_1_tb[0, 0, 3] }
			max location: { conv_stencil_BANK_0_1_tb[27, 0, 27] }

	---- 1 out ports:
		conv_stencil_op_hcompute_hw_output_stencil_1_out
			dom : { op_hcompute_hw_output_stencil_tb2out_1[root = 0, i1 = 0, i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_hw_output_stencil_tb2out_1[root = 0, i1 = 0, i2, i3] -> conv_stencil_BANK_0_1_tb[i2, 0, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_hw_output_stencil_tb2out_1[root = 0, hw_output_s0_w = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			min location: { conv_stencil_BANK_0_1_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_0_1_tb[27, 0, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_hw_output_stencil_1_read_tb_in
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1_out_0
			conv_stencil_op_hcompute_hw_output_stencil_1_out_1
			conv_stencil_op_hcompute_hw_output_stencil_1_out_2
			conv_stencil_op_hcompute_hw_output_stencil_1_out_3
	---- Output Bundles
		conv_stencil_op_hcompute_hw_output_stencil_1_read_tb_out
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1_out

TB Schedule: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [15262 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6; op_hcompute_hw_output_stencil_tb2out_1[root = 0, hw_output_s0_w = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
before dim id set :{ op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_sram[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_sram[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_sram[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_sram[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_sram[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_sram[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_sram[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_sram[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_0_sram[i2, 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_0_sram[i2, 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [15262 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [15262 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_0_sram[i2, 1 + 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_0_sram[i2, 1 + 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [15262 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [15262 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_0_sram[i2, 2 + 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_0_sram[i2, 2 + 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [15262 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [15262 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_0_sram[i2, 3 + 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_0_sram[i2, 3 + 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [15262 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [15262 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
SRAM: --- conv_stencil_BANK_0_sram
	---- 8 in ports
		conv_stencil_op_hcompute_conv_stencil_3_42_in_0
			dom : { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 0] }
			max location: { conv_stencil_BANK_0_sram[27, 24] }

		conv_stencil_op_hcompute_conv_stencil_3_42_in_1
			dom : { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 1] }
			max location: { conv_stencil_BANK_0_sram[27, 25] }

		conv_stencil_op_hcompute_conv_stencil_3_42_in_2
			dom : { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 2] }
			max location: { conv_stencil_BANK_0_sram[27, 26] }

		conv_stencil_op_hcompute_conv_stencil_3_42_in_3
			dom : { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 3] }
			max location: { conv_stencil_BANK_0_sram[27, 27] }

		conv_stencil_op_hcompute_conv_stencil_62_in_0
			dom : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_sram[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 0] }
			max location: { conv_stencil_BANK_0_sram[27, 24] }

		conv_stencil_op_hcompute_conv_stencil_62_in_1
			dom : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_sram[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 1] }
			max location: { conv_stencil_BANK_0_sram[27, 25] }

		conv_stencil_op_hcompute_conv_stencil_62_in_2
			dom : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_sram[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 2] }
			max location: { conv_stencil_BANK_0_sram[27, 26] }

		conv_stencil_op_hcompute_conv_stencil_62_in_3
			dom : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_sram[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 3] }
			max location: { conv_stencil_BANK_0_sram[27, 27] }

	---- 8 out ports:
		conv_stencil_op_hcompute_conv_stencil_3_43_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 0] }
			max location: { conv_stencil_BANK_0_sram[27, 24] }

		conv_stencil_op_hcompute_conv_stencil_3_43_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 1] }
			max location: { conv_stencil_BANK_0_sram[27, 25] }

		conv_stencil_op_hcompute_conv_stencil_3_43_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 2] }
			max location: { conv_stencil_BANK_0_sram[27, 26] }

		conv_stencil_op_hcompute_conv_stencil_3_43_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 3] }
			max location: { conv_stencil_BANK_0_sram[27, 27] }

		conv_stencil_op_hcompute_hw_output_stencil_1_out_0
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_0_sram[i2, 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [15262 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 0] }
			max location: { conv_stencil_BANK_0_sram[27, 24] }

		conv_stencil_op_hcompute_hw_output_stencil_1_out_1
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_0_sram[i2, 1 + 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [15262 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 1] }
			max location: { conv_stencil_BANK_0_sram[27, 25] }

		conv_stencil_op_hcompute_hw_output_stencil_1_out_2
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_0_sram[i2, 2 + 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [15262 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 2] }
			max location: { conv_stencil_BANK_0_sram[27, 26] }

		conv_stencil_op_hcompute_hw_output_stencil_1_out_3
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_0_sram[i2, 3 + 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [15262 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 3] }
			max location: { conv_stencil_BANK_0_sram[27, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_3_42_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_3_42_in_0
			conv_stencil_op_hcompute_conv_stencil_3_42_in_1
			conv_stencil_op_hcompute_conv_stencil_3_42_in_2
			conv_stencil_op_hcompute_conv_stencil_3_42_in_3
		conv_stencil_op_hcompute_conv_stencil_62_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_62_in_0
			conv_stencil_op_hcompute_conv_stencil_62_in_1
			conv_stencil_op_hcompute_conv_stencil_62_in_2
			conv_stencil_op_hcompute_conv_stencil_62_in_3
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_3_43_read
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_3_43_out_0
			conv_stencil_op_hcompute_conv_stencil_3_43_out_1
			conv_stencil_op_hcompute_conv_stencil_3_43_out_2
			conv_stencil_op_hcompute_conv_stencil_3_43_out_3
		conv_stencil_op_hcompute_hw_output_stencil_1_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1_out_0
			conv_stencil_op_hcompute_hw_output_stencil_1_out_1
			conv_stencil_op_hcompute_hw_output_stencil_1_out_2
			conv_stencil_op_hcompute_hw_output_stencil_1_out_3

SRAM Schedule: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6; op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6; op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6; op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [15262 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
Subbuf type: agg
Project ID: [1, ]
number of banks = 1
bank func = {[a_0, a_1, a_2] -> [a_0 % 1, a_1 % 1, a_2 % 1]}
range2bank: { conv_stencil_BANK_0_0_agg[a_0, a_1, a_2] -> [0, 0, 0] }
	global range of bank: { conv_stencil_BANK_0_0_agg[a_0, a_1 = 0, a_2] -> [0, 0, 0] : 0 <= a_0 <= 27 and 0 <= a_2 <= 27; conv_stencil_BANK_0_0_agg[a_0, a_1 = 0, a_2] -> [0, 0, 0] : 0 <= a_0 <= 27 and 0 <= a_2 <= 27 and (((2 + a_2) mod 4 = 0 and 2 <= a_2 <= 26) or ((1 + a_2) mod 4 = 0 and a_2 >= 3) or ((a_2) mod 4 = 0 and a_2 <= 24) or ((-1 + a_2) mod 4 = 0 and 0 < a_2 <= 25)) }
	{ [0, 0, 0] } this bank rddom: { conv_stencil_BANK_0_0_agg[a_0, a_1 = 0, a_2] : 0 <= a_0 <= 27 and 0 <= a_2 <= 27 }
	write map: { op_hcompute_conv_stencil_3_in2agg_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
	write map after decouple: { op_hcompute_conv_stencil_3_in2agg_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
	read map: { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	read map after decouple: { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	read map: { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	read map after decouple: { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	read map: { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	read map after decouple: { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	read map: { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	read map after decouple: { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
decouple buffer no.0
--- conv_stencil_BANK_0_0_agg_0
	---- 1 in ports
		conv_stencil_BANK_0_0_agg_0_op_hcompute_conv_stencil_3_in2agg_0_0
			dom : { op_hcompute_conv_stencil_3_in2agg_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			acc : { op_hcompute_conv_stencil_3_in2agg_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_in2agg_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_0_0_agg[0, 0, 0] }
			max location: { conv_stencil_BANK_0_0_agg[27, 0, 27] }

	---- 4 out ports:
		conv_stencil_BANK_0_0_agg_0_op_hcompute_conv_stencil_3_agg2sram_0_1
			dom : { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_agg[0, 0, 0] }
			max location: { conv_stencil_BANK_0_0_agg[27, 0, 24] }

		conv_stencil_BANK_0_0_agg_0_op_hcompute_conv_stencil_3_agg2sram_0_2
			dom : { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_agg[0, 0, 1] }
			max location: { conv_stencil_BANK_0_0_agg[27, 0, 25] }

		conv_stencil_BANK_0_0_agg_0_op_hcompute_conv_stencil_3_agg2sram_0_3
			dom : { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_agg[0, 0, 2] }
			max location: { conv_stencil_BANK_0_0_agg[27, 0, 26] }

		conv_stencil_BANK_0_0_agg_0_op_hcompute_conv_stencil_3_agg2sram_0_4
			dom : { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_agg[0, 0, 3] }
			max location: { conv_stencil_BANK_0_0_agg[27, 0, 27] }

	---- Input Bundles
		op_hcompute_conv_stencil_3_in2agg_0_write
		---- Ports...
			conv_stencil_BANK_0_0_agg_0_op_hcompute_conv_stencil_3_in2agg_0_0
	---- Output Bundles
		op_hcompute_conv_stencil_3_agg2sram_0_read
		---- Ports...
			conv_stencil_BANK_0_0_agg_0_op_hcompute_conv_stencil_3_agg2sram_0_1
			conv_stencil_BANK_0_0_agg_0_op_hcompute_conv_stencil_3_agg2sram_0_2
			conv_stencil_BANK_0_0_agg_0_op_hcompute_conv_stencil_3_agg2sram_0_3
			conv_stencil_BANK_0_0_agg_0_op_hcompute_conv_stencil_3_agg2sram_0_4
Subbuf type: tb
Project ID: [1, ]
number of banks = 1
bank func = {[a_0, a_1, a_2] -> [a_0 % 1, a_1 % 1, a_2 % 1]}
range2bank: { conv_stencil_BANK_0_0_tb[a_0, a_1, a_2] -> [0, 0, 0] }
	global range of bank: { conv_stencil_BANK_0_0_tb[a_0, a_1 = 0, a_2] -> [0, 0, 0] : 0 <= a_0 <= 27 and 0 <= a_2 <= 27; conv_stencil_BANK_0_0_tb[a_0, a_1 = 0, a_2] -> [0, 0, 0] : 0 <= a_0 <= 27 and 0 <= a_2 <= 27 and (((2 + a_2) mod 4 = 0 and 2 <= a_2 <= 26) or ((1 + a_2) mod 4 = 0 and a_2 >= 3) or ((a_2) mod 4 = 0 and a_2 <= 24) or ((-1 + a_2) mod 4 = 0 and 0 < a_2 <= 25)) }
	{ [0, 0, 0] } this bank rddom: { conv_stencil_BANK_0_0_tb[a_0, a_1 = 0, a_2] : 0 <= a_0 <= 27 and 0 <= a_2 <= 27 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	read map: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
	read map after decouple: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
decouple buffer no.0
--- conv_stencil_BANK_0_0_tb_0
	---- 4 in ports
		conv_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_0_0_tb[27, 0, 24] }

		conv_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_tb[0, 0, 1] }
			max location: { conv_stencil_BANK_0_0_tb[27, 0, 25] }

		conv_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_tb[0, 0, 2] }
			max location: { conv_stencil_BANK_0_0_tb[27, 0, 26] }

		conv_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_tb[0, 0, 3] }
			max location: { conv_stencil_BANK_0_0_tb[27, 0, 27] }

	---- 1 out ports:
		conv_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_0_0_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_0_0_tb[27, 0, 27] }

	---- Input Bundles
		op_hcompute_conv_stencil_3_sram2tb_0_write
		---- Ports...
			conv_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			conv_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			conv_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			conv_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
	---- Output Bundles
		op_hcompute_conv_stencil_3_tb2out_0_read
		---- Ports...
			conv_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4
Subbuf type: tb
Project ID: [1, ]
number of banks = 1
bank func = {[a_0, a_1, a_2] -> [a_0 % 1, a_1 % 1, a_2 % 1]}
range2bank: { conv_stencil_BANK_0_1_tb[a_0, a_1, a_2] -> [0, 0, 0] }
	global range of bank: { conv_stencil_BANK_0_1_tb[a_0, a_1 = 0, a_2] -> [0, 0, 0] : 0 <= a_0 <= 27 and 0 <= a_2 <= 27; conv_stencil_BANK_0_1_tb[a_0, a_1 = 0, a_2] -> [0, 0, 0] : 0 <= a_0 <= 27 and 0 <= a_2 <= 27 and (((2 + a_2) mod 4 = 0 and 2 <= a_2 <= 26) or ((1 + a_2) mod 4 = 0 and a_2 >= 3) or ((a_2) mod 4 = 0 and a_2 <= 24) or ((-1 + a_2) mod 4 = 0 and 0 < a_2 <= 25)) }
	{ [0, 0, 0] } this bank rddom: { conv_stencil_BANK_0_1_tb[a_0, a_1 = 0, a_2] : 0 <= a_0 <= 27 and 0 <= a_2 <= 27 }
	write map: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	write map after decouple: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	write map: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	write map after decouple: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	write map: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	write map after decouple: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	write map: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	write map after decouple: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	read map: { op_hcompute_hw_output_stencil_tb2out_1[root = 0, i1 = 0, i2, i3] -> conv_stencil_BANK_0_1_tb[i2, 0, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 27 }
	read map after decouple: { op_hcompute_hw_output_stencil_tb2out_1[root = 0, i1 = 0, i2, i3] -> conv_stencil_BANK_0_1_tb[i2, 0, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 27 }
decouple buffer no.0
--- conv_stencil_BANK_0_1_tb_0
	---- 4 in ports
		conv_stencil_BANK_0_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_0
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [15262 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_1_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_0_1_tb[27, 0, 24] }

		conv_stencil_BANK_0_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_1
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [15262 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_1_tb[0, 0, 1] }
			max location: { conv_stencil_BANK_0_1_tb[27, 0, 25] }

		conv_stencil_BANK_0_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_2
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [15262 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_1_tb[0, 0, 2] }
			max location: { conv_stencil_BANK_0_1_tb[27, 0, 26] }

		conv_stencil_BANK_0_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_3
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [15262 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_1_tb[0, 0, 3] }
			max location: { conv_stencil_BANK_0_1_tb[27, 0, 27] }

	---- 1 out ports:
		conv_stencil_BANK_0_1_tb_0_op_hcompute_hw_output_stencil_tb2out_1_4
			dom : { op_hcompute_hw_output_stencil_tb2out_1[root = 0, i1 = 0, i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_hw_output_stencil_tb2out_1[root = 0, i1 = 0, i2, i3] -> conv_stencil_BANK_0_1_tb[i2, 0, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_hw_output_stencil_tb2out_1[root = 0, hw_output_s0_w = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			min location: { conv_stencil_BANK_0_1_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_0_1_tb[27, 0, 27] }

	---- Input Bundles
		op_hcompute_hw_output_stencil_sram2tb_1_write
		---- Ports...
			conv_stencil_BANK_0_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_0
			conv_stencil_BANK_0_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_1
			conv_stencil_BANK_0_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_2
			conv_stencil_BANK_0_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_3
	---- Output Bundles
		op_hcompute_hw_output_stencil_tb2out_1_read
		---- Ports...
			conv_stencil_BANK_0_1_tb_0_op_hcompute_hw_output_stencil_tb2out_1_4
After vectorization codegen: conv_stencil_BANK_0_0_agg_0
--- conv_stencil_BANK_0_0_agg_0
	---- 1 in ports
		conv_stencil_BANK_0_0_agg_0_op_hcompute_conv_stencil_3_in2agg_0_0
			dom : { op_hcompute_conv_stencil_3_in2agg_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			acc : { op_hcompute_conv_stencil_3_in2agg_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_in2agg_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_0_0_agg[0, 0, 0] }
			max location: { conv_stencil_BANK_0_0_agg[27, 0, 27] }

	---- 4 out ports:
		conv_stencil_BANK_0_0_agg_0_op_hcompute_conv_stencil_3_agg2sram_0_1
			dom : { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_agg[0, 0, 0] }
			max location: { conv_stencil_BANK_0_0_agg[27, 0, 24] }

		conv_stencil_BANK_0_0_agg_0_op_hcompute_conv_stencil_3_agg2sram_0_2
			dom : { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_agg[0, 0, 1] }
			max location: { conv_stencil_BANK_0_0_agg[27, 0, 25] }

		conv_stencil_BANK_0_0_agg_0_op_hcompute_conv_stencil_3_agg2sram_0_3
			dom : { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_agg[0, 0, 2] }
			max location: { conv_stencil_BANK_0_0_agg[27, 0, 26] }

		conv_stencil_BANK_0_0_agg_0_op_hcompute_conv_stencil_3_agg2sram_0_4
			dom : { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_agg[0, 0, 3] }
			max location: { conv_stencil_BANK_0_0_agg[27, 0, 27] }

	---- Input Bundles
		op_hcompute_conv_stencil_3_in2agg_0_write
		---- Ports...
			conv_stencil_BANK_0_0_agg_0_op_hcompute_conv_stencil_3_in2agg_0_0
	---- Output Bundles
		op_hcompute_conv_stencil_3_agg2sram_0_read
		---- Ports...
			conv_stencil_BANK_0_0_agg_0_op_hcompute_conv_stencil_3_agg2sram_0_1
			conv_stencil_BANK_0_0_agg_0_op_hcompute_conv_stencil_3_agg2sram_0_2
			conv_stencil_BANK_0_0_agg_0_op_hcompute_conv_stencil_3_agg2sram_0_3
			conv_stencil_BANK_0_0_agg_0_op_hcompute_conv_stencil_3_agg2sram_0_4

After vectorization codegen: conv_stencil_BANK_0_0_tb_0
--- conv_stencil_BANK_0_0_tb_0
	---- 4 in ports
		conv_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_0_0_tb[27, 0, 24] }

		conv_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_tb[0, 0, 1] }
			max location: { conv_stencil_BANK_0_0_tb[27, 0, 25] }

		conv_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_tb[0, 0, 2] }
			max location: { conv_stencil_BANK_0_0_tb[27, 0, 26] }

		conv_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_tb[0, 0, 3] }
			max location: { conv_stencil_BANK_0_0_tb[27, 0, 27] }

	---- 1 out ports:
		conv_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_0_0_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_0_0_tb[27, 0, 27] }

	---- Input Bundles
		op_hcompute_conv_stencil_3_sram2tb_0_write
		---- Ports...
			conv_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			conv_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			conv_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			conv_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
	---- Output Bundles
		op_hcompute_conv_stencil_3_tb2out_0_read
		---- Ports...
			conv_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4

After vectorization codegen: conv_stencil_BANK_0_1_agg
--- conv_stencil_BANK_0_1_agg
	---- 1 in ports
		conv_stencil_op_hcompute_conv_stencil_62_in
			dom : { op_hcompute_conv_stencil_in2agg_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			acc : { op_hcompute_conv_stencil_in2agg_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_0_1_agg[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			sched: { op_hcompute_conv_stencil_in2agg_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			min location: { conv_stencil_BANK_0_1_agg[0, 0] }
			max location: { conv_stencil_BANK_0_1_agg[27, 27] }

	---- 4 out ports:
		conv_stencil_op_hcompute_conv_stencil_62_out_0
			dom : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_1_agg[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_1_agg[0, 0] }
			max location: { conv_stencil_BANK_0_1_agg[27, 24] }

		conv_stencil_op_hcompute_conv_stencil_62_out_1
			dom : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_1_agg[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_1_agg[0, 1] }
			max location: { conv_stencil_BANK_0_1_agg[27, 25] }

		conv_stencil_op_hcompute_conv_stencil_62_out_2
			dom : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_1_agg[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_1_agg[0, 2] }
			max location: { conv_stencil_BANK_0_1_agg[27, 26] }

		conv_stencil_op_hcompute_conv_stencil_62_out_3
			dom : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_1_agg[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_1_agg[0, 3] }
			max location: { conv_stencil_BANK_0_1_agg[27, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_62_write_agg_in
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_62_in
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_62_write_agg_out
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_62_out_0
			conv_stencil_op_hcompute_conv_stencil_62_out_1
			conv_stencil_op_hcompute_conv_stencil_62_out_2
			conv_stencil_op_hcompute_conv_stencil_62_out_3

After vectorization codegen: conv_stencil_BANK_0_1_tb_0
--- conv_stencil_BANK_0_1_tb_0
	---- 4 in ports
		conv_stencil_BANK_0_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_0
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [15262 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_1_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_0_1_tb[27, 0, 24] }

		conv_stencil_BANK_0_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_1
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [15262 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_1_tb[0, 0, 1] }
			max location: { conv_stencil_BANK_0_1_tb[27, 0, 25] }

		conv_stencil_BANK_0_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_2
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [15262 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_1_tb[0, 0, 2] }
			max location: { conv_stencil_BANK_0_1_tb[27, 0, 26] }

		conv_stencil_BANK_0_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_3
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [15262 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_1_tb[0, 0, 3] }
			max location: { conv_stencil_BANK_0_1_tb[27, 0, 27] }

	---- 1 out ports:
		conv_stencil_BANK_0_1_tb_0_op_hcompute_hw_output_stencil_tb2out_1_4
			dom : { op_hcompute_hw_output_stencil_tb2out_1[root = 0, i1 = 0, i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_hw_output_stencil_tb2out_1[root = 0, i1 = 0, i2, i3] -> conv_stencil_BANK_0_1_tb[i2, 0, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_hw_output_stencil_tb2out_1[root = 0, hw_output_s0_w = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			min location: { conv_stencil_BANK_0_1_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_0_1_tb[27, 0, 27] }

	---- Input Bundles
		op_hcompute_hw_output_stencil_sram2tb_1_write
		---- Ports...
			conv_stencil_BANK_0_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_0
			conv_stencil_BANK_0_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_1
			conv_stencil_BANK_0_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_2
			conv_stencil_BANK_0_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_3
	---- Output Bundles
		op_hcompute_hw_output_stencil_tb2out_1_read
		---- Ports...
			conv_stencil_BANK_0_1_tb_0_op_hcompute_hw_output_stencil_tb2out_1_4

After vectorization codegen: conv_stencil_BANK_0_sram
--- conv_stencil_BANK_0_sram
	---- 8 in ports
		conv_stencil_op_hcompute_conv_stencil_3_42_in_0
			dom : { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 0] }
			max location: { conv_stencil_BANK_0_sram[27, 24] }

		conv_stencil_op_hcompute_conv_stencil_3_42_in_1
			dom : { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 1] }
			max location: { conv_stencil_BANK_0_sram[27, 25] }

		conv_stencil_op_hcompute_conv_stencil_3_42_in_2
			dom : { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 2] }
			max location: { conv_stencil_BANK_0_sram[27, 26] }

		conv_stencil_op_hcompute_conv_stencil_3_42_in_3
			dom : { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 3] }
			max location: { conv_stencil_BANK_0_sram[27, 27] }

		conv_stencil_op_hcompute_conv_stencil_62_in_0
			dom : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_sram[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 0] }
			max location: { conv_stencil_BANK_0_sram[27, 24] }

		conv_stencil_op_hcompute_conv_stencil_62_in_1
			dom : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_sram[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 1] }
			max location: { conv_stencil_BANK_0_sram[27, 25] }

		conv_stencil_op_hcompute_conv_stencil_62_in_2
			dom : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_sram[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 2] }
			max location: { conv_stencil_BANK_0_sram[27, 26] }

		conv_stencil_op_hcompute_conv_stencil_62_in_3
			dom : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_sram[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 3] }
			max location: { conv_stencil_BANK_0_sram[27, 27] }

	---- 8 out ports:
		conv_stencil_op_hcompute_conv_stencil_3_43_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 0] }
			max location: { conv_stencil_BANK_0_sram[27, 24] }

		conv_stencil_op_hcompute_conv_stencil_3_43_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 1] }
			max location: { conv_stencil_BANK_0_sram[27, 25] }

		conv_stencil_op_hcompute_conv_stencil_3_43_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 2] }
			max location: { conv_stencil_BANK_0_sram[27, 26] }

		conv_stencil_op_hcompute_conv_stencil_3_43_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 3] }
			max location: { conv_stencil_BANK_0_sram[27, 27] }

		conv_stencil_op_hcompute_hw_output_stencil_1_out_0
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_0_sram[i2, 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [15262 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 0] }
			max location: { conv_stencil_BANK_0_sram[27, 24] }

		conv_stencil_op_hcompute_hw_output_stencil_1_out_1
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_0_sram[i2, 1 + 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [15262 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 1] }
			max location: { conv_stencil_BANK_0_sram[27, 25] }

		conv_stencil_op_hcompute_hw_output_stencil_1_out_2
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_0_sram[i2, 2 + 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [15262 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 2] }
			max location: { conv_stencil_BANK_0_sram[27, 26] }

		conv_stencil_op_hcompute_hw_output_stencil_1_out_3
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_0_sram[i2, 3 + 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [15262 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 3] }
			max location: { conv_stencil_BANK_0_sram[27, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_3_42_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_3_42_in_0
			conv_stencil_op_hcompute_conv_stencil_3_42_in_1
			conv_stencil_op_hcompute_conv_stencil_3_42_in_2
			conv_stencil_op_hcompute_conv_stencil_3_42_in_3
		conv_stencil_op_hcompute_conv_stencil_62_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_62_in_0
			conv_stencil_op_hcompute_conv_stencil_62_in_1
			conv_stencil_op_hcompute_conv_stencil_62_in_2
			conv_stencil_op_hcompute_conv_stencil_62_in_3
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_3_43_read
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_3_43_out_0
			conv_stencil_op_hcompute_conv_stencil_3_43_out_1
			conv_stencil_op_hcompute_conv_stencil_3_43_out_2
			conv_stencil_op_hcompute_conv_stencil_3_43_out_3
		conv_stencil_op_hcompute_hw_output_stencil_1_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1_out_0
			conv_stencil_op_hcompute_hw_output_stencil_1_out_1
			conv_stencil_op_hcompute_hw_output_stencil_1_out_2
			conv_stencil_op_hcompute_hw_output_stencil_1_out_3

sched: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
sched: { op_hcompute_conv_stencil_3_in2agg_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
write map: { op_hcompute_conv_stencil_3_in2agg_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
{ conv_stencil_BANK_0_0_agg[i0, 0, i2] : 0 <= i0 <= 27 and 0 <= i2 <= 27 }
read map: { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
{ conv_stencil_BANK_0_0_tb[i0, 0, i2] : 0 <= i0 <= 27 and 0 <= i2 <= 27 }
read map: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
sched: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
sched: { op_hcompute_conv_stencil_in2agg_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
write map: { op_hcompute_conv_stencil_in2agg_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_0_1_agg[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
{ conv_stencil_BANK_0_1_agg[i0, i1] : 0 <= i0 <= 27 and 0 <= i1 <= 27 }
read map: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_1_agg[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [15262 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
sched: { op_hcompute_hw_output_stencil_tb2out_1[root = 0, hw_output_s0_w = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
remove dimension: {1}
write map: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
{ conv_stencil_BANK_0_1_tb[i0, 0, i2] : 0 <= i0 <= 27 and 0 <= i2 <= 27 }
read map: { op_hcompute_hw_output_stencil_tb2out_1[root = 0, i1 = 0, i2, i3] -> conv_stencil_BANK_0_1_tb[i2, 0, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 27 }
remove dimension: {1}
sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
sched: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
sched: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [15262 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
write map: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
{ conv_stencil_BANK_0_sram[i0, i1] : 0 <= i0 <= 27 and 0 <= i1 <= 27 and (((2 + i1) mod 4 = 0 and 2 <= i1 <= 26) or ((1 + i1) mod 4 = 0 and i1 >= 3) or ((i1) mod 4 = 0 and i1 <= 24) or ((-1 + i1) mod 4 = 0 and 0 < i1 <= 25)) }
write map: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_sram[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
{ conv_stencil_BANK_0_sram[i0, i1] : 0 <= i0 <= 27 and 0 <= i1 <= 27 and (((2 + i1) mod 4 = 0 and 2 <= i1 <= 26) or ((1 + i1) mod 4 = 0 and i1 >= 3) or ((i1) mod 4 = 0 and i1 <= 24) or ((-1 + i1) mod 4 = 0 and 0 < i1 <= 25)) }
read map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
read map: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_0_sram[i2, 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
	Sched: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
"dimensionality",5,0
"cycle_starting_addr",7208,0
"extent_4",1,0
"cycle_stride_4",0,0
"extent_3",3,0
"cycle_stride_3",2688,0
"extent_2",3,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",7,0
"cycle_stride_0",4,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[28i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
"write_data_starting_addr",0,0
"write_data_stride_4",0,0
"write_data_stride_3",0,0
"write_data_stride_2",0,0
"write_data_stride_1",7,0
"write_data_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[28i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
"read_data_starting_addr",0,0
"read_data_stride_4",0,0
"read_data_stride_3",0,0
"read_data_stride_2",0,0
"read_data_stride_1",3,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_conv_stencil_3_in2agg_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
"dimensionality",5,0
"cycle_starting_addr",7204,0
"extent_4",1,0
"cycle_stride_4",0,0
"extent_3",3,0
"cycle_stride_3",2688,0
"extent_2",3,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",28,0
"cycle_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_in2agg_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[28i3 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
"write_data_starting_addr",0,0
"write_data_stride_4",0,0
"write_data_stride_3",0,0
"write_data_stride_2",0,0
"write_data_stride_1",12,0
"write_data_stride_0",1,0
	Sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
"dimensionality",5,0
"cycle_starting_addr",7202,0
"extent_4",1,0
"cycle_stride_4",0,0
"extent_3",3,0
"cycle_stride_3",2688,0
"extent_2",3,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",7,0
"cycle_stride_0",4,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[28i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
"write_data_starting_addr",0,0
"write_data_stride_4",0,0
"write_data_stride_3",0,0
"write_data_stride_2",0,0
"write_data_stride_1",3,0
"write_data_stride_0",1,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[28i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
"read_data_starting_addr",0,0
"read_data_stride_4",0,0
"read_data_stride_3",0,0
"read_data_stride_2",0,0
"read_data_stride_1",7,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
"dimensionality",5,0
"cycle_starting_addr",7204,0
"extent_4",1,0
"cycle_stride_4",0,0
"extent_3",3,0
"cycle_stride_3",2688,0
"extent_2",3,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",28,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[28i3 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
"read_data_starting_addr",0,0
"read_data_stride_4",0,0
"read_data_stride_3",0,0
"read_data_stride_2",0,0
"read_data_stride_1",12,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
"dimensionality",3,0
"cycle_starting_addr",4,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",28,0
"cycle_stride_1",28,0
"extent_0",7,0
"cycle_stride_0",4,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_sram[28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",7,0
"write_data_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_1_agg[28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",3,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_conv_stencil_in2agg_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
"dimensionality",3,0
"cycle_starting_addr",0,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",28,0
"cycle_stride_1",28,0
"extent_0",28,0
"cycle_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_in2agg_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_0_1_agg[28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",12,0
"write_data_stride_0",1,0
	Sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [15262 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
"dimensionality",3,0
"cycle_starting_addr",15262,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",28,0
"cycle_stride_1",28,0
"extent_0",7,0
"cycle_stride_0",4,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",3,0
"write_data_stride_0",1,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_0_sram[28i2 + 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",7,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_hw_output_stencil_tb2out_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
"dimensionality",3,0
"cycle_starting_addr",15264,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",28,0
"cycle_stride_1",28,0
"extent_0",28,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_hw_output_stencil_tb2out_1[root = 0, i2, i3] -> conv_stencil_BANK_0_1_tb[28i2 + i3] : 0 <= i2 <= 27 and 0 <= i3 <= 27 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",12,0
"read_data_stride_0",1,0
{"agg2sram_0":{"cycle_starting_addr":[7208],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,3,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,7,0,0]},"agg2sram_1":{"cycle_starting_addr":[4],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,7]},"in2agg_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"write_data_starting_addr":[0],"write_data_stride":[1,12,0,0]},"in2agg_1":{"cycle_starting_addr":[0],"cycle_stride":[1,28],"dimensionality":2,"extent":[28,28],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[7202],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,7,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,3,0,0]},"sram2tb_1":{"cycle_starting_addr":[15262],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,7],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,12,0,0]},"tb2out_1":{"cycle_starting_addr":[15264],"cycle_stride":[1,28],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[0],"read_data_stride":[1,12]}}
Add lake node:ub_conv_stencil_BANK_0 with input_num = 2, output_num = 2
Config mode: lake
Generating Verilog Testing Collateral for: ub_conv_stencil_BANK_0
Module: cgralib.Mem_amber(ID:_U0, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:2, num_outputs:2, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_in_1':BitIn[16], 'chain_data_in_1':BitIn[16], 'data_out_0':Bit[16], 'data_out_1':Bit[16], 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U0__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs2__num_outputs2__use_prebuilt_memTrue__width16
CGPL level :0
impl inputs: {conv_stencil_op_hcompute_conv_stencil_1_61, conv_stencil_op_hcompute_conv_stencil_4_24}
impl outpts: {conv_stencil_op_hcompute_conv_stencil_4_25, conv_stencil_op_hcompute_hw_output_stencil_1}
rddom: { conv_stencil[a_0 = 1, a_1, a_2] : 0 <= a_1 <= 27 and 0 <= a_2 <= 27 }
ls = { op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] }
v = 0
ls = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] }
v = 0
--- conv_stencil_BANK_1
	---- 2 in ports
		conv_stencil_op_hcompute_conv_stencil_1_61
			dom : { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			acc : { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_1[1, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			sched: { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			min location: { conv_stencil_BANK_1[1, 0, 0] }
			max location: { conv_stencil_BANK_1[1, 27, 27] }

		conv_stencil_op_hcompute_conv_stencil_4_24
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_1[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_1[1, 0, 0] }
			max location: { conv_stencil_BANK_1[1, 27, 27] }

	---- 2 out ports:
		conv_stencil_op_hcompute_conv_stencil_4_25
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_1[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_1[1, 0, 0] }
			max location: { conv_stencil_BANK_1[1, 27, 27] }

		conv_stencil_op_hcompute_hw_output_stencil_1
			dom : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 1, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			acc : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 1, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil_BANK_1[1, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			sched: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 1, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [16048 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			min location: { conv_stencil_BANK_1[1, 0, 0] }
			max location: { conv_stencil_BANK_1[1, 27, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_1_61_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_1_61
		conv_stencil_op_hcompute_conv_stencil_4_24_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_4_24
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_4_25_read
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_4_25
		conv_stencil_op_hcompute_hw_output_stencil_1_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1

    cons rem: {0}
    prod rem: {0}
    its: {0}
    Dim:0 will be project out: { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_1[1, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
    Dim:0 will be project out: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_1[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:0 will be project out: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_1[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:0 will be project out: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 1, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil_BANK_1[1, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
after ubuffer regen: --- conv_stencil_BANK_1
	---- 2 in ports
		conv_stencil_op_hcompute_conv_stencil_1_61
			dom : { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			acc : { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_1[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			sched: { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			min location: { conv_stencil_BANK_1[0, 0] }
			max location: { conv_stencil_BANK_1[27, 27] }

		conv_stencil_op_hcompute_conv_stencil_4_24
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_1[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_1[0, 0] }
			max location: { conv_stencil_BANK_1[27, 27] }

	---- 2 out ports:
		conv_stencil_op_hcompute_conv_stencil_4_25
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_1[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_1[0, 0] }
			max location: { conv_stencil_BANK_1[27, 27] }

		conv_stencil_op_hcompute_hw_output_stencil_1
			dom : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 1, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			acc : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 1, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil_BANK_1[hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			sched: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 1, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [16048 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			min location: { conv_stencil_BANK_1[0, 0] }
			max location: { conv_stencil_BANK_1[27, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_1_61_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_1_61
		conv_stencil_op_hcompute_conv_stencil_4_24_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_4_24
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_4_25_read
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_4_25
		conv_stencil_op_hcompute_hw_output_stencil_1_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1

addr need tight: {}
before dim id set :{ op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_1[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_1[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_1[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_1[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_1[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_1[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 1, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil_BANK_1[hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
After dim id set: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 1, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil_BANK_1[hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
before dim id set :{ op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 1, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [16048 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
After dim id set: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 1, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [16048 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }

	UBuffer after address tighten--- conv_stencil_BANK_1
	---- 2 in ports
		conv_stencil_op_hcompute_conv_stencil_1_61
			dom : { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			acc : { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_1[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			sched: { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			min location: { conv_stencil_BANK_1[0, 0] }
			max location: { conv_stencil_BANK_1[27, 27] }

		conv_stencil_op_hcompute_conv_stencil_4_24
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_1[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_1[0, 0] }
			max location: { conv_stencil_BANK_1[27, 27] }

	---- 2 out ports:
		conv_stencil_op_hcompute_conv_stencil_4_25
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_1[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_1[0, 0] }
			max location: { conv_stencil_BANK_1[27, 27] }

		conv_stencil_op_hcompute_hw_output_stencil_1
			dom : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 1, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			acc : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 1, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil_BANK_1[hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			sched: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 1, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [16048 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			min location: { conv_stencil_BANK_1[0, 0] }
			max location: { conv_stencil_BANK_1[27, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_1_61_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_1_61
		conv_stencil_op_hcompute_conv_stencil_4_24_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_4_24
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_4_25_read
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_4_25
		conv_stencil_op_hcompute_hw_output_stencil_1_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1

getting rddom
rddom = { conv_stencil_BANK_1[i0, i1] : 0 <= i0 <= 27 and 0 <= i1 <= 27 }
Vectorization buffer capacity: 784

	UBuffer after cgpl optimization--- conv_stencil_BANK_1
	---- 2 in ports
		conv_stencil_op_hcompute_conv_stencil_1_61
			dom : { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			acc : { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_1[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			sched: { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			min location: { conv_stencil_BANK_1[0, 0] }
			max location: { conv_stencil_BANK_1[27, 27] }

		conv_stencil_op_hcompute_conv_stencil_4_24
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_1[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_1[0, 0] }
			max location: { conv_stencil_BANK_1[27, 27] }

	---- 2 out ports:
		conv_stencil_op_hcompute_conv_stencil_4_25
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_1[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_1[0, 0] }
			max location: { conv_stencil_BANK_1[27, 27] }

		conv_stencil_op_hcompute_hw_output_stencil_1
			dom : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 1, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			acc : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 1, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil_BANK_1[hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			sched: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 1, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [16048 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			min location: { conv_stencil_BANK_1[0, 0] }
			max location: { conv_stencil_BANK_1[27, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_1_61_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_1_61
		conv_stencil_op_hcompute_conv_stencil_4_24_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_4_24
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_4_25_read
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_4_25
		conv_stencil_op_hcompute_hw_output_stencil_1_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1

find bd for op :op_hcompute_conv_stencil_1
	find candidate: conv_stencil_op_hcompute_conv_stencil_1_61_write
find bd for op :op_hcompute_conv_stencil_4
	find candidate: conv_stencil_op_hcompute_conv_stencil_4_24_write
	find candidate: conv_stencil_op_hcompute_conv_stencil_4_25_read
find bd for op :op_hcompute_hw_output_stencil
	find candidate: conv_stencil_op_hcompute_hw_output_stencil_1_read
	update op access map: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_1[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
	update op schedule: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
MASK dim: 4
	aff : { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
	div dim: 0
	aff : { op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_y_yi)] }
	div dim: 0
	aff : { op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_x_xi)] }
	div dim: 0
getting rddom
rddom = { conv_stencil_BANK_1[i0, i1] : 0 <= i0 <= 27 and 0 <= i1 <= 27 }
Vectorization buffer capacity: 784
vectorization buf name: conv_stencil_BANK_1
	 original range input access map: { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_1[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
	 dim id: 2
	 original range input access map: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_1[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
	 dim id: 4
Ext by dim: {28, 28}
  buffer_vectorization Vectorizing: conv_stencil_BANK_1
   On addr dim: 1, fetch_width: 4
--- conv_stencil_BANK_1
	---- 2 in ports
		conv_stencil_op_hcompute_conv_stencil_1_61
			dom : { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			acc : { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_1[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			sched: { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			min location: { conv_stencil_BANK_1[0, 0] }
			max location: { conv_stencil_BANK_1[27, 27] }

		conv_stencil_op_hcompute_conv_stencil_4_24
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_1[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_1[0, 0] }
			max location: { conv_stencil_BANK_1[27, 27] }

	---- 2 out ports:
		conv_stencil_op_hcompute_conv_stencil_4_25
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_1[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_1[0, 0] }
			max location: { conv_stencil_BANK_1[27, 27] }

		conv_stencil_op_hcompute_hw_output_stencil_1
			dom : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 1, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			acc : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 1, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil_BANK_1[hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			sched: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 1, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [16048 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			min location: { conv_stencil_BANK_1[0, 0] }
			max location: { conv_stencil_BANK_1[27, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_1_61_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_1_61
		conv_stencil_op_hcompute_conv_stencil_4_24_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_4_24
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_4_25_read
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_4_25
		conv_stencil_op_hcompute_hw_output_stencil_1_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1

in bundle  = 2
out bundle = 2
Vectorize input port bundle: conv_stencil_op_hcompute_conv_stencil_1_61_write
	vectorize input port: conv_stencil_op_hcompute_conv_stencil_1_61
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 27]
Domain space on <i2> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 28, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 4
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
	---- In range: [1, 28, 28, ]
	---- Out range: [28, 28, ]
	---- Stride: 
	---- Start Addr: [0, 0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, ]
		[0, 0, 0, 1, ]
		]

origin: { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_1[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }, transform: { conv_stencil_BANK_1[d0, d1] -> conv_stencil_BANK_1_0_agg[d0, d1] }
access map : { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_1[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }need to find inner dim
dim id: 1
Relation map{0, 0, 1}
vec loop dim: 2
Autogen trans:{ op_hcompute_conv_stencil_1[i0, i1, i2] -> op_hcompute_conv_stencil_1[i0, i1, 4i2] }
sched domain: { op_hcompute_conv_stencil_1[i0, i1, i2] }
	sched domain: { op_hcompute_conv_stencil_1[i0, i1, i2] }
	sched before trans: { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
	sched after trans: { op_hcompute_conv_stencil_1[i0 = 0, i1, i2] -> [28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
Fetch_ii: 4
	final sched: { op_hcompute_conv_stencil_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
Autogen slice:{ conv_stencil_BANK_1[i0, i1] -> conv_stencil_BANK_1[i0, o1] : -3 + i1 <= 4o1 <= i1 }
trans max: 6 , origin max: 6
agg2sram sched: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_1_in2agg_0[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_1_0_agg[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_1_in2agg_0[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_1_0_agg[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_1_in2agg_0[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_1_in2agg_0[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_0_agg[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_0_agg[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
AGG : --- conv_stencil_BANK_1_0_agg
	---- 1 in ports
		conv_stencil_op_hcompute_conv_stencil_1_61_in
			dom : { op_hcompute_conv_stencil_1_in2agg_0[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			acc : { op_hcompute_conv_stencil_1_in2agg_0[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_1_0_agg[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			sched: { op_hcompute_conv_stencil_1_in2agg_0[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			min location: { conv_stencil_BANK_1_0_agg[0, 0] }
			max location: { conv_stencil_BANK_1_0_agg[27, 27] }

	---- 4 out ports:
		conv_stencil_op_hcompute_conv_stencil_1_61_out_0
			dom : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_0_agg[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_0_agg[0, 0] }
			max location: { conv_stencil_BANK_1_0_agg[27, 24] }

		conv_stencil_op_hcompute_conv_stencil_1_61_out_1
			dom : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_0_agg[0, 1] }
			max location: { conv_stencil_BANK_1_0_agg[27, 25] }

		conv_stencil_op_hcompute_conv_stencil_1_61_out_2
			dom : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_0_agg[0, 2] }
			max location: { conv_stencil_BANK_1_0_agg[27, 26] }

		conv_stencil_op_hcompute_conv_stencil_1_61_out_3
			dom : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_0_agg[0, 3] }
			max location: { conv_stencil_BANK_1_0_agg[27, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_1_61_write_agg_in
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_1_61_in
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_1_61_write_agg_out
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_1_61_out_0
			conv_stencil_op_hcompute_conv_stencil_1_61_out_1
			conv_stencil_op_hcompute_conv_stencil_1_61_out_2
			conv_stencil_op_hcompute_conv_stencil_1_61_out_3

AGG Schedule: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6; op_hcompute_conv_stencil_1_in2agg_0[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Vectorize input port bundle: conv_stencil_op_hcompute_conv_stencil_4_24_write
	vectorize input port: conv_stencil_op_hcompute_conv_stencil_4_24
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 28, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i4, idx: 5, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 6
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
		 name: i3	 id: 4
		 name: i4	 id: 5
	---- In range: [1, 3, 3, 28, 28, ]
	---- Out range: [28, 28, ]
	---- Stride: 
	---- Start Addr: [0, 0, ]
	---- Access Matrix: 
		[[0, 0, 0, 0, 1, 0, ]
		[0, 0, 0, 0, 0, 1, ]
		]

origin: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_1[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }, transform: { conv_stencil_BANK_1[d0, d1] -> conv_stencil_BANK_1_1_agg[d0, d1] }
access map expr:[i3, 0, i4]
domain: { op_hcompute_conv_stencil_4[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
access map: { op_hcompute_conv_stencil_4[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1[i3, 0, i4] }
access map : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_1[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }need to find inner dim
dim id: 1
Relation map{0, 0, 0, 0, 1}
vec loop dim: 4
Autogen trans:{ op_hcompute_conv_stencil_4[i0, i1, i2, i3, i4] -> op_hcompute_conv_stencil_4[i0, i1, i2, i3, 4i4] }
sched domain: { op_hcompute_conv_stencil_4[i0, i1, i2, i3, i4] }
	sched domain: { op_hcompute_conv_stencil_4[i0, i1, i2, i3, i4] }
	sched before trans: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
	sched after trans: { op_hcompute_conv_stencil_4[i0 = 0, i1, i2, i3, i4] -> [7204 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
Fetch_ii: 4
	final sched: { op_hcompute_conv_stencil_4[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
Autogen slice:{ conv_stencil_BANK_1[i0, i1] -> conv_stencil_BANK_1[i0, o1] : -3 + i1 <= 4o1 <= i1 }
trans max: 6 , origin max: 6
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i3, 0, 4*i4]
domain: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access map: { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 4i4] }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i3, 0, 4*i4+1]
domain: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access map: { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 1 + 4i4] }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i3, 0, 4*i4+2]
domain: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access map: { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 2 + 4i4] }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i3, 0, 4*i4+3]
domain: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access map: { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 3 + 4i4] }
agg2sram sched: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_in2agg_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
After dim id set: { op_hcompute_conv_stencil_4_in2agg_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
before dim id set :{ op_hcompute_conv_stencil_4_in2agg_1[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_4_in2agg_1[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
AGG : --- conv_stencil_BANK_1_1_agg
	---- 1 in ports
		conv_stencil_op_hcompute_conv_stencil_4_24_in
			dom : { op_hcompute_conv_stencil_4_in2agg_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			acc : { op_hcompute_conv_stencil_4_in2agg_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_4_in2agg_1[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_1_1_agg[0, 0, 0] }
			max location: { conv_stencil_BANK_1_1_agg[27, 0, 27] }

	---- 4 out ports:
		conv_stencil_op_hcompute_conv_stencil_4_24_out_0
			dom : { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_1_agg[0, 0, 0] }
			max location: { conv_stencil_BANK_1_1_agg[27, 0, 24] }

		conv_stencil_op_hcompute_conv_stencil_4_24_out_1
			dom : { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_1_agg[0, 0, 1] }
			max location: { conv_stencil_BANK_1_1_agg[27, 0, 25] }

		conv_stencil_op_hcompute_conv_stencil_4_24_out_2
			dom : { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_1_agg[0, 0, 2] }
			max location: { conv_stencil_BANK_1_1_agg[27, 0, 26] }

		conv_stencil_op_hcompute_conv_stencil_4_24_out_3
			dom : { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_1_agg[0, 0, 3] }
			max location: { conv_stencil_BANK_1_1_agg[27, 0, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_4_24_write_agg_in
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_4_24_in
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_4_24_write_agg_out
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_4_24_out_0
			conv_stencil_op_hcompute_conv_stencil_4_24_out_1
			conv_stencil_op_hcompute_conv_stencil_4_24_out_2
			conv_stencil_op_hcompute_conv_stencil_4_24_out_3

AGG Schedule: { op_hcompute_conv_stencil_4_in2agg_1[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
Vectorize output port bundle: conv_stencil_op_hcompute_conv_stencil_4_25_read
	Vectorize output port: conv_stencil_op_hcompute_conv_stencil_4_25
Autogen slice:{ conv_stencil_BANK_1[i0, i1] -> conv_stencil_BANK_1[i0, o1] : -3 + i1 <= 4o1 <= i1 }
Range slice: { conv_stencil_BANK_1[i0, i1] -> conv_stencil_BANK_1[i0, o1] : -3 + i1 <= 4o1 <= i1 }
after slice{ op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
	aff : { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(floor((conv_s1_x)/4))] }
	div dim: 1
    === div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	Dim: 4 denom: 4
	Trans str{op_hcompute_conv_stencil_4[d0, d1, d2, d3, d4]->op_hcompute_conv_stencil_4[d0, d1, d2, d3, floor(d4/4), d4%4]}
{ op_hcompute_conv_stencil_4[d0, d1, d2, d3, d4] -> op_hcompute_conv_stencil_4[d0, d1, d2, d3, o4, o5] : (-d4 + o5) mod 4 = 0 and -3 + d4 <= 4o4 <= d4 and 0 <= o5 <= 3 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 6]
Domain space on <i5> is: [0, 3]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 7, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i4, idx: 5, coef: 1, vec_stride_in_addr:1
access map expr:[i3, i4]
{ op_hcompute_conv_stencil_4[i0, i1, i2, i3, i4, i5] -> [(i3)] }
{ op_hcompute_conv_stencil_4[i0, i1, i2, i3, i4, i5] -> [(i3)] }
access map : { op_hcompute_conv_stencil_4[i0 = 0, i1, i2, i3, i4, i5] -> conv_stencil_BANK_1[i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 and 0 <= i5 <= 3 }need to find inner dim
dim id: 1
Relation map{0, 0, 0, 0, 1, 0}
Vectorization dimension: 4
	aff : { op_hcompute_conv_stencil_4[i0, i1, i2, i3, i4, i5] -> [(i3)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_4[i0, i1, i2, i3, i4, i5] -> [(i4)] }
	div dim: 0
rem: { op_hcompute_conv_stencil_4[i0 = 0, i1, i2, i3, i4, i5] -> conv_stencil_BANK_1[i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 and 0 <= i5 <= 3 }
new: { op_hcompute_conv_stencil_4[0, i1, i2, i3, i4, i5] -> conv_stencil_BANK_1[i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 and 0 <= i5 <= 3 }
base_str : {op_hcompute_conv_stencil_4[i0=0, i1=0, i2=0, i3=0, i4=0, i5]}
	{ op_hcompute_conv_stencil_4[i0 = 0, i1 = 0, i2 = 0, i3 = 0, i4 = 0, i5] }
origin max: 0
trans max: 0
ahead_step : 0
sched domain: { op_hcompute_conv_stencil_4[i0, i1, i2, i3, i4, i5 = 0] }
sched domain: { op_hcompute_conv_stencil_4[i0, i1, i2, i3, i4, i5 = 0] }
remove dimension: {5}
before:{ op_hcompute_conv_stencil_4[i0 = 0, i1, i2, i3, i4, i5] -> conv_stencil_BANK_1[i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 and 0 <= i5 <= 3 }
after:{ op_hcompute_conv_stencil_4[i0 = 0, i1, i2, i3, i4, i5 = 0] -> conv_stencil_BANK_1[i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
remove dimension: {5}
sched before projection: { op_hcompute_conv_stencil_4[0, i1, i2, i3, i4] -> [7204 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access: { op_hcompute_conv_stencil_4[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1[i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access map : { op_hcompute_conv_stencil_4[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1[i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }need to find inner dim
dim id: 1
Relation map{0, 0, 0, 0, 1}
vectorization dimension after irrelevant dimension removal: 4
sched before adjust: { op_hcompute_conv_stencil_4[0, i1, i2, i3, i4] -> [7204 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	 output sched: { op_hcompute_conv_stencil_4[0, i1, i2, i3, i4] -> [7204 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	 temp sched: { op_hcompute_conv_stencil_4[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
final schedule: { op_hcompute_conv_stencil_4[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
final access: { op_hcompute_conv_stencil_4[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1[i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 28, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i4, idx: 5, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 6
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
		 name: i3	 id: 4
		 name: i4	 id: 5
	---- In range: [1, 3, 3, 28, 28, ]
	---- Out range: [28, 28, ]
	---- Stride: 
	---- Start Addr: [0, 0, ]
	---- Access Matrix: 
		[[0, 0, 0, 0, 1, 0, ]
		[0, 0, 0, 0, 0, 1, ]
		]

	 rewrite access map: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i3, 0, 4*i4]
domain: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access map: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 4i4] }
	 rewrite access map: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1[i3, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i3, 0, 4*i4+1]
domain: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access map: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 1 + 4i4] }
	 rewrite access map: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1[i3, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i3, 0, 4*i4+2]
domain: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access map: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 2 + 4i4] }
	 rewrite access map: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1[i3, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i3, 0, 4*i4+3]
domain: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access map: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 3 + 4i4] }
	Add TB output port: conv_stencil_op_hcompute_conv_stencil_4_25
origin: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_1[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }, transform: { conv_stencil_BANK_1[d0, d1] -> conv_stencil_BANK_1_0_tb[d0, d1] }
access map expr:[i3, 0, i4]
domain: { op_hcompute_conv_stencil_4[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
access map: { op_hcompute_conv_stencil_4[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1[i3, 0, i4] }
	Access map decouple reuse: { op_hcompute_conv_stencil_4[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
TB  : --- conv_stencil_BANK_1_0_tb
	---- 4 in ports
		conv_stencil_op_hcompute_conv_stencil_4_25_out_0
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_0_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_1_0_tb[27, 0, 24] }

		conv_stencil_op_hcompute_conv_stencil_4_25_out_1
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_0_tb[0, 0, 1] }
			max location: { conv_stencil_BANK_1_0_tb[27, 0, 25] }

		conv_stencil_op_hcompute_conv_stencil_4_25_out_2
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_0_tb[0, 0, 2] }
			max location: { conv_stencil_BANK_1_0_tb[27, 0, 26] }

		conv_stencil_op_hcompute_conv_stencil_4_25_out_3
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_0_tb[0, 0, 3] }
			max location: { conv_stencil_BANK_1_0_tb[27, 0, 27] }

	---- 1 out ports:
		conv_stencil_op_hcompute_conv_stencil_4_25_out
			dom : { op_hcompute_conv_stencil_4_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_4_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_1_0_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_1_0_tb[27, 0, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_4_25_read_tb_in
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_4_25_out_0
			conv_stencil_op_hcompute_conv_stencil_4_25_out_1
			conv_stencil_op_hcompute_conv_stencil_4_25_out_2
			conv_stencil_op_hcompute_conv_stencil_4_25_out_3
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_4_25_read_tb_out
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_4_25_out

before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
After dim id set: { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
before dim id set :{ op_hcompute_conv_stencil_4_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_4_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
TB  : --- conv_stencil_BANK_1_0_tb
	---- 4 in ports
		conv_stencil_op_hcompute_conv_stencil_4_25_out_0
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_0_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_1_0_tb[27, 0, 24] }

		conv_stencil_op_hcompute_conv_stencil_4_25_out_1
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_0_tb[0, 0, 1] }
			max location: { conv_stencil_BANK_1_0_tb[27, 0, 25] }

		conv_stencil_op_hcompute_conv_stencil_4_25_out_2
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_0_tb[0, 0, 2] }
			max location: { conv_stencil_BANK_1_0_tb[27, 0, 26] }

		conv_stencil_op_hcompute_conv_stencil_4_25_out_3
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_0_tb[0, 0, 3] }
			max location: { conv_stencil_BANK_1_0_tb[27, 0, 27] }

	---- 1 out ports:
		conv_stencil_op_hcompute_conv_stencil_4_25_out
			dom : { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			acc : { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_4_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_1_0_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_1_0_tb[27, 0, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_4_25_read_tb_in
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_4_25_out_0
			conv_stencil_op_hcompute_conv_stencil_4_25_out_1
			conv_stencil_op_hcompute_conv_stencil_4_25_out_2
			conv_stencil_op_hcompute_conv_stencil_4_25_out_3
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_4_25_read_tb_out
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_4_25_out

TB Schedule: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6; op_hcompute_conv_stencil_4_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Vectorize output port bundle: conv_stencil_op_hcompute_hw_output_stencil_1_read
	Vectorize output port: conv_stencil_op_hcompute_hw_output_stencil_1
Autogen slice:{ conv_stencil_BANK_1[i0, i1] -> conv_stencil_BANK_1[i0, o1] : -3 + i1 <= 4o1 <= i1 }
Range slice: { conv_stencil_BANK_1[i0, i1] -> conv_stencil_BANK_1[i0, o1] : -3 + i1 <= 4o1 <= i1 }
after slice{ op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_y_yi)] }
	aff : { op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_y_yi)] }
	div dim: 0
	aff : { op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(floor((hw_output_s0_x_xi)/4))] }
	div dim: 1
    === div: { op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_x_xi)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	Dim: 3 denom: 4
	Trans str{op_hcompute_hw_output_stencil[d0, d1, d2, d3]->op_hcompute_hw_output_stencil[d0, d1, d2, floor(d3/4), d3%4]}
{ op_hcompute_hw_output_stencil[d0, d1, d2, d3] -> op_hcompute_hw_output_stencil[d0, d1, d2, o3, o4] : (-d3 + o4) mod 4 = 0 and -3 + d3 <= 4o3 <= d3 and 0 <= o4 <= 3 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [1, 1]
Domain space on <i2> is: [0, 27]
Domain space on <i3> is: [0, 6]
Domain space on <i4> is: [0, 3]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 7, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
access map expr:[i2, i3]
{ op_hcompute_hw_output_stencil[i0, i1, i2, i3, i4] -> [(i2)] }
{ op_hcompute_hw_output_stencil[i0, i1, i2, i3, i4] -> [(i2)] }
access map : { op_hcompute_hw_output_stencil[i0 = 0, i1 = 1, i2, i3, i4] -> conv_stencil_BANK_1[i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 and 0 <= i4 <= 3 }need to find inner dim
dim id: 1
Relation map{0, 0, 0, 1, 0}
Vectorization dimension: 3
	aff : { op_hcompute_hw_output_stencil[i0, i1, i2, i3, i4] -> [(i2)] }
	div dim: 0
	aff : { op_hcompute_hw_output_stencil[i0, i1, i2, i3, i4] -> [(i3)] }
	div dim: 0
rem: { op_hcompute_hw_output_stencil[i0 = 0, i1 = 1, i2, i3, i4] -> conv_stencil_BANK_1[i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 and 0 <= i4 <= 3 }
new: { op_hcompute_hw_output_stencil[0, 1, i2, i3, i4] -> conv_stencil_BANK_1[i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 and 0 <= i4 <= 3 }
base_str : {op_hcompute_hw_output_stencil[i0=0, i1=1, i2=0, i3=0, i4]}
	{ op_hcompute_hw_output_stencil[i0 = 0, i1 = 1, i2 = 0, i3 = 0, i4] }
origin max: 0
trans max: 0
ahead_step : 0
sched domain: { op_hcompute_hw_output_stencil[i0, i1, i2, i3, i4 = 0] }
sched domain: { op_hcompute_hw_output_stencil[i0, i1, i2, i3, i4 = 0] }
remove dimension: {4, 1}
before:{ op_hcompute_hw_output_stencil[i0 = 0, i1 = 1, i2, i3, i4] -> conv_stencil_BANK_1[i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 and 0 <= i4 <= 3 }
after:{ op_hcompute_hw_output_stencil[i0 = 0, i1 = 1, i2, i3, i4 = 0] -> conv_stencil_BANK_1[i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
remove dimension: {4, 1}
sched before projection: { op_hcompute_hw_output_stencil[0, i1, i2] -> [16048 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
access: { op_hcompute_hw_output_stencil[i0 = 0, i2, i3] -> conv_stencil_BANK_1[i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
access map : { op_hcompute_hw_output_stencil[i0 = 0, i2, i3] -> conv_stencil_BANK_1[i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }need to find inner dim
dim id: 1
Relation map{0, 0, 1}
vectorization dimension after irrelevant dimension removal: 2
sched before adjust: { op_hcompute_hw_output_stencil[0, i1, i2] -> [16048 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	 output sched: { op_hcompute_hw_output_stencil[0, i1, i2] -> [16048 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	 temp sched: { op_hcompute_hw_output_stencil[i0 = 0, i1, i2] -> [16046 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
final schedule: { op_hcompute_hw_output_stencil[i0 = 0, i1, i2] -> [16046 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
final access: { op_hcompute_hw_output_stencil[i0 = 0, i2, i3] -> conv_stencil_BANK_1[i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [1, 1]
Domain space on <i2> is: [0, 27]
Domain space on <i3> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 28, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 5
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
		 name: i3	 id: 4
	---- In range: [1, 1, 28, 28, ]
	---- Out range: [28, 28, ]
	---- Stride: 
	---- Start Addr: [0, 0, ]
	---- Access Matrix: 
		[[0, 0, 0, 1, 0, ]
		[0, 0, 0, 0, 1, ]
		]

	 rewrite access map: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_1[i2, 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 27]
Domain space on <i2> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[i1, 0, 4*i2]
domain: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
access map: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 4i2] }
	 rewrite access map: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_1[i2, 1 + 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 27]
Domain space on <i2> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[i1, 0, 4*i2+1]
domain: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
access map: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 1 + 4i2] }
	 rewrite access map: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_1[i2, 2 + 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 27]
Domain space on <i2> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[i1, 0, 4*i2+2]
domain: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
access map: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 2 + 4i2] }
	 rewrite access map: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_1[i2, 3 + 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 27]
Domain space on <i2> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[i1, 0, 4*i2+3]
domain: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
access map: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 3 + 4i2] }
	Add TB output port: conv_stencil_op_hcompute_hw_output_stencil_1
origin: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 1, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil_BANK_1[hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }, transform: { conv_stencil_BANK_1[d0, d1] -> conv_stencil_BANK_1_1_tb[d0, d1] }
access map expr:[i2, 0, i3]
domain: { op_hcompute_hw_output_stencil[i0 = 0, i1 = 1, i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 27 }
access map: { op_hcompute_hw_output_stencil[root = 0, i1, i2, i3] -> conv_stencil_BANK_1[i2, 0, i3] }
	Access map decouple reuse: { op_hcompute_hw_output_stencil[root = 0, i1 = 1, i2, i3] -> conv_stencil_BANK_1_1_tb[i2, 0, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 27 }
TB  : --- conv_stencil_BANK_1_1_tb
	---- 4 in ports
		conv_stencil_op_hcompute_hw_output_stencil_1_out_0
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16046 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_1_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_1_1_tb[27, 0, 24] }

		conv_stencil_op_hcompute_hw_output_stencil_1_out_1
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16046 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_1_tb[0, 0, 1] }
			max location: { conv_stencil_BANK_1_1_tb[27, 0, 25] }

		conv_stencil_op_hcompute_hw_output_stencil_1_out_2
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16046 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_1_tb[0, 0, 2] }
			max location: { conv_stencil_BANK_1_1_tb[27, 0, 26] }

		conv_stencil_op_hcompute_hw_output_stencil_1_out_3
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16046 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_1_tb[0, 0, 3] }
			max location: { conv_stencil_BANK_1_1_tb[27, 0, 27] }

	---- 1 out ports:
		conv_stencil_op_hcompute_hw_output_stencil_1_out
			dom : { op_hcompute_hw_output_stencil_tb2out_1[root = 0, hw_output_s0_w = 1, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			acc : { op_hcompute_hw_output_stencil_tb2out_1[root = 0, i1 = 1, i2, i3] -> conv_stencil_BANK_1_1_tb[i2, 0, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_hw_output_stencil_tb2out_1[root = 0, hw_output_s0_w = 1, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [16048 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			min location: { conv_stencil_BANK_1_1_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_1_1_tb[27, 0, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_hw_output_stencil_1_read_tb_in
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1_out_0
			conv_stencil_op_hcompute_hw_output_stencil_1_out_1
			conv_stencil_op_hcompute_hw_output_stencil_1_out_2
			conv_stencil_op_hcompute_hw_output_stencil_1_out_3
	---- Output Bundles
		conv_stencil_op_hcompute_hw_output_stencil_1_read_tb_out
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1_out

before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16046 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16046 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16046 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16046 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16046 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16046 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16046 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16046 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_tb2out_1[root = 0, i1 = 1, i2, i3] -> conv_stencil_BANK_1_1_tb[i2, 0, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 27 }
After dim id set: { op_hcompute_hw_output_stencil_tb2out_1[root = 0, i1 = 1, i2, i3] -> conv_stencil_BANK_1_1_tb[i2, 0, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 27 }
before dim id set :{ op_hcompute_hw_output_stencil_tb2out_1[root = 0, hw_output_s0_w = 1, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [16048 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
After dim id set: { op_hcompute_hw_output_stencil_tb2out_1[root = 0, hw_output_s0_w = 1, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [16048 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
TB  : --- conv_stencil_BANK_1_1_tb
	---- 4 in ports
		conv_stencil_op_hcompute_hw_output_stencil_1_out_0
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16046 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_1_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_1_1_tb[27, 0, 24] }

		conv_stencil_op_hcompute_hw_output_stencil_1_out_1
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16046 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_1_tb[0, 0, 1] }
			max location: { conv_stencil_BANK_1_1_tb[27, 0, 25] }

		conv_stencil_op_hcompute_hw_output_stencil_1_out_2
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16046 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_1_tb[0, 0, 2] }
			max location: { conv_stencil_BANK_1_1_tb[27, 0, 26] }

		conv_stencil_op_hcompute_hw_output_stencil_1_out_3
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16046 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_1_tb[0, 0, 3] }
			max location: { conv_stencil_BANK_1_1_tb[27, 0, 27] }

	---- 1 out ports:
		conv_stencil_op_hcompute_hw_output_stencil_1_out
			dom : { op_hcompute_hw_output_stencil_tb2out_1[root = 0, i1 = 1, i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_hw_output_stencil_tb2out_1[root = 0, i1 = 1, i2, i3] -> conv_stencil_BANK_1_1_tb[i2, 0, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_hw_output_stencil_tb2out_1[root = 0, hw_output_s0_w = 1, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [16048 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			min location: { conv_stencil_BANK_1_1_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_1_1_tb[27, 0, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_hw_output_stencil_1_read_tb_in
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1_out_0
			conv_stencil_op_hcompute_hw_output_stencil_1_out_1
			conv_stencil_op_hcompute_hw_output_stencil_1_out_2
			conv_stencil_op_hcompute_hw_output_stencil_1_out_3
	---- Output Bundles
		conv_stencil_op_hcompute_hw_output_stencil_1_read_tb_out
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1_out

TB Schedule: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16046 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6; op_hcompute_hw_output_stencil_tb2out_1[root = 0, hw_output_s0_w = 1, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [16048 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
before dim id set :{ op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_sram[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_sram[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_sram[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_sram[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_sram[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_sram[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_sram[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_sram[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_1_sram[i2, 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_1_sram[i2, 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16046 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16046 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_1_sram[i2, 1 + 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_1_sram[i2, 1 + 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16046 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16046 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_1_sram[i2, 2 + 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_1_sram[i2, 2 + 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16046 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16046 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_1_sram[i2, 3 + 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_1_sram[i2, 3 + 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16046 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16046 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
SRAM: --- conv_stencil_BANK_1_sram
	---- 8 in ports
		conv_stencil_op_hcompute_conv_stencil_1_61_in_0
			dom : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_sram[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 0] }
			max location: { conv_stencil_BANK_1_sram[27, 24] }

		conv_stencil_op_hcompute_conv_stencil_1_61_in_1
			dom : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_sram[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 1] }
			max location: { conv_stencil_BANK_1_sram[27, 25] }

		conv_stencil_op_hcompute_conv_stencil_1_61_in_2
			dom : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_sram[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 2] }
			max location: { conv_stencil_BANK_1_sram[27, 26] }

		conv_stencil_op_hcompute_conv_stencil_1_61_in_3
			dom : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_sram[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 3] }
			max location: { conv_stencil_BANK_1_sram[27, 27] }

		conv_stencil_op_hcompute_conv_stencil_4_24_in_0
			dom : { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 0] }
			max location: { conv_stencil_BANK_1_sram[27, 24] }

		conv_stencil_op_hcompute_conv_stencil_4_24_in_1
			dom : { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 1] }
			max location: { conv_stencil_BANK_1_sram[27, 25] }

		conv_stencil_op_hcompute_conv_stencil_4_24_in_2
			dom : { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 2] }
			max location: { conv_stencil_BANK_1_sram[27, 26] }

		conv_stencil_op_hcompute_conv_stencil_4_24_in_3
			dom : { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 3] }
			max location: { conv_stencil_BANK_1_sram[27, 27] }

	---- 8 out ports:
		conv_stencil_op_hcompute_conv_stencil_4_25_out_0
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 0] }
			max location: { conv_stencil_BANK_1_sram[27, 24] }

		conv_stencil_op_hcompute_conv_stencil_4_25_out_1
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 1] }
			max location: { conv_stencil_BANK_1_sram[27, 25] }

		conv_stencil_op_hcompute_conv_stencil_4_25_out_2
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 2] }
			max location: { conv_stencil_BANK_1_sram[27, 26] }

		conv_stencil_op_hcompute_conv_stencil_4_25_out_3
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 3] }
			max location: { conv_stencil_BANK_1_sram[27, 27] }

		conv_stencil_op_hcompute_hw_output_stencil_1_out_0
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_1_sram[i2, 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16046 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 0] }
			max location: { conv_stencil_BANK_1_sram[27, 24] }

		conv_stencil_op_hcompute_hw_output_stencil_1_out_1
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_1_sram[i2, 1 + 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16046 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 1] }
			max location: { conv_stencil_BANK_1_sram[27, 25] }

		conv_stencil_op_hcompute_hw_output_stencil_1_out_2
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_1_sram[i2, 2 + 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16046 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 2] }
			max location: { conv_stencil_BANK_1_sram[27, 26] }

		conv_stencil_op_hcompute_hw_output_stencil_1_out_3
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_1_sram[i2, 3 + 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16046 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 3] }
			max location: { conv_stencil_BANK_1_sram[27, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_1_61_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_1_61_in_0
			conv_stencil_op_hcompute_conv_stencil_1_61_in_1
			conv_stencil_op_hcompute_conv_stencil_1_61_in_2
			conv_stencil_op_hcompute_conv_stencil_1_61_in_3
		conv_stencil_op_hcompute_conv_stencil_4_24_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_4_24_in_0
			conv_stencil_op_hcompute_conv_stencil_4_24_in_1
			conv_stencil_op_hcompute_conv_stencil_4_24_in_2
			conv_stencil_op_hcompute_conv_stencil_4_24_in_3
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_4_25_read
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_4_25_out_0
			conv_stencil_op_hcompute_conv_stencil_4_25_out_1
			conv_stencil_op_hcompute_conv_stencil_4_25_out_2
			conv_stencil_op_hcompute_conv_stencil_4_25_out_3
		conv_stencil_op_hcompute_hw_output_stencil_1_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1_out_0
			conv_stencil_op_hcompute_hw_output_stencil_1_out_1
			conv_stencil_op_hcompute_hw_output_stencil_1_out_2
			conv_stencil_op_hcompute_hw_output_stencil_1_out_3

SRAM Schedule: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6; op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6; op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16046 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6; op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
Subbuf type: tb
Project ID: [1, ]
number of banks = 1
bank func = {[a_0, a_1, a_2] -> [a_0 % 1, a_1 % 1, a_2 % 1]}
range2bank: { conv_stencil_BANK_1_0_tb[a_0, a_1, a_2] -> [0, 0, 0] }
	global range of bank: { conv_stencil_BANK_1_0_tb[a_0, a_1 = 0, a_2] -> [0, 0, 0] : 0 <= a_0 <= 27 and 0 <= a_2 <= 27; conv_stencil_BANK_1_0_tb[a_0, a_1 = 0, a_2] -> [0, 0, 0] : 0 <= a_0 <= 27 and 0 <= a_2 <= 27 and (((2 + a_2) mod 4 = 0 and 2 <= a_2 <= 26) or ((1 + a_2) mod 4 = 0 and a_2 >= 3) or ((a_2) mod 4 = 0 and a_2 <= 24) or ((-1 + a_2) mod 4 = 0 and 0 < a_2 <= 25)) }
	{ [0, 0, 0] } this bank rddom: { conv_stencil_BANK_1_0_tb[a_0, a_1 = 0, a_2] : 0 <= a_0 <= 27 and 0 <= a_2 <= 27 }
	write map: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	write map after decouple: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	write map: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	write map after decouple: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	write map: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	write map after decouple: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	write map: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	write map after decouple: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	read map: { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
	read map after decouple: { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
decouple buffer no.0
--- conv_stencil_BANK_1_0_tb_0
	---- 4 in ports
		conv_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_4_sram2tb_0_0
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_0_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_1_0_tb[27, 0, 24] }

		conv_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_4_sram2tb_0_1
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_0_tb[0, 0, 1] }
			max location: { conv_stencil_BANK_1_0_tb[27, 0, 25] }

		conv_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_4_sram2tb_0_2
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_0_tb[0, 0, 2] }
			max location: { conv_stencil_BANK_1_0_tb[27, 0, 26] }

		conv_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_4_sram2tb_0_3
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_0_tb[0, 0, 3] }
			max location: { conv_stencil_BANK_1_0_tb[27, 0, 27] }

	---- 1 out ports:
		conv_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_4_tb2out_0_4
			dom : { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			acc : { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_4_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_1_0_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_1_0_tb[27, 0, 27] }

	---- Input Bundles
		op_hcompute_conv_stencil_4_sram2tb_0_write
		---- Ports...
			conv_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_4_sram2tb_0_0
			conv_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_4_sram2tb_0_1
			conv_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_4_sram2tb_0_2
			conv_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_4_sram2tb_0_3
	---- Output Bundles
		op_hcompute_conv_stencil_4_tb2out_0_read
		---- Ports...
			conv_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_4_tb2out_0_4
Subbuf type: agg
Project ID: [1, ]
number of banks = 1
bank func = {[a_0, a_1, a_2] -> [a_0 % 1, a_1 % 1, a_2 % 1]}
range2bank: { conv_stencil_BANK_1_1_agg[a_0, a_1, a_2] -> [0, 0, 0] }
	global range of bank: { conv_stencil_BANK_1_1_agg[a_0, a_1 = 0, a_2] -> [0, 0, 0] : 0 <= a_0 <= 27 and 0 <= a_2 <= 27; conv_stencil_BANK_1_1_agg[a_0, a_1 = 0, a_2] -> [0, 0, 0] : 0 <= a_0 <= 27 and 0 <= a_2 <= 27 and (((2 + a_2) mod 4 = 0 and 2 <= a_2 <= 26) or ((1 + a_2) mod 4 = 0 and a_2 >= 3) or ((a_2) mod 4 = 0 and a_2 <= 24) or ((-1 + a_2) mod 4 = 0 and 0 < a_2 <= 25)) }
	{ [0, 0, 0] } this bank rddom: { conv_stencil_BANK_1_1_agg[a_0, a_1 = 0, a_2] : 0 <= a_0 <= 27 and 0 <= a_2 <= 27 }
	write map: { op_hcompute_conv_stencil_4_in2agg_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
	write map after decouple: { op_hcompute_conv_stencil_4_in2agg_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
	read map: { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	read map after decouple: { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	read map: { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	read map after decouple: { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	read map: { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	read map after decouple: { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	read map: { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	read map after decouple: { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
decouple buffer no.0
--- conv_stencil_BANK_1_1_agg_0
	---- 1 in ports
		conv_stencil_BANK_1_1_agg_0_op_hcompute_conv_stencil_4_in2agg_1_0
			dom : { op_hcompute_conv_stencil_4_in2agg_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			acc : { op_hcompute_conv_stencil_4_in2agg_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_4_in2agg_1[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_1_1_agg[0, 0, 0] }
			max location: { conv_stencil_BANK_1_1_agg[27, 0, 27] }

	---- 4 out ports:
		conv_stencil_BANK_1_1_agg_0_op_hcompute_conv_stencil_4_agg2sram_1_1
			dom : { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_1_agg[0, 0, 0] }
			max location: { conv_stencil_BANK_1_1_agg[27, 0, 24] }

		conv_stencil_BANK_1_1_agg_0_op_hcompute_conv_stencil_4_agg2sram_1_2
			dom : { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_1_agg[0, 0, 1] }
			max location: { conv_stencil_BANK_1_1_agg[27, 0, 25] }

		conv_stencil_BANK_1_1_agg_0_op_hcompute_conv_stencil_4_agg2sram_1_3
			dom : { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_1_agg[0, 0, 2] }
			max location: { conv_stencil_BANK_1_1_agg[27, 0, 26] }

		conv_stencil_BANK_1_1_agg_0_op_hcompute_conv_stencil_4_agg2sram_1_4
			dom : { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_1_agg[0, 0, 3] }
			max location: { conv_stencil_BANK_1_1_agg[27, 0, 27] }

	---- Input Bundles
		op_hcompute_conv_stencil_4_in2agg_1_write
		---- Ports...
			conv_stencil_BANK_1_1_agg_0_op_hcompute_conv_stencil_4_in2agg_1_0
	---- Output Bundles
		op_hcompute_conv_stencil_4_agg2sram_1_read
		---- Ports...
			conv_stencil_BANK_1_1_agg_0_op_hcompute_conv_stencil_4_agg2sram_1_1
			conv_stencil_BANK_1_1_agg_0_op_hcompute_conv_stencil_4_agg2sram_1_2
			conv_stencil_BANK_1_1_agg_0_op_hcompute_conv_stencil_4_agg2sram_1_3
			conv_stencil_BANK_1_1_agg_0_op_hcompute_conv_stencil_4_agg2sram_1_4
Subbuf type: tb
Project ID: [1, ]
number of banks = 1
bank func = {[a_0, a_1, a_2] -> [a_0 % 1, a_1 % 1, a_2 % 1]}
range2bank: { conv_stencil_BANK_1_1_tb[a_0, a_1, a_2] -> [0, 0, 0] }
	global range of bank: { conv_stencil_BANK_1_1_tb[a_0, a_1 = 0, a_2] -> [0, 0, 0] : 0 <= a_0 <= 27 and 0 <= a_2 <= 27; conv_stencil_BANK_1_1_tb[a_0, a_1 = 0, a_2] -> [0, 0, 0] : 0 <= a_0 <= 27 and 0 <= a_2 <= 27 and (((2 + a_2) mod 4 = 0 and 2 <= a_2 <= 26) or ((1 + a_2) mod 4 = 0 and a_2 >= 3) or ((a_2) mod 4 = 0 and a_2 <= 24) or ((-1 + a_2) mod 4 = 0 and 0 < a_2 <= 25)) }
	{ [0, 0, 0] } this bank rddom: { conv_stencil_BANK_1_1_tb[a_0, a_1 = 0, a_2] : 0 <= a_0 <= 27 and 0 <= a_2 <= 27 }
	write map: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	write map after decouple: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	write map: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	write map after decouple: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	write map: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	write map after decouple: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	write map: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	write map after decouple: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	read map: { op_hcompute_hw_output_stencil_tb2out_1[root = 0, i1 = 1, i2, i3] -> conv_stencil_BANK_1_1_tb[i2, 0, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 27 }
	read map after decouple: { op_hcompute_hw_output_stencil_tb2out_1[root = 0, i1 = 1, i2, i3] -> conv_stencil_BANK_1_1_tb[i2, 0, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 27 }
decouple buffer no.0
--- conv_stencil_BANK_1_1_tb_0
	---- 4 in ports
		conv_stencil_BANK_1_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_0
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16046 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_1_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_1_1_tb[27, 0, 24] }

		conv_stencil_BANK_1_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_1
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16046 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_1_tb[0, 0, 1] }
			max location: { conv_stencil_BANK_1_1_tb[27, 0, 25] }

		conv_stencil_BANK_1_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_2
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16046 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_1_tb[0, 0, 2] }
			max location: { conv_stencil_BANK_1_1_tb[27, 0, 26] }

		conv_stencil_BANK_1_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_3
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16046 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_1_tb[0, 0, 3] }
			max location: { conv_stencil_BANK_1_1_tb[27, 0, 27] }

	---- 1 out ports:
		conv_stencil_BANK_1_1_tb_0_op_hcompute_hw_output_stencil_tb2out_1_4
			dom : { op_hcompute_hw_output_stencil_tb2out_1[root = 0, i1 = 1, i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_hw_output_stencil_tb2out_1[root = 0, i1 = 1, i2, i3] -> conv_stencil_BANK_1_1_tb[i2, 0, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_hw_output_stencil_tb2out_1[root = 0, hw_output_s0_w = 1, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [16048 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			min location: { conv_stencil_BANK_1_1_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_1_1_tb[27, 0, 27] }

	---- Input Bundles
		op_hcompute_hw_output_stencil_sram2tb_1_write
		---- Ports...
			conv_stencil_BANK_1_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_0
			conv_stencil_BANK_1_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_1
			conv_stencil_BANK_1_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_2
			conv_stencil_BANK_1_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_3
	---- Output Bundles
		op_hcompute_hw_output_stencil_tb2out_1_read
		---- Ports...
			conv_stencil_BANK_1_1_tb_0_op_hcompute_hw_output_stencil_tb2out_1_4
After vectorization codegen: conv_stencil_BANK_1_0_agg
--- conv_stencil_BANK_1_0_agg
	---- 1 in ports
		conv_stencil_op_hcompute_conv_stencil_1_61_in
			dom : { op_hcompute_conv_stencil_1_in2agg_0[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			acc : { op_hcompute_conv_stencil_1_in2agg_0[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_1_0_agg[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			sched: { op_hcompute_conv_stencil_1_in2agg_0[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			min location: { conv_stencil_BANK_1_0_agg[0, 0] }
			max location: { conv_stencil_BANK_1_0_agg[27, 27] }

	---- 4 out ports:
		conv_stencil_op_hcompute_conv_stencil_1_61_out_0
			dom : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_0_agg[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_0_agg[0, 0] }
			max location: { conv_stencil_BANK_1_0_agg[27, 24] }

		conv_stencil_op_hcompute_conv_stencil_1_61_out_1
			dom : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_0_agg[0, 1] }
			max location: { conv_stencil_BANK_1_0_agg[27, 25] }

		conv_stencil_op_hcompute_conv_stencil_1_61_out_2
			dom : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_0_agg[0, 2] }
			max location: { conv_stencil_BANK_1_0_agg[27, 26] }

		conv_stencil_op_hcompute_conv_stencil_1_61_out_3
			dom : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_0_agg[0, 3] }
			max location: { conv_stencil_BANK_1_0_agg[27, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_1_61_write_agg_in
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_1_61_in
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_1_61_write_agg_out
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_1_61_out_0
			conv_stencil_op_hcompute_conv_stencil_1_61_out_1
			conv_stencil_op_hcompute_conv_stencil_1_61_out_2
			conv_stencil_op_hcompute_conv_stencil_1_61_out_3

After vectorization codegen: conv_stencil_BANK_1_0_tb_0
--- conv_stencil_BANK_1_0_tb_0
	---- 4 in ports
		conv_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_4_sram2tb_0_0
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_0_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_1_0_tb[27, 0, 24] }

		conv_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_4_sram2tb_0_1
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_0_tb[0, 0, 1] }
			max location: { conv_stencil_BANK_1_0_tb[27, 0, 25] }

		conv_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_4_sram2tb_0_2
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_0_tb[0, 0, 2] }
			max location: { conv_stencil_BANK_1_0_tb[27, 0, 26] }

		conv_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_4_sram2tb_0_3
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_0_tb[0, 0, 3] }
			max location: { conv_stencil_BANK_1_0_tb[27, 0, 27] }

	---- 1 out ports:
		conv_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_4_tb2out_0_4
			dom : { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			acc : { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_4_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_1_0_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_1_0_tb[27, 0, 27] }

	---- Input Bundles
		op_hcompute_conv_stencil_4_sram2tb_0_write
		---- Ports...
			conv_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_4_sram2tb_0_0
			conv_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_4_sram2tb_0_1
			conv_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_4_sram2tb_0_2
			conv_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_4_sram2tb_0_3
	---- Output Bundles
		op_hcompute_conv_stencil_4_tb2out_0_read
		---- Ports...
			conv_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_4_tb2out_0_4

After vectorization codegen: conv_stencil_BANK_1_1_agg_0
--- conv_stencil_BANK_1_1_agg_0
	---- 1 in ports
		conv_stencil_BANK_1_1_agg_0_op_hcompute_conv_stencil_4_in2agg_1_0
			dom : { op_hcompute_conv_stencil_4_in2agg_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			acc : { op_hcompute_conv_stencil_4_in2agg_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_4_in2agg_1[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_1_1_agg[0, 0, 0] }
			max location: { conv_stencil_BANK_1_1_agg[27, 0, 27] }

	---- 4 out ports:
		conv_stencil_BANK_1_1_agg_0_op_hcompute_conv_stencil_4_agg2sram_1_1
			dom : { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_1_agg[0, 0, 0] }
			max location: { conv_stencil_BANK_1_1_agg[27, 0, 24] }

		conv_stencil_BANK_1_1_agg_0_op_hcompute_conv_stencil_4_agg2sram_1_2
			dom : { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_1_agg[0, 0, 1] }
			max location: { conv_stencil_BANK_1_1_agg[27, 0, 25] }

		conv_stencil_BANK_1_1_agg_0_op_hcompute_conv_stencil_4_agg2sram_1_3
			dom : { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_1_agg[0, 0, 2] }
			max location: { conv_stencil_BANK_1_1_agg[27, 0, 26] }

		conv_stencil_BANK_1_1_agg_0_op_hcompute_conv_stencil_4_agg2sram_1_4
			dom : { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_1_agg[0, 0, 3] }
			max location: { conv_stencil_BANK_1_1_agg[27, 0, 27] }

	---- Input Bundles
		op_hcompute_conv_stencil_4_in2agg_1_write
		---- Ports...
			conv_stencil_BANK_1_1_agg_0_op_hcompute_conv_stencil_4_in2agg_1_0
	---- Output Bundles
		op_hcompute_conv_stencil_4_agg2sram_1_read
		---- Ports...
			conv_stencil_BANK_1_1_agg_0_op_hcompute_conv_stencil_4_agg2sram_1_1
			conv_stencil_BANK_1_1_agg_0_op_hcompute_conv_stencil_4_agg2sram_1_2
			conv_stencil_BANK_1_1_agg_0_op_hcompute_conv_stencil_4_agg2sram_1_3
			conv_stencil_BANK_1_1_agg_0_op_hcompute_conv_stencil_4_agg2sram_1_4

After vectorization codegen: conv_stencil_BANK_1_1_tb_0
--- conv_stencil_BANK_1_1_tb_0
	---- 4 in ports
		conv_stencil_BANK_1_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_0
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16046 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_1_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_1_1_tb[27, 0, 24] }

		conv_stencil_BANK_1_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_1
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16046 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_1_tb[0, 0, 1] }
			max location: { conv_stencil_BANK_1_1_tb[27, 0, 25] }

		conv_stencil_BANK_1_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_2
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16046 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_1_tb[0, 0, 2] }
			max location: { conv_stencil_BANK_1_1_tb[27, 0, 26] }

		conv_stencil_BANK_1_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_3
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16046 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_1_tb[0, 0, 3] }
			max location: { conv_stencil_BANK_1_1_tb[27, 0, 27] }

	---- 1 out ports:
		conv_stencil_BANK_1_1_tb_0_op_hcompute_hw_output_stencil_tb2out_1_4
			dom : { op_hcompute_hw_output_stencil_tb2out_1[root = 0, i1 = 1, i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_hw_output_stencil_tb2out_1[root = 0, i1 = 1, i2, i3] -> conv_stencil_BANK_1_1_tb[i2, 0, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_hw_output_stencil_tb2out_1[root = 0, hw_output_s0_w = 1, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [16048 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			min location: { conv_stencil_BANK_1_1_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_1_1_tb[27, 0, 27] }

	---- Input Bundles
		op_hcompute_hw_output_stencil_sram2tb_1_write
		---- Ports...
			conv_stencil_BANK_1_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_0
			conv_stencil_BANK_1_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_1
			conv_stencil_BANK_1_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_2
			conv_stencil_BANK_1_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_3
	---- Output Bundles
		op_hcompute_hw_output_stencil_tb2out_1_read
		---- Ports...
			conv_stencil_BANK_1_1_tb_0_op_hcompute_hw_output_stencil_tb2out_1_4

After vectorization codegen: conv_stencil_BANK_1_sram
--- conv_stencil_BANK_1_sram
	---- 8 in ports
		conv_stencil_op_hcompute_conv_stencil_1_61_in_0
			dom : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_sram[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 0] }
			max location: { conv_stencil_BANK_1_sram[27, 24] }

		conv_stencil_op_hcompute_conv_stencil_1_61_in_1
			dom : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_sram[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 1] }
			max location: { conv_stencil_BANK_1_sram[27, 25] }

		conv_stencil_op_hcompute_conv_stencil_1_61_in_2
			dom : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_sram[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 2] }
			max location: { conv_stencil_BANK_1_sram[27, 26] }

		conv_stencil_op_hcompute_conv_stencil_1_61_in_3
			dom : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_sram[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 3] }
			max location: { conv_stencil_BANK_1_sram[27, 27] }

		conv_stencil_op_hcompute_conv_stencil_4_24_in_0
			dom : { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 0] }
			max location: { conv_stencil_BANK_1_sram[27, 24] }

		conv_stencil_op_hcompute_conv_stencil_4_24_in_1
			dom : { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 1] }
			max location: { conv_stencil_BANK_1_sram[27, 25] }

		conv_stencil_op_hcompute_conv_stencil_4_24_in_2
			dom : { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 2] }
			max location: { conv_stencil_BANK_1_sram[27, 26] }

		conv_stencil_op_hcompute_conv_stencil_4_24_in_3
			dom : { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 3] }
			max location: { conv_stencil_BANK_1_sram[27, 27] }

	---- 8 out ports:
		conv_stencil_op_hcompute_conv_stencil_4_25_out_0
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 0] }
			max location: { conv_stencil_BANK_1_sram[27, 24] }

		conv_stencil_op_hcompute_conv_stencil_4_25_out_1
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 1] }
			max location: { conv_stencil_BANK_1_sram[27, 25] }

		conv_stencil_op_hcompute_conv_stencil_4_25_out_2
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 2] }
			max location: { conv_stencil_BANK_1_sram[27, 26] }

		conv_stencil_op_hcompute_conv_stencil_4_25_out_3
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 3] }
			max location: { conv_stencil_BANK_1_sram[27, 27] }

		conv_stencil_op_hcompute_hw_output_stencil_1_out_0
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_1_sram[i2, 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16046 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 0] }
			max location: { conv_stencil_BANK_1_sram[27, 24] }

		conv_stencil_op_hcompute_hw_output_stencil_1_out_1
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_1_sram[i2, 1 + 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16046 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 1] }
			max location: { conv_stencil_BANK_1_sram[27, 25] }

		conv_stencil_op_hcompute_hw_output_stencil_1_out_2
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_1_sram[i2, 2 + 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16046 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 2] }
			max location: { conv_stencil_BANK_1_sram[27, 26] }

		conv_stencil_op_hcompute_hw_output_stencil_1_out_3
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_1_sram[i2, 3 + 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16046 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 3] }
			max location: { conv_stencil_BANK_1_sram[27, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_1_61_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_1_61_in_0
			conv_stencil_op_hcompute_conv_stencil_1_61_in_1
			conv_stencil_op_hcompute_conv_stencil_1_61_in_2
			conv_stencil_op_hcompute_conv_stencil_1_61_in_3
		conv_stencil_op_hcompute_conv_stencil_4_24_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_4_24_in_0
			conv_stencil_op_hcompute_conv_stencil_4_24_in_1
			conv_stencil_op_hcompute_conv_stencil_4_24_in_2
			conv_stencil_op_hcompute_conv_stencil_4_24_in_3
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_4_25_read
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_4_25_out_0
			conv_stencil_op_hcompute_conv_stencil_4_25_out_1
			conv_stencil_op_hcompute_conv_stencil_4_25_out_2
			conv_stencil_op_hcompute_conv_stencil_4_25_out_3
		conv_stencil_op_hcompute_hw_output_stencil_1_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1_out_0
			conv_stencil_op_hcompute_hw_output_stencil_1_out_1
			conv_stencil_op_hcompute_hw_output_stencil_1_out_2
			conv_stencil_op_hcompute_hw_output_stencil_1_out_3

sched: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
sched: { op_hcompute_conv_stencil_1_in2agg_0[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
write map: { op_hcompute_conv_stencil_1_in2agg_0[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_1_0_agg[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
{ conv_stencil_BANK_1_0_agg[i0, i1] : 0 <= i0 <= 27 and 0 <= i1 <= 27 }
read map: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_0_agg[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
sched: { op_hcompute_conv_stencil_4_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
write map: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
{ conv_stencil_BANK_1_0_tb[i0, 0, i2] : 0 <= i0 <= 27 and 0 <= i2 <= 27 }
read map: { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
sched: { op_hcompute_conv_stencil_4_in2agg_1[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
sched: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
write map: { op_hcompute_conv_stencil_4_in2agg_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
{ conv_stencil_BANK_1_1_agg[i0, 0, i2] : 0 <= i0 <= 27 and 0 <= i2 <= 27 }
read map: { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16046 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
sched: { op_hcompute_hw_output_stencil_tb2out_1[root = 0, hw_output_s0_w = 1, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [16048 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
remove dimension: {1}
write map: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
{ conv_stencil_BANK_1_1_tb[i0, 0, i2] : 0 <= i0 <= 27 and 0 <= i2 <= 27 }
read map: { op_hcompute_hw_output_stencil_tb2out_1[root = 0, i1 = 1, i2, i3] -> conv_stencil_BANK_1_1_tb[i2, 0, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 27 }
remove dimension: {1}
sched: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16046 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
sched: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
write map: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_sram[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
{ conv_stencil_BANK_1_sram[i0, i1] : 0 <= i0 <= 27 and 0 <= i1 <= 27 and (((2 + i1) mod 4 = 0 and 2 <= i1 <= 26) or ((1 + i1) mod 4 = 0 and i1 >= 3) or ((i1) mod 4 = 0 and i1 <= 24) or ((-1 + i1) mod 4 = 0 and 0 < i1 <= 25)) }
write map: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
{ conv_stencil_BANK_1_sram[i0, i1] : 0 <= i0 <= 27 and 0 <= i1 <= 27 and (((2 + i1) mod 4 = 0 and 2 <= i1 <= 26) or ((1 + i1) mod 4 = 0 and i1 >= 3) or ((i1) mod 4 = 0 and i1 <= 24) or ((-1 + i1) mod 4 = 0 and 0 < i1 <= 25)) }
read map: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_1_sram[i2, 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
read map: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	Sched: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
"dimensionality",3,0
"cycle_starting_addr",4,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",28,0
"cycle_stride_1",28,0
"extent_0",7,0
"cycle_stride_0",4,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_sram[28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",7,0
"write_data_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_0_agg[28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",3,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_conv_stencil_1_in2agg_0[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
"dimensionality",3,0
"cycle_starting_addr",0,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",28,0
"cycle_stride_1",28,0
"extent_0",28,0
"cycle_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_1_in2agg_0[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_1_0_agg[28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",12,0
"write_data_stride_0",1,0
	Sched: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
"dimensionality",5,0
"cycle_starting_addr",7208,0
"extent_4",1,0
"cycle_stride_4",0,0
"extent_3",3,0
"cycle_stride_3",2688,0
"extent_2",3,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",7,0
"cycle_stride_0",4,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[28i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
"write_data_starting_addr",0,0
"write_data_stride_4",0,0
"write_data_stride_3",0,0
"write_data_stride_2",0,0
"write_data_stride_1",7,0
"write_data_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[28i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
"read_data_starting_addr",0,0
"read_data_stride_4",0,0
"read_data_stride_3",0,0
"read_data_stride_2",0,0
"read_data_stride_1",3,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_conv_stencil_4_in2agg_1[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
"dimensionality",5,0
"cycle_starting_addr",7204,0
"extent_4",1,0
"cycle_stride_4",0,0
"extent_3",3,0
"cycle_stride_3",2688,0
"extent_2",3,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",28,0
"cycle_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_4_in2agg_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[28i3 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
"write_data_starting_addr",0,0
"write_data_stride_4",0,0
"write_data_stride_3",0,0
"write_data_stride_2",0,0
"write_data_stride_1",12,0
"write_data_stride_0",1,0
	Sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
"dimensionality",5,0
"cycle_starting_addr",7202,0
"extent_4",1,0
"cycle_stride_4",0,0
"extent_3",3,0
"cycle_stride_3",2688,0
"extent_2",3,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",7,0
"cycle_stride_0",4,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[28i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
"write_data_starting_addr",0,0
"write_data_stride_4",0,0
"write_data_stride_3",0,0
"write_data_stride_2",0,0
"write_data_stride_1",3,0
"write_data_stride_0",1,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[28i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
"read_data_starting_addr",0,0
"read_data_stride_4",0,0
"read_data_stride_3",0,0
"read_data_stride_2",0,0
"read_data_stride_1",7,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_conv_stencil_4_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
"dimensionality",5,0
"cycle_starting_addr",7204,0
"extent_4",1,0
"cycle_stride_4",0,0
"extent_3",3,0
"cycle_stride_3",2688,0
"extent_2",3,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",28,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[28i3 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
"read_data_starting_addr",0,0
"read_data_stride_4",0,0
"read_data_stride_3",0,0
"read_data_stride_2",0,0
"read_data_stride_1",12,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16046 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
"dimensionality",3,0
"cycle_starting_addr",16046,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",28,0
"cycle_stride_1",28,0
"extent_0",7,0
"cycle_stride_0",4,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",3,0
"write_data_stride_0",1,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_1_sram[28i2 + 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",7,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_hw_output_stencil_tb2out_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [16048 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
"dimensionality",3,0
"cycle_starting_addr",16048,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",28,0
"cycle_stride_1",28,0
"extent_0",28,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_hw_output_stencil_tb2out_1[root = 0, i2, i3] -> conv_stencil_BANK_1_1_tb[28i2 + i3] : 0 <= i2 <= 27 and 0 <= i3 <= 27 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",12,0
"read_data_stride_0",1,0
{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,7]},"agg2sram_1":{"cycle_starting_addr":[7208],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,3,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,7,0,0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,28],"dimensionality":2,"extent":[28,28],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"in2agg_1":{"cycle_starting_addr":[7204],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"write_data_starting_addr":[0],"write_data_stride":[1,12,0,0]},"sram2tb_0":{"cycle_starting_addr":[7202],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,7,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,3,0,0]},"sram2tb_1":{"cycle_starting_addr":[16046],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,7],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,12,0,0]},"tb2out_1":{"cycle_starting_addr":[16048],"cycle_stride":[1,28],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[0],"read_data_stride":[1,12]}}
Add lake node:ub_conv_stencil_BANK_1 with input_num = 2, output_num = 2
Config mode: lake
pt count: 1
Last bank in chain data inub_conv_stencil_BANK_0
Generating Verilog Testing Collateral for: ub_conv_stencil_BANK_1
Module: cgralib.Mem_amber(ID:_U1, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:2, num_outputs:2, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_in_1':BitIn[16], 'chain_data_in_1':BitIn[16], 'data_out_0':Bit[16], 'data_out_1':Bit[16], 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U1__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs2__num_outputs2__use_prebuilt_memTrue__width16
CGPL level :0
impl inputs: {conv_stencil_op_hcompute_conv_stencil_2_60, conv_stencil_op_hcompute_conv_stencil_5_6}
impl outpts: {conv_stencil_op_hcompute_conv_stencil_5_7, conv_stencil_op_hcompute_hw_output_stencil_1}
rddom: { conv_stencil[a_0 = 2, a_1, a_2] : 0 <= a_1 <= 27 and 0 <= a_2 <= 27 }
ls = { op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] }
v = 0
ls = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] }
v = 0
--- conv_stencil_BANK_2
	---- 2 in ports
		conv_stencil_op_hcompute_conv_stencil_2_60
			dom : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			acc : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_2[2, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			min location: { conv_stencil_BANK_2[2, 0, 0] }
			max location: { conv_stencil_BANK_2[2, 27, 27] }

		conv_stencil_op_hcompute_conv_stencil_5_6
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_2[2, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_2[2, 0, 0] }
			max location: { conv_stencil_BANK_2[2, 27, 27] }

	---- 2 out ports:
		conv_stencil_op_hcompute_conv_stencil_5_7
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_2[2, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_2[2, 0, 0] }
			max location: { conv_stencil_BANK_2[2, 27, 27] }

		conv_stencil_op_hcompute_hw_output_stencil_1
			dom : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 2, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			acc : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 2, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil_BANK_2[2, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			sched: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 2, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [16832 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			min location: { conv_stencil_BANK_2[2, 0, 0] }
			max location: { conv_stencil_BANK_2[2, 27, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_2_60_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_2_60
		conv_stencil_op_hcompute_conv_stencil_5_6_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_5_6
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_5_7_read
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_5_7
		conv_stencil_op_hcompute_hw_output_stencil_1_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1

    cons rem: {0}
    prod rem: {0}
    its: {0}
    Dim:0 will be project out: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_2[2, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
    Dim:0 will be project out: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_2[2, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:0 will be project out: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_2[2, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:0 will be project out: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 2, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil_BANK_2[2, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
after ubuffer regen: --- conv_stencil_BANK_2
	---- 2 in ports
		conv_stencil_op_hcompute_conv_stencil_2_60
			dom : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			acc : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_2[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			min location: { conv_stencil_BANK_2[0, 0] }
			max location: { conv_stencil_BANK_2[27, 27] }

		conv_stencil_op_hcompute_conv_stencil_5_6
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_2[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_2[0, 0] }
			max location: { conv_stencil_BANK_2[27, 27] }

	---- 2 out ports:
		conv_stencil_op_hcompute_conv_stencil_5_7
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_2[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_2[0, 0] }
			max location: { conv_stencil_BANK_2[27, 27] }

		conv_stencil_op_hcompute_hw_output_stencil_1
			dom : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 2, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			acc : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 2, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil_BANK_2[hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			sched: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 2, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [16832 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			min location: { conv_stencil_BANK_2[0, 0] }
			max location: { conv_stencil_BANK_2[27, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_2_60_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_2_60
		conv_stencil_op_hcompute_conv_stencil_5_6_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_5_6
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_5_7_read
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_5_7
		conv_stencil_op_hcompute_hw_output_stencil_1_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1

addr need tight: {}
before dim id set :{ op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_2[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_2[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_2[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_2[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_2[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_2[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 2, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil_BANK_2[hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
After dim id set: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 2, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil_BANK_2[hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
before dim id set :{ op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 2, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [16832 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
After dim id set: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 2, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [16832 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }

	UBuffer after address tighten--- conv_stencil_BANK_2
	---- 2 in ports
		conv_stencil_op_hcompute_conv_stencil_2_60
			dom : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			acc : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_2[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			min location: { conv_stencil_BANK_2[0, 0] }
			max location: { conv_stencil_BANK_2[27, 27] }

		conv_stencil_op_hcompute_conv_stencil_5_6
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_2[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_2[0, 0] }
			max location: { conv_stencil_BANK_2[27, 27] }

	---- 2 out ports:
		conv_stencil_op_hcompute_conv_stencil_5_7
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_2[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_2[0, 0] }
			max location: { conv_stencil_BANK_2[27, 27] }

		conv_stencil_op_hcompute_hw_output_stencil_1
			dom : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 2, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			acc : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 2, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil_BANK_2[hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			sched: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 2, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [16832 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			min location: { conv_stencil_BANK_2[0, 0] }
			max location: { conv_stencil_BANK_2[27, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_2_60_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_2_60
		conv_stencil_op_hcompute_conv_stencil_5_6_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_5_6
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_5_7_read
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_5_7
		conv_stencil_op_hcompute_hw_output_stencil_1_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1

getting rddom
rddom = { conv_stencil_BANK_2[i0, i1] : 0 <= i0 <= 27 and 0 <= i1 <= 27 }
Vectorization buffer capacity: 784

	UBuffer after cgpl optimization--- conv_stencil_BANK_2
	---- 2 in ports
		conv_stencil_op_hcompute_conv_stencil_2_60
			dom : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			acc : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_2[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			min location: { conv_stencil_BANK_2[0, 0] }
			max location: { conv_stencil_BANK_2[27, 27] }

		conv_stencil_op_hcompute_conv_stencil_5_6
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_2[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_2[0, 0] }
			max location: { conv_stencil_BANK_2[27, 27] }

	---- 2 out ports:
		conv_stencil_op_hcompute_conv_stencil_5_7
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_2[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_2[0, 0] }
			max location: { conv_stencil_BANK_2[27, 27] }

		conv_stencil_op_hcompute_hw_output_stencil_1
			dom : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 2, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			acc : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 2, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil_BANK_2[hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			sched: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 2, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [16832 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			min location: { conv_stencil_BANK_2[0, 0] }
			max location: { conv_stencil_BANK_2[27, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_2_60_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_2_60
		conv_stencil_op_hcompute_conv_stencil_5_6_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_5_6
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_5_7_read
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_5_7
		conv_stencil_op_hcompute_hw_output_stencil_1_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1

find bd for op :op_hcompute_conv_stencil_2
	find candidate: conv_stencil_op_hcompute_conv_stencil_2_60_write
find bd for op :op_hcompute_conv_stencil_5
	find candidate: conv_stencil_op_hcompute_conv_stencil_5_6_write
	find candidate: conv_stencil_op_hcompute_conv_stencil_5_7_read
find bd for op :op_hcompute_hw_output_stencil
	find candidate: conv_stencil_op_hcompute_hw_output_stencil_1_read
	update op access map: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_2[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
	update op schedule: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
MASK dim: 4
	aff : { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
	div dim: 0
	aff : { op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_y_yi)] }
	div dim: 0
	aff : { op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_x_xi)] }
	div dim: 0
getting rddom
rddom = { conv_stencil_BANK_2[i0, i1] : 0 <= i0 <= 27 and 0 <= i1 <= 27 }
Vectorization buffer capacity: 784
vectorization buf name: conv_stencil_BANK_2
	 original range input access map: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_2[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
	 dim id: 2
	 original range input access map: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_2[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
	 dim id: 4
Ext by dim: {28, 28}
  buffer_vectorization Vectorizing: conv_stencil_BANK_2
   On addr dim: 1, fetch_width: 4
--- conv_stencil_BANK_2
	---- 2 in ports
		conv_stencil_op_hcompute_conv_stencil_2_60
			dom : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			acc : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_2[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			min location: { conv_stencil_BANK_2[0, 0] }
			max location: { conv_stencil_BANK_2[27, 27] }

		conv_stencil_op_hcompute_conv_stencil_5_6
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_2[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_2[0, 0] }
			max location: { conv_stencil_BANK_2[27, 27] }

	---- 2 out ports:
		conv_stencil_op_hcompute_conv_stencil_5_7
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_2[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_2[0, 0] }
			max location: { conv_stencil_BANK_2[27, 27] }

		conv_stencil_op_hcompute_hw_output_stencil_1
			dom : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 2, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			acc : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 2, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil_BANK_2[hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			sched: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 2, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [16832 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			min location: { conv_stencil_BANK_2[0, 0] }
			max location: { conv_stencil_BANK_2[27, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_2_60_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_2_60
		conv_stencil_op_hcompute_conv_stencil_5_6_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_5_6
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_5_7_read
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_5_7
		conv_stencil_op_hcompute_hw_output_stencil_1_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1

in bundle  = 2
out bundle = 2
Vectorize input port bundle: conv_stencil_op_hcompute_conv_stencil_2_60_write
	vectorize input port: conv_stencil_op_hcompute_conv_stencil_2_60
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 27]
Domain space on <i2> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 28, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 4
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
	---- In range: [1, 28, 28, ]
	---- Out range: [28, 28, ]
	---- Stride: 
	---- Start Addr: [0, 0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, ]
		[0, 0, 0, 1, ]
		]

origin: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_2[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }, transform: { conv_stencil_BANK_2[d0, d1] -> conv_stencil_BANK_2_0_agg[d0, d1] }
access map : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_2[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }need to find inner dim
dim id: 1
Relation map{0, 0, 1}
vec loop dim: 2
Autogen trans:{ op_hcompute_conv_stencil_2[i0, i1, i2] -> op_hcompute_conv_stencil_2[i0, i1, 4i2] }
sched domain: { op_hcompute_conv_stencil_2[i0, i1, i2] }
	sched domain: { op_hcompute_conv_stencil_2[i0, i1, i2] }
	sched before trans: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
	sched after trans: { op_hcompute_conv_stencil_2[i0 = 0, i1, i2] -> [28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
Fetch_ii: 4
	final sched: { op_hcompute_conv_stencil_2[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
Autogen slice:{ conv_stencil_BANK_2[i0, i1] -> conv_stencil_BANK_2[i0, o1] : -3 + i1 <= 4o1 <= i1 }
trans max: 6 , origin max: 6
agg2sram sched: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_2_in2agg_0[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_2_0_agg[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_2_in2agg_0[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_2_0_agg[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_2_in2agg_0[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_2_in2agg_0[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_0_agg[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_0_agg[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
AGG : --- conv_stencil_BANK_2_0_agg
	---- 1 in ports
		conv_stencil_op_hcompute_conv_stencil_2_60_in
			dom : { op_hcompute_conv_stencil_2_in2agg_0[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			acc : { op_hcompute_conv_stencil_2_in2agg_0[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_2_0_agg[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			sched: { op_hcompute_conv_stencil_2_in2agg_0[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			min location: { conv_stencil_BANK_2_0_agg[0, 0] }
			max location: { conv_stencil_BANK_2_0_agg[27, 27] }

	---- 4 out ports:
		conv_stencil_op_hcompute_conv_stencil_2_60_out_0
			dom : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_0_agg[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_0_agg[0, 0] }
			max location: { conv_stencil_BANK_2_0_agg[27, 24] }

		conv_stencil_op_hcompute_conv_stencil_2_60_out_1
			dom : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_0_agg[0, 1] }
			max location: { conv_stencil_BANK_2_0_agg[27, 25] }

		conv_stencil_op_hcompute_conv_stencil_2_60_out_2
			dom : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_0_agg[0, 2] }
			max location: { conv_stencil_BANK_2_0_agg[27, 26] }

		conv_stencil_op_hcompute_conv_stencil_2_60_out_3
			dom : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_0_agg[0, 3] }
			max location: { conv_stencil_BANK_2_0_agg[27, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_2_60_write_agg_in
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_2_60_in
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_2_60_write_agg_out
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_2_60_out_0
			conv_stencil_op_hcompute_conv_stencil_2_60_out_1
			conv_stencil_op_hcompute_conv_stencil_2_60_out_2
			conv_stencil_op_hcompute_conv_stencil_2_60_out_3

AGG Schedule: { op_hcompute_conv_stencil_2_in2agg_0[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
Vectorize input port bundle: conv_stencil_op_hcompute_conv_stencil_5_6_write
	vectorize input port: conv_stencil_op_hcompute_conv_stencil_5_6
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 28, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i4, idx: 5, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 6
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
		 name: i3	 id: 4
		 name: i4	 id: 5
	---- In range: [1, 3, 3, 28, 28, ]
	---- Out range: [28, 28, ]
	---- Stride: 
	---- Start Addr: [0, 0, ]
	---- Access Matrix: 
		[[0, 0, 0, 0, 1, 0, ]
		[0, 0, 0, 0, 0, 1, ]
		]

origin: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_2[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }, transform: { conv_stencil_BANK_2[d0, d1] -> conv_stencil_BANK_2_1_agg[d0, d1] }
access map expr:[i3, 0, i4]
domain: { op_hcompute_conv_stencil_5[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
access map: { op_hcompute_conv_stencil_5[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2[i3, 0, i4] }
access map : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_2[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }need to find inner dim
dim id: 1
Relation map{0, 0, 0, 0, 1}
vec loop dim: 4
Autogen trans:{ op_hcompute_conv_stencil_5[i0, i1, i2, i3, i4] -> op_hcompute_conv_stencil_5[i0, i1, i2, i3, 4i4] }
sched domain: { op_hcompute_conv_stencil_5[i0, i1, i2, i3, i4] }
	sched domain: { op_hcompute_conv_stencil_5[i0, i1, i2, i3, i4] }
	sched before trans: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
	sched after trans: { op_hcompute_conv_stencil_5[i0 = 0, i1, i2, i3, i4] -> [7204 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
Fetch_ii: 4
	final sched: { op_hcompute_conv_stencil_5[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
Autogen slice:{ conv_stencil_BANK_2[i0, i1] -> conv_stencil_BANK_2[i0, o1] : -3 + i1 <= 4o1 <= i1 }
trans max: 6 , origin max: 6
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i3, 0, 4*i4]
domain: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access map: { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 4i4] }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i3, 0, 4*i4+1]
domain: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access map: { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 1 + 4i4] }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i3, 0, 4*i4+2]
domain: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access map: { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 2 + 4i4] }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i3, 0, 4*i4+3]
domain: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access map: { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 3 + 4i4] }
agg2sram sched: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_in2agg_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
After dim id set: { op_hcompute_conv_stencil_5_in2agg_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
before dim id set :{ op_hcompute_conv_stencil_5_in2agg_1[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_5_in2agg_1[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
AGG : --- conv_stencil_BANK_2_1_agg
	---- 1 in ports
		conv_stencil_op_hcompute_conv_stencil_5_6_in
			dom : { op_hcompute_conv_stencil_5_in2agg_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			acc : { op_hcompute_conv_stencil_5_in2agg_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_5_in2agg_1[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_2_1_agg[0, 0, 0] }
			max location: { conv_stencil_BANK_2_1_agg[27, 0, 27] }

	---- 4 out ports:
		conv_stencil_op_hcompute_conv_stencil_5_6_out_0
			dom : { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_1_agg[0, 0, 0] }
			max location: { conv_stencil_BANK_2_1_agg[27, 0, 24] }

		conv_stencil_op_hcompute_conv_stencil_5_6_out_1
			dom : { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_1_agg[0, 0, 1] }
			max location: { conv_stencil_BANK_2_1_agg[27, 0, 25] }

		conv_stencil_op_hcompute_conv_stencil_5_6_out_2
			dom : { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_1_agg[0, 0, 2] }
			max location: { conv_stencil_BANK_2_1_agg[27, 0, 26] }

		conv_stencil_op_hcompute_conv_stencil_5_6_out_3
			dom : { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_1_agg[0, 0, 3] }
			max location: { conv_stencil_BANK_2_1_agg[27, 0, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_5_6_write_agg_in
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_5_6_in
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_5_6_write_agg_out
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_5_6_out_0
			conv_stencil_op_hcompute_conv_stencil_5_6_out_1
			conv_stencil_op_hcompute_conv_stencil_5_6_out_2
			conv_stencil_op_hcompute_conv_stencil_5_6_out_3

AGG Schedule: { op_hcompute_conv_stencil_5_in2agg_1[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
Vectorize output port bundle: conv_stencil_op_hcompute_conv_stencil_5_7_read
	Vectorize output port: conv_stencil_op_hcompute_conv_stencil_5_7
Autogen slice:{ conv_stencil_BANK_2[i0, i1] -> conv_stencil_BANK_2[i0, o1] : -3 + i1 <= 4o1 <= i1 }
Range slice: { conv_stencil_BANK_2[i0, i1] -> conv_stencil_BANK_2[i0, o1] : -3 + i1 <= 4o1 <= i1 }
after slice{ op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
	aff : { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(floor((conv_s1_x)/4))] }
	div dim: 1
    === div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	Dim: 4 denom: 4
	Trans str{op_hcompute_conv_stencil_5[d0, d1, d2, d3, d4]->op_hcompute_conv_stencil_5[d0, d1, d2, d3, floor(d4/4), d4%4]}
{ op_hcompute_conv_stencil_5[d0, d1, d2, d3, d4] -> op_hcompute_conv_stencil_5[d0, d1, d2, d3, o4, o5] : (-d4 + o5) mod 4 = 0 and -3 + d4 <= 4o4 <= d4 and 0 <= o5 <= 3 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 6]
Domain space on <i5> is: [0, 3]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 7, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i4, idx: 5, coef: 1, vec_stride_in_addr:1
access map expr:[i3, i4]
{ op_hcompute_conv_stencil_5[i0, i1, i2, i3, i4, i5] -> [(i3)] }
{ op_hcompute_conv_stencil_5[i0, i1, i2, i3, i4, i5] -> [(i3)] }
access map : { op_hcompute_conv_stencil_5[i0 = 0, i1, i2, i3, i4, i5] -> conv_stencil_BANK_2[i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 and 0 <= i5 <= 3 }need to find inner dim
dim id: 1
Relation map{0, 0, 0, 0, 1, 0}
Vectorization dimension: 4
	aff : { op_hcompute_conv_stencil_5[i0, i1, i2, i3, i4, i5] -> [(i3)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_5[i0, i1, i2, i3, i4, i5] -> [(i4)] }
	div dim: 0
rem: { op_hcompute_conv_stencil_5[i0 = 0, i1, i2, i3, i4, i5] -> conv_stencil_BANK_2[i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 and 0 <= i5 <= 3 }
new: { op_hcompute_conv_stencil_5[0, i1, i2, i3, i4, i5] -> conv_stencil_BANK_2[i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 and 0 <= i5 <= 3 }
base_str : {op_hcompute_conv_stencil_5[i0=0, i1=0, i2=0, i3=0, i4=0, i5]}
	{ op_hcompute_conv_stencil_5[i0 = 0, i1 = 0, i2 = 0, i3 = 0, i4 = 0, i5] }
origin max: 0
trans max: 0
ahead_step : 0
sched domain: { op_hcompute_conv_stencil_5[i0, i1, i2, i3, i4, i5 = 0] }
sched domain: { op_hcompute_conv_stencil_5[i0, i1, i2, i3, i4, i5 = 0] }
remove dimension: {5}
before:{ op_hcompute_conv_stencil_5[i0 = 0, i1, i2, i3, i4, i5] -> conv_stencil_BANK_2[i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 and 0 <= i5 <= 3 }
after:{ op_hcompute_conv_stencil_5[i0 = 0, i1, i2, i3, i4, i5 = 0] -> conv_stencil_BANK_2[i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
remove dimension: {5}
sched before projection: { op_hcompute_conv_stencil_5[0, i1, i2, i3, i4] -> [7204 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access: { op_hcompute_conv_stencil_5[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2[i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access map : { op_hcompute_conv_stencil_5[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2[i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }need to find inner dim
dim id: 1
Relation map{0, 0, 0, 0, 1}
vectorization dimension after irrelevant dimension removal: 4
sched before adjust: { op_hcompute_conv_stencil_5[0, i1, i2, i3, i4] -> [7204 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	 output sched: { op_hcompute_conv_stencil_5[0, i1, i2, i3, i4] -> [7204 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	 temp sched: { op_hcompute_conv_stencil_5[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
final schedule: { op_hcompute_conv_stencil_5[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
final access: { op_hcompute_conv_stencil_5[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2[i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 28, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i4, idx: 5, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 6
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
		 name: i3	 id: 4
		 name: i4	 id: 5
	---- In range: [1, 3, 3, 28, 28, ]
	---- Out range: [28, 28, ]
	---- Stride: 
	---- Start Addr: [0, 0, ]
	---- Access Matrix: 
		[[0, 0, 0, 0, 1, 0, ]
		[0, 0, 0, 0, 0, 1, ]
		]

	 rewrite access map: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i3, 0, 4*i4]
domain: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access map: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 4i4] }
	 rewrite access map: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2[i3, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i3, 0, 4*i4+1]
domain: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access map: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 1 + 4i4] }
	 rewrite access map: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2[i3, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i3, 0, 4*i4+2]
domain: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access map: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 2 + 4i4] }
	 rewrite access map: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2[i3, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i3, 0, 4*i4+3]
domain: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access map: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 3 + 4i4] }
	Add TB output port: conv_stencil_op_hcompute_conv_stencil_5_7
origin: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_2[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }, transform: { conv_stencil_BANK_2[d0, d1] -> conv_stencil_BANK_2_0_tb[d0, d1] }
access map expr:[i3, 0, i4]
domain: { op_hcompute_conv_stencil_5[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
access map: { op_hcompute_conv_stencil_5[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2[i3, 0, i4] }
	Access map decouple reuse: { op_hcompute_conv_stencil_5[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
TB  : --- conv_stencil_BANK_2_0_tb
	---- 4 in ports
		conv_stencil_op_hcompute_conv_stencil_5_7_out_0
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_0_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_2_0_tb[27, 0, 24] }

		conv_stencil_op_hcompute_conv_stencil_5_7_out_1
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_0_tb[0, 0, 1] }
			max location: { conv_stencil_BANK_2_0_tb[27, 0, 25] }

		conv_stencil_op_hcompute_conv_stencil_5_7_out_2
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_0_tb[0, 0, 2] }
			max location: { conv_stencil_BANK_2_0_tb[27, 0, 26] }

		conv_stencil_op_hcompute_conv_stencil_5_7_out_3
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_0_tb[0, 0, 3] }
			max location: { conv_stencil_BANK_2_0_tb[27, 0, 27] }

	---- 1 out ports:
		conv_stencil_op_hcompute_conv_stencil_5_7_out
			dom : { op_hcompute_conv_stencil_5_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_5_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_2_0_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_2_0_tb[27, 0, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_5_7_read_tb_in
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_5_7_out_0
			conv_stencil_op_hcompute_conv_stencil_5_7_out_1
			conv_stencil_op_hcompute_conv_stencil_5_7_out_2
			conv_stencil_op_hcompute_conv_stencil_5_7_out_3
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_5_7_read_tb_out
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_5_7_out

before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
After dim id set: { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
before dim id set :{ op_hcompute_conv_stencil_5_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_5_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
TB  : --- conv_stencil_BANK_2_0_tb
	---- 4 in ports
		conv_stencil_op_hcompute_conv_stencil_5_7_out_0
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_0_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_2_0_tb[27, 0, 24] }

		conv_stencil_op_hcompute_conv_stencil_5_7_out_1
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_0_tb[0, 0, 1] }
			max location: { conv_stencil_BANK_2_0_tb[27, 0, 25] }

		conv_stencil_op_hcompute_conv_stencil_5_7_out_2
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_0_tb[0, 0, 2] }
			max location: { conv_stencil_BANK_2_0_tb[27, 0, 26] }

		conv_stencil_op_hcompute_conv_stencil_5_7_out_3
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_0_tb[0, 0, 3] }
			max location: { conv_stencil_BANK_2_0_tb[27, 0, 27] }

	---- 1 out ports:
		conv_stencil_op_hcompute_conv_stencil_5_7_out
			dom : { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			acc : { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_5_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_2_0_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_2_0_tb[27, 0, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_5_7_read_tb_in
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_5_7_out_0
			conv_stencil_op_hcompute_conv_stencil_5_7_out_1
			conv_stencil_op_hcompute_conv_stencil_5_7_out_2
			conv_stencil_op_hcompute_conv_stencil_5_7_out_3
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_5_7_read_tb_out
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_5_7_out

TB Schedule: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6; op_hcompute_conv_stencil_5_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Vectorize output port bundle: conv_stencil_op_hcompute_hw_output_stencil_1_read
	Vectorize output port: conv_stencil_op_hcompute_hw_output_stencil_1
Autogen slice:{ conv_stencil_BANK_2[i0, i1] -> conv_stencil_BANK_2[i0, o1] : -3 + i1 <= 4o1 <= i1 }
Range slice: { conv_stencil_BANK_2[i0, i1] -> conv_stencil_BANK_2[i0, o1] : -3 + i1 <= 4o1 <= i1 }
after slice{ op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_y_yi)] }
	aff : { op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_y_yi)] }
	div dim: 0
	aff : { op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(floor((hw_output_s0_x_xi)/4))] }
	div dim: 1
    === div: { op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_x_xi)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	Dim: 3 denom: 4
	Trans str{op_hcompute_hw_output_stencil[d0, d1, d2, d3]->op_hcompute_hw_output_stencil[d0, d1, d2, floor(d3/4), d3%4]}
{ op_hcompute_hw_output_stencil[d0, d1, d2, d3] -> op_hcompute_hw_output_stencil[d0, d1, d2, o3, o4] : (-d3 + o4) mod 4 = 0 and -3 + d3 <= 4o3 <= d3 and 0 <= o4 <= 3 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [2, 2]
Domain space on <i2> is: [0, 27]
Domain space on <i3> is: [0, 6]
Domain space on <i4> is: [0, 3]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 7, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
access map expr:[i2, i3]
{ op_hcompute_hw_output_stencil[i0, i1, i2, i3, i4] -> [(i2)] }
{ op_hcompute_hw_output_stencil[i0, i1, i2, i3, i4] -> [(i2)] }
access map : { op_hcompute_hw_output_stencil[i0 = 0, i1 = 2, i2, i3, i4] -> conv_stencil_BANK_2[i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 and 0 <= i4 <= 3 }need to find inner dim
dim id: 1
Relation map{0, 0, 0, 1, 0}
Vectorization dimension: 3
	aff : { op_hcompute_hw_output_stencil[i0, i1, i2, i3, i4] -> [(i2)] }
	div dim: 0
	aff : { op_hcompute_hw_output_stencil[i0, i1, i2, i3, i4] -> [(i3)] }
	div dim: 0
rem: { op_hcompute_hw_output_stencil[i0 = 0, i1 = 2, i2, i3, i4] -> conv_stencil_BANK_2[i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 and 0 <= i4 <= 3 }
new: { op_hcompute_hw_output_stencil[0, 2, i2, i3, i4] -> conv_stencil_BANK_2[i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 and 0 <= i4 <= 3 }
base_str : {op_hcompute_hw_output_stencil[i0=0, i1=2, i2=0, i3=0, i4]}
	{ op_hcompute_hw_output_stencil[i0 = 0, i1 = 2, i2 = 0, i3 = 0, i4] }
origin max: 0
trans max: 0
ahead_step : 0
sched domain: { op_hcompute_hw_output_stencil[i0, i1, i2, i3, i4 = 0] }
sched domain: { op_hcompute_hw_output_stencil[i0, i1, i2, i3, i4 = 0] }
remove dimension: {4, 1}
before:{ op_hcompute_hw_output_stencil[i0 = 0, i1 = 2, i2, i3, i4] -> conv_stencil_BANK_2[i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 and 0 <= i4 <= 3 }
after:{ op_hcompute_hw_output_stencil[i0 = 0, i1 = 2, i2, i3, i4 = 0] -> conv_stencil_BANK_2[i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
remove dimension: {4, 1}
sched before projection: { op_hcompute_hw_output_stencil[0, i1, i2] -> [16832 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
access: { op_hcompute_hw_output_stencil[i0 = 0, i2, i3] -> conv_stencil_BANK_2[i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
access map : { op_hcompute_hw_output_stencil[i0 = 0, i2, i3] -> conv_stencil_BANK_2[i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }need to find inner dim
dim id: 1
Relation map{0, 0, 1}
vectorization dimension after irrelevant dimension removal: 2
sched before adjust: { op_hcompute_hw_output_stencil[0, i1, i2] -> [16832 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	 output sched: { op_hcompute_hw_output_stencil[0, i1, i2] -> [16832 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	 temp sched: { op_hcompute_hw_output_stencil[i0 = 0, i1, i2] -> [16830 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
final schedule: { op_hcompute_hw_output_stencil[i0 = 0, i1, i2] -> [16830 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
final access: { op_hcompute_hw_output_stencil[i0 = 0, i2, i3] -> conv_stencil_BANK_2[i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [2, 2]
Domain space on <i2> is: [0, 27]
Domain space on <i3> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 28, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 5
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
		 name: i3	 id: 4
	---- In range: [1, 1, 28, 28, ]
	---- Out range: [28, 28, ]
	---- Stride: 
	---- Start Addr: [0, 0, ]
	---- Access Matrix: 
		[[0, 0, 0, 1, 0, ]
		[0, 0, 0, 0, 1, ]
		]

	 rewrite access map: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_2[i2, 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 27]
Domain space on <i2> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[i1, 0, 4*i2]
domain: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
access map: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 4i2] }
	 rewrite access map: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_2[i2, 1 + 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 27]
Domain space on <i2> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[i1, 0, 4*i2+1]
domain: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
access map: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 1 + 4i2] }
	 rewrite access map: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_2[i2, 2 + 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 27]
Domain space on <i2> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[i1, 0, 4*i2+2]
domain: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
access map: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 2 + 4i2] }
	 rewrite access map: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_2[i2, 3 + 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 27]
Domain space on <i2> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[i1, 0, 4*i2+3]
domain: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
access map: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 3 + 4i2] }
	Add TB output port: conv_stencil_op_hcompute_hw_output_stencil_1
origin: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w = 2, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil_BANK_2[hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }, transform: { conv_stencil_BANK_2[d0, d1] -> conv_stencil_BANK_2_1_tb[d0, d1] }
access map expr:[i2, 0, i3]
domain: { op_hcompute_hw_output_stencil[i0 = 0, i1 = 2, i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 27 }
access map: { op_hcompute_hw_output_stencil[root = 0, i1, i2, i3] -> conv_stencil_BANK_2[i2, 0, i3] }
	Access map decouple reuse: { op_hcompute_hw_output_stencil[root = 0, i1 = 2, i2, i3] -> conv_stencil_BANK_2_1_tb[i2, 0, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 27 }
TB  : --- conv_stencil_BANK_2_1_tb
	---- 4 in ports
		conv_stencil_op_hcompute_hw_output_stencil_1_out_0
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16830 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_1_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_2_1_tb[27, 0, 24] }

		conv_stencil_op_hcompute_hw_output_stencil_1_out_1
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16830 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_1_tb[0, 0, 1] }
			max location: { conv_stencil_BANK_2_1_tb[27, 0, 25] }

		conv_stencil_op_hcompute_hw_output_stencil_1_out_2
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16830 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_1_tb[0, 0, 2] }
			max location: { conv_stencil_BANK_2_1_tb[27, 0, 26] }

		conv_stencil_op_hcompute_hw_output_stencil_1_out_3
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16830 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_1_tb[0, 0, 3] }
			max location: { conv_stencil_BANK_2_1_tb[27, 0, 27] }

	---- 1 out ports:
		conv_stencil_op_hcompute_hw_output_stencil_1_out
			dom : { op_hcompute_hw_output_stencil_tb2out_1[root = 0, hw_output_s0_w = 2, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			acc : { op_hcompute_hw_output_stencil_tb2out_1[root = 0, i1 = 2, i2, i3] -> conv_stencil_BANK_2_1_tb[i2, 0, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_hw_output_stencil_tb2out_1[root = 0, hw_output_s0_w = 2, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [16832 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			min location: { conv_stencil_BANK_2_1_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_2_1_tb[27, 0, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_hw_output_stencil_1_read_tb_in
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1_out_0
			conv_stencil_op_hcompute_hw_output_stencil_1_out_1
			conv_stencil_op_hcompute_hw_output_stencil_1_out_2
			conv_stencil_op_hcompute_hw_output_stencil_1_out_3
	---- Output Bundles
		conv_stencil_op_hcompute_hw_output_stencil_1_read_tb_out
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1_out

before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16830 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16830 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16830 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16830 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16830 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16830 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16830 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16830 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_tb2out_1[root = 0, i1 = 2, i2, i3] -> conv_stencil_BANK_2_1_tb[i2, 0, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 27 }
After dim id set: { op_hcompute_hw_output_stencil_tb2out_1[root = 0, i1 = 2, i2, i3] -> conv_stencil_BANK_2_1_tb[i2, 0, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 27 }
before dim id set :{ op_hcompute_hw_output_stencil_tb2out_1[root = 0, hw_output_s0_w = 2, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [16832 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
After dim id set: { op_hcompute_hw_output_stencil_tb2out_1[root = 0, hw_output_s0_w = 2, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [16832 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
TB  : --- conv_stencil_BANK_2_1_tb
	---- 4 in ports
		conv_stencil_op_hcompute_hw_output_stencil_1_out_0
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16830 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_1_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_2_1_tb[27, 0, 24] }

		conv_stencil_op_hcompute_hw_output_stencil_1_out_1
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16830 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_1_tb[0, 0, 1] }
			max location: { conv_stencil_BANK_2_1_tb[27, 0, 25] }

		conv_stencil_op_hcompute_hw_output_stencil_1_out_2
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16830 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_1_tb[0, 0, 2] }
			max location: { conv_stencil_BANK_2_1_tb[27, 0, 26] }

		conv_stencil_op_hcompute_hw_output_stencil_1_out_3
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16830 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_1_tb[0, 0, 3] }
			max location: { conv_stencil_BANK_2_1_tb[27, 0, 27] }

	---- 1 out ports:
		conv_stencil_op_hcompute_hw_output_stencil_1_out
			dom : { op_hcompute_hw_output_stencil_tb2out_1[root = 0, i1 = 2, i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_hw_output_stencil_tb2out_1[root = 0, i1 = 2, i2, i3] -> conv_stencil_BANK_2_1_tb[i2, 0, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_hw_output_stencil_tb2out_1[root = 0, hw_output_s0_w = 2, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [16832 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			min location: { conv_stencil_BANK_2_1_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_2_1_tb[27, 0, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_hw_output_stencil_1_read_tb_in
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1_out_0
			conv_stencil_op_hcompute_hw_output_stencil_1_out_1
			conv_stencil_op_hcompute_hw_output_stencil_1_out_2
			conv_stencil_op_hcompute_hw_output_stencil_1_out_3
	---- Output Bundles
		conv_stencil_op_hcompute_hw_output_stencil_1_read_tb_out
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1_out

TB Schedule: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16830 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6; op_hcompute_hw_output_stencil_tb2out_1[root = 0, hw_output_s0_w = 2, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [16832 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
before dim id set :{ op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_sram[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_sram[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_sram[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_sram[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_sram[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_sram[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_sram[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_sram[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_2_sram[i2, 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_2_sram[i2, 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16830 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16830 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_2_sram[i2, 1 + 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_2_sram[i2, 1 + 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16830 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16830 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_2_sram[i2, 2 + 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_2_sram[i2, 2 + 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16830 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16830 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_2_sram[i2, 3 + 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_2_sram[i2, 3 + 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16830 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16830 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
SRAM: --- conv_stencil_BANK_2_sram
	---- 8 in ports
		conv_stencil_op_hcompute_conv_stencil_2_60_in_0
			dom : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_sram[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 0] }
			max location: { conv_stencil_BANK_2_sram[27, 24] }

		conv_stencil_op_hcompute_conv_stencil_2_60_in_1
			dom : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_sram[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 1] }
			max location: { conv_stencil_BANK_2_sram[27, 25] }

		conv_stencil_op_hcompute_conv_stencil_2_60_in_2
			dom : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_sram[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 2] }
			max location: { conv_stencil_BANK_2_sram[27, 26] }

		conv_stencil_op_hcompute_conv_stencil_2_60_in_3
			dom : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_sram[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 3] }
			max location: { conv_stencil_BANK_2_sram[27, 27] }

		conv_stencil_op_hcompute_conv_stencil_5_6_in_0
			dom : { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 0] }
			max location: { conv_stencil_BANK_2_sram[27, 24] }

		conv_stencil_op_hcompute_conv_stencil_5_6_in_1
			dom : { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 1] }
			max location: { conv_stencil_BANK_2_sram[27, 25] }

		conv_stencil_op_hcompute_conv_stencil_5_6_in_2
			dom : { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 2] }
			max location: { conv_stencil_BANK_2_sram[27, 26] }

		conv_stencil_op_hcompute_conv_stencil_5_6_in_3
			dom : { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 3] }
			max location: { conv_stencil_BANK_2_sram[27, 27] }

	---- 8 out ports:
		conv_stencil_op_hcompute_conv_stencil_5_7_out_0
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 0] }
			max location: { conv_stencil_BANK_2_sram[27, 24] }

		conv_stencil_op_hcompute_conv_stencil_5_7_out_1
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 1] }
			max location: { conv_stencil_BANK_2_sram[27, 25] }

		conv_stencil_op_hcompute_conv_stencil_5_7_out_2
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 2] }
			max location: { conv_stencil_BANK_2_sram[27, 26] }

		conv_stencil_op_hcompute_conv_stencil_5_7_out_3
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 3] }
			max location: { conv_stencil_BANK_2_sram[27, 27] }

		conv_stencil_op_hcompute_hw_output_stencil_1_out_0
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_2_sram[i2, 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16830 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 0] }
			max location: { conv_stencil_BANK_2_sram[27, 24] }

		conv_stencil_op_hcompute_hw_output_stencil_1_out_1
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_2_sram[i2, 1 + 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16830 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 1] }
			max location: { conv_stencil_BANK_2_sram[27, 25] }

		conv_stencil_op_hcompute_hw_output_stencil_1_out_2
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_2_sram[i2, 2 + 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16830 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 2] }
			max location: { conv_stencil_BANK_2_sram[27, 26] }

		conv_stencil_op_hcompute_hw_output_stencil_1_out_3
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_2_sram[i2, 3 + 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16830 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 3] }
			max location: { conv_stencil_BANK_2_sram[27, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_2_60_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_2_60_in_0
			conv_stencil_op_hcompute_conv_stencil_2_60_in_1
			conv_stencil_op_hcompute_conv_stencil_2_60_in_2
			conv_stencil_op_hcompute_conv_stencil_2_60_in_3
		conv_stencil_op_hcompute_conv_stencil_5_6_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_5_6_in_0
			conv_stencil_op_hcompute_conv_stencil_5_6_in_1
			conv_stencil_op_hcompute_conv_stencil_5_6_in_2
			conv_stencil_op_hcompute_conv_stencil_5_6_in_3
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_5_7_read
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_5_7_out_0
			conv_stencil_op_hcompute_conv_stencil_5_7_out_1
			conv_stencil_op_hcompute_conv_stencil_5_7_out_2
			conv_stencil_op_hcompute_conv_stencil_5_7_out_3
		conv_stencil_op_hcompute_hw_output_stencil_1_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1_out_0
			conv_stencil_op_hcompute_hw_output_stencil_1_out_1
			conv_stencil_op_hcompute_hw_output_stencil_1_out_2
			conv_stencil_op_hcompute_hw_output_stencil_1_out_3

SRAM Schedule: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6; op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16830 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6; op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6; op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
Subbuf type: tb
Project ID: [1, ]
number of banks = 1
bank func = {[a_0, a_1, a_2] -> [a_0 % 1, a_1 % 1, a_2 % 1]}
range2bank: { conv_stencil_BANK_2_0_tb[a_0, a_1, a_2] -> [0, 0, 0] }
	global range of bank: { conv_stencil_BANK_2_0_tb[a_0, a_1 = 0, a_2] -> [0, 0, 0] : 0 <= a_0 <= 27 and 0 <= a_2 <= 27; conv_stencil_BANK_2_0_tb[a_0, a_1 = 0, a_2] -> [0, 0, 0] : 0 <= a_0 <= 27 and 0 <= a_2 <= 27 and (((2 + a_2) mod 4 = 0 and 2 <= a_2 <= 26) or ((1 + a_2) mod 4 = 0 and a_2 >= 3) or ((a_2) mod 4 = 0 and a_2 <= 24) or ((-1 + a_2) mod 4 = 0 and 0 < a_2 <= 25)) }
	{ [0, 0, 0] } this bank rddom: { conv_stencil_BANK_2_0_tb[a_0, a_1 = 0, a_2] : 0 <= a_0 <= 27 and 0 <= a_2 <= 27 }
	write map: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	write map after decouple: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	write map: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	write map after decouple: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	write map: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	write map after decouple: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	write map: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	write map after decouple: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	read map: { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
	read map after decouple: { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
decouple buffer no.0
--- conv_stencil_BANK_2_0_tb_0
	---- 4 in ports
		conv_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_5_sram2tb_0_0
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_0_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_2_0_tb[27, 0, 24] }

		conv_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_5_sram2tb_0_1
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_0_tb[0, 0, 1] }
			max location: { conv_stencil_BANK_2_0_tb[27, 0, 25] }

		conv_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_5_sram2tb_0_2
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_0_tb[0, 0, 2] }
			max location: { conv_stencil_BANK_2_0_tb[27, 0, 26] }

		conv_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_5_sram2tb_0_3
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_0_tb[0, 0, 3] }
			max location: { conv_stencil_BANK_2_0_tb[27, 0, 27] }

	---- 1 out ports:
		conv_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_5_tb2out_0_4
			dom : { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			acc : { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_5_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_2_0_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_2_0_tb[27, 0, 27] }

	---- Input Bundles
		op_hcompute_conv_stencil_5_sram2tb_0_write
		---- Ports...
			conv_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_5_sram2tb_0_0
			conv_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_5_sram2tb_0_1
			conv_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_5_sram2tb_0_2
			conv_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_5_sram2tb_0_3
	---- Output Bundles
		op_hcompute_conv_stencil_5_tb2out_0_read
		---- Ports...
			conv_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_5_tb2out_0_4
Subbuf type: agg
Project ID: [1, ]
number of banks = 1
bank func = {[a_0, a_1, a_2] -> [a_0 % 1, a_1 % 1, a_2 % 1]}
range2bank: { conv_stencil_BANK_2_1_agg[a_0, a_1, a_2] -> [0, 0, 0] }
	global range of bank: { conv_stencil_BANK_2_1_agg[a_0, a_1 = 0, a_2] -> [0, 0, 0] : 0 <= a_0 <= 27 and 0 <= a_2 <= 27; conv_stencil_BANK_2_1_agg[a_0, a_1 = 0, a_2] -> [0, 0, 0] : 0 <= a_0 <= 27 and 0 <= a_2 <= 27 and (((2 + a_2) mod 4 = 0 and 2 <= a_2 <= 26) or ((1 + a_2) mod 4 = 0 and a_2 >= 3) or ((a_2) mod 4 = 0 and a_2 <= 24) or ((-1 + a_2) mod 4 = 0 and 0 < a_2 <= 25)) }
	{ [0, 0, 0] } this bank rddom: { conv_stencil_BANK_2_1_agg[a_0, a_1 = 0, a_2] : 0 <= a_0 <= 27 and 0 <= a_2 <= 27 }
	write map: { op_hcompute_conv_stencil_5_in2agg_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
	write map after decouple: { op_hcompute_conv_stencil_5_in2agg_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
	read map: { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	read map after decouple: { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	read map: { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	read map after decouple: { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	read map: { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	read map after decouple: { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	read map: { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	read map after decouple: { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
decouple buffer no.0
--- conv_stencil_BANK_2_1_agg_0
	---- 1 in ports
		conv_stencil_BANK_2_1_agg_0_op_hcompute_conv_stencil_5_in2agg_1_0
			dom : { op_hcompute_conv_stencil_5_in2agg_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			acc : { op_hcompute_conv_stencil_5_in2agg_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_5_in2agg_1[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_2_1_agg[0, 0, 0] }
			max location: { conv_stencil_BANK_2_1_agg[27, 0, 27] }

	---- 4 out ports:
		conv_stencil_BANK_2_1_agg_0_op_hcompute_conv_stencil_5_agg2sram_1_1
			dom : { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_1_agg[0, 0, 0] }
			max location: { conv_stencil_BANK_2_1_agg[27, 0, 24] }

		conv_stencil_BANK_2_1_agg_0_op_hcompute_conv_stencil_5_agg2sram_1_2
			dom : { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_1_agg[0, 0, 1] }
			max location: { conv_stencil_BANK_2_1_agg[27, 0, 25] }

		conv_stencil_BANK_2_1_agg_0_op_hcompute_conv_stencil_5_agg2sram_1_3
			dom : { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_1_agg[0, 0, 2] }
			max location: { conv_stencil_BANK_2_1_agg[27, 0, 26] }

		conv_stencil_BANK_2_1_agg_0_op_hcompute_conv_stencil_5_agg2sram_1_4
			dom : { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_1_agg[0, 0, 3] }
			max location: { conv_stencil_BANK_2_1_agg[27, 0, 27] }

	---- Input Bundles
		op_hcompute_conv_stencil_5_in2agg_1_write
		---- Ports...
			conv_stencil_BANK_2_1_agg_0_op_hcompute_conv_stencil_5_in2agg_1_0
	---- Output Bundles
		op_hcompute_conv_stencil_5_agg2sram_1_read
		---- Ports...
			conv_stencil_BANK_2_1_agg_0_op_hcompute_conv_stencil_5_agg2sram_1_1
			conv_stencil_BANK_2_1_agg_0_op_hcompute_conv_stencil_5_agg2sram_1_2
			conv_stencil_BANK_2_1_agg_0_op_hcompute_conv_stencil_5_agg2sram_1_3
			conv_stencil_BANK_2_1_agg_0_op_hcompute_conv_stencil_5_agg2sram_1_4
Subbuf type: tb
Project ID: [1, ]
number of banks = 1
bank func = {[a_0, a_1, a_2] -> [a_0 % 1, a_1 % 1, a_2 % 1]}
range2bank: { conv_stencil_BANK_2_1_tb[a_0, a_1, a_2] -> [0, 0, 0] }
	global range of bank: { conv_stencil_BANK_2_1_tb[a_0, a_1 = 0, a_2] -> [0, 0, 0] : 0 <= a_0 <= 27 and 0 <= a_2 <= 27; conv_stencil_BANK_2_1_tb[a_0, a_1 = 0, a_2] -> [0, 0, 0] : 0 <= a_0 <= 27 and 0 <= a_2 <= 27 and (((2 + a_2) mod 4 = 0 and 2 <= a_2 <= 26) or ((1 + a_2) mod 4 = 0 and a_2 >= 3) or ((a_2) mod 4 = 0 and a_2 <= 24) or ((-1 + a_2) mod 4 = 0 and 0 < a_2 <= 25)) }
	{ [0, 0, 0] } this bank rddom: { conv_stencil_BANK_2_1_tb[a_0, a_1 = 0, a_2] : 0 <= a_0 <= 27 and 0 <= a_2 <= 27 }
	write map: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	write map after decouple: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	write map: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	write map after decouple: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	write map: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	write map after decouple: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	write map: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	write map after decouple: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	read map: { op_hcompute_hw_output_stencil_tb2out_1[root = 0, i1 = 2, i2, i3] -> conv_stencil_BANK_2_1_tb[i2, 0, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 27 }
	read map after decouple: { op_hcompute_hw_output_stencil_tb2out_1[root = 0, i1 = 2, i2, i3] -> conv_stencil_BANK_2_1_tb[i2, 0, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 27 }
decouple buffer no.0
--- conv_stencil_BANK_2_1_tb_0
	---- 4 in ports
		conv_stencil_BANK_2_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_0
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16830 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_1_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_2_1_tb[27, 0, 24] }

		conv_stencil_BANK_2_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_1
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16830 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_1_tb[0, 0, 1] }
			max location: { conv_stencil_BANK_2_1_tb[27, 0, 25] }

		conv_stencil_BANK_2_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_2
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16830 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_1_tb[0, 0, 2] }
			max location: { conv_stencil_BANK_2_1_tb[27, 0, 26] }

		conv_stencil_BANK_2_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_3
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16830 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_1_tb[0, 0, 3] }
			max location: { conv_stencil_BANK_2_1_tb[27, 0, 27] }

	---- 1 out ports:
		conv_stencil_BANK_2_1_tb_0_op_hcompute_hw_output_stencil_tb2out_1_4
			dom : { op_hcompute_hw_output_stencil_tb2out_1[root = 0, i1 = 2, i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_hw_output_stencil_tb2out_1[root = 0, i1 = 2, i2, i3] -> conv_stencil_BANK_2_1_tb[i2, 0, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_hw_output_stencil_tb2out_1[root = 0, hw_output_s0_w = 2, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [16832 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			min location: { conv_stencil_BANK_2_1_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_2_1_tb[27, 0, 27] }

	---- Input Bundles
		op_hcompute_hw_output_stencil_sram2tb_1_write
		---- Ports...
			conv_stencil_BANK_2_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_0
			conv_stencil_BANK_2_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_1
			conv_stencil_BANK_2_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_2
			conv_stencil_BANK_2_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_3
	---- Output Bundles
		op_hcompute_hw_output_stencil_tb2out_1_read
		---- Ports...
			conv_stencil_BANK_2_1_tb_0_op_hcompute_hw_output_stencil_tb2out_1_4
After vectorization codegen: conv_stencil_BANK_2_0_agg
--- conv_stencil_BANK_2_0_agg
	---- 1 in ports
		conv_stencil_op_hcompute_conv_stencil_2_60_in
			dom : { op_hcompute_conv_stencil_2_in2agg_0[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			acc : { op_hcompute_conv_stencil_2_in2agg_0[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_2_0_agg[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			sched: { op_hcompute_conv_stencil_2_in2agg_0[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			min location: { conv_stencil_BANK_2_0_agg[0, 0] }
			max location: { conv_stencil_BANK_2_0_agg[27, 27] }

	---- 4 out ports:
		conv_stencil_op_hcompute_conv_stencil_2_60_out_0
			dom : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_0_agg[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_0_agg[0, 0] }
			max location: { conv_stencil_BANK_2_0_agg[27, 24] }

		conv_stencil_op_hcompute_conv_stencil_2_60_out_1
			dom : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_0_agg[0, 1] }
			max location: { conv_stencil_BANK_2_0_agg[27, 25] }

		conv_stencil_op_hcompute_conv_stencil_2_60_out_2
			dom : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_0_agg[0, 2] }
			max location: { conv_stencil_BANK_2_0_agg[27, 26] }

		conv_stencil_op_hcompute_conv_stencil_2_60_out_3
			dom : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_0_agg[0, 3] }
			max location: { conv_stencil_BANK_2_0_agg[27, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_2_60_write_agg_in
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_2_60_in
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_2_60_write_agg_out
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_2_60_out_0
			conv_stencil_op_hcompute_conv_stencil_2_60_out_1
			conv_stencil_op_hcompute_conv_stencil_2_60_out_2
			conv_stencil_op_hcompute_conv_stencil_2_60_out_3

After vectorization codegen: conv_stencil_BANK_2_0_tb_0
--- conv_stencil_BANK_2_0_tb_0
	---- 4 in ports
		conv_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_5_sram2tb_0_0
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_0_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_2_0_tb[27, 0, 24] }

		conv_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_5_sram2tb_0_1
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_0_tb[0, 0, 1] }
			max location: { conv_stencil_BANK_2_0_tb[27, 0, 25] }

		conv_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_5_sram2tb_0_2
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_0_tb[0, 0, 2] }
			max location: { conv_stencil_BANK_2_0_tb[27, 0, 26] }

		conv_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_5_sram2tb_0_3
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_0_tb[0, 0, 3] }
			max location: { conv_stencil_BANK_2_0_tb[27, 0, 27] }

	---- 1 out ports:
		conv_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_5_tb2out_0_4
			dom : { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			acc : { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_5_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_2_0_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_2_0_tb[27, 0, 27] }

	---- Input Bundles
		op_hcompute_conv_stencil_5_sram2tb_0_write
		---- Ports...
			conv_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_5_sram2tb_0_0
			conv_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_5_sram2tb_0_1
			conv_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_5_sram2tb_0_2
			conv_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_5_sram2tb_0_3
	---- Output Bundles
		op_hcompute_conv_stencil_5_tb2out_0_read
		---- Ports...
			conv_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_5_tb2out_0_4

After vectorization codegen: conv_stencil_BANK_2_1_agg_0
--- conv_stencil_BANK_2_1_agg_0
	---- 1 in ports
		conv_stencil_BANK_2_1_agg_0_op_hcompute_conv_stencil_5_in2agg_1_0
			dom : { op_hcompute_conv_stencil_5_in2agg_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			acc : { op_hcompute_conv_stencil_5_in2agg_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_5_in2agg_1[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_2_1_agg[0, 0, 0] }
			max location: { conv_stencil_BANK_2_1_agg[27, 0, 27] }

	---- 4 out ports:
		conv_stencil_BANK_2_1_agg_0_op_hcompute_conv_stencil_5_agg2sram_1_1
			dom : { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_1_agg[0, 0, 0] }
			max location: { conv_stencil_BANK_2_1_agg[27, 0, 24] }

		conv_stencil_BANK_2_1_agg_0_op_hcompute_conv_stencil_5_agg2sram_1_2
			dom : { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_1_agg[0, 0, 1] }
			max location: { conv_stencil_BANK_2_1_agg[27, 0, 25] }

		conv_stencil_BANK_2_1_agg_0_op_hcompute_conv_stencil_5_agg2sram_1_3
			dom : { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_1_agg[0, 0, 2] }
			max location: { conv_stencil_BANK_2_1_agg[27, 0, 26] }

		conv_stencil_BANK_2_1_agg_0_op_hcompute_conv_stencil_5_agg2sram_1_4
			dom : { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_1_agg[0, 0, 3] }
			max location: { conv_stencil_BANK_2_1_agg[27, 0, 27] }

	---- Input Bundles
		op_hcompute_conv_stencil_5_in2agg_1_write
		---- Ports...
			conv_stencil_BANK_2_1_agg_0_op_hcompute_conv_stencil_5_in2agg_1_0
	---- Output Bundles
		op_hcompute_conv_stencil_5_agg2sram_1_read
		---- Ports...
			conv_stencil_BANK_2_1_agg_0_op_hcompute_conv_stencil_5_agg2sram_1_1
			conv_stencil_BANK_2_1_agg_0_op_hcompute_conv_stencil_5_agg2sram_1_2
			conv_stencil_BANK_2_1_agg_0_op_hcompute_conv_stencil_5_agg2sram_1_3
			conv_stencil_BANK_2_1_agg_0_op_hcompute_conv_stencil_5_agg2sram_1_4

After vectorization codegen: conv_stencil_BANK_2_1_tb_0
--- conv_stencil_BANK_2_1_tb_0
	---- 4 in ports
		conv_stencil_BANK_2_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_0
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16830 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_1_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_2_1_tb[27, 0, 24] }

		conv_stencil_BANK_2_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_1
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16830 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_1_tb[0, 0, 1] }
			max location: { conv_stencil_BANK_2_1_tb[27, 0, 25] }

		conv_stencil_BANK_2_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_2
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16830 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_1_tb[0, 0, 2] }
			max location: { conv_stencil_BANK_2_1_tb[27, 0, 26] }

		conv_stencil_BANK_2_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_3
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16830 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_1_tb[0, 0, 3] }
			max location: { conv_stencil_BANK_2_1_tb[27, 0, 27] }

	---- 1 out ports:
		conv_stencil_BANK_2_1_tb_0_op_hcompute_hw_output_stencil_tb2out_1_4
			dom : { op_hcompute_hw_output_stencil_tb2out_1[root = 0, i1 = 2, i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_hw_output_stencil_tb2out_1[root = 0, i1 = 2, i2, i3] -> conv_stencil_BANK_2_1_tb[i2, 0, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_hw_output_stencil_tb2out_1[root = 0, hw_output_s0_w = 2, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [16832 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			min location: { conv_stencil_BANK_2_1_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_2_1_tb[27, 0, 27] }

	---- Input Bundles
		op_hcompute_hw_output_stencil_sram2tb_1_write
		---- Ports...
			conv_stencil_BANK_2_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_0
			conv_stencil_BANK_2_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_1
			conv_stencil_BANK_2_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_2
			conv_stencil_BANK_2_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_3
	---- Output Bundles
		op_hcompute_hw_output_stencil_tb2out_1_read
		---- Ports...
			conv_stencil_BANK_2_1_tb_0_op_hcompute_hw_output_stencil_tb2out_1_4

After vectorization codegen: conv_stencil_BANK_2_sram
--- conv_stencil_BANK_2_sram
	---- 8 in ports
		conv_stencil_op_hcompute_conv_stencil_2_60_in_0
			dom : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_sram[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 0] }
			max location: { conv_stencil_BANK_2_sram[27, 24] }

		conv_stencil_op_hcompute_conv_stencil_2_60_in_1
			dom : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_sram[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 1] }
			max location: { conv_stencil_BANK_2_sram[27, 25] }

		conv_stencil_op_hcompute_conv_stencil_2_60_in_2
			dom : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_sram[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 2] }
			max location: { conv_stencil_BANK_2_sram[27, 26] }

		conv_stencil_op_hcompute_conv_stencil_2_60_in_3
			dom : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_sram[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 3] }
			max location: { conv_stencil_BANK_2_sram[27, 27] }

		conv_stencil_op_hcompute_conv_stencil_5_6_in_0
			dom : { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 0] }
			max location: { conv_stencil_BANK_2_sram[27, 24] }

		conv_stencil_op_hcompute_conv_stencil_5_6_in_1
			dom : { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 1] }
			max location: { conv_stencil_BANK_2_sram[27, 25] }

		conv_stencil_op_hcompute_conv_stencil_5_6_in_2
			dom : { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 2] }
			max location: { conv_stencil_BANK_2_sram[27, 26] }

		conv_stencil_op_hcompute_conv_stencil_5_6_in_3
			dom : { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 3] }
			max location: { conv_stencil_BANK_2_sram[27, 27] }

	---- 8 out ports:
		conv_stencil_op_hcompute_conv_stencil_5_7_out_0
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 0] }
			max location: { conv_stencil_BANK_2_sram[27, 24] }

		conv_stencil_op_hcompute_conv_stencil_5_7_out_1
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 1] }
			max location: { conv_stencil_BANK_2_sram[27, 25] }

		conv_stencil_op_hcompute_conv_stencil_5_7_out_2
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 2] }
			max location: { conv_stencil_BANK_2_sram[27, 26] }

		conv_stencil_op_hcompute_conv_stencil_5_7_out_3
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 3] }
			max location: { conv_stencil_BANK_2_sram[27, 27] }

		conv_stencil_op_hcompute_hw_output_stencil_1_out_0
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_2_sram[i2, 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16830 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 0] }
			max location: { conv_stencil_BANK_2_sram[27, 24] }

		conv_stencil_op_hcompute_hw_output_stencil_1_out_1
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_2_sram[i2, 1 + 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16830 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 1] }
			max location: { conv_stencil_BANK_2_sram[27, 25] }

		conv_stencil_op_hcompute_hw_output_stencil_1_out_2
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_2_sram[i2, 2 + 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16830 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 2] }
			max location: { conv_stencil_BANK_2_sram[27, 26] }

		conv_stencil_op_hcompute_hw_output_stencil_1_out_3
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_2_sram[i2, 3 + 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16830 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 3] }
			max location: { conv_stencil_BANK_2_sram[27, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_2_60_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_2_60_in_0
			conv_stencil_op_hcompute_conv_stencil_2_60_in_1
			conv_stencil_op_hcompute_conv_stencil_2_60_in_2
			conv_stencil_op_hcompute_conv_stencil_2_60_in_3
		conv_stencil_op_hcompute_conv_stencil_5_6_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_5_6_in_0
			conv_stencil_op_hcompute_conv_stencil_5_6_in_1
			conv_stencil_op_hcompute_conv_stencil_5_6_in_2
			conv_stencil_op_hcompute_conv_stencil_5_6_in_3
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_5_7_read
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_5_7_out_0
			conv_stencil_op_hcompute_conv_stencil_5_7_out_1
			conv_stencil_op_hcompute_conv_stencil_5_7_out_2
			conv_stencil_op_hcompute_conv_stencil_5_7_out_3
		conv_stencil_op_hcompute_hw_output_stencil_1_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1_out_0
			conv_stencil_op_hcompute_hw_output_stencil_1_out_1
			conv_stencil_op_hcompute_hw_output_stencil_1_out_2
			conv_stencil_op_hcompute_hw_output_stencil_1_out_3

sched: { op_hcompute_conv_stencil_2_in2agg_0[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
sched: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
write map: { op_hcompute_conv_stencil_2_in2agg_0[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_2_0_agg[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
{ conv_stencil_BANK_2_0_agg[i0, i1] : 0 <= i0 <= 27 and 0 <= i1 <= 27 }
read map: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_0_agg[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
sched: { op_hcompute_conv_stencil_5_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
write map: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
{ conv_stencil_BANK_2_0_tb[i0, 0, i2] : 0 <= i0 <= 27 and 0 <= i2 <= 27 }
read map: { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
sched: { op_hcompute_conv_stencil_5_in2agg_1[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
sched: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
write map: { op_hcompute_conv_stencil_5_in2agg_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
{ conv_stencil_BANK_2_1_agg[i0, 0, i2] : 0 <= i0 <= 27 and 0 <= i2 <= 27 }
read map: { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16830 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
sched: { op_hcompute_hw_output_stencil_tb2out_1[root = 0, hw_output_s0_w = 2, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [16832 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
remove dimension: {1}
write map: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
{ conv_stencil_BANK_2_1_tb[i0, 0, i2] : 0 <= i0 <= 27 and 0 <= i2 <= 27 }
read map: { op_hcompute_hw_output_stencil_tb2out_1[root = 0, i1 = 2, i2, i3] -> conv_stencil_BANK_2_1_tb[i2, 0, i3] : 0 <= i2 <= 27 and 0 <= i3 <= 27 }
remove dimension: {1}
sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16830 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
sched: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
sched: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
write map: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_sram[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
{ conv_stencil_BANK_2_sram[i0, i1] : 0 <= i0 <= 27 and 0 <= i1 <= 27 and (((2 + i1) mod 4 = 0 and 2 <= i1 <= 26) or ((1 + i1) mod 4 = 0 and i1 >= 3) or ((i1) mod 4 = 0 and i1 <= 24) or ((-1 + i1) mod 4 = 0 and 0 < i1 <= 25)) }
write map: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
{ conv_stencil_BANK_2_sram[i0, i1] : 0 <= i0 <= 27 and 0 <= i1 <= 27 and (((2 + i1) mod 4 = 0 and 2 <= i1 <= 26) or ((1 + i1) mod 4 = 0 and i1 >= 3) or ((i1) mod 4 = 0 and i1 <= 24) or ((-1 + i1) mod 4 = 0 and 0 < i1 <= 25)) }
read map: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
read map: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_2_sram[i2, 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
	Sched: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
"dimensionality",3,0
"cycle_starting_addr",4,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",28,0
"cycle_stride_1",28,0
"extent_0",7,0
"cycle_stride_0",4,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_sram[28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",7,0
"write_data_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_0_agg[28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",3,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_conv_stencil_2_in2agg_0[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
"dimensionality",3,0
"cycle_starting_addr",0,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",28,0
"cycle_stride_1",28,0
"extent_0",28,0
"cycle_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_2_in2agg_0[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_2_0_agg[28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",12,0
"write_data_stride_0",1,0
	Sched: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [7208 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
"dimensionality",5,0
"cycle_starting_addr",7208,0
"extent_4",1,0
"cycle_stride_4",0,0
"extent_3",3,0
"cycle_stride_3",2688,0
"extent_2",3,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",7,0
"cycle_stride_0",4,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[28i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
"write_data_starting_addr",0,0
"write_data_stride_4",0,0
"write_data_stride_3",0,0
"write_data_stride_2",0,0
"write_data_stride_1",7,0
"write_data_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[28i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
"read_data_starting_addr",0,0
"read_data_stride_4",0,0
"read_data_stride_3",0,0
"read_data_stride_2",0,0
"read_data_stride_1",3,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_conv_stencil_5_in2agg_1[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
"dimensionality",5,0
"cycle_starting_addr",7204,0
"extent_4",1,0
"cycle_stride_4",0,0
"extent_3",3,0
"cycle_stride_3",2688,0
"extent_2",3,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",28,0
"cycle_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_5_in2agg_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[28i3 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
"write_data_starting_addr",0,0
"write_data_stride_4",0,0
"write_data_stride_3",0,0
"write_data_stride_2",0,0
"write_data_stride_1",12,0
"write_data_stride_0",1,0
	Sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7202 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
"dimensionality",5,0
"cycle_starting_addr",7202,0
"extent_4",1,0
"cycle_stride_4",0,0
"extent_3",3,0
"cycle_stride_3",2688,0
"extent_2",3,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",7,0
"cycle_stride_0",4,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[28i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
"write_data_starting_addr",0,0
"write_data_stride_4",0,0
"write_data_stride_3",0,0
"write_data_stride_2",0,0
"write_data_stride_1",3,0
"write_data_stride_0",1,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[28i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
"read_data_starting_addr",0,0
"read_data_stride_4",0,0
"read_data_stride_3",0,0
"read_data_stride_2",0,0
"read_data_stride_1",7,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_conv_stencil_5_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
"dimensionality",5,0
"cycle_starting_addr",7204,0
"extent_4",1,0
"cycle_stride_4",0,0
"extent_3",3,0
"cycle_stride_3",2688,0
"extent_2",3,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",28,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[28i3 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
"read_data_starting_addr",0,0
"read_data_stride_4",0,0
"read_data_stride_3",0,0
"read_data_stride_2",0,0
"read_data_stride_1",12,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [16830 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
"dimensionality",3,0
"cycle_starting_addr",16830,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",28,0
"cycle_stride_1",28,0
"extent_0",7,0
"cycle_stride_0",4,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",3,0
"write_data_stride_0",1,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i2, i3] -> conv_stencil_BANK_2_sram[28i2 + 4i3] : 0 <= i2 <= 27 and 0 <= i3 <= 6 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",7,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_hw_output_stencil_tb2out_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [16832 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
"dimensionality",3,0
"cycle_starting_addr",16832,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",28,0
"cycle_stride_1",28,0
"extent_0",28,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_hw_output_stencil_tb2out_1[root = 0, i2, i3] -> conv_stencil_BANK_2_1_tb[28i2 + i3] : 0 <= i2 <= 27 and 0 <= i3 <= 27 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",12,0
"read_data_stride_0",1,0
{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,7]},"agg2sram_1":{"cycle_starting_addr":[7208],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,3,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,7,0,0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,28],"dimensionality":2,"extent":[28,28],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"in2agg_1":{"cycle_starting_addr":[7204],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"write_data_starting_addr":[0],"write_data_stride":[1,12,0,0]},"sram2tb_0":{"cycle_starting_addr":[7202],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,7,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,3,0,0]},"sram2tb_1":{"cycle_starting_addr":[16830],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,7],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,12,0,0]},"tb2out_1":{"cycle_starting_addr":[16832],"cycle_stride":[1,28],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[0],"read_data_stride":[1,12]}}
Add lake node:ub_conv_stencil_BANK_2 with input_num = 2, output_num = 2
Config mode: lake
pt count: 1
Last bank in chain data inub_conv_stencil_BANK_0
Last bank in chain data inub_conv_stencil_BANK_1
Generating Verilog Testing Collateral for: ub_conv_stencil_BANK_2
Module: cgralib.Mem_amber(ID:_U2, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:2, num_outputs:2, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_in_1':BitIn[16], 'chain_data_in_1':BitIn[16], 'data_out_0':Bit[16], 'data_out_1':Bit[16], 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U2__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs2__num_outputs2__use_prebuilt_memTrue__width16
create shift register for --- hw_input_global_wrapper_stencil
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

	---- 24 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 4] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 4] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 5] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 5] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 7] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 6] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 6] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 4] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 4] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 5] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 5] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 7] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 6] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 6] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 4] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 4] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 5] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 5] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 7] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 6] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 6] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

	---- Input Bundles
		op_hcompute_hw_input_global_wrapper_stencil_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		op_hcompute_conv_stencil_3_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51
		op_hcompute_conv_stencil_4_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33
		op_hcompute_conv_stencil_5_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15

==== No reduce ops on this buffer
DG: ...
# nodes: 0
# edges: 0

Shift registers...
# nodes: 0
# edges: 0

Bank writers: 
Bank readers: 
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

Out -> Out shift registers for hw_input_global_wrapper_stencil
out -> out srs: 48
out2out DG: ...
# nodes: 24
# edges: 48
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26

port sharing groups: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8}
port sharing groups: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9}
port sharing groups: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10}
port sharing groups: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11}
port sharing groups: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12}
port sharing groups: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13}
port sharing groups: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14}
port sharing groups: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15}
After shift register optimization: Bank writers: 
Bank readers: 
Shift Register Output: 
	memtiles IO:: 
	register IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15, delay = 0

Done ports: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9}
reduced buffer: --- hw_input_global_wrapper_stencil
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

	---- 8 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 4] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 4] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 5] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 5] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 7] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 6] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 6] }

	---- Input Bundles
		op_hcompute_hw_input_global_wrapper_stencil_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		op_hcompute_conv_stencil_3_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51

SR outputs: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9}
BUF outputs: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51}
overlapping input:{hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
overlapping output:{}

overlapping input:{}
overlapping output:{hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51}

Error: No viable banking strategy for hw_input_global_wrapper_stencil
  Cannot partition group: 
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
	part size:8
	g size: 8
FOUND EMBARASSING PARTITION OF hw_input_global_wrapper_stencil in 1 dimensions...
  2
Total Banks: 2
Cannot merge port although they did not overlap
overlapping input:{hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
overlapping output:{}

overlapping input:{}
overlapping output:{hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51}

addr need tight: {}
addr dim fully unrolled: {2}
Cyclic banking factors: {1, 1, 8}
	part size:8
	g size: 8
FOUND CYLIC PARTITION OF hw_input_global_wrapper_stencil in 3 dimensions...
  1
  1
  8
Use cyclic banking algorithm 
bank func = {hw_input_global_wrapper_stencil[a_0, a_1, a_2] -> Bank[(a_0 % 1)*1+(a_1 % 1)*1+(a_2 % 8)*1]}
rddom: { hw_input_global_wrapper_stencil[a_0, a_1, a_2] : (a_2) mod 8 = 0 }
ADD BANK!
 Bank id: 0
bank impl before port group: Bank writers: 
	 bank NO.0
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
Bank readers: 
	 bank NO.0
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15, delay = 0

Before grouping: 
	input set: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	output set: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44}
rddom: { hw_input_global_wrapper_stencil[a_0, a_1, a_2] : (-1 + a_2) mod 8 = 0 }
ADD BANK!
 Bank id: 1
bank impl before port group: Bank writers: 
	 bank NO.0
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	 bank NO.1
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
Bank readers: 
	 bank NO.0
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44}
	 bank NO.1
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15, delay = 0

Before grouping: 
	input set: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	output set: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45}
rddom: { hw_input_global_wrapper_stencil[a_0, a_1, a_2] : (-2 + a_2) mod 8 = 0 }
ADD BANK!
 Bank id: 2
bank impl before port group: Bank writers: 
	 bank NO.0
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	 bank NO.1
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	 bank NO.2
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
Bank readers: 
	 bank NO.0
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44}
	 bank NO.1
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45}
	 bank NO.2
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15, delay = 0

Before grouping: 
	input set: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	output set: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46}
rddom: { hw_input_global_wrapper_stencil[a_0, a_1, a_2] : (-3 + a_2) mod 8 = 0 }
ADD BANK!
 Bank id: 3
bank impl before port group: Bank writers: 
	 bank NO.0
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	 bank NO.1
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	 bank NO.2
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	 bank NO.3
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
Bank readers: 
	 bank NO.0
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44}
	 bank NO.1
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45}
	 bank NO.2
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46}
	 bank NO.3
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15, delay = 0

Before grouping: 
	input set: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	output set: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47}
rddom: { hw_input_global_wrapper_stencil[a_0, a_1, a_2] : (4 + a_2) mod 8 = 0 }
ADD BANK!
 Bank id: 4
bank impl before port group: Bank writers: 
	 bank NO.0
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	 bank NO.1
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	 bank NO.2
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	 bank NO.3
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	 bank NO.4
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
Bank readers: 
	 bank NO.0
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44}
	 bank NO.1
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45}
	 bank NO.2
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46}
	 bank NO.3
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47}
	 bank NO.4
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15, delay = 0

Before grouping: 
	input set: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	output set: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48}
rddom: { hw_input_global_wrapper_stencil[a_0, a_1, a_2] : (3 + a_2) mod 8 = 0 }
ADD BANK!
 Bank id: 5
bank impl before port group: Bank writers: 
	 bank NO.0
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	 bank NO.1
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	 bank NO.2
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	 bank NO.3
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	 bank NO.4
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	 bank NO.5
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
Bank readers: 
	 bank NO.0
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44}
	 bank NO.1
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45}
	 bank NO.2
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46}
	 bank NO.3
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47}
	 bank NO.4
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48}
	 bank NO.5
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15, delay = 0

Before grouping: 
	input set: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	output set: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49}
rddom: { hw_input_global_wrapper_stencil[a_0, a_1, a_2] : (2 + a_2) mod 8 = 0 }
ADD BANK!
 Bank id: 6
bank impl before port group: Bank writers: 
	 bank NO.0
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	 bank NO.1
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	 bank NO.2
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	 bank NO.3
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	 bank NO.4
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	 bank NO.5
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	 bank NO.6
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
Bank readers: 
	 bank NO.0
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44}
	 bank NO.1
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45}
	 bank NO.2
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46}
	 bank NO.3
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47}
	 bank NO.4
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48}
	 bank NO.5
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49}
	 bank NO.6
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15, delay = 0

Before grouping: 
	input set: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	output set: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51}
rddom: { hw_input_global_wrapper_stencil[a_0, a_1, a_2] : (1 + a_2) mod 8 = 0 }
ADD BANK!
 Bank id: 7
bank impl before port group: Bank writers: 
	 bank NO.0
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	 bank NO.1
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	 bank NO.2
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	 bank NO.3
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	 bank NO.4
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	 bank NO.5
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	 bank NO.6
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	 bank NO.7
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
Bank readers: 
	 bank NO.0
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44}
	 bank NO.1
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45}
	 bank NO.2
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46}
	 bank NO.3
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47}
	 bank NO.4
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48}
	 bank NO.5
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49}
	 bank NO.6
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51}
	 bank NO.7
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15, delay = 0

Before grouping: 
	input set: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	output set: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50}
Bank writers: 
	 bank NO.0
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	 bank NO.1
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	 bank NO.2
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	 bank NO.3
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	 bank NO.4
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	 bank NO.5
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	 bank NO.6
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	 bank NO.7
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
Bank readers: 
	 bank NO.0
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44}
	 bank NO.1
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45}
	 bank NO.2
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46}
	 bank NO.3
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47}
	 bank NO.4
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48}
	 bank NO.5
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49}
	 bank NO.6
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51}
	 bank NO.7
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15, delay = 0

After banking optimization: Bank writers: 
	 bank NO.0
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	 bank NO.1
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	 bank NO.2
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	 bank NO.3
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	 bank NO.4
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	 bank NO.5
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	 bank NO.6
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	 bank NO.7
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
Bank readers: 
	 bank NO.0
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44}
	 bank NO.1
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45}
	 bank NO.2
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46}
	 bank NO.3
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47}
	 bank NO.4
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48}
	 bank NO.5
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49}
	 bank NO.6
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51}
	 bank NO.7
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15, delay = 0

3
3
Visit hierarchy: regfile
capacity: 900
Visit hierarchy: mem
capacity: 900
3
3
Visit hierarchy: regfile
capacity: 900
Visit hierarchy: mem
capacity: 900
3
3
Visit hierarchy: regfile
capacity: 900
Visit hierarchy: mem
capacity: 900
3
3
Visit hierarchy: regfile
capacity: 900
Visit hierarchy: mem
capacity: 900
3
3
Visit hierarchy: regfile
capacity: 900
Visit hierarchy: mem
capacity: 900
3
3
Visit hierarchy: regfile
capacity: 900
Visit hierarchy: mem
capacity: 900
3
3
Visit hierarchy: regfile
capacity: 900
Visit hierarchy: mem
capacity: 900
3
3
Visit hierarchy: regfile
capacity: 900
Visit hierarchy: mem
capacity: 900
After bank merging: Bank writers: 
	 bank NO.0
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	 bank NO.1
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	 bank NO.2
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	 bank NO.3
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	 bank NO.4
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	 bank NO.5
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	 bank NO.6
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
	 bank NO.7
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
Bank readers: 
	 bank NO.0
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44}
	 bank NO.1
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45}
	 bank NO.2
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46}
	 bank NO.3
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47}
	 bank NO.4
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48}
	 bank NO.5
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49}
	 bank NO.6
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51}
	 bank NO.7
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15, delay = 0

add input: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15 to pt2wire
CGPL level :0
impl inputs: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
impl outpts: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44}
rddom: { hw_input_global_wrapper_stencil[a_0, a_1, a_2 = 0] : 0 <= a_0 <= 29 and 0 <= a_1 <= 29 }
ls = { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] }
v = 0
--- hw_input_global_wrapper_stencil_BANK_0
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> hw_input_global_wrapper_stencil_BANK_0[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_0[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0[29, 29, 0] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_0[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_0[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0[29, 29, 0] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44

    cons rem: {2}
    prod rem: {2}
    its: {2}
    Dim:2 will be project out: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_0[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:2 will be project out: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> hw_input_global_wrapper_stencil_BANK_0[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
after ubuffer regen: --- hw_input_global_wrapper_stencil_BANK_0
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> hw_input_global_wrapper_stencil_BANK_0[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_0[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0[29, 29] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_0[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_0[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0[29, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44

addr need tight: {}
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> hw_input_global_wrapper_stencil_BANK_0[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> hw_input_global_wrapper_stencil_BANK_0[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_0[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_0[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }

	UBuffer after address tighten--- hw_input_global_wrapper_stencil_BANK_0
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> hw_input_global_wrapper_stencil_BANK_0[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_0[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0[29, 29] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_0[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_0[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0[29, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44

getting rddom
rddom = { hw_input_global_wrapper_stencil_BANK_0[i0, i1] : 0 <= i0 <= 29 and 0 <= i1 <= 29 }
Vectorization buffer capacity: 900

	UBuffer after cgpl optimization--- hw_input_global_wrapper_stencil_BANK_0
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> hw_input_global_wrapper_stencil_BANK_0[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_0[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0[29, 29] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_0[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_0[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0[29, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44

find bd for op :op_hcompute_conv_stencil_3
	find candidate: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_read
find bd for op :op_hcompute_hw_input_global_wrapper_stencil
	find candidate: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y + conv_s1_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x + conv_s1_x)] }
	div dim: 0
getting rddom
rddom = { hw_input_global_wrapper_stencil_BANK_0[i0, i1] : 0 <= i0 <= 29 and 0 <= i1 <= 29 }
Vectorization buffer capacity: 900
vectorization buf name: hw_input_global_wrapper_stencil_BANK_0
	 original range input access map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> hw_input_global_wrapper_stencil_BANK_0[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
	 dim id: 2
Ext by dim: {30, 30}
  buffer_vectorization Vectorizing: hw_input_global_wrapper_stencil_BANK_0
   On addr dim: 1, fetch_width: 4
--- hw_input_global_wrapper_stencil_BANK_0
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> hw_input_global_wrapper_stencil_BANK_0[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_0[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0[29, 29] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_0[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_0[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0[29, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44

in bundle  = 1
out bundle = 1
Vectorize input port bundle: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
	vectorize input port: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 29]
Domain space on <i2> is: [0, 29]
Domain space on <i3> is: [0, 0]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 30, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 5
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
		 name: i3	 id: 4
	---- In range: [1, 30, 30, 1, ]
	---- Out range: [30, 30, ]
	---- Stride: 
	---- Start Addr: [0, 0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, 0, ]
		[0, 0, 0, 1, 0, ]
		]

origin: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> hw_input_global_wrapper_stencil_BANK_0[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }, transform: { hw_input_global_wrapper_stencil_BANK_0[d0, d1] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[d0, d1] }
access map : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> hw_input_global_wrapper_stencil_BANK_0[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }need to find inner dim
dim id: 1
Relation map{0, 0, 1, 0}
vec loop dim: 2
Autogen trans:{ op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2] -> op_hcompute_hw_input_global_wrapper_stencil[i0, i1, 4i2, i3] }
sched domain: { op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2, i3 = 0] }
	sched domain: { op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2, i3 = 0] }
	sched before trans: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
	sched after trans: { op_hcompute_hw_input_global_wrapper_stencil[i0 = 0, i1, i2] -> [240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
Fetch_ii: 32
	final sched: { op_hcompute_hw_input_global_wrapper_stencil[i0 = 0, i1, i2] -> [25 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
Autogen slice:{ hw_input_global_wrapper_stencil_BANK_0[i0, i1] -> hw_input_global_wrapper_stencil_BANK_0[i0, o1] : -3 + i1 <= 4o1 <= i1 }
trans max: 7 , origin max: 7
agg2sram sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [25 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [25 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [25 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [25 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [25 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [25 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [25 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [25 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [25 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
AGG : --- hw_input_global_wrapper_stencil_BANK_0_0_agg
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in
			dom : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[29, 29] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [25 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [25 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [25 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [25 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[29, 31] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write_agg_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write_agg_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_3

AGG Schedule: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [25 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7; op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
Vectorize output port bundle: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_read
	Vectorize output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44
Autogen slice:{ hw_input_global_wrapper_stencil_BANK_0[i0, i1] -> hw_input_global_wrapper_stencil_BANK_0[i0, o1] : -3 + i1 <= 4o1 <= i1 }
Range slice: { hw_input_global_wrapper_stencil_BANK_0[i0, i1] -> hw_input_global_wrapper_stencil_BANK_0[i0, o1] : -3 + i1 <= 4o1 <= i1 }
after slice{ op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y + conv_s1_y)] }
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y + conv_s1_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(floor((conv_s1_r_x + conv_s1_x)/4))] }
	div dim: 1
    === div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x + conv_s1_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
      coeff  = 1/4
      num = 1
      denom= 4
	Dim: 2 denom: 4
	Dim: 4 denom: 4
	Trans str{op_hcompute_conv_stencil_3[d0, d1, d2, d3, d4]->op_hcompute_conv_stencil_3[d0, d1, floor(d2/4), d2%4, d3, floor(d4/4), d4%4]}
{ op_hcompute_conv_stencil_3[d0, d1, d2, d3, d4] -> op_hcompute_conv_stencil_3[d0, d1, o2, o3, d3, o5, o6] : (-d2 + o3) mod 4 = 0 and (-d4 + o6) mod 4 = 0 and -3 + d2 <= 4o2 <= d2 and 0 <= o3 <= 3 and -3 + d4 <= 4o5 <= d4 and 0 <= o6 <= 3 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 0]
Domain space on <i3> is: [0, 2]
Domain space on <i4> is: [0, 27]
Domain space on <i5> is: [0, 6]
Domain space on <i6> is: [0, 3]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 8, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i4, idx: 5, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 0, vec_stride_in_addr:1
	var_name: i5, idx: 6, coef: 1, vec_stride_in_addr:1
	var_name: i6, idx: 7, coef: 0, vec_stride_in_addr:1
access map expr:[i1+i4, i5]
{ op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i1 + i4)] }
{ op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i1 + i4)] }
access map : { op_hcompute_conv_stencil_3[i0 = 0, i1, i2 = 0, i3, i4, i5, i6] -> hw_input_global_wrapper_stencil_BANK_0[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 and 0 <= i6 <= 3 }need to find inner dim
dim id: 1
Relation map{0, 0, 0, 0, 0, 1, 0}
Vectorization dimension: 5
	aff : { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i1 + i4)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i5 + floor((i3 + i6)/4))] }
	div dim: 1
    === div: { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i3 + i6)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
      coeff  = 1/4
      num = 1
      denom= 4
div dimension: 3
rem: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2 = 0, i3, i4, i5, i6] -> hw_input_global_wrapper_stencil_BANK_0[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 and 0 <= i6 <= 3 }
new: { op_hcompute_conv_stencil_3[0, i1, 0, i3, i4, i5, i6] -> hw_input_global_wrapper_stencil_BANK_0[i1 + i4, o1] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and i6 >= 0 and -4i5 <= i6 <= 27 - 4i5 and i6 <= 3 and -3 + i3 + 4i5 + i6 <= 4o1 <= i3 + 4i5 + i6 }
base_str : {op_hcompute_conv_stencil_3[i0=0, i1=0, i2=0, i3, i4=0, i5=0, i6]}
its_str: {op_hcompute_conv_stencil_3[i0, i1, i2, i3=0, i4, i5, i6]}
its_str: {op_hcompute_conv_stencil_3[i0, i1, i2, i3=1, i4, i5, i6]}
its_str: {op_hcompute_conv_stencil_3[i0, i1, i2, i3=2, i4, i5, i6]}
	{ op_hcompute_conv_stencil_3[i0 = 0, i1 = 0, i2 = 0, i3 = 0, i4 = 0, i5 = 0, i6] }
origin max: 0
trans max: 0
	{ op_hcompute_conv_stencil_3[i0 = 0, i1 = 0, i2 = 0, i3 = 1, i4 = 0, i5 = 0, i6] }
origin max: 1
trans max: 0
	{ op_hcompute_conv_stencil_3[i0 = 0, i1 = 0, i2 = 0, i3 = 2, i4 = 0, i5 = 0, i6] }
origin max: 1
trans max: 0
ahead_step : 1
sched domain: { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6 = 0] }
sched domain: { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6 = 0] }
remove dimension: {6, 2}
before:{ op_hcompute_conv_stencil_3[i0 = 0, i1, i2 = 0, i3, i4, i5, i6] -> hw_input_global_wrapper_stencil_BANK_0[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 and 0 <= i6 <= 3 }
after:{ op_hcompute_conv_stencil_3[i0 = 0, i1, i2 = 0, i3, i4, i5, i6 = 0] -> hw_input_global_wrapper_stencil_BANK_0[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 }
remove dimension: {6, 2}
sched before projection: { op_hcompute_conv_stencil_3[0, i1, i2, i3, i4] -> [7204 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access: { op_hcompute_conv_stencil_3[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_0[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 }
access map : { op_hcompute_conv_stencil_3[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_0[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 }need to find inner dim
dim id: 1
Relation map{0, 0, 0, 0, 1}
vectorization dimension after irrelevant dimension removal: 4
sched before adjust: { op_hcompute_conv_stencil_3[0, i1, i2, i3, i4] -> [7204 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	 output sched: { op_hcompute_conv_stencil_3[0, i1, i2, i3, i4] -> [7204 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	 temp sched: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
final schedule: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
final access: { op_hcompute_conv_stencil_3[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_0[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 30, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
	var_name: i4, idx: 5, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 6
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
		 name: i3	 id: 4
		 name: i4	 id: 5
	---- In range: [1, 3, 3, 28, 28, ]
	---- Out range: [30, 30, ]
	---- Stride: 
	---- Start Addr: [0, 0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, 1, 0, ]
		[0, 0, 0, 1, 0, 1, ]
		]

	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_0[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 7]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 8, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i1, i3, 0, 4*i4]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 4i4] }
	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_0[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 7]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 8, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i1, i3, 0, 4*i4+1]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 1 + 4i4] }
	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_0[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 7]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 8, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i1, i3, 0, 4*i4+2]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 2 + 4i4] }
	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_0[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 7]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 8, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i1, i3, 0, 4*i4+3]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 3 + 4i4] }
	Add TB output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44
origin: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_0[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }, transform: { hw_input_global_wrapper_stencil_BANK_0[d0, d1] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[d0, d1] }
access map expr:[i1, i3, 0, i2+i4]
domain: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
access map: { op_hcompute_conv_stencil_3[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0[i1, i3, 0, i2 + i4] }
	Access map decouple reuse: { op_hcompute_conv_stencil_3[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
TB  : --- hw_input_global_wrapper_stencil_BANK_0_0_tb
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[2, 27, 0, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[0, 0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[2, 27, 0, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[0, 0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[2, 27, 0, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[0, 0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[2, 27, 0, 31] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_out
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[2, 27, 0, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_read_tb_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_out_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_read_tb_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_out

before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
After dim id set: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
before dim id set :{ op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
TB  : --- hw_input_global_wrapper_stencil_BANK_0_0_tb
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[2, 27, 0, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[0, 0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[2, 27, 0, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[0, 0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[2, 27, 0, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[0, 0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[2, 27, 0, 31] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_out
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[2, 27, 0, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_read_tb_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_out_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_read_tb_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_out

TB Schedule: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7; op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [25 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [25 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [25 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [25 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [25 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [25 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [25 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [25 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
SRAM: --- hw_input_global_wrapper_stencil_BANK_0_sram
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [25 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [25 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [25 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [25 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[29, 31] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[29, 31] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_out_3

SRAM Schedule: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7; op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [25 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
Subbuf type: tb
Project ID: [2, ]
number of banks = 1
bank func = {[a_0, a_1, a_2, a_3] -> [a_0 % 1, a_1 % 1, a_2 % 1, a_3 % 1]}
range2bank: { hw_input_global_wrapper_stencil_BANK_0_0_tb[a_0, a_1, a_2, a_3] -> [0, 0, 0, 0] }
	global range of bank: { hw_input_global_wrapper_stencil_BANK_0_0_tb[a_0, a_1, a_2 = 0, a_3] -> [0, 0, 0, 0] : 0 <= a_0 <= 2 and 0 <= a_1 <= 27 and 0 <= a_3 <= 29; hw_input_global_wrapper_stencil_BANK_0_0_tb[a_0, a_1, a_2 = 0, a_3] -> [0, 0, 0, 0] : 0 <= a_0 <= 2 and 0 <= a_1 <= 27 and 0 <= a_3 <= 31 and (((2 + a_3) mod 4 = 0 and 2 <= a_3 <= 30) or ((1 + a_3) mod 4 = 0 and a_3 >= 3) or ((a_3) mod 4 = 0 and a_3 <= 28) or ((-1 + a_3) mod 4 = 0 and 0 < a_3 <= 29)) }
	{ [0, 0, 0, 0] } this bank rddom: { hw_input_global_wrapper_stencil_BANK_0_0_tb[a_0, a_1, a_2 = 0, a_3] : 0 <= a_0 <= 2 and 0 <= a_1 <= 27 and 0 <= a_3 <= 31 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	read map: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
	read map after decouple: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
decouple buffer no.0
--- hw_input_global_wrapper_stencil_BANK_0_0_tb_0
	---- 4 in ports
		hw_input_global_wrapper_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[2, 27, 0, 28] }

		hw_input_global_wrapper_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[0, 0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[2, 27, 0, 29] }

		hw_input_global_wrapper_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[0, 0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[2, 27, 0, 30] }

		hw_input_global_wrapper_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[0, 0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[2, 27, 0, 31] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and conv_s1_x >= 0 and -conv_s1_r_x <= conv_s1_x <= 31 - conv_s1_r_x and conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[2, 27, 0, 29] }

	---- Input Bundles
		op_hcompute_conv_stencil_3_sram2tb_0_write
		---- Ports...
			hw_input_global_wrapper_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			hw_input_global_wrapper_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			hw_input_global_wrapper_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			hw_input_global_wrapper_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
	---- Output Bundles
		op_hcompute_conv_stencil_3_tb2out_0_read
		---- Ports...
			hw_input_global_wrapper_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4
After vectorization codegen: hw_input_global_wrapper_stencil_BANK_0_0_agg
--- hw_input_global_wrapper_stencil_BANK_0_0_agg
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in
			dom : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[29, 29] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [25 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [25 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [25 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [25 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[29, 31] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write_agg_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write_agg_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_3

After vectorization codegen: hw_input_global_wrapper_stencil_BANK_0_0_tb_0
--- hw_input_global_wrapper_stencil_BANK_0_0_tb_0
	---- 4 in ports
		hw_input_global_wrapper_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[2, 27, 0, 28] }

		hw_input_global_wrapper_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[0, 0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[2, 27, 0, 29] }

		hw_input_global_wrapper_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[0, 0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[2, 27, 0, 30] }

		hw_input_global_wrapper_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[0, 0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[2, 27, 0, 31] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and conv_s1_x >= 0 and -conv_s1_r_x <= conv_s1_x <= 31 - conv_s1_r_x and conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[2, 27, 0, 29] }

	---- Input Bundles
		op_hcompute_conv_stencil_3_sram2tb_0_write
		---- Ports...
			hw_input_global_wrapper_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			hw_input_global_wrapper_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			hw_input_global_wrapper_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			hw_input_global_wrapper_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
	---- Output Bundles
		op_hcompute_conv_stencil_3_tb2out_0_read
		---- Ports...
			hw_input_global_wrapper_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4

After vectorization codegen: hw_input_global_wrapper_stencil_BANK_0_sram
--- hw_input_global_wrapper_stencil_BANK_0_sram
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [25 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [25 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [25 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [25 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[29, 31] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[29, 31] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_out_3

sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [25 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
remove dimension: {3}
write map: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
remove dimension: {3}
{ hw_input_global_wrapper_stencil_BANK_0_0_agg[i0, i1] : 0 <= i0 <= 29 and 0 <= i1 <= 31 and (i1 <= 29 or ((2 + i1) mod 4 = 0 and 2 <= i1 <= 30) or ((1 + i1) mod 4 = 0 and i1 >= 3) or ((i1) mod 4 = 0 and i1 <= 28) or ((-1 + i1) mod 4 = 0 and 0 < i1 <= 29)) }
read map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and conv_s1_x >= 0 and -conv_s1_r_x <= conv_s1_x <= 31 - conv_s1_r_x and conv_s1_x <= 27 }
write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
{ hw_input_global_wrapper_stencil_BANK_0_0_tb[i0, i1, 0, i3] : 0 <= i0 <= 2 and 0 <= i1 <= 27 and 0 <= i3 <= 31 and (((2 + i3) mod 4 = 0 and 2 <= i3 <= 30) or i3 <= 29 or ((1 + i3) mod 4 = 0 and i3 >= 3) or ((i3) mod 4 = 0 and i3 <= 28) or ((-1 + i3) mod 4 = 0 and 0 < i3 <= 29)) }
read map: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [25 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
write map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
{ hw_input_global_wrapper_stencil_BANK_0_sram[i0, i1] : 0 <= i0 <= 29 and 0 <= i1 <= 31 and (((2 + i1) mod 4 = 0 and 2 <= i1 <= 30) or ((1 + i1) mod 4 = 0 and i1 >= 3) or ((i1) mod 4 = 0 and i1 <= 28) or ((-1 + i1) mod 4 = 0 and 0 < i1 <= 29)) }
read map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
	Sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
"dimensionality",5,0
"cycle_starting_addr",7200,0
"extent_4",1,0
"cycle_stride_4",0,0
"extent_3",3,0
"cycle_stride_3",2688,0
"extent_2",3,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",8,0
"cycle_stride_0",4,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[896i1 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
"write_data_starting_addr",0,0
"write_data_stride_4",0,0
"write_data_stride_3",0,0
"write_data_stride_2",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_0_sram[32i1 + 32i4 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
"read_data_starting_addr",0,0
"read_data_stride_4",0,0
"read_data_stride_3",8,0
"read_data_stride_2",0,0
"read_data_stride_1",8,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and conv_s1_x >= 0 and -conv_s1_r_x <= conv_s1_x <= 31 - conv_s1_r_x and conv_s1_x <= 27 }
"dimensionality",5,0
"cycle_starting_addr",7204,0
"extent_4",1,0
"cycle_stride_4",0,0
"extent_3",3,0
"cycle_stride_3",2688,0
"extent_2",3,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",28,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[896i1 + i2 + 32i3 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
"read_data_starting_addr",0,0
"read_data_stride_4",0,0
"read_data_stride_3",0,0
"read_data_stride_2",1,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [25 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
"dimensionality",3,0
"cycle_starting_addr",25,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",30,0
"cycle_stride_1",240,0
"extent_0",8,0
"cycle_stride_0",32,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[32i1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",8,0
"write_data_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[32i1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
"dimensionality",3,0
"cycle_starting_addr",0,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",30,0
"cycle_stride_1",240,0
"extent_0",30,0
"cycle_stride_0",8,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[32hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
{"agg2sram_0":{"cycle_starting_addr":[25],"cycle_stride":[32,240],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[8,240],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[7200],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0]}}
Add lake node:ub_hw_input_global_wrapper_stencil_BANK_0 with input_num = 1, output_num = 1
Config mode: lake
Generating Verilog Testing Collateral for: ub_hw_input_global_wrapper_stencil_BANK_0
Module: cgralib.Mem_amber(ID:_U3, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_out_0':Bit[16], 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U3__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memTrue__width16
CGPL level :0
impl inputs: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
impl outpts: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45}
rddom: { hw_input_global_wrapper_stencil[a_0, a_1, a_2 = 1] : 0 <= a_0 <= 29 and 0 <= a_1 <= 29 }
ls = { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] }
v = 0
--- hw_input_global_wrapper_stencil_BANK_1
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> hw_input_global_wrapper_stencil_BANK_1[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 1] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> [1 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_1[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_1[29, 29, 1] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_1[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_1[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_1[29, 29, 1] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45

    cons rem: {2}
    prod rem: {2}
    its: {2}
    Dim:2 will be project out: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_1[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:2 will be project out: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> hw_input_global_wrapper_stencil_BANK_1[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 1] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
after ubuffer regen: --- hw_input_global_wrapper_stencil_BANK_1
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> hw_input_global_wrapper_stencil_BANK_1[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> [1 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_1[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1[29, 29] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_1[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_1[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1[29, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45

addr need tight: {}
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> hw_input_global_wrapper_stencil_BANK_1[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> hw_input_global_wrapper_stencil_BANK_1[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> [1 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> [1 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_1[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_1[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }

	UBuffer after address tighten--- hw_input_global_wrapper_stencil_BANK_1
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> hw_input_global_wrapper_stencil_BANK_1[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> [1 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_1[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1[29, 29] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_1[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_1[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1[29, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45

getting rddom
rddom = { hw_input_global_wrapper_stencil_BANK_1[i0, i1] : 0 <= i0 <= 29 and 0 <= i1 <= 29 }
Vectorization buffer capacity: 900

	UBuffer after cgpl optimization--- hw_input_global_wrapper_stencil_BANK_1
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> hw_input_global_wrapper_stencil_BANK_1[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> [1 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_1[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1[29, 29] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_1[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_1[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1[29, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45

find bd for op :op_hcompute_conv_stencil_3
	find candidate: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_read
find bd for op :op_hcompute_hw_input_global_wrapper_stencil
	find candidate: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y + conv_s1_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x + conv_s1_x)] }
	div dim: 0
getting rddom
rddom = { hw_input_global_wrapper_stencil_BANK_1[i0, i1] : 0 <= i0 <= 29 and 0 <= i1 <= 29 }
Vectorization buffer capacity: 900
vectorization buf name: hw_input_global_wrapper_stencil_BANK_1
	 original range input access map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> hw_input_global_wrapper_stencil_BANK_1[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
	 dim id: 2
Ext by dim: {30, 30}
  buffer_vectorization Vectorizing: hw_input_global_wrapper_stencil_BANK_1
   On addr dim: 1, fetch_width: 4
--- hw_input_global_wrapper_stencil_BANK_1
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> hw_input_global_wrapper_stencil_BANK_1[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> [1 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_1[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1[29, 29] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_1[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_1[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1[29, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45

in bundle  = 1
out bundle = 1
Vectorize input port bundle: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
	vectorize input port: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 29]
Domain space on <i2> is: [0, 29]
Domain space on <i3> is: [1, 1]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 30, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 5
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
		 name: i3	 id: 4
	---- In range: [1, 30, 30, 1, ]
	---- Out range: [30, 30, ]
	---- Stride: 
	---- Start Addr: [0, 0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, 0, ]
		[0, 0, 0, 1, 0, ]
		]

origin: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> hw_input_global_wrapper_stencil_BANK_1[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }, transform: { hw_input_global_wrapper_stencil_BANK_1[d0, d1] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[d0, d1] }
access map : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> hw_input_global_wrapper_stencil_BANK_1[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }need to find inner dim
dim id: 1
Relation map{0, 0, 1, 0}
vec loop dim: 2
Autogen trans:{ op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2] -> op_hcompute_hw_input_global_wrapper_stencil[i0, i1, 4i2, i3] }
sched domain: { op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2, i3 = 1] }
	sched domain: { op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2, i3 = 1] }
	sched before trans: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> [1 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
	sched after trans: { op_hcompute_hw_input_global_wrapper_stencil[i0 = 0, i1, i2] -> [1 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
Fetch_ii: 32
	final sched: { op_hcompute_hw_input_global_wrapper_stencil[i0 = 0, i1, i2] -> [26 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
Autogen slice:{ hw_input_global_wrapper_stencil_BANK_1[i0, i1] -> hw_input_global_wrapper_stencil_BANK_1[i0, o1] : -3 + i1 <= 4o1 <= i1 }
trans max: 7 , origin max: 7
agg2sram sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [26 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> [1 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> [1 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [26 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [26 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [26 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [26 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [26 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [26 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [26 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [26 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
AGG : --- hw_input_global_wrapper_stencil_BANK_1_0_agg
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in
			dom : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> [1 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[29, 29] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [26 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [26 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [26 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [26 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[29, 31] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write_agg_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write_agg_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_3

AGG Schedule: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [26 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7; op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> [1 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
Vectorize output port bundle: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_read
	Vectorize output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45
Autogen slice:{ hw_input_global_wrapper_stencil_BANK_1[i0, i1] -> hw_input_global_wrapper_stencil_BANK_1[i0, o1] : -3 + i1 <= 4o1 <= i1 }
Range slice: { hw_input_global_wrapper_stencil_BANK_1[i0, i1] -> hw_input_global_wrapper_stencil_BANK_1[i0, o1] : -3 + i1 <= 4o1 <= i1 }
after slice{ op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y + conv_s1_y)] }
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y + conv_s1_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(floor((conv_s1_r_x + conv_s1_x)/4))] }
	div dim: 1
    === div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x + conv_s1_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
      coeff  = 1/4
      num = 1
      denom= 4
	Dim: 2 denom: 4
	Dim: 4 denom: 4
	Trans str{op_hcompute_conv_stencil_3[d0, d1, d2, d3, d4]->op_hcompute_conv_stencil_3[d0, d1, floor(d2/4), d2%4, d3, floor(d4/4), d4%4]}
{ op_hcompute_conv_stencil_3[d0, d1, d2, d3, d4] -> op_hcompute_conv_stencil_3[d0, d1, o2, o3, d3, o5, o6] : (-d2 + o3) mod 4 = 0 and (-d4 + o6) mod 4 = 0 and -3 + d2 <= 4o2 <= d2 and 0 <= o3 <= 3 and -3 + d4 <= 4o5 <= d4 and 0 <= o6 <= 3 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 0]
Domain space on <i3> is: [0, 2]
Domain space on <i4> is: [0, 27]
Domain space on <i5> is: [0, 6]
Domain space on <i6> is: [0, 3]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 8, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i4, idx: 5, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 0, vec_stride_in_addr:1
	var_name: i5, idx: 6, coef: 1, vec_stride_in_addr:1
	var_name: i6, idx: 7, coef: 0, vec_stride_in_addr:1
access map expr:[i1+i4, i5]
{ op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i1 + i4)] }
{ op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i1 + i4)] }
access map : { op_hcompute_conv_stencil_3[i0 = 0, i1, i2 = 0, i3, i4, i5, i6] -> hw_input_global_wrapper_stencil_BANK_1[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 and 0 <= i6 <= 3 }need to find inner dim
dim id: 1
Relation map{0, 0, 0, 0, 0, 1, 0}
Vectorization dimension: 5
	aff : { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i1 + i4)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i5 + floor((i3 + i6)/4))] }
	div dim: 1
    === div: { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i3 + i6)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
      coeff  = 1/4
      num = 1
      denom= 4
div dimension: 3
rem: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2 = 0, i3, i4, i5, i6] -> hw_input_global_wrapper_stencil_BANK_1[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 and 0 <= i6 <= 3 }
new: { op_hcompute_conv_stencil_3[0, i1, 0, i3, i4, i5, i6] -> hw_input_global_wrapper_stencil_BANK_1[i1 + i4, o1] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and i6 >= 0 and -4i5 <= i6 <= 27 - 4i5 and i6 <= 3 and -3 + i3 + 4i5 + i6 <= 4o1 <= i3 + 4i5 + i6 }
base_str : {op_hcompute_conv_stencil_3[i0=0, i1=0, i2=0, i3, i4=0, i5=0, i6]}
its_str: {op_hcompute_conv_stencil_3[i0, i1, i2, i3=0, i4, i5, i6]}
its_str: {op_hcompute_conv_stencil_3[i0, i1, i2, i3=1, i4, i5, i6]}
its_str: {op_hcompute_conv_stencil_3[i0, i1, i2, i3=2, i4, i5, i6]}
	{ op_hcompute_conv_stencil_3[i0 = 0, i1 = 0, i2 = 0, i3 = 0, i4 = 0, i5 = 0, i6] }
origin max: 0
trans max: 0
	{ op_hcompute_conv_stencil_3[i0 = 0, i1 = 0, i2 = 0, i3 = 1, i4 = 0, i5 = 0, i6] }
origin max: 1
trans max: 0
	{ op_hcompute_conv_stencil_3[i0 = 0, i1 = 0, i2 = 0, i3 = 2, i4 = 0, i5 = 0, i6] }
origin max: 1
trans max: 0
ahead_step : 1
sched domain: { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6 = 0] }
sched domain: { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6 = 0] }
remove dimension: {6, 2}
before:{ op_hcompute_conv_stencil_3[i0 = 0, i1, i2 = 0, i3, i4, i5, i6] -> hw_input_global_wrapper_stencil_BANK_1[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 and 0 <= i6 <= 3 }
after:{ op_hcompute_conv_stencil_3[i0 = 0, i1, i2 = 0, i3, i4, i5, i6 = 0] -> hw_input_global_wrapper_stencil_BANK_1[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 }
remove dimension: {6, 2}
sched before projection: { op_hcompute_conv_stencil_3[0, i1, i2, i3, i4] -> [7204 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access: { op_hcompute_conv_stencil_3[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_1[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 }
access map : { op_hcompute_conv_stencil_3[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_1[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 }need to find inner dim
dim id: 1
Relation map{0, 0, 0, 0, 1}
vectorization dimension after irrelevant dimension removal: 4
sched before adjust: { op_hcompute_conv_stencil_3[0, i1, i2, i3, i4] -> [7204 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	 output sched: { op_hcompute_conv_stencil_3[0, i1, i2, i3, i4] -> [7204 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	 temp sched: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
final schedule: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
final access: { op_hcompute_conv_stencil_3[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_1[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 30, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
	var_name: i4, idx: 5, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 6
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
		 name: i3	 id: 4
		 name: i4	 id: 5
	---- In range: [1, 3, 3, 28, 28, ]
	---- Out range: [30, 30, ]
	---- Stride: 
	---- Start Addr: [0, 0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, 1, 0, ]
		[0, 0, 0, 1, 0, 1, ]
		]

	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_1[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 7]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 8, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i1, i3, 0, 4*i4]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 4i4] }
	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_1[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 7]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 8, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i1, i3, 0, 4*i4+1]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 1 + 4i4] }
	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_1[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 7]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 8, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i1, i3, 0, 4*i4+2]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 2 + 4i4] }
	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_1[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 7]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 8, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i1, i3, 0, 4*i4+3]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 3 + 4i4] }
	Add TB output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45
origin: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_1[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }, transform: { hw_input_global_wrapper_stencil_BANK_1[d0, d1] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[d0, d1] }
access map expr:[i1, i3, 0, i2+i4]
domain: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
access map: { op_hcompute_conv_stencil_3[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1[i1, i3, 0, i2 + i4] }
	Access map decouple reuse: { op_hcompute_conv_stencil_3[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
TB  : --- hw_input_global_wrapper_stencil_BANK_1_0_tb
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[2, 27, 0, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[0, 0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[2, 27, 0, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[0, 0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[2, 27, 0, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[0, 0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[2, 27, 0, 31] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_out
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[2, 27, 0, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_read_tb_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_out_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_read_tb_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_out

before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
After dim id set: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
before dim id set :{ op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
TB  : --- hw_input_global_wrapper_stencil_BANK_1_0_tb
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[2, 27, 0, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[0, 0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[2, 27, 0, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[0, 0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[2, 27, 0, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[0, 0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[2, 27, 0, 31] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_out
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[2, 27, 0, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_read_tb_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_out_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_read_tb_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_out

TB Schedule: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7; op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [26 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [26 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [26 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [26 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [26 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [26 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [26 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [26 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
SRAM: --- hw_input_global_wrapper_stencil_BANK_1_sram
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [26 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [26 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [26 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [26 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[29, 31] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[29, 31] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_out_3

SRAM Schedule: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7; op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [26 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
Subbuf type: tb
Project ID: [2, ]
number of banks = 1
bank func = {[a_0, a_1, a_2, a_3] -> [a_0 % 1, a_1 % 1, a_2 % 1, a_3 % 1]}
range2bank: { hw_input_global_wrapper_stencil_BANK_1_0_tb[a_0, a_1, a_2, a_3] -> [0, 0, 0, 0] }
	global range of bank: { hw_input_global_wrapper_stencil_BANK_1_0_tb[a_0, a_1, a_2 = 0, a_3] -> [0, 0, 0, 0] : 0 <= a_0 <= 2 and 0 <= a_1 <= 27 and 0 <= a_3 <= 29; hw_input_global_wrapper_stencil_BANK_1_0_tb[a_0, a_1, a_2 = 0, a_3] -> [0, 0, 0, 0] : 0 <= a_0 <= 2 and 0 <= a_1 <= 27 and 0 <= a_3 <= 31 and (((2 + a_3) mod 4 = 0 and 2 <= a_3 <= 30) or ((1 + a_3) mod 4 = 0 and a_3 >= 3) or ((a_3) mod 4 = 0 and a_3 <= 28) or ((-1 + a_3) mod 4 = 0 and 0 < a_3 <= 29)) }
	{ [0, 0, 0, 0] } this bank rddom: { hw_input_global_wrapper_stencil_BANK_1_0_tb[a_0, a_1, a_2 = 0, a_3] : 0 <= a_0 <= 2 and 0 <= a_1 <= 27 and 0 <= a_3 <= 31 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	read map: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
	read map after decouple: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
decouple buffer no.0
--- hw_input_global_wrapper_stencil_BANK_1_0_tb_0
	---- 4 in ports
		hw_input_global_wrapper_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[2, 27, 0, 28] }

		hw_input_global_wrapper_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[0, 0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[2, 27, 0, 29] }

		hw_input_global_wrapper_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[0, 0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[2, 27, 0, 30] }

		hw_input_global_wrapper_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[0, 0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[2, 27, 0, 31] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and conv_s1_x >= 0 and -conv_s1_r_x <= conv_s1_x <= 31 - conv_s1_r_x and conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[2, 27, 0, 29] }

	---- Input Bundles
		op_hcompute_conv_stencil_3_sram2tb_0_write
		---- Ports...
			hw_input_global_wrapper_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			hw_input_global_wrapper_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			hw_input_global_wrapper_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			hw_input_global_wrapper_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
	---- Output Bundles
		op_hcompute_conv_stencil_3_tb2out_0_read
		---- Ports...
			hw_input_global_wrapper_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4
After vectorization codegen: hw_input_global_wrapper_stencil_BANK_1_0_agg
--- hw_input_global_wrapper_stencil_BANK_1_0_agg
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in
			dom : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> [1 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[29, 29] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [26 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [26 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [26 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [26 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[29, 31] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write_agg_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write_agg_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_3

After vectorization codegen: hw_input_global_wrapper_stencil_BANK_1_0_tb_0
--- hw_input_global_wrapper_stencil_BANK_1_0_tb_0
	---- 4 in ports
		hw_input_global_wrapper_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[2, 27, 0, 28] }

		hw_input_global_wrapper_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[0, 0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[2, 27, 0, 29] }

		hw_input_global_wrapper_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[0, 0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[2, 27, 0, 30] }

		hw_input_global_wrapper_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[0, 0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[2, 27, 0, 31] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and conv_s1_x >= 0 and -conv_s1_r_x <= conv_s1_x <= 31 - conv_s1_r_x and conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[2, 27, 0, 29] }

	---- Input Bundles
		op_hcompute_conv_stencil_3_sram2tb_0_write
		---- Ports...
			hw_input_global_wrapper_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			hw_input_global_wrapper_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			hw_input_global_wrapper_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			hw_input_global_wrapper_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
	---- Output Bundles
		op_hcompute_conv_stencil_3_tb2out_0_read
		---- Ports...
			hw_input_global_wrapper_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4

After vectorization codegen: hw_input_global_wrapper_stencil_BANK_1_sram
--- hw_input_global_wrapper_stencil_BANK_1_sram
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [26 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [26 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [26 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [26 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[29, 31] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[29, 31] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_out_3

sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [26 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> [1 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
remove dimension: {3}
write map: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
remove dimension: {3}
{ hw_input_global_wrapper_stencil_BANK_1_0_agg[i0, i1] : 0 <= i0 <= 29 and 0 <= i1 <= 31 and (i1 <= 29 or ((2 + i1) mod 4 = 0 and 2 <= i1 <= 30) or ((1 + i1) mod 4 = 0 and i1 >= 3) or ((i1) mod 4 = 0 and i1 <= 28) or ((-1 + i1) mod 4 = 0 and 0 < i1 <= 29)) }
read map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and conv_s1_x >= 0 and -conv_s1_r_x <= conv_s1_x <= 31 - conv_s1_r_x and conv_s1_x <= 27 }
write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
{ hw_input_global_wrapper_stencil_BANK_1_0_tb[i0, i1, 0, i3] : 0 <= i0 <= 2 and 0 <= i1 <= 27 and 0 <= i3 <= 31 and (((2 + i3) mod 4 = 0 and 2 <= i3 <= 30) or i3 <= 29 or ((1 + i3) mod 4 = 0 and i3 >= 3) or ((i3) mod 4 = 0 and i3 <= 28) or ((-1 + i3) mod 4 = 0 and 0 < i3 <= 29)) }
read map: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [26 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
write map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
{ hw_input_global_wrapper_stencil_BANK_1_sram[i0, i1] : 0 <= i0 <= 29 and 0 <= i1 <= 31 and (((2 + i1) mod 4 = 0 and 2 <= i1 <= 30) or ((1 + i1) mod 4 = 0 and i1 >= 3) or ((i1) mod 4 = 0 and i1 <= 28) or ((-1 + i1) mod 4 = 0 and 0 < i1 <= 29)) }
read map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
	Sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
"dimensionality",5,0
"cycle_starting_addr",7200,0
"extent_4",1,0
"cycle_stride_4",0,0
"extent_3",3,0
"cycle_stride_3",2688,0
"extent_2",3,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",8,0
"cycle_stride_0",4,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[896i1 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
"write_data_starting_addr",0,0
"write_data_stride_4",0,0
"write_data_stride_3",0,0
"write_data_stride_2",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_1_sram[32i1 + 32i4 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
"read_data_starting_addr",0,0
"read_data_stride_4",0,0
"read_data_stride_3",8,0
"read_data_stride_2",0,0
"read_data_stride_1",8,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and conv_s1_x >= 0 and -conv_s1_r_x <= conv_s1_x <= 31 - conv_s1_r_x and conv_s1_x <= 27 }
"dimensionality",5,0
"cycle_starting_addr",7204,0
"extent_4",1,0
"cycle_stride_4",0,0
"extent_3",3,0
"cycle_stride_3",2688,0
"extent_2",3,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",28,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[896i1 + i2 + 32i3 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
"read_data_starting_addr",0,0
"read_data_stride_4",0,0
"read_data_stride_3",0,0
"read_data_stride_2",1,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [26 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
"dimensionality",3,0
"cycle_starting_addr",26,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",30,0
"cycle_stride_1",240,0
"extent_0",8,0
"cycle_stride_0",32,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[32i1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",8,0
"write_data_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[32i1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [1 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
"dimensionality",3,0
"cycle_starting_addr",1,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",30,0
"cycle_stride_1",240,0
"extent_0",30,0
"cycle_stride_0",8,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[32hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
{"agg2sram_0":{"cycle_starting_addr":[26],"cycle_stride":[32,240],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[8,240],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[7200],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0]}}
Add lake node:ub_hw_input_global_wrapper_stencil_BANK_1 with input_num = 1, output_num = 1
Config mode: lake
Generating Verilog Testing Collateral for: ub_hw_input_global_wrapper_stencil_BANK_1
Module: cgralib.Mem_amber(ID:_U4, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_out_0':Bit[16], 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U4__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memTrue__width16
CGPL level :0
impl inputs: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
impl outpts: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46}
rddom: { hw_input_global_wrapper_stencil[a_0, a_1, a_2 = 2] : 0 <= a_0 <= 29 and 0 <= a_1 <= 29 }
ls = { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] }
v = 0
--- hw_input_global_wrapper_stencil_BANK_2
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> hw_input_global_wrapper_stencil_BANK_2[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 2] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> [2 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_2[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_2[29, 29, 2] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_2[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_2[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_2[29, 29, 2] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46

    cons rem: {2}
    prod rem: {2}
    its: {2}
    Dim:2 will be project out: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_2[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:2 will be project out: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> hw_input_global_wrapper_stencil_BANK_2[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 2] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
after ubuffer regen: --- hw_input_global_wrapper_stencil_BANK_2
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> hw_input_global_wrapper_stencil_BANK_2[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> [2 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_2[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2[29, 29] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_2[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_2[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2[29, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46

addr need tight: {}
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> hw_input_global_wrapper_stencil_BANK_2[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> hw_input_global_wrapper_stencil_BANK_2[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> [2 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> [2 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_2[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_2[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }

	UBuffer after address tighten--- hw_input_global_wrapper_stencil_BANK_2
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> hw_input_global_wrapper_stencil_BANK_2[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> [2 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_2[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2[29, 29] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_2[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_2[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2[29, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46

getting rddom
rddom = { hw_input_global_wrapper_stencil_BANK_2[i0, i1] : 0 <= i0 <= 29 and 0 <= i1 <= 29 }
Vectorization buffer capacity: 900

	UBuffer after cgpl optimization--- hw_input_global_wrapper_stencil_BANK_2
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> hw_input_global_wrapper_stencil_BANK_2[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> [2 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_2[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2[29, 29] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_2[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_2[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2[29, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46

find bd for op :op_hcompute_conv_stencil_3
	find candidate: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_read
find bd for op :op_hcompute_hw_input_global_wrapper_stencil
	find candidate: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y + conv_s1_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x + conv_s1_x)] }
	div dim: 0
getting rddom
rddom = { hw_input_global_wrapper_stencil_BANK_2[i0, i1] : 0 <= i0 <= 29 and 0 <= i1 <= 29 }
Vectorization buffer capacity: 900
vectorization buf name: hw_input_global_wrapper_stencil_BANK_2
	 original range input access map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> hw_input_global_wrapper_stencil_BANK_2[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
	 dim id: 2
Ext by dim: {30, 30}
  buffer_vectorization Vectorizing: hw_input_global_wrapper_stencil_BANK_2
   On addr dim: 1, fetch_width: 4
--- hw_input_global_wrapper_stencil_BANK_2
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> hw_input_global_wrapper_stencil_BANK_2[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> [2 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_2[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2[29, 29] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_2[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_2[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2[29, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46

in bundle  = 1
out bundle = 1
Vectorize input port bundle: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
	vectorize input port: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 29]
Domain space on <i2> is: [0, 29]
Domain space on <i3> is: [2, 2]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 30, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 5
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
		 name: i3	 id: 4
	---- In range: [1, 30, 30, 1, ]
	---- Out range: [30, 30, ]
	---- Stride: 
	---- Start Addr: [0, 0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, 0, ]
		[0, 0, 0, 1, 0, ]
		]

origin: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> hw_input_global_wrapper_stencil_BANK_2[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }, transform: { hw_input_global_wrapper_stencil_BANK_2[d0, d1] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[d0, d1] }
access map : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> hw_input_global_wrapper_stencil_BANK_2[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }need to find inner dim
dim id: 1
Relation map{0, 0, 1, 0}
vec loop dim: 2
Autogen trans:{ op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2] -> op_hcompute_hw_input_global_wrapper_stencil[i0, i1, 4i2, i3] }
sched domain: { op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2, i3 = 2] }
	sched domain: { op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2, i3 = 2] }
	sched before trans: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> [2 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
	sched after trans: { op_hcompute_hw_input_global_wrapper_stencil[i0 = 0, i1, i2] -> [2 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
Fetch_ii: 32
	final sched: { op_hcompute_hw_input_global_wrapper_stencil[i0 = 0, i1, i2] -> [27 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
Autogen slice:{ hw_input_global_wrapper_stencil_BANK_2[i0, i1] -> hw_input_global_wrapper_stencil_BANK_2[i0, o1] : -3 + i1 <= 4o1 <= i1 }
trans max: 7 , origin max: 7
agg2sram sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [27 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> [2 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> [2 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [27 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [27 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [27 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [27 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [27 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [27 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [27 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [27 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
AGG : --- hw_input_global_wrapper_stencil_BANK_2_0_agg
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in
			dom : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> [2 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[29, 29] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [27 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [27 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [27 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [27 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[29, 31] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write_agg_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write_agg_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_3

AGG Schedule: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [27 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7; op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> [2 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
Vectorize output port bundle: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_read
	Vectorize output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46
Autogen slice:{ hw_input_global_wrapper_stencil_BANK_2[i0, i1] -> hw_input_global_wrapper_stencil_BANK_2[i0, o1] : -3 + i1 <= 4o1 <= i1 }
Range slice: { hw_input_global_wrapper_stencil_BANK_2[i0, i1] -> hw_input_global_wrapper_stencil_BANK_2[i0, o1] : -3 + i1 <= 4o1 <= i1 }
after slice{ op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y + conv_s1_y)] }
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y + conv_s1_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(floor((conv_s1_r_x + conv_s1_x)/4))] }
	div dim: 1
    === div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x + conv_s1_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
      coeff  = 1/4
      num = 1
      denom= 4
	Dim: 2 denom: 4
	Dim: 4 denom: 4
	Trans str{op_hcompute_conv_stencil_3[d0, d1, d2, d3, d4]->op_hcompute_conv_stencil_3[d0, d1, floor(d2/4), d2%4, d3, floor(d4/4), d4%4]}
{ op_hcompute_conv_stencil_3[d0, d1, d2, d3, d4] -> op_hcompute_conv_stencil_3[d0, d1, o2, o3, d3, o5, o6] : (-d2 + o3) mod 4 = 0 and (-d4 + o6) mod 4 = 0 and -3 + d2 <= 4o2 <= d2 and 0 <= o3 <= 3 and -3 + d4 <= 4o5 <= d4 and 0 <= o6 <= 3 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 0]
Domain space on <i3> is: [0, 2]
Domain space on <i4> is: [0, 27]
Domain space on <i5> is: [0, 6]
Domain space on <i6> is: [0, 3]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 8, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i4, idx: 5, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 0, vec_stride_in_addr:1
	var_name: i5, idx: 6, coef: 1, vec_stride_in_addr:1
	var_name: i6, idx: 7, coef: 0, vec_stride_in_addr:1
access map expr:[i1+i4, i5]
{ op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i1 + i4)] }
{ op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i1 + i4)] }
access map : { op_hcompute_conv_stencil_3[i0 = 0, i1, i2 = 0, i3, i4, i5, i6] -> hw_input_global_wrapper_stencil_BANK_2[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 and 0 <= i6 <= 3 }need to find inner dim
dim id: 1
Relation map{0, 0, 0, 0, 0, 1, 0}
Vectorization dimension: 5
	aff : { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i1 + i4)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i5 + floor((i3 + i6)/4))] }
	div dim: 1
    === div: { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i3 + i6)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
      coeff  = 1/4
      num = 1
      denom= 4
div dimension: 3
rem: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2 = 0, i3, i4, i5, i6] -> hw_input_global_wrapper_stencil_BANK_2[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 and 0 <= i6 <= 3 }
new: { op_hcompute_conv_stencil_3[0, i1, 0, i3, i4, i5, i6] -> hw_input_global_wrapper_stencil_BANK_2[i1 + i4, o1] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and i6 >= 0 and -4i5 <= i6 <= 27 - 4i5 and i6 <= 3 and -3 + i3 + 4i5 + i6 <= 4o1 <= i3 + 4i5 + i6 }
base_str : {op_hcompute_conv_stencil_3[i0=0, i1=0, i2=0, i3, i4=0, i5=0, i6]}
its_str: {op_hcompute_conv_stencil_3[i0, i1, i2, i3=0, i4, i5, i6]}
its_str: {op_hcompute_conv_stencil_3[i0, i1, i2, i3=1, i4, i5, i6]}
its_str: {op_hcompute_conv_stencil_3[i0, i1, i2, i3=2, i4, i5, i6]}
	{ op_hcompute_conv_stencil_3[i0 = 0, i1 = 0, i2 = 0, i3 = 0, i4 = 0, i5 = 0, i6] }
origin max: 0
trans max: 0
	{ op_hcompute_conv_stencil_3[i0 = 0, i1 = 0, i2 = 0, i3 = 1, i4 = 0, i5 = 0, i6] }
origin max: 1
trans max: 0
	{ op_hcompute_conv_stencil_3[i0 = 0, i1 = 0, i2 = 0, i3 = 2, i4 = 0, i5 = 0, i6] }
origin max: 1
trans max: 0
ahead_step : 1
sched domain: { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6 = 0] }
sched domain: { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6 = 0] }
remove dimension: {6, 2}
before:{ op_hcompute_conv_stencil_3[i0 = 0, i1, i2 = 0, i3, i4, i5, i6] -> hw_input_global_wrapper_stencil_BANK_2[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 and 0 <= i6 <= 3 }
after:{ op_hcompute_conv_stencil_3[i0 = 0, i1, i2 = 0, i3, i4, i5, i6 = 0] -> hw_input_global_wrapper_stencil_BANK_2[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 }
remove dimension: {6, 2}
sched before projection: { op_hcompute_conv_stencil_3[0, i1, i2, i3, i4] -> [7204 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access: { op_hcompute_conv_stencil_3[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_2[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 }
access map : { op_hcompute_conv_stencil_3[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_2[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 }need to find inner dim
dim id: 1
Relation map{0, 0, 0, 0, 1}
vectorization dimension after irrelevant dimension removal: 4
sched before adjust: { op_hcompute_conv_stencil_3[0, i1, i2, i3, i4] -> [7204 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	 output sched: { op_hcompute_conv_stencil_3[0, i1, i2, i3, i4] -> [7204 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	 temp sched: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
final schedule: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
final access: { op_hcompute_conv_stencil_3[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_2[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 30, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
	var_name: i4, idx: 5, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 6
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
		 name: i3	 id: 4
		 name: i4	 id: 5
	---- In range: [1, 3, 3, 28, 28, ]
	---- Out range: [30, 30, ]
	---- Stride: 
	---- Start Addr: [0, 0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, 1, 0, ]
		[0, 0, 0, 1, 0, 1, ]
		]

	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_2[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 7]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 8, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i1, i3, 0, 4*i4]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 4i4] }
	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_2[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 7]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 8, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i1, i3, 0, 4*i4+1]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 1 + 4i4] }
	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_2[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 7]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 8, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i1, i3, 0, 4*i4+2]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 2 + 4i4] }
	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_2[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 7]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 8, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i1, i3, 0, 4*i4+3]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 3 + 4i4] }
	Add TB output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46
origin: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_2[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }, transform: { hw_input_global_wrapper_stencil_BANK_2[d0, d1] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[d0, d1] }
access map expr:[i1, i3, 0, i2+i4]
domain: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
access map: { op_hcompute_conv_stencil_3[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2[i1, i3, 0, i2 + i4] }
	Access map decouple reuse: { op_hcompute_conv_stencil_3[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
TB  : --- hw_input_global_wrapper_stencil_BANK_2_0_tb
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[2, 27, 0, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[0, 0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[2, 27, 0, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[0, 0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[2, 27, 0, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[0, 0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[2, 27, 0, 31] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_out
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[2, 27, 0, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_read_tb_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_out_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_read_tb_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_out

before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
After dim id set: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
before dim id set :{ op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
TB  : --- hw_input_global_wrapper_stencil_BANK_2_0_tb
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[2, 27, 0, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[0, 0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[2, 27, 0, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[0, 0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[2, 27, 0, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[0, 0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[2, 27, 0, 31] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_out
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[2, 27, 0, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_read_tb_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_out_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_read_tb_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_out

TB Schedule: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7; op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [27 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [27 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [27 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [27 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [27 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [27 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [27 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [27 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
SRAM: --- hw_input_global_wrapper_stencil_BANK_2_sram
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [27 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [27 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [27 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [27 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[29, 31] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[29, 31] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_out_3

SRAM Schedule: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7; op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [27 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
Subbuf type: tb
Project ID: [2, ]
number of banks = 1
bank func = {[a_0, a_1, a_2, a_3] -> [a_0 % 1, a_1 % 1, a_2 % 1, a_3 % 1]}
range2bank: { hw_input_global_wrapper_stencil_BANK_2_0_tb[a_0, a_1, a_2, a_3] -> [0, 0, 0, 0] }
	global range of bank: { hw_input_global_wrapper_stencil_BANK_2_0_tb[a_0, a_1, a_2 = 0, a_3] -> [0, 0, 0, 0] : 0 <= a_0 <= 2 and 0 <= a_1 <= 27 and 0 <= a_3 <= 29; hw_input_global_wrapper_stencil_BANK_2_0_tb[a_0, a_1, a_2 = 0, a_3] -> [0, 0, 0, 0] : 0 <= a_0 <= 2 and 0 <= a_1 <= 27 and 0 <= a_3 <= 31 and (((2 + a_3) mod 4 = 0 and 2 <= a_3 <= 30) or ((1 + a_3) mod 4 = 0 and a_3 >= 3) or ((a_3) mod 4 = 0 and a_3 <= 28) or ((-1 + a_3) mod 4 = 0 and 0 < a_3 <= 29)) }
	{ [0, 0, 0, 0] } this bank rddom: { hw_input_global_wrapper_stencil_BANK_2_0_tb[a_0, a_1, a_2 = 0, a_3] : 0 <= a_0 <= 2 and 0 <= a_1 <= 27 and 0 <= a_3 <= 31 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	read map: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
	read map after decouple: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
decouple buffer no.0
--- hw_input_global_wrapper_stencil_BANK_2_0_tb_0
	---- 4 in ports
		hw_input_global_wrapper_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[2, 27, 0, 28] }

		hw_input_global_wrapper_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[0, 0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[2, 27, 0, 29] }

		hw_input_global_wrapper_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[0, 0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[2, 27, 0, 30] }

		hw_input_global_wrapper_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[0, 0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[2, 27, 0, 31] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and conv_s1_x >= 0 and -conv_s1_r_x <= conv_s1_x <= 31 - conv_s1_r_x and conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[2, 27, 0, 29] }

	---- Input Bundles
		op_hcompute_conv_stencil_3_sram2tb_0_write
		---- Ports...
			hw_input_global_wrapper_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			hw_input_global_wrapper_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			hw_input_global_wrapper_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			hw_input_global_wrapper_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
	---- Output Bundles
		op_hcompute_conv_stencil_3_tb2out_0_read
		---- Ports...
			hw_input_global_wrapper_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4
After vectorization codegen: hw_input_global_wrapper_stencil_BANK_2_0_agg
--- hw_input_global_wrapper_stencil_BANK_2_0_agg
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in
			dom : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> [2 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[29, 29] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [27 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [27 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [27 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [27 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[29, 31] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write_agg_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write_agg_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_3

After vectorization codegen: hw_input_global_wrapper_stencil_BANK_2_0_tb_0
--- hw_input_global_wrapper_stencil_BANK_2_0_tb_0
	---- 4 in ports
		hw_input_global_wrapper_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[2, 27, 0, 28] }

		hw_input_global_wrapper_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[0, 0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[2, 27, 0, 29] }

		hw_input_global_wrapper_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[0, 0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[2, 27, 0, 30] }

		hw_input_global_wrapper_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[0, 0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[2, 27, 0, 31] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and conv_s1_x >= 0 and -conv_s1_r_x <= conv_s1_x <= 31 - conv_s1_r_x and conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[2, 27, 0, 29] }

	---- Input Bundles
		op_hcompute_conv_stencil_3_sram2tb_0_write
		---- Ports...
			hw_input_global_wrapper_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			hw_input_global_wrapper_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			hw_input_global_wrapper_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			hw_input_global_wrapper_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
	---- Output Bundles
		op_hcompute_conv_stencil_3_tb2out_0_read
		---- Ports...
			hw_input_global_wrapper_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4

After vectorization codegen: hw_input_global_wrapper_stencil_BANK_2_sram
--- hw_input_global_wrapper_stencil_BANK_2_sram
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [27 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [27 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [27 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [27 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[29, 31] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[29, 31] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_out_3

sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [27 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> [2 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
remove dimension: {3}
write map: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
remove dimension: {3}
{ hw_input_global_wrapper_stencil_BANK_2_0_agg[i0, i1] : 0 <= i0 <= 29 and 0 <= i1 <= 31 and (i1 <= 29 or ((2 + i1) mod 4 = 0 and 2 <= i1 <= 30) or ((1 + i1) mod 4 = 0 and i1 >= 3) or ((i1) mod 4 = 0 and i1 <= 28) or ((-1 + i1) mod 4 = 0 and 0 < i1 <= 29)) }
read map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and conv_s1_x >= 0 and -conv_s1_r_x <= conv_s1_x <= 31 - conv_s1_r_x and conv_s1_x <= 27 }
write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
{ hw_input_global_wrapper_stencil_BANK_2_0_tb[i0, i1, 0, i3] : 0 <= i0 <= 2 and 0 <= i1 <= 27 and 0 <= i3 <= 31 and (((2 + i3) mod 4 = 0 and 2 <= i3 <= 30) or i3 <= 29 or ((1 + i3) mod 4 = 0 and i3 >= 3) or ((i3) mod 4 = 0 and i3 <= 28) or ((-1 + i3) mod 4 = 0 and 0 < i3 <= 29)) }
read map: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [27 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
write map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
{ hw_input_global_wrapper_stencil_BANK_2_sram[i0, i1] : 0 <= i0 <= 29 and 0 <= i1 <= 31 and (((2 + i1) mod 4 = 0 and 2 <= i1 <= 30) or ((1 + i1) mod 4 = 0 and i1 >= 3) or ((i1) mod 4 = 0 and i1 <= 28) or ((-1 + i1) mod 4 = 0 and 0 < i1 <= 29)) }
read map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
	Sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
"dimensionality",5,0
"cycle_starting_addr",7200,0
"extent_4",1,0
"cycle_stride_4",0,0
"extent_3",3,0
"cycle_stride_3",2688,0
"extent_2",3,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",8,0
"cycle_stride_0",4,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[896i1 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
"write_data_starting_addr",0,0
"write_data_stride_4",0,0
"write_data_stride_3",0,0
"write_data_stride_2",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_2_sram[32i1 + 32i4 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
"read_data_starting_addr",0,0
"read_data_stride_4",0,0
"read_data_stride_3",8,0
"read_data_stride_2",0,0
"read_data_stride_1",8,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and conv_s1_x >= 0 and -conv_s1_r_x <= conv_s1_x <= 31 - conv_s1_r_x and conv_s1_x <= 27 }
"dimensionality",5,0
"cycle_starting_addr",7204,0
"extent_4",1,0
"cycle_stride_4",0,0
"extent_3",3,0
"cycle_stride_3",2688,0
"extent_2",3,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",28,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[896i1 + i2 + 32i3 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
"read_data_starting_addr",0,0
"read_data_stride_4",0,0
"read_data_stride_3",0,0
"read_data_stride_2",1,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [27 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
"dimensionality",3,0
"cycle_starting_addr",27,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",30,0
"cycle_stride_1",240,0
"extent_0",8,0
"cycle_stride_0",32,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[32i1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",8,0
"write_data_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[32i1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [2 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
"dimensionality",3,0
"cycle_starting_addr",2,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",30,0
"cycle_stride_1",240,0
"extent_0",30,0
"cycle_stride_0",8,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[32hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
{"agg2sram_0":{"cycle_starting_addr":[27],"cycle_stride":[32,240],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[8,240],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[7200],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0]}}
Add lake node:ub_hw_input_global_wrapper_stencil_BANK_2 with input_num = 1, output_num = 1
Config mode: lake
Generating Verilog Testing Collateral for: ub_hw_input_global_wrapper_stencil_BANK_2
Module: cgralib.Mem_amber(ID:_U5, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_out_0':Bit[16], 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U5__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memTrue__width16
CGPL level :0
impl inputs: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
impl outpts: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47}
rddom: { hw_input_global_wrapper_stencil[a_0, a_1, a_2 = 3] : 0 <= a_0 <= 29 and 0 <= a_1 <= 29 }
ls = { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] }
v = 0
--- hw_input_global_wrapper_stencil_BANK_3
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> hw_input_global_wrapper_stencil_BANK_3[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 3] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> [3 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_3[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_3[29, 29, 3] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_3[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_3[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_3[29, 29, 3] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47

    cons rem: {2}
    prod rem: {2}
    its: {2}
    Dim:2 will be project out: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_3[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:2 will be project out: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> hw_input_global_wrapper_stencil_BANK_3[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 3] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
after ubuffer regen: --- hw_input_global_wrapper_stencil_BANK_3
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> hw_input_global_wrapper_stencil_BANK_3[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> [3 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_3[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3[29, 29] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_3[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_3[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3[29, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47

addr need tight: {}
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> hw_input_global_wrapper_stencil_BANK_3[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> hw_input_global_wrapper_stencil_BANK_3[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> [3 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> [3 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_3[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_3[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }

	UBuffer after address tighten--- hw_input_global_wrapper_stencil_BANK_3
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> hw_input_global_wrapper_stencil_BANK_3[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> [3 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_3[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3[29, 29] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_3[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_3[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3[29, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47

getting rddom
rddom = { hw_input_global_wrapper_stencil_BANK_3[i0, i1] : 0 <= i0 <= 29 and 0 <= i1 <= 29 }
Vectorization buffer capacity: 900

	UBuffer after cgpl optimization--- hw_input_global_wrapper_stencil_BANK_3
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> hw_input_global_wrapper_stencil_BANK_3[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> [3 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_3[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3[29, 29] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_3[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_3[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3[29, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47

find bd for op :op_hcompute_conv_stencil_3
	find candidate: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_read
find bd for op :op_hcompute_hw_input_global_wrapper_stencil
	find candidate: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y + conv_s1_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x + conv_s1_x)] }
	div dim: 0
getting rddom
rddom = { hw_input_global_wrapper_stencil_BANK_3[i0, i1] : 0 <= i0 <= 29 and 0 <= i1 <= 29 }
Vectorization buffer capacity: 900
vectorization buf name: hw_input_global_wrapper_stencil_BANK_3
	 original range input access map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> hw_input_global_wrapper_stencil_BANK_3[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
	 dim id: 2
Ext by dim: {30, 30}
  buffer_vectorization Vectorizing: hw_input_global_wrapper_stencil_BANK_3
   On addr dim: 1, fetch_width: 4
--- hw_input_global_wrapper_stencil_BANK_3
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> hw_input_global_wrapper_stencil_BANK_3[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> [3 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_3[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3[29, 29] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_3[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_3[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3[29, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47

in bundle  = 1
out bundle = 1
Vectorize input port bundle: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
	vectorize input port: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 29]
Domain space on <i2> is: [0, 29]
Domain space on <i3> is: [3, 3]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 30, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 5
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
		 name: i3	 id: 4
	---- In range: [1, 30, 30, 1, ]
	---- Out range: [30, 30, ]
	---- Stride: 
	---- Start Addr: [0, 0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, 0, ]
		[0, 0, 0, 1, 0, ]
		]

origin: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> hw_input_global_wrapper_stencil_BANK_3[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }, transform: { hw_input_global_wrapper_stencil_BANK_3[d0, d1] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[d0, d1] }
access map : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> hw_input_global_wrapper_stencil_BANK_3[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }need to find inner dim
dim id: 1
Relation map{0, 0, 1, 0}
vec loop dim: 2
Autogen trans:{ op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2] -> op_hcompute_hw_input_global_wrapper_stencil[i0, i1, 4i2, i3] }
sched domain: { op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2, i3 = 3] }
	sched domain: { op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2, i3 = 3] }
	sched before trans: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> [3 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
	sched after trans: { op_hcompute_hw_input_global_wrapper_stencil[i0 = 0, i1, i2] -> [3 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
Fetch_ii: 32
	final sched: { op_hcompute_hw_input_global_wrapper_stencil[i0 = 0, i1, i2] -> [28 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
Autogen slice:{ hw_input_global_wrapper_stencil_BANK_3[i0, i1] -> hw_input_global_wrapper_stencil_BANK_3[i0, o1] : -3 + i1 <= 4o1 <= i1 }
trans max: 7 , origin max: 7
agg2sram sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [28 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> [3 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> [3 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [28 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [28 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [28 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [28 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [28 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [28 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [28 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [28 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
AGG : --- hw_input_global_wrapper_stencil_BANK_3_0_agg
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in
			dom : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> [3 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[29, 29] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [28 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [28 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [28 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [28 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[29, 31] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write_agg_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write_agg_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_3

AGG Schedule: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [28 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7; op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> [3 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
Vectorize output port bundle: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_read
	Vectorize output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47
Autogen slice:{ hw_input_global_wrapper_stencil_BANK_3[i0, i1] -> hw_input_global_wrapper_stencil_BANK_3[i0, o1] : -3 + i1 <= 4o1 <= i1 }
Range slice: { hw_input_global_wrapper_stencil_BANK_3[i0, i1] -> hw_input_global_wrapper_stencil_BANK_3[i0, o1] : -3 + i1 <= 4o1 <= i1 }
after slice{ op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y + conv_s1_y)] }
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y + conv_s1_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(floor((conv_s1_r_x + conv_s1_x)/4))] }
	div dim: 1
    === div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x + conv_s1_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
      coeff  = 1/4
      num = 1
      denom= 4
	Dim: 2 denom: 4
	Dim: 4 denom: 4
	Trans str{op_hcompute_conv_stencil_3[d0, d1, d2, d3, d4]->op_hcompute_conv_stencil_3[d0, d1, floor(d2/4), d2%4, d3, floor(d4/4), d4%4]}
{ op_hcompute_conv_stencil_3[d0, d1, d2, d3, d4] -> op_hcompute_conv_stencil_3[d0, d1, o2, o3, d3, o5, o6] : (-d2 + o3) mod 4 = 0 and (-d4 + o6) mod 4 = 0 and -3 + d2 <= 4o2 <= d2 and 0 <= o3 <= 3 and -3 + d4 <= 4o5 <= d4 and 0 <= o6 <= 3 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 0]
Domain space on <i3> is: [0, 2]
Domain space on <i4> is: [0, 27]
Domain space on <i5> is: [0, 6]
Domain space on <i6> is: [0, 3]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 8, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i4, idx: 5, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 0, vec_stride_in_addr:1
	var_name: i5, idx: 6, coef: 1, vec_stride_in_addr:1
	var_name: i6, idx: 7, coef: 0, vec_stride_in_addr:1
access map expr:[i1+i4, i5]
{ op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i1 + i4)] }
{ op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i1 + i4)] }
access map : { op_hcompute_conv_stencil_3[i0 = 0, i1, i2 = 0, i3, i4, i5, i6] -> hw_input_global_wrapper_stencil_BANK_3[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 and 0 <= i6 <= 3 }need to find inner dim
dim id: 1
Relation map{0, 0, 0, 0, 0, 1, 0}
Vectorization dimension: 5
	aff : { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i1 + i4)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i5 + floor((i3 + i6)/4))] }
	div dim: 1
    === div: { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i3 + i6)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
      coeff  = 1/4
      num = 1
      denom= 4
div dimension: 3
rem: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2 = 0, i3, i4, i5, i6] -> hw_input_global_wrapper_stencil_BANK_3[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 and 0 <= i6 <= 3 }
new: { op_hcompute_conv_stencil_3[0, i1, 0, i3, i4, i5, i6] -> hw_input_global_wrapper_stencil_BANK_3[i1 + i4, o1] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and i6 >= 0 and -4i5 <= i6 <= 27 - 4i5 and i6 <= 3 and -3 + i3 + 4i5 + i6 <= 4o1 <= i3 + 4i5 + i6 }
base_str : {op_hcompute_conv_stencil_3[i0=0, i1=0, i2=0, i3, i4=0, i5=0, i6]}
its_str: {op_hcompute_conv_stencil_3[i0, i1, i2, i3=0, i4, i5, i6]}
its_str: {op_hcompute_conv_stencil_3[i0, i1, i2, i3=1, i4, i5, i6]}
its_str: {op_hcompute_conv_stencil_3[i0, i1, i2, i3=2, i4, i5, i6]}
	{ op_hcompute_conv_stencil_3[i0 = 0, i1 = 0, i2 = 0, i3 = 0, i4 = 0, i5 = 0, i6] }
origin max: 0
trans max: 0
	{ op_hcompute_conv_stencil_3[i0 = 0, i1 = 0, i2 = 0, i3 = 1, i4 = 0, i5 = 0, i6] }
origin max: 1
trans max: 0
	{ op_hcompute_conv_stencil_3[i0 = 0, i1 = 0, i2 = 0, i3 = 2, i4 = 0, i5 = 0, i6] }
origin max: 1
trans max: 0
ahead_step : 1
sched domain: { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6 = 0] }
sched domain: { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6 = 0] }
remove dimension: {6, 2}
before:{ op_hcompute_conv_stencil_3[i0 = 0, i1, i2 = 0, i3, i4, i5, i6] -> hw_input_global_wrapper_stencil_BANK_3[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 and 0 <= i6 <= 3 }
after:{ op_hcompute_conv_stencil_3[i0 = 0, i1, i2 = 0, i3, i4, i5, i6 = 0] -> hw_input_global_wrapper_stencil_BANK_3[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 }
remove dimension: {6, 2}
sched before projection: { op_hcompute_conv_stencil_3[0, i1, i2, i3, i4] -> [7204 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access: { op_hcompute_conv_stencil_3[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_3[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 }
access map : { op_hcompute_conv_stencil_3[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_3[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 }need to find inner dim
dim id: 1
Relation map{0, 0, 0, 0, 1}
vectorization dimension after irrelevant dimension removal: 4
sched before adjust: { op_hcompute_conv_stencil_3[0, i1, i2, i3, i4] -> [7204 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	 output sched: { op_hcompute_conv_stencil_3[0, i1, i2, i3, i4] -> [7204 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	 temp sched: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
final schedule: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
final access: { op_hcompute_conv_stencil_3[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_3[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 30, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
	var_name: i4, idx: 5, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 6
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
		 name: i3	 id: 4
		 name: i4	 id: 5
	---- In range: [1, 3, 3, 28, 28, ]
	---- Out range: [30, 30, ]
	---- Stride: 
	---- Start Addr: [0, 0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, 1, 0, ]
		[0, 0, 0, 1, 0, 1, ]
		]

	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_3[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 7]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 8, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i1, i3, 0, 4*i4]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 4i4] }
	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_3[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 7]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 8, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i1, i3, 0, 4*i4+1]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 1 + 4i4] }
	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_3[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 7]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 8, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i1, i3, 0, 4*i4+2]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 2 + 4i4] }
	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_3[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 7]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 8, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i1, i3, 0, 4*i4+3]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 3 + 4i4] }
	Add TB output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47
origin: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_3[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }, transform: { hw_input_global_wrapper_stencil_BANK_3[d0, d1] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[d0, d1] }
access map expr:[i1, i3, 0, i2+i4]
domain: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
access map: { op_hcompute_conv_stencil_3[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3[i1, i3, 0, i2 + i4] }
	Access map decouple reuse: { op_hcompute_conv_stencil_3[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
TB  : --- hw_input_global_wrapper_stencil_BANK_3_0_tb
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[2, 27, 0, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[0, 0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[2, 27, 0, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[0, 0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[2, 27, 0, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[0, 0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[2, 27, 0, 31] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_out
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[2, 27, 0, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_read_tb_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_out_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_read_tb_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_out

before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
After dim id set: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
before dim id set :{ op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
TB  : --- hw_input_global_wrapper_stencil_BANK_3_0_tb
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[2, 27, 0, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[0, 0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[2, 27, 0, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[0, 0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[2, 27, 0, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[0, 0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[2, 27, 0, 31] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_out
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[2, 27, 0, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_read_tb_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_out_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_read_tb_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_out

TB Schedule: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7; op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [28 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [28 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [28 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [28 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [28 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [28 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [28 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [28 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
SRAM: --- hw_input_global_wrapper_stencil_BANK_3_sram
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [28 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [28 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [28 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [28 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[29, 31] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[29, 31] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_out_3

SRAM Schedule: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7; op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [28 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
Subbuf type: tb
Project ID: [2, ]
number of banks = 1
bank func = {[a_0, a_1, a_2, a_3] -> [a_0 % 1, a_1 % 1, a_2 % 1, a_3 % 1]}
range2bank: { hw_input_global_wrapper_stencil_BANK_3_0_tb[a_0, a_1, a_2, a_3] -> [0, 0, 0, 0] }
	global range of bank: { hw_input_global_wrapper_stencil_BANK_3_0_tb[a_0, a_1, a_2 = 0, a_3] -> [0, 0, 0, 0] : 0 <= a_0 <= 2 and 0 <= a_1 <= 27 and 0 <= a_3 <= 29; hw_input_global_wrapper_stencil_BANK_3_0_tb[a_0, a_1, a_2 = 0, a_3] -> [0, 0, 0, 0] : 0 <= a_0 <= 2 and 0 <= a_1 <= 27 and 0 <= a_3 <= 31 and (((2 + a_3) mod 4 = 0 and 2 <= a_3 <= 30) or ((1 + a_3) mod 4 = 0 and a_3 >= 3) or ((a_3) mod 4 = 0 and a_3 <= 28) or ((-1 + a_3) mod 4 = 0 and 0 < a_3 <= 29)) }
	{ [0, 0, 0, 0] } this bank rddom: { hw_input_global_wrapper_stencil_BANK_3_0_tb[a_0, a_1, a_2 = 0, a_3] : 0 <= a_0 <= 2 and 0 <= a_1 <= 27 and 0 <= a_3 <= 31 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	read map: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
	read map after decouple: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
decouple buffer no.0
--- hw_input_global_wrapper_stencil_BANK_3_0_tb_0
	---- 4 in ports
		hw_input_global_wrapper_stencil_BANK_3_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[2, 27, 0, 28] }

		hw_input_global_wrapper_stencil_BANK_3_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[0, 0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[2, 27, 0, 29] }

		hw_input_global_wrapper_stencil_BANK_3_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[0, 0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[2, 27, 0, 30] }

		hw_input_global_wrapper_stencil_BANK_3_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[0, 0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[2, 27, 0, 31] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_BANK_3_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and conv_s1_x >= 0 and -conv_s1_r_x <= conv_s1_x <= 31 - conv_s1_r_x and conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[2, 27, 0, 29] }

	---- Input Bundles
		op_hcompute_conv_stencil_3_sram2tb_0_write
		---- Ports...
			hw_input_global_wrapper_stencil_BANK_3_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			hw_input_global_wrapper_stencil_BANK_3_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			hw_input_global_wrapper_stencil_BANK_3_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			hw_input_global_wrapper_stencil_BANK_3_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
	---- Output Bundles
		op_hcompute_conv_stencil_3_tb2out_0_read
		---- Ports...
			hw_input_global_wrapper_stencil_BANK_3_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4
After vectorization codegen: hw_input_global_wrapper_stencil_BANK_3_0_agg
--- hw_input_global_wrapper_stencil_BANK_3_0_agg
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in
			dom : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> [3 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[29, 29] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [28 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [28 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [28 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [28 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[29, 31] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write_agg_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write_agg_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_3

After vectorization codegen: hw_input_global_wrapper_stencil_BANK_3_0_tb_0
--- hw_input_global_wrapper_stencil_BANK_3_0_tb_0
	---- 4 in ports
		hw_input_global_wrapper_stencil_BANK_3_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[2, 27, 0, 28] }

		hw_input_global_wrapper_stencil_BANK_3_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[0, 0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[2, 27, 0, 29] }

		hw_input_global_wrapper_stencil_BANK_3_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[0, 0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[2, 27, 0, 30] }

		hw_input_global_wrapper_stencil_BANK_3_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[0, 0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[2, 27, 0, 31] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_BANK_3_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and conv_s1_x >= 0 and -conv_s1_r_x <= conv_s1_x <= 31 - conv_s1_r_x and conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[2, 27, 0, 29] }

	---- Input Bundles
		op_hcompute_conv_stencil_3_sram2tb_0_write
		---- Ports...
			hw_input_global_wrapper_stencil_BANK_3_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			hw_input_global_wrapper_stencil_BANK_3_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			hw_input_global_wrapper_stencil_BANK_3_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			hw_input_global_wrapper_stencil_BANK_3_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
	---- Output Bundles
		op_hcompute_conv_stencil_3_tb2out_0_read
		---- Ports...
			hw_input_global_wrapper_stencil_BANK_3_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4

After vectorization codegen: hw_input_global_wrapper_stencil_BANK_3_sram
--- hw_input_global_wrapper_stencil_BANK_3_sram
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [28 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [28 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [28 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [28 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[29, 31] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[29, 31] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_out_3

sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [28 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> [3 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
remove dimension: {3}
write map: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
remove dimension: {3}
{ hw_input_global_wrapper_stencil_BANK_3_0_agg[i0, i1] : 0 <= i0 <= 29 and 0 <= i1 <= 31 and (i1 <= 29 or ((2 + i1) mod 4 = 0 and 2 <= i1 <= 30) or ((1 + i1) mod 4 = 0 and i1 >= 3) or ((i1) mod 4 = 0 and i1 <= 28) or ((-1 + i1) mod 4 = 0 and 0 < i1 <= 29)) }
read map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and conv_s1_x >= 0 and -conv_s1_r_x <= conv_s1_x <= 31 - conv_s1_r_x and conv_s1_x <= 27 }
write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
{ hw_input_global_wrapper_stencil_BANK_3_0_tb[i0, i1, 0, i3] : 0 <= i0 <= 2 and 0 <= i1 <= 27 and 0 <= i3 <= 31 and (((2 + i3) mod 4 = 0 and 2 <= i3 <= 30) or i3 <= 29 or ((1 + i3) mod 4 = 0 and i3 >= 3) or ((i3) mod 4 = 0 and i3 <= 28) or ((-1 + i3) mod 4 = 0 and 0 < i3 <= 29)) }
read map: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [28 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
write map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
{ hw_input_global_wrapper_stencil_BANK_3_sram[i0, i1] : 0 <= i0 <= 29 and 0 <= i1 <= 31 and (((2 + i1) mod 4 = 0 and 2 <= i1 <= 30) or ((1 + i1) mod 4 = 0 and i1 >= 3) or ((i1) mod 4 = 0 and i1 <= 28) or ((-1 + i1) mod 4 = 0 and 0 < i1 <= 29)) }
read map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
	Sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
"dimensionality",5,0
"cycle_starting_addr",7199,0
"extent_4",1,0
"cycle_stride_4",0,0
"extent_3",3,0
"cycle_stride_3",2688,0
"extent_2",3,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",8,0
"cycle_stride_0",4,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[896i1 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
"write_data_starting_addr",0,0
"write_data_stride_4",0,0
"write_data_stride_3",0,0
"write_data_stride_2",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_3_sram[32i1 + 32i4 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
"read_data_starting_addr",0,0
"read_data_stride_4",0,0
"read_data_stride_3",8,0
"read_data_stride_2",0,0
"read_data_stride_1",8,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and conv_s1_x >= 0 and -conv_s1_r_x <= conv_s1_x <= 31 - conv_s1_r_x and conv_s1_x <= 27 }
"dimensionality",5,0
"cycle_starting_addr",7204,0
"extent_4",1,0
"cycle_stride_4",0,0
"extent_3",3,0
"cycle_stride_3",2688,0
"extent_2",3,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",28,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[896i1 + i2 + 32i3 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
"read_data_starting_addr",0,0
"read_data_stride_4",0,0
"read_data_stride_3",0,0
"read_data_stride_2",1,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [28 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
"dimensionality",3,0
"cycle_starting_addr",28,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",30,0
"cycle_stride_1",240,0
"extent_0",8,0
"cycle_stride_0",32,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[32i1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",8,0
"write_data_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[32i1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [3 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
"dimensionality",3,0
"cycle_starting_addr",3,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",30,0
"cycle_stride_1",240,0
"extent_0",30,0
"cycle_stride_0",8,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[32hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
{"agg2sram_0":{"cycle_starting_addr":[28],"cycle_stride":[32,240],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[3],"cycle_stride":[8,240],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[7199],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0]}}
Add lake node:ub_hw_input_global_wrapper_stencil_BANK_3 with input_num = 1, output_num = 1
Config mode: lake
Generating Verilog Testing Collateral for: ub_hw_input_global_wrapper_stencil_BANK_3
Module: cgralib.Mem_amber(ID:_U6, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_out_0':Bit[16], 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U6__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memTrue__width16
CGPL level :0
impl inputs: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
impl outpts: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48}
rddom: { hw_input_global_wrapper_stencil[a_0, a_1, a_2 = 4] : 0 <= a_0 <= 29 and 0 <= a_1 <= 29 }
ls = { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] }
v = 0
--- hw_input_global_wrapper_stencil_BANK_4
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 4] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 4] -> hw_input_global_wrapper_stencil_BANK_4[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 4] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 4] -> [4 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_4[0, 0, 4] }
			max location: { hw_input_global_wrapper_stencil_BANK_4[29, 29, 4] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_4[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_4[0, 0, 4] }
			max location: { hw_input_global_wrapper_stencil_BANK_4[29, 29, 4] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48

    cons rem: {2}
    prod rem: {2}
    its: {2}
    Dim:2 will be project out: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_4[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:2 will be project out: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 4] -> hw_input_global_wrapper_stencil_BANK_4[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 4] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
after ubuffer regen: --- hw_input_global_wrapper_stencil_BANK_4
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 4] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 4] -> hw_input_global_wrapper_stencil_BANK_4[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 4] -> [4 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_4[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_4[29, 29] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_4[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_4[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_4[29, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48

addr need tight: {}
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 4] -> hw_input_global_wrapper_stencil_BANK_4[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 4] -> hw_input_global_wrapper_stencil_BANK_4[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 4] -> [4 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 4] -> [4 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_4[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_4[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }

	UBuffer after address tighten--- hw_input_global_wrapper_stencil_BANK_4
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 4] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 4] -> hw_input_global_wrapper_stencil_BANK_4[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 4] -> [4 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_4[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_4[29, 29] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_4[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_4[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_4[29, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48

getting rddom
rddom = { hw_input_global_wrapper_stencil_BANK_4[i0, i1] : 0 <= i0 <= 29 and 0 <= i1 <= 29 }
Vectorization buffer capacity: 900

	UBuffer after cgpl optimization--- hw_input_global_wrapper_stencil_BANK_4
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 4] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 4] -> hw_input_global_wrapper_stencil_BANK_4[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 4] -> [4 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_4[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_4[29, 29] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_4[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_4[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_4[29, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48

find bd for op :op_hcompute_conv_stencil_3
	find candidate: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_read
find bd for op :op_hcompute_hw_input_global_wrapper_stencil
	find candidate: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y + conv_s1_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x + conv_s1_x)] }
	div dim: 0
getting rddom
rddom = { hw_input_global_wrapper_stencil_BANK_4[i0, i1] : 0 <= i0 <= 29 and 0 <= i1 <= 29 }
Vectorization buffer capacity: 900
vectorization buf name: hw_input_global_wrapper_stencil_BANK_4
	 original range input access map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 4] -> hw_input_global_wrapper_stencil_BANK_4[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
	 dim id: 2
Ext by dim: {30, 30}
  buffer_vectorization Vectorizing: hw_input_global_wrapper_stencil_BANK_4
   On addr dim: 1, fetch_width: 4
--- hw_input_global_wrapper_stencil_BANK_4
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 4] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 4] -> hw_input_global_wrapper_stencil_BANK_4[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 4] -> [4 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_4[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_4[29, 29] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_4[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_4[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_4[29, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48

in bundle  = 1
out bundle = 1
Vectorize input port bundle: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
	vectorize input port: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 29]
Domain space on <i2> is: [0, 29]
Domain space on <i3> is: [4, 4]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 30, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 5
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
		 name: i3	 id: 4
	---- In range: [1, 30, 30, 1, ]
	---- Out range: [30, 30, ]
	---- Stride: 
	---- Start Addr: [0, 0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, 0, ]
		[0, 0, 0, 1, 0, ]
		]

origin: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 4] -> hw_input_global_wrapper_stencil_BANK_4[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }, transform: { hw_input_global_wrapper_stencil_BANK_4[d0, d1] -> hw_input_global_wrapper_stencil_BANK_4_0_agg[d0, d1] }
access map : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 4] -> hw_input_global_wrapper_stencil_BANK_4[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }need to find inner dim
dim id: 1
Relation map{0, 0, 1, 0}
vec loop dim: 2
Autogen trans:{ op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2] -> op_hcompute_hw_input_global_wrapper_stencil[i0, i1, 4i2, i3] }
sched domain: { op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2, i3 = 4] }
	sched domain: { op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2, i3 = 4] }
	sched before trans: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 4] -> [4 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
	sched after trans: { op_hcompute_hw_input_global_wrapper_stencil[i0 = 0, i1, i2] -> [4 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
Fetch_ii: 32
	final sched: { op_hcompute_hw_input_global_wrapper_stencil[i0 = 0, i1, i2] -> [29 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
Autogen slice:{ hw_input_global_wrapper_stencil_BANK_4[i0, i1] -> hw_input_global_wrapper_stencil_BANK_4[i0, o1] : -3 + i1 <= 4o1 <= i1 }
trans max: 7 , origin max: 7
agg2sram sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [29 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 4] -> hw_input_global_wrapper_stencil_BANK_4_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 4] -> hw_input_global_wrapper_stencil_BANK_4_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 4] -> [4 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 4] -> [4 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_4_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_4_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [29 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [29 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_4_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_4_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [29 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [29 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_4_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_4_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [29 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [29 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_4_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_4_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [29 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [29 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
AGG : --- hw_input_global_wrapper_stencil_BANK_4_0_agg
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in
			dom : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 4] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 4] -> hw_input_global_wrapper_stencil_BANK_4_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 4] -> [4 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_4_0_agg[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_4_0_agg[29, 29] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_4_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [29 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_4_0_agg[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_4_0_agg[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_4_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [29 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_4_0_agg[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_4_0_agg[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_4_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [29 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_4_0_agg[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_4_0_agg[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_4_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [29 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_4_0_agg[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_4_0_agg[29, 31] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write_agg_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write_agg_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_3

AGG Schedule: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [29 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7; op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 4] -> [4 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
Vectorize output port bundle: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_read
	Vectorize output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48
Autogen slice:{ hw_input_global_wrapper_stencil_BANK_4[i0, i1] -> hw_input_global_wrapper_stencil_BANK_4[i0, o1] : -3 + i1 <= 4o1 <= i1 }
Range slice: { hw_input_global_wrapper_stencil_BANK_4[i0, i1] -> hw_input_global_wrapper_stencil_BANK_4[i0, o1] : -3 + i1 <= 4o1 <= i1 }
after slice{ op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y + conv_s1_y)] }
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y + conv_s1_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(floor((conv_s1_r_x + conv_s1_x)/4))] }
	div dim: 1
    === div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x + conv_s1_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
      coeff  = 1/4
      num = 1
      denom= 4
	Dim: 2 denom: 4
	Dim: 4 denom: 4
	Trans str{op_hcompute_conv_stencil_3[d0, d1, d2, d3, d4]->op_hcompute_conv_stencil_3[d0, d1, floor(d2/4), d2%4, d3, floor(d4/4), d4%4]}
{ op_hcompute_conv_stencil_3[d0, d1, d2, d3, d4] -> op_hcompute_conv_stencil_3[d0, d1, o2, o3, d3, o5, o6] : (-d2 + o3) mod 4 = 0 and (-d4 + o6) mod 4 = 0 and -3 + d2 <= 4o2 <= d2 and 0 <= o3 <= 3 and -3 + d4 <= 4o5 <= d4 and 0 <= o6 <= 3 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 0]
Domain space on <i3> is: [0, 2]
Domain space on <i4> is: [0, 27]
Domain space on <i5> is: [0, 6]
Domain space on <i6> is: [0, 3]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 8, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i4, idx: 5, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 0, vec_stride_in_addr:1
	var_name: i5, idx: 6, coef: 1, vec_stride_in_addr:1
	var_name: i6, idx: 7, coef: 0, vec_stride_in_addr:1
access map expr:[i1+i4, i5]
{ op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i1 + i4)] }
{ op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i1 + i4)] }
access map : { op_hcompute_conv_stencil_3[i0 = 0, i1, i2 = 0, i3, i4, i5, i6] -> hw_input_global_wrapper_stencil_BANK_4[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 and 0 <= i6 <= 3 }need to find inner dim
dim id: 1
Relation map{0, 0, 0, 0, 0, 1, 0}
Vectorization dimension: 5
	aff : { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i1 + i4)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i5 + floor((i3 + i6)/4))] }
	div dim: 1
    === div: { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i3 + i6)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
      coeff  = 1/4
      num = 1
      denom= 4
div dimension: 3
rem: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2 = 0, i3, i4, i5, i6] -> hw_input_global_wrapper_stencil_BANK_4[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 and 0 <= i6 <= 3 }
new: { op_hcompute_conv_stencil_3[0, i1, 0, i3, i4, i5, i6] -> hw_input_global_wrapper_stencil_BANK_4[i1 + i4, o1] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and i6 >= 0 and -4i5 <= i6 <= 27 - 4i5 and i6 <= 3 and -3 + i3 + 4i5 + i6 <= 4o1 <= i3 + 4i5 + i6 }
base_str : {op_hcompute_conv_stencil_3[i0=0, i1=0, i2=0, i3, i4=0, i5=0, i6]}
its_str: {op_hcompute_conv_stencil_3[i0, i1, i2, i3=0, i4, i5, i6]}
its_str: {op_hcompute_conv_stencil_3[i0, i1, i2, i3=1, i4, i5, i6]}
its_str: {op_hcompute_conv_stencil_3[i0, i1, i2, i3=2, i4, i5, i6]}
	{ op_hcompute_conv_stencil_3[i0 = 0, i1 = 0, i2 = 0, i3 = 0, i4 = 0, i5 = 0, i6] }
origin max: 0
trans max: 0
	{ op_hcompute_conv_stencil_3[i0 = 0, i1 = 0, i2 = 0, i3 = 1, i4 = 0, i5 = 0, i6] }
origin max: 1
trans max: 0
	{ op_hcompute_conv_stencil_3[i0 = 0, i1 = 0, i2 = 0, i3 = 2, i4 = 0, i5 = 0, i6] }
origin max: 1
trans max: 0
ahead_step : 1
sched domain: { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6 = 0] }
sched domain: { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6 = 0] }
remove dimension: {6, 2}
before:{ op_hcompute_conv_stencil_3[i0 = 0, i1, i2 = 0, i3, i4, i5, i6] -> hw_input_global_wrapper_stencil_BANK_4[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 and 0 <= i6 <= 3 }
after:{ op_hcompute_conv_stencil_3[i0 = 0, i1, i2 = 0, i3, i4, i5, i6 = 0] -> hw_input_global_wrapper_stencil_BANK_4[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 }
remove dimension: {6, 2}
sched before projection: { op_hcompute_conv_stencil_3[0, i1, i2, i3, i4] -> [7204 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access: { op_hcompute_conv_stencil_3[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_4[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 }
access map : { op_hcompute_conv_stencil_3[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_4[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 }need to find inner dim
dim id: 1
Relation map{0, 0, 0, 0, 1}
vectorization dimension after irrelevant dimension removal: 4
sched before adjust: { op_hcompute_conv_stencil_3[0, i1, i2, i3, i4] -> [7204 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	 output sched: { op_hcompute_conv_stencil_3[0, i1, i2, i3, i4] -> [7204 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	 temp sched: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
final schedule: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
final access: { op_hcompute_conv_stencil_3[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_4[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 30, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
	var_name: i4, idx: 5, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 6
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
		 name: i3	 id: 4
		 name: i4	 id: 5
	---- In range: [1, 3, 3, 28, 28, ]
	---- Out range: [30, 30, ]
	---- Stride: 
	---- Start Addr: [0, 0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, 1, 0, ]
		[0, 0, 0, 1, 0, 1, ]
		]

	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_4[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 7]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 8, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i1, i3, 0, 4*i4]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_4_0_tb[i1, i3, 0, 4i4] }
	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_4[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 7]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 8, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i1, i3, 0, 4*i4+1]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_4_0_tb[i1, i3, 0, 1 + 4i4] }
	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_4[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 7]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 8, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i1, i3, 0, 4*i4+2]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_4_0_tb[i1, i3, 0, 2 + 4i4] }
	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_4[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 7]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 8, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i1, i3, 0, 4*i4+3]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_4_0_tb[i1, i3, 0, 3 + 4i4] }
	Add TB output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48
origin: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_4[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }, transform: { hw_input_global_wrapper_stencil_BANK_4[d0, d1] -> hw_input_global_wrapper_stencil_BANK_4_0_tb[d0, d1] }
access map expr:[i1, i3, 0, i2+i4]
domain: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
access map: { op_hcompute_conv_stencil_3[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_4[i1, i3, 0, i2 + i4] }
	Access map decouple reuse: { op_hcompute_conv_stencil_3[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_4_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
TB  : --- hw_input_global_wrapper_stencil_BANK_4_0_tb
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_4_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_4_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_4_0_tb[2, 27, 0, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_4_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_4_0_tb[0, 0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_4_0_tb[2, 27, 0, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_4_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_4_0_tb[0, 0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_4_0_tb[2, 27, 0, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_4_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_4_0_tb[0, 0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_4_0_tb[2, 27, 0, 31] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_out
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_4_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_4_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_4_0_tb[2, 27, 0, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_read_tb_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_out_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_read_tb_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_out

before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_4_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_4_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_4_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_4_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_4_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_4_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_4_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_4_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_4_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
After dim id set: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_4_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
before dim id set :{ op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
TB  : --- hw_input_global_wrapper_stencil_BANK_4_0_tb
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_4_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_4_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_4_0_tb[2, 27, 0, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_4_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_4_0_tb[0, 0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_4_0_tb[2, 27, 0, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_4_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_4_0_tb[0, 0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_4_0_tb[2, 27, 0, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_4_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_4_0_tb[0, 0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_4_0_tb[2, 27, 0, 31] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_out
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_4_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_4_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_4_0_tb[2, 27, 0, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_read_tb_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_out_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_read_tb_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_out

TB Schedule: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7; op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_4_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_4_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [29 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [29 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_4_sram[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_4_sram[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [29 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [29 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_4_sram[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_4_sram[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [29 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [29 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_4_sram[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_4_sram[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [29 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [29 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_4_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_4_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_4_sram[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_4_sram[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_4_sram[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_4_sram[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_4_sram[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_4_sram[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
SRAM: --- hw_input_global_wrapper_stencil_BANK_4_sram
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_4_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [29 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_4_sram[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_4_sram[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_4_sram[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [29 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_4_sram[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_4_sram[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_4_sram[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [29 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_4_sram[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_4_sram[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_4_sram[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [29 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_4_sram[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_4_sram[29, 31] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_4_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_4_sram[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_4_sram[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_4_sram[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_4_sram[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_4_sram[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_4_sram[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_4_sram[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_4_sram[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_4_sram[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_4_sram[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_4_sram[29, 31] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_out_3

SRAM Schedule: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7; op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [29 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
Subbuf type: tb
Project ID: [2, ]
number of banks = 1
bank func = {[a_0, a_1, a_2, a_3] -> [a_0 % 1, a_1 % 1, a_2 % 1, a_3 % 1]}
range2bank: { hw_input_global_wrapper_stencil_BANK_4_0_tb[a_0, a_1, a_2, a_3] -> [0, 0, 0, 0] }
	global range of bank: { hw_input_global_wrapper_stencil_BANK_4_0_tb[a_0, a_1, a_2 = 0, a_3] -> [0, 0, 0, 0] : 0 <= a_0 <= 2 and 0 <= a_1 <= 27 and 0 <= a_3 <= 29; hw_input_global_wrapper_stencil_BANK_4_0_tb[a_0, a_1, a_2 = 0, a_3] -> [0, 0, 0, 0] : 0 <= a_0 <= 2 and 0 <= a_1 <= 27 and 0 <= a_3 <= 31 and (((2 + a_3) mod 4 = 0 and 2 <= a_3 <= 30) or ((1 + a_3) mod 4 = 0 and a_3 >= 3) or ((a_3) mod 4 = 0 and a_3 <= 28) or ((-1 + a_3) mod 4 = 0 and 0 < a_3 <= 29)) }
	{ [0, 0, 0, 0] } this bank rddom: { hw_input_global_wrapper_stencil_BANK_4_0_tb[a_0, a_1, a_2 = 0, a_3] : 0 <= a_0 <= 2 and 0 <= a_1 <= 27 and 0 <= a_3 <= 31 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_4_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_4_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_4_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_4_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_4_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_4_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_4_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_4_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	read map: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_4_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
	read map after decouple: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_4_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
decouple buffer no.0
--- hw_input_global_wrapper_stencil_BANK_4_0_tb_0
	---- 4 in ports
		hw_input_global_wrapper_stencil_BANK_4_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_4_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_4_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_4_0_tb[2, 27, 0, 28] }

		hw_input_global_wrapper_stencil_BANK_4_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_4_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_4_0_tb[0, 0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_4_0_tb[2, 27, 0, 29] }

		hw_input_global_wrapper_stencil_BANK_4_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_4_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_4_0_tb[0, 0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_4_0_tb[2, 27, 0, 30] }

		hw_input_global_wrapper_stencil_BANK_4_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_4_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_4_0_tb[0, 0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_4_0_tb[2, 27, 0, 31] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_BANK_4_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_4_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and conv_s1_x >= 0 and -conv_s1_r_x <= conv_s1_x <= 31 - conv_s1_r_x and conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_4_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_4_0_tb[2, 27, 0, 29] }

	---- Input Bundles
		op_hcompute_conv_stencil_3_sram2tb_0_write
		---- Ports...
			hw_input_global_wrapper_stencil_BANK_4_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			hw_input_global_wrapper_stencil_BANK_4_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			hw_input_global_wrapper_stencil_BANK_4_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			hw_input_global_wrapper_stencil_BANK_4_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
	---- Output Bundles
		op_hcompute_conv_stencil_3_tb2out_0_read
		---- Ports...
			hw_input_global_wrapper_stencil_BANK_4_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4
After vectorization codegen: hw_input_global_wrapper_stencil_BANK_4_0_agg
--- hw_input_global_wrapper_stencil_BANK_4_0_agg
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in
			dom : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 4] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 4] -> hw_input_global_wrapper_stencil_BANK_4_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 4] -> [4 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_4_0_agg[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_4_0_agg[29, 29] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_4_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [29 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_4_0_agg[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_4_0_agg[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_4_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [29 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_4_0_agg[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_4_0_agg[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_4_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [29 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_4_0_agg[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_4_0_agg[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_4_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [29 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_4_0_agg[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_4_0_agg[29, 31] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write_agg_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write_agg_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_3

After vectorization codegen: hw_input_global_wrapper_stencil_BANK_4_0_tb_0
--- hw_input_global_wrapper_stencil_BANK_4_0_tb_0
	---- 4 in ports
		hw_input_global_wrapper_stencil_BANK_4_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_4_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_4_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_4_0_tb[2, 27, 0, 28] }

		hw_input_global_wrapper_stencil_BANK_4_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_4_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_4_0_tb[0, 0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_4_0_tb[2, 27, 0, 29] }

		hw_input_global_wrapper_stencil_BANK_4_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_4_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_4_0_tb[0, 0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_4_0_tb[2, 27, 0, 30] }

		hw_input_global_wrapper_stencil_BANK_4_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_4_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_4_0_tb[0, 0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_4_0_tb[2, 27, 0, 31] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_BANK_4_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_4_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and conv_s1_x >= 0 and -conv_s1_r_x <= conv_s1_x <= 31 - conv_s1_r_x and conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_4_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_4_0_tb[2, 27, 0, 29] }

	---- Input Bundles
		op_hcompute_conv_stencil_3_sram2tb_0_write
		---- Ports...
			hw_input_global_wrapper_stencil_BANK_4_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			hw_input_global_wrapper_stencil_BANK_4_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			hw_input_global_wrapper_stencil_BANK_4_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			hw_input_global_wrapper_stencil_BANK_4_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
	---- Output Bundles
		op_hcompute_conv_stencil_3_tb2out_0_read
		---- Ports...
			hw_input_global_wrapper_stencil_BANK_4_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4

After vectorization codegen: hw_input_global_wrapper_stencil_BANK_4_sram
--- hw_input_global_wrapper_stencil_BANK_4_sram
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_4_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [29 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_4_sram[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_4_sram[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_4_sram[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [29 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_4_sram[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_4_sram[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_4_sram[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [29 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_4_sram[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_4_sram[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_4_sram[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [29 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_4_sram[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_4_sram[29, 31] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_4_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_4_sram[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_4_sram[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_4_sram[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_4_sram[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_4_sram[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_4_sram[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_4_sram[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_4_sram[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_4_sram[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_4_sram[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_4_sram[29, 31] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_out_3

sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [29 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 4] -> [4 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
remove dimension: {3}
write map: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 4] -> hw_input_global_wrapper_stencil_BANK_4_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
remove dimension: {3}
{ hw_input_global_wrapper_stencil_BANK_4_0_agg[i0, i1] : 0 <= i0 <= 29 and 0 <= i1 <= 31 and (i1 <= 29 or ((2 + i1) mod 4 = 0 and 2 <= i1 <= 30) or ((1 + i1) mod 4 = 0 and i1 >= 3) or ((i1) mod 4 = 0 and i1 <= 28) or ((-1 + i1) mod 4 = 0 and 0 < i1 <= 29)) }
read map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_4_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and conv_s1_x >= 0 and -conv_s1_r_x <= conv_s1_x <= 31 - conv_s1_r_x and conv_s1_x <= 27 }
write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_4_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
{ hw_input_global_wrapper_stencil_BANK_4_0_tb[i0, i1, 0, i3] : 0 <= i0 <= 2 and 0 <= i1 <= 27 and 0 <= i3 <= 31 and (((2 + i3) mod 4 = 0 and 2 <= i3 <= 30) or i3 <= 29 or ((1 + i3) mod 4 = 0 and i3 >= 3) or ((i3) mod 4 = 0 and i3 <= 28) or ((-1 + i3) mod 4 = 0 and 0 < i3 <= 29)) }
read map: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_4_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [29 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
write map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_4_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
{ hw_input_global_wrapper_stencil_BANK_4_sram[i0, i1] : 0 <= i0 <= 29 and 0 <= i1 <= 31 and (((2 + i1) mod 4 = 0 and 2 <= i1 <= 30) or ((1 + i1) mod 4 = 0 and i1 >= 3) or ((i1) mod 4 = 0 and i1 <= 28) or ((-1 + i1) mod 4 = 0 and 0 < i1 <= 29)) }
read map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_4_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
	Sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
"dimensionality",5,0
"cycle_starting_addr",7200,0
"extent_4",1,0
"cycle_stride_4",0,0
"extent_3",3,0
"cycle_stride_3",2688,0
"extent_2",3,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",8,0
"cycle_stride_0",4,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_4_0_tb[896i1 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
"write_data_starting_addr",0,0
"write_data_stride_4",0,0
"write_data_stride_3",0,0
"write_data_stride_2",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_4_sram[32i1 + 32i4 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
"read_data_starting_addr",0,0
"read_data_stride_4",0,0
"read_data_stride_3",8,0
"read_data_stride_2",0,0
"read_data_stride_1",8,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and conv_s1_x >= 0 and -conv_s1_r_x <= conv_s1_x <= 31 - conv_s1_r_x and conv_s1_x <= 27 }
"dimensionality",5,0
"cycle_starting_addr",7204,0
"extent_4",1,0
"cycle_stride_4",0,0
"extent_3",3,0
"cycle_stride_3",2688,0
"extent_2",3,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",28,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_4_0_tb[896i1 + i2 + 32i3 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
"read_data_starting_addr",0,0
"read_data_stride_4",0,0
"read_data_stride_3",0,0
"read_data_stride_2",1,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [29 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
"dimensionality",3,0
"cycle_starting_addr",29,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",30,0
"cycle_stride_1",240,0
"extent_0",8,0
"cycle_stride_0",32,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_4_sram[32i1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",8,0
"write_data_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_4_0_agg[32i1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [4 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
"dimensionality",3,0
"cycle_starting_addr",4,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",30,0
"cycle_stride_1",240,0
"extent_0",30,0
"cycle_stride_0",8,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_4_0_agg[32hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
{"agg2sram_0":{"cycle_starting_addr":[29],"cycle_stride":[32,240],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[4],"cycle_stride":[8,240],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[7200],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0]}}
Add lake node:ub_hw_input_global_wrapper_stencil_BANK_4 with input_num = 1, output_num = 1
Config mode: lake
Generating Verilog Testing Collateral for: ub_hw_input_global_wrapper_stencil_BANK_4
Module: cgralib.Mem_amber(ID:_U7, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_out_0':Bit[16], 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U7__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memTrue__width16
CGPL level :0
impl inputs: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
impl outpts: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49}
rddom: { hw_input_global_wrapper_stencil[a_0, a_1, a_2 = 5] : 0 <= a_0 <= 29 and 0 <= a_1 <= 29 }
ls = { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] }
v = 0
--- hw_input_global_wrapper_stencil_BANK_5
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 5] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 5] -> hw_input_global_wrapper_stencil_BANK_5[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 5] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 5] -> [5 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_5[0, 0, 5] }
			max location: { hw_input_global_wrapper_stencil_BANK_5[29, 29, 5] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_5[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_5[0, 0, 5] }
			max location: { hw_input_global_wrapper_stencil_BANK_5[29, 29, 5] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49

    cons rem: {2}
    prod rem: {2}
    its: {2}
    Dim:2 will be project out: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_5[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:2 will be project out: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 5] -> hw_input_global_wrapper_stencil_BANK_5[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 5] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
after ubuffer regen: --- hw_input_global_wrapper_stencil_BANK_5
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 5] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 5] -> hw_input_global_wrapper_stencil_BANK_5[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 5] -> [5 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_5[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_5[29, 29] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_5[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_5[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_5[29, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49

addr need tight: {}
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 5] -> hw_input_global_wrapper_stencil_BANK_5[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 5] -> hw_input_global_wrapper_stencil_BANK_5[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 5] -> [5 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 5] -> [5 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_5[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_5[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }

	UBuffer after address tighten--- hw_input_global_wrapper_stencil_BANK_5
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 5] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 5] -> hw_input_global_wrapper_stencil_BANK_5[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 5] -> [5 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_5[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_5[29, 29] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_5[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_5[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_5[29, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49

getting rddom
rddom = { hw_input_global_wrapper_stencil_BANK_5[i0, i1] : 0 <= i0 <= 29 and 0 <= i1 <= 29 }
Vectorization buffer capacity: 900

	UBuffer after cgpl optimization--- hw_input_global_wrapper_stencil_BANK_5
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 5] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 5] -> hw_input_global_wrapper_stencil_BANK_5[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 5] -> [5 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_5[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_5[29, 29] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_5[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_5[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_5[29, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49

find bd for op :op_hcompute_conv_stencil_3
	find candidate: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_read
find bd for op :op_hcompute_hw_input_global_wrapper_stencil
	find candidate: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y + conv_s1_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x + conv_s1_x)] }
	div dim: 0
getting rddom
rddom = { hw_input_global_wrapper_stencil_BANK_5[i0, i1] : 0 <= i0 <= 29 and 0 <= i1 <= 29 }
Vectorization buffer capacity: 900
vectorization buf name: hw_input_global_wrapper_stencil_BANK_5
	 original range input access map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 5] -> hw_input_global_wrapper_stencil_BANK_5[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
	 dim id: 2
Ext by dim: {30, 30}
  buffer_vectorization Vectorizing: hw_input_global_wrapper_stencil_BANK_5
   On addr dim: 1, fetch_width: 4
--- hw_input_global_wrapper_stencil_BANK_5
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 5] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 5] -> hw_input_global_wrapper_stencil_BANK_5[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 5] -> [5 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_5[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_5[29, 29] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_5[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_5[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_5[29, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49

in bundle  = 1
out bundle = 1
Vectorize input port bundle: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
	vectorize input port: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 29]
Domain space on <i2> is: [0, 29]
Domain space on <i3> is: [5, 5]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 30, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 5
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
		 name: i3	 id: 4
	---- In range: [1, 30, 30, 1, ]
	---- Out range: [30, 30, ]
	---- Stride: 
	---- Start Addr: [0, 0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, 0, ]
		[0, 0, 0, 1, 0, ]
		]

origin: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 5] -> hw_input_global_wrapper_stencil_BANK_5[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }, transform: { hw_input_global_wrapper_stencil_BANK_5[d0, d1] -> hw_input_global_wrapper_stencil_BANK_5_0_agg[d0, d1] }
access map : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 5] -> hw_input_global_wrapper_stencil_BANK_5[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }need to find inner dim
dim id: 1
Relation map{0, 0, 1, 0}
vec loop dim: 2
Autogen trans:{ op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2] -> op_hcompute_hw_input_global_wrapper_stencil[i0, i1, 4i2, i3] }
sched domain: { op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2, i3 = 5] }
	sched domain: { op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2, i3 = 5] }
	sched before trans: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 5] -> [5 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
	sched after trans: { op_hcompute_hw_input_global_wrapper_stencil[i0 = 0, i1, i2] -> [5 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
Fetch_ii: 32
	final sched: { op_hcompute_hw_input_global_wrapper_stencil[i0 = 0, i1, i2] -> [30 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
Autogen slice:{ hw_input_global_wrapper_stencil_BANK_5[i0, i1] -> hw_input_global_wrapper_stencil_BANK_5[i0, o1] : -3 + i1 <= 4o1 <= i1 }
trans max: 7 , origin max: 7
agg2sram sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [30 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 5] -> hw_input_global_wrapper_stencil_BANK_5_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 5] -> hw_input_global_wrapper_stencil_BANK_5_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 5] -> [5 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 5] -> [5 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_5_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_5_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [30 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [30 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_5_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_5_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [30 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [30 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_5_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_5_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [30 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [30 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_5_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_5_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [30 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [30 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
AGG : --- hw_input_global_wrapper_stencil_BANK_5_0_agg
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in
			dom : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 5] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 5] -> hw_input_global_wrapper_stencil_BANK_5_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 5] -> [5 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_5_0_agg[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_5_0_agg[29, 29] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_5_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [30 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_5_0_agg[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_5_0_agg[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_5_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [30 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_5_0_agg[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_5_0_agg[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_5_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [30 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_5_0_agg[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_5_0_agg[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_5_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [30 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_5_0_agg[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_5_0_agg[29, 31] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write_agg_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write_agg_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_3

AGG Schedule: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [30 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7; op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 5] -> [5 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
Vectorize output port bundle: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_read
	Vectorize output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49
Autogen slice:{ hw_input_global_wrapper_stencil_BANK_5[i0, i1] -> hw_input_global_wrapper_stencil_BANK_5[i0, o1] : -3 + i1 <= 4o1 <= i1 }
Range slice: { hw_input_global_wrapper_stencil_BANK_5[i0, i1] -> hw_input_global_wrapper_stencil_BANK_5[i0, o1] : -3 + i1 <= 4o1 <= i1 }
after slice{ op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y + conv_s1_y)] }
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y + conv_s1_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(floor((conv_s1_r_x + conv_s1_x)/4))] }
	div dim: 1
    === div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x + conv_s1_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
      coeff  = 1/4
      num = 1
      denom= 4
	Dim: 2 denom: 4
	Dim: 4 denom: 4
	Trans str{op_hcompute_conv_stencil_3[d0, d1, d2, d3, d4]->op_hcompute_conv_stencil_3[d0, d1, floor(d2/4), d2%4, d3, floor(d4/4), d4%4]}
{ op_hcompute_conv_stencil_3[d0, d1, d2, d3, d4] -> op_hcompute_conv_stencil_3[d0, d1, o2, o3, d3, o5, o6] : (-d2 + o3) mod 4 = 0 and (-d4 + o6) mod 4 = 0 and -3 + d2 <= 4o2 <= d2 and 0 <= o3 <= 3 and -3 + d4 <= 4o5 <= d4 and 0 <= o6 <= 3 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 0]
Domain space on <i3> is: [0, 2]
Domain space on <i4> is: [0, 27]
Domain space on <i5> is: [0, 6]
Domain space on <i6> is: [0, 3]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 8, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i4, idx: 5, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 0, vec_stride_in_addr:1
	var_name: i5, idx: 6, coef: 1, vec_stride_in_addr:1
	var_name: i6, idx: 7, coef: 0, vec_stride_in_addr:1
access map expr:[i1+i4, i5]
{ op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i1 + i4)] }
{ op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i1 + i4)] }
access map : { op_hcompute_conv_stencil_3[i0 = 0, i1, i2 = 0, i3, i4, i5, i6] -> hw_input_global_wrapper_stencil_BANK_5[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 and 0 <= i6 <= 3 }need to find inner dim
dim id: 1
Relation map{0, 0, 0, 0, 0, 1, 0}
Vectorization dimension: 5
	aff : { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i1 + i4)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i5 + floor((i3 + i6)/4))] }
	div dim: 1
    === div: { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i3 + i6)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
      coeff  = 1/4
      num = 1
      denom= 4
div dimension: 3
rem: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2 = 0, i3, i4, i5, i6] -> hw_input_global_wrapper_stencil_BANK_5[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 and 0 <= i6 <= 3 }
new: { op_hcompute_conv_stencil_3[0, i1, 0, i3, i4, i5, i6] -> hw_input_global_wrapper_stencil_BANK_5[i1 + i4, o1] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and i6 >= 0 and -4i5 <= i6 <= 27 - 4i5 and i6 <= 3 and -3 + i3 + 4i5 + i6 <= 4o1 <= i3 + 4i5 + i6 }
base_str : {op_hcompute_conv_stencil_3[i0=0, i1=0, i2=0, i3, i4=0, i5=0, i6]}
its_str: {op_hcompute_conv_stencil_3[i0, i1, i2, i3=0, i4, i5, i6]}
its_str: {op_hcompute_conv_stencil_3[i0, i1, i2, i3=1, i4, i5, i6]}
its_str: {op_hcompute_conv_stencil_3[i0, i1, i2, i3=2, i4, i5, i6]}
	{ op_hcompute_conv_stencil_3[i0 = 0, i1 = 0, i2 = 0, i3 = 0, i4 = 0, i5 = 0, i6] }
origin max: 0
trans max: 0
	{ op_hcompute_conv_stencil_3[i0 = 0, i1 = 0, i2 = 0, i3 = 1, i4 = 0, i5 = 0, i6] }
origin max: 1
trans max: 0
	{ op_hcompute_conv_stencil_3[i0 = 0, i1 = 0, i2 = 0, i3 = 2, i4 = 0, i5 = 0, i6] }
origin max: 1
trans max: 0
ahead_step : 1
sched domain: { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6 = 0] }
sched domain: { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6 = 0] }
remove dimension: {6, 2}
before:{ op_hcompute_conv_stencil_3[i0 = 0, i1, i2 = 0, i3, i4, i5, i6] -> hw_input_global_wrapper_stencil_BANK_5[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 and 0 <= i6 <= 3 }
after:{ op_hcompute_conv_stencil_3[i0 = 0, i1, i2 = 0, i3, i4, i5, i6 = 0] -> hw_input_global_wrapper_stencil_BANK_5[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 }
remove dimension: {6, 2}
sched before projection: { op_hcompute_conv_stencil_3[0, i1, i2, i3, i4] -> [7204 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access: { op_hcompute_conv_stencil_3[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_5[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 }
access map : { op_hcompute_conv_stencil_3[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_5[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 }need to find inner dim
dim id: 1
Relation map{0, 0, 0, 0, 1}
vectorization dimension after irrelevant dimension removal: 4
sched before adjust: { op_hcompute_conv_stencil_3[0, i1, i2, i3, i4] -> [7204 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	 output sched: { op_hcompute_conv_stencil_3[0, i1, i2, i3, i4] -> [7204 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	 temp sched: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
final schedule: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
final access: { op_hcompute_conv_stencil_3[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_5[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 30, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
	var_name: i4, idx: 5, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 6
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
		 name: i3	 id: 4
		 name: i4	 id: 5
	---- In range: [1, 3, 3, 28, 28, ]
	---- Out range: [30, 30, ]
	---- Stride: 
	---- Start Addr: [0, 0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, 1, 0, ]
		[0, 0, 0, 1, 0, 1, ]
		]

	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_5[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 7]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 8, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i1, i3, 0, 4*i4]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_5_0_tb[i1, i3, 0, 4i4] }
	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_5[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 7]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 8, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i1, i3, 0, 4*i4+1]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_5_0_tb[i1, i3, 0, 1 + 4i4] }
	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_5[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 7]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 8, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i1, i3, 0, 4*i4+2]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_5_0_tb[i1, i3, 0, 2 + 4i4] }
	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_5[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 7]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 8, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i1, i3, 0, 4*i4+3]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_5_0_tb[i1, i3, 0, 3 + 4i4] }
	Add TB output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49
origin: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_5[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }, transform: { hw_input_global_wrapper_stencil_BANK_5[d0, d1] -> hw_input_global_wrapper_stencil_BANK_5_0_tb[d0, d1] }
access map expr:[i1, i3, 0, i2+i4]
domain: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
access map: { op_hcompute_conv_stencil_3[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_5[i1, i3, 0, i2 + i4] }
	Access map decouple reuse: { op_hcompute_conv_stencil_3[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_5_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
TB  : --- hw_input_global_wrapper_stencil_BANK_5_0_tb
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_5_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_5_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_5_0_tb[2, 27, 0, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_5_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_5_0_tb[0, 0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_5_0_tb[2, 27, 0, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_5_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_5_0_tb[0, 0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_5_0_tb[2, 27, 0, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_5_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_5_0_tb[0, 0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_5_0_tb[2, 27, 0, 31] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_out
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_5_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_5_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_5_0_tb[2, 27, 0, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_read_tb_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_out_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_read_tb_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_out

before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_5_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_5_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_5_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_5_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_5_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_5_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_5_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_5_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_5_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
After dim id set: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_5_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
before dim id set :{ op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
TB  : --- hw_input_global_wrapper_stencil_BANK_5_0_tb
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_5_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_5_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_5_0_tb[2, 27, 0, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_5_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_5_0_tb[0, 0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_5_0_tb[2, 27, 0, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_5_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_5_0_tb[0, 0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_5_0_tb[2, 27, 0, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_5_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_5_0_tb[0, 0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_5_0_tb[2, 27, 0, 31] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_out
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_5_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_5_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_5_0_tb[2, 27, 0, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_read_tb_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_out_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_read_tb_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_out

TB Schedule: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7; op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_5_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_5_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [30 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [30 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_5_sram[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_5_sram[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [30 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [30 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_5_sram[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_5_sram[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [30 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [30 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_5_sram[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_5_sram[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [30 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [30 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_5_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_5_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_5_sram[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_5_sram[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_5_sram[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_5_sram[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_5_sram[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_5_sram[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
SRAM: --- hw_input_global_wrapper_stencil_BANK_5_sram
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_5_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [30 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_5_sram[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_5_sram[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_5_sram[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [30 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_5_sram[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_5_sram[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_5_sram[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [30 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_5_sram[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_5_sram[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_5_sram[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [30 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_5_sram[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_5_sram[29, 31] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_5_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_5_sram[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_5_sram[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_5_sram[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_5_sram[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_5_sram[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_5_sram[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_5_sram[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_5_sram[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_5_sram[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_5_sram[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_5_sram[29, 31] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_out_3

SRAM Schedule: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7; op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [30 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
Subbuf type: tb
Project ID: [2, ]
number of banks = 1
bank func = {[a_0, a_1, a_2, a_3] -> [a_0 % 1, a_1 % 1, a_2 % 1, a_3 % 1]}
range2bank: { hw_input_global_wrapper_stencil_BANK_5_0_tb[a_0, a_1, a_2, a_3] -> [0, 0, 0, 0] }
	global range of bank: { hw_input_global_wrapper_stencil_BANK_5_0_tb[a_0, a_1, a_2 = 0, a_3] -> [0, 0, 0, 0] : 0 <= a_0 <= 2 and 0 <= a_1 <= 27 and 0 <= a_3 <= 29; hw_input_global_wrapper_stencil_BANK_5_0_tb[a_0, a_1, a_2 = 0, a_3] -> [0, 0, 0, 0] : 0 <= a_0 <= 2 and 0 <= a_1 <= 27 and 0 <= a_3 <= 31 and (((2 + a_3) mod 4 = 0 and 2 <= a_3 <= 30) or ((1 + a_3) mod 4 = 0 and a_3 >= 3) or ((a_3) mod 4 = 0 and a_3 <= 28) or ((-1 + a_3) mod 4 = 0 and 0 < a_3 <= 29)) }
	{ [0, 0, 0, 0] } this bank rddom: { hw_input_global_wrapper_stencil_BANK_5_0_tb[a_0, a_1, a_2 = 0, a_3] : 0 <= a_0 <= 2 and 0 <= a_1 <= 27 and 0 <= a_3 <= 31 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_5_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_5_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_5_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_5_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_5_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_5_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_5_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_5_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	read map: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_5_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
	read map after decouple: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_5_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
decouple buffer no.0
--- hw_input_global_wrapper_stencil_BANK_5_0_tb_0
	---- 4 in ports
		hw_input_global_wrapper_stencil_BANK_5_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_5_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_5_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_5_0_tb[2, 27, 0, 28] }

		hw_input_global_wrapper_stencil_BANK_5_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_5_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_5_0_tb[0, 0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_5_0_tb[2, 27, 0, 29] }

		hw_input_global_wrapper_stencil_BANK_5_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_5_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_5_0_tb[0, 0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_5_0_tb[2, 27, 0, 30] }

		hw_input_global_wrapper_stencil_BANK_5_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_5_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_5_0_tb[0, 0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_5_0_tb[2, 27, 0, 31] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_BANK_5_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_5_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and conv_s1_x >= 0 and -conv_s1_r_x <= conv_s1_x <= 31 - conv_s1_r_x and conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_5_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_5_0_tb[2, 27, 0, 29] }

	---- Input Bundles
		op_hcompute_conv_stencil_3_sram2tb_0_write
		---- Ports...
			hw_input_global_wrapper_stencil_BANK_5_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			hw_input_global_wrapper_stencil_BANK_5_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			hw_input_global_wrapper_stencil_BANK_5_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			hw_input_global_wrapper_stencil_BANK_5_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
	---- Output Bundles
		op_hcompute_conv_stencil_3_tb2out_0_read
		---- Ports...
			hw_input_global_wrapper_stencil_BANK_5_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4
After vectorization codegen: hw_input_global_wrapper_stencil_BANK_5_0_agg
--- hw_input_global_wrapper_stencil_BANK_5_0_agg
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in
			dom : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 5] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 5] -> hw_input_global_wrapper_stencil_BANK_5_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 5] -> [5 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_5_0_agg[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_5_0_agg[29, 29] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_5_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [30 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_5_0_agg[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_5_0_agg[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_5_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [30 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_5_0_agg[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_5_0_agg[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_5_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [30 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_5_0_agg[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_5_0_agg[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_5_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [30 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_5_0_agg[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_5_0_agg[29, 31] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write_agg_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write_agg_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_3

After vectorization codegen: hw_input_global_wrapper_stencil_BANK_5_0_tb_0
--- hw_input_global_wrapper_stencil_BANK_5_0_tb_0
	---- 4 in ports
		hw_input_global_wrapper_stencil_BANK_5_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_5_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_5_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_5_0_tb[2, 27, 0, 28] }

		hw_input_global_wrapper_stencil_BANK_5_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_5_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_5_0_tb[0, 0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_5_0_tb[2, 27, 0, 29] }

		hw_input_global_wrapper_stencil_BANK_5_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_5_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_5_0_tb[0, 0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_5_0_tb[2, 27, 0, 30] }

		hw_input_global_wrapper_stencil_BANK_5_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_5_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_5_0_tb[0, 0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_5_0_tb[2, 27, 0, 31] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_BANK_5_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_5_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and conv_s1_x >= 0 and -conv_s1_r_x <= conv_s1_x <= 31 - conv_s1_r_x and conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_5_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_5_0_tb[2, 27, 0, 29] }

	---- Input Bundles
		op_hcompute_conv_stencil_3_sram2tb_0_write
		---- Ports...
			hw_input_global_wrapper_stencil_BANK_5_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			hw_input_global_wrapper_stencil_BANK_5_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			hw_input_global_wrapper_stencil_BANK_5_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			hw_input_global_wrapper_stencil_BANK_5_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
	---- Output Bundles
		op_hcompute_conv_stencil_3_tb2out_0_read
		---- Ports...
			hw_input_global_wrapper_stencil_BANK_5_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4

After vectorization codegen: hw_input_global_wrapper_stencil_BANK_5_sram
--- hw_input_global_wrapper_stencil_BANK_5_sram
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_5_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [30 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_5_sram[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_5_sram[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_5_sram[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [30 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_5_sram[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_5_sram[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_5_sram[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [30 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_5_sram[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_5_sram[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_5_sram[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [30 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_5_sram[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_5_sram[29, 31] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_5_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_5_sram[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_5_sram[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_5_sram[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_5_sram[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_5_sram[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_5_sram[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_5_sram[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_5_sram[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_5_sram[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_5_sram[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_5_sram[29, 31] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_out_3

sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [30 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 5] -> [5 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
remove dimension: {3}
write map: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 5] -> hw_input_global_wrapper_stencil_BANK_5_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
remove dimension: {3}
{ hw_input_global_wrapper_stencil_BANK_5_0_agg[i0, i1] : 0 <= i0 <= 29 and 0 <= i1 <= 31 and (i1 <= 29 or ((2 + i1) mod 4 = 0 and 2 <= i1 <= 30) or ((1 + i1) mod 4 = 0 and i1 >= 3) or ((i1) mod 4 = 0 and i1 <= 28) or ((-1 + i1) mod 4 = 0 and 0 < i1 <= 29)) }
read map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_5_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and conv_s1_x >= 0 and -conv_s1_r_x <= conv_s1_x <= 31 - conv_s1_r_x and conv_s1_x <= 27 }
write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_5_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
{ hw_input_global_wrapper_stencil_BANK_5_0_tb[i0, i1, 0, i3] : 0 <= i0 <= 2 and 0 <= i1 <= 27 and 0 <= i3 <= 31 and (((2 + i3) mod 4 = 0 and 2 <= i3 <= 30) or i3 <= 29 or ((1 + i3) mod 4 = 0 and i3 >= 3) or ((i3) mod 4 = 0 and i3 <= 28) or ((-1 + i3) mod 4 = 0 and 0 < i3 <= 29)) }
read map: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_5_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [30 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
write map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_5_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
{ hw_input_global_wrapper_stencil_BANK_5_sram[i0, i1] : 0 <= i0 <= 29 and 0 <= i1 <= 31 and (((2 + i1) mod 4 = 0 and 2 <= i1 <= 30) or ((1 + i1) mod 4 = 0 and i1 >= 3) or ((i1) mod 4 = 0 and i1 <= 28) or ((-1 + i1) mod 4 = 0 and 0 < i1 <= 29)) }
read map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_5_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
	Sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
"dimensionality",5,0
"cycle_starting_addr",7200,0
"extent_4",1,0
"cycle_stride_4",0,0
"extent_3",3,0
"cycle_stride_3",2688,0
"extent_2",3,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",8,0
"cycle_stride_0",4,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_5_0_tb[896i1 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
"write_data_starting_addr",0,0
"write_data_stride_4",0,0
"write_data_stride_3",0,0
"write_data_stride_2",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_5_sram[32i1 + 32i4 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
"read_data_starting_addr",0,0
"read_data_stride_4",0,0
"read_data_stride_3",8,0
"read_data_stride_2",0,0
"read_data_stride_1",8,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and conv_s1_x >= 0 and -conv_s1_r_x <= conv_s1_x <= 31 - conv_s1_r_x and conv_s1_x <= 27 }
"dimensionality",5,0
"cycle_starting_addr",7204,0
"extent_4",1,0
"cycle_stride_4",0,0
"extent_3",3,0
"cycle_stride_3",2688,0
"extent_2",3,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",28,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_5_0_tb[896i1 + i2 + 32i3 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
"read_data_starting_addr",0,0
"read_data_stride_4",0,0
"read_data_stride_3",0,0
"read_data_stride_2",1,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [30 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
"dimensionality",3,0
"cycle_starting_addr",30,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",30,0
"cycle_stride_1",240,0
"extent_0",8,0
"cycle_stride_0",32,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_5_sram[32i1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",8,0
"write_data_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_5_0_agg[32i1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [5 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
"dimensionality",3,0
"cycle_starting_addr",5,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",30,0
"cycle_stride_1",240,0
"extent_0",30,0
"cycle_stride_0",8,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_5_0_agg[32hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
{"agg2sram_0":{"cycle_starting_addr":[30],"cycle_stride":[32,240],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[5],"cycle_stride":[8,240],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[7200],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0]}}
Add lake node:ub_hw_input_global_wrapper_stencil_BANK_5 with input_num = 1, output_num = 1
Config mode: lake
Generating Verilog Testing Collateral for: ub_hw_input_global_wrapper_stencil_BANK_5
Module: cgralib.Mem_amber(ID:_U8, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_out_0':Bit[16], 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U8__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memTrue__width16
CGPL level :0
impl inputs: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
impl outpts: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51}
rddom: { hw_input_global_wrapper_stencil[a_0, a_1, a_2 = 6] : 0 <= a_0 <= 29 and 0 <= a_1 <= 29 }
ls = { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] }
v = 0
--- hw_input_global_wrapper_stencil_BANK_6
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 6] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 6] -> hw_input_global_wrapper_stencil_BANK_6[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 6] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 6] -> [6 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_6[0, 0, 6] }
			max location: { hw_input_global_wrapper_stencil_BANK_6[29, 29, 6] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_6[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_6[0, 0, 6] }
			max location: { hw_input_global_wrapper_stencil_BANK_6[29, 29, 6] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51

    cons rem: {2}
    prod rem: {2}
    its: {2}
    Dim:2 will be project out: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_6[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:2 will be project out: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 6] -> hw_input_global_wrapper_stencil_BANK_6[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 6] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
after ubuffer regen: --- hw_input_global_wrapper_stencil_BANK_6
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 6] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 6] -> hw_input_global_wrapper_stencil_BANK_6[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 6] -> [6 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_6[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_6[29, 29] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_6[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_6[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_6[29, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51

addr need tight: {}
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 6] -> hw_input_global_wrapper_stencil_BANK_6[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 6] -> hw_input_global_wrapper_stencil_BANK_6[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 6] -> [6 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 6] -> [6 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_6[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_6[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }

	UBuffer after address tighten--- hw_input_global_wrapper_stencil_BANK_6
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 6] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 6] -> hw_input_global_wrapper_stencil_BANK_6[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 6] -> [6 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_6[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_6[29, 29] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_6[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_6[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_6[29, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51

getting rddom
rddom = { hw_input_global_wrapper_stencil_BANK_6[i0, i1] : 0 <= i0 <= 29 and 0 <= i1 <= 29 }
Vectorization buffer capacity: 900

	UBuffer after cgpl optimization--- hw_input_global_wrapper_stencil_BANK_6
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 6] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 6] -> hw_input_global_wrapper_stencil_BANK_6[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 6] -> [6 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_6[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_6[29, 29] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_6[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_6[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_6[29, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51

find bd for op :op_hcompute_conv_stencil_3
	find candidate: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_read
find bd for op :op_hcompute_hw_input_global_wrapper_stencil
	find candidate: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y + conv_s1_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x + conv_s1_x)] }
	div dim: 0
getting rddom
rddom = { hw_input_global_wrapper_stencil_BANK_6[i0, i1] : 0 <= i0 <= 29 and 0 <= i1 <= 29 }
Vectorization buffer capacity: 900
vectorization buf name: hw_input_global_wrapper_stencil_BANK_6
	 original range input access map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 6] -> hw_input_global_wrapper_stencil_BANK_6[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
	 dim id: 2
Ext by dim: {30, 30}
  buffer_vectorization Vectorizing: hw_input_global_wrapper_stencil_BANK_6
   On addr dim: 1, fetch_width: 4
--- hw_input_global_wrapper_stencil_BANK_6
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 6] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 6] -> hw_input_global_wrapper_stencil_BANK_6[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 6] -> [6 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_6[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_6[29, 29] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_6[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_6[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_6[29, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51

in bundle  = 1
out bundle = 1
Vectorize input port bundle: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
	vectorize input port: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 29]
Domain space on <i2> is: [0, 29]
Domain space on <i3> is: [6, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 30, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 5
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
		 name: i3	 id: 4
	---- In range: [1, 30, 30, 1, ]
	---- Out range: [30, 30, ]
	---- Stride: 
	---- Start Addr: [0, 0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, 0, ]
		[0, 0, 0, 1, 0, ]
		]

origin: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 6] -> hw_input_global_wrapper_stencil_BANK_6[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }, transform: { hw_input_global_wrapper_stencil_BANK_6[d0, d1] -> hw_input_global_wrapper_stencil_BANK_6_0_agg[d0, d1] }
access map : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 6] -> hw_input_global_wrapper_stencil_BANK_6[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }need to find inner dim
dim id: 1
Relation map{0, 0, 1, 0}
vec loop dim: 2
Autogen trans:{ op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2] -> op_hcompute_hw_input_global_wrapper_stencil[i0, i1, 4i2, i3] }
sched domain: { op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2, i3 = 6] }
	sched domain: { op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2, i3 = 6] }
	sched before trans: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 6] -> [6 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
	sched after trans: { op_hcompute_hw_input_global_wrapper_stencil[i0 = 0, i1, i2] -> [6 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
Fetch_ii: 32
	final sched: { op_hcompute_hw_input_global_wrapper_stencil[i0 = 0, i1, i2] -> [31 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
Autogen slice:{ hw_input_global_wrapper_stencil_BANK_6[i0, i1] -> hw_input_global_wrapper_stencil_BANK_6[i0, o1] : -3 + i1 <= 4o1 <= i1 }
trans max: 7 , origin max: 7
agg2sram sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [31 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 6] -> hw_input_global_wrapper_stencil_BANK_6_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 6] -> hw_input_global_wrapper_stencil_BANK_6_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 6] -> [6 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 6] -> [6 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_6_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_6_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [31 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [31 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_6_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_6_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [31 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [31 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_6_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_6_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [31 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [31 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_6_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_6_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [31 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [31 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
AGG : --- hw_input_global_wrapper_stencil_BANK_6_0_agg
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in
			dom : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 6] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 6] -> hw_input_global_wrapper_stencil_BANK_6_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 6] -> [6 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_6_0_agg[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_6_0_agg[29, 29] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_6_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [31 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_6_0_agg[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_6_0_agg[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_6_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [31 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_6_0_agg[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_6_0_agg[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_6_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [31 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_6_0_agg[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_6_0_agg[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_6_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [31 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_6_0_agg[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_6_0_agg[29, 31] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write_agg_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write_agg_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_3

AGG Schedule: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [31 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7; op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 6] -> [6 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
Vectorize output port bundle: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_read
	Vectorize output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51
Autogen slice:{ hw_input_global_wrapper_stencil_BANK_6[i0, i1] -> hw_input_global_wrapper_stencil_BANK_6[i0, o1] : -3 + i1 <= 4o1 <= i1 }
Range slice: { hw_input_global_wrapper_stencil_BANK_6[i0, i1] -> hw_input_global_wrapper_stencil_BANK_6[i0, o1] : -3 + i1 <= 4o1 <= i1 }
after slice{ op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y + conv_s1_y)] }
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y + conv_s1_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(floor((conv_s1_r_x + conv_s1_x)/4))] }
	div dim: 1
    === div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x + conv_s1_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
      coeff  = 1/4
      num = 1
      denom= 4
	Dim: 2 denom: 4
	Dim: 4 denom: 4
	Trans str{op_hcompute_conv_stencil_3[d0, d1, d2, d3, d4]->op_hcompute_conv_stencil_3[d0, d1, floor(d2/4), d2%4, d3, floor(d4/4), d4%4]}
{ op_hcompute_conv_stencil_3[d0, d1, d2, d3, d4] -> op_hcompute_conv_stencil_3[d0, d1, o2, o3, d3, o5, o6] : (-d2 + o3) mod 4 = 0 and (-d4 + o6) mod 4 = 0 and -3 + d2 <= 4o2 <= d2 and 0 <= o3 <= 3 and -3 + d4 <= 4o5 <= d4 and 0 <= o6 <= 3 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 0]
Domain space on <i3> is: [0, 2]
Domain space on <i4> is: [0, 27]
Domain space on <i5> is: [0, 6]
Domain space on <i6> is: [0, 3]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 8, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i4, idx: 5, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 0, vec_stride_in_addr:1
	var_name: i5, idx: 6, coef: 1, vec_stride_in_addr:1
	var_name: i6, idx: 7, coef: 0, vec_stride_in_addr:1
access map expr:[i1+i4, i5]
{ op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i1 + i4)] }
{ op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i1 + i4)] }
access map : { op_hcompute_conv_stencil_3[i0 = 0, i1, i2 = 0, i3, i4, i5, i6] -> hw_input_global_wrapper_stencil_BANK_6[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 and 0 <= i6 <= 3 }need to find inner dim
dim id: 1
Relation map{0, 0, 0, 0, 0, 1, 0}
Vectorization dimension: 5
	aff : { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i1 + i4)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i5 + floor((i3 + i6)/4))] }
	div dim: 1
    === div: { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i3 + i6)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
      coeff  = 1/4
      num = 1
      denom= 4
div dimension: 3
rem: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2 = 0, i3, i4, i5, i6] -> hw_input_global_wrapper_stencil_BANK_6[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 and 0 <= i6 <= 3 }
new: { op_hcompute_conv_stencil_3[0, i1, 0, i3, i4, i5, i6] -> hw_input_global_wrapper_stencil_BANK_6[i1 + i4, o1] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and i6 >= 0 and -4i5 <= i6 <= 27 - 4i5 and i6 <= 3 and -3 + i3 + 4i5 + i6 <= 4o1 <= i3 + 4i5 + i6 }
base_str : {op_hcompute_conv_stencil_3[i0=0, i1=0, i2=0, i3, i4=0, i5=0, i6]}
its_str: {op_hcompute_conv_stencil_3[i0, i1, i2, i3=0, i4, i5, i6]}
its_str: {op_hcompute_conv_stencil_3[i0, i1, i2, i3=1, i4, i5, i6]}
its_str: {op_hcompute_conv_stencil_3[i0, i1, i2, i3=2, i4, i5, i6]}
	{ op_hcompute_conv_stencil_3[i0 = 0, i1 = 0, i2 = 0, i3 = 0, i4 = 0, i5 = 0, i6] }
origin max: 0
trans max: 0
	{ op_hcompute_conv_stencil_3[i0 = 0, i1 = 0, i2 = 0, i3 = 1, i4 = 0, i5 = 0, i6] }
origin max: 1
trans max: 0
	{ op_hcompute_conv_stencil_3[i0 = 0, i1 = 0, i2 = 0, i3 = 2, i4 = 0, i5 = 0, i6] }
origin max: 1
trans max: 0
ahead_step : 1
sched domain: { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6 = 0] }
sched domain: { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6 = 0] }
remove dimension: {6, 2}
before:{ op_hcompute_conv_stencil_3[i0 = 0, i1, i2 = 0, i3, i4, i5, i6] -> hw_input_global_wrapper_stencil_BANK_6[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 and 0 <= i6 <= 3 }
after:{ op_hcompute_conv_stencil_3[i0 = 0, i1, i2 = 0, i3, i4, i5, i6 = 0] -> hw_input_global_wrapper_stencil_BANK_6[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 }
remove dimension: {6, 2}
sched before projection: { op_hcompute_conv_stencil_3[0, i1, i2, i3, i4] -> [7204 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access: { op_hcompute_conv_stencil_3[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_6[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 }
access map : { op_hcompute_conv_stencil_3[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_6[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 }need to find inner dim
dim id: 1
Relation map{0, 0, 0, 0, 1}
vectorization dimension after irrelevant dimension removal: 4
sched before adjust: { op_hcompute_conv_stencil_3[0, i1, i2, i3, i4] -> [7204 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	 output sched: { op_hcompute_conv_stencil_3[0, i1, i2, i3, i4] -> [7204 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	 temp sched: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
final schedule: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
final access: { op_hcompute_conv_stencil_3[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_6[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 30, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
	var_name: i4, idx: 5, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 6
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
		 name: i3	 id: 4
		 name: i4	 id: 5
	---- In range: [1, 3, 3, 28, 28, ]
	---- Out range: [30, 30, ]
	---- Stride: 
	---- Start Addr: [0, 0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, 1, 0, ]
		[0, 0, 0, 1, 0, 1, ]
		]

	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_6[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 7]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 8, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i1, i3, 0, 4*i4]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_6_0_tb[i1, i3, 0, 4i4] }
	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_6[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 7]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 8, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i1, i3, 0, 4*i4+1]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_6_0_tb[i1, i3, 0, 1 + 4i4] }
	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_6[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 7]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 8, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i1, i3, 0, 4*i4+2]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_6_0_tb[i1, i3, 0, 2 + 4i4] }
	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_6[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 7]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 8, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i1, i3, 0, 4*i4+3]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_6_0_tb[i1, i3, 0, 3 + 4i4] }
	Add TB output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51
origin: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_6[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }, transform: { hw_input_global_wrapper_stencil_BANK_6[d0, d1] -> hw_input_global_wrapper_stencil_BANK_6_0_tb[d0, d1] }
access map expr:[i1, i3, 0, i2+i4]
domain: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
access map: { op_hcompute_conv_stencil_3[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_6[i1, i3, 0, i2 + i4] }
	Access map decouple reuse: { op_hcompute_conv_stencil_3[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_6_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
TB  : --- hw_input_global_wrapper_stencil_BANK_6_0_tb
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_6_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_6_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_6_0_tb[2, 27, 0, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_6_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_6_0_tb[0, 0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_6_0_tb[2, 27, 0, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_6_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_6_0_tb[0, 0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_6_0_tb[2, 27, 0, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_6_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_6_0_tb[0, 0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_6_0_tb[2, 27, 0, 31] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_out
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_6_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_6_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_6_0_tb[2, 27, 0, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_read_tb_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_out_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_read_tb_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_out

before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_6_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_6_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_6_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_6_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_6_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_6_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_6_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_6_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_6_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
After dim id set: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_6_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
before dim id set :{ op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
TB  : --- hw_input_global_wrapper_stencil_BANK_6_0_tb
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_6_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_6_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_6_0_tb[2, 27, 0, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_6_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_6_0_tb[0, 0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_6_0_tb[2, 27, 0, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_6_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_6_0_tb[0, 0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_6_0_tb[2, 27, 0, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_6_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_6_0_tb[0, 0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_6_0_tb[2, 27, 0, 31] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_out
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_6_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_6_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_6_0_tb[2, 27, 0, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_read_tb_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_out_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_read_tb_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_out

TB Schedule: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7; op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_6_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_6_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [31 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [31 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_6_sram[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_6_sram[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [31 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [31 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_6_sram[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_6_sram[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [31 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [31 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_6_sram[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_6_sram[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [31 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [31 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_6_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_6_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_6_sram[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_6_sram[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_6_sram[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_6_sram[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_6_sram[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_6_sram[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
SRAM: --- hw_input_global_wrapper_stencil_BANK_6_sram
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_6_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [31 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_6_sram[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_6_sram[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_6_sram[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [31 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_6_sram[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_6_sram[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_6_sram[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [31 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_6_sram[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_6_sram[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_6_sram[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [31 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_6_sram[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_6_sram[29, 31] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_6_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_6_sram[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_6_sram[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_6_sram[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_6_sram[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_6_sram[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_6_sram[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_6_sram[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_6_sram[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_6_sram[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_6_sram[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_6_sram[29, 31] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_out_3

SRAM Schedule: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7; op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [31 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
Subbuf type: tb
Project ID: [2, ]
number of banks = 1
bank func = {[a_0, a_1, a_2, a_3] -> [a_0 % 1, a_1 % 1, a_2 % 1, a_3 % 1]}
range2bank: { hw_input_global_wrapper_stencil_BANK_6_0_tb[a_0, a_1, a_2, a_3] -> [0, 0, 0, 0] }
	global range of bank: { hw_input_global_wrapper_stencil_BANK_6_0_tb[a_0, a_1, a_2 = 0, a_3] -> [0, 0, 0, 0] : 0 <= a_0 <= 2 and 0 <= a_1 <= 27 and 0 <= a_3 <= 29; hw_input_global_wrapper_stencil_BANK_6_0_tb[a_0, a_1, a_2 = 0, a_3] -> [0, 0, 0, 0] : 0 <= a_0 <= 2 and 0 <= a_1 <= 27 and 0 <= a_3 <= 31 and (((2 + a_3) mod 4 = 0 and 2 <= a_3 <= 30) or ((1 + a_3) mod 4 = 0 and a_3 >= 3) or ((a_3) mod 4 = 0 and a_3 <= 28) or ((-1 + a_3) mod 4 = 0 and 0 < a_3 <= 29)) }
	{ [0, 0, 0, 0] } this bank rddom: { hw_input_global_wrapper_stencil_BANK_6_0_tb[a_0, a_1, a_2 = 0, a_3] : 0 <= a_0 <= 2 and 0 <= a_1 <= 27 and 0 <= a_3 <= 31 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_6_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_6_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_6_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_6_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_6_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_6_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_6_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_6_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	read map: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_6_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
	read map after decouple: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_6_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
decouple buffer no.0
--- hw_input_global_wrapper_stencil_BANK_6_0_tb_0
	---- 4 in ports
		hw_input_global_wrapper_stencil_BANK_6_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_6_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_6_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_6_0_tb[2, 27, 0, 28] }

		hw_input_global_wrapper_stencil_BANK_6_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_6_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_6_0_tb[0, 0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_6_0_tb[2, 27, 0, 29] }

		hw_input_global_wrapper_stencil_BANK_6_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_6_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_6_0_tb[0, 0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_6_0_tb[2, 27, 0, 30] }

		hw_input_global_wrapper_stencil_BANK_6_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_6_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_6_0_tb[0, 0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_6_0_tb[2, 27, 0, 31] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_BANK_6_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_6_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and conv_s1_x >= 0 and -conv_s1_r_x <= conv_s1_x <= 31 - conv_s1_r_x and conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_6_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_6_0_tb[2, 27, 0, 29] }

	---- Input Bundles
		op_hcompute_conv_stencil_3_sram2tb_0_write
		---- Ports...
			hw_input_global_wrapper_stencil_BANK_6_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			hw_input_global_wrapper_stencil_BANK_6_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			hw_input_global_wrapper_stencil_BANK_6_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			hw_input_global_wrapper_stencil_BANK_6_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
	---- Output Bundles
		op_hcompute_conv_stencil_3_tb2out_0_read
		---- Ports...
			hw_input_global_wrapper_stencil_BANK_6_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4
After vectorization codegen: hw_input_global_wrapper_stencil_BANK_6_0_agg
--- hw_input_global_wrapper_stencil_BANK_6_0_agg
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in
			dom : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 6] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 6] -> hw_input_global_wrapper_stencil_BANK_6_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 6] -> [6 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_6_0_agg[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_6_0_agg[29, 29] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_6_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [31 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_6_0_agg[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_6_0_agg[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_6_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [31 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_6_0_agg[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_6_0_agg[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_6_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [31 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_6_0_agg[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_6_0_agg[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_6_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [31 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_6_0_agg[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_6_0_agg[29, 31] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write_agg_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write_agg_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_3

After vectorization codegen: hw_input_global_wrapper_stencil_BANK_6_0_tb_0
--- hw_input_global_wrapper_stencil_BANK_6_0_tb_0
	---- 4 in ports
		hw_input_global_wrapper_stencil_BANK_6_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_6_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_6_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_6_0_tb[2, 27, 0, 28] }

		hw_input_global_wrapper_stencil_BANK_6_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_6_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_6_0_tb[0, 0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_6_0_tb[2, 27, 0, 29] }

		hw_input_global_wrapper_stencil_BANK_6_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_6_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_6_0_tb[0, 0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_6_0_tb[2, 27, 0, 30] }

		hw_input_global_wrapper_stencil_BANK_6_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_6_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_6_0_tb[0, 0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_6_0_tb[2, 27, 0, 31] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_BANK_6_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_6_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and conv_s1_x >= 0 and -conv_s1_r_x <= conv_s1_x <= 31 - conv_s1_r_x and conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_6_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_6_0_tb[2, 27, 0, 29] }

	---- Input Bundles
		op_hcompute_conv_stencil_3_sram2tb_0_write
		---- Ports...
			hw_input_global_wrapper_stencil_BANK_6_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			hw_input_global_wrapper_stencil_BANK_6_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			hw_input_global_wrapper_stencil_BANK_6_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			hw_input_global_wrapper_stencil_BANK_6_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
	---- Output Bundles
		op_hcompute_conv_stencil_3_tb2out_0_read
		---- Ports...
			hw_input_global_wrapper_stencil_BANK_6_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4

After vectorization codegen: hw_input_global_wrapper_stencil_BANK_6_sram
--- hw_input_global_wrapper_stencil_BANK_6_sram
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_6_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [31 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_6_sram[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_6_sram[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_6_sram[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [31 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_6_sram[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_6_sram[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_6_sram[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [31 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_6_sram[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_6_sram[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_6_sram[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [31 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_6_sram[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_6_sram[29, 31] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_6_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_6_sram[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_6_sram[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_6_sram[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_6_sram[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_6_sram[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_6_sram[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_6_sram[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_6_sram[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_6_sram[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_6_sram[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_6_sram[29, 31] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_out_3

sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [31 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 6] -> [6 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
remove dimension: {3}
write map: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 6] -> hw_input_global_wrapper_stencil_BANK_6_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
remove dimension: {3}
{ hw_input_global_wrapper_stencil_BANK_6_0_agg[i0, i1] : 0 <= i0 <= 29 and 0 <= i1 <= 31 and (i1 <= 29 or ((2 + i1) mod 4 = 0 and 2 <= i1 <= 30) or ((1 + i1) mod 4 = 0 and i1 >= 3) or ((i1) mod 4 = 0 and i1 <= 28) or ((-1 + i1) mod 4 = 0 and 0 < i1 <= 29)) }
read map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_6_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and conv_s1_x >= 0 and -conv_s1_r_x <= conv_s1_x <= 31 - conv_s1_r_x and conv_s1_x <= 27 }
write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_6_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
{ hw_input_global_wrapper_stencil_BANK_6_0_tb[i0, i1, 0, i3] : 0 <= i0 <= 2 and 0 <= i1 <= 27 and 0 <= i3 <= 31 and (((2 + i3) mod 4 = 0 and 2 <= i3 <= 30) or i3 <= 29 or ((1 + i3) mod 4 = 0 and i3 >= 3) or ((i3) mod 4 = 0 and i3 <= 28) or ((-1 + i3) mod 4 = 0 and 0 < i3 <= 29)) }
read map: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_6_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [31 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
write map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_6_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
{ hw_input_global_wrapper_stencil_BANK_6_sram[i0, i1] : 0 <= i0 <= 29 and 0 <= i1 <= 31 and (((2 + i1) mod 4 = 0 and 2 <= i1 <= 30) or ((1 + i1) mod 4 = 0 and i1 >= 3) or ((i1) mod 4 = 0 and i1 <= 28) or ((-1 + i1) mod 4 = 0 and 0 < i1 <= 29)) }
read map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_6_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
	Sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
"dimensionality",5,0
"cycle_starting_addr",7200,0
"extent_4",1,0
"cycle_stride_4",0,0
"extent_3",3,0
"cycle_stride_3",2688,0
"extent_2",3,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",8,0
"cycle_stride_0",4,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_6_0_tb[896i1 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
"write_data_starting_addr",0,0
"write_data_stride_4",0,0
"write_data_stride_3",0,0
"write_data_stride_2",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_6_sram[32i1 + 32i4 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
"read_data_starting_addr",0,0
"read_data_stride_4",0,0
"read_data_stride_3",8,0
"read_data_stride_2",0,0
"read_data_stride_1",8,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and conv_s1_x >= 0 and -conv_s1_r_x <= conv_s1_x <= 31 - conv_s1_r_x and conv_s1_x <= 27 }
"dimensionality",5,0
"cycle_starting_addr",7204,0
"extent_4",1,0
"cycle_stride_4",0,0
"extent_3",3,0
"cycle_stride_3",2688,0
"extent_2",3,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",28,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_6_0_tb[896i1 + i2 + 32i3 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
"read_data_starting_addr",0,0
"read_data_stride_4",0,0
"read_data_stride_3",0,0
"read_data_stride_2",1,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [31 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
"dimensionality",3,0
"cycle_starting_addr",31,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",30,0
"cycle_stride_1",240,0
"extent_0",8,0
"cycle_stride_0",32,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_6_sram[32i1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",8,0
"write_data_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_6_0_agg[32i1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [6 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
"dimensionality",3,0
"cycle_starting_addr",6,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",30,0
"cycle_stride_1",240,0
"extent_0",30,0
"cycle_stride_0",8,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_6_0_agg[32hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
{"agg2sram_0":{"cycle_starting_addr":[31],"cycle_stride":[32,240],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[6],"cycle_stride":[8,240],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[7200],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0]}}
Add lake node:ub_hw_input_global_wrapper_stencil_BANK_6 with input_num = 1, output_num = 1
Config mode: lake
Generating Verilog Testing Collateral for: ub_hw_input_global_wrapper_stencil_BANK_6
Module: cgralib.Mem_amber(ID:_U9, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_out_0':Bit[16], 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U9__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memTrue__width16
CGPL level :0
impl inputs: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4}
impl outpts: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50}
rddom: { hw_input_global_wrapper_stencil[a_0, a_1, a_2 = 7] : 0 <= a_0 <= 29 and 0 <= a_1 <= 29 }
ls = { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] }
v = 0
--- hw_input_global_wrapper_stencil_BANK_7
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 7] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 7] -> hw_input_global_wrapper_stencil_BANK_7[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 7] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 7] -> [7 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_7[0, 0, 7] }
			max location: { hw_input_global_wrapper_stencil_BANK_7[29, 29, 7] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_7[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_7[0, 0, 7] }
			max location: { hw_input_global_wrapper_stencil_BANK_7[29, 29, 7] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50

    cons rem: {2}
    prod rem: {2}
    its: {2}
    Dim:2 will be project out: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_7[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:2 will be project out: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 7] -> hw_input_global_wrapper_stencil_BANK_7[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 7] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
after ubuffer regen: --- hw_input_global_wrapper_stencil_BANK_7
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 7] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 7] -> hw_input_global_wrapper_stencil_BANK_7[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 7] -> [7 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_7[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_7[29, 29] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_7[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_7[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_7[29, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50

addr need tight: {}
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 7] -> hw_input_global_wrapper_stencil_BANK_7[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 7] -> hw_input_global_wrapper_stencil_BANK_7[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 7] -> [7 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 7] -> [7 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_7[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_7[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }

	UBuffer after address tighten--- hw_input_global_wrapper_stencil_BANK_7
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 7] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 7] -> hw_input_global_wrapper_stencil_BANK_7[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 7] -> [7 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_7[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_7[29, 29] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_7[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_7[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_7[29, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50

getting rddom
rddom = { hw_input_global_wrapper_stencil_BANK_7[i0, i1] : 0 <= i0 <= 29 and 0 <= i1 <= 29 }
Vectorization buffer capacity: 900

	UBuffer after cgpl optimization--- hw_input_global_wrapper_stencil_BANK_7
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 7] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 7] -> hw_input_global_wrapper_stencil_BANK_7[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 7] -> [7 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_7[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_7[29, 29] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_7[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_7[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_7[29, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50

find bd for op :op_hcompute_conv_stencil_3
	find candidate: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_read
find bd for op :op_hcompute_hw_input_global_wrapper_stencil
	find candidate: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y + conv_s1_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x + conv_s1_x)] }
	div dim: 0
getting rddom
rddom = { hw_input_global_wrapper_stencil_BANK_7[i0, i1] : 0 <= i0 <= 29 and 0 <= i1 <= 29 }
Vectorization buffer capacity: 900
vectorization buf name: hw_input_global_wrapper_stencil_BANK_7
	 original range input access map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 7] -> hw_input_global_wrapper_stencil_BANK_7[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
	 dim id: 2
Ext by dim: {30, 30}
  buffer_vectorization Vectorizing: hw_input_global_wrapper_stencil_BANK_7
   On addr dim: 1, fetch_width: 4
--- hw_input_global_wrapper_stencil_BANK_7
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 7] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 7] -> hw_input_global_wrapper_stencil_BANK_7[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 7] -> [7 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_7[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_7[29, 29] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_7[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_7[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_7[29, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50

in bundle  = 1
out bundle = 1
Vectorize input port bundle: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
	vectorize input port: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 29]
Domain space on <i2> is: [0, 29]
Domain space on <i3> is: [7, 7]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 30, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 5
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
		 name: i3	 id: 4
	---- In range: [1, 30, 30, 1, ]
	---- Out range: [30, 30, ]
	---- Stride: 
	---- Start Addr: [0, 0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, 0, ]
		[0, 0, 0, 1, 0, ]
		]

origin: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 7] -> hw_input_global_wrapper_stencil_BANK_7[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }, transform: { hw_input_global_wrapper_stencil_BANK_7[d0, d1] -> hw_input_global_wrapper_stencil_BANK_7_0_agg[d0, d1] }
access map : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 7] -> hw_input_global_wrapper_stencil_BANK_7[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }need to find inner dim
dim id: 1
Relation map{0, 0, 1, 0}
vec loop dim: 2
Autogen trans:{ op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2] -> op_hcompute_hw_input_global_wrapper_stencil[i0, i1, 4i2, i3] }
sched domain: { op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2, i3 = 7] }
	sched domain: { op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2, i3 = 7] }
	sched before trans: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 7] -> [7 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
	sched after trans: { op_hcompute_hw_input_global_wrapper_stencil[i0 = 0, i1, i2] -> [7 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
Fetch_ii: 32
	final sched: { op_hcompute_hw_input_global_wrapper_stencil[i0 = 0, i1, i2] -> [32 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
Autogen slice:{ hw_input_global_wrapper_stencil_BANK_7[i0, i1] -> hw_input_global_wrapper_stencil_BANK_7[i0, o1] : -3 + i1 <= 4o1 <= i1 }
trans max: 7 , origin max: 7
agg2sram sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [32 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 7] -> hw_input_global_wrapper_stencil_BANK_7_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 7] -> hw_input_global_wrapper_stencil_BANK_7_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 7] -> [7 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 7] -> [7 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_7_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_7_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [32 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [32 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_7_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_7_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [32 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [32 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_7_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_7_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [32 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [32 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_7_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_7_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [32 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [32 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
AGG : --- hw_input_global_wrapper_stencil_BANK_7_0_agg
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in
			dom : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 7] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 7] -> hw_input_global_wrapper_stencil_BANK_7_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 7] -> [7 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_7_0_agg[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_7_0_agg[29, 29] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_7_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [32 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_7_0_agg[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_7_0_agg[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_7_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [32 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_7_0_agg[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_7_0_agg[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_7_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [32 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_7_0_agg[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_7_0_agg[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_7_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [32 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_7_0_agg[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_7_0_agg[29, 31] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write_agg_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write_agg_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_3

AGG Schedule: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [32 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7; op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 7] -> [7 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
Vectorize output port bundle: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_read
	Vectorize output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50
Autogen slice:{ hw_input_global_wrapper_stencil_BANK_7[i0, i1] -> hw_input_global_wrapper_stencil_BANK_7[i0, o1] : -3 + i1 <= 4o1 <= i1 }
Range slice: { hw_input_global_wrapper_stencil_BANK_7[i0, i1] -> hw_input_global_wrapper_stencil_BANK_7[i0, o1] : -3 + i1 <= 4o1 <= i1 }
after slice{ op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y + conv_s1_y)] }
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y + conv_s1_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(floor((conv_s1_r_x + conv_s1_x)/4))] }
	div dim: 1
    === div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x + conv_s1_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
      coeff  = 1/4
      num = 1
      denom= 4
	Dim: 2 denom: 4
	Dim: 4 denom: 4
	Trans str{op_hcompute_conv_stencil_3[d0, d1, d2, d3, d4]->op_hcompute_conv_stencil_3[d0, d1, floor(d2/4), d2%4, d3, floor(d4/4), d4%4]}
{ op_hcompute_conv_stencil_3[d0, d1, d2, d3, d4] -> op_hcompute_conv_stencil_3[d0, d1, o2, o3, d3, o5, o6] : (-d2 + o3) mod 4 = 0 and (-d4 + o6) mod 4 = 0 and -3 + d2 <= 4o2 <= d2 and 0 <= o3 <= 3 and -3 + d4 <= 4o5 <= d4 and 0 <= o6 <= 3 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 0]
Domain space on <i3> is: [0, 2]
Domain space on <i4> is: [0, 27]
Domain space on <i5> is: [0, 6]
Domain space on <i6> is: [0, 3]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 8, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i4, idx: 5, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 0, vec_stride_in_addr:1
	var_name: i5, idx: 6, coef: 1, vec_stride_in_addr:1
	var_name: i6, idx: 7, coef: 0, vec_stride_in_addr:1
access map expr:[i1+i4, i5]
{ op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i1 + i4)] }
{ op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i1 + i4)] }
access map : { op_hcompute_conv_stencil_3[i0 = 0, i1, i2 = 0, i3, i4, i5, i6] -> hw_input_global_wrapper_stencil_BANK_7[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 and 0 <= i6 <= 3 }need to find inner dim
dim id: 1
Relation map{0, 0, 0, 0, 0, 1, 0}
Vectorization dimension: 5
	aff : { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i1 + i4)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i5 + floor((i3 + i6)/4))] }
	div dim: 1
    === div: { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i3 + i6)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
      coeff  = 1/4
      num = 1
      denom= 4
div dimension: 3
rem: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2 = 0, i3, i4, i5, i6] -> hw_input_global_wrapper_stencil_BANK_7[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 and 0 <= i6 <= 3 }
new: { op_hcompute_conv_stencil_3[0, i1, 0, i3, i4, i5, i6] -> hw_input_global_wrapper_stencil_BANK_7[i1 + i4, o1] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and i6 >= 0 and -4i5 <= i6 <= 27 - 4i5 and i6 <= 3 and -3 + i3 + 4i5 + i6 <= 4o1 <= i3 + 4i5 + i6 }
base_str : {op_hcompute_conv_stencil_3[i0=0, i1=0, i2=0, i3, i4=0, i5=0, i6]}
its_str: {op_hcompute_conv_stencil_3[i0, i1, i2, i3=0, i4, i5, i6]}
its_str: {op_hcompute_conv_stencil_3[i0, i1, i2, i3=1, i4, i5, i6]}
its_str: {op_hcompute_conv_stencil_3[i0, i1, i2, i3=2, i4, i5, i6]}
	{ op_hcompute_conv_stencil_3[i0 = 0, i1 = 0, i2 = 0, i3 = 0, i4 = 0, i5 = 0, i6] }
origin max: 0
trans max: 0
	{ op_hcompute_conv_stencil_3[i0 = 0, i1 = 0, i2 = 0, i3 = 1, i4 = 0, i5 = 0, i6] }
origin max: 1
trans max: 0
	{ op_hcompute_conv_stencil_3[i0 = 0, i1 = 0, i2 = 0, i3 = 2, i4 = 0, i5 = 0, i6] }
origin max: 1
trans max: 0
ahead_step : 1
sched domain: { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6 = 0] }
sched domain: { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6 = 0] }
remove dimension: {6, 2}
before:{ op_hcompute_conv_stencil_3[i0 = 0, i1, i2 = 0, i3, i4, i5, i6] -> hw_input_global_wrapper_stencil_BANK_7[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 and 0 <= i6 <= 3 }
after:{ op_hcompute_conv_stencil_3[i0 = 0, i1, i2 = 0, i3, i4, i5, i6 = 0] -> hw_input_global_wrapper_stencil_BANK_7[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 }
remove dimension: {6, 2}
sched before projection: { op_hcompute_conv_stencil_3[0, i1, i2, i3, i4] -> [7204 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access: { op_hcompute_conv_stencil_3[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_7[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 }
access map : { op_hcompute_conv_stencil_3[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_7[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 }need to find inner dim
dim id: 1
Relation map{0, 0, 0, 0, 1}
vectorization dimension after irrelevant dimension removal: 4
sched before adjust: { op_hcompute_conv_stencil_3[0, i1, i2, i3, i4] -> [7204 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	 output sched: { op_hcompute_conv_stencil_3[0, i1, i2, i3, i4] -> [7204 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	 temp sched: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] -> [7200 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
final schedule: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
final access: { op_hcompute_conv_stencil_3[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_7[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 30, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
	var_name: i4, idx: 5, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 6
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
		 name: i3	 id: 4
		 name: i4	 id: 5
	---- In range: [1, 3, 3, 28, 28, ]
	---- Out range: [30, 30, ]
	---- Stride: 
	---- Start Addr: [0, 0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, 1, 0, ]
		[0, 0, 0, 1, 0, 1, ]
		]

	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_7[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 7]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 8, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i1, i3, 0, 4*i4]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_7_0_tb[i1, i3, 0, 4i4] }
	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_7[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 7]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 8, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i1, i3, 0, 4*i4+1]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_7_0_tb[i1, i3, 0, 1 + 4i4] }
	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_7[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 7]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 8, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i1, i3, 0, 4*i4+2]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_7_0_tb[i1, i3, 0, 2 + 4i4] }
	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_7[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 7]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 8, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i1, i3, 0, 4*i4+3]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_7_0_tb[i1, i3, 0, 3 + 4i4] }
	Add TB output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50
origin: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_7[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }, transform: { hw_input_global_wrapper_stencil_BANK_7[d0, d1] -> hw_input_global_wrapper_stencil_BANK_7_0_tb[d0, d1] }
access map expr:[i1, i3, 0, i2+i4]
domain: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
access map: { op_hcompute_conv_stencil_3[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_7[i1, i3, 0, i2 + i4] }
	Access map decouple reuse: { op_hcompute_conv_stencil_3[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_7_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
TB  : --- hw_input_global_wrapper_stencil_BANK_7_0_tb
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_7_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_7_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_7_0_tb[2, 27, 0, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_7_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_7_0_tb[0, 0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_7_0_tb[2, 27, 0, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_7_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_7_0_tb[0, 0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_7_0_tb[2, 27, 0, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_7_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_7_0_tb[0, 0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_7_0_tb[2, 27, 0, 31] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_out
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_7_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_7_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_7_0_tb[2, 27, 0, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_read_tb_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_out_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_read_tb_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_out

before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_7_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_7_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_7_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_7_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_7_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_7_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_7_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_7_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_7_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
After dim id set: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_7_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
before dim id set :{ op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
TB  : --- hw_input_global_wrapper_stencil_BANK_7_0_tb
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_7_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_7_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_7_0_tb[2, 27, 0, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_7_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_7_0_tb[0, 0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_7_0_tb[2, 27, 0, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_7_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_7_0_tb[0, 0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_7_0_tb[2, 27, 0, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_7_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_7_0_tb[0, 0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_7_0_tb[2, 27, 0, 31] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_out
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_7_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_7_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_7_0_tb[2, 27, 0, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_read_tb_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_out_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_read_tb_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_out

TB Schedule: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7; op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_7_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_7_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [32 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [32 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_7_sram[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_7_sram[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [32 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [32 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_7_sram[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_7_sram[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [32 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [32 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_7_sram[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_7_sram[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [32 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [32 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_7_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_7_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_7_sram[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_7_sram[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_7_sram[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_7_sram[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_7_sram[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_7_sram[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
SRAM: --- hw_input_global_wrapper_stencil_BANK_7_sram
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_7_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [32 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_7_sram[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_7_sram[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_7_sram[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [32 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_7_sram[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_7_sram[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_7_sram[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [32 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_7_sram[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_7_sram[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_7_sram[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [32 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_7_sram[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_7_sram[29, 31] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_7_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_7_sram[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_7_sram[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_7_sram[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_7_sram[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_7_sram[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_7_sram[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_7_sram[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_7_sram[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_7_sram[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_7_sram[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_7_sram[29, 31] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_out_3

SRAM Schedule: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7; op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [32 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
Subbuf type: tb
Project ID: [2, ]
number of banks = 1
bank func = {[a_0, a_1, a_2, a_3] -> [a_0 % 1, a_1 % 1, a_2 % 1, a_3 % 1]}
range2bank: { hw_input_global_wrapper_stencil_BANK_7_0_tb[a_0, a_1, a_2, a_3] -> [0, 0, 0, 0] }
	global range of bank: { hw_input_global_wrapper_stencil_BANK_7_0_tb[a_0, a_1, a_2 = 0, a_3] -> [0, 0, 0, 0] : 0 <= a_0 <= 2 and 0 <= a_1 <= 27 and 0 <= a_3 <= 29; hw_input_global_wrapper_stencil_BANK_7_0_tb[a_0, a_1, a_2 = 0, a_3] -> [0, 0, 0, 0] : 0 <= a_0 <= 2 and 0 <= a_1 <= 27 and 0 <= a_3 <= 31 and (((2 + a_3) mod 4 = 0 and 2 <= a_3 <= 30) or ((1 + a_3) mod 4 = 0 and a_3 >= 3) or ((a_3) mod 4 = 0 and a_3 <= 28) or ((-1 + a_3) mod 4 = 0 and 0 < a_3 <= 29)) }
	{ [0, 0, 0, 0] } this bank rddom: { hw_input_global_wrapper_stencil_BANK_7_0_tb[a_0, a_1, a_2 = 0, a_3] : 0 <= a_0 <= 2 and 0 <= a_1 <= 27 and 0 <= a_3 <= 31 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_7_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_7_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_7_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_7_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_7_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_7_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_7_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_7_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	read map: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_7_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
	read map after decouple: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_7_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
decouple buffer no.0
--- hw_input_global_wrapper_stencil_BANK_7_0_tb_0
	---- 4 in ports
		hw_input_global_wrapper_stencil_BANK_7_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_7_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_7_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_7_0_tb[2, 27, 0, 28] }

		hw_input_global_wrapper_stencil_BANK_7_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_7_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_7_0_tb[0, 0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_7_0_tb[2, 27, 0, 29] }

		hw_input_global_wrapper_stencil_BANK_7_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_7_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_7_0_tb[0, 0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_7_0_tb[2, 27, 0, 30] }

		hw_input_global_wrapper_stencil_BANK_7_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_7_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_7_0_tb[0, 0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_7_0_tb[2, 27, 0, 31] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_BANK_7_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_7_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and conv_s1_x >= 0 and -conv_s1_r_x <= conv_s1_x <= 31 - conv_s1_r_x and conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_7_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_7_0_tb[2, 27, 0, 29] }

	---- Input Bundles
		op_hcompute_conv_stencil_3_sram2tb_0_write
		---- Ports...
			hw_input_global_wrapper_stencil_BANK_7_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			hw_input_global_wrapper_stencil_BANK_7_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			hw_input_global_wrapper_stencil_BANK_7_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			hw_input_global_wrapper_stencil_BANK_7_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
	---- Output Bundles
		op_hcompute_conv_stencil_3_tb2out_0_read
		---- Ports...
			hw_input_global_wrapper_stencil_BANK_7_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4
After vectorization codegen: hw_input_global_wrapper_stencil_BANK_7_0_agg
--- hw_input_global_wrapper_stencil_BANK_7_0_agg
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in
			dom : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 7] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 7] -> hw_input_global_wrapper_stencil_BANK_7_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 7] -> [7 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_7_0_agg[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_7_0_agg[29, 29] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_7_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [32 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_7_0_agg[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_7_0_agg[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_7_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [32 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_7_0_agg[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_7_0_agg[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_7_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [32 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_7_0_agg[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_7_0_agg[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_7_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [32 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_7_0_agg[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_7_0_agg[29, 31] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write_agg_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write_agg_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_out_3

After vectorization codegen: hw_input_global_wrapper_stencil_BANK_7_0_tb_0
--- hw_input_global_wrapper_stencil_BANK_7_0_tb_0
	---- 4 in ports
		hw_input_global_wrapper_stencil_BANK_7_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_7_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_7_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_7_0_tb[2, 27, 0, 28] }

		hw_input_global_wrapper_stencil_BANK_7_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_7_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_7_0_tb[0, 0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_7_0_tb[2, 27, 0, 29] }

		hw_input_global_wrapper_stencil_BANK_7_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_7_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_7_0_tb[0, 0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_7_0_tb[2, 27, 0, 30] }

		hw_input_global_wrapper_stencil_BANK_7_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_7_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_7_0_tb[0, 0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_7_0_tb[2, 27, 0, 31] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_BANK_7_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_7_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and conv_s1_x >= 0 and -conv_s1_r_x <= conv_s1_x <= 31 - conv_s1_r_x and conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_7_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_7_0_tb[2, 27, 0, 29] }

	---- Input Bundles
		op_hcompute_conv_stencil_3_sram2tb_0_write
		---- Ports...
			hw_input_global_wrapper_stencil_BANK_7_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			hw_input_global_wrapper_stencil_BANK_7_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			hw_input_global_wrapper_stencil_BANK_7_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			hw_input_global_wrapper_stencil_BANK_7_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
	---- Output Bundles
		op_hcompute_conv_stencil_3_tb2out_0_read
		---- Ports...
			hw_input_global_wrapper_stencil_BANK_7_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4

After vectorization codegen: hw_input_global_wrapper_stencil_BANK_7_sram
--- hw_input_global_wrapper_stencil_BANK_7_sram
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_7_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [32 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_7_sram[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_7_sram[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_7_sram[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [32 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_7_sram[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_7_sram[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_7_sram[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [32 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_7_sram[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_7_sram[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_7_sram[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [32 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_7_sram[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_7_sram[29, 31] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_7_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_7_sram[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_7_sram[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_7_sram[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_7_sram[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_7_sram[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_7_sram[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_7_sram[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_7_sram[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_7_sram[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_7_sram[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_7_sram[29, 31] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_in_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_out_3

sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [32 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 7] -> [7 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
remove dimension: {3}
write map: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 7] -> hw_input_global_wrapper_stencil_BANK_7_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
remove dimension: {3}
{ hw_input_global_wrapper_stencil_BANK_7_0_agg[i0, i1] : 0 <= i0 <= 29 and 0 <= i1 <= 31 and (i1 <= 29 or ((2 + i1) mod 4 = 0 and 2 <= i1 <= 30) or ((1 + i1) mod 4 = 0 and i1 >= 3) or ((i1) mod 4 = 0 and i1 <= 28) or ((-1 + i1) mod 4 = 0 and 0 < i1 <= 29)) }
read map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_7_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and conv_s1_x >= 0 and -conv_s1_r_x <= conv_s1_x <= 31 - conv_s1_r_x and conv_s1_x <= 27 }
write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_7_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
{ hw_input_global_wrapper_stencil_BANK_7_0_tb[i0, i1, 0, i3] : 0 <= i0 <= 2 and 0 <= i1 <= 27 and 0 <= i3 <= 31 and (((2 + i3) mod 4 = 0 and 2 <= i3 <= 30) or i3 <= 29 or ((1 + i3) mod 4 = 0 and i3 >= 3) or ((i3) mod 4 = 0 and i3 <= 28) or ((-1 + i3) mod 4 = 0 and 0 < i3 <= 29)) }
read map: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_7_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [32 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
write map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_7_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
{ hw_input_global_wrapper_stencil_BANK_7_sram[i0, i1] : 0 <= i0 <= 29 and 0 <= i1 <= 31 and (((2 + i1) mod 4 = 0 and 2 <= i1 <= 30) or ((1 + i1) mod 4 = 0 and i1 >= 3) or ((i1) mod 4 = 0 and i1 <= 28) or ((-1 + i1) mod 4 = 0 and 0 < i1 <= 29)) }
read map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_7_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
	Sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [7199 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
"dimensionality",5,0
"cycle_starting_addr",7199,0
"extent_4",1,0
"cycle_stride_4",0,0
"extent_3",3,0
"cycle_stride_3",2688,0
"extent_2",3,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",8,0
"cycle_stride_0",4,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_7_0_tb[896i1 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
"write_data_starting_addr",0,0
"write_data_stride_4",0,0
"write_data_stride_3",0,0
"write_data_stride_2",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_7_sram[32i1 + 32i4 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
"read_data_starting_addr",0,0
"read_data_stride_4",0,0
"read_data_stride_3",8,0
"read_data_stride_2",0,0
"read_data_stride_1",8,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and conv_s1_x >= 0 and -conv_s1_r_x <= conv_s1_x <= 31 - conv_s1_r_x and conv_s1_x <= 27 }
"dimensionality",5,0
"cycle_starting_addr",7204,0
"extent_4",1,0
"cycle_stride_4",0,0
"extent_3",3,0
"cycle_stride_3",2688,0
"extent_2",3,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",28,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_7_0_tb[896i1 + i2 + 32i3 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
"read_data_starting_addr",0,0
"read_data_stride_4",0,0
"read_data_stride_3",0,0
"read_data_stride_2",1,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [32 + 240i1 + 32i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
"dimensionality",3,0
"cycle_starting_addr",32,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",30,0
"cycle_stride_1",240,0
"extent_0",8,0
"cycle_stride_0",32,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_7_sram[32i1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",8,0
"write_data_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_7_0_agg[32i1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [7 + 240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
"dimensionality",3,0
"cycle_starting_addr",7,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",30,0
"cycle_stride_1",240,0
"extent_0",30,0
"cycle_stride_0",8,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_7_0_agg[32hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
{"agg2sram_0":{"cycle_starting_addr":[32],"cycle_stride":[32,240],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[7],"cycle_stride":[8,240],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[7199],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0]}}
Add lake node:ub_hw_input_global_wrapper_stencil_BANK_7 with input_num = 1, output_num = 1
Config mode: lake
Generating Verilog Testing Collateral for: ub_hw_input_global_wrapper_stencil_BANK_7
Module: cgralib.Mem_amber(ID:_U10, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_out_0':Bit[16], 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U10__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memTrue__width16
--- hw_input_global_wrapper_stencil
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

	---- 24 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 4] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 4] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 5] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 5] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 7] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 6] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 6] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 4] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 4] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 5] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 5] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 7] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 6] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 6] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 4] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 4] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 5] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 5] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 7] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 6] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 6] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

	---- Input Bundles
		op_hcompute_hw_input_global_wrapper_stencil_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		op_hcompute_conv_stencil_3_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51
		op_hcompute_conv_stencil_4_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33
		op_hcompute_conv_stencil_5_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15

--- hw_input_global_wrapper_stencil
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

	---- 24 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 4] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 4] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 5] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 5] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 7] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 6] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 6] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 4] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 4] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 5] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 5] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 7] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 6] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 6] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 4] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 4] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 5] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 5] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 7] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 6] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 6] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

	---- Input Bundles
		op_hcompute_hw_input_global_wrapper_stencil_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		op_hcompute_conv_stencil_3_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51
		op_hcompute_conv_stencil_4_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33
		op_hcompute_conv_stencil_5_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15

--- hw_input_global_wrapper_stencil
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

	---- 24 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 4] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 4] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 5] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 5] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 7] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 6] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 6] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 4] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 4] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 5] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 5] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 7] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 6] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 6] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 4] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 4] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 5] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 5] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 7] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 6] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 6] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

	---- Input Bundles
		op_hcompute_hw_input_global_wrapper_stencil_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		op_hcompute_conv_stencil_3_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51
		op_hcompute_conv_stencil_4_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33
		op_hcompute_conv_stencil_5_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15

--- hw_input_global_wrapper_stencil
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

	---- 24 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 4] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 4] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 5] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 5] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 7] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 6] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 6] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 4] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 4] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 5] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 5] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 7] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 6] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 6] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 4] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 4] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 5] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 5] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 7] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 6] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 6] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

	---- Input Bundles
		op_hcompute_hw_input_global_wrapper_stencil_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		op_hcompute_conv_stencil_3_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51
		op_hcompute_conv_stencil_4_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33
		op_hcompute_conv_stencil_5_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15

--- hw_input_global_wrapper_stencil
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

	---- 24 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 4] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 4] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 5] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 5] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 7] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 6] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 6] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 4] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 4] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 5] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 5] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 7] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 6] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 6] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 4] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 4] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 5] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 5] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 7] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 6] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 6] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

	---- Input Bundles
		op_hcompute_hw_input_global_wrapper_stencil_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		op_hcompute_conv_stencil_3_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51
		op_hcompute_conv_stencil_4_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33
		op_hcompute_conv_stencil_5_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15

--- hw_input_global_wrapper_stencil
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

	---- 24 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 4] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 4] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 5] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 5] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 7] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 6] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 6] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 4] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 4] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 5] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 5] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 7] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 6] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 6] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 4] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 4] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 5] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 5] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 7] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 6] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 6] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

	---- Input Bundles
		op_hcompute_hw_input_global_wrapper_stencil_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		op_hcompute_conv_stencil_3_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51
		op_hcompute_conv_stencil_4_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33
		op_hcompute_conv_stencil_5_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15

--- hw_input_global_wrapper_stencil
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

	---- 24 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 4] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 4] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 5] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 5] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 7] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 6] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 6] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 4] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 4] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 5] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 5] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 7] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 6] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 6] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 4] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 4] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 5] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 5] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 7] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 6] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 6] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

	---- Input Bundles
		op_hcompute_hw_input_global_wrapper_stencil_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		op_hcompute_conv_stencil_3_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51
		op_hcompute_conv_stencil_4_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33
		op_hcompute_conv_stencil_5_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15

--- hw_input_global_wrapper_stencil
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

	---- 24 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 4] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 4] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 5] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 5] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 7] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 6] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 6] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 4] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 4] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 5] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 5] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 7] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 6] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 6] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 4] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 4] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 5] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 5] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 7] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 6] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 6] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

	---- Input Bundles
		op_hcompute_hw_input_global_wrapper_stencil_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		op_hcompute_conv_stencil_3_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51
		op_hcompute_conv_stencil_4_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33
		op_hcompute_conv_stencil_5_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15

--- hw_input_global_wrapper_stencil
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

	---- 24 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 4] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 4] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 5] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 5] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 7] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 6] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 6] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 4] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 4] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 5] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 5] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 7] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 6] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 6] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 4] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 4] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 5] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 5] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 7] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 6] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 6] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

	---- Input Bundles
		op_hcompute_hw_input_global_wrapper_stencil_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		op_hcompute_conv_stencil_3_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51
		op_hcompute_conv_stencil_4_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33
		op_hcompute_conv_stencil_5_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15

--- hw_input_global_wrapper_stencil
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

	---- 24 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 4] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 4] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 5] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 5] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 7] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 6] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 6] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 4] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 4] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 5] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 5] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 7] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 6] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 6] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 4] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 4] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 5] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 5] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 7] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 6] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 6] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

	---- Input Bundles
		op_hcompute_hw_input_global_wrapper_stencil_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		op_hcompute_conv_stencil_3_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51
		op_hcompute_conv_stencil_4_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33
		op_hcompute_conv_stencil_5_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15

--- hw_input_global_wrapper_stencil
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

	---- 24 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 4] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 4] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 5] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 5] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 7] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 6] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 6] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 4] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 4] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 5] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 5] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 7] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 6] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 6] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 4] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 4] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 5] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 5] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 7] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 6] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 6] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

	---- Input Bundles
		op_hcompute_hw_input_global_wrapper_stencil_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		op_hcompute_conv_stencil_3_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51
		op_hcompute_conv_stencil_4_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33
		op_hcompute_conv_stencil_5_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15

--- hw_input_global_wrapper_stencil
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

	---- 24 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 4] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 4] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 5] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 5] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 7] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 6] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 6] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 4] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 4] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 5] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 5] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 7] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 6] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 6] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 4] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 4] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 5] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 5] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 7] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 6] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 6] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

	---- Input Bundles
		op_hcompute_hw_input_global_wrapper_stencil_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		op_hcompute_conv_stencil_3_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51
		op_hcompute_conv_stencil_4_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33
		op_hcompute_conv_stencil_5_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15

--- hw_input_global_wrapper_stencil
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

	---- 24 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 4] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 4] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 5] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 5] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 7] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 6] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 6] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 4] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 4] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 5] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 5] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 7] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 6] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 6] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 4] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 4] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 5] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 5] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 7] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 6] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 6] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

	---- Input Bundles
		op_hcompute_hw_input_global_wrapper_stencil_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		op_hcompute_conv_stencil_3_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51
		op_hcompute_conv_stencil_4_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33
		op_hcompute_conv_stencil_5_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15

--- hw_input_global_wrapper_stencil
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

	---- 24 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 4] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 4] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 5] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 5] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 7] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 6] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 6] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 4] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 4] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 5] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 5] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 7] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 6] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 6] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 4] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 4] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 5] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 5] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 7] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 6] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 6] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

	---- Input Bundles
		op_hcompute_hw_input_global_wrapper_stencil_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		op_hcompute_conv_stencil_3_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51
		op_hcompute_conv_stencil_4_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33
		op_hcompute_conv_stencil_5_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15

--- hw_input_global_wrapper_stencil
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

	---- 24 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 4] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 4] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 5] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 5] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 7] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 6] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 6] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 4] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 4] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 5] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 5] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 7] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 6] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 6] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 4] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 4] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 5] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 5] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 7] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 6] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 6] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

	---- Input Bundles
		op_hcompute_hw_input_global_wrapper_stencil_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		op_hcompute_conv_stencil_3_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51
		op_hcompute_conv_stencil_4_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33
		op_hcompute_conv_stencil_5_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15

--- hw_input_global_wrapper_stencil
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

	---- 24 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 4] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 4] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 5] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 5] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 7] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 6] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 6] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 4] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 4] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 5] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 5] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 7] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 6] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 6] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 4] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 4] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 5] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 5] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 7] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 7] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 6] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 6] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

	---- Input Bundles
		op_hcompute_hw_input_global_wrapper_stencil_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4
	---- Output Bundles
		op_hcompute_conv_stencil_3_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51
		op_hcompute_conv_stencil_4_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33
		op_hcompute_conv_stencil_5_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15

addr need tight: {}
Global range: { hw_input_stencil[i0, i1, i2] : 0 <= i0 <= 29 and 0 <= i1 <= 29 and 0 <= i2 <= 7 }
Sorted ops: {op_hcompute_hw_input_global_wrapper_stencil}
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
    sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
    reduce_map: { hw_input_stencil[d0, d1, d2] -> hw_input_stencil[240d0 + 8d1 + d2] }
  Dim: 2
    Schedule dom range: 30, current_level_stride : 8, up_level_stride : 240
    Address dom range: 30, current_level_stride : 8, up_level_stride : 240
  Dim: 3
    Schedule dom range: 8, current_level_stride : 1, up_level_stride : 8
    Address dom range: 8, current_level_stride : 1, up_level_stride : 8
span range: 240, up_level_stride : 240
span range: 8, up_level_stride : 8
span range: 240, up_level_stride : 240
span range: 8, up_level_stride : 8
	access map merge pair: {{1, 2} , {0, 1} }
	schedule merge pair: {{1, 2} , {0, 1} }
merge pair: {1, 2} , {1, 2} 
access map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_stencil[240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_hw_input_global_wrapper_stencil[0, i1, i2] -> hw_input_stencil[8i1 + i2] : 0 <= i1 <= 899 and 0 <= i2 <= 7 }
  After Merge: 
    schedule: { op_hcompute_hw_input_global_wrapper_stencil[0, i1] -> [i1] : 0 <= i1 <= 7199 }
"dimensionality",2,0
"cycle_starting_addr",0,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",7200,0
"cycle_stride_0",1,0
"read_data_starting_addr",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Read map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
{"glb2out_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[7200],"read_data_starting_addr":[0],"read_data_stride":[1]}}
create shift register for --- hw_kernel_global_wrapper_stencil
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> hw_kernel_global_wrapper_stencil[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 0, 0] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 2, 7] }

	---- 24 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 0, 0] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 0, 0] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 0, 1] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 0, 1] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 0, 2] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 0, 2] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 0, 3] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 0, 3] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 0, 4] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 0, 4] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 0, 5] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 0, 5] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 0, 7] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 0, 7] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 0, 6] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 0, 6] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 1, 1] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 1, 1] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 1, 2] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 1, 2] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 1, 3] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 1, 3] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 1, 4] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 1, 4] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 1, 5] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 1, 5] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 1, 7] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 1, 7] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 1, 6] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 1, 6] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 1, 0] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 1, 0] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 2, 0] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 2, 0] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 2, 1] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 2, 1] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 2, 2] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 2, 2] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 2, 3] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 2, 3] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 2, 4] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 2, 4] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 2, 5] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 2, 5] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 2, 7] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 2, 7] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 2, 6] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 2, 6] }

	---- Input Bundles
		op_hcompute_hw_kernel_global_wrapper_stencil_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		op_hcompute_conv_stencil_3_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59
		op_hcompute_conv_stencil_4_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41
		op_hcompute_conv_stencil_5_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23

==== No reduce ops on this buffer
DG: ...
# nodes: 0
# edges: 0

Shift registers...
# nodes: 0
# edges: 0

Bank writers: 
Bank readers: 
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

Out -> Out shift registers for hw_kernel_global_wrapper_stencil
out -> out srs: 0
out2out DG: ...
# nodes: 0
# edges: 0

After shift register optimization: Bank writers: 
Bank readers: 
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

Done ports: {}
reduced buffer: --- hw_kernel_global_wrapper_stencil
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> hw_kernel_global_wrapper_stencil[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 0, 0] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 2, 7] }

	---- 24 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 0, 0] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 0, 0] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 0, 1] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 0, 1] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 0, 2] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 0, 2] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 0, 3] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 0, 3] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 0, 4] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 0, 4] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 0, 5] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 0, 5] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 0, 7] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 0, 7] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 0, 6] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 0, 6] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 1, 1] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 1, 1] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 1, 2] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 1, 2] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 1, 3] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 1, 3] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 1, 4] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 1, 4] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 1, 5] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 1, 5] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 1, 7] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 1, 7] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 1, 6] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 1, 6] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 1, 0] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 1, 0] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 2, 0] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 2, 0] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 2, 1] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 2, 1] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 2, 2] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 2, 2] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 2, 3] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 2, 3] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 2, 4] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 2, 4] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 2, 5] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 2, 5] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 2, 7] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 2, 7] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 2, 6] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 2, 6] }

	---- Input Bundles
		op_hcompute_hw_kernel_global_wrapper_stencil_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		op_hcompute_conv_stencil_3_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59
		op_hcompute_conv_stencil_4_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41
		op_hcompute_conv_stencil_5_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23

SR outputs: {}
BUF outputs: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23}
overlapping input:{hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
overlapping output:{}

overlapping input:{}
overlapping output:{hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23}

Error: No viable banking strategy for hw_kernel_global_wrapper_stencil
  Cannot partition group: 
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34
      { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35
      { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36
      { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37
      { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38
      { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39
      { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40
      { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41
      { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16
      { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17
      { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18
      { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19
      { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20
      { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21
      { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22
      { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23
      { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
	part size:24
	g size: 24
FOUND EMBARASSING PARTITION OF hw_kernel_global_wrapper_stencil in 2 dimensions...
  2
  3
Total Banks: 6
Cannot merge port although they did not overlap
overlapping input:{hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
overlapping output:{}

overlapping input:{}
overlapping output:{hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23}

addr need tight: {}
addr dim fully unrolled: {2, 3}
Cyclic banking factors: {1, 1, 3, 8}
	part size:24
	g size: 24
FOUND CYLIC PARTITION OF hw_kernel_global_wrapper_stencil in 4 dimensions...
  1
  1
  3
  8
Use cyclic banking algorithm 
bank func = {hw_kernel_global_wrapper_stencil[a_0, a_1, a_2, a_3] -> Bank[(a_0 % 1)*1+(a_1 % 1)*1+(a_2 % 3)*1+(a_3 % 8)*3]}
rddom: { hw_kernel_global_wrapper_stencil[a_0, a_1, a_2, a_3] : (a_2) mod 3 = 0 and (a_3) mod 8 = 0 }
ADD BANK!
 Bank id: 0
bank impl before port group: Bank writers: 
	 bank NO.0
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
Bank readers: 
	 bank NO.0
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

Before grouping: 
	input set: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	output set: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52}
rddom: { hw_kernel_global_wrapper_stencil[a_0, a_1, a_2, a_3] : 3*((a_3) mod 8) = 1 - a_2 + 3*floor((a_2)/3) and 3*floor((a_2)/3) >= -1 + a_2 }
ADD BANK!
 Bank id: 1
bank impl before port group: Bank writers: 
	 bank NO.0
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.1
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
Bank readers: 
	 bank NO.0
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52}
	 bank NO.1
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

Before grouping: 
	input set: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	output set: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41}
rddom: { hw_kernel_global_wrapper_stencil[a_0, a_1, a_2, a_3] : 3*((a_3) mod 8) = 2 - a_2 + 3*floor((a_2)/3) }
ADD BANK!
 Bank id: 2
bank impl before port group: Bank writers: 
	 bank NO.0
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.1
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.2
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
Bank readers: 
	 bank NO.0
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52}
	 bank NO.1
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41}
	 bank NO.2
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

Before grouping: 
	input set: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	output set: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16}
rddom: { hw_kernel_global_wrapper_stencil[a_0, a_1, a_2, a_3] : 3*((a_3) mod 8) = 3 - a_2 + 3*floor((a_2)/3) }
ADD BANK!
 Bank id: 3
bank impl before port group: Bank writers: 
	 bank NO.0
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.1
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.2
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.3
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
Bank readers: 
	 bank NO.0
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52}
	 bank NO.1
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41}
	 bank NO.2
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16}
	 bank NO.3
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

Before grouping: 
	input set: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	output set: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53}
rddom: { hw_kernel_global_wrapper_stencil[a_0, a_1, a_2, a_3] : 3*((a_3) mod 8) = 4 - a_2 + 3*floor((a_2)/3) }
ADD BANK!
 Bank id: 4
bank impl before port group: Bank writers: 
	 bank NO.0
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.1
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.2
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.3
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.4
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
Bank readers: 
	 bank NO.0
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52}
	 bank NO.1
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41}
	 bank NO.2
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16}
	 bank NO.3
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53}
	 bank NO.4
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

Before grouping: 
	input set: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	output set: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34}
rddom: { hw_kernel_global_wrapper_stencil[a_0, a_1, a_2, a_3] : 3*((a_3) mod 8) = 5 - a_2 + 3*floor((a_2)/3) }
ADD BANK!
 Bank id: 5
bank impl before port group: Bank writers: 
	 bank NO.0
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.1
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.2
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.3
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.4
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.5
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
Bank readers: 
	 bank NO.0
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52}
	 bank NO.1
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41}
	 bank NO.2
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16}
	 bank NO.3
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53}
	 bank NO.4
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34}
	 bank NO.5
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

Before grouping: 
	input set: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	output set: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17}
rddom: { hw_kernel_global_wrapper_stencil[a_0, a_1, a_2, a_3] : 3*((a_3) mod 8) = 6 - a_2 + 3*floor((a_2)/3) }
ADD BANK!
 Bank id: 6
bank impl before port group: Bank writers: 
	 bank NO.0
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.1
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.2
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.3
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.4
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.5
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.6
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
Bank readers: 
	 bank NO.0
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52}
	 bank NO.1
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41}
	 bank NO.2
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16}
	 bank NO.3
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53}
	 bank NO.4
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34}
	 bank NO.5
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17}
	 bank NO.6
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

Before grouping: 
	input set: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	output set: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54}
rddom: { hw_kernel_global_wrapper_stencil[a_0, a_1, a_2, a_3] : 3*((a_3) mod 8) = 7 - a_2 + 3*floor((a_2)/3) }
ADD BANK!
 Bank id: 7
bank impl before port group: Bank writers: 
	 bank NO.0
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.1
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.2
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.3
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.4
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.5
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.6
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.7
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
Bank readers: 
	 bank NO.0
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52}
	 bank NO.1
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41}
	 bank NO.2
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16}
	 bank NO.3
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53}
	 bank NO.4
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34}
	 bank NO.5
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17}
	 bank NO.6
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54}
	 bank NO.7
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

Before grouping: 
	input set: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	output set: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35}
rddom: { hw_kernel_global_wrapper_stencil[a_0, a_1, a_2, a_3] : 3*((a_3) mod 8) = 8 - a_2 + 3*floor((a_2)/3) }
ADD BANK!
 Bank id: 8
bank impl before port group: Bank writers: 
	 bank NO.0
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.1
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.2
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.3
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.4
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.5
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.6
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.7
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.8
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
Bank readers: 
	 bank NO.0
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52}
	 bank NO.1
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41}
	 bank NO.2
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16}
	 bank NO.3
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53}
	 bank NO.4
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34}
	 bank NO.5
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17}
	 bank NO.6
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54}
	 bank NO.7
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35}
	 bank NO.8
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

Before grouping: 
	input set: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	output set: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18}
rddom: { hw_kernel_global_wrapper_stencil[a_0, a_1, a_2, a_3] : 3*((a_3) mod 8) = 9 - a_2 + 3*floor((a_2)/3) }
ADD BANK!
 Bank id: 9
bank impl before port group: Bank writers: 
	 bank NO.0
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.1
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.2
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.3
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.4
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.5
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.6
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.7
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.8
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.9
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
Bank readers: 
	 bank NO.0
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52}
	 bank NO.1
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41}
	 bank NO.2
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16}
	 bank NO.3
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53}
	 bank NO.4
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34}
	 bank NO.5
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17}
	 bank NO.6
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54}
	 bank NO.7
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35}
	 bank NO.8
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18}
	 bank NO.9
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

Before grouping: 
	input set: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	output set: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55}
rddom: { hw_kernel_global_wrapper_stencil[a_0, a_1, a_2, a_3] : 3*((a_3) mod 8) = 10 - a_2 + 3*floor((a_2)/3) }
ADD BANK!
 Bank id: 10
bank impl before port group: Bank writers: 
	 bank NO.0
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.1
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.2
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.3
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.4
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.5
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.6
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.7
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.8
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.9
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.10
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
Bank readers: 
	 bank NO.0
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52}
	 bank NO.1
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41}
	 bank NO.2
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16}
	 bank NO.3
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53}
	 bank NO.4
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34}
	 bank NO.5
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17}
	 bank NO.6
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54}
	 bank NO.7
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35}
	 bank NO.8
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18}
	 bank NO.9
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55}
	 bank NO.10
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

Before grouping: 
	input set: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	output set: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36}
rddom: { hw_kernel_global_wrapper_stencil[a_0, a_1, a_2, a_3] : 3*((a_3) mod 8) = 11 - a_2 + 3*floor((a_2)/3) }
ADD BANK!
 Bank id: 11
bank impl before port group: Bank writers: 
	 bank NO.0
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.1
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.2
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.3
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.4
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.5
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.6
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.7
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.8
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.9
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.10
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.11
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
Bank readers: 
	 bank NO.0
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52}
	 bank NO.1
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41}
	 bank NO.2
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16}
	 bank NO.3
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53}
	 bank NO.4
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34}
	 bank NO.5
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17}
	 bank NO.6
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54}
	 bank NO.7
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35}
	 bank NO.8
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18}
	 bank NO.9
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55}
	 bank NO.10
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36}
	 bank NO.11
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

Before grouping: 
	input set: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	output set: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19}
rddom: { hw_kernel_global_wrapper_stencil[a_0, a_1, a_2, a_3] : 3*((a_3) mod 8) = 12 - a_2 + 3*floor((a_2)/3) }
ADD BANK!
 Bank id: 12
bank impl before port group: Bank writers: 
	 bank NO.0
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.1
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.2
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.3
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.4
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.5
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.6
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.7
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.8
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.9
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.10
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.11
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.12
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
Bank readers: 
	 bank NO.0
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52}
	 bank NO.1
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41}
	 bank NO.2
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16}
	 bank NO.3
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53}
	 bank NO.4
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34}
	 bank NO.5
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17}
	 bank NO.6
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54}
	 bank NO.7
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35}
	 bank NO.8
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18}
	 bank NO.9
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55}
	 bank NO.10
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36}
	 bank NO.11
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19}
	 bank NO.12
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

Before grouping: 
	input set: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	output set: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56}
rddom: { hw_kernel_global_wrapper_stencil[a_0, a_1, a_2, a_3] : 3*((a_3) mod 8) = 13 - a_2 + 3*floor((a_2)/3) }
ADD BANK!
 Bank id: 13
bank impl before port group: Bank writers: 
	 bank NO.0
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.1
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.2
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.3
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.4
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.5
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.6
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.7
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.8
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.9
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.10
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.11
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.12
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.13
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
Bank readers: 
	 bank NO.0
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52}
	 bank NO.1
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41}
	 bank NO.2
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16}
	 bank NO.3
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53}
	 bank NO.4
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34}
	 bank NO.5
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17}
	 bank NO.6
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54}
	 bank NO.7
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35}
	 bank NO.8
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18}
	 bank NO.9
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55}
	 bank NO.10
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36}
	 bank NO.11
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19}
	 bank NO.12
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56}
	 bank NO.13
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

Before grouping: 
	input set: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	output set: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37}
rddom: { hw_kernel_global_wrapper_stencil[a_0, a_1, a_2, a_3] : 3*((a_3) mod 8) = 14 - a_2 + 3*floor((a_2)/3) }
ADD BANK!
 Bank id: 14
bank impl before port group: Bank writers: 
	 bank NO.0
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.1
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.2
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.3
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.4
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.5
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.6
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.7
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.8
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.9
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.10
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.11
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.12
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.13
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.14
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
Bank readers: 
	 bank NO.0
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52}
	 bank NO.1
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41}
	 bank NO.2
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16}
	 bank NO.3
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53}
	 bank NO.4
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34}
	 bank NO.5
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17}
	 bank NO.6
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54}
	 bank NO.7
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35}
	 bank NO.8
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18}
	 bank NO.9
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55}
	 bank NO.10
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36}
	 bank NO.11
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19}
	 bank NO.12
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56}
	 bank NO.13
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37}
	 bank NO.14
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

Before grouping: 
	input set: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	output set: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20}
rddom: { hw_kernel_global_wrapper_stencil[a_0, a_1, a_2, a_3] : 3*((a_3) mod 8) = 15 - a_2 + 3*floor((a_2)/3) }
ADD BANK!
 Bank id: 15
bank impl before port group: Bank writers: 
	 bank NO.0
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.1
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.2
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.3
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.4
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.5
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.6
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.7
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.8
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.9
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.10
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.11
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.12
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.13
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.14
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.15
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
Bank readers: 
	 bank NO.0
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52}
	 bank NO.1
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41}
	 bank NO.2
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16}
	 bank NO.3
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53}
	 bank NO.4
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34}
	 bank NO.5
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17}
	 bank NO.6
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54}
	 bank NO.7
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35}
	 bank NO.8
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18}
	 bank NO.9
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55}
	 bank NO.10
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36}
	 bank NO.11
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19}
	 bank NO.12
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56}
	 bank NO.13
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37}
	 bank NO.14
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20}
	 bank NO.15
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

Before grouping: 
	input set: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	output set: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57}
rddom: { hw_kernel_global_wrapper_stencil[a_0, a_1, a_2, a_3] : 3*((a_3) mod 8) = 16 - a_2 + 3*floor((a_2)/3) }
ADD BANK!
 Bank id: 16
bank impl before port group: Bank writers: 
	 bank NO.0
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.1
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.2
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.3
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.4
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.5
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.6
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.7
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.8
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.9
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.10
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.11
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.12
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.13
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.14
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.15
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.16
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
Bank readers: 
	 bank NO.0
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52}
	 bank NO.1
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41}
	 bank NO.2
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16}
	 bank NO.3
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53}
	 bank NO.4
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34}
	 bank NO.5
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17}
	 bank NO.6
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54}
	 bank NO.7
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35}
	 bank NO.8
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18}
	 bank NO.9
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55}
	 bank NO.10
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36}
	 bank NO.11
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19}
	 bank NO.12
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56}
	 bank NO.13
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37}
	 bank NO.14
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20}
	 bank NO.15
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57}
	 bank NO.16
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

Before grouping: 
	input set: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	output set: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38}
rddom: { hw_kernel_global_wrapper_stencil[a_0, a_1, a_2, a_3] : 3*((a_3) mod 8) = 17 - a_2 + 3*floor((a_2)/3) }
ADD BANK!
 Bank id: 17
bank impl before port group: Bank writers: 
	 bank NO.0
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.1
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.2
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.3
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.4
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.5
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.6
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.7
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.8
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.9
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.10
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.11
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.12
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.13
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.14
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.15
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.16
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.17
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
Bank readers: 
	 bank NO.0
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52}
	 bank NO.1
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41}
	 bank NO.2
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16}
	 bank NO.3
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53}
	 bank NO.4
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34}
	 bank NO.5
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17}
	 bank NO.6
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54}
	 bank NO.7
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35}
	 bank NO.8
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18}
	 bank NO.9
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55}
	 bank NO.10
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36}
	 bank NO.11
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19}
	 bank NO.12
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56}
	 bank NO.13
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37}
	 bank NO.14
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20}
	 bank NO.15
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57}
	 bank NO.16
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38}
	 bank NO.17
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

Before grouping: 
	input set: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	output set: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21}
rddom: { hw_kernel_global_wrapper_stencil[a_0, a_1, a_2, a_3] : 3*((a_3) mod 8) = 18 - a_2 + 3*floor((a_2)/3) }
ADD BANK!
 Bank id: 18
bank impl before port group: Bank writers: 
	 bank NO.0
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.1
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.2
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.3
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.4
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.5
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.6
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.7
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.8
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.9
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.10
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.11
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.12
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.13
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.14
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.15
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.16
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.17
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.18
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
Bank readers: 
	 bank NO.0
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52}
	 bank NO.1
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41}
	 bank NO.2
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16}
	 bank NO.3
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53}
	 bank NO.4
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34}
	 bank NO.5
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17}
	 bank NO.6
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54}
	 bank NO.7
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35}
	 bank NO.8
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18}
	 bank NO.9
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55}
	 bank NO.10
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36}
	 bank NO.11
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19}
	 bank NO.12
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56}
	 bank NO.13
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37}
	 bank NO.14
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20}
	 bank NO.15
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57}
	 bank NO.16
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38}
	 bank NO.17
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21}
	 bank NO.18
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

Before grouping: 
	input set: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	output set: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59}
rddom: { hw_kernel_global_wrapper_stencil[a_0, a_1, a_2, a_3] : 3*((a_3) mod 8) = 19 - a_2 + 3*floor((a_2)/3) }
ADD BANK!
 Bank id: 19
bank impl before port group: Bank writers: 
	 bank NO.0
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.1
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.2
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.3
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.4
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.5
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.6
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.7
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.8
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.9
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.10
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.11
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.12
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.13
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.14
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.15
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.16
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.17
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.18
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.19
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
Bank readers: 
	 bank NO.0
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52}
	 bank NO.1
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41}
	 bank NO.2
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16}
	 bank NO.3
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53}
	 bank NO.4
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34}
	 bank NO.5
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17}
	 bank NO.6
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54}
	 bank NO.7
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35}
	 bank NO.8
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18}
	 bank NO.9
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55}
	 bank NO.10
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36}
	 bank NO.11
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19}
	 bank NO.12
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56}
	 bank NO.13
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37}
	 bank NO.14
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20}
	 bank NO.15
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57}
	 bank NO.16
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38}
	 bank NO.17
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21}
	 bank NO.18
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59}
	 bank NO.19
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

Before grouping: 
	input set: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	output set: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40}
rddom: { hw_kernel_global_wrapper_stencil[a_0, a_1, a_2, a_3] : 3*((a_3) mod 8) = 20 - a_2 + 3*floor((a_2)/3) }
ADD BANK!
 Bank id: 20
bank impl before port group: Bank writers: 
	 bank NO.0
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.1
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.2
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.3
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.4
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.5
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.6
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.7
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.8
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.9
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.10
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.11
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.12
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.13
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.14
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.15
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.16
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.17
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.18
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.19
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.20
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
Bank readers: 
	 bank NO.0
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52}
	 bank NO.1
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41}
	 bank NO.2
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16}
	 bank NO.3
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53}
	 bank NO.4
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34}
	 bank NO.5
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17}
	 bank NO.6
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54}
	 bank NO.7
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35}
	 bank NO.8
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18}
	 bank NO.9
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55}
	 bank NO.10
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36}
	 bank NO.11
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19}
	 bank NO.12
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56}
	 bank NO.13
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37}
	 bank NO.14
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20}
	 bank NO.15
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57}
	 bank NO.16
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38}
	 bank NO.17
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21}
	 bank NO.18
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59}
	 bank NO.19
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40}
	 bank NO.20
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

Before grouping: 
	input set: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	output set: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23}
rddom: { hw_kernel_global_wrapper_stencil[a_0, a_1, a_2, a_3] : 3*((a_3) mod 8) = 21 - a_2 + 3*floor((a_2)/3) }
ADD BANK!
 Bank id: 21
bank impl before port group: Bank writers: 
	 bank NO.0
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.1
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.2
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.3
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.4
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.5
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.6
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.7
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.8
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.9
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.10
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.11
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.12
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.13
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.14
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.15
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.16
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.17
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.18
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.19
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.20
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.21
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
Bank readers: 
	 bank NO.0
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52}
	 bank NO.1
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41}
	 bank NO.2
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16}
	 bank NO.3
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53}
	 bank NO.4
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34}
	 bank NO.5
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17}
	 bank NO.6
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54}
	 bank NO.7
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35}
	 bank NO.8
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18}
	 bank NO.9
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55}
	 bank NO.10
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36}
	 bank NO.11
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19}
	 bank NO.12
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56}
	 bank NO.13
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37}
	 bank NO.14
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20}
	 bank NO.15
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57}
	 bank NO.16
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38}
	 bank NO.17
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21}
	 bank NO.18
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59}
	 bank NO.19
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40}
	 bank NO.20
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23}
	 bank NO.21
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

Before grouping: 
	input set: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	output set: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58}
rddom: { hw_kernel_global_wrapper_stencil[a_0, a_1, a_2, a_3] : 3*((a_3) mod 8) = 22 - a_2 + 3*floor((a_2)/3) and 3*floor((a_2)/3) < a_2 }
ADD BANK!
 Bank id: 22
bank impl before port group: Bank writers: 
	 bank NO.0
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.1
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.2
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.3
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.4
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.5
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.6
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.7
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.8
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.9
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.10
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.11
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.12
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.13
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.14
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.15
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.16
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.17
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.18
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.19
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.20
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.21
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.22
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
Bank readers: 
	 bank NO.0
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52}
	 bank NO.1
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41}
	 bank NO.2
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16}
	 bank NO.3
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53}
	 bank NO.4
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34}
	 bank NO.5
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17}
	 bank NO.6
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54}
	 bank NO.7
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35}
	 bank NO.8
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18}
	 bank NO.9
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55}
	 bank NO.10
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36}
	 bank NO.11
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19}
	 bank NO.12
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56}
	 bank NO.13
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37}
	 bank NO.14
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20}
	 bank NO.15
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57}
	 bank NO.16
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38}
	 bank NO.17
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21}
	 bank NO.18
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59}
	 bank NO.19
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40}
	 bank NO.20
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23}
	 bank NO.21
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58}
	 bank NO.22
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

Before grouping: 
	input set: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	output set: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39}
rddom: { hw_kernel_global_wrapper_stencil[a_0, a_1, a_2, a_3] : (1 + a_2) mod 3 = 0 and (1 + a_3) mod 8 = 0 }
ADD BANK!
 Bank id: 23
bank impl before port group: Bank writers: 
	 bank NO.0
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.1
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.2
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.3
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.4
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.5
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.6
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.7
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.8
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.9
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.10
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.11
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.12
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.13
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.14
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.15
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.16
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.17
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.18
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.19
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.20
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.21
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.22
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.23
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
Bank readers: 
	 bank NO.0
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52}
	 bank NO.1
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41}
	 bank NO.2
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16}
	 bank NO.3
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53}
	 bank NO.4
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34}
	 bank NO.5
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17}
	 bank NO.6
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54}
	 bank NO.7
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35}
	 bank NO.8
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18}
	 bank NO.9
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55}
	 bank NO.10
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36}
	 bank NO.11
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19}
	 bank NO.12
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56}
	 bank NO.13
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37}
	 bank NO.14
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20}
	 bank NO.15
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57}
	 bank NO.16
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38}
	 bank NO.17
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21}
	 bank NO.18
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59}
	 bank NO.19
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40}
	 bank NO.20
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23}
	 bank NO.21
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58}
	 bank NO.22
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39}
	 bank NO.23
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

Before grouping: 
	input set: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	output set: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22}
Bank writers: 
	 bank NO.0
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.1
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.2
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.3
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.4
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.5
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.6
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.7
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.8
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.9
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.10
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.11
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.12
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.13
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.14
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.15
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.16
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.17
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.18
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.19
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.20
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.21
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.22
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.23
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
Bank readers: 
	 bank NO.0
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52}
	 bank NO.1
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41}
	 bank NO.2
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16}
	 bank NO.3
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53}
	 bank NO.4
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34}
	 bank NO.5
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17}
	 bank NO.6
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54}
	 bank NO.7
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35}
	 bank NO.8
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18}
	 bank NO.9
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55}
	 bank NO.10
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36}
	 bank NO.11
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19}
	 bank NO.12
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56}
	 bank NO.13
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37}
	 bank NO.14
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20}
	 bank NO.15
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57}
	 bank NO.16
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38}
	 bank NO.17
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21}
	 bank NO.18
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59}
	 bank NO.19
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40}
	 bank NO.20
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23}
	 bank NO.21
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58}
	 bank NO.22
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39}
	 bank NO.23
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

After banking optimization: Bank writers: 
	 bank NO.0
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.1
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.2
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.3
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.4
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.5
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.6
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.7
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.8
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.9
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.10
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.11
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.12
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.13
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.14
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.15
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.16
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.17
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.18
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.19
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.20
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.21
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.22
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.23
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
Bank readers: 
	 bank NO.0
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52}
	 bank NO.1
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41}
	 bank NO.2
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16}
	 bank NO.3
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53}
	 bank NO.4
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34}
	 bank NO.5
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17}
	 bank NO.6
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54}
	 bank NO.7
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35}
	 bank NO.8
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18}
	 bank NO.9
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55}
	 bank NO.10
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36}
	 bank NO.11
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19}
	 bank NO.12
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56}
	 bank NO.13
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37}
	 bank NO.14
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20}
	 bank NO.15
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57}
	 bank NO.16
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38}
	 bank NO.17
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21}
	 bank NO.18
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59}
	 bank NO.19
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40}
	 bank NO.20
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23}
	 bank NO.21
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58}
	 bank NO.22
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39}
	 bank NO.23
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

3
3
Visit hierarchy: regfile
capacity: 9
3
3
Visit hierarchy: regfile
capacity: 9
3
3
Visit hierarchy: regfile
capacity: 9
3
3
Visit hierarchy: regfile
capacity: 9
3
3
Visit hierarchy: regfile
capacity: 9
3
3
Visit hierarchy: regfile
capacity: 9
3
3
Visit hierarchy: regfile
capacity: 9
3
3
Visit hierarchy: regfile
capacity: 9
3
3
Visit hierarchy: regfile
capacity: 9
3
3
Visit hierarchy: regfile
capacity: 9
3
3
Visit hierarchy: regfile
capacity: 9
3
3
Visit hierarchy: regfile
capacity: 9
3
3
Visit hierarchy: regfile
capacity: 9
3
3
Visit hierarchy: regfile
capacity: 9
3
3
Visit hierarchy: regfile
capacity: 9
3
3
Visit hierarchy: regfile
capacity: 9
3
3
Visit hierarchy: regfile
capacity: 9
3
3
Visit hierarchy: regfile
capacity: 9
3
3
Visit hierarchy: regfile
capacity: 9
3
3
Visit hierarchy: regfile
capacity: 9
3
3
Visit hierarchy: regfile
capacity: 9
3
3
Visit hierarchy: regfile
capacity: 9
3
3
Visit hierarchy: regfile
capacity: 9
3
3
Visit hierarchy: regfile
capacity: 9
After bank merging: Bank writers: 
	 bank NO.0
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.1
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.2
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.3
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.4
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.5
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.6
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.7
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.8
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.9
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.10
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.11
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.12
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.13
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.14
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.15
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.16
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.17
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.18
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.19
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.20
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.21
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.22
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
	 bank NO.23
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
Bank readers: 
	 bank NO.0
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52}
	 bank NO.1
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41}
	 bank NO.2
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16}
	 bank NO.3
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53}
	 bank NO.4
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34}
	 bank NO.5
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17}
	 bank NO.6
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54}
	 bank NO.7
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35}
	 bank NO.8
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18}
	 bank NO.9
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55}
	 bank NO.10
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36}
	 bank NO.11
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19}
	 bank NO.12
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56}
	 bank NO.13
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37}
	 bank NO.14
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20}
	 bank NO.15
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57}
	 bank NO.16
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38}
	 bank NO.17
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21}
	 bank NO.18
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59}
	 bank NO.19
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40}
	 bank NO.20
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23}
	 bank NO.21
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58}
	 bank NO.22
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39}
	 bank NO.23
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

add input: hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2 to pt2wire
add output: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52 to pt2wire
add output: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53 to pt2wire
add output: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54 to pt2wire
add output: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55 to pt2wire
add output: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56 to pt2wire
add output: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57 to pt2wire
add output: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58 to pt2wire
add output: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59 to pt2wire
add output: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34 to pt2wire
add output: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35 to pt2wire
add output: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36 to pt2wire
add output: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37 to pt2wire
add output: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38 to pt2wire
add output: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39 to pt2wire
add output: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40 to pt2wire
add output: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41 to pt2wire
add output: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16 to pt2wire
add output: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17 to pt2wire
add output: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18 to pt2wire
add output: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19 to pt2wire
add output: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20 to pt2wire
add output: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21 to pt2wire
add output: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22 to pt2wire
add output: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23 to pt2wire
CGPL level :0
impl inputs: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
impl outpts: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52}
rddom: { hw_kernel_global_wrapper_stencil[a_0, a_1, a_2 = 0, a_3 = 0] : 0 <= a_0 <= 2 and 0 <= a_1 <= 2 }
ls = { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] }
v = 0
--- hw_kernel_global_wrapper_stencil_BANK_0
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_0[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 0, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 0] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0[0, 0, 0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0[2, 2, 0, 0] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_0[conv_s1_r_y, conv_s1_r_x, 0, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0[0, 0, 0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0[2, 2, 0, 0] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52

    cons rem: {3, 2}
    prod rem: {3, 2}
    its: {3, 2}
    Dim:3 will be project out: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_0[conv_s1_r_y, conv_s1_r_x, 0, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:3 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_0[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 0, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    Dim:2 will be project out: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_0[conv_s1_r_y, conv_s1_r_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:2 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_0[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
after ubuffer regen: --- hw_kernel_global_wrapper_stencil_BANK_0
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_0[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 0] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_0[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52

addr need tight: {}
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_0[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_0[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 0] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 0] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_0[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_0[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }

	UBuffer after address tighten--- hw_kernel_global_wrapper_stencil_BANK_0
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_0[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 0] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_0[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52

getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_0[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
Generate config for register file!

	UBuffer after cgpl optimization--- hw_kernel_global_wrapper_stencil_BANK_0
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_0[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 0] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_0[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52

	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
	div dim: 0
getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_0[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
Global range: { hw_kernel_global_wrapper_stencil_BANK_0[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
remove dimension: {4, 3}
remove dimension: {4, 3}
Sorted ops: {op_hcompute_conv_stencil_3, op_hcompute_hw_kernel_global_wrapper_stencil}
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_0[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    reduce_map: { hw_kernel_global_wrapper_stencil_BANK_0[d0, d1] -> hw_kernel_global_wrapper_stencil_BANK_0[3d0 + d1] }
  Dim: 2
    Schedule dom range: 3, current_level_stride : 896, up_level_stride : 2688
    Address dom range: 3, current_level_stride : 1, up_level_stride : 3
  Dim: 3
    Schedule dom range: 28, current_level_stride : 32, up_level_stride : 896
    Address dom range: 28, current_level_stride : 0, up_level_stride : 1
  Dim: 4
    Schedule dom range: 28, current_level_stride : 1, up_level_stride : 32
    Address dom range: 28, current_level_stride : 0, up_level_stride : 0
Find dim: 4 pad = 4
span range: 3, up_level_stride : 3
span range: 0, up_level_stride : 1
span range: 0, up_level_stride : 0
span range: 2688, up_level_stride : 2688
span range: 896, up_level_stride : 896
span range: 32, up_level_stride : 32
	access map merge pair: {{2, 3} , {0, 1} }
	schedule merge pair: {{2, 3} , {1, 2} , {0, 1} }
merge pair: {2, 3} , {2, 3} 
access map: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_0[3conv_s1_r_y + conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 31 }
merge pair: {0, 1} , {1, 2} 
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_conv_stencil_3[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_0[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 31 }
  After Merge: 
    schedule: { op_hcompute_conv_stencil_3[0, i1, i2] -> [7204 + 896i1 + i2] : 0 <= i1 <= 8 and 0 <= i2 <= 895 }
"dimensionality",3,0
"cycle_starting_addr",7204,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",9,0
"cycle_stride_1",896,0
"extent_0",896,0
"cycle_stride_0",1,0
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",1,0
"read_data_stride_0",0,0
	Read map: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_0[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_0[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    reduce_map: { hw_kernel_global_wrapper_stencil_BANK_0[d0, d1] -> hw_kernel_global_wrapper_stencil_BANK_0[3d0 + d1] }
    1d acc map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_0[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
  Dim: 2
    Schedule dom range: 3, current_level_stride : 24, up_level_stride : 72
    Address dom range: 3, current_level_stride : 1, up_level_stride : 3
span range: 3, up_level_stride : 3
span range: 72, up_level_stride : 72
	access map merge pair: {{0, 1} }
	schedule merge pair: {{0, 1} }
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_0[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
  After Merge: 
    schedule: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1] -> [24i1] : i1 <= 8 and 24i1 >= -23 }
"dimensionality",2,0
"cycle_starting_addr",0,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",9,0
"cycle_stride_0",24,0
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Write map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_0[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
{"in2regfile_0":{"cycle_starting_addr":[0],"cycle_stride":[24],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,896],"dimensionality":2,"extent":[896,9],"read_data_starting_addr":[0],"read_data_stride":[0,1]}}
Add pond node with input_num = 1, output_num = 1
Config mode: pond
Generating Verilog Testing Collateral for: ub_hw_kernel_global_wrapper_stencil_BANK_0
Module: cgralib.Pond_amber(ID:_U11, num_inputs:1, num_outputs:1, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_pond_0':BitIn[16], 'data_out_pond_0':Bit[16], 'valid_out_pond':Bit, 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Pond_amber__ID_U11__num_inputs1__num_outputs1__width16
CGPL level :0
impl inputs: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
impl outpts: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41}
rddom: { hw_kernel_global_wrapper_stencil[a_0, a_1, a_2 = 1, a_3] : (a_3) mod 8 = 0 and 0 <= a_0 <= 2 and 0 <= a_1 <= 2 and 0 <= a_3 <= 7 }
ls = { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] }
v = 0
--- hw_kernel_global_wrapper_stencil_BANK_1
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_1[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 1, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 0] -> [8 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1[0, 0, 1, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1[2, 2, 1, 0] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_1[conv_s1_r_y, conv_s1_r_x, 1, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1[0, 0, 1, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1[2, 2, 1, 0] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41

    cons rem: {3, 2}
    prod rem: {3, 2}
    its: {3, 2}
    Dim:3 will be project out: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_1[conv_s1_r_y, conv_s1_r_x, 1, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:3 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_1[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 1, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    Dim:2 will be project out: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_1[conv_s1_r_y, conv_s1_r_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:2 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_1[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 1] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
after ubuffer regen: --- hw_kernel_global_wrapper_stencil_BANK_1
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_1[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 0] -> [8 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_1[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41

addr need tight: {}
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_1[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_1[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 0] -> [8 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 0] -> [8 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_1[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_1[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }

	UBuffer after address tighten--- hw_kernel_global_wrapper_stencil_BANK_1
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_1[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 0] -> [8 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_1[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41

getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_1[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
Generate config for register file!

	UBuffer after cgpl optimization--- hw_kernel_global_wrapper_stencil_BANK_1
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_1[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 0] -> [8 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_1[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41

	aff : { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
	div dim: 0
getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_1[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
Global range: { hw_kernel_global_wrapper_stencil_BANK_1[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
remove dimension: {4, 3}
remove dimension: {4, 3}
Sorted ops: {op_hcompute_conv_stencil_4, op_hcompute_hw_kernel_global_wrapper_stencil}
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_1[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    reduce_map: { hw_kernel_global_wrapper_stencil_BANK_1[d0, d1] -> hw_kernel_global_wrapper_stencil_BANK_1[3d0 + d1] }
  Dim: 2
    Schedule dom range: 3, current_level_stride : 896, up_level_stride : 2688
    Address dom range: 3, current_level_stride : 1, up_level_stride : 3
  Dim: 3
    Schedule dom range: 28, current_level_stride : 32, up_level_stride : 896
    Address dom range: 28, current_level_stride : 0, up_level_stride : 1
  Dim: 4
    Schedule dom range: 28, current_level_stride : 1, up_level_stride : 32
    Address dom range: 28, current_level_stride : 0, up_level_stride : 0
Find dim: 4 pad = 4
span range: 3, up_level_stride : 3
span range: 0, up_level_stride : 1
span range: 0, up_level_stride : 0
span range: 2688, up_level_stride : 2688
span range: 896, up_level_stride : 896
span range: 32, up_level_stride : 32
	access map merge pair: {{2, 3} , {0, 1} }
	schedule merge pair: {{2, 3} , {1, 2} , {0, 1} }
merge pair: {2, 3} , {2, 3} 
access map: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_1[3conv_s1_r_y + conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 31 }
merge pair: {0, 1} , {1, 2} 
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_conv_stencil_4[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_1[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 31 }
  After Merge: 
    schedule: { op_hcompute_conv_stencil_4[0, i1, i2] -> [7204 + 896i1 + i2] : 0 <= i1 <= 8 and 0 <= i2 <= 895 }
"dimensionality",3,0
"cycle_starting_addr",7204,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",9,0
"cycle_stride_1",896,0
"extent_0",896,0
"cycle_stride_0",1,0
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",1,0
"read_data_stride_0",0,0
	Read map: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_1[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_1[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> [8 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    reduce_map: { hw_kernel_global_wrapper_stencil_BANK_1[d0, d1] -> hw_kernel_global_wrapper_stencil_BANK_1[3d0 + d1] }
    1d acc map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_1[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
  Dim: 2
    Schedule dom range: 3, current_level_stride : 24, up_level_stride : 72
    Address dom range: 3, current_level_stride : 1, up_level_stride : 3
span range: 3, up_level_stride : 3
span range: 72, up_level_stride : 72
	access map merge pair: {{0, 1} }
	schedule merge pair: {{0, 1} }
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_1[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
  After Merge: 
    schedule: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1] -> [8 + 24i1] : i1 <= 8 and 24i1 >= -23 }
"dimensionality",2,0
"cycle_starting_addr",8,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",9,0
"cycle_stride_0",24,0
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Write map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_1[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
{"in2regfile_0":{"cycle_starting_addr":[8],"cycle_stride":[24],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,896],"dimensionality":2,"extent":[896,9],"read_data_starting_addr":[0],"read_data_stride":[0,1]}}
Add pond node with input_num = 1, output_num = 1
Config mode: pond
Generating Verilog Testing Collateral for: ub_hw_kernel_global_wrapper_stencil_BANK_1
Module: cgralib.Pond_amber(ID:_U12, num_inputs:1, num_outputs:1, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_pond_0':BitIn[16], 'data_out_pond_0':Bit[16], 'valid_out_pond':Bit, 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Pond_amber__ID_U12__num_inputs1__num_outputs1__width16
CGPL level :0
impl inputs: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
impl outpts: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16}
rddom: { hw_kernel_global_wrapper_stencil[a_0, a_1, a_2 = 2, a_3] : (a_3) mod 8 = 0 and 0 <= a_0 <= 2 and 0 <= a_1 <= 2 and 0 <= a_3 <= 7 }
ls = { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] }
v = 0
--- hw_kernel_global_wrapper_stencil_BANK_2
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_2[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 2, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 0] -> [16 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2[0, 0, 2, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2[2, 2, 2, 0] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_2[conv_s1_r_y, conv_s1_r_x, 2, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2[0, 0, 2, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2[2, 2, 2, 0] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16

    cons rem: {3, 2}
    prod rem: {3, 2}
    its: {3, 2}
    Dim:3 will be project out: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_2[conv_s1_r_y, conv_s1_r_x, 2, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:3 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_2[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 2, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    Dim:2 will be project out: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_2[conv_s1_r_y, conv_s1_r_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:2 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_2[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 2] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
after ubuffer regen: --- hw_kernel_global_wrapper_stencil_BANK_2
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_2[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 0] -> [16 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_2[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16

addr need tight: {}
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_2[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_2[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 0] -> [16 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 0] -> [16 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_2[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_2[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }

	UBuffer after address tighten--- hw_kernel_global_wrapper_stencil_BANK_2
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_2[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 0] -> [16 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_2[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16

getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_2[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
Generate config for register file!

	UBuffer after cgpl optimization--- hw_kernel_global_wrapper_stencil_BANK_2
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_2[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 0] -> [16 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_2[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16

	aff : { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
	div dim: 0
getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_2[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
Global range: { hw_kernel_global_wrapper_stencil_BANK_2[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
remove dimension: {4, 3}
remove dimension: {4, 3}
Sorted ops: {op_hcompute_conv_stencil_5, op_hcompute_hw_kernel_global_wrapper_stencil}
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_2[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    reduce_map: { hw_kernel_global_wrapper_stencil_BANK_2[d0, d1] -> hw_kernel_global_wrapper_stencil_BANK_2[3d0 + d1] }
  Dim: 2
    Schedule dom range: 3, current_level_stride : 896, up_level_stride : 2688
    Address dom range: 3, current_level_stride : 1, up_level_stride : 3
  Dim: 3
    Schedule dom range: 28, current_level_stride : 32, up_level_stride : 896
    Address dom range: 28, current_level_stride : 0, up_level_stride : 1
  Dim: 4
    Schedule dom range: 28, current_level_stride : 1, up_level_stride : 32
    Address dom range: 28, current_level_stride : 0, up_level_stride : 0
Find dim: 4 pad = 4
span range: 3, up_level_stride : 3
span range: 0, up_level_stride : 1
span range: 0, up_level_stride : 0
span range: 2688, up_level_stride : 2688
span range: 896, up_level_stride : 896
span range: 32, up_level_stride : 32
	access map merge pair: {{2, 3} , {0, 1} }
	schedule merge pair: {{2, 3} , {1, 2} , {0, 1} }
merge pair: {2, 3} , {2, 3} 
access map: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_2[3conv_s1_r_y + conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 31 }
merge pair: {0, 1} , {1, 2} 
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_conv_stencil_5[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_2[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 31 }
  After Merge: 
    schedule: { op_hcompute_conv_stencil_5[0, i1, i2] -> [7204 + 896i1 + i2] : 0 <= i1 <= 8 and 0 <= i2 <= 895 }
"dimensionality",3,0
"cycle_starting_addr",7204,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",9,0
"cycle_stride_1",896,0
"extent_0",896,0
"cycle_stride_0",1,0
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",1,0
"read_data_stride_0",0,0
	Read map: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_2[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_2[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> [16 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    reduce_map: { hw_kernel_global_wrapper_stencil_BANK_2[d0, d1] -> hw_kernel_global_wrapper_stencil_BANK_2[3d0 + d1] }
    1d acc map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_2[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
  Dim: 2
    Schedule dom range: 3, current_level_stride : 24, up_level_stride : 72
    Address dom range: 3, current_level_stride : 1, up_level_stride : 3
span range: 3, up_level_stride : 3
span range: 72, up_level_stride : 72
	access map merge pair: {{0, 1} }
	schedule merge pair: {{0, 1} }
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_2[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
  After Merge: 
    schedule: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1] -> [16 + 24i1] : i1 <= 8 and 24i1 >= -23 }
"dimensionality",2,0
"cycle_starting_addr",16,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",9,0
"cycle_stride_0",24,0
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Write map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_2[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
{"in2regfile_0":{"cycle_starting_addr":[16],"cycle_stride":[24],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,896],"dimensionality":2,"extent":[896,9],"read_data_starting_addr":[0],"read_data_stride":[0,1]}}
Add pond node with input_num = 1, output_num = 1
Config mode: pond
Generating Verilog Testing Collateral for: ub_hw_kernel_global_wrapper_stencil_BANK_2
Module: cgralib.Pond_amber(ID:_U13, num_inputs:1, num_outputs:1, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_pond_0':BitIn[16], 'data_out_pond_0':Bit[16], 'valid_out_pond':Bit, 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Pond_amber__ID_U13__num_inputs1__num_outputs1__width16
CGPL level :0
impl inputs: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
impl outpts: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53}
rddom: { hw_kernel_global_wrapper_stencil[a_0, a_1, a_2 = 0, a_3] : (a_3) mod 8 = 1 and 0 <= a_0 <= 2 and 0 <= a_1 <= 2 and 0 <= a_3 <= 7 }
ls = { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] }
v = 0
--- hw_kernel_global_wrapper_stencil_BANK_3
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 1] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_3[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 0, 1] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 1] -> [1 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3[0, 0, 0, 1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3[2, 2, 0, 1] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_3[conv_s1_r_y, conv_s1_r_x, 0, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3[0, 0, 0, 1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3[2, 2, 0, 1] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53

    cons rem: {3, 2}
    prod rem: {3, 2}
    its: {3, 2}
    Dim:3 will be project out: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_3[conv_s1_r_y, conv_s1_r_x, 0, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:3 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_3[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 0, 1] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    Dim:2 will be project out: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_3[conv_s1_r_y, conv_s1_r_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:2 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_3[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
after ubuffer regen: --- hw_kernel_global_wrapper_stencil_BANK_3
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 1] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_3[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 1] -> [1 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_3[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53

addr need tight: {}
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_3[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_3[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 1] -> [1 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 1] -> [1 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_3[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_3[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }

	UBuffer after address tighten--- hw_kernel_global_wrapper_stencil_BANK_3
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 1] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_3[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 1] -> [1 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_3[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53

getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_3[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
Generate config for register file!

	UBuffer after cgpl optimization--- hw_kernel_global_wrapper_stencil_BANK_3
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 1] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_3[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 1] -> [1 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_3[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53

	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
	div dim: 0
getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_3[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
Global range: { hw_kernel_global_wrapper_stencil_BANK_3[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
remove dimension: {4, 3}
remove dimension: {4, 3}
Sorted ops: {op_hcompute_conv_stencil_3, op_hcompute_hw_kernel_global_wrapper_stencil}
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_3[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    reduce_map: { hw_kernel_global_wrapper_stencil_BANK_3[d0, d1] -> hw_kernel_global_wrapper_stencil_BANK_3[3d0 + d1] }
  Dim: 2
    Schedule dom range: 3, current_level_stride : 896, up_level_stride : 2688
    Address dom range: 3, current_level_stride : 1, up_level_stride : 3
  Dim: 3
    Schedule dom range: 28, current_level_stride : 32, up_level_stride : 896
    Address dom range: 28, current_level_stride : 0, up_level_stride : 1
  Dim: 4
    Schedule dom range: 28, current_level_stride : 1, up_level_stride : 32
    Address dom range: 28, current_level_stride : 0, up_level_stride : 0
Find dim: 4 pad = 4
span range: 3, up_level_stride : 3
span range: 0, up_level_stride : 1
span range: 0, up_level_stride : 0
span range: 2688, up_level_stride : 2688
span range: 896, up_level_stride : 896
span range: 32, up_level_stride : 32
	access map merge pair: {{2, 3} , {0, 1} }
	schedule merge pair: {{2, 3} , {1, 2} , {0, 1} }
merge pair: {2, 3} , {2, 3} 
access map: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_3[3conv_s1_r_y + conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 31 }
merge pair: {0, 1} , {1, 2} 
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_conv_stencil_3[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_3[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 31 }
  After Merge: 
    schedule: { op_hcompute_conv_stencil_3[0, i1, i2] -> [7204 + 896i1 + i2] : 0 <= i1 <= 8 and 0 <= i2 <= 895 }
"dimensionality",3,0
"cycle_starting_addr",7204,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",9,0
"cycle_stride_1",896,0
"extent_0",896,0
"cycle_stride_0",1,0
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",1,0
"read_data_stride_0",0,0
	Read map: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_3[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_3[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> [1 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    reduce_map: { hw_kernel_global_wrapper_stencil_BANK_3[d0, d1] -> hw_kernel_global_wrapper_stencil_BANK_3[3d0 + d1] }
    1d acc map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_3[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
  Dim: 2
    Schedule dom range: 3, current_level_stride : 24, up_level_stride : 72
    Address dom range: 3, current_level_stride : 1, up_level_stride : 3
span range: 3, up_level_stride : 3
span range: 72, up_level_stride : 72
	access map merge pair: {{0, 1} }
	schedule merge pair: {{0, 1} }
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_3[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
  After Merge: 
    schedule: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1] -> [1 + 24i1] : i1 <= 8 and 24i1 >= -23 }
"dimensionality",2,0
"cycle_starting_addr",1,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",9,0
"cycle_stride_0",24,0
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Write map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_3[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
{"in2regfile_0":{"cycle_starting_addr":[1],"cycle_stride":[24],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,896],"dimensionality":2,"extent":[896,9],"read_data_starting_addr":[0],"read_data_stride":[0,1]}}
Add pond node with input_num = 1, output_num = 1
Config mode: pond
Generating Verilog Testing Collateral for: ub_hw_kernel_global_wrapper_stencil_BANK_3
Module: cgralib.Pond_amber(ID:_U14, num_inputs:1, num_outputs:1, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_pond_0':BitIn[16], 'data_out_pond_0':Bit[16], 'valid_out_pond':Bit, 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Pond_amber__ID_U14__num_inputs1__num_outputs1__width16
CGPL level :0
impl inputs: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
impl outpts: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34}
rddom: { hw_kernel_global_wrapper_stencil[a_0, a_1, a_2 = 1, a_3] : (a_3) mod 8 = 1 and 0 <= a_0 <= 2 and 0 <= a_1 <= 2 and 0 <= a_3 <= 7 }
ls = { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] }
v = 0
--- hw_kernel_global_wrapper_stencil_BANK_4
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 1] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_4[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 1, 1] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 1] -> [9 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4[0, 0, 1, 1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4[2, 2, 1, 1] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_4[conv_s1_r_y, conv_s1_r_x, 1, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4[0, 0, 1, 1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4[2, 2, 1, 1] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34

    cons rem: {3, 2}
    prod rem: {3, 2}
    its: {3, 2}
    Dim:3 will be project out: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_4[conv_s1_r_y, conv_s1_r_x, 1, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:3 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_4[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 1, 1] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    Dim:2 will be project out: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_4[conv_s1_r_y, conv_s1_r_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:2 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_4[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 1] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
after ubuffer regen: --- hw_kernel_global_wrapper_stencil_BANK_4
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 1] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_4[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 1] -> [9 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_4[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34

addr need tight: {}
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_4[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_4[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 1] -> [9 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 1] -> [9 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_4[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_4[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }

	UBuffer after address tighten--- hw_kernel_global_wrapper_stencil_BANK_4
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 1] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_4[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 1] -> [9 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_4[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34

getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_4[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
Generate config for register file!

	UBuffer after cgpl optimization--- hw_kernel_global_wrapper_stencil_BANK_4
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 1] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_4[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 1] -> [9 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_4[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34

	aff : { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
	div dim: 0
getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_4[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
Global range: { hw_kernel_global_wrapper_stencil_BANK_4[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
remove dimension: {4, 3}
remove dimension: {4, 3}
Sorted ops: {op_hcompute_conv_stencil_4, op_hcompute_hw_kernel_global_wrapper_stencil}
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_4[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    reduce_map: { hw_kernel_global_wrapper_stencil_BANK_4[d0, d1] -> hw_kernel_global_wrapper_stencil_BANK_4[3d0 + d1] }
  Dim: 2
    Schedule dom range: 3, current_level_stride : 896, up_level_stride : 2688
    Address dom range: 3, current_level_stride : 1, up_level_stride : 3
  Dim: 3
    Schedule dom range: 28, current_level_stride : 32, up_level_stride : 896
    Address dom range: 28, current_level_stride : 0, up_level_stride : 1
  Dim: 4
    Schedule dom range: 28, current_level_stride : 1, up_level_stride : 32
    Address dom range: 28, current_level_stride : 0, up_level_stride : 0
Find dim: 4 pad = 4
span range: 3, up_level_stride : 3
span range: 0, up_level_stride : 1
span range: 0, up_level_stride : 0
span range: 2688, up_level_stride : 2688
span range: 896, up_level_stride : 896
span range: 32, up_level_stride : 32
	access map merge pair: {{2, 3} , {0, 1} }
	schedule merge pair: {{2, 3} , {1, 2} , {0, 1} }
merge pair: {2, 3} , {2, 3} 
access map: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_4[3conv_s1_r_y + conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 31 }
merge pair: {0, 1} , {1, 2} 
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_conv_stencil_4[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_4[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 31 }
  After Merge: 
    schedule: { op_hcompute_conv_stencil_4[0, i1, i2] -> [7204 + 896i1 + i2] : 0 <= i1 <= 8 and 0 <= i2 <= 895 }
"dimensionality",3,0
"cycle_starting_addr",7204,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",9,0
"cycle_stride_1",896,0
"extent_0",896,0
"cycle_stride_0",1,0
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",1,0
"read_data_stride_0",0,0
	Read map: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_4[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_4[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> [9 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    reduce_map: { hw_kernel_global_wrapper_stencil_BANK_4[d0, d1] -> hw_kernel_global_wrapper_stencil_BANK_4[3d0 + d1] }
    1d acc map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_4[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
  Dim: 2
    Schedule dom range: 3, current_level_stride : 24, up_level_stride : 72
    Address dom range: 3, current_level_stride : 1, up_level_stride : 3
span range: 3, up_level_stride : 3
span range: 72, up_level_stride : 72
	access map merge pair: {{0, 1} }
	schedule merge pair: {{0, 1} }
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_4[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
  After Merge: 
    schedule: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1] -> [9 + 24i1] : i1 <= 8 and 24i1 >= -23 }
"dimensionality",2,0
"cycle_starting_addr",9,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",9,0
"cycle_stride_0",24,0
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Write map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_4[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
{"in2regfile_0":{"cycle_starting_addr":[9],"cycle_stride":[24],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,896],"dimensionality":2,"extent":[896,9],"read_data_starting_addr":[0],"read_data_stride":[0,1]}}
Add pond node with input_num = 1, output_num = 1
Config mode: pond
Generating Verilog Testing Collateral for: ub_hw_kernel_global_wrapper_stencil_BANK_4
Module: cgralib.Pond_amber(ID:_U15, num_inputs:1, num_outputs:1, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_pond_0':BitIn[16], 'data_out_pond_0':Bit[16], 'valid_out_pond':Bit, 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Pond_amber__ID_U15__num_inputs1__num_outputs1__width16
CGPL level :0
impl inputs: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
impl outpts: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17}
rddom: { hw_kernel_global_wrapper_stencil[a_0, a_1, a_2 = 2, a_3] : (a_3) mod 8 = 1 and 0 <= a_0 <= 2 and 0 <= a_1 <= 2 and 0 <= a_3 <= 7 }
ls = { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] }
v = 0
--- hw_kernel_global_wrapper_stencil_BANK_5
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 1] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_5[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 2, 1] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 1] -> [17 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5[0, 0, 2, 1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5[2, 2, 2, 1] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_5[conv_s1_r_y, conv_s1_r_x, 2, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5[0, 0, 2, 1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5[2, 2, 2, 1] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17

    cons rem: {3, 2}
    prod rem: {3, 2}
    its: {3, 2}
    Dim:3 will be project out: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_5[conv_s1_r_y, conv_s1_r_x, 2, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:3 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_5[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 2, 1] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    Dim:2 will be project out: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_5[conv_s1_r_y, conv_s1_r_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:2 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_5[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 2] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
after ubuffer regen: --- hw_kernel_global_wrapper_stencil_BANK_5
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 1] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_5[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 1] -> [17 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_5[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17

addr need tight: {}
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_5[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_5[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 1] -> [17 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 1] -> [17 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_5[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_5[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }

	UBuffer after address tighten--- hw_kernel_global_wrapper_stencil_BANK_5
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 1] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_5[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 1] -> [17 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_5[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17

getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_5[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
Generate config for register file!

	UBuffer after cgpl optimization--- hw_kernel_global_wrapper_stencil_BANK_5
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 1] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_5[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 1] -> [17 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_5[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17

	aff : { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
	div dim: 0
getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_5[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
Global range: { hw_kernel_global_wrapper_stencil_BANK_5[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
remove dimension: {4, 3}
remove dimension: {4, 3}
Sorted ops: {op_hcompute_conv_stencil_5, op_hcompute_hw_kernel_global_wrapper_stencil}
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_5[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    reduce_map: { hw_kernel_global_wrapper_stencil_BANK_5[d0, d1] -> hw_kernel_global_wrapper_stencil_BANK_5[3d0 + d1] }
  Dim: 2
    Schedule dom range: 3, current_level_stride : 896, up_level_stride : 2688
    Address dom range: 3, current_level_stride : 1, up_level_stride : 3
  Dim: 3
    Schedule dom range: 28, current_level_stride : 32, up_level_stride : 896
    Address dom range: 28, current_level_stride : 0, up_level_stride : 1
  Dim: 4
    Schedule dom range: 28, current_level_stride : 1, up_level_stride : 32
    Address dom range: 28, current_level_stride : 0, up_level_stride : 0
Find dim: 4 pad = 4
span range: 3, up_level_stride : 3
span range: 0, up_level_stride : 1
span range: 0, up_level_stride : 0
span range: 2688, up_level_stride : 2688
span range: 896, up_level_stride : 896
span range: 32, up_level_stride : 32
	access map merge pair: {{2, 3} , {0, 1} }
	schedule merge pair: {{2, 3} , {1, 2} , {0, 1} }
merge pair: {2, 3} , {2, 3} 
access map: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_5[3conv_s1_r_y + conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 31 }
merge pair: {0, 1} , {1, 2} 
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_conv_stencil_5[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_5[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 31 }
  After Merge: 
    schedule: { op_hcompute_conv_stencil_5[0, i1, i2] -> [7204 + 896i1 + i2] : 0 <= i1 <= 8 and 0 <= i2 <= 895 }
"dimensionality",3,0
"cycle_starting_addr",7204,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",9,0
"cycle_stride_1",896,0
"extent_0",896,0
"cycle_stride_0",1,0
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",1,0
"read_data_stride_0",0,0
	Read map: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_5[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_5[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> [17 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    reduce_map: { hw_kernel_global_wrapper_stencil_BANK_5[d0, d1] -> hw_kernel_global_wrapper_stencil_BANK_5[3d0 + d1] }
    1d acc map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_5[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
  Dim: 2
    Schedule dom range: 3, current_level_stride : 24, up_level_stride : 72
    Address dom range: 3, current_level_stride : 1, up_level_stride : 3
span range: 3, up_level_stride : 3
span range: 72, up_level_stride : 72
	access map merge pair: {{0, 1} }
	schedule merge pair: {{0, 1} }
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_5[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
  After Merge: 
    schedule: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1] -> [17 + 24i1] : i1 <= 8 and 24i1 >= -23 }
"dimensionality",2,0
"cycle_starting_addr",17,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",9,0
"cycle_stride_0",24,0
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Write map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_5[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
{"in2regfile_0":{"cycle_starting_addr":[17],"cycle_stride":[24],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,896],"dimensionality":2,"extent":[896,9],"read_data_starting_addr":[0],"read_data_stride":[0,1]}}
Add pond node with input_num = 1, output_num = 1
Config mode: pond
Generating Verilog Testing Collateral for: ub_hw_kernel_global_wrapper_stencil_BANK_5
Module: cgralib.Pond_amber(ID:_U16, num_inputs:1, num_outputs:1, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_pond_0':BitIn[16], 'data_out_pond_0':Bit[16], 'valid_out_pond':Bit, 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Pond_amber__ID_U16__num_inputs1__num_outputs1__width16
CGPL level :0
impl inputs: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
impl outpts: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54}
rddom: { hw_kernel_global_wrapper_stencil[a_0, a_1, a_2 = 0, a_3] : (a_3) mod 8 = 2 and 0 <= a_0 <= 2 and 0 <= a_1 <= 2 and 0 <= a_3 <= 7 }
ls = { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] }
v = 0
--- hw_kernel_global_wrapper_stencil_BANK_6
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 2] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_6[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 0, 2] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 2] -> [2 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6[0, 0, 0, 2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6[2, 2, 0, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_6[conv_s1_r_y, conv_s1_r_x, 0, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6[0, 0, 0, 2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6[2, 2, 0, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54

    cons rem: {3, 2}
    prod rem: {3, 2}
    its: {3, 2}
    Dim:3 will be project out: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_6[conv_s1_r_y, conv_s1_r_x, 0, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:3 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_6[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 0, 2] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    Dim:2 will be project out: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_6[conv_s1_r_y, conv_s1_r_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:2 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_6[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
after ubuffer regen: --- hw_kernel_global_wrapper_stencil_BANK_6
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 2] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_6[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 2] -> [2 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_6[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54

addr need tight: {}
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_6[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_6[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 2] -> [2 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 2] -> [2 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_6[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_6[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }

	UBuffer after address tighten--- hw_kernel_global_wrapper_stencil_BANK_6
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 2] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_6[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 2] -> [2 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_6[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54

getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_6[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
Generate config for register file!

	UBuffer after cgpl optimization--- hw_kernel_global_wrapper_stencil_BANK_6
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 2] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_6[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 2] -> [2 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_6[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54

	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
	div dim: 0
getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_6[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
Global range: { hw_kernel_global_wrapper_stencil_BANK_6[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
remove dimension: {4, 3}
remove dimension: {4, 3}
Sorted ops: {op_hcompute_conv_stencil_3, op_hcompute_hw_kernel_global_wrapper_stencil}
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_6[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    reduce_map: { hw_kernel_global_wrapper_stencil_BANK_6[d0, d1] -> hw_kernel_global_wrapper_stencil_BANK_6[3d0 + d1] }
  Dim: 2
    Schedule dom range: 3, current_level_stride : 896, up_level_stride : 2688
    Address dom range: 3, current_level_stride : 1, up_level_stride : 3
  Dim: 3
    Schedule dom range: 28, current_level_stride : 32, up_level_stride : 896
    Address dom range: 28, current_level_stride : 0, up_level_stride : 1
  Dim: 4
    Schedule dom range: 28, current_level_stride : 1, up_level_stride : 32
    Address dom range: 28, current_level_stride : 0, up_level_stride : 0
Find dim: 4 pad = 4
span range: 3, up_level_stride : 3
span range: 0, up_level_stride : 1
span range: 0, up_level_stride : 0
span range: 2688, up_level_stride : 2688
span range: 896, up_level_stride : 896
span range: 32, up_level_stride : 32
	access map merge pair: {{2, 3} , {0, 1} }
	schedule merge pair: {{2, 3} , {1, 2} , {0, 1} }
merge pair: {2, 3} , {2, 3} 
access map: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_6[3conv_s1_r_y + conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 31 }
merge pair: {0, 1} , {1, 2} 
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_conv_stencil_3[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_6[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 31 }
  After Merge: 
    schedule: { op_hcompute_conv_stencil_3[0, i1, i2] -> [7204 + 896i1 + i2] : 0 <= i1 <= 8 and 0 <= i2 <= 895 }
"dimensionality",3,0
"cycle_starting_addr",7204,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",9,0
"cycle_stride_1",896,0
"extent_0",896,0
"cycle_stride_0",1,0
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",1,0
"read_data_stride_0",0,0
	Read map: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_6[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_6[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> [2 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    reduce_map: { hw_kernel_global_wrapper_stencil_BANK_6[d0, d1] -> hw_kernel_global_wrapper_stencil_BANK_6[3d0 + d1] }
    1d acc map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_6[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
  Dim: 2
    Schedule dom range: 3, current_level_stride : 24, up_level_stride : 72
    Address dom range: 3, current_level_stride : 1, up_level_stride : 3
span range: 3, up_level_stride : 3
span range: 72, up_level_stride : 72
	access map merge pair: {{0, 1} }
	schedule merge pair: {{0, 1} }
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_6[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
  After Merge: 
    schedule: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1] -> [2 + 24i1] : i1 <= 8 and 24i1 >= -23 }
"dimensionality",2,0
"cycle_starting_addr",2,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",9,0
"cycle_stride_0",24,0
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Write map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_6[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
{"in2regfile_0":{"cycle_starting_addr":[2],"cycle_stride":[24],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,896],"dimensionality":2,"extent":[896,9],"read_data_starting_addr":[0],"read_data_stride":[0,1]}}
Add pond node with input_num = 1, output_num = 1
Config mode: pond
Generating Verilog Testing Collateral for: ub_hw_kernel_global_wrapper_stencil_BANK_6
Module: cgralib.Pond_amber(ID:_U17, num_inputs:1, num_outputs:1, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_pond_0':BitIn[16], 'data_out_pond_0':Bit[16], 'valid_out_pond':Bit, 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Pond_amber__ID_U17__num_inputs1__num_outputs1__width16
CGPL level :0
impl inputs: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
impl outpts: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35}
rddom: { hw_kernel_global_wrapper_stencil[a_0, a_1, a_2 = 1, a_3] : (a_3) mod 8 = 2 and 0 <= a_0 <= 2 and 0 <= a_1 <= 2 and 0 <= a_3 <= 7 }
ls = { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] }
v = 0
--- hw_kernel_global_wrapper_stencil_BANK_7
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 2] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_7[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 1, 2] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 2] -> [10 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7[0, 0, 1, 2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7[2, 2, 1, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_7[conv_s1_r_y, conv_s1_r_x, 1, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7[0, 0, 1, 2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7[2, 2, 1, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35

    cons rem: {3, 2}
    prod rem: {3, 2}
    its: {3, 2}
    Dim:3 will be project out: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_7[conv_s1_r_y, conv_s1_r_x, 1, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:3 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_7[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 1, 2] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    Dim:2 will be project out: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_7[conv_s1_r_y, conv_s1_r_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:2 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_7[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 1] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
after ubuffer regen: --- hw_kernel_global_wrapper_stencil_BANK_7
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 2] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_7[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 2] -> [10 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_7[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35

addr need tight: {}
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_7[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_7[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 2] -> [10 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 2] -> [10 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_7[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_7[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }

	UBuffer after address tighten--- hw_kernel_global_wrapper_stencil_BANK_7
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 2] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_7[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 2] -> [10 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_7[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35

getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_7[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
Generate config for register file!

	UBuffer after cgpl optimization--- hw_kernel_global_wrapper_stencil_BANK_7
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 2] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_7[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 2] -> [10 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_7[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35

	aff : { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
	div dim: 0
getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_7[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
Global range: { hw_kernel_global_wrapper_stencil_BANK_7[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
remove dimension: {4, 3}
remove dimension: {4, 3}
Sorted ops: {op_hcompute_conv_stencil_4, op_hcompute_hw_kernel_global_wrapper_stencil}
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_7[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    reduce_map: { hw_kernel_global_wrapper_stencil_BANK_7[d0, d1] -> hw_kernel_global_wrapper_stencil_BANK_7[3d0 + d1] }
  Dim: 2
    Schedule dom range: 3, current_level_stride : 896, up_level_stride : 2688
    Address dom range: 3, current_level_stride : 1, up_level_stride : 3
  Dim: 3
    Schedule dom range: 28, current_level_stride : 32, up_level_stride : 896
    Address dom range: 28, current_level_stride : 0, up_level_stride : 1
  Dim: 4
    Schedule dom range: 28, current_level_stride : 1, up_level_stride : 32
    Address dom range: 28, current_level_stride : 0, up_level_stride : 0
Find dim: 4 pad = 4
span range: 3, up_level_stride : 3
span range: 0, up_level_stride : 1
span range: 0, up_level_stride : 0
span range: 2688, up_level_stride : 2688
span range: 896, up_level_stride : 896
span range: 32, up_level_stride : 32
	access map merge pair: {{2, 3} , {0, 1} }
	schedule merge pair: {{2, 3} , {1, 2} , {0, 1} }
merge pair: {2, 3} , {2, 3} 
access map: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_7[3conv_s1_r_y + conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 31 }
merge pair: {0, 1} , {1, 2} 
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_conv_stencil_4[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_7[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 31 }
  After Merge: 
    schedule: { op_hcompute_conv_stencil_4[0, i1, i2] -> [7204 + 896i1 + i2] : 0 <= i1 <= 8 and 0 <= i2 <= 895 }
"dimensionality",3,0
"cycle_starting_addr",7204,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",9,0
"cycle_stride_1",896,0
"extent_0",896,0
"cycle_stride_0",1,0
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",1,0
"read_data_stride_0",0,0
	Read map: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_7[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_7[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> [10 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    reduce_map: { hw_kernel_global_wrapper_stencil_BANK_7[d0, d1] -> hw_kernel_global_wrapper_stencil_BANK_7[3d0 + d1] }
    1d acc map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_7[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
  Dim: 2
    Schedule dom range: 3, current_level_stride : 24, up_level_stride : 72
    Address dom range: 3, current_level_stride : 1, up_level_stride : 3
span range: 3, up_level_stride : 3
span range: 72, up_level_stride : 72
	access map merge pair: {{0, 1} }
	schedule merge pair: {{0, 1} }
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_7[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
  After Merge: 
    schedule: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1] -> [10 + 24i1] : i1 <= 8 and 24i1 >= -23 }
"dimensionality",2,0
"cycle_starting_addr",10,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",9,0
"cycle_stride_0",24,0
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Write map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_7[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
{"in2regfile_0":{"cycle_starting_addr":[10],"cycle_stride":[24],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,896],"dimensionality":2,"extent":[896,9],"read_data_starting_addr":[0],"read_data_stride":[0,1]}}
Add pond node with input_num = 1, output_num = 1
Config mode: pond
Generating Verilog Testing Collateral for: ub_hw_kernel_global_wrapper_stencil_BANK_7
Module: cgralib.Pond_amber(ID:_U18, num_inputs:1, num_outputs:1, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_pond_0':BitIn[16], 'data_out_pond_0':Bit[16], 'valid_out_pond':Bit, 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Pond_amber__ID_U18__num_inputs1__num_outputs1__width16
CGPL level :0
impl inputs: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
impl outpts: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18}
rddom: { hw_kernel_global_wrapper_stencil[a_0, a_1, a_2 = 2, a_3] : (a_3) mod 8 = 2 and 0 <= a_0 <= 2 and 0 <= a_1 <= 2 and 0 <= a_3 <= 7 }
ls = { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] }
v = 0
--- hw_kernel_global_wrapper_stencil_BANK_8
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 2] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_8[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 2, 2] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 2] -> [18 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8[0, 0, 2, 2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8[2, 2, 2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_8[conv_s1_r_y, conv_s1_r_x, 2, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8[0, 0, 2, 2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8[2, 2, 2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18

    cons rem: {3, 2}
    prod rem: {3, 2}
    its: {3, 2}
    Dim:3 will be project out: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_8[conv_s1_r_y, conv_s1_r_x, 2, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:3 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_8[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 2, 2] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    Dim:2 will be project out: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_8[conv_s1_r_y, conv_s1_r_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:2 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_8[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 2] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
after ubuffer regen: --- hw_kernel_global_wrapper_stencil_BANK_8
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 2] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_8[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 2] -> [18 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_8[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18

addr need tight: {}
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_8[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_8[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 2] -> [18 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 2] -> [18 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_8[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_8[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }

	UBuffer after address tighten--- hw_kernel_global_wrapper_stencil_BANK_8
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 2] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_8[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 2] -> [18 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_8[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18

getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_8[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
Generate config for register file!

	UBuffer after cgpl optimization--- hw_kernel_global_wrapper_stencil_BANK_8
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 2] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_8[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 2] -> [18 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_8[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18

	aff : { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
	div dim: 0
getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_8[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
Global range: { hw_kernel_global_wrapper_stencil_BANK_8[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
remove dimension: {4, 3}
remove dimension: {4, 3}
Sorted ops: {op_hcompute_conv_stencil_5, op_hcompute_hw_kernel_global_wrapper_stencil}
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_8[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    reduce_map: { hw_kernel_global_wrapper_stencil_BANK_8[d0, d1] -> hw_kernel_global_wrapper_stencil_BANK_8[3d0 + d1] }
  Dim: 2
    Schedule dom range: 3, current_level_stride : 896, up_level_stride : 2688
    Address dom range: 3, current_level_stride : 1, up_level_stride : 3
  Dim: 3
    Schedule dom range: 28, current_level_stride : 32, up_level_stride : 896
    Address dom range: 28, current_level_stride : 0, up_level_stride : 1
  Dim: 4
    Schedule dom range: 28, current_level_stride : 1, up_level_stride : 32
    Address dom range: 28, current_level_stride : 0, up_level_stride : 0
Find dim: 4 pad = 4
span range: 3, up_level_stride : 3
span range: 0, up_level_stride : 1
span range: 0, up_level_stride : 0
span range: 2688, up_level_stride : 2688
span range: 896, up_level_stride : 896
span range: 32, up_level_stride : 32
	access map merge pair: {{2, 3} , {0, 1} }
	schedule merge pair: {{2, 3} , {1, 2} , {0, 1} }
merge pair: {2, 3} , {2, 3} 
access map: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_8[3conv_s1_r_y + conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 31 }
merge pair: {0, 1} , {1, 2} 
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_conv_stencil_5[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_8[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 31 }
  After Merge: 
    schedule: { op_hcompute_conv_stencil_5[0, i1, i2] -> [7204 + 896i1 + i2] : 0 <= i1 <= 8 and 0 <= i2 <= 895 }
"dimensionality",3,0
"cycle_starting_addr",7204,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",9,0
"cycle_stride_1",896,0
"extent_0",896,0
"cycle_stride_0",1,0
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",1,0
"read_data_stride_0",0,0
	Read map: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_8[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_8[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> [18 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    reduce_map: { hw_kernel_global_wrapper_stencil_BANK_8[d0, d1] -> hw_kernel_global_wrapper_stencil_BANK_8[3d0 + d1] }
    1d acc map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_8[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
  Dim: 2
    Schedule dom range: 3, current_level_stride : 24, up_level_stride : 72
    Address dom range: 3, current_level_stride : 1, up_level_stride : 3
span range: 3, up_level_stride : 3
span range: 72, up_level_stride : 72
	access map merge pair: {{0, 1} }
	schedule merge pair: {{0, 1} }
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_8[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
  After Merge: 
    schedule: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1] -> [18 + 24i1] : i1 <= 8 and 24i1 >= -23 }
"dimensionality",2,0
"cycle_starting_addr",18,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",9,0
"cycle_stride_0",24,0
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Write map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_8[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
{"in2regfile_0":{"cycle_starting_addr":[18],"cycle_stride":[24],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,896],"dimensionality":2,"extent":[896,9],"read_data_starting_addr":[0],"read_data_stride":[0,1]}}
Add pond node with input_num = 1, output_num = 1
Config mode: pond
Generating Verilog Testing Collateral for: ub_hw_kernel_global_wrapper_stencil_BANK_8
Module: cgralib.Pond_amber(ID:_U19, num_inputs:1, num_outputs:1, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_pond_0':BitIn[16], 'data_out_pond_0':Bit[16], 'valid_out_pond':Bit, 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Pond_amber__ID_U19__num_inputs1__num_outputs1__width16
CGPL level :0
impl inputs: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
impl outpts: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55}
rddom: { hw_kernel_global_wrapper_stencil[a_0, a_1, a_2 = 0, a_3] : (a_3) mod 8 = 3 and 0 <= a_0 <= 2 and 0 <= a_1 <= 2 and 0 <= a_3 <= 7 }
ls = { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] }
v = 0
--- hw_kernel_global_wrapper_stencil_BANK_9
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 3] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_9[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 0, 3] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 3] -> [3 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9[0, 0, 0, 3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9[2, 2, 0, 3] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_9[conv_s1_r_y, conv_s1_r_x, 0, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9[0, 0, 0, 3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9[2, 2, 0, 3] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55

    cons rem: {3, 2}
    prod rem: {3, 2}
    its: {3, 2}
    Dim:3 will be project out: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_9[conv_s1_r_y, conv_s1_r_x, 0, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:3 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_9[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 0, 3] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    Dim:2 will be project out: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_9[conv_s1_r_y, conv_s1_r_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:2 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_9[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
after ubuffer regen: --- hw_kernel_global_wrapper_stencil_BANK_9
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 3] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_9[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 3] -> [3 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_9[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55

addr need tight: {}
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_9[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_9[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 3] -> [3 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 3] -> [3 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_9[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_9[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }

	UBuffer after address tighten--- hw_kernel_global_wrapper_stencil_BANK_9
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 3] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_9[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 3] -> [3 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_9[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55

getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_9[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
Generate config for register file!

	UBuffer after cgpl optimization--- hw_kernel_global_wrapper_stencil_BANK_9
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 3] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_9[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 3] -> [3 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_9[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55

	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
	div dim: 0
getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_9[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
Global range: { hw_kernel_global_wrapper_stencil_BANK_9[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
remove dimension: {4, 3}
remove dimension: {4, 3}
Sorted ops: {op_hcompute_conv_stencil_3, op_hcompute_hw_kernel_global_wrapper_stencil}
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_9[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    reduce_map: { hw_kernel_global_wrapper_stencil_BANK_9[d0, d1] -> hw_kernel_global_wrapper_stencil_BANK_9[3d0 + d1] }
  Dim: 2
    Schedule dom range: 3, current_level_stride : 896, up_level_stride : 2688
    Address dom range: 3, current_level_stride : 1, up_level_stride : 3
  Dim: 3
    Schedule dom range: 28, current_level_stride : 32, up_level_stride : 896
    Address dom range: 28, current_level_stride : 0, up_level_stride : 1
  Dim: 4
    Schedule dom range: 28, current_level_stride : 1, up_level_stride : 32
    Address dom range: 28, current_level_stride : 0, up_level_stride : 0
Find dim: 4 pad = 4
span range: 3, up_level_stride : 3
span range: 0, up_level_stride : 1
span range: 0, up_level_stride : 0
span range: 2688, up_level_stride : 2688
span range: 896, up_level_stride : 896
span range: 32, up_level_stride : 32
	access map merge pair: {{2, 3} , {0, 1} }
	schedule merge pair: {{2, 3} , {1, 2} , {0, 1} }
merge pair: {2, 3} , {2, 3} 
access map: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_9[3conv_s1_r_y + conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 31 }
merge pair: {0, 1} , {1, 2} 
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_conv_stencil_3[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_9[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 31 }
  After Merge: 
    schedule: { op_hcompute_conv_stencil_3[0, i1, i2] -> [7204 + 896i1 + i2] : 0 <= i1 <= 8 and 0 <= i2 <= 895 }
"dimensionality",3,0
"cycle_starting_addr",7204,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",9,0
"cycle_stride_1",896,0
"extent_0",896,0
"cycle_stride_0",1,0
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",1,0
"read_data_stride_0",0,0
	Read map: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_9[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_9[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> [3 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    reduce_map: { hw_kernel_global_wrapper_stencil_BANK_9[d0, d1] -> hw_kernel_global_wrapper_stencil_BANK_9[3d0 + d1] }
    1d acc map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_9[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
  Dim: 2
    Schedule dom range: 3, current_level_stride : 24, up_level_stride : 72
    Address dom range: 3, current_level_stride : 1, up_level_stride : 3
span range: 3, up_level_stride : 3
span range: 72, up_level_stride : 72
	access map merge pair: {{0, 1} }
	schedule merge pair: {{0, 1} }
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_9[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
  After Merge: 
    schedule: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1] -> [3 + 24i1] : i1 <= 8 and 24i1 >= -23 }
"dimensionality",2,0
"cycle_starting_addr",3,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",9,0
"cycle_stride_0",24,0
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Write map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_9[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
{"in2regfile_0":{"cycle_starting_addr":[3],"cycle_stride":[24],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,896],"dimensionality":2,"extent":[896,9],"read_data_starting_addr":[0],"read_data_stride":[0,1]}}
Add pond node with input_num = 1, output_num = 1
Config mode: pond
Generating Verilog Testing Collateral for: ub_hw_kernel_global_wrapper_stencil_BANK_9
Module: cgralib.Pond_amber(ID:_U20, num_inputs:1, num_outputs:1, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_pond_0':BitIn[16], 'data_out_pond_0':Bit[16], 'valid_out_pond':Bit, 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Pond_amber__ID_U20__num_inputs1__num_outputs1__width16
CGPL level :0
impl inputs: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
impl outpts: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36}
rddom: { hw_kernel_global_wrapper_stencil[a_0, a_1, a_2 = 1, a_3] : (a_3) mod 8 = 3 and 0 <= a_0 <= 2 and 0 <= a_1 <= 2 and 0 <= a_3 <= 7 }
ls = { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] }
v = 0
--- hw_kernel_global_wrapper_stencil_BANK_10
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 3] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_10[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 1, 3] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 3] -> [11 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10[0, 0, 1, 3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10[2, 2, 1, 3] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_10[conv_s1_r_y, conv_s1_r_x, 1, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10[0, 0, 1, 3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10[2, 2, 1, 3] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36

    cons rem: {3, 2}
    prod rem: {3, 2}
    its: {3, 2}
    Dim:3 will be project out: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_10[conv_s1_r_y, conv_s1_r_x, 1, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:3 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_10[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 1, 3] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    Dim:2 will be project out: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_10[conv_s1_r_y, conv_s1_r_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:2 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_10[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 1] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
after ubuffer regen: --- hw_kernel_global_wrapper_stencil_BANK_10
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 3] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_10[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 3] -> [11 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_10[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36

addr need tight: {}
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_10[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_10[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 3] -> [11 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 3] -> [11 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_10[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_10[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }

	UBuffer after address tighten--- hw_kernel_global_wrapper_stencil_BANK_10
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 3] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_10[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 3] -> [11 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_10[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36

getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_10[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
Generate config for register file!

	UBuffer after cgpl optimization--- hw_kernel_global_wrapper_stencil_BANK_10
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 3] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_10[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 3] -> [11 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_10[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36

	aff : { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
	div dim: 0
getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_10[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
Global range: { hw_kernel_global_wrapper_stencil_BANK_10[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
remove dimension: {4, 3}
remove dimension: {4, 3}
Sorted ops: {op_hcompute_conv_stencil_4, op_hcompute_hw_kernel_global_wrapper_stencil}
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_10[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    reduce_map: { hw_kernel_global_wrapper_stencil_BANK_10[d0, d1] -> hw_kernel_global_wrapper_stencil_BANK_10[3d0 + d1] }
  Dim: 2
    Schedule dom range: 3, current_level_stride : 896, up_level_stride : 2688
    Address dom range: 3, current_level_stride : 1, up_level_stride : 3
  Dim: 3
    Schedule dom range: 28, current_level_stride : 32, up_level_stride : 896
    Address dom range: 28, current_level_stride : 0, up_level_stride : 1
  Dim: 4
    Schedule dom range: 28, current_level_stride : 1, up_level_stride : 32
    Address dom range: 28, current_level_stride : 0, up_level_stride : 0
Find dim: 4 pad = 4
span range: 3, up_level_stride : 3
span range: 0, up_level_stride : 1
span range: 0, up_level_stride : 0
span range: 2688, up_level_stride : 2688
span range: 896, up_level_stride : 896
span range: 32, up_level_stride : 32
	access map merge pair: {{2, 3} , {0, 1} }
	schedule merge pair: {{2, 3} , {1, 2} , {0, 1} }
merge pair: {2, 3} , {2, 3} 
access map: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_10[3conv_s1_r_y + conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 31 }
merge pair: {0, 1} , {1, 2} 
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_conv_stencil_4[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_10[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 31 }
  After Merge: 
    schedule: { op_hcompute_conv_stencil_4[0, i1, i2] -> [7204 + 896i1 + i2] : 0 <= i1 <= 8 and 0 <= i2 <= 895 }
"dimensionality",3,0
"cycle_starting_addr",7204,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",9,0
"cycle_stride_1",896,0
"extent_0",896,0
"cycle_stride_0",1,0
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",1,0
"read_data_stride_0",0,0
	Read map: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_10[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_10[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> [11 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    reduce_map: { hw_kernel_global_wrapper_stencil_BANK_10[d0, d1] -> hw_kernel_global_wrapper_stencil_BANK_10[3d0 + d1] }
    1d acc map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_10[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
  Dim: 2
    Schedule dom range: 3, current_level_stride : 24, up_level_stride : 72
    Address dom range: 3, current_level_stride : 1, up_level_stride : 3
span range: 3, up_level_stride : 3
span range: 72, up_level_stride : 72
	access map merge pair: {{0, 1} }
	schedule merge pair: {{0, 1} }
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_10[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
  After Merge: 
    schedule: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1] -> [11 + 24i1] : i1 <= 8 and 24i1 >= -23 }
"dimensionality",2,0
"cycle_starting_addr",11,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",9,0
"cycle_stride_0",24,0
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Write map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_10[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
{"in2regfile_0":{"cycle_starting_addr":[11],"cycle_stride":[24],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,896],"dimensionality":2,"extent":[896,9],"read_data_starting_addr":[0],"read_data_stride":[0,1]}}
Add pond node with input_num = 1, output_num = 1
Config mode: pond
Generating Verilog Testing Collateral for: ub_hw_kernel_global_wrapper_stencil_BANK_10
Module: cgralib.Pond_amber(ID:_U21, num_inputs:1, num_outputs:1, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_pond_0':BitIn[16], 'data_out_pond_0':Bit[16], 'valid_out_pond':Bit, 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Pond_amber__ID_U21__num_inputs1__num_outputs1__width16
CGPL level :0
impl inputs: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
impl outpts: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19}
rddom: { hw_kernel_global_wrapper_stencil[a_0, a_1, a_2 = 2, a_3] : (a_3) mod 8 = 3 and 0 <= a_0 <= 2 and 0 <= a_1 <= 2 and 0 <= a_3 <= 7 }
ls = { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] }
v = 0
--- hw_kernel_global_wrapper_stencil_BANK_11
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 3] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_11[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 2, 3] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 3] -> [19 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11[0, 0, 2, 3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11[2, 2, 2, 3] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_11[conv_s1_r_y, conv_s1_r_x, 2, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11[0, 0, 2, 3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11[2, 2, 2, 3] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19

    cons rem: {3, 2}
    prod rem: {3, 2}
    its: {3, 2}
    Dim:3 will be project out: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_11[conv_s1_r_y, conv_s1_r_x, 2, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:3 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_11[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 2, 3] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    Dim:2 will be project out: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_11[conv_s1_r_y, conv_s1_r_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:2 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_11[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 2] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
after ubuffer regen: --- hw_kernel_global_wrapper_stencil_BANK_11
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 3] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_11[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 3] -> [19 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_11[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19

addr need tight: {}
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_11[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_11[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 3] -> [19 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 3] -> [19 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_11[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_11[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }

	UBuffer after address tighten--- hw_kernel_global_wrapper_stencil_BANK_11
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 3] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_11[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 3] -> [19 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_11[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19

getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_11[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
Generate config for register file!

	UBuffer after cgpl optimization--- hw_kernel_global_wrapper_stencil_BANK_11
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 3] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_11[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 3] -> [19 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_11[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19

	aff : { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
	div dim: 0
getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_11[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
Global range: { hw_kernel_global_wrapper_stencil_BANK_11[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
remove dimension: {4, 3}
remove dimension: {4, 3}
Sorted ops: {op_hcompute_conv_stencil_5, op_hcompute_hw_kernel_global_wrapper_stencil}
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_11[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    reduce_map: { hw_kernel_global_wrapper_stencil_BANK_11[d0, d1] -> hw_kernel_global_wrapper_stencil_BANK_11[3d0 + d1] }
  Dim: 2
    Schedule dom range: 3, current_level_stride : 896, up_level_stride : 2688
    Address dom range: 3, current_level_stride : 1, up_level_stride : 3
  Dim: 3
    Schedule dom range: 28, current_level_stride : 32, up_level_stride : 896
    Address dom range: 28, current_level_stride : 0, up_level_stride : 1
  Dim: 4
    Schedule dom range: 28, current_level_stride : 1, up_level_stride : 32
    Address dom range: 28, current_level_stride : 0, up_level_stride : 0
Find dim: 4 pad = 4
span range: 3, up_level_stride : 3
span range: 0, up_level_stride : 1
span range: 0, up_level_stride : 0
span range: 2688, up_level_stride : 2688
span range: 896, up_level_stride : 896
span range: 32, up_level_stride : 32
	access map merge pair: {{2, 3} , {0, 1} }
	schedule merge pair: {{2, 3} , {1, 2} , {0, 1} }
merge pair: {2, 3} , {2, 3} 
access map: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_11[3conv_s1_r_y + conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 31 }
merge pair: {0, 1} , {1, 2} 
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_conv_stencil_5[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_11[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 31 }
  After Merge: 
    schedule: { op_hcompute_conv_stencil_5[0, i1, i2] -> [7204 + 896i1 + i2] : 0 <= i1 <= 8 and 0 <= i2 <= 895 }
"dimensionality",3,0
"cycle_starting_addr",7204,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",9,0
"cycle_stride_1",896,0
"extent_0",896,0
"cycle_stride_0",1,0
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",1,0
"read_data_stride_0",0,0
	Read map: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_11[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_11[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> [19 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    reduce_map: { hw_kernel_global_wrapper_stencil_BANK_11[d0, d1] -> hw_kernel_global_wrapper_stencil_BANK_11[3d0 + d1] }
    1d acc map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_11[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
  Dim: 2
    Schedule dom range: 3, current_level_stride : 24, up_level_stride : 72
    Address dom range: 3, current_level_stride : 1, up_level_stride : 3
span range: 3, up_level_stride : 3
span range: 72, up_level_stride : 72
	access map merge pair: {{0, 1} }
	schedule merge pair: {{0, 1} }
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_11[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
  After Merge: 
    schedule: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1] -> [19 + 24i1] : i1 <= 8 and 24i1 >= -23 }
"dimensionality",2,0
"cycle_starting_addr",19,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",9,0
"cycle_stride_0",24,0
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Write map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_11[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
{"in2regfile_0":{"cycle_starting_addr":[19],"cycle_stride":[24],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,896],"dimensionality":2,"extent":[896,9],"read_data_starting_addr":[0],"read_data_stride":[0,1]}}
Add pond node with input_num = 1, output_num = 1
Config mode: pond
Generating Verilog Testing Collateral for: ub_hw_kernel_global_wrapper_stencil_BANK_11
Module: cgralib.Pond_amber(ID:_U22, num_inputs:1, num_outputs:1, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_pond_0':BitIn[16], 'data_out_pond_0':Bit[16], 'valid_out_pond':Bit, 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Pond_amber__ID_U22__num_inputs1__num_outputs1__width16
CGPL level :0
impl inputs: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
impl outpts: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56}
rddom: { hw_kernel_global_wrapper_stencil[a_0, a_1, a_2 = 0, a_3] : (a_3) mod 8 = 4 and 0 <= a_0 <= 2 and 0 <= a_1 <= 2 and 0 <= a_3 <= 7 }
ls = { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] }
v = 0
--- hw_kernel_global_wrapper_stencil_BANK_12
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 4] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 4] -> hw_kernel_global_wrapper_stencil_BANK_12[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 0, 4] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 4] -> [4 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_12[0, 0, 0, 4] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_12[2, 2, 0, 4] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_12[conv_s1_r_y, conv_s1_r_x, 0, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_12[0, 0, 0, 4] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_12[2, 2, 0, 4] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56

    cons rem: {3, 2}
    prod rem: {3, 2}
    its: {3, 2}
    Dim:3 will be project out: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_12[conv_s1_r_y, conv_s1_r_x, 0, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:3 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 4] -> hw_kernel_global_wrapper_stencil_BANK_12[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 0, 4] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    Dim:2 will be project out: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_12[conv_s1_r_y, conv_s1_r_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:2 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 4] -> hw_kernel_global_wrapper_stencil_BANK_12[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
after ubuffer regen: --- hw_kernel_global_wrapper_stencil_BANK_12
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 4] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 4] -> hw_kernel_global_wrapper_stencil_BANK_12[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 4] -> [4 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_12[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_12[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_12[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_12[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_12[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56

addr need tight: {}
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 4] -> hw_kernel_global_wrapper_stencil_BANK_12[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 4] -> hw_kernel_global_wrapper_stencil_BANK_12[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 4] -> [4 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 4] -> [4 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_12[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_12[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }

	UBuffer after address tighten--- hw_kernel_global_wrapper_stencil_BANK_12
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 4] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 4] -> hw_kernel_global_wrapper_stencil_BANK_12[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 4] -> [4 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_12[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_12[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_12[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_12[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_12[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56

getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_12[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
Generate config for register file!

	UBuffer after cgpl optimization--- hw_kernel_global_wrapper_stencil_BANK_12
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 4] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 4] -> hw_kernel_global_wrapper_stencil_BANK_12[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 4] -> [4 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_12[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_12[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_12[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_12[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_12[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56

	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
	div dim: 0
getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_12[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
Global range: { hw_kernel_global_wrapper_stencil_BANK_12[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
remove dimension: {4, 3}
remove dimension: {4, 3}
Sorted ops: {op_hcompute_conv_stencil_3, op_hcompute_hw_kernel_global_wrapper_stencil}
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_12[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    reduce_map: { hw_kernel_global_wrapper_stencil_BANK_12[d0, d1] -> hw_kernel_global_wrapper_stencil_BANK_12[3d0 + d1] }
  Dim: 2
    Schedule dom range: 3, current_level_stride : 896, up_level_stride : 2688
    Address dom range: 3, current_level_stride : 1, up_level_stride : 3
  Dim: 3
    Schedule dom range: 28, current_level_stride : 32, up_level_stride : 896
    Address dom range: 28, current_level_stride : 0, up_level_stride : 1
  Dim: 4
    Schedule dom range: 28, current_level_stride : 1, up_level_stride : 32
    Address dom range: 28, current_level_stride : 0, up_level_stride : 0
Find dim: 4 pad = 4
span range: 3, up_level_stride : 3
span range: 0, up_level_stride : 1
span range: 0, up_level_stride : 0
span range: 2688, up_level_stride : 2688
span range: 896, up_level_stride : 896
span range: 32, up_level_stride : 32
	access map merge pair: {{2, 3} , {0, 1} }
	schedule merge pair: {{2, 3} , {1, 2} , {0, 1} }
merge pair: {2, 3} , {2, 3} 
access map: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_12[3conv_s1_r_y + conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 31 }
merge pair: {0, 1} , {1, 2} 
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_conv_stencil_3[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_12[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 31 }
  After Merge: 
    schedule: { op_hcompute_conv_stencil_3[0, i1, i2] -> [7204 + 896i1 + i2] : 0 <= i1 <= 8 and 0 <= i2 <= 895 }
"dimensionality",3,0
"cycle_starting_addr",7204,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",9,0
"cycle_stride_1",896,0
"extent_0",896,0
"cycle_stride_0",1,0
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",1,0
"read_data_stride_0",0,0
	Read map: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_12[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_12[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> [4 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    reduce_map: { hw_kernel_global_wrapper_stencil_BANK_12[d0, d1] -> hw_kernel_global_wrapper_stencil_BANK_12[3d0 + d1] }
    1d acc map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_12[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
  Dim: 2
    Schedule dom range: 3, current_level_stride : 24, up_level_stride : 72
    Address dom range: 3, current_level_stride : 1, up_level_stride : 3
span range: 3, up_level_stride : 3
span range: 72, up_level_stride : 72
	access map merge pair: {{0, 1} }
	schedule merge pair: {{0, 1} }
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_12[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
  After Merge: 
    schedule: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1] -> [4 + 24i1] : i1 <= 8 and 24i1 >= -23 }
"dimensionality",2,0
"cycle_starting_addr",4,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",9,0
"cycle_stride_0",24,0
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Write map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_12[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
{"in2regfile_0":{"cycle_starting_addr":[4],"cycle_stride":[24],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,896],"dimensionality":2,"extent":[896,9],"read_data_starting_addr":[0],"read_data_stride":[0,1]}}
Add pond node with input_num = 1, output_num = 1
Config mode: pond
Generating Verilog Testing Collateral for: ub_hw_kernel_global_wrapper_stencil_BANK_12
Module: cgralib.Pond_amber(ID:_U23, num_inputs:1, num_outputs:1, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_pond_0':BitIn[16], 'data_out_pond_0':Bit[16], 'valid_out_pond':Bit, 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Pond_amber__ID_U23__num_inputs1__num_outputs1__width16
CGPL level :0
impl inputs: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
impl outpts: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37}
rddom: { hw_kernel_global_wrapper_stencil[a_0, a_1, a_2 = 1, a_3] : (a_3) mod 8 = 4 and 0 <= a_0 <= 2 and 0 <= a_1 <= 2 and 0 <= a_3 <= 7 }
ls = { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] }
v = 0
--- hw_kernel_global_wrapper_stencil_BANK_13
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 4] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 4] -> hw_kernel_global_wrapper_stencil_BANK_13[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 1, 4] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 4] -> [12 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_13[0, 0, 1, 4] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_13[2, 2, 1, 4] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_13[conv_s1_r_y, conv_s1_r_x, 1, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_13[0, 0, 1, 4] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_13[2, 2, 1, 4] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37

    cons rem: {3, 2}
    prod rem: {3, 2}
    its: {3, 2}
    Dim:3 will be project out: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_13[conv_s1_r_y, conv_s1_r_x, 1, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:3 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 4] -> hw_kernel_global_wrapper_stencil_BANK_13[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 1, 4] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    Dim:2 will be project out: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_13[conv_s1_r_y, conv_s1_r_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:2 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 4] -> hw_kernel_global_wrapper_stencil_BANK_13[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 1] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
after ubuffer regen: --- hw_kernel_global_wrapper_stencil_BANK_13
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 4] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 4] -> hw_kernel_global_wrapper_stencil_BANK_13[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 4] -> [12 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_13[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_13[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_13[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_13[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_13[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37

addr need tight: {}
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 4] -> hw_kernel_global_wrapper_stencil_BANK_13[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 4] -> hw_kernel_global_wrapper_stencil_BANK_13[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 4] -> [12 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 4] -> [12 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_13[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_13[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }

	UBuffer after address tighten--- hw_kernel_global_wrapper_stencil_BANK_13
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 4] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 4] -> hw_kernel_global_wrapper_stencil_BANK_13[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 4] -> [12 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_13[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_13[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_13[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_13[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_13[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37

getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_13[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
Generate config for register file!

	UBuffer after cgpl optimization--- hw_kernel_global_wrapper_stencil_BANK_13
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 4] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 4] -> hw_kernel_global_wrapper_stencil_BANK_13[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 4] -> [12 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_13[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_13[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_13[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_13[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_13[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37

	aff : { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
	div dim: 0
getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_13[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
Global range: { hw_kernel_global_wrapper_stencil_BANK_13[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
remove dimension: {4, 3}
remove dimension: {4, 3}
Sorted ops: {op_hcompute_conv_stencil_4, op_hcompute_hw_kernel_global_wrapper_stencil}
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_13[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    reduce_map: { hw_kernel_global_wrapper_stencil_BANK_13[d0, d1] -> hw_kernel_global_wrapper_stencil_BANK_13[3d0 + d1] }
  Dim: 2
    Schedule dom range: 3, current_level_stride : 896, up_level_stride : 2688
    Address dom range: 3, current_level_stride : 1, up_level_stride : 3
  Dim: 3
    Schedule dom range: 28, current_level_stride : 32, up_level_stride : 896
    Address dom range: 28, current_level_stride : 0, up_level_stride : 1
  Dim: 4
    Schedule dom range: 28, current_level_stride : 1, up_level_stride : 32
    Address dom range: 28, current_level_stride : 0, up_level_stride : 0
Find dim: 4 pad = 4
span range: 3, up_level_stride : 3
span range: 0, up_level_stride : 1
span range: 0, up_level_stride : 0
span range: 2688, up_level_stride : 2688
span range: 896, up_level_stride : 896
span range: 32, up_level_stride : 32
	access map merge pair: {{2, 3} , {0, 1} }
	schedule merge pair: {{2, 3} , {1, 2} , {0, 1} }
merge pair: {2, 3} , {2, 3} 
access map: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_13[3conv_s1_r_y + conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 31 }
merge pair: {0, 1} , {1, 2} 
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_conv_stencil_4[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_13[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 31 }
  After Merge: 
    schedule: { op_hcompute_conv_stencil_4[0, i1, i2] -> [7204 + 896i1 + i2] : 0 <= i1 <= 8 and 0 <= i2 <= 895 }
"dimensionality",3,0
"cycle_starting_addr",7204,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",9,0
"cycle_stride_1",896,0
"extent_0",896,0
"cycle_stride_0",1,0
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",1,0
"read_data_stride_0",0,0
	Read map: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_13[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_13[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> [12 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    reduce_map: { hw_kernel_global_wrapper_stencil_BANK_13[d0, d1] -> hw_kernel_global_wrapper_stencil_BANK_13[3d0 + d1] }
    1d acc map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_13[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
  Dim: 2
    Schedule dom range: 3, current_level_stride : 24, up_level_stride : 72
    Address dom range: 3, current_level_stride : 1, up_level_stride : 3
span range: 3, up_level_stride : 3
span range: 72, up_level_stride : 72
	access map merge pair: {{0, 1} }
	schedule merge pair: {{0, 1} }
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_13[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
  After Merge: 
    schedule: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1] -> [12 + 24i1] : i1 <= 8 and 24i1 >= -23 }
"dimensionality",2,0
"cycle_starting_addr",12,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",9,0
"cycle_stride_0",24,0
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Write map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_13[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
{"in2regfile_0":{"cycle_starting_addr":[12],"cycle_stride":[24],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,896],"dimensionality":2,"extent":[896,9],"read_data_starting_addr":[0],"read_data_stride":[0,1]}}
Add pond node with input_num = 1, output_num = 1
Config mode: pond
Generating Verilog Testing Collateral for: ub_hw_kernel_global_wrapper_stencil_BANK_13
Module: cgralib.Pond_amber(ID:_U24, num_inputs:1, num_outputs:1, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_pond_0':BitIn[16], 'data_out_pond_0':Bit[16], 'valid_out_pond':Bit, 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Pond_amber__ID_U24__num_inputs1__num_outputs1__width16
CGPL level :0
impl inputs: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
impl outpts: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20}
rddom: { hw_kernel_global_wrapper_stencil[a_0, a_1, a_2 = 2, a_3] : (a_3) mod 8 = 4 and 0 <= a_0 <= 2 and 0 <= a_1 <= 2 and 0 <= a_3 <= 7 }
ls = { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] }
v = 0
--- hw_kernel_global_wrapper_stencil_BANK_14
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 4] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 4] -> hw_kernel_global_wrapper_stencil_BANK_14[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 2, 4] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 4] -> [20 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_14[0, 0, 2, 4] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_14[2, 2, 2, 4] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_14[conv_s1_r_y, conv_s1_r_x, 2, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_14[0, 0, 2, 4] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_14[2, 2, 2, 4] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20

    cons rem: {3, 2}
    prod rem: {3, 2}
    its: {3, 2}
    Dim:3 will be project out: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_14[conv_s1_r_y, conv_s1_r_x, 2, 4] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:3 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 4] -> hw_kernel_global_wrapper_stencil_BANK_14[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 2, 4] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    Dim:2 will be project out: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_14[conv_s1_r_y, conv_s1_r_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:2 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 4] -> hw_kernel_global_wrapper_stencil_BANK_14[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 2] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
after ubuffer regen: --- hw_kernel_global_wrapper_stencil_BANK_14
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 4] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 4] -> hw_kernel_global_wrapper_stencil_BANK_14[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 4] -> [20 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_14[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_14[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_14[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_14[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_14[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20

addr need tight: {}
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 4] -> hw_kernel_global_wrapper_stencil_BANK_14[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 4] -> hw_kernel_global_wrapper_stencil_BANK_14[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 4] -> [20 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 4] -> [20 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_14[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_14[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }

	UBuffer after address tighten--- hw_kernel_global_wrapper_stencil_BANK_14
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 4] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 4] -> hw_kernel_global_wrapper_stencil_BANK_14[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 4] -> [20 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_14[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_14[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_14[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_14[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_14[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20

getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_14[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
Generate config for register file!

	UBuffer after cgpl optimization--- hw_kernel_global_wrapper_stencil_BANK_14
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 4] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 4] -> hw_kernel_global_wrapper_stencil_BANK_14[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 4] -> [20 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_14[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_14[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_14[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_14[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_14[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20

	aff : { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
	div dim: 0
getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_14[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
Global range: { hw_kernel_global_wrapper_stencil_BANK_14[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
remove dimension: {4, 3}
remove dimension: {4, 3}
Sorted ops: {op_hcompute_conv_stencil_5, op_hcompute_hw_kernel_global_wrapper_stencil}
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_14[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    reduce_map: { hw_kernel_global_wrapper_stencil_BANK_14[d0, d1] -> hw_kernel_global_wrapper_stencil_BANK_14[3d0 + d1] }
  Dim: 2
    Schedule dom range: 3, current_level_stride : 896, up_level_stride : 2688
    Address dom range: 3, current_level_stride : 1, up_level_stride : 3
  Dim: 3
    Schedule dom range: 28, current_level_stride : 32, up_level_stride : 896
    Address dom range: 28, current_level_stride : 0, up_level_stride : 1
  Dim: 4
    Schedule dom range: 28, current_level_stride : 1, up_level_stride : 32
    Address dom range: 28, current_level_stride : 0, up_level_stride : 0
Find dim: 4 pad = 4
span range: 3, up_level_stride : 3
span range: 0, up_level_stride : 1
span range: 0, up_level_stride : 0
span range: 2688, up_level_stride : 2688
span range: 896, up_level_stride : 896
span range: 32, up_level_stride : 32
	access map merge pair: {{2, 3} , {0, 1} }
	schedule merge pair: {{2, 3} , {1, 2} , {0, 1} }
merge pair: {2, 3} , {2, 3} 
access map: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_14[3conv_s1_r_y + conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 31 }
merge pair: {0, 1} , {1, 2} 
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_conv_stencil_5[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_14[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 31 }
  After Merge: 
    schedule: { op_hcompute_conv_stencil_5[0, i1, i2] -> [7204 + 896i1 + i2] : 0 <= i1 <= 8 and 0 <= i2 <= 895 }
"dimensionality",3,0
"cycle_starting_addr",7204,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",9,0
"cycle_stride_1",896,0
"extent_0",896,0
"cycle_stride_0",1,0
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",1,0
"read_data_stride_0",0,0
	Read map: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_14[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_14[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> [20 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    reduce_map: { hw_kernel_global_wrapper_stencil_BANK_14[d0, d1] -> hw_kernel_global_wrapper_stencil_BANK_14[3d0 + d1] }
    1d acc map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_14[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
  Dim: 2
    Schedule dom range: 3, current_level_stride : 24, up_level_stride : 72
    Address dom range: 3, current_level_stride : 1, up_level_stride : 3
span range: 3, up_level_stride : 3
span range: 72, up_level_stride : 72
	access map merge pair: {{0, 1} }
	schedule merge pair: {{0, 1} }
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_14[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
  After Merge: 
    schedule: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1] -> [20 + 24i1] : i1 <= 8 and 24i1 >= -23 }
"dimensionality",2,0
"cycle_starting_addr",20,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",9,0
"cycle_stride_0",24,0
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Write map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_14[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
{"in2regfile_0":{"cycle_starting_addr":[20],"cycle_stride":[24],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,896],"dimensionality":2,"extent":[896,9],"read_data_starting_addr":[0],"read_data_stride":[0,1]}}
Add pond node with input_num = 1, output_num = 1
Config mode: pond
Generating Verilog Testing Collateral for: ub_hw_kernel_global_wrapper_stencil_BANK_14
Module: cgralib.Pond_amber(ID:_U25, num_inputs:1, num_outputs:1, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_pond_0':BitIn[16], 'data_out_pond_0':Bit[16], 'valid_out_pond':Bit, 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Pond_amber__ID_U25__num_inputs1__num_outputs1__width16
CGPL level :0
impl inputs: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
impl outpts: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57}
rddom: { hw_kernel_global_wrapper_stencil[a_0, a_1, a_2 = 0, a_3] : (a_3) mod 8 = 5 and 0 <= a_0 <= 2 and 0 <= a_1 <= 2 and 0 <= a_3 <= 7 }
ls = { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] }
v = 0
--- hw_kernel_global_wrapper_stencil_BANK_15
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 5] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 5] -> hw_kernel_global_wrapper_stencil_BANK_15[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 0, 5] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 5] -> [5 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_15[0, 0, 0, 5] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_15[2, 2, 0, 5] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_15[conv_s1_r_y, conv_s1_r_x, 0, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_15[0, 0, 0, 5] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_15[2, 2, 0, 5] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57

    cons rem: {3, 2}
    prod rem: {3, 2}
    its: {3, 2}
    Dim:3 will be project out: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_15[conv_s1_r_y, conv_s1_r_x, 0, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:3 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 5] -> hw_kernel_global_wrapper_stencil_BANK_15[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 0, 5] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    Dim:2 will be project out: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_15[conv_s1_r_y, conv_s1_r_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:2 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 5] -> hw_kernel_global_wrapper_stencil_BANK_15[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
after ubuffer regen: --- hw_kernel_global_wrapper_stencil_BANK_15
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 5] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 5] -> hw_kernel_global_wrapper_stencil_BANK_15[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 5] -> [5 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_15[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_15[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_15[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_15[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_15[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57

addr need tight: {}
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 5] -> hw_kernel_global_wrapper_stencil_BANK_15[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 5] -> hw_kernel_global_wrapper_stencil_BANK_15[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 5] -> [5 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 5] -> [5 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_15[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_15[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }

	UBuffer after address tighten--- hw_kernel_global_wrapper_stencil_BANK_15
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 5] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 5] -> hw_kernel_global_wrapper_stencil_BANK_15[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 5] -> [5 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_15[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_15[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_15[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_15[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_15[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57

getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_15[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
Generate config for register file!

	UBuffer after cgpl optimization--- hw_kernel_global_wrapper_stencil_BANK_15
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 5] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 5] -> hw_kernel_global_wrapper_stencil_BANK_15[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 5] -> [5 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_15[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_15[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_15[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_15[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_15[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57

	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
	div dim: 0
getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_15[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
Global range: { hw_kernel_global_wrapper_stencil_BANK_15[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
remove dimension: {4, 3}
remove dimension: {4, 3}
Sorted ops: {op_hcompute_conv_stencil_3, op_hcompute_hw_kernel_global_wrapper_stencil}
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_15[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    reduce_map: { hw_kernel_global_wrapper_stencil_BANK_15[d0, d1] -> hw_kernel_global_wrapper_stencil_BANK_15[3d0 + d1] }
  Dim: 2
    Schedule dom range: 3, current_level_stride : 896, up_level_stride : 2688
    Address dom range: 3, current_level_stride : 1, up_level_stride : 3
  Dim: 3
    Schedule dom range: 28, current_level_stride : 32, up_level_stride : 896
    Address dom range: 28, current_level_stride : 0, up_level_stride : 1
  Dim: 4
    Schedule dom range: 28, current_level_stride : 1, up_level_stride : 32
    Address dom range: 28, current_level_stride : 0, up_level_stride : 0
Find dim: 4 pad = 4
span range: 3, up_level_stride : 3
span range: 0, up_level_stride : 1
span range: 0, up_level_stride : 0
span range: 2688, up_level_stride : 2688
span range: 896, up_level_stride : 896
span range: 32, up_level_stride : 32
	access map merge pair: {{2, 3} , {0, 1} }
	schedule merge pair: {{2, 3} , {1, 2} , {0, 1} }
merge pair: {2, 3} , {2, 3} 
access map: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_15[3conv_s1_r_y + conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 31 }
merge pair: {0, 1} , {1, 2} 
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_conv_stencil_3[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_15[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 31 }
  After Merge: 
    schedule: { op_hcompute_conv_stencil_3[0, i1, i2] -> [7204 + 896i1 + i2] : 0 <= i1 <= 8 and 0 <= i2 <= 895 }
"dimensionality",3,0
"cycle_starting_addr",7204,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",9,0
"cycle_stride_1",896,0
"extent_0",896,0
"cycle_stride_0",1,0
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",1,0
"read_data_stride_0",0,0
	Read map: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_15[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_15[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> [5 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    reduce_map: { hw_kernel_global_wrapper_stencil_BANK_15[d0, d1] -> hw_kernel_global_wrapper_stencil_BANK_15[3d0 + d1] }
    1d acc map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_15[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
  Dim: 2
    Schedule dom range: 3, current_level_stride : 24, up_level_stride : 72
    Address dom range: 3, current_level_stride : 1, up_level_stride : 3
span range: 3, up_level_stride : 3
span range: 72, up_level_stride : 72
	access map merge pair: {{0, 1} }
	schedule merge pair: {{0, 1} }
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_15[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
  After Merge: 
    schedule: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1] -> [5 + 24i1] : i1 <= 8 and 24i1 >= -23 }
"dimensionality",2,0
"cycle_starting_addr",5,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",9,0
"cycle_stride_0",24,0
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Write map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_15[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
{"in2regfile_0":{"cycle_starting_addr":[5],"cycle_stride":[24],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,896],"dimensionality":2,"extent":[896,9],"read_data_starting_addr":[0],"read_data_stride":[0,1]}}
Add pond node with input_num = 1, output_num = 1
Config mode: pond
Generating Verilog Testing Collateral for: ub_hw_kernel_global_wrapper_stencil_BANK_15
Module: cgralib.Pond_amber(ID:_U26, num_inputs:1, num_outputs:1, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_pond_0':BitIn[16], 'data_out_pond_0':Bit[16], 'valid_out_pond':Bit, 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Pond_amber__ID_U26__num_inputs1__num_outputs1__width16
CGPL level :0
impl inputs: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
impl outpts: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38}
rddom: { hw_kernel_global_wrapper_stencil[a_0, a_1, a_2 = 1, a_3] : (a_3) mod 8 = 5 and 0 <= a_0 <= 2 and 0 <= a_1 <= 2 and 0 <= a_3 <= 7 }
ls = { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] }
v = 0
--- hw_kernel_global_wrapper_stencil_BANK_16
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 5] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 5] -> hw_kernel_global_wrapper_stencil_BANK_16[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 1, 5] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 5] -> [13 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_16[0, 0, 1, 5] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_16[2, 2, 1, 5] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_16[conv_s1_r_y, conv_s1_r_x, 1, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_16[0, 0, 1, 5] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_16[2, 2, 1, 5] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38

    cons rem: {3, 2}
    prod rem: {3, 2}
    its: {3, 2}
    Dim:3 will be project out: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_16[conv_s1_r_y, conv_s1_r_x, 1, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:3 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 5] -> hw_kernel_global_wrapper_stencil_BANK_16[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 1, 5] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    Dim:2 will be project out: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_16[conv_s1_r_y, conv_s1_r_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:2 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 5] -> hw_kernel_global_wrapper_stencil_BANK_16[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 1] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
after ubuffer regen: --- hw_kernel_global_wrapper_stencil_BANK_16
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 5] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 5] -> hw_kernel_global_wrapper_stencil_BANK_16[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 5] -> [13 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_16[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_16[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_16[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_16[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_16[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38

addr need tight: {}
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 5] -> hw_kernel_global_wrapper_stencil_BANK_16[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 5] -> hw_kernel_global_wrapper_stencil_BANK_16[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 5] -> [13 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 5] -> [13 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_16[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_16[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }

	UBuffer after address tighten--- hw_kernel_global_wrapper_stencil_BANK_16
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 5] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 5] -> hw_kernel_global_wrapper_stencil_BANK_16[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 5] -> [13 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_16[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_16[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_16[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_16[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_16[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38

getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_16[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
Generate config for register file!

	UBuffer after cgpl optimization--- hw_kernel_global_wrapper_stencil_BANK_16
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 5] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 5] -> hw_kernel_global_wrapper_stencil_BANK_16[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 5] -> [13 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_16[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_16[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_16[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_16[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_16[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38

	aff : { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
	div dim: 0
getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_16[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
Global range: { hw_kernel_global_wrapper_stencil_BANK_16[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
remove dimension: {4, 3}
remove dimension: {4, 3}
Sorted ops: {op_hcompute_conv_stencil_4, op_hcompute_hw_kernel_global_wrapper_stencil}
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_16[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    reduce_map: { hw_kernel_global_wrapper_stencil_BANK_16[d0, d1] -> hw_kernel_global_wrapper_stencil_BANK_16[3d0 + d1] }
  Dim: 2
    Schedule dom range: 3, current_level_stride : 896, up_level_stride : 2688
    Address dom range: 3, current_level_stride : 1, up_level_stride : 3
  Dim: 3
    Schedule dom range: 28, current_level_stride : 32, up_level_stride : 896
    Address dom range: 28, current_level_stride : 0, up_level_stride : 1
  Dim: 4
    Schedule dom range: 28, current_level_stride : 1, up_level_stride : 32
    Address dom range: 28, current_level_stride : 0, up_level_stride : 0
Find dim: 4 pad = 4
span range: 3, up_level_stride : 3
span range: 0, up_level_stride : 1
span range: 0, up_level_stride : 0
span range: 2688, up_level_stride : 2688
span range: 896, up_level_stride : 896
span range: 32, up_level_stride : 32
	access map merge pair: {{2, 3} , {0, 1} }
	schedule merge pair: {{2, 3} , {1, 2} , {0, 1} }
merge pair: {2, 3} , {2, 3} 
access map: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_16[3conv_s1_r_y + conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 31 }
merge pair: {0, 1} , {1, 2} 
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_conv_stencil_4[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_16[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 31 }
  After Merge: 
    schedule: { op_hcompute_conv_stencil_4[0, i1, i2] -> [7204 + 896i1 + i2] : 0 <= i1 <= 8 and 0 <= i2 <= 895 }
"dimensionality",3,0
"cycle_starting_addr",7204,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",9,0
"cycle_stride_1",896,0
"extent_0",896,0
"cycle_stride_0",1,0
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",1,0
"read_data_stride_0",0,0
	Read map: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_16[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_16[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> [13 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    reduce_map: { hw_kernel_global_wrapper_stencil_BANK_16[d0, d1] -> hw_kernel_global_wrapper_stencil_BANK_16[3d0 + d1] }
    1d acc map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_16[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
  Dim: 2
    Schedule dom range: 3, current_level_stride : 24, up_level_stride : 72
    Address dom range: 3, current_level_stride : 1, up_level_stride : 3
span range: 3, up_level_stride : 3
span range: 72, up_level_stride : 72
	access map merge pair: {{0, 1} }
	schedule merge pair: {{0, 1} }
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_16[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
  After Merge: 
    schedule: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1] -> [13 + 24i1] : i1 <= 8 and 24i1 >= -23 }
"dimensionality",2,0
"cycle_starting_addr",13,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",9,0
"cycle_stride_0",24,0
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Write map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_16[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
{"in2regfile_0":{"cycle_starting_addr":[13],"cycle_stride":[24],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,896],"dimensionality":2,"extent":[896,9],"read_data_starting_addr":[0],"read_data_stride":[0,1]}}
Add pond node with input_num = 1, output_num = 1
Config mode: pond
Generating Verilog Testing Collateral for: ub_hw_kernel_global_wrapper_stencil_BANK_16
Module: cgralib.Pond_amber(ID:_U27, num_inputs:1, num_outputs:1, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_pond_0':BitIn[16], 'data_out_pond_0':Bit[16], 'valid_out_pond':Bit, 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Pond_amber__ID_U27__num_inputs1__num_outputs1__width16
CGPL level :0
impl inputs: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
impl outpts: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21}
rddom: { hw_kernel_global_wrapper_stencil[a_0, a_1, a_2 = 2, a_3] : (a_3) mod 8 = 5 and 0 <= a_0 <= 2 and 0 <= a_1 <= 2 and 0 <= a_3 <= 7 }
ls = { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] }
v = 0
--- hw_kernel_global_wrapper_stencil_BANK_17
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 5] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 5] -> hw_kernel_global_wrapper_stencil_BANK_17[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 2, 5] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 5] -> [21 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_17[0, 0, 2, 5] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_17[2, 2, 2, 5] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_17[conv_s1_r_y, conv_s1_r_x, 2, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_17[0, 0, 2, 5] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_17[2, 2, 2, 5] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21

    cons rem: {3, 2}
    prod rem: {3, 2}
    its: {3, 2}
    Dim:3 will be project out: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_17[conv_s1_r_y, conv_s1_r_x, 2, 5] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:3 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 5] -> hw_kernel_global_wrapper_stencil_BANK_17[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 2, 5] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    Dim:2 will be project out: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_17[conv_s1_r_y, conv_s1_r_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:2 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 5] -> hw_kernel_global_wrapper_stencil_BANK_17[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 2] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
after ubuffer regen: --- hw_kernel_global_wrapper_stencil_BANK_17
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 5] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 5] -> hw_kernel_global_wrapper_stencil_BANK_17[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 5] -> [21 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_17[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_17[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_17[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_17[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_17[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21

addr need tight: {}
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 5] -> hw_kernel_global_wrapper_stencil_BANK_17[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 5] -> hw_kernel_global_wrapper_stencil_BANK_17[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 5] -> [21 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 5] -> [21 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_17[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_17[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }

	UBuffer after address tighten--- hw_kernel_global_wrapper_stencil_BANK_17
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 5] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 5] -> hw_kernel_global_wrapper_stencil_BANK_17[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 5] -> [21 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_17[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_17[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_17[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_17[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_17[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21

getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_17[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
Generate config for register file!

	UBuffer after cgpl optimization--- hw_kernel_global_wrapper_stencil_BANK_17
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 5] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 5] -> hw_kernel_global_wrapper_stencil_BANK_17[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 5] -> [21 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_17[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_17[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_17[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_17[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_17[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21

	aff : { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
	div dim: 0
getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_17[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
Global range: { hw_kernel_global_wrapper_stencil_BANK_17[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
remove dimension: {4, 3}
remove dimension: {4, 3}
Sorted ops: {op_hcompute_conv_stencil_5, op_hcompute_hw_kernel_global_wrapper_stencil}
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_17[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    reduce_map: { hw_kernel_global_wrapper_stencil_BANK_17[d0, d1] -> hw_kernel_global_wrapper_stencil_BANK_17[3d0 + d1] }
  Dim: 2
    Schedule dom range: 3, current_level_stride : 896, up_level_stride : 2688
    Address dom range: 3, current_level_stride : 1, up_level_stride : 3
  Dim: 3
    Schedule dom range: 28, current_level_stride : 32, up_level_stride : 896
    Address dom range: 28, current_level_stride : 0, up_level_stride : 1
  Dim: 4
    Schedule dom range: 28, current_level_stride : 1, up_level_stride : 32
    Address dom range: 28, current_level_stride : 0, up_level_stride : 0
Find dim: 4 pad = 4
span range: 3, up_level_stride : 3
span range: 0, up_level_stride : 1
span range: 0, up_level_stride : 0
span range: 2688, up_level_stride : 2688
span range: 896, up_level_stride : 896
span range: 32, up_level_stride : 32
	access map merge pair: {{2, 3} , {0, 1} }
	schedule merge pair: {{2, 3} , {1, 2} , {0, 1} }
merge pair: {2, 3} , {2, 3} 
access map: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_17[3conv_s1_r_y + conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 31 }
merge pair: {0, 1} , {1, 2} 
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_conv_stencil_5[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_17[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 31 }
  After Merge: 
    schedule: { op_hcompute_conv_stencil_5[0, i1, i2] -> [7204 + 896i1 + i2] : 0 <= i1 <= 8 and 0 <= i2 <= 895 }
"dimensionality",3,0
"cycle_starting_addr",7204,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",9,0
"cycle_stride_1",896,0
"extent_0",896,0
"cycle_stride_0",1,0
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",1,0
"read_data_stride_0",0,0
	Read map: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_17[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_17[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> [21 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    reduce_map: { hw_kernel_global_wrapper_stencil_BANK_17[d0, d1] -> hw_kernel_global_wrapper_stencil_BANK_17[3d0 + d1] }
    1d acc map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_17[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
  Dim: 2
    Schedule dom range: 3, current_level_stride : 24, up_level_stride : 72
    Address dom range: 3, current_level_stride : 1, up_level_stride : 3
span range: 3, up_level_stride : 3
span range: 72, up_level_stride : 72
	access map merge pair: {{0, 1} }
	schedule merge pair: {{0, 1} }
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_17[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
  After Merge: 
    schedule: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1] -> [21 + 24i1] : i1 <= 8 and 24i1 >= -23 }
"dimensionality",2,0
"cycle_starting_addr",21,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",9,0
"cycle_stride_0",24,0
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Write map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_17[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
{"in2regfile_0":{"cycle_starting_addr":[21],"cycle_stride":[24],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,896],"dimensionality":2,"extent":[896,9],"read_data_starting_addr":[0],"read_data_stride":[0,1]}}
Add pond node with input_num = 1, output_num = 1
Config mode: pond
Generating Verilog Testing Collateral for: ub_hw_kernel_global_wrapper_stencil_BANK_17
Module: cgralib.Pond_amber(ID:_U28, num_inputs:1, num_outputs:1, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_pond_0':BitIn[16], 'data_out_pond_0':Bit[16], 'valid_out_pond':Bit, 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Pond_amber__ID_U28__num_inputs1__num_outputs1__width16
CGPL level :0
impl inputs: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
impl outpts: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59}
rddom: { hw_kernel_global_wrapper_stencil[a_0, a_1, a_2 = 0, a_3] : (a_3) mod 8 = 6 and 0 <= a_0 <= 2 and 0 <= a_1 <= 2 and 0 <= a_3 <= 7 }
ls = { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] }
v = 0
--- hw_kernel_global_wrapper_stencil_BANK_18
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 6] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 6] -> hw_kernel_global_wrapper_stencil_BANK_18[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 0, 6] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 6] -> [6 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_18[0, 0, 0, 6] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_18[2, 2, 0, 6] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_18[conv_s1_r_y, conv_s1_r_x, 0, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_18[0, 0, 0, 6] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_18[2, 2, 0, 6] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59

    cons rem: {3, 2}
    prod rem: {3, 2}
    its: {3, 2}
    Dim:3 will be project out: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_18[conv_s1_r_y, conv_s1_r_x, 0, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:3 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 6] -> hw_kernel_global_wrapper_stencil_BANK_18[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 0, 6] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    Dim:2 will be project out: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_18[conv_s1_r_y, conv_s1_r_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:2 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 6] -> hw_kernel_global_wrapper_stencil_BANK_18[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
after ubuffer regen: --- hw_kernel_global_wrapper_stencil_BANK_18
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 6] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 6] -> hw_kernel_global_wrapper_stencil_BANK_18[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 6] -> [6 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_18[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_18[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_18[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_18[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_18[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59

addr need tight: {}
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 6] -> hw_kernel_global_wrapper_stencil_BANK_18[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 6] -> hw_kernel_global_wrapper_stencil_BANK_18[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 6] -> [6 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 6] -> [6 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_18[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_18[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }

	UBuffer after address tighten--- hw_kernel_global_wrapper_stencil_BANK_18
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 6] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 6] -> hw_kernel_global_wrapper_stencil_BANK_18[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 6] -> [6 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_18[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_18[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_18[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_18[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_18[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59

getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_18[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
Generate config for register file!

	UBuffer after cgpl optimization--- hw_kernel_global_wrapper_stencil_BANK_18
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 6] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 6] -> hw_kernel_global_wrapper_stencil_BANK_18[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 6] -> [6 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_18[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_18[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_18[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_18[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_18[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59

	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
	div dim: 0
getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_18[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
Global range: { hw_kernel_global_wrapper_stencil_BANK_18[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
remove dimension: {4, 3}
remove dimension: {4, 3}
Sorted ops: {op_hcompute_conv_stencil_3, op_hcompute_hw_kernel_global_wrapper_stencil}
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_18[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    reduce_map: { hw_kernel_global_wrapper_stencil_BANK_18[d0, d1] -> hw_kernel_global_wrapper_stencil_BANK_18[3d0 + d1] }
  Dim: 2
    Schedule dom range: 3, current_level_stride : 896, up_level_stride : 2688
    Address dom range: 3, current_level_stride : 1, up_level_stride : 3
  Dim: 3
    Schedule dom range: 28, current_level_stride : 32, up_level_stride : 896
    Address dom range: 28, current_level_stride : 0, up_level_stride : 1
  Dim: 4
    Schedule dom range: 28, current_level_stride : 1, up_level_stride : 32
    Address dom range: 28, current_level_stride : 0, up_level_stride : 0
Find dim: 4 pad = 4
span range: 3, up_level_stride : 3
span range: 0, up_level_stride : 1
span range: 0, up_level_stride : 0
span range: 2688, up_level_stride : 2688
span range: 896, up_level_stride : 896
span range: 32, up_level_stride : 32
	access map merge pair: {{2, 3} , {0, 1} }
	schedule merge pair: {{2, 3} , {1, 2} , {0, 1} }
merge pair: {2, 3} , {2, 3} 
access map: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_18[3conv_s1_r_y + conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 31 }
merge pair: {0, 1} , {1, 2} 
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_conv_stencil_3[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_18[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 31 }
  After Merge: 
    schedule: { op_hcompute_conv_stencil_3[0, i1, i2] -> [7204 + 896i1 + i2] : 0 <= i1 <= 8 and 0 <= i2 <= 895 }
"dimensionality",3,0
"cycle_starting_addr",7204,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",9,0
"cycle_stride_1",896,0
"extent_0",896,0
"cycle_stride_0",1,0
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",1,0
"read_data_stride_0",0,0
	Read map: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_18[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_18[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> [6 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    reduce_map: { hw_kernel_global_wrapper_stencil_BANK_18[d0, d1] -> hw_kernel_global_wrapper_stencil_BANK_18[3d0 + d1] }
    1d acc map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_18[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
  Dim: 2
    Schedule dom range: 3, current_level_stride : 24, up_level_stride : 72
    Address dom range: 3, current_level_stride : 1, up_level_stride : 3
span range: 3, up_level_stride : 3
span range: 72, up_level_stride : 72
	access map merge pair: {{0, 1} }
	schedule merge pair: {{0, 1} }
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_18[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
  After Merge: 
    schedule: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1] -> [6 + 24i1] : i1 <= 8 and 24i1 >= -23 }
"dimensionality",2,0
"cycle_starting_addr",6,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",9,0
"cycle_stride_0",24,0
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Write map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_18[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
{"in2regfile_0":{"cycle_starting_addr":[6],"cycle_stride":[24],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,896],"dimensionality":2,"extent":[896,9],"read_data_starting_addr":[0],"read_data_stride":[0,1]}}
Add pond node with input_num = 1, output_num = 1
Config mode: pond
Generating Verilog Testing Collateral for: ub_hw_kernel_global_wrapper_stencil_BANK_18
Module: cgralib.Pond_amber(ID:_U29, num_inputs:1, num_outputs:1, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_pond_0':BitIn[16], 'data_out_pond_0':Bit[16], 'valid_out_pond':Bit, 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Pond_amber__ID_U29__num_inputs1__num_outputs1__width16
CGPL level :0
impl inputs: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
impl outpts: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40}
rddom: { hw_kernel_global_wrapper_stencil[a_0, a_1, a_2 = 1, a_3] : (a_3) mod 8 = 6 and 0 <= a_0 <= 2 and 0 <= a_1 <= 2 and 0 <= a_3 <= 7 }
ls = { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] }
v = 0
--- hw_kernel_global_wrapper_stencil_BANK_19
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 6] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 6] -> hw_kernel_global_wrapper_stencil_BANK_19[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 1, 6] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 6] -> [14 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_19[0, 0, 1, 6] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_19[2, 2, 1, 6] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_19[conv_s1_r_y, conv_s1_r_x, 1, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_19[0, 0, 1, 6] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_19[2, 2, 1, 6] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40

    cons rem: {3, 2}
    prod rem: {3, 2}
    its: {3, 2}
    Dim:3 will be project out: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_19[conv_s1_r_y, conv_s1_r_x, 1, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:3 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 6] -> hw_kernel_global_wrapper_stencil_BANK_19[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 1, 6] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    Dim:2 will be project out: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_19[conv_s1_r_y, conv_s1_r_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:2 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 6] -> hw_kernel_global_wrapper_stencil_BANK_19[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 1] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
after ubuffer regen: --- hw_kernel_global_wrapper_stencil_BANK_19
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 6] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 6] -> hw_kernel_global_wrapper_stencil_BANK_19[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 6] -> [14 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_19[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_19[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_19[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_19[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_19[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40

addr need tight: {}
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 6] -> hw_kernel_global_wrapper_stencil_BANK_19[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 6] -> hw_kernel_global_wrapper_stencil_BANK_19[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 6] -> [14 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 6] -> [14 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_19[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_19[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }

	UBuffer after address tighten--- hw_kernel_global_wrapper_stencil_BANK_19
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 6] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 6] -> hw_kernel_global_wrapper_stencil_BANK_19[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 6] -> [14 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_19[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_19[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_19[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_19[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_19[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40

getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_19[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
Generate config for register file!

	UBuffer after cgpl optimization--- hw_kernel_global_wrapper_stencil_BANK_19
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 6] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 6] -> hw_kernel_global_wrapper_stencil_BANK_19[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 6] -> [14 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_19[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_19[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_19[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_19[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_19[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40

	aff : { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
	div dim: 0
getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_19[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
Global range: { hw_kernel_global_wrapper_stencil_BANK_19[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
remove dimension: {4, 3}
remove dimension: {4, 3}
Sorted ops: {op_hcompute_conv_stencil_4, op_hcompute_hw_kernel_global_wrapper_stencil}
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_19[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    reduce_map: { hw_kernel_global_wrapper_stencil_BANK_19[d0, d1] -> hw_kernel_global_wrapper_stencil_BANK_19[3d0 + d1] }
  Dim: 2
    Schedule dom range: 3, current_level_stride : 896, up_level_stride : 2688
    Address dom range: 3, current_level_stride : 1, up_level_stride : 3
  Dim: 3
    Schedule dom range: 28, current_level_stride : 32, up_level_stride : 896
    Address dom range: 28, current_level_stride : 0, up_level_stride : 1
  Dim: 4
    Schedule dom range: 28, current_level_stride : 1, up_level_stride : 32
    Address dom range: 28, current_level_stride : 0, up_level_stride : 0
Find dim: 4 pad = 4
span range: 3, up_level_stride : 3
span range: 0, up_level_stride : 1
span range: 0, up_level_stride : 0
span range: 2688, up_level_stride : 2688
span range: 896, up_level_stride : 896
span range: 32, up_level_stride : 32
	access map merge pair: {{2, 3} , {0, 1} }
	schedule merge pair: {{2, 3} , {1, 2} , {0, 1} }
merge pair: {2, 3} , {2, 3} 
access map: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_19[3conv_s1_r_y + conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 31 }
merge pair: {0, 1} , {1, 2} 
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_conv_stencil_4[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_19[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 31 }
  After Merge: 
    schedule: { op_hcompute_conv_stencil_4[0, i1, i2] -> [7204 + 896i1 + i2] : 0 <= i1 <= 8 and 0 <= i2 <= 895 }
"dimensionality",3,0
"cycle_starting_addr",7204,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",9,0
"cycle_stride_1",896,0
"extent_0",896,0
"cycle_stride_0",1,0
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",1,0
"read_data_stride_0",0,0
	Read map: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_19[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_19[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> [14 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    reduce_map: { hw_kernel_global_wrapper_stencil_BANK_19[d0, d1] -> hw_kernel_global_wrapper_stencil_BANK_19[3d0 + d1] }
    1d acc map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_19[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
  Dim: 2
    Schedule dom range: 3, current_level_stride : 24, up_level_stride : 72
    Address dom range: 3, current_level_stride : 1, up_level_stride : 3
span range: 3, up_level_stride : 3
span range: 72, up_level_stride : 72
	access map merge pair: {{0, 1} }
	schedule merge pair: {{0, 1} }
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_19[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
  After Merge: 
    schedule: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1] -> [14 + 24i1] : i1 <= 8 and 24i1 >= -23 }
"dimensionality",2,0
"cycle_starting_addr",14,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",9,0
"cycle_stride_0",24,0
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Write map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_19[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
{"in2regfile_0":{"cycle_starting_addr":[14],"cycle_stride":[24],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,896],"dimensionality":2,"extent":[896,9],"read_data_starting_addr":[0],"read_data_stride":[0,1]}}
Add pond node with input_num = 1, output_num = 1
Config mode: pond
Generating Verilog Testing Collateral for: ub_hw_kernel_global_wrapper_stencil_BANK_19
Module: cgralib.Pond_amber(ID:_U30, num_inputs:1, num_outputs:1, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_pond_0':BitIn[16], 'data_out_pond_0':Bit[16], 'valid_out_pond':Bit, 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Pond_amber__ID_U30__num_inputs1__num_outputs1__width16
CGPL level :0
impl inputs: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
impl outpts: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23}
rddom: { hw_kernel_global_wrapper_stencil[a_0, a_1, a_2 = 2, a_3] : (a_3) mod 8 = 6 and 0 <= a_0 <= 2 and 0 <= a_1 <= 2 and 0 <= a_3 <= 7 }
ls = { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] }
v = 0
--- hw_kernel_global_wrapper_stencil_BANK_20
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 6] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 6] -> hw_kernel_global_wrapper_stencil_BANK_20[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 2, 6] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 6] -> [22 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_20[0, 0, 2, 6] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_20[2, 2, 2, 6] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_20[conv_s1_r_y, conv_s1_r_x, 2, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_20[0, 0, 2, 6] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_20[2, 2, 2, 6] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23

    cons rem: {3, 2}
    prod rem: {3, 2}
    its: {3, 2}
    Dim:3 will be project out: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_20[conv_s1_r_y, conv_s1_r_x, 2, 6] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:3 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 6] -> hw_kernel_global_wrapper_stencil_BANK_20[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 2, 6] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    Dim:2 will be project out: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_20[conv_s1_r_y, conv_s1_r_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:2 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 6] -> hw_kernel_global_wrapper_stencil_BANK_20[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 2] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
after ubuffer regen: --- hw_kernel_global_wrapper_stencil_BANK_20
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 6] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 6] -> hw_kernel_global_wrapper_stencil_BANK_20[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 6] -> [22 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_20[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_20[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_20[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_20[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_20[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23

addr need tight: {}
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 6] -> hw_kernel_global_wrapper_stencil_BANK_20[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 6] -> hw_kernel_global_wrapper_stencil_BANK_20[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 6] -> [22 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 6] -> [22 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_20[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_20[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }

	UBuffer after address tighten--- hw_kernel_global_wrapper_stencil_BANK_20
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 6] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 6] -> hw_kernel_global_wrapper_stencil_BANK_20[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 6] -> [22 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_20[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_20[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_20[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_20[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_20[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23

getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_20[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
Generate config for register file!

	UBuffer after cgpl optimization--- hw_kernel_global_wrapper_stencil_BANK_20
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 6] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 6] -> hw_kernel_global_wrapper_stencil_BANK_20[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 6] -> [22 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_20[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_20[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_20[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_20[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_20[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23

	aff : { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
	div dim: 0
getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_20[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
Global range: { hw_kernel_global_wrapper_stencil_BANK_20[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
remove dimension: {4, 3}
remove dimension: {4, 3}
Sorted ops: {op_hcompute_conv_stencil_5, op_hcompute_hw_kernel_global_wrapper_stencil}
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_20[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    reduce_map: { hw_kernel_global_wrapper_stencil_BANK_20[d0, d1] -> hw_kernel_global_wrapper_stencil_BANK_20[3d0 + d1] }
  Dim: 2
    Schedule dom range: 3, current_level_stride : 896, up_level_stride : 2688
    Address dom range: 3, current_level_stride : 1, up_level_stride : 3
  Dim: 3
    Schedule dom range: 28, current_level_stride : 32, up_level_stride : 896
    Address dom range: 28, current_level_stride : 0, up_level_stride : 1
  Dim: 4
    Schedule dom range: 28, current_level_stride : 1, up_level_stride : 32
    Address dom range: 28, current_level_stride : 0, up_level_stride : 0
Find dim: 4 pad = 4
span range: 3, up_level_stride : 3
span range: 0, up_level_stride : 1
span range: 0, up_level_stride : 0
span range: 2688, up_level_stride : 2688
span range: 896, up_level_stride : 896
span range: 32, up_level_stride : 32
	access map merge pair: {{2, 3} , {0, 1} }
	schedule merge pair: {{2, 3} , {1, 2} , {0, 1} }
merge pair: {2, 3} , {2, 3} 
access map: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_20[3conv_s1_r_y + conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 31 }
merge pair: {0, 1} , {1, 2} 
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_conv_stencil_5[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_20[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 31 }
  After Merge: 
    schedule: { op_hcompute_conv_stencil_5[0, i1, i2] -> [7204 + 896i1 + i2] : 0 <= i1 <= 8 and 0 <= i2 <= 895 }
"dimensionality",3,0
"cycle_starting_addr",7204,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",9,0
"cycle_stride_1",896,0
"extent_0",896,0
"cycle_stride_0",1,0
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",1,0
"read_data_stride_0",0,0
	Read map: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_20[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_20[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> [22 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    reduce_map: { hw_kernel_global_wrapper_stencil_BANK_20[d0, d1] -> hw_kernel_global_wrapper_stencil_BANK_20[3d0 + d1] }
    1d acc map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_20[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
  Dim: 2
    Schedule dom range: 3, current_level_stride : 24, up_level_stride : 72
    Address dom range: 3, current_level_stride : 1, up_level_stride : 3
span range: 3, up_level_stride : 3
span range: 72, up_level_stride : 72
	access map merge pair: {{0, 1} }
	schedule merge pair: {{0, 1} }
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_20[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
  After Merge: 
    schedule: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1] -> [22 + 24i1] : i1 <= 8 and 24i1 >= -23 }
"dimensionality",2,0
"cycle_starting_addr",22,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",9,0
"cycle_stride_0",24,0
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Write map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_20[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
{"in2regfile_0":{"cycle_starting_addr":[22],"cycle_stride":[24],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,896],"dimensionality":2,"extent":[896,9],"read_data_starting_addr":[0],"read_data_stride":[0,1]}}
Add pond node with input_num = 1, output_num = 1
Config mode: pond
Generating Verilog Testing Collateral for: ub_hw_kernel_global_wrapper_stencil_BANK_20
Module: cgralib.Pond_amber(ID:_U31, num_inputs:1, num_outputs:1, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_pond_0':BitIn[16], 'data_out_pond_0':Bit[16], 'valid_out_pond':Bit, 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Pond_amber__ID_U31__num_inputs1__num_outputs1__width16
CGPL level :0
impl inputs: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
impl outpts: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58}
rddom: { hw_kernel_global_wrapper_stencil[a_0, a_1, a_2 = 0, a_3] : (a_3) mod 8 = 7 and 0 <= a_0 <= 2 and 0 <= a_1 <= 2 and 0 <= a_3 <= 7 }
ls = { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] }
v = 0
--- hw_kernel_global_wrapper_stencil_BANK_21
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 7] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 7] -> hw_kernel_global_wrapper_stencil_BANK_21[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 0, 7] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 7] -> [7 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_21[0, 0, 0, 7] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_21[2, 2, 0, 7] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_21[conv_s1_r_y, conv_s1_r_x, 0, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_21[0, 0, 0, 7] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_21[2, 2, 0, 7] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58

    cons rem: {3, 2}
    prod rem: {3, 2}
    its: {3, 2}
    Dim:3 will be project out: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_21[conv_s1_r_y, conv_s1_r_x, 0, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:3 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 7] -> hw_kernel_global_wrapper_stencil_BANK_21[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 0, 7] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    Dim:2 will be project out: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_21[conv_s1_r_y, conv_s1_r_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:2 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 7] -> hw_kernel_global_wrapper_stencil_BANK_21[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
after ubuffer regen: --- hw_kernel_global_wrapper_stencil_BANK_21
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 7] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 7] -> hw_kernel_global_wrapper_stencil_BANK_21[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 7] -> [7 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_21[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_21[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_21[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_21[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_21[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58

addr need tight: {}
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 7] -> hw_kernel_global_wrapper_stencil_BANK_21[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 7] -> hw_kernel_global_wrapper_stencil_BANK_21[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 7] -> [7 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 7] -> [7 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_21[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_21[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }

	UBuffer after address tighten--- hw_kernel_global_wrapper_stencil_BANK_21
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 7] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 7] -> hw_kernel_global_wrapper_stencil_BANK_21[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 7] -> [7 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_21[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_21[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_21[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_21[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_21[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58

getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_21[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
Generate config for register file!

	UBuffer after cgpl optimization--- hw_kernel_global_wrapper_stencil_BANK_21
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 7] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 7] -> hw_kernel_global_wrapper_stencil_BANK_21[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 7] -> [7 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_21[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_21[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_21[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_21[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_21[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58

	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
	div dim: 0
getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_21[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
Global range: { hw_kernel_global_wrapper_stencil_BANK_21[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
remove dimension: {4, 3}
remove dimension: {4, 3}
Sorted ops: {op_hcompute_conv_stencil_3, op_hcompute_hw_kernel_global_wrapper_stencil}
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_21[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    reduce_map: { hw_kernel_global_wrapper_stencil_BANK_21[d0, d1] -> hw_kernel_global_wrapper_stencil_BANK_21[3d0 + d1] }
  Dim: 2
    Schedule dom range: 3, current_level_stride : 896, up_level_stride : 2688
    Address dom range: 3, current_level_stride : 1, up_level_stride : 3
  Dim: 3
    Schedule dom range: 28, current_level_stride : 32, up_level_stride : 896
    Address dom range: 28, current_level_stride : 0, up_level_stride : 1
  Dim: 4
    Schedule dom range: 28, current_level_stride : 1, up_level_stride : 32
    Address dom range: 28, current_level_stride : 0, up_level_stride : 0
Find dim: 4 pad = 4
span range: 3, up_level_stride : 3
span range: 0, up_level_stride : 1
span range: 0, up_level_stride : 0
span range: 2688, up_level_stride : 2688
span range: 896, up_level_stride : 896
span range: 32, up_level_stride : 32
	access map merge pair: {{2, 3} , {0, 1} }
	schedule merge pair: {{2, 3} , {1, 2} , {0, 1} }
merge pair: {2, 3} , {2, 3} 
access map: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_21[3conv_s1_r_y + conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 31 }
merge pair: {0, 1} , {1, 2} 
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_conv_stencil_3[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_21[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 31 }
  After Merge: 
    schedule: { op_hcompute_conv_stencil_3[0, i1, i2] -> [7204 + 896i1 + i2] : 0 <= i1 <= 8 and 0 <= i2 <= 895 }
"dimensionality",3,0
"cycle_starting_addr",7204,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",9,0
"cycle_stride_1",896,0
"extent_0",896,0
"cycle_stride_0",1,0
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",1,0
"read_data_stride_0",0,0
	Read map: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_21[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_21[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> [7 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    reduce_map: { hw_kernel_global_wrapper_stencil_BANK_21[d0, d1] -> hw_kernel_global_wrapper_stencil_BANK_21[3d0 + d1] }
    1d acc map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_21[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
  Dim: 2
    Schedule dom range: 3, current_level_stride : 24, up_level_stride : 72
    Address dom range: 3, current_level_stride : 1, up_level_stride : 3
span range: 3, up_level_stride : 3
span range: 72, up_level_stride : 72
	access map merge pair: {{0, 1} }
	schedule merge pair: {{0, 1} }
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_21[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
  After Merge: 
    schedule: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1] -> [7 + 24i1] : i1 <= 8 and 24i1 >= -23 }
"dimensionality",2,0
"cycle_starting_addr",7,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",9,0
"cycle_stride_0",24,0
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Write map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_21[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
{"in2regfile_0":{"cycle_starting_addr":[7],"cycle_stride":[24],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,896],"dimensionality":2,"extent":[896,9],"read_data_starting_addr":[0],"read_data_stride":[0,1]}}
Add pond node with input_num = 1, output_num = 1
Config mode: pond
Generating Verilog Testing Collateral for: ub_hw_kernel_global_wrapper_stencil_BANK_21
Module: cgralib.Pond_amber(ID:_U32, num_inputs:1, num_outputs:1, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_pond_0':BitIn[16], 'data_out_pond_0':Bit[16], 'valid_out_pond':Bit, 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Pond_amber__ID_U32__num_inputs1__num_outputs1__width16
CGPL level :0
impl inputs: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
impl outpts: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39}
rddom: { hw_kernel_global_wrapper_stencil[a_0, a_1, a_2 = 1, a_3] : (a_3) mod 8 = 7 and 0 <= a_0 <= 2 and 0 <= a_1 <= 2 and 0 <= a_3 <= 7 }
ls = { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] }
v = 0
--- hw_kernel_global_wrapper_stencil_BANK_22
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 7] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 7] -> hw_kernel_global_wrapper_stencil_BANK_22[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 1, 7] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 7] -> [15 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_22[0, 0, 1, 7] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_22[2, 2, 1, 7] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_22[conv_s1_r_y, conv_s1_r_x, 1, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_22[0, 0, 1, 7] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_22[2, 2, 1, 7] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39

    cons rem: {3, 2}
    prod rem: {3, 2}
    its: {3, 2}
    Dim:3 will be project out: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_22[conv_s1_r_y, conv_s1_r_x, 1, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:3 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 7] -> hw_kernel_global_wrapper_stencil_BANK_22[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 1, 7] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    Dim:2 will be project out: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_22[conv_s1_r_y, conv_s1_r_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:2 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 7] -> hw_kernel_global_wrapper_stencil_BANK_22[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 1] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
after ubuffer regen: --- hw_kernel_global_wrapper_stencil_BANK_22
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 7] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 7] -> hw_kernel_global_wrapper_stencil_BANK_22[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 7] -> [15 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_22[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_22[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_22[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_22[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_22[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39

addr need tight: {}
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 7] -> hw_kernel_global_wrapper_stencil_BANK_22[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 7] -> hw_kernel_global_wrapper_stencil_BANK_22[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 7] -> [15 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 7] -> [15 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_22[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_22[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }

	UBuffer after address tighten--- hw_kernel_global_wrapper_stencil_BANK_22
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 7] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 7] -> hw_kernel_global_wrapper_stencil_BANK_22[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 7] -> [15 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_22[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_22[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_22[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_22[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_22[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39

getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_22[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
Generate config for register file!

	UBuffer after cgpl optimization--- hw_kernel_global_wrapper_stencil_BANK_22
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 7] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 7] -> hw_kernel_global_wrapper_stencil_BANK_22[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 7] -> [15 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_22[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_22[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_22[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_22[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_22[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39

	aff : { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
	div dim: 0
getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_22[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
Global range: { hw_kernel_global_wrapper_stencil_BANK_22[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
remove dimension: {4, 3}
remove dimension: {4, 3}
Sorted ops: {op_hcompute_conv_stencil_4, op_hcompute_hw_kernel_global_wrapper_stencil}
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_22[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    reduce_map: { hw_kernel_global_wrapper_stencil_BANK_22[d0, d1] -> hw_kernel_global_wrapper_stencil_BANK_22[3d0 + d1] }
  Dim: 2
    Schedule dom range: 3, current_level_stride : 896, up_level_stride : 2688
    Address dom range: 3, current_level_stride : 1, up_level_stride : 3
  Dim: 3
    Schedule dom range: 28, current_level_stride : 32, up_level_stride : 896
    Address dom range: 28, current_level_stride : 0, up_level_stride : 1
  Dim: 4
    Schedule dom range: 28, current_level_stride : 1, up_level_stride : 32
    Address dom range: 28, current_level_stride : 0, up_level_stride : 0
Find dim: 4 pad = 4
span range: 3, up_level_stride : 3
span range: 0, up_level_stride : 1
span range: 0, up_level_stride : 0
span range: 2688, up_level_stride : 2688
span range: 896, up_level_stride : 896
span range: 32, up_level_stride : 32
	access map merge pair: {{2, 3} , {0, 1} }
	schedule merge pair: {{2, 3} , {1, 2} , {0, 1} }
merge pair: {2, 3} , {2, 3} 
access map: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_22[3conv_s1_r_y + conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 31 }
merge pair: {0, 1} , {1, 2} 
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_conv_stencil_4[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_22[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 31 }
  After Merge: 
    schedule: { op_hcompute_conv_stencil_4[0, i1, i2] -> [7204 + 896i1 + i2] : 0 <= i1 <= 8 and 0 <= i2 <= 895 }
"dimensionality",3,0
"cycle_starting_addr",7204,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",9,0
"cycle_stride_1",896,0
"extent_0",896,0
"cycle_stride_0",1,0
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",1,0
"read_data_stride_0",0,0
	Read map: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_22[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_22[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> [15 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    reduce_map: { hw_kernel_global_wrapper_stencil_BANK_22[d0, d1] -> hw_kernel_global_wrapper_stencil_BANK_22[3d0 + d1] }
    1d acc map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_22[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
  Dim: 2
    Schedule dom range: 3, current_level_stride : 24, up_level_stride : 72
    Address dom range: 3, current_level_stride : 1, up_level_stride : 3
span range: 3, up_level_stride : 3
span range: 72, up_level_stride : 72
	access map merge pair: {{0, 1} }
	schedule merge pair: {{0, 1} }
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_22[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
  After Merge: 
    schedule: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1] -> [15 + 24i1] : i1 <= 8 and 24i1 >= -23 }
"dimensionality",2,0
"cycle_starting_addr",15,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",9,0
"cycle_stride_0",24,0
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Write map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_22[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
{"in2regfile_0":{"cycle_starting_addr":[15],"cycle_stride":[24],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,896],"dimensionality":2,"extent":[896,9],"read_data_starting_addr":[0],"read_data_stride":[0,1]}}
Add pond node with input_num = 1, output_num = 1
Config mode: pond
Generating Verilog Testing Collateral for: ub_hw_kernel_global_wrapper_stencil_BANK_22
Module: cgralib.Pond_amber(ID:_U33, num_inputs:1, num_outputs:1, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_pond_0':BitIn[16], 'data_out_pond_0':Bit[16], 'valid_out_pond':Bit, 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Pond_amber__ID_U33__num_inputs1__num_outputs1__width16
CGPL level :0
impl inputs: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2}
impl outpts: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22}
rddom: { hw_kernel_global_wrapper_stencil[a_0, a_1, a_2 = 2, a_3 = 7] : 0 <= a_0 <= 2 and 0 <= a_1 <= 2 }
ls = { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] }
v = 0
--- hw_kernel_global_wrapper_stencil_BANK_23
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 7] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 7] -> hw_kernel_global_wrapper_stencil_BANK_23[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 2, 7] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 7] -> [23 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_23[0, 0, 2, 7] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_23[2, 2, 2, 7] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_23[conv_s1_r_y, conv_s1_r_x, 2, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_23[0, 0, 2, 7] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_23[2, 2, 2, 7] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22

    cons rem: {3, 2}
    prod rem: {3, 2}
    its: {3, 2}
    Dim:3 will be project out: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_23[conv_s1_r_y, conv_s1_r_x, 2, 7] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:3 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 7] -> hw_kernel_global_wrapper_stencil_BANK_23[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 2, 7] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    Dim:2 will be project out: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_23[conv_s1_r_y, conv_s1_r_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:2 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 7] -> hw_kernel_global_wrapper_stencil_BANK_23[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 2] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
after ubuffer regen: --- hw_kernel_global_wrapper_stencil_BANK_23
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 7] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 7] -> hw_kernel_global_wrapper_stencil_BANK_23[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 7] -> [23 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_23[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_23[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_23[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_23[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_23[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22

addr need tight: {}
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 7] -> hw_kernel_global_wrapper_stencil_BANK_23[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 7] -> hw_kernel_global_wrapper_stencil_BANK_23[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 7] -> [23 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 7] -> [23 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_23[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_23[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }

	UBuffer after address tighten--- hw_kernel_global_wrapper_stencil_BANK_23
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 7] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 7] -> hw_kernel_global_wrapper_stencil_BANK_23[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 7] -> [23 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_23[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_23[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_23[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_23[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_23[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22

getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_23[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
Generate config for register file!

	UBuffer after cgpl optimization--- hw_kernel_global_wrapper_stencil_BANK_23
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 7] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 7] -> hw_kernel_global_wrapper_stencil_BANK_23[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 7] -> [23 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_23[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_23[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_23[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_23[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_23[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22

	aff : { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
	div dim: 0
getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_23[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
Global range: { hw_kernel_global_wrapper_stencil_BANK_23[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
remove dimension: {4, 3}
remove dimension: {4, 3}
Sorted ops: {op_hcompute_conv_stencil_5, op_hcompute_hw_kernel_global_wrapper_stencil}
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_23[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [7204 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    reduce_map: { hw_kernel_global_wrapper_stencil_BANK_23[d0, d1] -> hw_kernel_global_wrapper_stencil_BANK_23[3d0 + d1] }
  Dim: 2
    Schedule dom range: 3, current_level_stride : 896, up_level_stride : 2688
    Address dom range: 3, current_level_stride : 1, up_level_stride : 3
  Dim: 3
    Schedule dom range: 28, current_level_stride : 32, up_level_stride : 896
    Address dom range: 28, current_level_stride : 0, up_level_stride : 1
  Dim: 4
    Schedule dom range: 28, current_level_stride : 1, up_level_stride : 32
    Address dom range: 28, current_level_stride : 0, up_level_stride : 0
Find dim: 4 pad = 4
span range: 3, up_level_stride : 3
span range: 0, up_level_stride : 1
span range: 0, up_level_stride : 0
span range: 2688, up_level_stride : 2688
span range: 896, up_level_stride : 896
span range: 32, up_level_stride : 32
	access map merge pair: {{2, 3} , {0, 1} }
	schedule merge pair: {{2, 3} , {1, 2} , {0, 1} }
merge pair: {2, 3} , {2, 3} 
access map: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_23[3conv_s1_r_y + conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 31 }
merge pair: {0, 1} , {1, 2} 
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_conv_stencil_5[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_23[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 31 }
  After Merge: 
    schedule: { op_hcompute_conv_stencil_5[0, i1, i2] -> [7204 + 896i1 + i2] : 0 <= i1 <= 8 and 0 <= i2 <= 895 }
"dimensionality",3,0
"cycle_starting_addr",7204,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",9,0
"cycle_stride_1",896,0
"extent_0",896,0
"cycle_stride_0",1,0
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",1,0
"read_data_stride_0",0,0
	Read map: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_23[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_23[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> [23 + 72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    reduce_map: { hw_kernel_global_wrapper_stencil_BANK_23[d0, d1] -> hw_kernel_global_wrapper_stencil_BANK_23[3d0 + d1] }
    1d acc map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_23[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
  Dim: 2
    Schedule dom range: 3, current_level_stride : 24, up_level_stride : 72
    Address dom range: 3, current_level_stride : 1, up_level_stride : 3
span range: 3, up_level_stride : 3
span range: 72, up_level_stride : 72
	access map merge pair: {{0, 1} }
	schedule merge pair: {{0, 1} }
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_23[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
  After Merge: 
    schedule: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1] -> [23 + 24i1] : i1 <= 8 and 24i1 >= -23 }
"dimensionality",2,0
"cycle_starting_addr",23,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",9,0
"cycle_stride_0",24,0
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Write map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] -> hw_kernel_global_wrapper_stencil_BANK_23[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
{"in2regfile_0":{"cycle_starting_addr":[23],"cycle_stride":[24],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,896],"dimensionality":2,"extent":[896,9],"read_data_starting_addr":[0],"read_data_stride":[0,1]}}
Add pond node with input_num = 1, output_num = 1
Config mode: pond
Generating Verilog Testing Collateral for: ub_hw_kernel_global_wrapper_stencil_BANK_23
Module: cgralib.Pond_amber(ID:_U34, num_inputs:1, num_outputs:1, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_pond_0':BitIn[16], 'data_out_pond_0':Bit[16], 'valid_out_pond':Bit, 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Pond_amber__ID_U34__num_inputs1__num_outputs1__width16
addr need tight: {}
Global range: { hw_kernel_stencil[i0, i1, i2, i3] : 0 <= i0 <= 2 and 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 7 }
Sorted ops: {op_hcompute_hw_kernel_global_wrapper_stencil}
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> hw_kernel_stencil[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7 }
    sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7 }
    reduce_map: { hw_kernel_stencil[d0, d1, d2, d3] -> hw_kernel_stencil[72d0 + 24d1 + 8d2 + d3] }
  Dim: 2
    Schedule dom range: 3, current_level_stride : 24, up_level_stride : 72
    Address dom range: 3, current_level_stride : 24, up_level_stride : 72
  Dim: 3
    Schedule dom range: 3, current_level_stride : 8, up_level_stride : 24
    Address dom range: 3, current_level_stride : 8, up_level_stride : 24
  Dim: 4
    Schedule dom range: 8, current_level_stride : 1, up_level_stride : 8
    Address dom range: 8, current_level_stride : 1, up_level_stride : 8
span range: 72, up_level_stride : 72
span range: 24, up_level_stride : 24
span range: 8, up_level_stride : 8
span range: 72, up_level_stride : 72
span range: 24, up_level_stride : 24
span range: 8, up_level_stride : 8
	access map merge pair: {{2, 3} , {1, 2} , {0, 1} }
	schedule merge pair: {{2, 3} , {1, 2} , {0, 1} }
merge pair: {2, 3} , {2, 3} 
access map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> hw_kernel_stencil[72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7 }
merge pair: {1, 2} , {1, 2} 
access map: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, i2, i3] -> hw_kernel_stencil[24i1 + 8i2 + i3] : 0 <= i1 <= 8 and 0 <= i2 <= 2 and 0 <= i3 <= 7 }
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, i2] -> hw_kernel_stencil[8i1 + i2] : 0 <= i1 <= 26 and 0 <= i2 <= 7 }
  After Merge: 
    schedule: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1] -> [i1] : 0 <= i1 <= 215 }
"dimensionality",2,0
"cycle_starting_addr",0,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",216,0
"cycle_stride_0",1,0
"read_data_starting_addr",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Read map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> hw_kernel_stencil[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7 }
{"glb2out_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[216],"read_data_starting_addr":[0],"read_data_stride":[1]}}
addr need tight: {}
Global range: { hw_output_stencil[i0, i1, i2] : 0 <= i0 <= 2 and 0 <= i1 <= 27 and 0 <= i2 <= 27 }
Sorted ops: {op_hcompute_hw_output_stencil}
  Before Merge: 
    acc map: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_output_stencil[hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
    sched: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
    reduce_map: { hw_output_stencil[d0, d1, d2] -> hw_output_stencil[784d0 + 28d1 + d2] }
    1d acc map: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_output_stencil[784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
  Dim: 2
    Schedule dom range: 28, current_level_stride : 28, up_level_stride : 784
    Address dom range: 28, current_level_stride : 28, up_level_stride : 784
  Dim: 3
    Schedule dom range: 28, current_level_stride : 1, up_level_stride : 28
    Address dom range: 28, current_level_stride : 1, up_level_stride : 28
span range: 784, up_level_stride : 784
span range: 28, up_level_stride : 28
span range: 784, up_level_stride : 784
span range: 28, up_level_stride : 28
	access map merge pair: {{1, 2} , {0, 1} }
	schedule merge pair: {{1, 2} , {0, 1} }
merge pair: {1, 2} , {1, 2} 
access map: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_output_stencil[784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_hw_output_stencil[0, i1, i2] -> hw_output_stencil[28i1 + i2] : 0 <= i1 <= 83 and 0 <= i2 <= 27 }
  After Merge: 
    schedule: { op_hcompute_hw_output_stencil[0, i1] -> [15264 + i1] : 0 <= i1 <= 2351 }
"dimensionality",2,0
"cycle_starting_addr",15264,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",2352,0
"cycle_stride_0",1,0
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Write map: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_output_stencil[hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
{"in2glb_0":{"cycle_starting_addr":[15264],"cycle_stride":[1],"dimensionality":1,"extent":[2352],"write_data_starting_addr":[0],"write_data_stride":[1]}}
Visit op: op_hcompute_hw_output_stencil
Schedule to generate affine controller: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
pma: { op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi)] : root = 0 and 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
sched = { op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(15264 + 784hw_output_s0_w + 28hw_output_s0_y_yi + hw_output_s0_x_xi)] }
  dom = { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_w <= 2 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
ls = { op_hcompute_hw_output_stencil[root, hw_output_s0_w, hw_output_s0_y_yi, hw_output_s0_x_xi] }
v = 0
Add ub node to be aff ctrl
"dimensionality",4,0
"cycle_starting_addr",15264,0
"extent_3",1,0
"cycle_stride_3",0,0
"extent_2",3,0
"cycle_stride_2",784,0
"extent_1",28,0
"cycle_stride_1",28,0
"extent_0",28,0
"cycle_stride_0",1,0
Generating Verilog Testing Collateral for: op_hcompute_hw_output_stencil_port_controller
Module: cgralib.Mem_amber(ID:_U35, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_out_0':Bit[16], 'stencil_valid':Bit, 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U35__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validTrue__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memTrue__width16
Find compute
Done Finding compute , op Latency : 0, read Latency: 0
Delaying read
Returning delayed...
Delaying exe
Returning delayed...
Delaying writes
Returning delayed...
getting incoming buffers to op_hcompute_hw_output_stencil
  consumed: conv_stencil
Visit op: op_hcompute_conv_stencil_5
getting incoming buffers to op_hcompute_conv_stencil_5
  consumed: conv_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
Visit op: op_hcompute_conv_stencil_4
getting incoming buffers to op_hcompute_conv_stencil_4
  consumed: conv_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
Visit op: op_hcompute_conv_stencil_3
getting incoming buffers to op_hcompute_conv_stencil_3
  consumed: conv_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
Visit op: op_hcompute_conv_stencil_2
getting incoming buffers to op_hcompute_conv_stencil_2
Visit op: op_hcompute_conv_stencil_1
getting incoming buffers to op_hcompute_conv_stencil_1
Visit op: op_hcompute_conv_stencil
getting incoming buffers to op_hcompute_conv_stencil
Visit op: op_hcompute_hw_kernel_global_wrapper_stencil
getting incoming buffers to op_hcompute_hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_stencil
Schedule to generate affine controller: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7 }
pma: { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [(72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z)] : root = 0 and 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7 }
sched = { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [(72hw_kernel_global_wrapper_s0_y + 24hw_kernel_global_wrapper_s0_x + 8hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z)] }
  dom = { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 7 }
ls = { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] }
v = 0
Add ub node to be aff ctrl
"dimensionality",5,0
"cycle_starting_addr",0,0
"extent_4",1,0
"cycle_stride_4",0,0
"extent_3",3,0
"cycle_stride_3",72,0
"extent_2",3,0
"cycle_stride_2",24,0
"extent_1",3,0
"cycle_stride_1",8,0
"extent_0",8,0
"cycle_stride_0",1,0
Generating Verilog Testing Collateral for: op_hcompute_hw_kernel_global_wrapper_stencil_port_controller
Module: cgralib.Mem_amber(ID:_U39, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_out_0':Bit[16], 'stencil_valid':Bit, 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U39__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validTrue__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memTrue__width16
Find compute
Done Finding compute , op Latency : 0, read Latency: 0
Delaying read
Returning delayed...
Delaying exe
Returning delayed...
Delaying writes
Returning delayed...
Visit op: op_hcompute_hw_input_global_wrapper_stencil
getting incoming buffers to op_hcompute_hw_input_global_wrapper_stencil
  consumed: hw_input_stencil
Schedule to generate affine controller: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
pma: { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [(240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z)] : root = 0 and 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
sched = { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [(240hw_input_global_wrapper_s0_y + 8hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z)] }
  dom = { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 7 }
ls = { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] }
v = 0
Add ub node to be aff ctrl
"dimensionality",4,0
"cycle_starting_addr",0,0
"extent_3",1,0
"cycle_stride_3",0,0
"extent_2",30,0
"cycle_stride_2",240,0
"extent_1",30,0
"cycle_stride_1",8,0
"extent_0",8,0
"cycle_stride_0",1,0
Generating Verilog Testing Collateral for: op_hcompute_hw_input_global_wrapper_stencil_port_controller
Module: cgralib.Mem_amber(ID:_U44, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_out_0':Bit[16], 'stencil_valid':Bit, 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U44__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validTrue__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memTrue__width16
Find compute
Done Finding compute , op Latency : 0, read Latency: 0
Delaying read
Returning delayed...
Delaying exe
Returning delayed...
Delaying writes
Returning delayed...
Module: global.resnet_pond_layer
  Type: {'clk':coreir.clkIn, 'reset':BitIn, 'hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en':Bit, 'hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read':BitIn[16][1], 'hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en':Bit, 'hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read':BitIn[16][1], 'hw_output_stencil_op_hcompute_hw_output_stencil_write_valid':Bit, 'hw_output_stencil_op_hcompute_hw_output_stencil_write':Bit[16][1]}
  Def? Yes
  Def:
    Instances:
      _U43 : reg(has_clr:False, has_en:False, has_rst:False, width:16)
      _U48 : reg(has_clr:False, has_en:False, has_rst:False, width:16)
      conv_stencil : conv_stencil_ub
      hw_input_global_wrapper_stencil : hw_input_global_wrapper_stencil_ub
      hw_kernel_global_wrapper_stencil : hw_kernel_global_wrapper_stencil_ub
      op_hcompute_conv_stencil : cu_op_hcompute_conv_stencil
      op_hcompute_conv_stencil_1 : cu_op_hcompute_conv_stencil_1
      op_hcompute_conv_stencil_2 : cu_op_hcompute_conv_stencil_2
      op_hcompute_conv_stencil_3 : cu_op_hcompute_conv_stencil_3
      op_hcompute_conv_stencil_4 : cu_op_hcompute_conv_stencil_4
      op_hcompute_conv_stencil_5 : cu_op_hcompute_conv_stencil_5
      op_hcompute_hw_input_global_wrapper_stencil : cu_op_hcompute_hw_input_global_wrapper_stencil
      op_hcompute_hw_input_global_wrapper_stencil_exe_start : op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U46
      op_hcompute_hw_input_global_wrapper_stencil_port_controller : Mem_amber(ID:_U44, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
      op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const : const
      op_hcompute_hw_input_global_wrapper_stencil_read_start : op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U45
      op_hcompute_hw_input_global_wrapper_stencil_write_start : op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U47
      op_hcompute_hw_kernel_global_wrapper_stencil : cu_op_hcompute_hw_kernel_global_wrapper_stencil
      op_hcompute_hw_kernel_global_wrapper_stencil_exe_start : op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_pt__U41
      op_hcompute_hw_kernel_global_wrapper_stencil_port_controller : Mem_amber(ID:_U39, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
      op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_clk_en_const : const
      op_hcompute_hw_kernel_global_wrapper_stencil_read_start : op_hcompute_hw_kernel_global_wrapper_stencil_read_start_pt__U40
      op_hcompute_hw_kernel_global_wrapper_stencil_write_start : op_hcompute_hw_kernel_global_wrapper_stencil_write_start_pt__U42
      op_hcompute_hw_output_stencil : cu_op_hcompute_hw_output_stencil
      op_hcompute_hw_output_stencil_exe_start : op_hcompute_hw_output_stencil_exe_start_pt__U37
      op_hcompute_hw_output_stencil_port_controller : Mem_amber(ID:_U35, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
      op_hcompute_hw_output_stencil_port_controller_clk_en_const : const
      op_hcompute_hw_output_stencil_read_start : op_hcompute_hw_output_stencil_read_start_pt__U36
      op_hcompute_hw_output_stencil_write_start : op_hcompute_hw_output_stencil_write_start_pt__U38
    Connections:
      conv_stencil.reset <=> self.reset
      hw_input_global_wrapper_stencil.reset <=> self.reset
      hw_kernel_global_wrapper_stencil.reset <=> self.reset
      op_hcompute_hw_output_stencil_port_controller.flush <=> self.reset
      op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.flush <=> self.reset
      op_hcompute_hw_input_global_wrapper_stencil_port_controller.flush <=> self.reset
      op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write <=> self.hw_output_stencil_op_hcompute_hw_output_stencil_write
      op_hcompute_hw_output_stencil_port_controller.clk <=> self.clk
      op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.clk <=> self.clk
      op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk <=> self.clk
      op_hcompute_hw_output_stencil_port_controller.clk_en <=> op_hcompute_hw_output_stencil_port_controller_clk_en_const.out
      op_hcompute_hw_output_stencil_port_controller.rst_n <=> op_hcompute_hw_output_stencil_port_controller_clk_en_const.out
      op_hcompute_hw_output_stencil_port_controller.stencil_valid <=> op_hcompute_hw_output_stencil_read_start.in
      op_hcompute_hw_output_stencil_exe_start.in <=> op_hcompute_hw_output_stencil_port_controller.stencil_valid
      op_hcompute_hw_output_stencil_port_controller.stencil_valid <=> op_hcompute_hw_output_stencil_write_start.in
      op_hcompute_hw_output_stencil_write_start.out <=> self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid
      hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_5_read <=> op_hcompute_conv_stencil_5.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read
      conv_stencil.op_hcompute_hw_output_stencil_read <=> op_hcompute_hw_output_stencil.conv_stencil_op_hcompute_hw_output_stencil_read
      conv_stencil.op_hcompute_conv_stencil_5_write <=> op_hcompute_conv_stencil_5.conv_stencil_op_hcompute_conv_stencil_5_write
      conv_stencil.op_hcompute_conv_stencil_5_read <=> op_hcompute_conv_stencil_5.conv_stencil_op_hcompute_conv_stencil_5_read
      hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_5_read <=> op_hcompute_conv_stencil_5.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read
      conv_stencil.op_hcompute_conv_stencil_4_write <=> op_hcompute_conv_stencil_4.conv_stencil_op_hcompute_conv_stencil_4_write
      conv_stencil.op_hcompute_conv_stencil_4_read <=> op_hcompute_conv_stencil_4.conv_stencil_op_hcompute_conv_stencil_4_read
      hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_4_read <=> op_hcompute_conv_stencil_4.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read
      hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_4_read <=> op_hcompute_conv_stencil_4.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read
      conv_stencil.op_hcompute_conv_stencil_3_write <=> op_hcompute_conv_stencil_3.conv_stencil_op_hcompute_conv_stencil_3_write
      conv_stencil.op_hcompute_conv_stencil_3_read <=> op_hcompute_conv_stencil_3.conv_stencil_op_hcompute_conv_stencil_3_read
      hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_3_read <=> op_hcompute_conv_stencil_3.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read
      hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_3_read <=> op_hcompute_conv_stencil_3.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read
      conv_stencil.op_hcompute_conv_stencil_2_write <=> op_hcompute_conv_stencil_2.conv_stencil_op_hcompute_conv_stencil_2_write
      conv_stencil.op_hcompute_conv_stencil_1_write <=> op_hcompute_conv_stencil_1.conv_stencil_op_hcompute_conv_stencil_1_write
      conv_stencil.op_hcompute_conv_stencil_write <=> op_hcompute_conv_stencil.conv_stencil_op_hcompute_conv_stencil_write
      hw_kernel_global_wrapper_stencil.op_hcompute_hw_kernel_global_wrapper_stencil_write <=> op_hcompute_hw_kernel_global_wrapper_stencil.hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write
      op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.clk_en <=> op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_clk_en_const.out
      op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.rst_n <=> op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_clk_en_const.out
      op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.stencil_valid <=> op_hcompute_hw_kernel_global_wrapper_stencil_read_start.in
      op_hcompute_hw_kernel_global_wrapper_stencil_exe_start.in <=> op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.stencil_valid
      op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.stencil_valid <=> op_hcompute_hw_kernel_global_wrapper_stencil_write_start.in
      op_hcompute_hw_kernel_global_wrapper_stencil_read_start.out <=> self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en
      op_hcompute_hw_kernel_global_wrapper_stencil.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read <=> self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read
      _U43.in <=> self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read[0]
      hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write <=> op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write
      op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk_en <=> op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const.out
      op_hcompute_hw_input_global_wrapper_stencil_port_controller.rst_n <=> op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const.out
      op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid <=> op_hcompute_hw_input_global_wrapper_stencil_read_start.in
      op_hcompute_hw_input_global_wrapper_stencil_exe_start.in <=> op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid
      op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid <=> op_hcompute_hw_input_global_wrapper_stencil_write_start.in
      op_hcompute_hw_input_global_wrapper_stencil_read_start.out <=> self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en
      op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read <=> self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read
      _U48.in <=> self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read[0]

Find top interface: clk
Find top interface: hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read
Find top interface: hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en
Find top interface: hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read
Find top interface: hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en
Find top interface: hw_output_stencil_op_hcompute_hw_output_stencil_write
Find top interface: hw_output_stencil_op_hcompute_hw_output_stencil_write_valid
Find top interface: reset
    Connect the read directly to write port of GLB!
    ub_conv_stencil_BANK_0(ID:_U0, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:2, num_outputs:2, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: chain_data_in_1
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_in_1
    Sel: data_out_0
    Sel: data_out_1
    Sel: flush
    Sel: rst_n
    Connect the read directly to write port of GLB!
    ub_conv_stencil_BANK_1(ID:_U1, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:2, num_outputs:2, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: chain_data_in_1
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_in_1
    Sel: data_out_0
    Sel: data_out_1
    Sel: flush
    Sel: rst_n
    Connect the read directly to write port of GLB!
    ub_conv_stencil_BANK_2(ID:_U2, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:2, num_outputs:2, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_in_1
    Sel: data_out_0
    Sel: data_out_1
    Sel: flush
    Sel: rst_n
    Connect the read directly to write port of GLB!
    ub_hw_input_global_wrapper_stencil_BANK_0(ID:_U3, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
    Connect the read directly to write port of GLB!
    ub_hw_input_global_wrapper_stencil_BANK_1(ID:_U4, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
    Connect the read directly to write port of GLB!
    ub_hw_input_global_wrapper_stencil_BANK_2(ID:_U5, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
    Connect the read directly to write port of GLB!
    ub_hw_input_global_wrapper_stencil_BANK_3(ID:_U6, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
    Connect the read directly to write port of GLB!
    ub_hw_input_global_wrapper_stencil_BANK_4(ID:_U7, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
    Connect the read directly to write port of GLB!
    ub_hw_input_global_wrapper_stencil_BANK_5(ID:_U8, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
    Connect the read directly to write port of GLB!
    ub_hw_input_global_wrapper_stencil_BANK_6(ID:_U9, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
    Connect the read directly to write port of GLB!
    ub_hw_input_global_wrapper_stencil_BANK_7(ID:_U10, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
    Connect the read directly to write port of GLB!
    op_hcompute_hw_output_stencil_port_controller(ID:_U35, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: flush
    Sel: rst_n
    Sel: stencil_valid
    Connect the read directly to write port of GLB!
    op_hcompute_hw_kernel_global_wrapper_stencil_port_controller(ID:_U39, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: flush
    Sel: rst_n
    Sel: stencil_valid
    Connect the read directly to write port of GLB!
    op_hcompute_hw_input_global_wrapper_stencil_port_controller(ID:_U44, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: flush
    Sel: rst_n
    Sel: stencil_valid
inlining op_hcompute_hw_output_stencil_write_start
inlining op_hcompute_hw_output_stencil_read_start
inlining op_hcompute_hw_output_stencil_exe_start
inlining op_hcompute_hw_kernel_global_wrapper_stencil_write_start
inlining op_hcompute_hw_kernel_global_wrapper_stencil_read_start
inlining op_hcompute_hw_kernel_global_wrapper_stencil_exe_start
inlining op_hcompute_hw_input_global_wrapper_stencil_write_start
inlining op_hcompute_hw_input_global_wrapper_stencil_read_start
inlining op_hcompute_hw_input_global_wrapper_stencil_exe_start
inlining inner_compute$i2132_i2133_i131
inlining inner_compute$i2137_i2138_i131
inlining inner_compute$i2142_i2143_i131
inlining inner_compute$add_696_710_711_tree$_join_i2181_i364
inlining inner_compute$add_696_710_711_tree$opN_0$opN_0$_join_i2161_i364
inlining inner_compute$add_696_710_711_tree$opN_0$opN_0$opN_1$_join_i2160_i1110
inlining inner_compute$add_696_710_711_tree$opN_0$opN_1$_join_i2176_i364
inlining inner_compute$add_696_710_711_tree$opN_0$opN_1$opN_1$_join_i2175_i1110
inlining inner_compute$mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_696_i2150_i1461
inlining inner_compute$mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_698_i2159_i1461
inlining inner_compute$mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_699_i2164_i1461
inlining inner_compute$mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_700_i2167_i1461
inlining inner_compute$mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_702_i2174_i1461
inlining inner_compute$mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_703_i2180_i1461
inlining inner_compute$add_763_777_778_tree$_join_i2228_i364
inlining inner_compute$add_763_777_778_tree$opN_0$opN_0$_join_i2208_i364
inlining inner_compute$add_763_777_778_tree$opN_0$opN_0$opN_1$_join_i2207_i1110
inlining inner_compute$add_763_777_778_tree$opN_0$opN_1$_join_i2223_i364
inlining inner_compute$add_763_777_778_tree$opN_0$opN_1$opN_1$_join_i2222_i1110
inlining inner_compute$mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_765_i2206_i1461
inlining inner_compute$mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_766_i2211_i1461
inlining inner_compute$mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_767_i2214_i1461
inlining inner_compute$mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_769_i2221_i1461
inlining inner_compute$mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_770_i2227_i1461
inlining inner_compute$mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_763_i2197_i1461
inlining inner_compute$add_830_844_845_tree$_join_i2275_i364
inlining inner_compute$add_830_844_845_tree$opN_0$opN_0$_join_i2255_i364
inlining inner_compute$add_830_844_845_tree$opN_0$opN_0$opN_1$_join_i2254_i1110
inlining inner_compute$add_830_844_845_tree$opN_0$opN_1$_join_i2270_i364
inlining inner_compute$add_830_844_845_tree$opN_0$opN_1$opN_1$_join_i2269_i1110
inlining inner_compute$mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_830_i2244_i1461
inlining inner_compute$mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_832_i2253_i1461
inlining inner_compute$mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_833_i2258_i1461
inlining inner_compute$mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_834_i2261_i1461
inlining inner_compute$mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_836_i2268_i1461
inlining inner_compute$mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_837_i2274_i1461
inlining inner_compute$smax_conv_stencil_4_883_884$max_mux_i2295_i947
inlining i2132_i2133_i131
inlining i2137_i2138_i131
inlining i2142_i2143_i131
inlining add_696_710_711_tree$_join_i2181_i364
inlining add_696_710_711_tree$opN_0$opN_0$_join_i2161_i364
inlining add_696_710_711_tree$opN_0$opN_0$opN_1$_join_i2160_i1110
inlining add_696_710_711_tree$opN_0$opN_1$_join_i2176_i364
inlining add_696_710_711_tree$opN_0$opN_1$opN_1$_join_i2175_i1110
inlining mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_696_i2150_i1461
inlining mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_698_i2159_i1461
inlining mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_699_i2164_i1461
inlining mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_700_i2167_i1461
inlining mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_702_i2174_i1461
inlining mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_703_i2180_i1461
inlining add_763_777_778_tree$_join_i2228_i364
inlining add_763_777_778_tree$opN_0$opN_0$_join_i2208_i364
inlining add_763_777_778_tree$opN_0$opN_0$opN_1$_join_i2207_i1110
inlining add_763_777_778_tree$opN_0$opN_1$_join_i2223_i364
inlining add_763_777_778_tree$opN_0$opN_1$opN_1$_join_i2222_i1110
inlining mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_765_i2206_i1461
inlining mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_766_i2211_i1461
inlining mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_767_i2214_i1461
inlining mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_769_i2221_i1461
inlining mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_770_i2227_i1461
inlining mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_763_i2197_i1461
inlining add_830_844_845_tree$_join_i2275_i364
inlining add_830_844_845_tree$opN_0$opN_0$_join_i2255_i364
inlining add_830_844_845_tree$opN_0$opN_0$opN_1$_join_i2254_i1110
inlining add_830_844_845_tree$opN_0$opN_1$_join_i2270_i364
inlining add_830_844_845_tree$opN_0$opN_1$opN_1$_join_i2269_i1110
inlining mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_830_i2244_i1461
inlining mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_832_i2253_i1461
inlining mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_833_i2258_i1461
inlining mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_834_i2261_i1461
inlining mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_836_i2268_i1461
inlining mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_837_i2274_i1461
inlining smax_conv_stencil_4_883_884$max_mux_i2295_i947
inlining _U43
inlining _U48
inlining op_hcompute_hw_kernel_global_wrapper_stencil
inlining op_hcompute_hw_input_global_wrapper_stencil
inlining inner_compute$c0
inlining inner_compute$c0
inlining inner_compute$c0
inlining inner_compute$c0
inlining inner_compute$c1
inlining inner_compute$c10
inlining inner_compute$c2
inlining inner_compute$c3
inlining inner_compute$c4
inlining inner_compute$c5
inlining inner_compute$c6
inlining inner_compute$c7
inlining inner_compute$c8
inlining inner_compute$c9
inlining inner_compute$c0
inlining inner_compute$c1
inlining inner_compute$c10
inlining inner_compute$c2
inlining inner_compute$c3
inlining inner_compute$c4
inlining inner_compute$c5
inlining inner_compute$c6
inlining inner_compute$c7
inlining inner_compute$c8
inlining inner_compute$c9
inlining inner_compute$c0
inlining inner_compute$c1
inlining inner_compute$c10
inlining inner_compute$c2
inlining inner_compute$c3
inlining inner_compute$c4
inlining inner_compute$c5
inlining inner_compute$c6
inlining inner_compute$c7
inlining inner_compute$c8
inlining inner_compute$c9
inlining inner_compute$c0
inlining c0
inlining c0
inlining c0
inlining c0
inlining c1
inlining c10
inlining c2
inlining c3
inlining c4
inlining c5
inlining c6
inlining c7
inlining c8
inlining c9
inlining c0
inlining c1
inlining c10
inlining c2
inlining c3
inlining c4
inlining c5
inlining c6
inlining c7
inlining c8
inlining c9
inlining c0
inlining c1
inlining c10
inlining c2
inlining c3
inlining c4
inlining c5
inlining c6
inlining c7
inlining c8
inlining c9
inlining c0
inlining op_hcompute_hw_output_stencil
inlining op_hcompute_conv_stencil_5
inlining op_hcompute_conv_stencil_4
inlining op_hcompute_conv_stencil_3
inlining op_hcompute_conv_stencil_2
inlining op_hcompute_conv_stencil_1
inlining op_hcompute_conv_stencil
inlining ub_conv_stencil_BANK_0_clk_en_const
inlining ub_conv_stencil_BANK_1_clk_en_const
inlining ub_conv_stencil_BANK_2_clk_en_const
inlining ub_hw_input_global_wrapper_stencil_BANK_0_clk_en_const
inlining ub_hw_input_global_wrapper_stencil_BANK_1_clk_en_const
inlining ub_hw_input_global_wrapper_stencil_BANK_2_clk_en_const
inlining ub_hw_input_global_wrapper_stencil_BANK_3_clk_en_const
inlining ub_hw_input_global_wrapper_stencil_BANK_4_clk_en_const
inlining ub_hw_input_global_wrapper_stencil_BANK_5_clk_en_const
inlining ub_hw_input_global_wrapper_stencil_BANK_6_clk_en_const
inlining ub_hw_input_global_wrapper_stencil_BANK_7_clk_en_const
inlining ub_hw_kernel_global_wrapper_stencil_BANK_0_clk_en_const
inlining ub_hw_kernel_global_wrapper_stencil_BANK_10_clk_en_const
inlining ub_hw_kernel_global_wrapper_stencil_BANK_11_clk_en_const
inlining ub_hw_kernel_global_wrapper_stencil_BANK_12_clk_en_const
inlining ub_hw_kernel_global_wrapper_stencil_BANK_13_clk_en_const
inlining ub_hw_kernel_global_wrapper_stencil_BANK_14_clk_en_const
inlining ub_hw_kernel_global_wrapper_stencil_BANK_15_clk_en_const
inlining ub_hw_kernel_global_wrapper_stencil_BANK_16_clk_en_const
inlining ub_hw_kernel_global_wrapper_stencil_BANK_17_clk_en_const
inlining ub_hw_kernel_global_wrapper_stencil_BANK_18_clk_en_const
inlining ub_hw_kernel_global_wrapper_stencil_BANK_19_clk_en_const
inlining ub_hw_kernel_global_wrapper_stencil_BANK_1_clk_en_const
inlining ub_hw_kernel_global_wrapper_stencil_BANK_20_clk_en_const
inlining ub_hw_kernel_global_wrapper_stencil_BANK_21_clk_en_const
inlining ub_hw_kernel_global_wrapper_stencil_BANK_22_clk_en_const
inlining ub_hw_kernel_global_wrapper_stencil_BANK_23_clk_en_const
inlining ub_hw_kernel_global_wrapper_stencil_BANK_2_clk_en_const
inlining ub_hw_kernel_global_wrapper_stencil_BANK_3_clk_en_const
inlining ub_hw_kernel_global_wrapper_stencil_BANK_4_clk_en_const
inlining ub_hw_kernel_global_wrapper_stencil_BANK_5_clk_en_const
inlining ub_hw_kernel_global_wrapper_stencil_BANK_6_clk_en_const
inlining ub_hw_kernel_global_wrapper_stencil_BANK_7_clk_en_const
inlining ub_hw_kernel_global_wrapper_stencil_BANK_8_clk_en_const
inlining ub_hw_kernel_global_wrapper_stencil_BANK_9_clk_en_const
inlining op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const
inlining op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_clk_en_const
inlining op_hcompute_hw_output_stencil_port_controller_clk_en_const
inlining ub_hw_kernel_global_wrapper_stencil_BANK_23
inlining ub_hw_kernel_global_wrapper_stencil_BANK_22
inlining ub_hw_kernel_global_wrapper_stencil_BANK_21
inlining ub_hw_kernel_global_wrapper_stencil_BANK_20
inlining ub_hw_kernel_global_wrapper_stencil_BANK_19
inlining ub_hw_kernel_global_wrapper_stencil_BANK_18
inlining ub_hw_kernel_global_wrapper_stencil_BANK_17
inlining ub_hw_kernel_global_wrapper_stencil_BANK_16
inlining ub_hw_kernel_global_wrapper_stencil_BANK_15
inlining ub_hw_kernel_global_wrapper_stencil_BANK_14
inlining ub_hw_kernel_global_wrapper_stencil_BANK_13
inlining ub_hw_kernel_global_wrapper_stencil_BANK_12
inlining ub_hw_kernel_global_wrapper_stencil_BANK_11
inlining ub_hw_kernel_global_wrapper_stencil_BANK_10
inlining ub_hw_kernel_global_wrapper_stencil_BANK_9
inlining ub_hw_kernel_global_wrapper_stencil_BANK_8
inlining ub_hw_kernel_global_wrapper_stencil_BANK_7
inlining ub_hw_kernel_global_wrapper_stencil_BANK_6
inlining ub_hw_kernel_global_wrapper_stencil_BANK_5
inlining ub_hw_kernel_global_wrapper_stencil_BANK_4
inlining ub_hw_kernel_global_wrapper_stencil_BANK_3
inlining ub_hw_kernel_global_wrapper_stencil_BANK_2
inlining ub_hw_kernel_global_wrapper_stencil_BANK_1
inlining ub_hw_kernel_global_wrapper_stencil_BANK_0
inlining hw_kernel_global_wrapper_stencil
inlining ub_hw_input_global_wrapper_stencil_BANK_6
inlining ub_hw_input_global_wrapper_stencil_BANK_5
inlining ub_hw_input_global_wrapper_stencil_BANK_4
inlining ub_hw_input_global_wrapper_stencil_BANK_3
inlining ub_hw_input_global_wrapper_stencil_BANK_2
inlining ub_hw_input_global_wrapper_stencil_BANK_1
inlining op_hcompute_hw_input_global_wrapper_stencil_port_controller
inlining ub_hw_input_global_wrapper_stencil_BANK_0
inlining op_hcompute_hw_kernel_global_wrapper_stencil_port_controller
inlining op_hcompute_hw_output_stencil_port_controller
inlining ub_conv_stencil_BANK_2
inlining ub_conv_stencil_BANK_1
inlining ub_hw_input_global_wrapper_stencil_BANK_7
inlining hw_input_global_wrapper_stencil
inlining ub_conv_stencil_BANK_0
inlining conv_stencil
    new memory syntax transformation!
    ub_conv_stencil_BANK_0(ID:_U0, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:2, num_outputs:2, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: chain_data_in_1
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_in_1
    Sel: data_out_0
    Sel: data_out_1
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting cnst_port: data_in_1
Connecting cnst_port: chain_data_in_1
Connecting output cnst_port: data_out_0
Connecting output cnst_port: data_out_1
Connecting cnst_port: flush
    new memory syntax transformation!
    ub_conv_stencil_BANK_1(ID:_U1, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:2, num_outputs:2, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: chain_data_in_1
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_in_1
    Sel: data_out_0
    Sel: data_out_1
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting cnst_port: data_in_1
Connecting cnst_port: chain_data_in_1
Connecting output cnst_port: data_out_0
Connecting output cnst_port: data_out_1
Connecting cnst_port: flush
    new memory syntax transformation!
    ub_conv_stencil_BANK_2(ID:_U2, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:2, num_outputs:2, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_in_1
    Sel: data_out_0
    Sel: data_out_1
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting cnst_port: data_in_1
Connecting cnst_port: chain_data_in_1
Connecting output cnst_port: data_out_0
Connecting output cnst_port: data_out_1
Connecting cnst_port: flush
    new memory syntax transformation!
    ub_hw_input_global_wrapper_stencil_BANK_0(ID:_U3, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting cnst_port: flush
    new memory syntax transformation!
    ub_hw_input_global_wrapper_stencil_BANK_1(ID:_U4, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting cnst_port: flush
    new memory syntax transformation!
    ub_hw_input_global_wrapper_stencil_BANK_2(ID:_U5, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting cnst_port: flush
    new memory syntax transformation!
    ub_hw_input_global_wrapper_stencil_BANK_3(ID:_U6, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting cnst_port: flush
    new memory syntax transformation!
    ub_hw_input_global_wrapper_stencil_BANK_4(ID:_U7, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting cnst_port: flush
    new memory syntax transformation!
    ub_hw_input_global_wrapper_stencil_BANK_5(ID:_U8, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting cnst_port: flush
    new memory syntax transformation!
    ub_hw_input_global_wrapper_stencil_BANK_6(ID:_U9, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting cnst_port: flush
    new memory syntax transformation!
    ub_hw_input_global_wrapper_stencil_BANK_7(ID:_U10, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting cnst_port: flush
    new memory syntax transformation!
    op_hcompute_hw_output_stencil_port_controller(ID:_U35, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: flush
    Sel: rst_n
    Sel: stencil_valid
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting output cnst_port: stencil_valid
Connecting cnst_port: flush
    new memory syntax transformation!
    op_hcompute_hw_kernel_global_wrapper_stencil_port_controller(ID:_U39, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: flush
    Sel: rst_n
    Sel: stencil_valid
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting output cnst_port: stencil_valid
Connecting cnst_port: flush
    new memory syntax transformation!
    op_hcompute_hw_input_global_wrapper_stencil_port_controller(ID:_U44, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: flush
    Sel: rst_n
    Sel: stencil_valid
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting output cnst_port: stencil_valid
Connecting cnst_port: flush
    new memory syntax transformation!
    hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0(ID:_U3, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting cnst_port: flush
    new memory syntax transformation!
    hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_1(ID:_U4, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting cnst_port: flush
    new memory syntax transformation!
    hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_2(ID:_U5, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting cnst_port: flush
    new memory syntax transformation!
    hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_3(ID:_U6, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting cnst_port: flush
    new memory syntax transformation!
    hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_4(ID:_U7, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting cnst_port: flush
    new memory syntax transformation!
    hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_5(ID:_U8, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting cnst_port: flush
    new memory syntax transformation!
    hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_6(ID:_U9, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting cnst_port: flush
    new memory syntax transformation!
    hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_7(ID:_U10, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting cnst_port: flush
    new memory syntax transformation!
    conv_stencil$ub_conv_stencil_BANK_0(ID:_U0, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:2, num_outputs:2, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: chain_data_in_1
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_in_1
    Sel: data_out_0
    Sel: data_out_1
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting cnst_port: data_in_1
Connecting cnst_port: chain_data_in_1
Connecting output cnst_port: data_out_0
Connecting output cnst_port: data_out_1
Connecting cnst_port: flush
    new memory syntax transformation!
    conv_stencil$ub_conv_stencil_BANK_1(ID:_U1, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:2, num_outputs:2, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: chain_data_in_1
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_in_1
    Sel: data_out_0
    Sel: data_out_1
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting cnst_port: data_in_1
Connecting cnst_port: chain_data_in_1
Connecting output cnst_port: data_out_0
Connecting output cnst_port: data_out_1
Connecting cnst_port: flush
    new memory syntax transformation!
    conv_stencil$ub_conv_stencil_BANK_2(ID:_U2, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:2, num_outputs:2, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_in_1
    Sel: data_out_0
    Sel: data_out_1
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting cnst_port: data_in_1
Connecting cnst_port: chain_data_in_1
Connecting output cnst_port: data_out_0
Connecting output cnst_port: data_out_1
Connecting cnst_port: flush
    memory syntax transformation!
    ub_hw_kernel_global_wrapper_stencil_BANK_0(ID:_U11, num_inputs:1, num_outputs:1, width:16)() : cgralib.Pond_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_pond_0
    Sel: data_out_pond_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_pond_0
Connecting output cnst_port: data_out_pond_0
Connecting output cnst_port: valid_out_pond
Connecting cnst_port: flush
    memory syntax transformation!
    ub_hw_kernel_global_wrapper_stencil_BANK_1(ID:_U12, num_inputs:1, num_outputs:1, width:16)() : cgralib.Pond_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_pond_0
    Sel: data_out_pond_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_pond_0
Connecting output cnst_port: data_out_pond_0
Connecting output cnst_port: valid_out_pond
Connecting cnst_port: flush
    memory syntax transformation!
    ub_hw_kernel_global_wrapper_stencil_BANK_2(ID:_U13, num_inputs:1, num_outputs:1, width:16)() : cgralib.Pond_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_pond_0
    Sel: data_out_pond_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_pond_0
Connecting output cnst_port: data_out_pond_0
Connecting output cnst_port: valid_out_pond
Connecting cnst_port: flush
    memory syntax transformation!
    ub_hw_kernel_global_wrapper_stencil_BANK_3(ID:_U14, num_inputs:1, num_outputs:1, width:16)() : cgralib.Pond_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_pond_0
    Sel: data_out_pond_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_pond_0
Connecting output cnst_port: data_out_pond_0
Connecting output cnst_port: valid_out_pond
Connecting cnst_port: flush
    memory syntax transformation!
    ub_hw_kernel_global_wrapper_stencil_BANK_4(ID:_U15, num_inputs:1, num_outputs:1, width:16)() : cgralib.Pond_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_pond_0
    Sel: data_out_pond_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_pond_0
Connecting output cnst_port: data_out_pond_0
Connecting output cnst_port: valid_out_pond
Connecting cnst_port: flush
    memory syntax transformation!
    ub_hw_kernel_global_wrapper_stencil_BANK_5(ID:_U16, num_inputs:1, num_outputs:1, width:16)() : cgralib.Pond_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_pond_0
    Sel: data_out_pond_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_pond_0
Connecting output cnst_port: data_out_pond_0
Connecting output cnst_port: valid_out_pond
Connecting cnst_port: flush
    memory syntax transformation!
    ub_hw_kernel_global_wrapper_stencil_BANK_6(ID:_U17, num_inputs:1, num_outputs:1, width:16)() : cgralib.Pond_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_pond_0
    Sel: data_out_pond_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_pond_0
Connecting output cnst_port: data_out_pond_0
Connecting output cnst_port: valid_out_pond
Connecting cnst_port: flush
    memory syntax transformation!
    ub_hw_kernel_global_wrapper_stencil_BANK_7(ID:_U18, num_inputs:1, num_outputs:1, width:16)() : cgralib.Pond_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_pond_0
    Sel: data_out_pond_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_pond_0
Connecting output cnst_port: data_out_pond_0
Connecting output cnst_port: valid_out_pond
Connecting cnst_port: flush
    memory syntax transformation!
    ub_hw_kernel_global_wrapper_stencil_BANK_8(ID:_U19, num_inputs:1, num_outputs:1, width:16)() : cgralib.Pond_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_pond_0
    Sel: data_out_pond_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_pond_0
Connecting output cnst_port: data_out_pond_0
Connecting output cnst_port: valid_out_pond
Connecting cnst_port: flush
    memory syntax transformation!
    ub_hw_kernel_global_wrapper_stencil_BANK_9(ID:_U20, num_inputs:1, num_outputs:1, width:16)() : cgralib.Pond_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_pond_0
    Sel: data_out_pond_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_pond_0
Connecting output cnst_port: data_out_pond_0
Connecting output cnst_port: valid_out_pond
Connecting cnst_port: flush
    memory syntax transformation!
    ub_hw_kernel_global_wrapper_stencil_BANK_10(ID:_U21, num_inputs:1, num_outputs:1, width:16)() : cgralib.Pond_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_pond_0
    Sel: data_out_pond_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_pond_0
Connecting output cnst_port: data_out_pond_0
Connecting output cnst_port: valid_out_pond
Connecting cnst_port: flush
    memory syntax transformation!
    ub_hw_kernel_global_wrapper_stencil_BANK_11(ID:_U22, num_inputs:1, num_outputs:1, width:16)() : cgralib.Pond_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_pond_0
    Sel: data_out_pond_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_pond_0
Connecting output cnst_port: data_out_pond_0
Connecting output cnst_port: valid_out_pond
Connecting cnst_port: flush
    memory syntax transformation!
    ub_hw_kernel_global_wrapper_stencil_BANK_12(ID:_U23, num_inputs:1, num_outputs:1, width:16)() : cgralib.Pond_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_pond_0
    Sel: data_out_pond_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_pond_0
Connecting output cnst_port: data_out_pond_0
Connecting output cnst_port: valid_out_pond
Connecting cnst_port: flush
    memory syntax transformation!
    ub_hw_kernel_global_wrapper_stencil_BANK_13(ID:_U24, num_inputs:1, num_outputs:1, width:16)() : cgralib.Pond_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_pond_0
    Sel: data_out_pond_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_pond_0
Connecting output cnst_port: data_out_pond_0
Connecting output cnst_port: valid_out_pond
Connecting cnst_port: flush
    memory syntax transformation!
    ub_hw_kernel_global_wrapper_stencil_BANK_14(ID:_U25, num_inputs:1, num_outputs:1, width:16)() : cgralib.Pond_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_pond_0
    Sel: data_out_pond_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_pond_0
Connecting output cnst_port: data_out_pond_0
Connecting output cnst_port: valid_out_pond
Connecting cnst_port: flush
    memory syntax transformation!
    ub_hw_kernel_global_wrapper_stencil_BANK_15(ID:_U26, num_inputs:1, num_outputs:1, width:16)() : cgralib.Pond_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_pond_0
    Sel: data_out_pond_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_pond_0
Connecting output cnst_port: data_out_pond_0
Connecting output cnst_port: valid_out_pond
Connecting cnst_port: flush
    memory syntax transformation!
    ub_hw_kernel_global_wrapper_stencil_BANK_16(ID:_U27, num_inputs:1, num_outputs:1, width:16)() : cgralib.Pond_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_pond_0
    Sel: data_out_pond_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_pond_0
Connecting output cnst_port: data_out_pond_0
Connecting output cnst_port: valid_out_pond
Connecting cnst_port: flush
    memory syntax transformation!
    ub_hw_kernel_global_wrapper_stencil_BANK_17(ID:_U28, num_inputs:1, num_outputs:1, width:16)() : cgralib.Pond_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_pond_0
    Sel: data_out_pond_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_pond_0
Connecting output cnst_port: data_out_pond_0
Connecting output cnst_port: valid_out_pond
Connecting cnst_port: flush
    memory syntax transformation!
    ub_hw_kernel_global_wrapper_stencil_BANK_18(ID:_U29, num_inputs:1, num_outputs:1, width:16)() : cgralib.Pond_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_pond_0
    Sel: data_out_pond_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_pond_0
Connecting output cnst_port: data_out_pond_0
Connecting output cnst_port: valid_out_pond
Connecting cnst_port: flush
    memory syntax transformation!
    ub_hw_kernel_global_wrapper_stencil_BANK_19(ID:_U30, num_inputs:1, num_outputs:1, width:16)() : cgralib.Pond_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_pond_0
    Sel: data_out_pond_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_pond_0
Connecting output cnst_port: data_out_pond_0
Connecting output cnst_port: valid_out_pond
Connecting cnst_port: flush
    memory syntax transformation!
    ub_hw_kernel_global_wrapper_stencil_BANK_20(ID:_U31, num_inputs:1, num_outputs:1, width:16)() : cgralib.Pond_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_pond_0
    Sel: data_out_pond_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_pond_0
Connecting output cnst_port: data_out_pond_0
Connecting output cnst_port: valid_out_pond
Connecting cnst_port: flush
    memory syntax transformation!
    ub_hw_kernel_global_wrapper_stencil_BANK_21(ID:_U32, num_inputs:1, num_outputs:1, width:16)() : cgralib.Pond_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_pond_0
    Sel: data_out_pond_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_pond_0
Connecting output cnst_port: data_out_pond_0
Connecting output cnst_port: valid_out_pond
Connecting cnst_port: flush
    memory syntax transformation!
    ub_hw_kernel_global_wrapper_stencil_BANK_22(ID:_U33, num_inputs:1, num_outputs:1, width:16)() : cgralib.Pond_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_pond_0
    Sel: data_out_pond_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_pond_0
Connecting output cnst_port: data_out_pond_0
Connecting output cnst_port: valid_out_pond
Connecting cnst_port: flush
    memory syntax transformation!
    ub_hw_kernel_global_wrapper_stencil_BANK_23(ID:_U34, num_inputs:1, num_outputs:1, width:16)() : cgralib.Pond_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_pond_0
    Sel: data_out_pond_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_pond_0
Connecting output cnst_port: data_out_pond_0
Connecting output cnst_port: valid_out_pond
Connecting cnst_port: flush
    memory syntax transformation!
    hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_0(ID:_U11, num_inputs:1, num_outputs:1, width:16)() : cgralib.Pond_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_pond_0
    Sel: data_out_pond_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_pond_0
Connecting output cnst_port: data_out_pond_0
Connecting output cnst_port: valid_out_pond
Connecting cnst_port: flush
    memory syntax transformation!
    hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_1(ID:_U12, num_inputs:1, num_outputs:1, width:16)() : cgralib.Pond_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_pond_0
    Sel: data_out_pond_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_pond_0
Connecting output cnst_port: data_out_pond_0
Connecting output cnst_port: valid_out_pond
Connecting cnst_port: flush
    memory syntax transformation!
    hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_10(ID:_U21, num_inputs:1, num_outputs:1, width:16)() : cgralib.Pond_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_pond_0
    Sel: data_out_pond_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_pond_0
Connecting output cnst_port: data_out_pond_0
Connecting output cnst_port: valid_out_pond
Connecting cnst_port: flush
    memory syntax transformation!
    hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_11(ID:_U22, num_inputs:1, num_outputs:1, width:16)() : cgralib.Pond_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_pond_0
    Sel: data_out_pond_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_pond_0
Connecting output cnst_port: data_out_pond_0
Connecting output cnst_port: valid_out_pond
Connecting cnst_port: flush
    memory syntax transformation!
    hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_12(ID:_U23, num_inputs:1, num_outputs:1, width:16)() : cgralib.Pond_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_pond_0
    Sel: data_out_pond_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_pond_0
Connecting output cnst_port: data_out_pond_0
Connecting output cnst_port: valid_out_pond
Connecting cnst_port: flush
    memory syntax transformation!
    hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_13(ID:_U24, num_inputs:1, num_outputs:1, width:16)() : cgralib.Pond_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_pond_0
    Sel: data_out_pond_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_pond_0
Connecting output cnst_port: data_out_pond_0
Connecting output cnst_port: valid_out_pond
Connecting cnst_port: flush
    memory syntax transformation!
    hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_14(ID:_U25, num_inputs:1, num_outputs:1, width:16)() : cgralib.Pond_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_pond_0
    Sel: data_out_pond_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_pond_0
Connecting output cnst_port: data_out_pond_0
Connecting output cnst_port: valid_out_pond
Connecting cnst_port: flush
    memory syntax transformation!
    hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_15(ID:_U26, num_inputs:1, num_outputs:1, width:16)() : cgralib.Pond_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_pond_0
    Sel: data_out_pond_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_pond_0
Connecting output cnst_port: data_out_pond_0
Connecting output cnst_port: valid_out_pond
Connecting cnst_port: flush
    memory syntax transformation!
    hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_16(ID:_U27, num_inputs:1, num_outputs:1, width:16)() : cgralib.Pond_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_pond_0
    Sel: data_out_pond_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_pond_0
Connecting output cnst_port: data_out_pond_0
Connecting output cnst_port: valid_out_pond
Connecting cnst_port: flush
    memory syntax transformation!
    hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_17(ID:_U28, num_inputs:1, num_outputs:1, width:16)() : cgralib.Pond_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_pond_0
    Sel: data_out_pond_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_pond_0
Connecting output cnst_port: data_out_pond_0
Connecting output cnst_port: valid_out_pond
Connecting cnst_port: flush
    memory syntax transformation!
    hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_18(ID:_U29, num_inputs:1, num_outputs:1, width:16)() : cgralib.Pond_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_pond_0
    Sel: data_out_pond_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_pond_0
Connecting output cnst_port: data_out_pond_0
Connecting output cnst_port: valid_out_pond
Connecting cnst_port: flush
    memory syntax transformation!
    hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_19(ID:_U30, num_inputs:1, num_outputs:1, width:16)() : cgralib.Pond_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_pond_0
    Sel: data_out_pond_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_pond_0
Connecting output cnst_port: data_out_pond_0
Connecting output cnst_port: valid_out_pond
Connecting cnst_port: flush
    memory syntax transformation!
    hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_2(ID:_U13, num_inputs:1, num_outputs:1, width:16)() : cgralib.Pond_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_pond_0
    Sel: data_out_pond_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_pond_0
Connecting output cnst_port: data_out_pond_0
Connecting output cnst_port: valid_out_pond
Connecting cnst_port: flush
    memory syntax transformation!
    hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_20(ID:_U31, num_inputs:1, num_outputs:1, width:16)() : cgralib.Pond_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_pond_0
    Sel: data_out_pond_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_pond_0
Connecting output cnst_port: data_out_pond_0
Connecting output cnst_port: valid_out_pond
Connecting cnst_port: flush
    memory syntax transformation!
    hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_21(ID:_U32, num_inputs:1, num_outputs:1, width:16)() : cgralib.Pond_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_pond_0
    Sel: data_out_pond_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_pond_0
Connecting output cnst_port: data_out_pond_0
Connecting output cnst_port: valid_out_pond
Connecting cnst_port: flush
    memory syntax transformation!
    hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_22(ID:_U33, num_inputs:1, num_outputs:1, width:16)() : cgralib.Pond_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_pond_0
    Sel: data_out_pond_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_pond_0
Connecting output cnst_port: data_out_pond_0
Connecting output cnst_port: valid_out_pond
Connecting cnst_port: flush
    memory syntax transformation!
    hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_23(ID:_U34, num_inputs:1, num_outputs:1, width:16)() : cgralib.Pond_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_pond_0
    Sel: data_out_pond_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_pond_0
Connecting output cnst_port: data_out_pond_0
Connecting output cnst_port: valid_out_pond
Connecting cnst_port: flush
    memory syntax transformation!
    hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_3(ID:_U14, num_inputs:1, num_outputs:1, width:16)() : cgralib.Pond_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_pond_0
    Sel: data_out_pond_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_pond_0
Connecting output cnst_port: data_out_pond_0
Connecting output cnst_port: valid_out_pond
Connecting cnst_port: flush
    memory syntax transformation!
    hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_4(ID:_U15, num_inputs:1, num_outputs:1, width:16)() : cgralib.Pond_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_pond_0
    Sel: data_out_pond_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_pond_0
Connecting output cnst_port: data_out_pond_0
Connecting output cnst_port: valid_out_pond
Connecting cnst_port: flush
    memory syntax transformation!
    hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_5(ID:_U16, num_inputs:1, num_outputs:1, width:16)() : cgralib.Pond_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_pond_0
    Sel: data_out_pond_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_pond_0
Connecting output cnst_port: data_out_pond_0
Connecting output cnst_port: valid_out_pond
Connecting cnst_port: flush
    memory syntax transformation!
    hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_6(ID:_U17, num_inputs:1, num_outputs:1, width:16)() : cgralib.Pond_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_pond_0
    Sel: data_out_pond_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_pond_0
Connecting output cnst_port: data_out_pond_0
Connecting output cnst_port: valid_out_pond
Connecting cnst_port: flush
    memory syntax transformation!
    hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_7(ID:_U18, num_inputs:1, num_outputs:1, width:16)() : cgralib.Pond_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_pond_0
    Sel: data_out_pond_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_pond_0
Connecting output cnst_port: data_out_pond_0
Connecting output cnst_port: valid_out_pond
Connecting cnst_port: flush
    memory syntax transformation!
    hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_8(ID:_U19, num_inputs:1, num_outputs:1, width:16)() : cgralib.Pond_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_pond_0
    Sel: data_out_pond_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_pond_0
Connecting output cnst_port: data_out_pond_0
Connecting output cnst_port: valid_out_pond
Connecting cnst_port: flush
    memory syntax transformation!
    hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_9(ID:_U20, num_inputs:1, num_outputs:1, width:16)() : cgralib.Pond_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_pond_0
    Sel: data_out_pond_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_pond_0
Connecting output cnst_port: data_out_pond_0
Connecting output cnst_port: valid_out_pond
Connecting cnst_port: flush
