============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.14-s090_1
  Generated on:           Aug 18 2025  11:40:12 pm
  Module:                 sha256
  Technology libraries:   asap7sc7p5t_AO_LVT_TT_nldm_211120 1.0
                          asap7sc7p5t_INVBUF_LVT_TT_nldm_211120 1.0
                          asap7sc7p5t_OA_LVT_TT_nldm_211120 1.0
                          asap7sc7p5t_SEQ_LVT_TT_nldm_220123 1.0
                          asap7sc7p5t_SIMPLE_LVT_TT_nldm_211120 1.0
                          asap7sc7p5t_AO_SLVT_TT_nldm_211120 1.0
                          asap7sc7p5t_INVBUF_SLVT_TT_nldm_211120 1.0
                          asap7sc7p5t_OA_SLVT_TT_nldm_211120 1.0
                          asap7sc7p5t_SEQ_SLVT_TT_nldm_220123 1.0
                          asap7sc7p5t_SIMPLE_SLVT_TT_nldm_211120 1.0
                          physical_cells 
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                     Pin                                   Type             Fanout Load Slew Delay Arrival   
                                                                                   (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------------------------------
(clock clk)                                       launch                                                 0 R 
core_w_mem_inst_w_mem_reg[1][27]/CLK                                                       0    +0       0 R 
core_w_mem_inst_w_mem_reg[1][27]/QN               DFFASRHQNx1_ASAP7_75t_SL       6 11.1   70   +65      65 F 
core_g43108/A                                                                                   +0      65   
core_g43108/Y                                     XNOR2x1_ASAP7_75t_SL           1  3.2   35   +26      91 F 
core_g42671/A                                                                                   +0      91   
core_g42671/Y                                     XNOR2x1_ASAP7_75t_SL           2  3.9   38   +24     114 F 
core_csa_tree_w_mem_inst_add_205_29_g1665/A                                                     +0     114   
core_csa_tree_w_mem_inst_add_205_29_g1665/Y       XOR2x2_ASAP7_75t_SL            2  3.8   19   +32     146 R 
core_csa_tree_w_mem_inst_add_205_29_g1592/A                                                     +0     146   
core_csa_tree_w_mem_inst_add_205_29_g1592/Y       XOR2x2_ASAP7_75t_SL            1  3.2   15   +22     168 F 
core_csa_tree_w_mem_inst_add_205_29_g1559/A                                                     +0     168   
core_csa_tree_w_mem_inst_add_205_29_g1559/Y       XNOR2x1_ASAP7_75t_SL           3  4.5   28   +22     190 F 
core_final_adder_w_mem_inst_add_205_29_g1270/B                                                  +0     190   
core_final_adder_w_mem_inst_add_205_29_g1270/Y    NOR2xp33_ASAP7_75t_SL          3  4.2   83   +42     232 R 
core_final_adder_w_mem_inst_add_205_29_g1235/A                                                  +0     232   
core_final_adder_w_mem_inst_add_205_29_g1235/Y    NOR2xp33_ASAP7_75t_L           2  3.5   79   +55     288 F 
core_final_adder_w_mem_inst_add_205_29_g1221/A                                                  +0     288   
core_final_adder_w_mem_inst_add_205_29_g1221/Y    INVx1_ASAP7_75t_SL             1  2.1   33   +21     309 R 
core_final_adder_w_mem_inst_add_205_29_g1192/A                                                  +0     309   
core_final_adder_w_mem_inst_add_205_29_g1192/Y    NOR3xp33_ASAP7_75t_SL          1  2.1   46   +16     325 F 
core_final_adder_w_mem_inst_add_205_29_g1159/A1                                                 +0     325   
core_final_adder_w_mem_inst_add_205_29_g1159/Y    AO21x2_ASAP7_75t_SL            3  5.2   20   +31     356 F 
core_final_adder_w_mem_inst_add_205_29_g1153/A1                                                 +0     356   
core_final_adder_w_mem_inst_add_205_29_g1153/Y    AOI21xp5_ASAP7_75t_SL          3  5.0   73   +33     389 R 
core_final_adder_w_mem_inst_add_205_29_g1145/A2                                                 +0     389   
core_final_adder_w_mem_inst_add_205_29_g1145/Y    OA21x2_ASAP7_75t_SL            3  5.0   23   +27     416 R 
core_final_adder_w_mem_inst_add_205_29_g1137/A2                                                 +0     416   
core_final_adder_w_mem_inst_add_205_29_g1137/Y    OA21x2_ASAP7_75t_SL            4  7.1   28   +26     442 R 
core_final_adder_w_mem_inst_add_205_29_g1125/A3                                                 +0     442   
core_final_adder_w_mem_inst_add_205_29_g1125/Y    OA31x2_ASAP7_75t_SL            2  3.8   19   +26     468 R 
core_final_adder_w_mem_inst_add_205_29_g1117/A2                                                 +0     468   
core_final_adder_w_mem_inst_add_205_29_g1117/Y    OA21x2_ASAP7_75t_SL            2  3.9   19   +21     488 R 
core_final_adder_w_mem_inst_add_205_29_g1114/A2                                                 +0     488   
core_final_adder_w_mem_inst_add_205_29_g1114/Y    OA21x2_ASAP7_75t_SL            2  3.9   20   +21     509 R 
core_final_adder_w_mem_inst_add_205_29_g1112/A1                                                 +0     509   
core_final_adder_w_mem_inst_add_205_29_g1112/Y    OAI21xp5_ASAP7_75t_L           1  2.6   44   +21     530 F 
core_final_adder_w_mem_inst_add_205_29_g1111/A                                                  +0     530   
core_final_adder_w_mem_inst_add_205_29_g1111/Y    XOR2xp5_ASAP7_75t_SL           1  2.0   36   +20     550 F 
core_g54496/C1                                                                                  +0     550   
core_g54496/Y                                     AOI222xp33_ASAP7_75t_SL        1  2.1  115   +29     579 R 
core_w_mem_inst_w_mem_reg[15][31]/D               DFFASRHQNx1_ASAP7_75t_SL                      +0     579   
core_w_mem_inst_w_mem_reg[15][31]/CLK             setup                                    0   +21     600 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                       capture                                              600 R 
-------------------------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :       0ps 
Start-point  : core_w_mem_inst_w_mem_reg[1][27]/CLK
End-point    : core_w_mem_inst_w_mem_reg[15][31]/D

