- 7-segment display interfacing: https://www.fpga4student.com/2017/09/seven-segment-led-display-controller-verilog.html
- SystemVerilog standard: IEEE Std 1800-2017
- Time-division multiplexing techniques: "FPGA Prototyping by SystemVerilog Examples" by Pong P. Chu