Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_eyeriss_behav xil_defaultlib.tb_eyeriss xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'PE_array' does not have a parameter named ROW_LEN [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sim_1/imports/tb/tb_eyeriss.v:199]
WARNING: [VRFC 10-2861] module 'PE_array' does not have a parameter named COL_LEN [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sim_1/imports/tb/tb_eyeriss.v:200]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 4 for port 'i_layer_m' [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sim_1/imports/tb/tb_eyeriss.v:144]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'i_layer_r' [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sim_1/imports/tb/tb_eyeriss.v:148]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'i_layer_t' [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sim_1/imports/tb/tb_eyeriss.v:149]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'o_inst_bram_ra' [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sim_1/imports/tb/tb_eyeriss.v:156]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'o_inst_bram_wa' [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sim_1/imports/tb/tb_eyeriss.v:158]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 16 for port 'o_ifmap_glb_ra' [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/TOP_ctrl.v:438]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'i_layer_p' [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/TOP_ctrl.v:460]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'i_layer_r' [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/TOP_ctrl.v:462]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'i_layer_t' [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/TOP_ctrl.v:463]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 16 for port 'o_wght_glb_ra' [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/TOP_ctrl.v:467]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'i_layer_p' [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/TOP_ctrl.v:488]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 16 for port 'o_psum_glb_ra' [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/TOP_ctrl.v:494]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'i_layer_p' [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/TOP_ctrl.v:515]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 16 for port 'o_psum_glb_wa' [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/TOP_ctrl.v:522]
WARNING: [VRFC 10-5021] port 'i_pass_num' is not connected on this instance [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/TOP_ctrl.v:414]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
