#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Mar 24 23:04:42 2022
# Process ID: 12128
# Current directory: D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.runs/synth_1
# Command line: vivado.exe -log au_top_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl
# Log file: D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.runs/synth_1/au_top_0.vds
# Journal file: D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13168
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1018.059 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/au_top_0.v:7]
	Parameter S0_s_controller bound to: 1'b0 
	Parameter S1_s_controller bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_1' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/button_conditioner_1.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_6' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/pipeline_6.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_6' (1#1) [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/pipeline_6.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_1' (2#1) [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/button_conditioner_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_2' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/edge_detector_2.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_2' (3#1) [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/edge_detector_2.v:12]
INFO: [Synth 8-6157] synthesizing module 'alucheckfsm_3' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/alucheckfsm_3.v:7]
	Parameter S0_fsm_controller bound to: 1'b0 
	Parameter S1_fsm_controller bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'counter_7' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/counter_7.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11010 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 27'b011111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_7' (4#1) [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/counter_7.v:14]
INFO: [Synth 8-6157] synthesizing module 'alumanualcheckfsm_8' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/alumanualcheckfsm_8.v:7]
	Parameter S0_manual_controller bound to: 2'b00 
	Parameter S1_manual_controller bound to: 2'b01 
	Parameter S2_manual_controller bound to: 2'b10 
	Parameter S3_manual_controller bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'alu_15' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/alu_15.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_20' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/adder_20.v:7]
INFO: [Synth 8-6155] done synthesizing module 'adder_20' (5#1) [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/adder_20.v:7]
INFO: [Synth 8-6157] synthesizing module 'mul_21' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/mul_21.v:7]
INFO: [Synth 8-6155] done synthesizing module 'mul_21' (6#1) [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/mul_21.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_22' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/boolean_22.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_22' (7#1) [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/boolean_22.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_23' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/compare_23.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compare_23' (8#1) [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/compare_23.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_24' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/shifter_24.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_24' (9#1) [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/shifter_24.v:7]
INFO: [Synth 8-6157] synthesizing module 'enq_25' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/enq_25.v:7]
INFO: [Synth 8-6155] done synthesizing module 'enq_25' (10#1) [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/enq_25.v:7]
INFO: [Synth 8-6157] synthesizing module 'shd_26' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/shd_26.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shd_26' (11#1) [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/shd_26.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/alu_15.v:138]
INFO: [Synth 8-6155] done synthesizing module 'alu_15' (12#1) [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/alu_15.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alumanualcheckfsm_8' (13#1) [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/alumanualcheckfsm_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'aluromcheckfsm_9' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/aluromcheckfsm_9.v:7]
	Parameter S0_y_controller bound to: 6'b000000 
	Parameter S1_y_controller bound to: 6'b000001 
	Parameter S2_y_controller bound to: 6'b000010 
	Parameter S3_y_controller bound to: 6'b000011 
	Parameter S4_y_controller bound to: 6'b000100 
	Parameter S5_y_controller bound to: 6'b000101 
	Parameter S6_y_controller bound to: 6'b000110 
	Parameter S7_y_controller bound to: 6'b000111 
	Parameter S8_y_controller bound to: 6'b001000 
	Parameter S9_y_controller bound to: 6'b001001 
	Parameter S10_y_controller bound to: 6'b001010 
	Parameter S11_y_controller bound to: 6'b001011 
	Parameter S12_y_controller bound to: 6'b001100 
	Parameter S13_y_controller bound to: 6'b001101 
	Parameter S14_y_controller bound to: 6'b001110 
	Parameter S15_y_controller bound to: 6'b001111 
	Parameter S16_y_controller bound to: 6'b010000 
	Parameter S17_y_controller bound to: 6'b010001 
	Parameter S18_y_controller bound to: 6'b010010 
	Parameter S19_y_controller bound to: 6'b010011 
	Parameter S20_y_controller bound to: 6'b010100 
	Parameter S21_y_controller bound to: 6'b010101 
	Parameter S22_y_controller bound to: 6'b010110 
	Parameter S23_y_controller bound to: 6'b010111 
	Parameter S24_y_controller bound to: 6'b011000 
	Parameter S25_y_controller bound to: 6'b011001 
	Parameter S26_y_controller bound to: 6'b011010 
	Parameter S27_y_controller bound to: 6'b011011 
	Parameter S28_y_controller bound to: 6'b011100 
	Parameter S29_y_controller bound to: 6'b011101 
	Parameter S30_y_controller bound to: 6'b011110 
	Parameter S31_y_controller bound to: 6'b011111 
	Parameter S32_y_controller bound to: 6'b100000 
	Parameter S33_y_controller bound to: 6'b100001 
	Parameter S34_y_controller bound to: 6'b100010 
	Parameter S35_y_controller bound to: 6'b100011 
	Parameter S36_y_controller bound to: 6'b100100 
	Parameter S37_y_controller bound to: 6'b100101 
	Parameter S38_y_controller bound to: 6'b100110 
	Parameter S39_y_controller bound to: 6'b100111 
	Parameter S40_y_controller bound to: 6'b101000 
	Parameter S41_y_controller bound to: 6'b101001 
	Parameter S42_y_controller bound to: 6'b101010 
	Parameter S43_y_controller bound to: 6'b101011 
	Parameter S44_y_controller bound to: 6'b101100 
	Parameter S45_y_controller bound to: 6'b101101 
	Parameter S46_y_controller bound to: 6'b101110 
	Parameter S47_y_controller bound to: 6'b101111 
	Parameter S48_y_controller bound to: 6'b110000 
	Parameter S49_y_controller bound to: 6'b110001 
	Parameter S50_y_controller bound to: 6'b110010 
	Parameter S51_y_controller bound to: 6'b110011 
	Parameter S52_y_controller bound to: 6'b110100 
INFO: [Synth 8-6157] synthesizing module 'rom_16' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/rom_16.v:7]
	Parameter A bound to: 848'b11111010111100001010111100000000111100000000000000000000000000000001001000110100111111111111111111111111111111111111000011110000111100000000111111111111111111111111111111111111111100001111000011110000000011111111111111111111111111111111111111110000111100001111000000001111000000000000000000000000000000001111111111111111000000000000000000000000000000001111111111111111000000000000000000000000000000001111111111111111000000000000000000000000000000001111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000001111111111111110000000000011110011111111111111100000000000111101000000000000000011111111111111110000000000000010000000000000001000000000001111010000000000000000111111111111111100000000000000100000000000111101000000000000000 
	Parameter B bound to: 848'b00000000000011000000000000001111000000000000101000000000000011110000000000000100000000000000100000000000000000000000000000000100000000000000111100000000000010000000000000000000000000000000010000000000000011110000000000001000000000000000000000000000000001000000000000001111000000000000000011111111111111111111111111111111000000000000000011111111111111111111111111111111000000000000000011111111111111111111111111111111000000000000000011111111111111111111111111111111100000000000000001111111111111110000000000000000100000000000000001111111111111110000000000000000100000000000000001111111111111110000000000000000011111111111111101111111111111111111111111100010000000000000000000000000000111110000000000000001111111111111111100000000000000010111111111111111000000000001111111111111111111110000000000000001111111111111111100000000000111110000000000000001 
	Parameter ALUSGNL bound to: 212'b11111111111111111100110011001100110010111011101110111010101010101010100110011001100010001000011101110111011001100110010101010101010001000100001100110011001000100010001000100001000100010001000100000000000000000000 
	Parameter ZVN bound to: 159'b100100100100000000000000000000000000000000000000000000000000000000000000000000000000000000001100000001100000001100011010001100000010011001001001010001001000001 
	Parameter O bound to: 848'b11001111101011111111101011110000101011110000000011110000000000000000000100100011111111111111111111111111111111111111111100001111111111111111111100000000111111111111111111111111000011110000111100000000000000011111111100000000111111111111111100001111000000001000000000000000000000000000000000000000000000001111111111111111000000000000000011111111111111110000000000000000000000000000000011111111111111111111111111111111000000000000000000000000000000001111111111111111000000000000000000000000000000010000000000000001000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000011111110001111100000000000000000000000011101000100111111111111111100000000000000010000000000000001000000000000010111111111111111101111111111111111000000000000000100000000000000000000000001111011000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'rom_16' (14#1) [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/rom_16.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/aluromcheckfsm_9.v:134]
INFO: [Synth 8-6155] done synthesizing module 'aluromcheckfsm_9' (15#1) [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/aluromcheckfsm_9.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alucheckfsm_3' (16#1) [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/alucheckfsm_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_4' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/reset_conditioner_4.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_4' (17#1) [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/reset_conditioner_4.v:11]
INFO: [Synth 8-6157] synthesizing module 'pressbutton_5' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/pressbutton_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_10' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/multi_seven_seg_10.v:12]
	Parameter DIGITS bound to: 3'b100 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'counter_17' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/counter_17.v:14]
	Parameter SIZE bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 4'b0011 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 20'b00111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_17' (18#1) [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/counter_17.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_18' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/seven_seg_18.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_18' (19#1) [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/seven_seg_18.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_14' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/decoder_14.v:11]
	Parameter WIDTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'decoder_14' (20#1) [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/decoder_14.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_10' (21#1) [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/multi_seven_seg_10.v:12]
INFO: [Synth 8-6157] synthesizing module 'multi_dec_ctr_11' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/multi_dec_ctr_11.v:11]
	Parameter DIGITS bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'decimal_counter_19' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/decimal_counter_19.v:7]
INFO: [Synth 8-6155] done synthesizing module 'decimal_counter_19' (22#1) [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/decimal_counter_19.v:7]
INFO: [Synth 8-6155] done synthesizing module 'multi_dec_ctr_11' (23#1) [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/multi_dec_ctr_11.v:11]
INFO: [Synth 8-6157] synthesizing module 'pn_gen_12' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/pn_gen_12.v:11]
	Parameter SEED bound to: 128'b10000100001100100011001101010010001110100110000100111001011001100100001000111011011000100010010101100010010110010010110001100010 
INFO: [Synth 8-6155] done synthesizing module 'pn_gen_12' (24#1) [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/pn_gen_12.v:11]
INFO: [Synth 8-6157] synthesizing module 'pos_to_led_13' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/pos_to_led_13.v:7]
INFO: [Synth 8-226] default block is never used [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/pos_to_led_13.v:16]
INFO: [Synth 8-6155] done synthesizing module 'pos_to_led_13' (25#1) [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/pos_to_led_13.v:7]
INFO: [Synth 8-6155] done synthesizing module 'pressbutton_5' (26#1) [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/pressbutton_5.v:7]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (27#1) [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1018.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1018.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1018.059 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1018.059 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [F:/Alchitry/Alchitry Labs/library/components/au.xdc]
Parsing XDC File [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/constraint/alchitry.xdc]
Finished Parsing XDC File [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/constraint/io.xdc]
Finished Parsing XDC File [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1018.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1018.059 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1018.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1018.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1018.059 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_manual_controller_q_reg' in module 'alumanualcheckfsm_8'
INFO: [Synth 8-802] inferred FSM for state register 'M_y_controller_q_reg' in module 'aluromcheckfsm_9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    S0_manual_controller |                             0001 |                               00
    S1_manual_controller |                             0010 |                               01
    S2_manual_controller |                             0100 |                               10
    S3_manual_controller |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_manual_controller_q_reg' using encoding 'one-hot' in module 'alumanualcheckfsm_8'
WARNING: [Synth 8-327] inferring latch for variable 'num_show_reg' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/aluromcheckfsm_9.v:138]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         S0_y_controller | 00000000000000000000000000000000000000000000000000001 |                           000000
         S1_y_controller | 00000000000000000000000000000000000000000000000000010 |                           000001
         S2_y_controller | 00000000000000000000000000000000000000000000000000100 |                           000010
         S3_y_controller | 00000000000000000000000000000000000000000000000001000 |                           000011
         S4_y_controller | 00000000000000000000000000000000000000000000000010000 |                           000100
         S5_y_controller | 00000000000000000000000000000000000000000000000100000 |                           000101
         S6_y_controller | 00000000000000000000000000000000000000000000001000000 |                           000110
         S7_y_controller | 00000000000000000000000000000000000000000000010000000 |                           000111
         S8_y_controller | 00000000000000000000000000000000000000000000100000000 |                           001000
         S9_y_controller | 00000000000000000000000000000000000000000001000000000 |                           001001
        S10_y_controller | 00000000000000000000000000000000000000000010000000000 |                           001010
        S11_y_controller | 00000000000000000000000000000000000000000100000000000 |                           001011
        S12_y_controller | 00000000000000000000000000000000000000001000000000000 |                           001100
        S13_y_controller | 00000000000000000000000000000000000000010000000000000 |                           001101
        S14_y_controller | 00000000000000000000000000000000000000100000000000000 |                           001110
        S15_y_controller | 00000000000000000000000000000000000001000000000000000 |                           001111
        S16_y_controller | 00000000000000000000000000000000000010000000000000000 |                           010000
        S17_y_controller | 00000000000000000000000000000000000100000000000000000 |                           010001
        S18_y_controller | 00000000000000000000000000000000001000000000000000000 |                           010010
        S19_y_controller | 00000000000000000000000000000000010000000000000000000 |                           010011
        S20_y_controller | 00000000000000000000000000000000100000000000000000000 |                           010100
        S21_y_controller | 00000000000000000000000000000001000000000000000000000 |                           010101
        S22_y_controller | 00000000000000000000000000000010000000000000000000000 |                           010110
        S23_y_controller | 00000000000000000000000000000100000000000000000000000 |                           010111
        S24_y_controller | 00000000000000000000000000001000000000000000000000000 |                           011000
        S25_y_controller | 00000000000000000000000000010000000000000000000000000 |                           011001
        S26_y_controller | 00000000000000000000000000100000000000000000000000000 |                           011010
        S27_y_controller | 00000000000000000000000001000000000000000000000000000 |                           011011
        S28_y_controller | 00000000000000000000000010000000000000000000000000000 |                           011100
        S29_y_controller | 00000000000000000000000100000000000000000000000000000 |                           011101
        S30_y_controller | 00000000000000000000001000000000000000000000000000000 |                           011110
        S31_y_controller | 00000000000000000000010000000000000000000000000000000 |                           011111
        S32_y_controller | 00000000000000000000100000000000000000000000000000000 |                           100000
        S33_y_controller | 00000000000000000001000000000000000000000000000000000 |                           100001
        S34_y_controller | 00000000000000000010000000000000000000000000000000000 |                           100010
        S35_y_controller | 00000000000000000100000000000000000000000000000000000 |                           100011
        S36_y_controller | 00000000000000001000000000000000000000000000000000000 |                           100100
        S37_y_controller | 00000000000000010000000000000000000000000000000000000 |                           100101
        S38_y_controller | 00000000000000100000000000000000000000000000000000000 |                           100110
        S39_y_controller | 00000000000001000000000000000000000000000000000000000 |                           100111
        S40_y_controller | 00000000000010000000000000000000000000000000000000000 |                           101000
        S41_y_controller | 00000000000100000000000000000000000000000000000000000 |                           101001
        S42_y_controller | 00000000001000000000000000000000000000000000000000000 |                           101010
        S43_y_controller | 00000000010000000000000000000000000000000000000000000 |                           101011
        S44_y_controller | 00000000100000000000000000000000000000000000000000000 |                           101100
        S45_y_controller | 00000001000000000000000000000000000000000000000000000 |                           101101
        S46_y_controller | 00000010000000000000000000000000000000000000000000000 |                           101110
        S47_y_controller | 00000100000000000000000000000000000000000000000000000 |                           101111
        S48_y_controller | 00001000000000000000000000000000000000000000000000000 |                           110000
        S49_y_controller | 00010000000000000000000000000000000000000000000000000 |                           110001
        S50_y_controller | 00100000000000000000000000000000000000000000000000000 |                           110010
        S51_y_controller | 01000000000000000000000000000000000000000000000000000 |                           110011
        S52_y_controller | 10000000000000000000000000000000000000000000000000000 |                           110100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_y_controller_q_reg' using encoding 'one-hot' in module 'aluromcheckfsm_9'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1018.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 4     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   4 Input     32 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 4     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   4 Input   24 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 15    
	   6 Input   16 Bit        Muxes := 2     
	   5 Input   16 Bit        Muxes := 2     
	   4 Input   16 Bit        Muxes := 3     
	   8 Input   16 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 1     
	  53 Input    6 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 9     
	  16 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 6     
	   6 Input    1 Bit        Muxes := 2     
	  53 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP aluromcheckfsm1/alu1/mul1/s0, operation Mode is: A*B.
DSP Report: operator aluromcheckfsm1/alu1/mul1/s0 is absorbed into DSP aluromcheckfsm1/alu1/mul1/s0.
DSP Report: Generating DSP alumanualcheckfsm1/alu1/mul1/s0, operation Mode is: A2*B2.
DSP Report: register alumanualcheckfsm1/M_register_2_q_reg is absorbed into DSP alumanualcheckfsm1/alu1/mul1/s0.
DSP Report: register alumanualcheckfsm1/M_register_1_q_reg is absorbed into DSP alumanualcheckfsm1/alu1/mul1/s0.
DSP Report: operator alumanualcheckfsm1/alu1/mul1/s0 is absorbed into DSP alumanualcheckfsm1/alu1/mul1/s0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1018.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mul_21        | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alucheckfsm_3 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1018.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1033.426 ; gain = 15.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1105.469 ; gain = 87.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 1121.297 ; gain = 103.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 1121.297 ; gain = 103.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1121.297 ; gain = 103.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1121.297 ; gain = 103.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1121.297 ; gain = 103.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1121.297 ; gain = 103.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     3|
|2     |CARRY4  |    70|
|3     |DSP48E1 |     2|
|5     |LUT1    |    27|
|6     |LUT2    |   110|
|7     |LUT3    |    38|
|8     |LUT4    |    91|
|9     |LUT5    |   100|
|10    |LUT6    |   323|
|11    |FDRE    |   409|
|12    |FDSE    |    58|
|13    |LD      |     2|
|14    |IBUF    |    26|
|15    |OBUF    |    45|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1121.297 ; gain = 103.238
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 1121.297 ; gain = 103.238
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1121.297 ; gain = 103.238
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1121.297 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 74 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1121.297 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
77 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1121.297 ; gain = 121.723
INFO: [Common 17-1381] The checkpoint 'D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 24 23:05:37 2022...
