<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `/home/runner/.cargo/registry/src/index.crates.io-1949cf8c6b5b557f/rp2040-pac-0.6.0/src/i2c0/ic_data_cmd.rs`."><title>ic_data_cmd.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-ca0dd0c4.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="rp2040_pac" data-themes="" data-resource-suffix="" data-rustdoc-version="1.93.1 (01f6ddf75 2026-02-11)" data-channel="1.93.1" data-search-js="search-9e2438ea.js" data-stringdex-js="stringdex-a3946164.js" data-settings-js="settings-c38705f0.js" ><script src="../../../static.files/storage-e2aeef58.js"></script><script defer src="../../../static.files/src-script-813739b1.js"></script><script defer src="../../../src-files.js"></script><script defer src="../../../static.files/main-a410ff4d.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-263c88ec.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">rp2040_pac/i2c0/</div>ic_data_cmd.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-3"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="attr">#[doc = <span class="string">"Register `IC_DATA_CMD` reader"</span>]
<a href=#2 id=2 data-nosnippet>2</a></span><span class="kw">pub type </span>R = <span class="kw">crate</span>::R&lt;IC_DATA_CMD_SPEC&gt;;
<a href=#3 id=3 data-nosnippet>3</a><span class="attr">#[doc = <span class="string">"Register `IC_DATA_CMD` writer"</span>]
<a href=#4 id=4 data-nosnippet>4</a></span><span class="kw">pub type </span>W = <span class="kw">crate</span>::W&lt;IC_DATA_CMD_SPEC&gt;;
<a href=#5 id=5 data-nosnippet>5</a><span class="attr">#[doc = <span class="string">"Field `DAT` reader - This register contains the data to be transmitted or received on the I2C bus. If you are writing to this register and want to perform a read, bits 7:0 (DAT) are ignored by the DW_apb_i2c. However, when you read this register, these bits return the value of data received on the DW_apb_i2c interface.  
<a href=#6 id=6 data-nosnippet>6</a>
<a href=#7 id=7 data-nosnippet>7</a> Reset value: 0x0"</span>]
<a href=#8 id=8 data-nosnippet>8</a></span><span class="kw">pub type </span>DAT_R = <span class="kw">crate</span>::FieldReader;
<a href=#9 id=9 data-nosnippet>9</a><span class="attr">#[doc = <span class="string">"Field `DAT` writer - This register contains the data to be transmitted or received on the I2C bus. If you are writing to this register and want to perform a read, bits 7:0 (DAT) are ignored by the DW_apb_i2c. However, when you read this register, these bits return the value of data received on the DW_apb_i2c interface.  
<a href=#10 id=10 data-nosnippet>10</a>
<a href=#11 id=11 data-nosnippet>11</a> Reset value: 0x0"</span>]
<a href=#12 id=12 data-nosnippet>12</a></span><span class="kw">pub type </span>DAT_W&lt;<span class="lifetime">'a</span>, REG&gt; = <span class="kw">crate</span>::FieldWriter&lt;<span class="lifetime">'a</span>, REG, <span class="number">8</span>&gt;;
<a href=#13 id=13 data-nosnippet>13</a><span class="attr">#[doc = <span class="string">"Field `CMD` reader - This bit controls whether a read or a write is performed. This bit does not control the direction when the DW_apb_i2con acts as a slave. It controls only the direction when it acts as a master.  
<a href=#14 id=14 data-nosnippet>14</a>
<a href=#15 id=15 data-nosnippet>15</a> When a command is entered in the TX FIFO, this bit distinguishes the write and read commands. In slave-receiver mode, this bit is a 'don't care' because writes to this register are not required. In slave-transmitter mode, a '0' indicates that the data in IC_DATA_CMD is to be transmitted.  
<a href=#16 id=16 data-nosnippet>16</a>
<a href=#17 id=17 data-nosnippet>17</a> When programming this bit, you should remember the following: attempting to perform a read operation after a General Call command has been sent results in a TX_ABRT interrupt (bit 6 of the IC_RAW_INTR_STAT register), unless bit 11 (SPECIAL) in the IC_TAR register has been cleared. If a '1' is written to this bit after receiving a RD_REQ interrupt, then a TX_ABRT interrupt occurs.  
<a href=#18 id=18 data-nosnippet>18</a>
<a href=#19 id=19 data-nosnippet>19</a> Reset value: 0x0"</span>]
<a href=#20 id=20 data-nosnippet>20</a></span><span class="kw">pub type </span>CMD_R = <span class="kw">crate</span>::BitReader&lt;CMD_A&gt;;
<a href=#21 id=21 data-nosnippet>21</a><span class="attr">#[doc = <span class="string">"This bit controls whether a read or a write is performed. This bit does not control the direction when the DW_apb_i2con acts as a slave. It controls only the direction when it acts as a master.  
<a href=#22 id=22 data-nosnippet>22</a>
<a href=#23 id=23 data-nosnippet>23</a> When a command is entered in the TX FIFO, this bit distinguishes the write and read commands. In slave-receiver mode, this bit is a 'don't care' because writes to this register are not required. In slave-transmitter mode, a '0' indicates that the data in IC_DATA_CMD is to be transmitted.  
<a href=#24 id=24 data-nosnippet>24</a>
<a href=#25 id=25 data-nosnippet>25</a> When programming this bit, you should remember the following: attempting to perform a read operation after a General Call command has been sent results in a TX_ABRT interrupt (bit 6 of the IC_RAW_INTR_STAT register), unless bit 11 (SPECIAL) in the IC_TAR register has been cleared. If a '1' is written to this bit after receiving a RD_REQ interrupt, then a TX_ABRT interrupt occurs.  
<a href=#26 id=26 data-nosnippet>26</a>
<a href=#27 id=27 data-nosnippet>27</a> Reset value: 0x0  
<a href=#28 id=28 data-nosnippet>28</a>
<a href=#29 id=29 data-nosnippet>29</a>Value on reset: 0"</span>]
<a href=#30 id=30 data-nosnippet>30</a>#[derive(Clone, Copy, Debug, PartialEq, Eq)]
<a href=#31 id=31 data-nosnippet>31</a></span><span class="kw">pub enum </span>CMD_A {
<a href=#32 id=32 data-nosnippet>32</a>    <span class="attr">#[doc = <span class="string">"0: Master Write Command"</span>]
<a href=#33 id=33 data-nosnippet>33</a>    </span>WRITE = <span class="number">0</span>,
<a href=#34 id=34 data-nosnippet>34</a>    <span class="attr">#[doc = <span class="string">"1: Master Read Command"</span>]
<a href=#35 id=35 data-nosnippet>35</a>    </span>READ = <span class="number">1</span>,
<a href=#36 id=36 data-nosnippet>36</a>}
<a href=#37 id=37 data-nosnippet>37</a><span class="kw">impl </span>From&lt;CMD_A&gt; <span class="kw">for </span>bool {
<a href=#38 id=38 data-nosnippet>38</a>    <span class="attr">#[inline(always)]
<a href=#39 id=39 data-nosnippet>39</a>    </span><span class="kw">fn </span>from(variant: CMD_A) -&gt; <span class="self">Self </span>{
<a href=#40 id=40 data-nosnippet>40</a>        variant <span class="kw">as </span><span class="macro">u8 !</span>= <span class="number">0
<a href=#41 id=41 data-nosnippet>41</a>    </span>}
<a href=#42 id=42 data-nosnippet>42</a>}
<a href=#43 id=43 data-nosnippet>43</a><span class="kw">impl </span>CMD_R {
<a href=#44 id=44 data-nosnippet>44</a>    <span class="attr">#[doc = <span class="string">"Get enumerated values variant"</span>]
<a href=#45 id=45 data-nosnippet>45</a>    #[inline(always)]
<a href=#46 id=46 data-nosnippet>46</a>    </span><span class="kw">pub const fn </span>variant(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; CMD_A {
<a href=#47 id=47 data-nosnippet>47</a>        <span class="kw">match </span><span class="self">self</span>.bits {
<a href=#48 id=48 data-nosnippet>48</a>            <span class="bool-val">false </span>=&gt; CMD_A::WRITE,
<a href=#49 id=49 data-nosnippet>49</a>            <span class="bool-val">true </span>=&gt; CMD_A::READ,
<a href=#50 id=50 data-nosnippet>50</a>        }
<a href=#51 id=51 data-nosnippet>51</a>    }
<a href=#52 id=52 data-nosnippet>52</a>    <span class="attr">#[doc = <span class="string">"Master Write Command"</span>]
<a href=#53 id=53 data-nosnippet>53</a>    #[inline(always)]
<a href=#54 id=54 data-nosnippet>54</a>    </span><span class="kw">pub fn </span>is_write(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
<a href=#55 id=55 data-nosnippet>55</a>        <span class="kw-2">*</span><span class="self">self </span>== CMD_A::WRITE
<a href=#56 id=56 data-nosnippet>56</a>    }
<a href=#57 id=57 data-nosnippet>57</a>    <span class="attr">#[doc = <span class="string">"Master Read Command"</span>]
<a href=#58 id=58 data-nosnippet>58</a>    #[inline(always)]
<a href=#59 id=59 data-nosnippet>59</a>    </span><span class="kw">pub fn </span>is_read(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
<a href=#60 id=60 data-nosnippet>60</a>        <span class="kw-2">*</span><span class="self">self </span>== CMD_A::READ
<a href=#61 id=61 data-nosnippet>61</a>    }
<a href=#62 id=62 data-nosnippet>62</a>}
<a href=#63 id=63 data-nosnippet>63</a><span class="attr">#[doc = <span class="string">"Field `CMD` writer - This bit controls whether a read or a write is performed. This bit does not control the direction when the DW_apb_i2con acts as a slave. It controls only the direction when it acts as a master.  
<a href=#64 id=64 data-nosnippet>64</a>
<a href=#65 id=65 data-nosnippet>65</a> When a command is entered in the TX FIFO, this bit distinguishes the write and read commands. In slave-receiver mode, this bit is a 'don't care' because writes to this register are not required. In slave-transmitter mode, a '0' indicates that the data in IC_DATA_CMD is to be transmitted.  
<a href=#66 id=66 data-nosnippet>66</a>
<a href=#67 id=67 data-nosnippet>67</a> When programming this bit, you should remember the following: attempting to perform a read operation after a General Call command has been sent results in a TX_ABRT interrupt (bit 6 of the IC_RAW_INTR_STAT register), unless bit 11 (SPECIAL) in the IC_TAR register has been cleared. If a '1' is written to this bit after receiving a RD_REQ interrupt, then a TX_ABRT interrupt occurs.  
<a href=#68 id=68 data-nosnippet>68</a>
<a href=#69 id=69 data-nosnippet>69</a> Reset value: 0x0"</span>]
<a href=#70 id=70 data-nosnippet>70</a></span><span class="kw">pub type </span>CMD_W&lt;<span class="lifetime">'a</span>, REG&gt; = <span class="kw">crate</span>::BitWriter&lt;<span class="lifetime">'a</span>, REG, CMD_A&gt;;
<a href=#71 id=71 data-nosnippet>71</a><span class="kw">impl</span>&lt;<span class="lifetime">'a</span>, REG&gt; CMD_W&lt;<span class="lifetime">'a</span>, REG&gt;
<a href=#72 id=72 data-nosnippet>72</a><span class="kw">where
<a href=#73 id=73 data-nosnippet>73</a>    </span>REG: <span class="kw">crate</span>::Writable + <span class="kw">crate</span>::RegisterSpec,
<a href=#74 id=74 data-nosnippet>74</a>{
<a href=#75 id=75 data-nosnippet>75</a>    <span class="attr">#[doc = <span class="string">"Master Write Command"</span>]
<a href=#76 id=76 data-nosnippet>76</a>    #[inline(always)]
<a href=#77 id=77 data-nosnippet>77</a>    </span><span class="kw">pub fn </span>write(<span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span><span class="lifetime">'a </span><span class="kw-2">mut </span><span class="kw">crate</span>::W&lt;REG&gt; {
<a href=#78 id=78 data-nosnippet>78</a>        <span class="self">self</span>.variant(CMD_A::WRITE)
<a href=#79 id=79 data-nosnippet>79</a>    }
<a href=#80 id=80 data-nosnippet>80</a>    <span class="attr">#[doc = <span class="string">"Master Read Command"</span>]
<a href=#81 id=81 data-nosnippet>81</a>    #[inline(always)]
<a href=#82 id=82 data-nosnippet>82</a>    </span><span class="kw">pub fn </span>read(<span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span><span class="lifetime">'a </span><span class="kw-2">mut </span><span class="kw">crate</span>::W&lt;REG&gt; {
<a href=#83 id=83 data-nosnippet>83</a>        <span class="self">self</span>.variant(CMD_A::READ)
<a href=#84 id=84 data-nosnippet>84</a>    }
<a href=#85 id=85 data-nosnippet>85</a>}
<a href=#86 id=86 data-nosnippet>86</a><span class="attr">#[doc = <span class="string">"Field `STOP` reader - This bit controls whether a STOP is issued after the byte is sent or received.  
<a href=#87 id=87 data-nosnippet>87</a>
<a href=#88 id=88 data-nosnippet>88</a> - 1 - STOP is issued after this byte, regardless of whether or not the Tx FIFO is empty. If the Tx FIFO is not empty, the master immediately tries to start a new transfer by issuing a START and arbitrating for the bus. - 0 - STOP is not issued after this byte, regardless of whether or not the Tx FIFO is empty. If the Tx FIFO is not empty, the master continues the current transfer by sending/receiving data bytes according to the value of the CMD bit. If the Tx FIFO is empty, the master holds the SCL line low and stalls the bus until a new command is available in the Tx FIFO. Reset value: 0x0"</span>]
<a href=#89 id=89 data-nosnippet>89</a></span><span class="kw">pub type </span>STOP_R = <span class="kw">crate</span>::BitReader&lt;STOP_A&gt;;
<a href=#90 id=90 data-nosnippet>90</a><span class="attr">#[doc = <span class="string">"This bit controls whether a STOP is issued after the byte is sent or received.  
<a href=#91 id=91 data-nosnippet>91</a>
<a href=#92 id=92 data-nosnippet>92</a> - 1 - STOP is issued after this byte, regardless of whether or not the Tx FIFO is empty. If the Tx FIFO is not empty, the master immediately tries to start a new transfer by issuing a START and arbitrating for the bus. - 0 - STOP is not issued after this byte, regardless of whether or not the Tx FIFO is empty. If the Tx FIFO is not empty, the master continues the current transfer by sending/receiving data bytes according to the value of the CMD bit. If the Tx FIFO is empty, the master holds the SCL line low and stalls the bus until a new command is available in the Tx FIFO. Reset value: 0x0  
<a href=#93 id=93 data-nosnippet>93</a>
<a href=#94 id=94 data-nosnippet>94</a>Value on reset: 0"</span>]
<a href=#95 id=95 data-nosnippet>95</a>#[derive(Clone, Copy, Debug, PartialEq, Eq)]
<a href=#96 id=96 data-nosnippet>96</a></span><span class="kw">pub enum </span>STOP_A {
<a href=#97 id=97 data-nosnippet>97</a>    <span class="attr">#[doc = <span class="string">"0: Don't Issue STOP after this command"</span>]
<a href=#98 id=98 data-nosnippet>98</a>    </span>DISABLE = <span class="number">0</span>,
<a href=#99 id=99 data-nosnippet>99</a>    <span class="attr">#[doc = <span class="string">"1: Issue STOP after this command"</span>]
<a href=#100 id=100 data-nosnippet>100</a>    </span>ENABLE = <span class="number">1</span>,
<a href=#101 id=101 data-nosnippet>101</a>}
<a href=#102 id=102 data-nosnippet>102</a><span class="kw">impl </span>From&lt;STOP_A&gt; <span class="kw">for </span>bool {
<a href=#103 id=103 data-nosnippet>103</a>    <span class="attr">#[inline(always)]
<a href=#104 id=104 data-nosnippet>104</a>    </span><span class="kw">fn </span>from(variant: STOP_A) -&gt; <span class="self">Self </span>{
<a href=#105 id=105 data-nosnippet>105</a>        variant <span class="kw">as </span><span class="macro">u8 !</span>= <span class="number">0
<a href=#106 id=106 data-nosnippet>106</a>    </span>}
<a href=#107 id=107 data-nosnippet>107</a>}
<a href=#108 id=108 data-nosnippet>108</a><span class="kw">impl </span>STOP_R {
<a href=#109 id=109 data-nosnippet>109</a>    <span class="attr">#[doc = <span class="string">"Get enumerated values variant"</span>]
<a href=#110 id=110 data-nosnippet>110</a>    #[inline(always)]
<a href=#111 id=111 data-nosnippet>111</a>    </span><span class="kw">pub const fn </span>variant(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; STOP_A {
<a href=#112 id=112 data-nosnippet>112</a>        <span class="kw">match </span><span class="self">self</span>.bits {
<a href=#113 id=113 data-nosnippet>113</a>            <span class="bool-val">false </span>=&gt; STOP_A::DISABLE,
<a href=#114 id=114 data-nosnippet>114</a>            <span class="bool-val">true </span>=&gt; STOP_A::ENABLE,
<a href=#115 id=115 data-nosnippet>115</a>        }
<a href=#116 id=116 data-nosnippet>116</a>    }
<a href=#117 id=117 data-nosnippet>117</a>    <span class="attr">#[doc = <span class="string">"Don't Issue STOP after this command"</span>]
<a href=#118 id=118 data-nosnippet>118</a>    #[inline(always)]
<a href=#119 id=119 data-nosnippet>119</a>    </span><span class="kw">pub fn </span>is_disable(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
<a href=#120 id=120 data-nosnippet>120</a>        <span class="kw-2">*</span><span class="self">self </span>== STOP_A::DISABLE
<a href=#121 id=121 data-nosnippet>121</a>    }
<a href=#122 id=122 data-nosnippet>122</a>    <span class="attr">#[doc = <span class="string">"Issue STOP after this command"</span>]
<a href=#123 id=123 data-nosnippet>123</a>    #[inline(always)]
<a href=#124 id=124 data-nosnippet>124</a>    </span><span class="kw">pub fn </span>is_enable(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
<a href=#125 id=125 data-nosnippet>125</a>        <span class="kw-2">*</span><span class="self">self </span>== STOP_A::ENABLE
<a href=#126 id=126 data-nosnippet>126</a>    }
<a href=#127 id=127 data-nosnippet>127</a>}
<a href=#128 id=128 data-nosnippet>128</a><span class="attr">#[doc = <span class="string">"Field `STOP` writer - This bit controls whether a STOP is issued after the byte is sent or received.  
<a href=#129 id=129 data-nosnippet>129</a>
<a href=#130 id=130 data-nosnippet>130</a> - 1 - STOP is issued after this byte, regardless of whether or not the Tx FIFO is empty. If the Tx FIFO is not empty, the master immediately tries to start a new transfer by issuing a START and arbitrating for the bus. - 0 - STOP is not issued after this byte, regardless of whether or not the Tx FIFO is empty. If the Tx FIFO is not empty, the master continues the current transfer by sending/receiving data bytes according to the value of the CMD bit. If the Tx FIFO is empty, the master holds the SCL line low and stalls the bus until a new command is available in the Tx FIFO. Reset value: 0x0"</span>]
<a href=#131 id=131 data-nosnippet>131</a></span><span class="kw">pub type </span>STOP_W&lt;<span class="lifetime">'a</span>, REG&gt; = <span class="kw">crate</span>::BitWriter&lt;<span class="lifetime">'a</span>, REG, STOP_A&gt;;
<a href=#132 id=132 data-nosnippet>132</a><span class="kw">impl</span>&lt;<span class="lifetime">'a</span>, REG&gt; STOP_W&lt;<span class="lifetime">'a</span>, REG&gt;
<a href=#133 id=133 data-nosnippet>133</a><span class="kw">where
<a href=#134 id=134 data-nosnippet>134</a>    </span>REG: <span class="kw">crate</span>::Writable + <span class="kw">crate</span>::RegisterSpec,
<a href=#135 id=135 data-nosnippet>135</a>{
<a href=#136 id=136 data-nosnippet>136</a>    <span class="attr">#[doc = <span class="string">"Don't Issue STOP after this command"</span>]
<a href=#137 id=137 data-nosnippet>137</a>    #[inline(always)]
<a href=#138 id=138 data-nosnippet>138</a>    </span><span class="kw">pub fn </span>disable(<span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span><span class="lifetime">'a </span><span class="kw-2">mut </span><span class="kw">crate</span>::W&lt;REG&gt; {
<a href=#139 id=139 data-nosnippet>139</a>        <span class="self">self</span>.variant(STOP_A::DISABLE)
<a href=#140 id=140 data-nosnippet>140</a>    }
<a href=#141 id=141 data-nosnippet>141</a>    <span class="attr">#[doc = <span class="string">"Issue STOP after this command"</span>]
<a href=#142 id=142 data-nosnippet>142</a>    #[inline(always)]
<a href=#143 id=143 data-nosnippet>143</a>    </span><span class="kw">pub fn </span>enable(<span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span><span class="lifetime">'a </span><span class="kw-2">mut </span><span class="kw">crate</span>::W&lt;REG&gt; {
<a href=#144 id=144 data-nosnippet>144</a>        <span class="self">self</span>.variant(STOP_A::ENABLE)
<a href=#145 id=145 data-nosnippet>145</a>    }
<a href=#146 id=146 data-nosnippet>146</a>}
<a href=#147 id=147 data-nosnippet>147</a><span class="attr">#[doc = <span class="string">"Field `RESTART` reader - This bit controls whether a RESTART is issued before the byte is sent or received.  
<a href=#148 id=148 data-nosnippet>148</a>
<a href=#149 id=149 data-nosnippet>149</a> 1 - If IC_RESTART_EN is 1, a RESTART is issued before the data is sent/received (according to the value of CMD), regardless of whether or not the transfer direction is changing from the previous command; if IC_RESTART_EN is 0, a STOP followed by a START is issued instead.  
<a href=#150 id=150 data-nosnippet>150</a>
<a href=#151 id=151 data-nosnippet>151</a> 0 - If IC_RESTART_EN is 1, a RESTART is issued only if the transfer direction is changing from the previous command; if IC_RESTART_EN is 0, a STOP followed by a START is issued instead.  
<a href=#152 id=152 data-nosnippet>152</a>
<a href=#153 id=153 data-nosnippet>153</a> Reset value: 0x0"</span>]
<a href=#154 id=154 data-nosnippet>154</a></span><span class="kw">pub type </span>RESTART_R = <span class="kw">crate</span>::BitReader&lt;RESTART_A&gt;;
<a href=#155 id=155 data-nosnippet>155</a><span class="attr">#[doc = <span class="string">"This bit controls whether a RESTART is issued before the byte is sent or received.  
<a href=#156 id=156 data-nosnippet>156</a>
<a href=#157 id=157 data-nosnippet>157</a> 1 - If IC_RESTART_EN is 1, a RESTART is issued before the data is sent/received (according to the value of CMD), regardless of whether or not the transfer direction is changing from the previous command; if IC_RESTART_EN is 0, a STOP followed by a START is issued instead.  
<a href=#158 id=158 data-nosnippet>158</a>
<a href=#159 id=159 data-nosnippet>159</a> 0 - If IC_RESTART_EN is 1, a RESTART is issued only if the transfer direction is changing from the previous command; if IC_RESTART_EN is 0, a STOP followed by a START is issued instead.  
<a href=#160 id=160 data-nosnippet>160</a>
<a href=#161 id=161 data-nosnippet>161</a> Reset value: 0x0  
<a href=#162 id=162 data-nosnippet>162</a>
<a href=#163 id=163 data-nosnippet>163</a>Value on reset: 0"</span>]
<a href=#164 id=164 data-nosnippet>164</a>#[derive(Clone, Copy, Debug, PartialEq, Eq)]
<a href=#165 id=165 data-nosnippet>165</a></span><span class="kw">pub enum </span>RESTART_A {
<a href=#166 id=166 data-nosnippet>166</a>    <span class="attr">#[doc = <span class="string">"0: Don't Issue RESTART before this command"</span>]
<a href=#167 id=167 data-nosnippet>167</a>    </span>DISABLE = <span class="number">0</span>,
<a href=#168 id=168 data-nosnippet>168</a>    <span class="attr">#[doc = <span class="string">"1: Issue RESTART before this command"</span>]
<a href=#169 id=169 data-nosnippet>169</a>    </span>ENABLE = <span class="number">1</span>,
<a href=#170 id=170 data-nosnippet>170</a>}
<a href=#171 id=171 data-nosnippet>171</a><span class="kw">impl </span>From&lt;RESTART_A&gt; <span class="kw">for </span>bool {
<a href=#172 id=172 data-nosnippet>172</a>    <span class="attr">#[inline(always)]
<a href=#173 id=173 data-nosnippet>173</a>    </span><span class="kw">fn </span>from(variant: RESTART_A) -&gt; <span class="self">Self </span>{
<a href=#174 id=174 data-nosnippet>174</a>        variant <span class="kw">as </span><span class="macro">u8 !</span>= <span class="number">0
<a href=#175 id=175 data-nosnippet>175</a>    </span>}
<a href=#176 id=176 data-nosnippet>176</a>}
<a href=#177 id=177 data-nosnippet>177</a><span class="kw">impl </span>RESTART_R {
<a href=#178 id=178 data-nosnippet>178</a>    <span class="attr">#[doc = <span class="string">"Get enumerated values variant"</span>]
<a href=#179 id=179 data-nosnippet>179</a>    #[inline(always)]
<a href=#180 id=180 data-nosnippet>180</a>    </span><span class="kw">pub const fn </span>variant(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; RESTART_A {
<a href=#181 id=181 data-nosnippet>181</a>        <span class="kw">match </span><span class="self">self</span>.bits {
<a href=#182 id=182 data-nosnippet>182</a>            <span class="bool-val">false </span>=&gt; RESTART_A::DISABLE,
<a href=#183 id=183 data-nosnippet>183</a>            <span class="bool-val">true </span>=&gt; RESTART_A::ENABLE,
<a href=#184 id=184 data-nosnippet>184</a>        }
<a href=#185 id=185 data-nosnippet>185</a>    }
<a href=#186 id=186 data-nosnippet>186</a>    <span class="attr">#[doc = <span class="string">"Don't Issue RESTART before this command"</span>]
<a href=#187 id=187 data-nosnippet>187</a>    #[inline(always)]
<a href=#188 id=188 data-nosnippet>188</a>    </span><span class="kw">pub fn </span>is_disable(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
<a href=#189 id=189 data-nosnippet>189</a>        <span class="kw-2">*</span><span class="self">self </span>== RESTART_A::DISABLE
<a href=#190 id=190 data-nosnippet>190</a>    }
<a href=#191 id=191 data-nosnippet>191</a>    <span class="attr">#[doc = <span class="string">"Issue RESTART before this command"</span>]
<a href=#192 id=192 data-nosnippet>192</a>    #[inline(always)]
<a href=#193 id=193 data-nosnippet>193</a>    </span><span class="kw">pub fn </span>is_enable(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
<a href=#194 id=194 data-nosnippet>194</a>        <span class="kw-2">*</span><span class="self">self </span>== RESTART_A::ENABLE
<a href=#195 id=195 data-nosnippet>195</a>    }
<a href=#196 id=196 data-nosnippet>196</a>}
<a href=#197 id=197 data-nosnippet>197</a><span class="attr">#[doc = <span class="string">"Field `RESTART` writer - This bit controls whether a RESTART is issued before the byte is sent or received.  
<a href=#198 id=198 data-nosnippet>198</a>
<a href=#199 id=199 data-nosnippet>199</a> 1 - If IC_RESTART_EN is 1, a RESTART is issued before the data is sent/received (according to the value of CMD), regardless of whether or not the transfer direction is changing from the previous command; if IC_RESTART_EN is 0, a STOP followed by a START is issued instead.  
<a href=#200 id=200 data-nosnippet>200</a>
<a href=#201 id=201 data-nosnippet>201</a> 0 - If IC_RESTART_EN is 1, a RESTART is issued only if the transfer direction is changing from the previous command; if IC_RESTART_EN is 0, a STOP followed by a START is issued instead.  
<a href=#202 id=202 data-nosnippet>202</a>
<a href=#203 id=203 data-nosnippet>203</a> Reset value: 0x0"</span>]
<a href=#204 id=204 data-nosnippet>204</a></span><span class="kw">pub type </span>RESTART_W&lt;<span class="lifetime">'a</span>, REG&gt; = <span class="kw">crate</span>::BitWriter&lt;<span class="lifetime">'a</span>, REG, RESTART_A&gt;;
<a href=#205 id=205 data-nosnippet>205</a><span class="kw">impl</span>&lt;<span class="lifetime">'a</span>, REG&gt; RESTART_W&lt;<span class="lifetime">'a</span>, REG&gt;
<a href=#206 id=206 data-nosnippet>206</a><span class="kw">where
<a href=#207 id=207 data-nosnippet>207</a>    </span>REG: <span class="kw">crate</span>::Writable + <span class="kw">crate</span>::RegisterSpec,
<a href=#208 id=208 data-nosnippet>208</a>{
<a href=#209 id=209 data-nosnippet>209</a>    <span class="attr">#[doc = <span class="string">"Don't Issue RESTART before this command"</span>]
<a href=#210 id=210 data-nosnippet>210</a>    #[inline(always)]
<a href=#211 id=211 data-nosnippet>211</a>    </span><span class="kw">pub fn </span>disable(<span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span><span class="lifetime">'a </span><span class="kw-2">mut </span><span class="kw">crate</span>::W&lt;REG&gt; {
<a href=#212 id=212 data-nosnippet>212</a>        <span class="self">self</span>.variant(RESTART_A::DISABLE)
<a href=#213 id=213 data-nosnippet>213</a>    }
<a href=#214 id=214 data-nosnippet>214</a>    <span class="attr">#[doc = <span class="string">"Issue RESTART before this command"</span>]
<a href=#215 id=215 data-nosnippet>215</a>    #[inline(always)]
<a href=#216 id=216 data-nosnippet>216</a>    </span><span class="kw">pub fn </span>enable(<span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span><span class="lifetime">'a </span><span class="kw-2">mut </span><span class="kw">crate</span>::W&lt;REG&gt; {
<a href=#217 id=217 data-nosnippet>217</a>        <span class="self">self</span>.variant(RESTART_A::ENABLE)
<a href=#218 id=218 data-nosnippet>218</a>    }
<a href=#219 id=219 data-nosnippet>219</a>}
<a href=#220 id=220 data-nosnippet>220</a><span class="attr">#[doc = <span class="string">"Field `FIRST_DATA_BYTE` reader - Indicates the first data byte received after the address phase for receive transfer in Master receiver or Slave receiver mode.  
<a href=#221 id=221 data-nosnippet>221</a>
<a href=#222 id=222 data-nosnippet>222</a> Reset value : 0x0  
<a href=#223 id=223 data-nosnippet>223</a>
<a href=#224 id=224 data-nosnippet>224</a> NOTE: In case of APB_DATA_WIDTH=8,  
<a href=#225 id=225 data-nosnippet>225</a>
<a href=#226 id=226 data-nosnippet>226</a> 1. The user has to perform two APB Reads to IC_DATA_CMD in order to get status on 11 bit.  
<a href=#227 id=227 data-nosnippet>227</a>
<a href=#228 id=228 data-nosnippet>228</a> 2. In order to read the 11 bit, the user has to perform the first data byte read \\[7:0\\]
<a href=#229 id=229 data-nosnippet>229</a>(offset 0x10) and then perform the second read \\[15:8\\]
<a href=#230 id=230 data-nosnippet>230</a>(offset 0x11) in order to know the status of 11 bit (whether the data received in previous read is a first data byte or not).  
<a href=#231 id=231 data-nosnippet>231</a>
<a href=#232 id=232 data-nosnippet>232</a> 3. The 11th bit is an optional read field, user can ignore 2nd byte read \\[15:8\\]
<a href=#233 id=233 data-nosnippet>233</a>(offset 0x11) if not interested in FIRST_DATA_BYTE status."</span>]
<a href=#234 id=234 data-nosnippet>234</a></span><span class="kw">pub type </span>FIRST_DATA_BYTE_R = <span class="kw">crate</span>::BitReader&lt;FIRST_DATA_BYTE_A&gt;;
<a href=#235 id=235 data-nosnippet>235</a><span class="attr">#[doc = <span class="string">"Indicates the first data byte received after the address phase for receive transfer in Master receiver or Slave receiver mode.  
<a href=#236 id=236 data-nosnippet>236</a>
<a href=#237 id=237 data-nosnippet>237</a> Reset value : 0x0  
<a href=#238 id=238 data-nosnippet>238</a>
<a href=#239 id=239 data-nosnippet>239</a> NOTE: In case of APB_DATA_WIDTH=8,  
<a href=#240 id=240 data-nosnippet>240</a>
<a href=#241 id=241 data-nosnippet>241</a> 1. The user has to perform two APB Reads to IC_DATA_CMD in order to get status on 11 bit.  
<a href=#242 id=242 data-nosnippet>242</a>
<a href=#243 id=243 data-nosnippet>243</a> 2. In order to read the 11 bit, the user has to perform the first data byte read \\[7:0\\]
<a href=#244 id=244 data-nosnippet>244</a>(offset 0x10) and then perform the second read \\[15:8\\]
<a href=#245 id=245 data-nosnippet>245</a>(offset 0x11) in order to know the status of 11 bit (whether the data received in previous read is a first data byte or not).  
<a href=#246 id=246 data-nosnippet>246</a>
<a href=#247 id=247 data-nosnippet>247</a> 3. The 11th bit is an optional read field, user can ignore 2nd byte read \\[15:8\\]
<a href=#248 id=248 data-nosnippet>248</a>(offset 0x11) if not interested in FIRST_DATA_BYTE status.  
<a href=#249 id=249 data-nosnippet>249</a>
<a href=#250 id=250 data-nosnippet>250</a>Value on reset: 0"</span>]
<a href=#251 id=251 data-nosnippet>251</a>#[derive(Clone, Copy, Debug, PartialEq, Eq)]
<a href=#252 id=252 data-nosnippet>252</a></span><span class="kw">pub enum </span>FIRST_DATA_BYTE_A {
<a href=#253 id=253 data-nosnippet>253</a>    <span class="attr">#[doc = <span class="string">"0: Sequential data byte received"</span>]
<a href=#254 id=254 data-nosnippet>254</a>    </span>INACTIVE = <span class="number">0</span>,
<a href=#255 id=255 data-nosnippet>255</a>    <span class="attr">#[doc = <span class="string">"1: Non sequential data byte received"</span>]
<a href=#256 id=256 data-nosnippet>256</a>    </span>ACTIVE = <span class="number">1</span>,
<a href=#257 id=257 data-nosnippet>257</a>}
<a href=#258 id=258 data-nosnippet>258</a><span class="kw">impl </span>From&lt;FIRST_DATA_BYTE_A&gt; <span class="kw">for </span>bool {
<a href=#259 id=259 data-nosnippet>259</a>    <span class="attr">#[inline(always)]
<a href=#260 id=260 data-nosnippet>260</a>    </span><span class="kw">fn </span>from(variant: FIRST_DATA_BYTE_A) -&gt; <span class="self">Self </span>{
<a href=#261 id=261 data-nosnippet>261</a>        variant <span class="kw">as </span><span class="macro">u8 !</span>= <span class="number">0
<a href=#262 id=262 data-nosnippet>262</a>    </span>}
<a href=#263 id=263 data-nosnippet>263</a>}
<a href=#264 id=264 data-nosnippet>264</a><span class="kw">impl </span>FIRST_DATA_BYTE_R {
<a href=#265 id=265 data-nosnippet>265</a>    <span class="attr">#[doc = <span class="string">"Get enumerated values variant"</span>]
<a href=#266 id=266 data-nosnippet>266</a>    #[inline(always)]
<a href=#267 id=267 data-nosnippet>267</a>    </span><span class="kw">pub const fn </span>variant(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; FIRST_DATA_BYTE_A {
<a href=#268 id=268 data-nosnippet>268</a>        <span class="kw">match </span><span class="self">self</span>.bits {
<a href=#269 id=269 data-nosnippet>269</a>            <span class="bool-val">false </span>=&gt; FIRST_DATA_BYTE_A::INACTIVE,
<a href=#270 id=270 data-nosnippet>270</a>            <span class="bool-val">true </span>=&gt; FIRST_DATA_BYTE_A::ACTIVE,
<a href=#271 id=271 data-nosnippet>271</a>        }
<a href=#272 id=272 data-nosnippet>272</a>    }
<a href=#273 id=273 data-nosnippet>273</a>    <span class="attr">#[doc = <span class="string">"Sequential data byte received"</span>]
<a href=#274 id=274 data-nosnippet>274</a>    #[inline(always)]
<a href=#275 id=275 data-nosnippet>275</a>    </span><span class="kw">pub fn </span>is_inactive(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
<a href=#276 id=276 data-nosnippet>276</a>        <span class="kw-2">*</span><span class="self">self </span>== FIRST_DATA_BYTE_A::INACTIVE
<a href=#277 id=277 data-nosnippet>277</a>    }
<a href=#278 id=278 data-nosnippet>278</a>    <span class="attr">#[doc = <span class="string">"Non sequential data byte received"</span>]
<a href=#279 id=279 data-nosnippet>279</a>    #[inline(always)]
<a href=#280 id=280 data-nosnippet>280</a>    </span><span class="kw">pub fn </span>is_active(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
<a href=#281 id=281 data-nosnippet>281</a>        <span class="kw-2">*</span><span class="self">self </span>== FIRST_DATA_BYTE_A::ACTIVE
<a href=#282 id=282 data-nosnippet>282</a>    }
<a href=#283 id=283 data-nosnippet>283</a>}
<a href=#284 id=284 data-nosnippet>284</a><span class="kw">impl </span>R {
<a href=#285 id=285 data-nosnippet>285</a>    <span class="attr">#[doc = <span class="string">"Bits 0:7 - This register contains the data to be transmitted or received on the I2C bus. If you are writing to this register and want to perform a read, bits 7:0 (DAT) are ignored by the DW_apb_i2c. However, when you read this register, these bits return the value of data received on the DW_apb_i2c interface.  
<a href=#286 id=286 data-nosnippet>286</a>
<a href=#287 id=287 data-nosnippet>287</a> Reset value: 0x0"</span>]
<a href=#288 id=288 data-nosnippet>288</a>    #[inline(always)]
<a href=#289 id=289 data-nosnippet>289</a>    </span><span class="kw">pub fn </span>dat(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; DAT_R {
<a href=#290 id=290 data-nosnippet>290</a>        DAT_R::new((<span class="self">self</span>.bits &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8)
<a href=#291 id=291 data-nosnippet>291</a>    }
<a href=#292 id=292 data-nosnippet>292</a>    <span class="attr">#[doc = <span class="string">"Bit 8 - This bit controls whether a read or a write is performed. This bit does not control the direction when the DW_apb_i2con acts as a slave. It controls only the direction when it acts as a master.  
<a href=#293 id=293 data-nosnippet>293</a>
<a href=#294 id=294 data-nosnippet>294</a> When a command is entered in the TX FIFO, this bit distinguishes the write and read commands. In slave-receiver mode, this bit is a 'don't care' because writes to this register are not required. In slave-transmitter mode, a '0' indicates that the data in IC_DATA_CMD is to be transmitted.  
<a href=#295 id=295 data-nosnippet>295</a>
<a href=#296 id=296 data-nosnippet>296</a> When programming this bit, you should remember the following: attempting to perform a read operation after a General Call command has been sent results in a TX_ABRT interrupt (bit 6 of the IC_RAW_INTR_STAT register), unless bit 11 (SPECIAL) in the IC_TAR register has been cleared. If a '1' is written to this bit after receiving a RD_REQ interrupt, then a TX_ABRT interrupt occurs.  
<a href=#297 id=297 data-nosnippet>297</a>
<a href=#298 id=298 data-nosnippet>298</a> Reset value: 0x0"</span>]
<a href=#299 id=299 data-nosnippet>299</a>    #[inline(always)]
<a href=#300 id=300 data-nosnippet>300</a>    </span><span class="kw">pub fn </span>cmd(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; CMD_R {
<a href=#301 id=301 data-nosnippet>301</a>        CMD_R::new(((<span class="self">self</span>.bits &gt;&gt; <span class="number">8</span>) &amp; <span class="number">1</span>) != <span class="number">0</span>)
<a href=#302 id=302 data-nosnippet>302</a>    }
<a href=#303 id=303 data-nosnippet>303</a>    <span class="attr">#[doc = <span class="string">"Bit 9 - This bit controls whether a STOP is issued after the byte is sent or received.  
<a href=#304 id=304 data-nosnippet>304</a>
<a href=#305 id=305 data-nosnippet>305</a> - 1 - STOP is issued after this byte, regardless of whether or not the Tx FIFO is empty. If the Tx FIFO is not empty, the master immediately tries to start a new transfer by issuing a START and arbitrating for the bus. - 0 - STOP is not issued after this byte, regardless of whether or not the Tx FIFO is empty. If the Tx FIFO is not empty, the master continues the current transfer by sending/receiving data bytes according to the value of the CMD bit. If the Tx FIFO is empty, the master holds the SCL line low and stalls the bus until a new command is available in the Tx FIFO. Reset value: 0x0"</span>]
<a href=#306 id=306 data-nosnippet>306</a>    #[inline(always)]
<a href=#307 id=307 data-nosnippet>307</a>    </span><span class="kw">pub fn </span>stop(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; STOP_R {
<a href=#308 id=308 data-nosnippet>308</a>        STOP_R::new(((<span class="self">self</span>.bits &gt;&gt; <span class="number">9</span>) &amp; <span class="number">1</span>) != <span class="number">0</span>)
<a href=#309 id=309 data-nosnippet>309</a>    }
<a href=#310 id=310 data-nosnippet>310</a>    <span class="attr">#[doc = <span class="string">"Bit 10 - This bit controls whether a RESTART is issued before the byte is sent or received.  
<a href=#311 id=311 data-nosnippet>311</a>
<a href=#312 id=312 data-nosnippet>312</a> 1 - If IC_RESTART_EN is 1, a RESTART is issued before the data is sent/received (according to the value of CMD), regardless of whether or not the transfer direction is changing from the previous command; if IC_RESTART_EN is 0, a STOP followed by a START is issued instead.  
<a href=#313 id=313 data-nosnippet>313</a>
<a href=#314 id=314 data-nosnippet>314</a> 0 - If IC_RESTART_EN is 1, a RESTART is issued only if the transfer direction is changing from the previous command; if IC_RESTART_EN is 0, a STOP followed by a START is issued instead.  
<a href=#315 id=315 data-nosnippet>315</a>
<a href=#316 id=316 data-nosnippet>316</a> Reset value: 0x0"</span>]
<a href=#317 id=317 data-nosnippet>317</a>    #[inline(always)]
<a href=#318 id=318 data-nosnippet>318</a>    </span><span class="kw">pub fn </span>restart(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; RESTART_R {
<a href=#319 id=319 data-nosnippet>319</a>        RESTART_R::new(((<span class="self">self</span>.bits &gt;&gt; <span class="number">10</span>) &amp; <span class="number">1</span>) != <span class="number">0</span>)
<a href=#320 id=320 data-nosnippet>320</a>    }
<a href=#321 id=321 data-nosnippet>321</a>    <span class="attr">#[doc = <span class="string">"Bit 11 - Indicates the first data byte received after the address phase for receive transfer in Master receiver or Slave receiver mode.  
<a href=#322 id=322 data-nosnippet>322</a>
<a href=#323 id=323 data-nosnippet>323</a> Reset value : 0x0  
<a href=#324 id=324 data-nosnippet>324</a>
<a href=#325 id=325 data-nosnippet>325</a> NOTE: In case of APB_DATA_WIDTH=8,  
<a href=#326 id=326 data-nosnippet>326</a>
<a href=#327 id=327 data-nosnippet>327</a> 1. The user has to perform two APB Reads to IC_DATA_CMD in order to get status on 11 bit.  
<a href=#328 id=328 data-nosnippet>328</a>
<a href=#329 id=329 data-nosnippet>329</a> 2. In order to read the 11 bit, the user has to perform the first data byte read \\[7:0\\]
<a href=#330 id=330 data-nosnippet>330</a>(offset 0x10) and then perform the second read \\[15:8\\]
<a href=#331 id=331 data-nosnippet>331</a>(offset 0x11) in order to know the status of 11 bit (whether the data received in previous read is a first data byte or not).  
<a href=#332 id=332 data-nosnippet>332</a>
<a href=#333 id=333 data-nosnippet>333</a> 3. The 11th bit is an optional read field, user can ignore 2nd byte read \\[15:8\\]
<a href=#334 id=334 data-nosnippet>334</a>(offset 0x11) if not interested in FIRST_DATA_BYTE status."</span>]
<a href=#335 id=335 data-nosnippet>335</a>    #[inline(always)]
<a href=#336 id=336 data-nosnippet>336</a>    </span><span class="kw">pub fn </span>first_data_byte(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; FIRST_DATA_BYTE_R {
<a href=#337 id=337 data-nosnippet>337</a>        FIRST_DATA_BYTE_R::new(((<span class="self">self</span>.bits &gt;&gt; <span class="number">11</span>) &amp; <span class="number">1</span>) != <span class="number">0</span>)
<a href=#338 id=338 data-nosnippet>338</a>    }
<a href=#339 id=339 data-nosnippet>339</a>}
<a href=#340 id=340 data-nosnippet>340</a><span class="kw">impl </span>W {
<a href=#341 id=341 data-nosnippet>341</a>    <span class="attr">#[doc = <span class="string">"Bits 0:7 - This register contains the data to be transmitted or received on the I2C bus. If you are writing to this register and want to perform a read, bits 7:0 (DAT) are ignored by the DW_apb_i2c. However, when you read this register, these bits return the value of data received on the DW_apb_i2c interface.  
<a href=#342 id=342 data-nosnippet>342</a>
<a href=#343 id=343 data-nosnippet>343</a> Reset value: 0x0"</span>]
<a href=#344 id=344 data-nosnippet>344</a>    #[inline(always)]
<a href=#345 id=345 data-nosnippet>345</a>    #[must_use]
<a href=#346 id=346 data-nosnippet>346</a>    </span><span class="kw">pub fn </span>dat(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; DAT_W&lt;IC_DATA_CMD_SPEC&gt; {
<a href=#347 id=347 data-nosnippet>347</a>        DAT_W::new(<span class="self">self</span>, <span class="number">0</span>)
<a href=#348 id=348 data-nosnippet>348</a>    }
<a href=#349 id=349 data-nosnippet>349</a>    <span class="attr">#[doc = <span class="string">"Bit 8 - This bit controls whether a read or a write is performed. This bit does not control the direction when the DW_apb_i2con acts as a slave. It controls only the direction when it acts as a master.  
<a href=#350 id=350 data-nosnippet>350</a>
<a href=#351 id=351 data-nosnippet>351</a> When a command is entered in the TX FIFO, this bit distinguishes the write and read commands. In slave-receiver mode, this bit is a 'don't care' because writes to this register are not required. In slave-transmitter mode, a '0' indicates that the data in IC_DATA_CMD is to be transmitted.  
<a href=#352 id=352 data-nosnippet>352</a>
<a href=#353 id=353 data-nosnippet>353</a> When programming this bit, you should remember the following: attempting to perform a read operation after a General Call command has been sent results in a TX_ABRT interrupt (bit 6 of the IC_RAW_INTR_STAT register), unless bit 11 (SPECIAL) in the IC_TAR register has been cleared. If a '1' is written to this bit after receiving a RD_REQ interrupt, then a TX_ABRT interrupt occurs.  
<a href=#354 id=354 data-nosnippet>354</a>
<a href=#355 id=355 data-nosnippet>355</a> Reset value: 0x0"</span>]
<a href=#356 id=356 data-nosnippet>356</a>    #[inline(always)]
<a href=#357 id=357 data-nosnippet>357</a>    #[must_use]
<a href=#358 id=358 data-nosnippet>358</a>    </span><span class="kw">pub fn </span>cmd(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; CMD_W&lt;IC_DATA_CMD_SPEC&gt; {
<a href=#359 id=359 data-nosnippet>359</a>        CMD_W::new(<span class="self">self</span>, <span class="number">8</span>)
<a href=#360 id=360 data-nosnippet>360</a>    }
<a href=#361 id=361 data-nosnippet>361</a>    <span class="attr">#[doc = <span class="string">"Bit 9 - This bit controls whether a STOP is issued after the byte is sent or received.  
<a href=#362 id=362 data-nosnippet>362</a>
<a href=#363 id=363 data-nosnippet>363</a> - 1 - STOP is issued after this byte, regardless of whether or not the Tx FIFO is empty. If the Tx FIFO is not empty, the master immediately tries to start a new transfer by issuing a START and arbitrating for the bus. - 0 - STOP is not issued after this byte, regardless of whether or not the Tx FIFO is empty. If the Tx FIFO is not empty, the master continues the current transfer by sending/receiving data bytes according to the value of the CMD bit. If the Tx FIFO is empty, the master holds the SCL line low and stalls the bus until a new command is available in the Tx FIFO. Reset value: 0x0"</span>]
<a href=#364 id=364 data-nosnippet>364</a>    #[inline(always)]
<a href=#365 id=365 data-nosnippet>365</a>    #[must_use]
<a href=#366 id=366 data-nosnippet>366</a>    </span><span class="kw">pub fn </span>stop(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; STOP_W&lt;IC_DATA_CMD_SPEC&gt; {
<a href=#367 id=367 data-nosnippet>367</a>        STOP_W::new(<span class="self">self</span>, <span class="number">9</span>)
<a href=#368 id=368 data-nosnippet>368</a>    }
<a href=#369 id=369 data-nosnippet>369</a>    <span class="attr">#[doc = <span class="string">"Bit 10 - This bit controls whether a RESTART is issued before the byte is sent or received.  
<a href=#370 id=370 data-nosnippet>370</a>
<a href=#371 id=371 data-nosnippet>371</a> 1 - If IC_RESTART_EN is 1, a RESTART is issued before the data is sent/received (according to the value of CMD), regardless of whether or not the transfer direction is changing from the previous command; if IC_RESTART_EN is 0, a STOP followed by a START is issued instead.  
<a href=#372 id=372 data-nosnippet>372</a>
<a href=#373 id=373 data-nosnippet>373</a> 0 - If IC_RESTART_EN is 1, a RESTART is issued only if the transfer direction is changing from the previous command; if IC_RESTART_EN is 0, a STOP followed by a START is issued instead.  
<a href=#374 id=374 data-nosnippet>374</a>
<a href=#375 id=375 data-nosnippet>375</a> Reset value: 0x0"</span>]
<a href=#376 id=376 data-nosnippet>376</a>    #[inline(always)]
<a href=#377 id=377 data-nosnippet>377</a>    #[must_use]
<a href=#378 id=378 data-nosnippet>378</a>    </span><span class="kw">pub fn </span>restart(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; RESTART_W&lt;IC_DATA_CMD_SPEC&gt; {
<a href=#379 id=379 data-nosnippet>379</a>        RESTART_W::new(<span class="self">self</span>, <span class="number">10</span>)
<a href=#380 id=380 data-nosnippet>380</a>    }
<a href=#381 id=381 data-nosnippet>381</a>    <span class="attr">#[doc = <span class="string">r" Writes raw bits to the register."</span>]
<a href=#382 id=382 data-nosnippet>382</a>    #[doc = <span class="string">r""</span>]
<a href=#383 id=383 data-nosnippet>383</a>    #[doc = <span class="string">r" # Safety"</span>]
<a href=#384 id=384 data-nosnippet>384</a>    #[doc = <span class="string">r""</span>]
<a href=#385 id=385 data-nosnippet>385</a>    #[doc = <span class="string">r" Passing incorrect value can cause undefined behaviour. See reference manual"</span>]
<a href=#386 id=386 data-nosnippet>386</a>    #[inline(always)]
<a href=#387 id=387 data-nosnippet>387</a>    </span><span class="kw">pub unsafe fn </span>bits(<span class="kw-2">&amp;mut </span><span class="self">self</span>, bits: u32) -&gt; <span class="kw-2">&amp;mut </span><span class="self">Self </span>{
<a href=#388 id=388 data-nosnippet>388</a>        <span class="self">self</span>.bits = bits;
<a href=#389 id=389 data-nosnippet>389</a>        <span class="self">self
<a href=#390 id=390 data-nosnippet>390</a>    </span>}
<a href=#391 id=391 data-nosnippet>391</a>}
<a href=#392 id=392 data-nosnippet>392</a><span class="attr">#[doc = <span class="string">"I2C Rx/Tx Data Buffer and Command Register; this is the register the CPU writes to when filling the TX FIFO and the CPU reads from when retrieving bytes from RX FIFO.  
<a href=#393 id=393 data-nosnippet>393</a>
<a href=#394 id=394 data-nosnippet>394</a> The size of the register changes as follows:  
<a href=#395 id=395 data-nosnippet>395</a>
<a href=#396 id=396 data-nosnippet>396</a> Write: - 11 bits when IC_EMPTYFIFO_HOLD_MASTER_EN=1 - 9 bits when IC_EMPTYFIFO_HOLD_MASTER_EN=0 Read: - 12 bits when IC_FIRST_DATA_BYTE_STATUS = 1 - 8 bits when IC_FIRST_DATA_BYTE_STATUS = 0 Note: In order for the DW_apb_i2c to continue acknowledging reads, a read command should be written for every byte that is to be received; otherwise the DW_apb_i2c will stop acknowledging.  
<a href=#397 id=397 data-nosnippet>397</a>
<a href=#398 id=398 data-nosnippet>398</a>You can [`read`](crate::generic::Reg::read) this register and get [`ic_data_cmd::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ic_data_cmd::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."</span>]
<a href=#399 id=399 data-nosnippet>399</a></span><span class="kw">pub struct </span>IC_DATA_CMD_SPEC;
<a href=#400 id=400 data-nosnippet>400</a><span class="kw">impl </span><span class="kw">crate</span>::RegisterSpec <span class="kw">for </span>IC_DATA_CMD_SPEC {
<a href=#401 id=401 data-nosnippet>401</a>    <span class="kw">type </span>Ux = u32;
<a href=#402 id=402 data-nosnippet>402</a>}
<a href=#403 id=403 data-nosnippet>403</a><span class="attr">#[doc = <span class="string">"`read()` method returns [`ic_data_cmd::R`](R) reader structure"</span>]
<a href=#404 id=404 data-nosnippet>404</a></span><span class="kw">impl </span><span class="kw">crate</span>::Readable <span class="kw">for </span>IC_DATA_CMD_SPEC {}
<a href=#405 id=405 data-nosnippet>405</a><span class="attr">#[doc = <span class="string">"`write(|w| ..)` method takes [`ic_data_cmd::W`](W) writer structure"</span>]
<a href=#406 id=406 data-nosnippet>406</a></span><span class="kw">impl </span><span class="kw">crate</span>::Writable <span class="kw">for </span>IC_DATA_CMD_SPEC {
<a href=#407 id=407 data-nosnippet>407</a>    <span class="kw">const </span>ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = <span class="number">0</span>;
<a href=#408 id=408 data-nosnippet>408</a>    <span class="kw">const </span>ONE_TO_MODIFY_FIELDS_BITMAP: u32 = <span class="number">0</span>;
<a href=#409 id=409 data-nosnippet>409</a>}
<a href=#410 id=410 data-nosnippet>410</a><span class="attr">#[doc = <span class="string">"`reset()` method sets IC_DATA_CMD to value 0"</span>]
<a href=#411 id=411 data-nosnippet>411</a></span><span class="kw">impl </span><span class="kw">crate</span>::Resettable <span class="kw">for </span>IC_DATA_CMD_SPEC {
<a href=#412 id=412 data-nosnippet>412</a>    <span class="kw">const </span>RESET_VALUE: u32 = <span class="number">0</span>;
<a href=#413 id=413 data-nosnippet>413</a>}
</code></pre></div></section></main></body></html>