(declare-fun temp96_2 () (_ BitVec 64))
(declare-fun temp96_1 () (_ BitVec 64))
(declare-fun temp96_3 () (_ BitVec 64))
(declare-fun var1969928 () (_ BitVec 64))
(declare-fun temp96_5 () (_ BitVec 64))
(declare-fun temp96_4 () (_ BitVec 64))
(declare-fun temp96_6 () (_ BitVec 64))
(declare-fun var4463028 () (_ BitVec 64))
(declare-fun temp96_7 () (_ BitVec 64))
(declare-fun var5506870 () (_ BitVec 64))
(declare-fun var5705948 () (_ BitVec 64))
(declare-fun temp96_8 () (_ BitVec 64))
(declare-fun var6490091 () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIM () (_ BitVec 64))
(declare-fun temp96_10 () (_ BitVec 64))
(declare-fun temp96_9 () (_ BitVec 64))
(declare-fun var6556535 () (_ BitVec 64))
(declare-fun temp96_11 () (_ BitVec 64))
(declare-fun var6622984 () (_ BitVec 64))
(declare-fun var6688529 () (_ BitVec 64))
(declare-fun temp96_13 () (_ BitVec 64))
(declare-fun temp96_12 () (_ BitVec 64))
(declare-fun temp96_14 () (_ BitVec 64))
(declare-fun var6885111 () (_ BitVec 64))
(declare-fun temp96_15 () (_ BitVec 64))
(declare-fun var6490152 () (_ BitVec 64))
(declare-fun temp96_16 () (_ BitVec 64))
(declare-fun var6490194 () (_ BitVec 64))
(declare-fun var6490139 () (_ BitVec 64))
(declare-fun var6490138 () (_ BitVec 64))
(declare-fun temp96_17 () (_ BitVec 64))
(declare-fun var6490143 () (_ BitVec 64))
(declare-fun temp96_18 () (_ BitVec 64))
(declare-fun var6490145 () (_ BitVec 64))
(declare-fun temp96_19 () (_ BitVec 64))
(declare-fun temp96_20 () (_ BitVec 64))
(declare-fun var7736474 () (_ BitVec 64))
(declare-fun temp96_21 () (_ BitVec 64))
(declare-fun var8128718 () (_ BitVec 64))
(declare-fun temp96_22 () (_ BitVec 64))
(declare-fun temp96_23 () (_ BitVec 64))
(declare-fun var8128748 () (_ BitVec 64))
(declare-fun var8128795 () (_ BitVec 64))
(declare-fun var8128716 () (_ BitVec 64))
(declare-fun var205360 () (_ BitVec 64))
(declare-fun var205361 () (_ BitVec 64))
(assert (= temp96_2 #x0000000000000000))
(assert (= temp96_1 temp96_2))
(assert (= temp96_3 #x0000000000000005))
(assert (= var1969928 temp96_3))
(assert (= temp96_5 #x0000000000000000))
(assert (= temp96_4 temp96_5))
(assert (= temp96_6 #x0000000000000000))
(assert (= var4463028 temp96_6))
(assert (= temp96_7 #x0000000000000000))
(assert (= var5506870 temp96_7))
(assert (= var5705948 var5506870))
(assert (= temp96_8 #x0000000000000001))
(assert (= var6490091 (bvshl ARGNAME_input_NAMEEND_DIM temp96_8)))
(assert (= temp96_10 #x0000000000000000))
(assert (= temp96_9 temp96_10))
(assert (= var6556535 var6490091))
(assert (= temp96_11 #x0000000000000005))
(assert (= var6622984 temp96_11))
(assert (= var6688529 var6556535))
(assert (= temp96_13 #x0000000000000000))
(assert (= temp96_12 temp96_13))
(assert (= temp96_14 #x0000000000000000))
(assert (= var6885111 temp96_14))
(assert (= temp96_15 #x0000000000000000))
(assert (= var6490152 temp96_15))
(assert (= temp96_16 #x0000000000000001))
(assert (= var6490194 temp96_16))
(assert (= var6490139 var6490194))
(assert (= var6490138 var6490139))
(assert (= temp96_17 #x0000000000000001))
(assert (= var6490143 (bvand var6490138 temp96_17)))
(assert (= temp96_18 #x0000000000000000))
(assert (= var6490145
   (ite (= var6490143 temp96_18) #x0000000000000001 #x0000000000000000)))
(assert (= temp96_19 #x0000000000000000))
(assert (= var6490145 temp96_19))
(assert (= temp96_20 #x0000000000000000))
(assert (= var7736474 temp96_20))
(assert (= temp96_21 #x0000000000000000))
(assert (= var8128718 temp96_21))
(assert (= temp96_22 #x0000000000000000))
(assert (= temp96_23 #x0000000000000002))
(assert (= var8128748 (ite (= var8128718 #x0000000000000001) temp96_22 temp96_23)))
(assert (= var8128795 var8128748))
(assert (= var8128716 var8128795))
(assert (= var205360 var8128716))
(assert (= var205361 var205360))
(model-add temp96_2 () (_ BitVec 64) #x0000000000000000)
(model-add temp96_1 () (_ BitVec 64) #x0000000000000000)
(model-add temp96_3 () (_ BitVec 64) #x0000000000000005)
(model-add var1969928 () (_ BitVec 64) #x0000000000000005)
(model-add temp96_5 () (_ BitVec 64) #x0000000000000000)
(model-add temp96_4 () (_ BitVec 64) #x0000000000000000)
(model-add temp96_6 () (_ BitVec 64) #x0000000000000000)
(model-add var4463028 () (_ BitVec 64) #x0000000000000000)
(model-add temp96_7 () (_ BitVec 64) #x0000000000000000)
(model-add var5506870 () (_ BitVec 64) #x0000000000000000)
(model-add var5705948 () (_ BitVec 64) #x0000000000000000)
(model-add temp96_8 () (_ BitVec 64) #x0000000000000001)
(model-add var6490091
           ()
           (_ BitVec 64)
           (concat ((_ extract 62 0) ARGNAME_input_NAMEEND_DIM) #b0))
(model-add temp96_10 () (_ BitVec 64) #x0000000000000000)
(model-add temp96_9 () (_ BitVec 64) #x0000000000000000)
(model-add var6556535
           ()
           (_ BitVec 64)
           (concat ((_ extract 62 0) ARGNAME_input_NAMEEND_DIM) #b0))
(model-add temp96_11 () (_ BitVec 64) #x0000000000000005)
(model-add var6622984 () (_ BitVec 64) #x0000000000000005)
(model-add var6688529
           ()
           (_ BitVec 64)
           (concat ((_ extract 62 0) ARGNAME_input_NAMEEND_DIM) #b0))
(model-add temp96_13 () (_ BitVec 64) #x0000000000000000)
(model-add temp96_12 () (_ BitVec 64) #x0000000000000000)
(model-add temp96_14 () (_ BitVec 64) #x0000000000000000)
(model-add var6885111 () (_ BitVec 64) #x0000000000000000)
(model-add temp96_15 () (_ BitVec 64) #x0000000000000000)
(model-add var6490152 () (_ BitVec 64) #x0000000000000000)
(model-add temp96_16 () (_ BitVec 64) #x0000000000000001)
(model-add var6490194 () (_ BitVec 64) #x0000000000000001)
(model-add var6490139 () (_ BitVec 64) #x0000000000000001)
(model-add var6490138 () (_ BitVec 64) #x0000000000000001)
(model-add temp96_17 () (_ BitVec 64) #x0000000000000001)
(model-add var6490143 () (_ BitVec 64) #x0000000000000001)
(model-add temp96_18 () (_ BitVec 64) #x0000000000000000)
(model-add var6490145 () (_ BitVec 64) #x0000000000000000)
(model-add temp96_19 () (_ BitVec 64) #x0000000000000000)





