#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Apr 29 13:50:20 2020
# Process ID: 13984
# Current directory: D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5772 D:\Documents\School\CMPE 140\CMPE140Labs\Lab8DataForwarding\Code\Lab_8\Lab_8.xpr
# Log file: D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/vivado.log
# Journal file: D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.xpr}
INFO: [Project 1-313] Project file moved from 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8/Code/Lab_8' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2special
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'alu_paE_out' on this module [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:135]
ERROR: [VRFC 10-3180] cannot find port 'alu_paE_in' on this module [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:123]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2special
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'alu_paE_in' on this module [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:123]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2special
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:186]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:187]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" Line 1. Module mips_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" Line 1. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 115. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2special(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 46. Module andgate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 128. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 88. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 95. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 72. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 29. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" Line 1. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" Line 12. Module dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(wide=32)
Compiling module xil_defaultlib.mux2special(wide=32)
Compiling module xil_defaultlib.andgate
Compiling module xil_defaultlib.pipe_reg_D
Compiling module xil_defaultlib.pipe_reg_E
Compiling module xil_defaultlib.pipe_reg_M
Compiling module xil_defaultlib.pipe_reg_W
Compiling module xil_defaultlib.mux4(wide=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.dreg2
Compiling module xil_defaultlib.mux4(wide=32)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_top_behav -key {Behavioral:sim_1:Functional:tb_mips_top} -tclbatch {tb_mips_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_mips_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 929.156 ; gain = 49.957
close [ open {D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/forwarding_control.v} w ]
add_files {{D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/forwarding_control.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2special
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/forwarding_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'clk' on this module [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:105]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:104]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2special
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/forwarding_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'clk' on this module [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:105]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:104]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2special
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/forwarding_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:104]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2special
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/forwarding_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rsD' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:105]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rsE' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:106]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rtD' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:107]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rtE' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:108]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'rf_waM' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:109]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'rf_waW' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:220]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:221]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 115. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2special(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 46. Module andgate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 128. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 88. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 95. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 72. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 29. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(wide=32)
Compiling module xil_defaultlib.mux2special(wide=32)
Compiling module xil_defaultlib.andgate
Compiling module xil_defaultlib.forwarding_control
Compiling module xil_defaultlib.mux4(wide=32)
Compiling module xil_defaultlib.pipe_reg_D
Compiling module xil_defaultlib.pipe_reg_E
Compiling module xil_defaultlib.pipe_reg_M
Compiling module xil_defaultlib.pipe_reg_W
Compiling module xil_defaultlib.mux4(wide=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.dreg2
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1096.234 ; gain = 4.758
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/forwarding_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_control
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rsD' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:105]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rsE' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:106]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rtD' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:107]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rtE' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:108]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'rf_waM' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:109]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'rf_waW' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:220]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:221]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 115. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2special(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 46. Module andgate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 128. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 88. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 95. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 72. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 29. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(wide=32)
Compiling module xil_defaultlib.mux2special(wide=32)
Compiling module xil_defaultlib.andgate
Compiling module xil_defaultlib.forwarding_control
Compiling module xil_defaultlib.mux4(wide=32)
Compiling module xil_defaultlib.pipe_reg_D
Compiling module xil_defaultlib.pipe_reg_E
Compiling module xil_defaultlib.pipe_reg_M
Compiling module xil_defaultlib.pipe_reg_W
Compiling module xil_defaultlib.mux4(wide=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.dreg2
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1096.234 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2special
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/forwarding_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'rf_waM' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:109]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'rf_waW' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:220]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:221]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 115. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2special(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 46. Module andgate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 128. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 88. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 95. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 72. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 29. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(wide=32)
Compiling module xil_defaultlib.mux2special(wide=32)
Compiling module xil_defaultlib.andgate
Compiling module xil_defaultlib.forwarding_control
Compiling module xil_defaultlib.mux4(wide=32)
Compiling module xil_defaultlib.pipe_reg_D
Compiling module xil_defaultlib.pipe_reg_E
Compiling module xil_defaultlib.pipe_reg_M
Compiling module xil_defaultlib.pipe_reg_W
Compiling module xil_defaultlib.mux4(wide=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.dreg2
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1096.234 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'rf_waM' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:109]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'rf_waW' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:220]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:221]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1096.234 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2special
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/forwarding_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'rf_waM' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:109]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'rf_waW' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:220]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:221]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 115. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2special(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 46. Module andgate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 128. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 88. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 95. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 72. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 29. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(wide=32)
Compiling module xil_defaultlib.mux2special(wide=32)
Compiling module xil_defaultlib.andgate
Compiling module xil_defaultlib.forwarding_control
Compiling module xil_defaultlib.mux4(wide=32)
Compiling module xil_defaultlib.pipe_reg_D
Compiling module xil_defaultlib.pipe_reg_E
Compiling module xil_defaultlib.pipe_reg_M
Compiling module xil_defaultlib.pipe_reg_W
Compiling module xil_defaultlib.mux4(wide=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.dreg2
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1096.234 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2special
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/forwarding_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:220]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:221]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 115. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2special(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 46. Module andgate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 128. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 88. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 95. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 72. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 29. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(wide=32)
Compiling module xil_defaultlib.mux2special(wide=32)
Compiling module xil_defaultlib.andgate
Compiling module xil_defaultlib.forwarding_control
Compiling module xil_defaultlib.mux4(wide=32)
Compiling module xil_defaultlib.pipe_reg_D
Compiling module xil_defaultlib.pipe_reg_E
Compiling module xil_defaultlib.pipe_reg_M
Compiling module xil_defaultlib.pipe_reg_W
Compiling module xil_defaultlib.mux4(wide=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.dreg2
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1096.234 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:220]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:221]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1457.227 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:220]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:221]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1457.227 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:220]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:221]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1457.227 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:220]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:221]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1457.227 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_mips_top/DUT/mips/dp/pipe_reg_W/alu_outW}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:220]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:221]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1457.227 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:220]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:221]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1457.227 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:220]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:221]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1457.227 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2special
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/forwarding_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:218]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:219]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 115. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2special(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 46. Module andgate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 128. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 88. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 95. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 72. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 29. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(wide=32)
Compiling module xil_defaultlib.mux2special(wide=32)
Compiling module xil_defaultlib.andgate
Compiling module xil_defaultlib.forwarding_control
Compiling module xil_defaultlib.mux4(wide=32)
Compiling module xil_defaultlib.pipe_reg_D
Compiling module xil_defaultlib.pipe_reg_E
Compiling module xil_defaultlib.pipe_reg_M
Compiling module xil_defaultlib.pipe_reg_W
Compiling module xil_defaultlib.mux4(wide=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.dreg2
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1457.227 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2special
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/forwarding_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:225]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:226]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 115. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2special(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 46. Module andgate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 128. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 88. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 95. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 72. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 29. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(wide=32)
Compiling module xil_defaultlib.mux2special(wide=32)
Compiling module xil_defaultlib.andgate
Compiling module xil_defaultlib.forwarding_control
Compiling module xil_defaultlib.mux4(wide=32)
Compiling module xil_defaultlib.pipe_reg_D
Compiling module xil_defaultlib.pipe_reg_E
Compiling module xil_defaultlib.pipe_reg_M
Compiling module xil_defaultlib.pipe_reg_W
Compiling module xil_defaultlib.mux4(wide=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.dreg2
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
TB MIPS TOP COMPLETED
$finish called at time : 130 ns : File "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" Line 31
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1457.227 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2special
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/forwarding_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:225]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:226]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 115. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2special(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 46. Module andgate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 128. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 88. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 95. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 72. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 29. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(wide=32)
Compiling module xil_defaultlib.mux2special(wide=32)
Compiling module xil_defaultlib.andgate
Compiling module xil_defaultlib.forwarding_control
Compiling module xil_defaultlib.mux4(wide=32)
Compiling module xil_defaultlib.pipe_reg_D
Compiling module xil_defaultlib.pipe_reg_E
Compiling module xil_defaultlib.pipe_reg_M
Compiling module xil_defaultlib.pipe_reg_W
Compiling module xil_defaultlib.mux4(wide=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.dreg2
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1457.227 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2special
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/forwarding_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:225]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:226]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 115. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2special(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 46. Module andgate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 128. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 88. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 95. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 72. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 29. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(wide=32)
Compiling module xil_defaultlib.mux2special(wide=32)
Compiling module xil_defaultlib.andgate
Compiling module xil_defaultlib.forwarding_control
Compiling module xil_defaultlib.mux4(wide=32)
Compiling module xil_defaultlib.pipe_reg_D
Compiling module xil_defaultlib.pipe_reg_E
Compiling module xil_defaultlib.pipe_reg_M
Compiling module xil_defaultlib.pipe_reg_W
Compiling module xil_defaultlib.mux4(wide=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.dreg2
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1457.227 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2special
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/forwarding_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:225]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:226]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 115. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2special(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 46. Module andgate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 128. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 88. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 95. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 72. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 29. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(wide=32)
Compiling module xil_defaultlib.mux2special(wide=32)
Compiling module xil_defaultlib.andgate
Compiling module xil_defaultlib.forwarding_control
Compiling module xil_defaultlib.mux4(wide=32)
Compiling module xil_defaultlib.pipe_reg_D
Compiling module xil_defaultlib.pipe_reg_E
Compiling module xil_defaultlib.pipe_reg_M
Compiling module xil_defaultlib.pipe_reg_W
Compiling module xil_defaultlib.mux4(wide=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.dreg2
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1457.227 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2special
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/forwarding_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:225]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:226]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 115. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2special(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 46. Module andgate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 128. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 88. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 95. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 72. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 29. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(wide=32)
Compiling module xil_defaultlib.mux2special(wide=32)
Compiling module xil_defaultlib.andgate
Compiling module xil_defaultlib.forwarding_control
Compiling module xil_defaultlib.mux4(wide=32)
Compiling module xil_defaultlib.pipe_reg_D
Compiling module xil_defaultlib.pipe_reg_E
Compiling module xil_defaultlib.pipe_reg_M
Compiling module xil_defaultlib.pipe_reg_W
Compiling module xil_defaultlib.mux4(wide=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.dreg2
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1457.227 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:225]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:226]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1457.227 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2special
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/forwarding_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:229]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:230]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 115. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2special(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 46. Module andgate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 128. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 88. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 95. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 72. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 29. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(wide=32)
Compiling module xil_defaultlib.mux2special(wide=32)
Compiling module xil_defaultlib.andgate
Compiling module xil_defaultlib.forwarding_control
Compiling module xil_defaultlib.mux4(wide=32)
Compiling module xil_defaultlib.pipe_reg_D
Compiling module xil_defaultlib.pipe_reg_E
Compiling module xil_defaultlib.pipe_reg_M
Compiling module xil_defaultlib.pipe_reg_W
Compiling module xil_defaultlib.mux4(wide=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.dreg2
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1457.227 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2special
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/forwarding_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:229]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:230]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 115. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2special(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 46. Module andgate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 128. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 88. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 95. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 72. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 29. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(wide=32)
Compiling module xil_defaultlib.mux2special(wide=32)
Compiling module xil_defaultlib.andgate
Compiling module xil_defaultlib.forwarding_control
Compiling module xil_defaultlib.mux4(wide=32)
Compiling module xil_defaultlib.pipe_reg_D
Compiling module xil_defaultlib.pipe_reg_E
Compiling module xil_defaultlib.pipe_reg_M
Compiling module xil_defaultlib.pipe_reg_W
Compiling module xil_defaultlib.mux4(wide=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.dreg2
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1457.227 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:229]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:230]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1457.227 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2special
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/forwarding_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:229]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:230]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 115. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2special(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 46. Module andgate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 128. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 88. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 95. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 72. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 29. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(wide=32)
Compiling module xil_defaultlib.mux2special(wide=32)
Compiling module xil_defaultlib.andgate
Compiling module xil_defaultlib.forwarding_control
Compiling module xil_defaultlib.mux4(wide=32)
Compiling module xil_defaultlib.pipe_reg_D
Compiling module xil_defaultlib.pipe_reg_E
Compiling module xil_defaultlib.pipe_reg_M
Compiling module xil_defaultlib.pipe_reg_W
Compiling module xil_defaultlib.mux4(wide=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.dreg2
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1457.227 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2special
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/forwarding_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:229]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:230]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 115. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2special(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 46. Module andgate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 128. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 88. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 95. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 72. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 29. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(wide=32)
Compiling module xil_defaultlib.mux2special(wide=32)
Compiling module xil_defaultlib.andgate
Compiling module xil_defaultlib.forwarding_control
Compiling module xil_defaultlib.mux4(wide=32)
Compiling module xil_defaultlib.pipe_reg_D
Compiling module xil_defaultlib.pipe_reg_E
Compiling module xil_defaultlib.pipe_reg_M
Compiling module xil_defaultlib.pipe_reg_W
Compiling module xil_defaultlib.mux4(wide=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.dreg2
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1457.227 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2special
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/forwarding_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:229]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:230]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 115. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2special(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 46. Module andgate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 128. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 88. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 95. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 72. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 29. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(wide=32)
Compiling module xil_defaultlib.mux2special(wide=32)
Compiling module xil_defaultlib.andgate
Compiling module xil_defaultlib.forwarding_control
Compiling module xil_defaultlib.mux4(wide=32)
Compiling module xil_defaultlib.pipe_reg_D
Compiling module xil_defaultlib.pipe_reg_E
Compiling module xil_defaultlib.pipe_reg_M
Compiling module xil_defaultlib.pipe_reg_W
Compiling module xil_defaultlib.mux4(wide=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.dreg2
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1514.723 ; gain = 0.000
import_files -norecurse {{D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/test3.dat}}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test2.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test3.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2special
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/forwarding_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:229]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:230]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 115. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2special(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 46. Module andgate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 128. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 88. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 95. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 72. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 29. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(wide=32)
Compiling module xil_defaultlib.mux2special(wide=32)
Compiling module xil_defaultlib.andgate
Compiling module xil_defaultlib.forwarding_control
Compiling module xil_defaultlib.mux4(wide=32)
Compiling module xil_defaultlib.pipe_reg_D
Compiling module xil_defaultlib.pipe_reg_E
Compiling module xil_defaultlib.pipe_reg_M
Compiling module xil_defaultlib.pipe_reg_W
Compiling module xil_defaultlib.mux4(wide=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.dreg2
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1514.723 ; gain = 0.000
close [ open {D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/hazard_control.v} w ]
add_files {{D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/hazard_control.v}}
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test2.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test3.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2special
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/forwarding_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:229]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:230]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 115. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2special(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 46. Module andgate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 128. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 88. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 95. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 72. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 29. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(wide=32)
Compiling module xil_defaultlib.mux2special(wide=32)
Compiling module xil_defaultlib.andgate
Compiling module xil_defaultlib.forwarding_control
Compiling module xil_defaultlib.mux4(wide=32)
Compiling module xil_defaultlib.pipe_reg_D
Compiling module xil_defaultlib.pipe_reg_E
Compiling module xil_defaultlib.pipe_reg_M
Compiling module xil_defaultlib.pipe_reg_W
Compiling module xil_defaultlib.mux4(wide=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.dreg2
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1514.723 ; gain = 0.000
import_files -norecurse {{D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/test4.dat}}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test2.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test3.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test4.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2special
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/forwarding_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:229]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:230]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 115. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2special(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 46. Module andgate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 128. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 88. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 95. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 72. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 29. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(wide=32)
Compiling module xil_defaultlib.mux2special(wide=32)
Compiling module xil_defaultlib.andgate
Compiling module xil_defaultlib.forwarding_control
Compiling module xil_defaultlib.mux4(wide=32)
Compiling module xil_defaultlib.pipe_reg_D
Compiling module xil_defaultlib.pipe_reg_E
Compiling module xil_defaultlib.pipe_reg_M
Compiling module xil_defaultlib.pipe_reg_W
Compiling module xil_defaultlib.mux4(wide=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.dreg2
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1514.723 ; gain = 0.000
run 10 us
export_ip_user_files -of_objects  [get_files {{D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/hazard_control.v}}] -no_script -reset -force -quiet
remove_files  {{D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/hazard_control.v}}
import_files -norecurse {{D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/test5.dat}}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test2.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test3.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test4.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test5.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2special
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/forwarding_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:229]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:230]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 115. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2special(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 46. Module andgate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 128. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 88. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 95. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 72. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 29. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(wide=32)
Compiling module xil_defaultlib.mux2special(wide=32)
Compiling module xil_defaultlib.andgate
Compiling module xil_defaultlib.forwarding_control
Compiling module xil_defaultlib.mux4(wide=32)
Compiling module xil_defaultlib.pipe_reg_D
Compiling module xil_defaultlib.pipe_reg_E
Compiling module xil_defaultlib.pipe_reg_M
Compiling module xil_defaultlib.pipe_reg_W
Compiling module xil_defaultlib.mux4(wide=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.dreg2
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1514.723 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test2.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test3.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test4.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test5.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2special
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/forwarding_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:229]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:230]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 115. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2special(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 46. Module andgate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 128. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 88. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 95. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 72. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 29. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(wide=32)
Compiling module xil_defaultlib.mux2special(wide=32)
Compiling module xil_defaultlib.andgate
Compiling module xil_defaultlib.forwarding_control
Compiling module xil_defaultlib.mux4(wide=32)
Compiling module xil_defaultlib.pipe_reg_D
Compiling module xil_defaultlib.pipe_reg_E
Compiling module xil_defaultlib.pipe_reg_M
Compiling module xil_defaultlib.pipe_reg_W
Compiling module xil_defaultlib.mux4(wide=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.dreg2
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1611.047 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test2.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test3.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test4.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test5.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2special
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/forwarding_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:229]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:230]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 115. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2special(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 46. Module andgate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 128. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 88. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 95. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 72. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 29. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(wide=32)
Compiling module xil_defaultlib.mux2special(wide=32)
Compiling module xil_defaultlib.andgate
Compiling module xil_defaultlib.forwarding_control
Compiling module xil_defaultlib.mux4(wide=32)
Compiling module xil_defaultlib.pipe_reg_D
Compiling module xil_defaultlib.pipe_reg_E
Compiling module xil_defaultlib.pipe_reg_M
Compiling module xil_defaultlib.pipe_reg_W
Compiling module xil_defaultlib.mux4(wide=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.dreg2
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1611.047 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test2.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test3.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test4.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test5.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:229]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:230]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1611.047 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test2.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test3.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test4.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test5.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:229]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:230]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1611.047 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test2.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test3.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test4.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test5.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2special
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/forwarding_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:229]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:230]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 115. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2special(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 46. Module andgate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 128. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 88. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 95. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 72. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 29. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(wide=32)
Compiling module xil_defaultlib.mux2special(wide=32)
Compiling module xil_defaultlib.andgate
Compiling module xil_defaultlib.forwarding_control
Compiling module xil_defaultlib.mux4(wide=32)
Compiling module xil_defaultlib.pipe_reg_D
Compiling module xil_defaultlib.pipe_reg_E
Compiling module xil_defaultlib.pipe_reg_M
Compiling module xil_defaultlib.pipe_reg_W
Compiling module xil_defaultlib.mux4(wide=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.dreg2
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1611.047 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test2.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test3.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test4.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test5.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2special
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/forwarding_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:229]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:230]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 115. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2special(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 46. Module andgate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 128. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 88. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 95. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 72. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 29. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(wide=32)
Compiling module xil_defaultlib.mux2special(wide=32)
Compiling module xil_defaultlib.andgate
Compiling module xil_defaultlib.forwarding_control
Compiling module xil_defaultlib.mux4(wide=32)
Compiling module xil_defaultlib.pipe_reg_D
Compiling module xil_defaultlib.pipe_reg_E
Compiling module xil_defaultlib.pipe_reg_M
Compiling module xil_defaultlib.pipe_reg_W
Compiling module xil_defaultlib.mux4(wide=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.dreg2
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1611.047 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test2.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test3.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test4.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test5.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2special
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/forwarding_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:229]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:230]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 115. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2special(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 46. Module andgate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 128. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 88. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 95. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 72. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 29. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(wide=32)
Compiling module xil_defaultlib.mux2special(wide=32)
Compiling module xil_defaultlib.andgate
Compiling module xil_defaultlib.forwarding_control
Compiling module xil_defaultlib.mux4(wide=32)
Compiling module xil_defaultlib.pipe_reg_D
Compiling module xil_defaultlib.pipe_reg_E
Compiling module xil_defaultlib.pipe_reg_M
Compiling module xil_defaultlib.pipe_reg_W
Compiling module xil_defaultlib.mux4(wide=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.dreg2
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1611.047 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test2.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test3.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test4.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test5.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2special
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/forwarding_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:229]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:230]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 115. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2special(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 46. Module andgate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 128. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 88. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 95. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 72. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 29. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(wide=32)
Compiling module xil_defaultlib.mux2special(wide=32)
Compiling module xil_defaultlib.andgate
Compiling module xil_defaultlib.forwarding_control
Compiling module xil_defaultlib.mux4(wide=32)
Compiling module xil_defaultlib.pipe_reg_D
Compiling module xil_defaultlib.pipe_reg_E
Compiling module xil_defaultlib.pipe_reg_M
Compiling module xil_defaultlib.pipe_reg_W
Compiling module xil_defaultlib.mux4(wide=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.dreg2
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1611.047 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test2.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test3.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test4.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test5.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2special
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/forwarding_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:229]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:230]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 115. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 80. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2special(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 46. Module andgate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 128. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 88. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 95. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 17. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 72. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 54. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 26. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 29. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(wide=32)
Compiling module xil_defaultlib.mux2special(wide=32)
Compiling module xil_defaultlib.andgate
Compiling module xil_defaultlib.forwarding_control
Compiling module xil_defaultlib.mux4(wide=32)
Compiling module xil_defaultlib.pipe_reg_D
Compiling module xil_defaultlib.pipe_reg_E
Compiling module xil_defaultlib.pipe_reg_M
Compiling module xil_defaultlib.pipe_reg_W
Compiling module xil_defaultlib.mux4(wide=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.dreg2
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1611.047 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test2.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test3.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test4.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test5.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:229]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:230]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1611.047 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test2.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test3.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test4.dat'
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/test5.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:229]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8DataForwarding/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:230]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1611.047 ; gain = 0.000
