# Hey there, Im Hassan! 

Im wrapping up my Computer Engineering degree at the University of Guelph, and Im all about hardware design, embedded software, and FPGA/ASIC development.

---

### What Im up to
- Building a Sobel edge detector on a Zynq-7000 (Verilog, AXI, Tcl, C)  
- Designing an 8-bit CMOS program counter in Cadence Virtuoso (DRC/LVS, timing tweaks)  
- Crafting an AES coprocessor on DE1-SoC (Verilog, ModelSim, C)  

### Skills I lean on
- **HDL & embedded:** VHDL 路 Verilog 路 C/C++ 路 Python 路 ARM Cortex-M4  
- **FPGA/SoC:** Vivado 路 Quartus 路 ModelSim 路 Xilinx SDK  
- **ASIC/layout:** Cadence Virtuoso 路 Static timing 路 DRC/LVS  
- **Other tools:** Docker 路 Git 路 Jira 路 MATLAB 路 SolidWorks  

### A bit of my background
- **Robotic Systems Intern @ Haggerty AgRobotics**  
  Integrated FLIR/JAI cameras, built C++ pipelines & Python scripts, and wrangled RTK-guided farm robots.  
- **TA, Robotic Systems @ U of G**  
  Ran labs on kinematics, Jacobians, and ROS-driven manipulators.  
- **Quality Engineering Intern @ Denso**  
  Used Six Sigma to cut defects 10% and ran NPI testing & signal-integrity checks.  

### Projects Im proud of
- **FPGA Obstacle Detection:** Custom Sobel IP delivering 6.5 throughput boost  
- **8-bit Program Counter:** Full schematic & layout with timing sign-off  
- **AES Accelerator:** 128-bit CBC/OFB coprocessor on FPGA  

---

Lets connect!  
[LinkedIn](https://www.linkedin.com/in/hassan-ahmad-ENG/) 路 [GitHub](https://github.com/Hassan282001) 路 hassanahmad.eng@gmail.com
