============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Jan 20 2026  03:32:01 pm
  Module:                 simple_alu
  Operating conditions:   slow 
  Operating conditions:   fast 
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              timing library
============================================================


Path 1: MET (2653 ps) Late External Delay Assertion at pin zero
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (F) ALUControl[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) zero
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    4347                  
             Slack:=    2653                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_65_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_96_1 

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ALUControl[0]   (u)     -       F     (arrival)             68 19.8     0     0    1500    (-,-) 
  g690/z          (u)     in_1->z R     unmapped_complex2      1  2.2     0    53    1553    (-,-) 
  g691/z          (u)     in_1->z F     unmapped_nand2         4  8.8     0    79    1632    (-,-) 
  I1_INST0/g15/z  (u)     in_1->z F     unmapped_or2           1  2.2     0    53    1686    (-,-) 
  I1_INST0/g26/z  (u)     in_0->z R     unmapped_nand2         1  2.2     0    53    1739    (-,-) 
  I1_INST0/g22/z  (u)     in_0->z F     unmapped_nand2         3  6.6     0    71    1810    (-,-) 
  I1_INST1/g22/z  (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    1864    (-,-) 
  I1_INST1/g18/z  (u)     in_0->z F     unmapped_nand2         3  6.6     0    71    1934    (-,-) 
  I1_INST2/g22/z  (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    1988    (-,-) 
  I1_INST2/g18/z  (u)     in_0->z F     unmapped_nand2         3  6.6     0    71    2059    (-,-) 
  I1_INST3/g22/z  (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    2112    (-,-) 
  I1_INST3/g18/z  (u)     in_0->z F     unmapped_nand2         3  6.6     0    71    2183    (-,-) 
  I1_INST4/g22/z  (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    2237    (-,-) 
  I1_INST4/g18/z  (u)     in_0->z F     unmapped_nand2         3  6.6     0    71    2308    (-,-) 
  I1_INST5/g22/z  (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    2361    (-,-) 
  I1_INST5/g18/z  (u)     in_0->z F     unmapped_nand2         3  6.6     0    71    2432    (-,-) 
  I1_INST6/g22/z  (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    2486    (-,-) 
  I1_INST6/g18/z  (u)     in_0->z F     unmapped_nand2         3  6.6     0    71    2556    (-,-) 
  I1_INST7/g22/z  (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    2610    (-,-) 
  I1_INST7/g18/z  (u)     in_0->z F     unmapped_nand2         3  6.6     0    71    2681    (-,-) 
  I1_INST8/g22/z  (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    2734    (-,-) 
  I1_INST8/g18/z  (u)     in_0->z F     unmapped_nand2         3  6.6     0    71    2805    (-,-) 
  I1_INST9/g22/z  (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    2859    (-,-) 
  I1_INST9/g18/z  (u)     in_0->z F     unmapped_nand2         3  6.6     0    71    2930    (-,-) 
  I1_INST10/g22/z (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    2983    (-,-) 
  I1_INST10/g18/z (u)     in_0->z F     unmapped_nand2         3  6.6     0    71    3054    (-,-) 
  I1_INST11/g22/z (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    3108    (-,-) 
  I1_INST11/g18/z (u)     in_0->z F     unmapped_nand2         3  6.6     0    71    3178    (-,-) 
  I1_INST12/g22/z (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    3232    (-,-) 
  I1_INST12/g18/z (u)     in_0->z F     unmapped_nand2         3  6.6     0    71    3303    (-,-) 
  I1_INST13/g22/z (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    3356    (-,-) 
  I1_INST13/g18/z (u)     in_0->z F     unmapped_nand2         3  6.6     0    71    3427    (-,-) 
  I1_INST14/g22/z (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    3481    (-,-) 
  I1_INST14/g18/z (u)     in_0->z F     unmapped_nand2         3  6.6     0    71    3552    (-,-) 
  I1_INST15/g22/z (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    3605    (-,-) 
  I1_INST15/g18/z (u)     in_0->z F     unmapped_nand2         3  6.6     0    71    3676    (-,-) 
  I1_INST16/g22/z (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    3730    (-,-) 
  I1_INST16/g18/z (u)     in_0->z F     unmapped_nand2         3  6.6     0    71    3800    (-,-) 
  I1_INST17/g22/z (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    3854    (-,-) 
  I1_INST17/g18/z (u)     in_0->z F     unmapped_nand2         3  6.6     0    71    3925    (-,-) 
  I1_INST18/g22/z (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    3978    (-,-) 
  I1_INST18/g18/z (u)     in_0->z F     unmapped_nand2         3  6.6     0    71    4049    (-,-) 
  I1_INST19/g22/z (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    4103    (-,-) 
  I1_INST19/g18/z (u)     in_0->z F     unmapped_nand2         3  6.6     0    71    4174    (-,-) 
  I1_INST20/g22/z (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    4227    (-,-) 
  I1_INST20/g18/z (u)     in_0->z F     unmapped_nand2         3  6.6     0    71    4298    (-,-) 
  I1_INST21/g22/z (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    4352    (-,-) 
  I1_INST21/g18/z (u)     in_0->z F     unmapped_nand2         3  6.6     0    71    4422    (-,-) 
  I1_INST22/g22/z (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    4476    (-,-) 
  I1_INST22/g18/z (u)     in_0->z F     unmapped_nand2         3  6.6     0    71    4547    (-,-) 
  I1_INST23/g22/z (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    4600    (-,-) 
  I1_INST23/g18/z (u)     in_0->z F     unmapped_nand2         3  6.6     0    71    4671    (-,-) 
  I1_INST24/g22/z (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    4725    (-,-) 
  I1_INST24/g18/z (u)     in_0->z F     unmapped_nand2         3  6.6     0    71    4796    (-,-) 
  I1_INST25/g22/z (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    4849    (-,-) 
  I1_INST25/g18/z (u)     in_0->z F     unmapped_nand2         3  6.6     0    71    4920    (-,-) 
  I1_INST26/g22/z (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    4974    (-,-) 
  I1_INST26/g18/z (u)     in_0->z F     unmapped_nand2         3  6.6     0    71    5044    (-,-) 
  I1_INST27/g22/z (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    5098    (-,-) 
  I1_INST27/g18/z (u)     in_0->z F     unmapped_nand2         3  6.6     0    71    5169    (-,-) 
  I1_INST28/g22/z (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    5222    (-,-) 
  I1_INST28/g18/z (u)     in_0->z F     unmapped_nand2         3  6.6     0    71    5293    (-,-) 
  I1_INST29/g22/z (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    5347    (-,-) 
  I1_INST29/g18/z (u)     in_0->z F     unmapped_nand2         3  6.6     0    71    5418    (-,-) 
  I1_INST30/g22/z (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    5471    (-,-) 
  I1_INST30/g18/z (u)     in_0->z F     unmapped_nand2         3  6.6     0    71    5542    (-,-) 
  I1_INST31/g20/z (u)     in_1->z R     unmapped_complex2      1  2.2     0    53    5596    (-,-) 
  I1_INST31/g21/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    5649    (-,-) 
  g1933/z         (u)     in_0->z R     unmapped_complex2      1  2.2     0    53    5702    (-,-) 
  g1766/z         (u)     in_1->z F     unmapped_complex2      2  4.1     0    53    5756    (-,-) 
  g1719/z         (u)     in_1->z F     unmapped_or2           1  2.2     0    53    5809    (-,-) 
  g1934/z         (u)     in_1->z R     unmapped_nor2          1  1.9     0    38    5847    (-,-) 
  zero            -       -       R     (port)                 -    -     -     0    5847    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 2: MET (2744 ps) Late External Delay Assertion at pin Result[31]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) ALUControl[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[31]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    4256                  
             Slack:=    2744                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_65_1 
  output_delay             1500            simple_alu_slow.sdc_line_4      

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ALUControl[0]   (u)     -       R     (arrival)             68 19.8     0     0    1500    (-,-) 
  g690/z          (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    1553    (-,-) 
  g691/z          (u)     in_1->z R     unmapped_nand2         4  8.8     0    79    1632    (-,-) 
  I1_INST0/g15/z  (u)     in_1->z R     unmapped_or2           1  2.2     0    53    1686    (-,-) 
  I1_INST0/g26/z  (u)     in_0->z F     unmapped_nand2         1  2.2     0    53    1739    (-,-) 
  I1_INST0/g22/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1810    (-,-) 
  I1_INST1/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1864    (-,-) 
  I1_INST1/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1934    (-,-) 
  I1_INST2/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1988    (-,-) 
  I1_INST2/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2059    (-,-) 
  I1_INST3/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2112    (-,-) 
  I1_INST3/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2183    (-,-) 
  I1_INST4/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2237    (-,-) 
  I1_INST4/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2308    (-,-) 
  I1_INST5/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2361    (-,-) 
  I1_INST5/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2432    (-,-) 
  I1_INST6/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2486    (-,-) 
  I1_INST6/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2556    (-,-) 
  I1_INST7/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2610    (-,-) 
  I1_INST7/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2681    (-,-) 
  I1_INST8/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2734    (-,-) 
  I1_INST8/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2805    (-,-) 
  I1_INST9/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2859    (-,-) 
  I1_INST9/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2930    (-,-) 
  I1_INST10/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2983    (-,-) 
  I1_INST10/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3054    (-,-) 
  I1_INST11/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3108    (-,-) 
  I1_INST11/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3178    (-,-) 
  I1_INST12/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3232    (-,-) 
  I1_INST12/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3303    (-,-) 
  I1_INST13/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3356    (-,-) 
  I1_INST13/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3427    (-,-) 
  I1_INST14/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3481    (-,-) 
  I1_INST14/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3552    (-,-) 
  I1_INST15/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3605    (-,-) 
  I1_INST15/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3676    (-,-) 
  I1_INST16/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3730    (-,-) 
  I1_INST16/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3800    (-,-) 
  I1_INST17/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3854    (-,-) 
  I1_INST17/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3925    (-,-) 
  I1_INST18/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3978    (-,-) 
  I1_INST18/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4049    (-,-) 
  I1_INST19/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4103    (-,-) 
  I1_INST19/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4174    (-,-) 
  I1_INST20/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4227    (-,-) 
  I1_INST20/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4298    (-,-) 
  I1_INST21/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4352    (-,-) 
  I1_INST21/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4422    (-,-) 
  I1_INST22/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4476    (-,-) 
  I1_INST22/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4547    (-,-) 
  I1_INST23/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4600    (-,-) 
  I1_INST23/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4671    (-,-) 
  I1_INST24/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4725    (-,-) 
  I1_INST24/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4796    (-,-) 
  I1_INST25/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4849    (-,-) 
  I1_INST25/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4920    (-,-) 
  I1_INST26/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4974    (-,-) 
  I1_INST26/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    5044    (-,-) 
  I1_INST27/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    5098    (-,-) 
  I1_INST27/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    5169    (-,-) 
  I1_INST28/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    5222    (-,-) 
  I1_INST28/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    5293    (-,-) 
  I1_INST29/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    5347    (-,-) 
  I1_INST29/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    5418    (-,-) 
  I1_INST30/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    5471    (-,-) 
  I1_INST30/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    5542    (-,-) 
  I1_INST31/g20/z (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    5596    (-,-) 
  I1_INST31/g21/z (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    5649    (-,-) 
  g1933/z         (u)     in_0->z F     unmapped_complex2      1  2.2     0    53    5702    (-,-) 
  g1766/z         (u)     in_1->z R     unmapped_complex2      2  4.1     0    53    5756    (-,-) 
  Result[31]      -       -       R     (port)                 -    -     -     0    5756    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 3: MET (2867 ps) Late External Delay Assertion at pin Cout
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) ALUControl[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Cout
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    4133                  
             Slack:=    2867                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_65_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_97_1 

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ALUControl[0]   (u)     -       R     (arrival)             68 19.8     0     0    1500    (-,-) 
  g690/z          (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    1553    (-,-) 
  g691/z          (u)     in_1->z R     unmapped_nand2         4  8.8     0    79    1632    (-,-) 
  I1_INST0/g15/z  (u)     in_1->z R     unmapped_or2           1  2.2     0    53    1686    (-,-) 
  I1_INST0/g26/z  (u)     in_0->z F     unmapped_nand2         1  2.2     0    53    1739    (-,-) 
  I1_INST0/g22/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1810    (-,-) 
  I1_INST1/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1864    (-,-) 
  I1_INST1/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1934    (-,-) 
  I1_INST2/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1988    (-,-) 
  I1_INST2/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2059    (-,-) 
  I1_INST3/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2112    (-,-) 
  I1_INST3/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2183    (-,-) 
  I1_INST4/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2237    (-,-) 
  I1_INST4/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2308    (-,-) 
  I1_INST5/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2361    (-,-) 
  I1_INST5/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2432    (-,-) 
  I1_INST6/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2486    (-,-) 
  I1_INST6/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2556    (-,-) 
  I1_INST7/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2610    (-,-) 
  I1_INST7/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2681    (-,-) 
  I1_INST8/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2734    (-,-) 
  I1_INST8/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2805    (-,-) 
  I1_INST9/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2859    (-,-) 
  I1_INST9/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2930    (-,-) 
  I1_INST10/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2983    (-,-) 
  I1_INST10/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3054    (-,-) 
  I1_INST11/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3108    (-,-) 
  I1_INST11/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3178    (-,-) 
  I1_INST12/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3232    (-,-) 
  I1_INST12/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3303    (-,-) 
  I1_INST13/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3356    (-,-) 
  I1_INST13/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3427    (-,-) 
  I1_INST14/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3481    (-,-) 
  I1_INST14/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3552    (-,-) 
  I1_INST15/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3605    (-,-) 
  I1_INST15/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3676    (-,-) 
  I1_INST16/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3730    (-,-) 
  I1_INST16/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3800    (-,-) 
  I1_INST17/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3854    (-,-) 
  I1_INST17/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3925    (-,-) 
  I1_INST18/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3978    (-,-) 
  I1_INST18/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4049    (-,-) 
  I1_INST19/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4103    (-,-) 
  I1_INST19/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4174    (-,-) 
  I1_INST20/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4227    (-,-) 
  I1_INST20/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4298    (-,-) 
  I1_INST21/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4352    (-,-) 
  I1_INST21/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4422    (-,-) 
  I1_INST22/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4476    (-,-) 
  I1_INST22/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4547    (-,-) 
  I1_INST23/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4600    (-,-) 
  I1_INST23/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4671    (-,-) 
  I1_INST24/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4725    (-,-) 
  I1_INST24/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4796    (-,-) 
  I1_INST25/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4849    (-,-) 
  I1_INST25/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4920    (-,-) 
  I1_INST26/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4974    (-,-) 
  I1_INST26/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    5044    (-,-) 
  I1_INST27/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    5098    (-,-) 
  I1_INST27/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    5169    (-,-) 
  I1_INST28/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    5222    (-,-) 
  I1_INST28/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    5293    (-,-) 
  I1_INST29/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    5347    (-,-) 
  I1_INST29/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    5418    (-,-) 
  I1_INST30/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    5471    (-,-) 
  I1_INST30/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    5542    (-,-) 
  I1_INST31/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    5596    (-,-) 
  I1_INST31/g18/z (u)     in_0->z R     unmapped_nand2         1  1.9     0    38    5633    (-,-) 
  Cout            -       -       R     (port)                 -    -     -     0    5633    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 4: MET (2869 ps) Late External Delay Assertion at pin Result[30]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) ALUControl[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[30]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    4131                  
             Slack:=    2869                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_65_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_65_1 

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ALUControl[0]   (u)     -       R     (arrival)             68 19.8     0     0    1500    (-,-) 
  g690/z          (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    1553    (-,-) 
  g691/z          (u)     in_1->z R     unmapped_nand2         4  8.8     0    79    1632    (-,-) 
  I1_INST0/g15/z  (u)     in_1->z R     unmapped_or2           1  2.2     0    53    1686    (-,-) 
  I1_INST0/g26/z  (u)     in_0->z F     unmapped_nand2         1  2.2     0    53    1739    (-,-) 
  I1_INST0/g22/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1810    (-,-) 
  I1_INST1/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1864    (-,-) 
  I1_INST1/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1934    (-,-) 
  I1_INST2/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1988    (-,-) 
  I1_INST2/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2059    (-,-) 
  I1_INST3/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2112    (-,-) 
  I1_INST3/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2183    (-,-) 
  I1_INST4/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2237    (-,-) 
  I1_INST4/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2308    (-,-) 
  I1_INST5/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2361    (-,-) 
  I1_INST5/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2432    (-,-) 
  I1_INST6/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2486    (-,-) 
  I1_INST6/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2556    (-,-) 
  I1_INST7/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2610    (-,-) 
  I1_INST7/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2681    (-,-) 
  I1_INST8/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2734    (-,-) 
  I1_INST8/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2805    (-,-) 
  I1_INST9/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2859    (-,-) 
  I1_INST9/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2930    (-,-) 
  I1_INST10/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2983    (-,-) 
  I1_INST10/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3054    (-,-) 
  I1_INST11/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3108    (-,-) 
  I1_INST11/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3178    (-,-) 
  I1_INST12/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3232    (-,-) 
  I1_INST12/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3303    (-,-) 
  I1_INST13/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3356    (-,-) 
  I1_INST13/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3427    (-,-) 
  I1_INST14/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3481    (-,-) 
  I1_INST14/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3552    (-,-) 
  I1_INST15/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3605    (-,-) 
  I1_INST15/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3676    (-,-) 
  I1_INST16/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3730    (-,-) 
  I1_INST16/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3800    (-,-) 
  I1_INST17/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3854    (-,-) 
  I1_INST17/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3925    (-,-) 
  I1_INST18/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3978    (-,-) 
  I1_INST18/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4049    (-,-) 
  I1_INST19/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4103    (-,-) 
  I1_INST19/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4174    (-,-) 
  I1_INST20/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4227    (-,-) 
  I1_INST20/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4298    (-,-) 
  I1_INST21/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4352    (-,-) 
  I1_INST21/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4422    (-,-) 
  I1_INST22/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4476    (-,-) 
  I1_INST22/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4547    (-,-) 
  I1_INST23/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4600    (-,-) 
  I1_INST23/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4671    (-,-) 
  I1_INST24/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4725    (-,-) 
  I1_INST24/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4796    (-,-) 
  I1_INST25/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4849    (-,-) 
  I1_INST25/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4920    (-,-) 
  I1_INST26/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4974    (-,-) 
  I1_INST26/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    5044    (-,-) 
  I1_INST27/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    5098    (-,-) 
  I1_INST27/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    5169    (-,-) 
  I1_INST28/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    5222    (-,-) 
  I1_INST28/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    5293    (-,-) 
  I1_INST29/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    5347    (-,-) 
  I1_INST29/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    5418    (-,-) 
  I1_INST30/g20/z (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    5471    (-,-) 
  I1_INST30/g21/z (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    5524    (-,-) 
  g1931/z         (u)     in_0->z F     unmapped_complex2      1  2.2     0    53    5578    (-,-) 
  g1751/z         (u)     in_1->z R     unmapped_complex2      2  4.1     0    53    5631    (-,-) 
  Result[30]      -       -       R     (port)                 -    -     -     0    5631    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 5: MET (2993 ps) Late External Delay Assertion at pin Result[29]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) ALUControl[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[29]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    4007                  
             Slack:=    2993                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_65_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_66_1 

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ALUControl[0]   (u)     -       R     (arrival)             68 19.8     0     0    1500    (-,-) 
  g690/z          (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    1553    (-,-) 
  g691/z          (u)     in_1->z R     unmapped_nand2         4  8.8     0    79    1632    (-,-) 
  I1_INST0/g15/z  (u)     in_1->z R     unmapped_or2           1  2.2     0    53    1686    (-,-) 
  I1_INST0/g26/z  (u)     in_0->z F     unmapped_nand2         1  2.2     0    53    1739    (-,-) 
  I1_INST0/g22/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1810    (-,-) 
  I1_INST1/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1864    (-,-) 
  I1_INST1/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1934    (-,-) 
  I1_INST2/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1988    (-,-) 
  I1_INST2/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2059    (-,-) 
  I1_INST3/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2112    (-,-) 
  I1_INST3/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2183    (-,-) 
  I1_INST4/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2237    (-,-) 
  I1_INST4/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2308    (-,-) 
  I1_INST5/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2361    (-,-) 
  I1_INST5/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2432    (-,-) 
  I1_INST6/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2486    (-,-) 
  I1_INST6/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2556    (-,-) 
  I1_INST7/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2610    (-,-) 
  I1_INST7/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2681    (-,-) 
  I1_INST8/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2734    (-,-) 
  I1_INST8/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2805    (-,-) 
  I1_INST9/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2859    (-,-) 
  I1_INST9/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2930    (-,-) 
  I1_INST10/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2983    (-,-) 
  I1_INST10/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3054    (-,-) 
  I1_INST11/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3108    (-,-) 
  I1_INST11/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3178    (-,-) 
  I1_INST12/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3232    (-,-) 
  I1_INST12/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3303    (-,-) 
  I1_INST13/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3356    (-,-) 
  I1_INST13/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3427    (-,-) 
  I1_INST14/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3481    (-,-) 
  I1_INST14/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3552    (-,-) 
  I1_INST15/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3605    (-,-) 
  I1_INST15/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3676    (-,-) 
  I1_INST16/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3730    (-,-) 
  I1_INST16/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3800    (-,-) 
  I1_INST17/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3854    (-,-) 
  I1_INST17/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3925    (-,-) 
  I1_INST18/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3978    (-,-) 
  I1_INST18/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4049    (-,-) 
  I1_INST19/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4103    (-,-) 
  I1_INST19/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4174    (-,-) 
  I1_INST20/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4227    (-,-) 
  I1_INST20/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4298    (-,-) 
  I1_INST21/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4352    (-,-) 
  I1_INST21/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4422    (-,-) 
  I1_INST22/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4476    (-,-) 
  I1_INST22/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4547    (-,-) 
  I1_INST23/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4600    (-,-) 
  I1_INST23/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4671    (-,-) 
  I1_INST24/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4725    (-,-) 
  I1_INST24/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4796    (-,-) 
  I1_INST25/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4849    (-,-) 
  I1_INST25/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4920    (-,-) 
  I1_INST26/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4974    (-,-) 
  I1_INST26/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    5044    (-,-) 
  I1_INST27/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    5098    (-,-) 
  I1_INST27/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    5169    (-,-) 
  I1_INST28/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    5222    (-,-) 
  I1_INST28/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    5293    (-,-) 
  I1_INST29/g20/z (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    5347    (-,-) 
  I1_INST29/g21/z (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    5400    (-,-) 
  g1929/z         (u)     in_0->z F     unmapped_complex2      1  2.2     0    53    5454    (-,-) 
  g1757/z         (u)     in_1->z R     unmapped_complex2      2  4.1     0    53    5507    (-,-) 
  Result[29]      -       -       R     (port)                 -    -     -     0    5507    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 6: MET (3118 ps) Late External Delay Assertion at pin Result[28]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) ALUControl[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[28]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    3882                  
             Slack:=    3118                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_65_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_67_1 

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ALUControl[0]   (u)     -       R     (arrival)             68 19.8     0     0    1500    (-,-) 
  g690/z          (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    1553    (-,-) 
  g691/z          (u)     in_1->z R     unmapped_nand2         4  8.8     0    79    1632    (-,-) 
  I1_INST0/g15/z  (u)     in_1->z R     unmapped_or2           1  2.2     0    53    1686    (-,-) 
  I1_INST0/g26/z  (u)     in_0->z F     unmapped_nand2         1  2.2     0    53    1739    (-,-) 
  I1_INST0/g22/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1810    (-,-) 
  I1_INST1/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1864    (-,-) 
  I1_INST1/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1934    (-,-) 
  I1_INST2/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1988    (-,-) 
  I1_INST2/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2059    (-,-) 
  I1_INST3/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2112    (-,-) 
  I1_INST3/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2183    (-,-) 
  I1_INST4/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2237    (-,-) 
  I1_INST4/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2308    (-,-) 
  I1_INST5/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2361    (-,-) 
  I1_INST5/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2432    (-,-) 
  I1_INST6/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2486    (-,-) 
  I1_INST6/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2556    (-,-) 
  I1_INST7/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2610    (-,-) 
  I1_INST7/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2681    (-,-) 
  I1_INST8/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2734    (-,-) 
  I1_INST8/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2805    (-,-) 
  I1_INST9/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2859    (-,-) 
  I1_INST9/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2930    (-,-) 
  I1_INST10/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2983    (-,-) 
  I1_INST10/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3054    (-,-) 
  I1_INST11/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3108    (-,-) 
  I1_INST11/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3178    (-,-) 
  I1_INST12/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3232    (-,-) 
  I1_INST12/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3303    (-,-) 
  I1_INST13/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3356    (-,-) 
  I1_INST13/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3427    (-,-) 
  I1_INST14/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3481    (-,-) 
  I1_INST14/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3552    (-,-) 
  I1_INST15/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3605    (-,-) 
  I1_INST15/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3676    (-,-) 
  I1_INST16/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3730    (-,-) 
  I1_INST16/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3800    (-,-) 
  I1_INST17/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3854    (-,-) 
  I1_INST17/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3925    (-,-) 
  I1_INST18/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3978    (-,-) 
  I1_INST18/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4049    (-,-) 
  I1_INST19/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4103    (-,-) 
  I1_INST19/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4174    (-,-) 
  I1_INST20/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4227    (-,-) 
  I1_INST20/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4298    (-,-) 
  I1_INST21/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4352    (-,-) 
  I1_INST21/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4422    (-,-) 
  I1_INST22/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4476    (-,-) 
  I1_INST22/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4547    (-,-) 
  I1_INST23/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4600    (-,-) 
  I1_INST23/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4671    (-,-) 
  I1_INST24/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4725    (-,-) 
  I1_INST24/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4796    (-,-) 
  I1_INST25/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4849    (-,-) 
  I1_INST25/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4920    (-,-) 
  I1_INST26/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4974    (-,-) 
  I1_INST26/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    5044    (-,-) 
  I1_INST27/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    5098    (-,-) 
  I1_INST27/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    5169    (-,-) 
  I1_INST28/g20/z (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    5222    (-,-) 
  I1_INST28/g21/z (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    5276    (-,-) 
  g1927/z         (u)     in_0->z F     unmapped_complex2      1  2.2     0    53    5329    (-,-) 
  g1745/z         (u)     in_1->z R     unmapped_complex2      2  4.1     0    53    5382    (-,-) 
  Result[28]      -       -       R     (port)                 -    -     -     0    5382    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 7: MET (3242 ps) Late External Delay Assertion at pin Result[27]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) ALUControl[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[27]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    3758                  
             Slack:=    3242                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_65_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_68_1 

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ALUControl[0]   (u)     -       R     (arrival)             68 19.8     0     0    1500    (-,-) 
  g690/z          (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    1553    (-,-) 
  g691/z          (u)     in_1->z R     unmapped_nand2         4  8.8     0    79    1632    (-,-) 
  I1_INST0/g15/z  (u)     in_1->z R     unmapped_or2           1  2.2     0    53    1686    (-,-) 
  I1_INST0/g26/z  (u)     in_0->z F     unmapped_nand2         1  2.2     0    53    1739    (-,-) 
  I1_INST0/g22/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1810    (-,-) 
  I1_INST1/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1864    (-,-) 
  I1_INST1/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1934    (-,-) 
  I1_INST2/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1988    (-,-) 
  I1_INST2/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2059    (-,-) 
  I1_INST3/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2112    (-,-) 
  I1_INST3/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2183    (-,-) 
  I1_INST4/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2237    (-,-) 
  I1_INST4/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2308    (-,-) 
  I1_INST5/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2361    (-,-) 
  I1_INST5/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2432    (-,-) 
  I1_INST6/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2486    (-,-) 
  I1_INST6/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2556    (-,-) 
  I1_INST7/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2610    (-,-) 
  I1_INST7/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2681    (-,-) 
  I1_INST8/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2734    (-,-) 
  I1_INST8/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2805    (-,-) 
  I1_INST9/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2859    (-,-) 
  I1_INST9/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2930    (-,-) 
  I1_INST10/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2983    (-,-) 
  I1_INST10/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3054    (-,-) 
  I1_INST11/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3108    (-,-) 
  I1_INST11/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3178    (-,-) 
  I1_INST12/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3232    (-,-) 
  I1_INST12/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3303    (-,-) 
  I1_INST13/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3356    (-,-) 
  I1_INST13/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3427    (-,-) 
  I1_INST14/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3481    (-,-) 
  I1_INST14/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3552    (-,-) 
  I1_INST15/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3605    (-,-) 
  I1_INST15/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3676    (-,-) 
  I1_INST16/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3730    (-,-) 
  I1_INST16/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3800    (-,-) 
  I1_INST17/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3854    (-,-) 
  I1_INST17/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3925    (-,-) 
  I1_INST18/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3978    (-,-) 
  I1_INST18/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4049    (-,-) 
  I1_INST19/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4103    (-,-) 
  I1_INST19/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4174    (-,-) 
  I1_INST20/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4227    (-,-) 
  I1_INST20/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4298    (-,-) 
  I1_INST21/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4352    (-,-) 
  I1_INST21/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4422    (-,-) 
  I1_INST22/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4476    (-,-) 
  I1_INST22/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4547    (-,-) 
  I1_INST23/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4600    (-,-) 
  I1_INST23/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4671    (-,-) 
  I1_INST24/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4725    (-,-) 
  I1_INST24/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4796    (-,-) 
  I1_INST25/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4849    (-,-) 
  I1_INST25/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4920    (-,-) 
  I1_INST26/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4974    (-,-) 
  I1_INST26/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    5044    (-,-) 
  I1_INST27/g20/z (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    5098    (-,-) 
  I1_INST27/g21/z (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    5151    (-,-) 
  g1925/z         (u)     in_0->z F     unmapped_complex2      1  2.2     0    53    5205    (-,-) 
  g1767/z         (u)     in_1->z R     unmapped_complex2      2  4.1     0    53    5258    (-,-) 
  Result[27]      -       -       R     (port)                 -    -     -     0    5258    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 8: MET (3366 ps) Late External Delay Assertion at pin Result[26]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) ALUControl[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[26]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    3634                  
             Slack:=    3366                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_65_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_69_1 

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ALUControl[0]   (u)     -       R     (arrival)             68 19.8     0     0    1500    (-,-) 
  g690/z          (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    1553    (-,-) 
  g691/z          (u)     in_1->z R     unmapped_nand2         4  8.8     0    79    1632    (-,-) 
  I1_INST0/g15/z  (u)     in_1->z R     unmapped_or2           1  2.2     0    53    1686    (-,-) 
  I1_INST0/g26/z  (u)     in_0->z F     unmapped_nand2         1  2.2     0    53    1739    (-,-) 
  I1_INST0/g22/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1810    (-,-) 
  I1_INST1/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1864    (-,-) 
  I1_INST1/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1934    (-,-) 
  I1_INST2/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1988    (-,-) 
  I1_INST2/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2059    (-,-) 
  I1_INST3/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2112    (-,-) 
  I1_INST3/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2183    (-,-) 
  I1_INST4/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2237    (-,-) 
  I1_INST4/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2308    (-,-) 
  I1_INST5/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2361    (-,-) 
  I1_INST5/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2432    (-,-) 
  I1_INST6/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2486    (-,-) 
  I1_INST6/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2556    (-,-) 
  I1_INST7/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2610    (-,-) 
  I1_INST7/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2681    (-,-) 
  I1_INST8/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2734    (-,-) 
  I1_INST8/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2805    (-,-) 
  I1_INST9/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2859    (-,-) 
  I1_INST9/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2930    (-,-) 
  I1_INST10/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2983    (-,-) 
  I1_INST10/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3054    (-,-) 
  I1_INST11/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3108    (-,-) 
  I1_INST11/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3178    (-,-) 
  I1_INST12/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3232    (-,-) 
  I1_INST12/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3303    (-,-) 
  I1_INST13/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3356    (-,-) 
  I1_INST13/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3427    (-,-) 
  I1_INST14/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3481    (-,-) 
  I1_INST14/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3552    (-,-) 
  I1_INST15/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3605    (-,-) 
  I1_INST15/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3676    (-,-) 
  I1_INST16/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3730    (-,-) 
  I1_INST16/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3800    (-,-) 
  I1_INST17/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3854    (-,-) 
  I1_INST17/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3925    (-,-) 
  I1_INST18/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3978    (-,-) 
  I1_INST18/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4049    (-,-) 
  I1_INST19/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4103    (-,-) 
  I1_INST19/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4174    (-,-) 
  I1_INST20/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4227    (-,-) 
  I1_INST20/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4298    (-,-) 
  I1_INST21/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4352    (-,-) 
  I1_INST21/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4422    (-,-) 
  I1_INST22/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4476    (-,-) 
  I1_INST22/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4547    (-,-) 
  I1_INST23/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4600    (-,-) 
  I1_INST23/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4671    (-,-) 
  I1_INST24/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4725    (-,-) 
  I1_INST24/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4796    (-,-) 
  I1_INST25/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4849    (-,-) 
  I1_INST25/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4920    (-,-) 
  I1_INST26/g20/z (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    4974    (-,-) 
  I1_INST26/g21/z (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    5027    (-,-) 
  g1923/z         (u)     in_0->z F     unmapped_complex2      1  2.2     0    53    5080    (-,-) 
  g1743/z         (u)     in_1->z R     unmapped_complex2      2  4.1     0    53    5134    (-,-) 
  Result[26]      -       -       R     (port)                 -    -     -     0    5134    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 9: MET (3491 ps) Late External Delay Assertion at pin Result[25]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) ALUControl[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[25]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    3509                  
             Slack:=    3491                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_65_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_70_1 

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ALUControl[0]   (u)     -       R     (arrival)             68 19.8     0     0    1500    (-,-) 
  g690/z          (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    1553    (-,-) 
  g691/z          (u)     in_1->z R     unmapped_nand2         4  8.8     0    79    1632    (-,-) 
  I1_INST0/g15/z  (u)     in_1->z R     unmapped_or2           1  2.2     0    53    1686    (-,-) 
  I1_INST0/g26/z  (u)     in_0->z F     unmapped_nand2         1  2.2     0    53    1739    (-,-) 
  I1_INST0/g22/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1810    (-,-) 
  I1_INST1/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1864    (-,-) 
  I1_INST1/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1934    (-,-) 
  I1_INST2/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1988    (-,-) 
  I1_INST2/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2059    (-,-) 
  I1_INST3/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2112    (-,-) 
  I1_INST3/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2183    (-,-) 
  I1_INST4/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2237    (-,-) 
  I1_INST4/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2308    (-,-) 
  I1_INST5/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2361    (-,-) 
  I1_INST5/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2432    (-,-) 
  I1_INST6/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2486    (-,-) 
  I1_INST6/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2556    (-,-) 
  I1_INST7/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2610    (-,-) 
  I1_INST7/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2681    (-,-) 
  I1_INST8/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2734    (-,-) 
  I1_INST8/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2805    (-,-) 
  I1_INST9/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2859    (-,-) 
  I1_INST9/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2930    (-,-) 
  I1_INST10/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2983    (-,-) 
  I1_INST10/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3054    (-,-) 
  I1_INST11/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3108    (-,-) 
  I1_INST11/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3178    (-,-) 
  I1_INST12/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3232    (-,-) 
  I1_INST12/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3303    (-,-) 
  I1_INST13/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3356    (-,-) 
  I1_INST13/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3427    (-,-) 
  I1_INST14/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3481    (-,-) 
  I1_INST14/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3552    (-,-) 
  I1_INST15/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3605    (-,-) 
  I1_INST15/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3676    (-,-) 
  I1_INST16/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3730    (-,-) 
  I1_INST16/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3800    (-,-) 
  I1_INST17/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3854    (-,-) 
  I1_INST17/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3925    (-,-) 
  I1_INST18/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3978    (-,-) 
  I1_INST18/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4049    (-,-) 
  I1_INST19/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4103    (-,-) 
  I1_INST19/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4174    (-,-) 
  I1_INST20/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4227    (-,-) 
  I1_INST20/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4298    (-,-) 
  I1_INST21/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4352    (-,-) 
  I1_INST21/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4422    (-,-) 
  I1_INST22/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4476    (-,-) 
  I1_INST22/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4547    (-,-) 
  I1_INST23/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4600    (-,-) 
  I1_INST23/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4671    (-,-) 
  I1_INST24/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4725    (-,-) 
  I1_INST24/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4796    (-,-) 
  I1_INST25/g20/z (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    4849    (-,-) 
  I1_INST25/g21/z (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    4902    (-,-) 
  g1921/z         (u)     in_0->z F     unmapped_complex2      1  2.2     0    53    4956    (-,-) 
  g1748/z         (u)     in_1->z R     unmapped_complex2      2  4.1     0    53    5009    (-,-) 
  Result[25]      -       -       R     (port)                 -    -     -     0    5009    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 10: MET (3615 ps) Late External Delay Assertion at pin Result[24]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) ALUControl[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[24]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    3385                  
             Slack:=    3615                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_65_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_71_1 

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ALUControl[0]   (u)     -       R     (arrival)             68 19.8     0     0    1500    (-,-) 
  g690/z          (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    1553    (-,-) 
  g691/z          (u)     in_1->z R     unmapped_nand2         4  8.8     0    79    1632    (-,-) 
  I1_INST0/g15/z  (u)     in_1->z R     unmapped_or2           1  2.2     0    53    1686    (-,-) 
  I1_INST0/g26/z  (u)     in_0->z F     unmapped_nand2         1  2.2     0    53    1739    (-,-) 
  I1_INST0/g22/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1810    (-,-) 
  I1_INST1/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1864    (-,-) 
  I1_INST1/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1934    (-,-) 
  I1_INST2/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1988    (-,-) 
  I1_INST2/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2059    (-,-) 
  I1_INST3/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2112    (-,-) 
  I1_INST3/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2183    (-,-) 
  I1_INST4/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2237    (-,-) 
  I1_INST4/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2308    (-,-) 
  I1_INST5/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2361    (-,-) 
  I1_INST5/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2432    (-,-) 
  I1_INST6/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2486    (-,-) 
  I1_INST6/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2556    (-,-) 
  I1_INST7/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2610    (-,-) 
  I1_INST7/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2681    (-,-) 
  I1_INST8/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2734    (-,-) 
  I1_INST8/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2805    (-,-) 
  I1_INST9/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2859    (-,-) 
  I1_INST9/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2930    (-,-) 
  I1_INST10/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2983    (-,-) 
  I1_INST10/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3054    (-,-) 
  I1_INST11/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3108    (-,-) 
  I1_INST11/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3178    (-,-) 
  I1_INST12/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3232    (-,-) 
  I1_INST12/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3303    (-,-) 
  I1_INST13/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3356    (-,-) 
  I1_INST13/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3427    (-,-) 
  I1_INST14/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3481    (-,-) 
  I1_INST14/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3552    (-,-) 
  I1_INST15/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3605    (-,-) 
  I1_INST15/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3676    (-,-) 
  I1_INST16/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3730    (-,-) 
  I1_INST16/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3800    (-,-) 
  I1_INST17/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3854    (-,-) 
  I1_INST17/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3925    (-,-) 
  I1_INST18/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3978    (-,-) 
  I1_INST18/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4049    (-,-) 
  I1_INST19/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4103    (-,-) 
  I1_INST19/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4174    (-,-) 
  I1_INST20/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4227    (-,-) 
  I1_INST20/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4298    (-,-) 
  I1_INST21/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4352    (-,-) 
  I1_INST21/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4422    (-,-) 
  I1_INST22/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4476    (-,-) 
  I1_INST22/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4547    (-,-) 
  I1_INST23/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4600    (-,-) 
  I1_INST23/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4671    (-,-) 
  I1_INST24/g20/z (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    4725    (-,-) 
  I1_INST24/g21/z (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    4778    (-,-) 
  g1919/z         (u)     in_0->z F     unmapped_complex2      1  2.2     0    53    4832    (-,-) 
  g1760/z         (u)     in_1->z R     unmapped_complex2      2  4.1     0    53    4885    (-,-) 
  Result[24]      -       -       R     (port)                 -    -     -     0    4885    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 11: MET (3740 ps) Late External Delay Assertion at pin Result[23]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) ALUControl[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[23]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    3260                  
             Slack:=    3740                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_65_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_72_1 

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ALUControl[0]   (u)     -       R     (arrival)             68 19.8     0     0    1500    (-,-) 
  g690/z          (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    1553    (-,-) 
  g691/z          (u)     in_1->z R     unmapped_nand2         4  8.8     0    79    1632    (-,-) 
  I1_INST0/g15/z  (u)     in_1->z R     unmapped_or2           1  2.2     0    53    1686    (-,-) 
  I1_INST0/g26/z  (u)     in_0->z F     unmapped_nand2         1  2.2     0    53    1739    (-,-) 
  I1_INST0/g22/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1810    (-,-) 
  I1_INST1/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1864    (-,-) 
  I1_INST1/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1934    (-,-) 
  I1_INST2/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1988    (-,-) 
  I1_INST2/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2059    (-,-) 
  I1_INST3/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2112    (-,-) 
  I1_INST3/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2183    (-,-) 
  I1_INST4/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2237    (-,-) 
  I1_INST4/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2308    (-,-) 
  I1_INST5/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2361    (-,-) 
  I1_INST5/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2432    (-,-) 
  I1_INST6/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2486    (-,-) 
  I1_INST6/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2556    (-,-) 
  I1_INST7/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2610    (-,-) 
  I1_INST7/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2681    (-,-) 
  I1_INST8/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2734    (-,-) 
  I1_INST8/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2805    (-,-) 
  I1_INST9/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2859    (-,-) 
  I1_INST9/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2930    (-,-) 
  I1_INST10/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2983    (-,-) 
  I1_INST10/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3054    (-,-) 
  I1_INST11/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3108    (-,-) 
  I1_INST11/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3178    (-,-) 
  I1_INST12/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3232    (-,-) 
  I1_INST12/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3303    (-,-) 
  I1_INST13/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3356    (-,-) 
  I1_INST13/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3427    (-,-) 
  I1_INST14/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3481    (-,-) 
  I1_INST14/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3552    (-,-) 
  I1_INST15/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3605    (-,-) 
  I1_INST15/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3676    (-,-) 
  I1_INST16/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3730    (-,-) 
  I1_INST16/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3800    (-,-) 
  I1_INST17/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3854    (-,-) 
  I1_INST17/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3925    (-,-) 
  I1_INST18/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3978    (-,-) 
  I1_INST18/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4049    (-,-) 
  I1_INST19/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4103    (-,-) 
  I1_INST19/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4174    (-,-) 
  I1_INST20/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4227    (-,-) 
  I1_INST20/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4298    (-,-) 
  I1_INST21/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4352    (-,-) 
  I1_INST21/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4422    (-,-) 
  I1_INST22/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4476    (-,-) 
  I1_INST22/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4547    (-,-) 
  I1_INST23/g20/z (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    4600    (-,-) 
  I1_INST23/g21/z (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    4654    (-,-) 
  g1917/z         (u)     in_0->z F     unmapped_complex2      1  2.2     0    53    4707    (-,-) 
  g1772/z         (u)     in_1->z R     unmapped_complex2      2  4.1     0    53    4760    (-,-) 
  Result[23]      -       -       R     (port)                 -    -     -     0    4760    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 12: MET (3864 ps) Late External Delay Assertion at pin Result[22]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) ALUControl[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[22]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    3136                  
             Slack:=    3864                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_65_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_73_1 

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ALUControl[0]   (u)     -       R     (arrival)             68 19.8     0     0    1500    (-,-) 
  g690/z          (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    1553    (-,-) 
  g691/z          (u)     in_1->z R     unmapped_nand2         4  8.8     0    79    1632    (-,-) 
  I1_INST0/g15/z  (u)     in_1->z R     unmapped_or2           1  2.2     0    53    1686    (-,-) 
  I1_INST0/g26/z  (u)     in_0->z F     unmapped_nand2         1  2.2     0    53    1739    (-,-) 
  I1_INST0/g22/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1810    (-,-) 
  I1_INST1/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1864    (-,-) 
  I1_INST1/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1934    (-,-) 
  I1_INST2/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1988    (-,-) 
  I1_INST2/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2059    (-,-) 
  I1_INST3/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2112    (-,-) 
  I1_INST3/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2183    (-,-) 
  I1_INST4/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2237    (-,-) 
  I1_INST4/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2308    (-,-) 
  I1_INST5/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2361    (-,-) 
  I1_INST5/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2432    (-,-) 
  I1_INST6/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2486    (-,-) 
  I1_INST6/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2556    (-,-) 
  I1_INST7/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2610    (-,-) 
  I1_INST7/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2681    (-,-) 
  I1_INST8/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2734    (-,-) 
  I1_INST8/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2805    (-,-) 
  I1_INST9/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2859    (-,-) 
  I1_INST9/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2930    (-,-) 
  I1_INST10/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2983    (-,-) 
  I1_INST10/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3054    (-,-) 
  I1_INST11/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3108    (-,-) 
  I1_INST11/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3178    (-,-) 
  I1_INST12/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3232    (-,-) 
  I1_INST12/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3303    (-,-) 
  I1_INST13/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3356    (-,-) 
  I1_INST13/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3427    (-,-) 
  I1_INST14/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3481    (-,-) 
  I1_INST14/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3552    (-,-) 
  I1_INST15/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3605    (-,-) 
  I1_INST15/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3676    (-,-) 
  I1_INST16/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3730    (-,-) 
  I1_INST16/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3800    (-,-) 
  I1_INST17/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3854    (-,-) 
  I1_INST17/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3925    (-,-) 
  I1_INST18/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3978    (-,-) 
  I1_INST18/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4049    (-,-) 
  I1_INST19/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4103    (-,-) 
  I1_INST19/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4174    (-,-) 
  I1_INST20/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4227    (-,-) 
  I1_INST20/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4298    (-,-) 
  I1_INST21/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4352    (-,-) 
  I1_INST21/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4422    (-,-) 
  I1_INST22/g20/z (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    4476    (-,-) 
  I1_INST22/g21/z (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    4529    (-,-) 
  g1915/z         (u)     in_0->z F     unmapped_complex2      1  2.2     0    53    4583    (-,-) 
  g1755/z         (u)     in_1->z R     unmapped_complex2      2  4.1     0    53    4636    (-,-) 
  Result[22]      -       -       R     (port)                 -    -     -     0    4636    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 13: MET (3988 ps) Late External Delay Assertion at pin Result[21]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) ALUControl[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[21]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    3012                  
             Slack:=    3988                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_65_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_74_1 

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ALUControl[0]   (u)     -       R     (arrival)             68 19.8     0     0    1500    (-,-) 
  g690/z          (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    1553    (-,-) 
  g691/z          (u)     in_1->z R     unmapped_nand2         4  8.8     0    79    1632    (-,-) 
  I1_INST0/g15/z  (u)     in_1->z R     unmapped_or2           1  2.2     0    53    1686    (-,-) 
  I1_INST0/g26/z  (u)     in_0->z F     unmapped_nand2         1  2.2     0    53    1739    (-,-) 
  I1_INST0/g22/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1810    (-,-) 
  I1_INST1/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1864    (-,-) 
  I1_INST1/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1934    (-,-) 
  I1_INST2/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1988    (-,-) 
  I1_INST2/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2059    (-,-) 
  I1_INST3/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2112    (-,-) 
  I1_INST3/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2183    (-,-) 
  I1_INST4/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2237    (-,-) 
  I1_INST4/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2308    (-,-) 
  I1_INST5/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2361    (-,-) 
  I1_INST5/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2432    (-,-) 
  I1_INST6/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2486    (-,-) 
  I1_INST6/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2556    (-,-) 
  I1_INST7/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2610    (-,-) 
  I1_INST7/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2681    (-,-) 
  I1_INST8/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2734    (-,-) 
  I1_INST8/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2805    (-,-) 
  I1_INST9/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2859    (-,-) 
  I1_INST9/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2930    (-,-) 
  I1_INST10/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2983    (-,-) 
  I1_INST10/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3054    (-,-) 
  I1_INST11/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3108    (-,-) 
  I1_INST11/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3178    (-,-) 
  I1_INST12/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3232    (-,-) 
  I1_INST12/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3303    (-,-) 
  I1_INST13/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3356    (-,-) 
  I1_INST13/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3427    (-,-) 
  I1_INST14/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3481    (-,-) 
  I1_INST14/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3552    (-,-) 
  I1_INST15/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3605    (-,-) 
  I1_INST15/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3676    (-,-) 
  I1_INST16/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3730    (-,-) 
  I1_INST16/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3800    (-,-) 
  I1_INST17/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3854    (-,-) 
  I1_INST17/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3925    (-,-) 
  I1_INST18/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3978    (-,-) 
  I1_INST18/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4049    (-,-) 
  I1_INST19/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4103    (-,-) 
  I1_INST19/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4174    (-,-) 
  I1_INST20/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4227    (-,-) 
  I1_INST20/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4298    (-,-) 
  I1_INST21/g20/z (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    4352    (-,-) 
  I1_INST21/g21/z (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    4405    (-,-) 
  g1913/z         (u)     in_0->z F     unmapped_complex2      1  2.2     0    53    4458    (-,-) 
  g1769/z         (u)     in_1->z R     unmapped_complex2      2  4.1     0    53    4512    (-,-) 
  Result[21]      -       -       R     (port)                 -    -     -     0    4512    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 14: MET (4113 ps) Late External Delay Assertion at pin Result[20]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) ALUControl[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[20]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    2887                  
             Slack:=    4113                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_65_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_75_1 

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ALUControl[0]   (u)     -       R     (arrival)             68 19.8     0     0    1500    (-,-) 
  g690/z          (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    1553    (-,-) 
  g691/z          (u)     in_1->z R     unmapped_nand2         4  8.8     0    79    1632    (-,-) 
  I1_INST0/g15/z  (u)     in_1->z R     unmapped_or2           1  2.2     0    53    1686    (-,-) 
  I1_INST0/g26/z  (u)     in_0->z F     unmapped_nand2         1  2.2     0    53    1739    (-,-) 
  I1_INST0/g22/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1810    (-,-) 
  I1_INST1/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1864    (-,-) 
  I1_INST1/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1934    (-,-) 
  I1_INST2/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1988    (-,-) 
  I1_INST2/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2059    (-,-) 
  I1_INST3/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2112    (-,-) 
  I1_INST3/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2183    (-,-) 
  I1_INST4/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2237    (-,-) 
  I1_INST4/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2308    (-,-) 
  I1_INST5/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2361    (-,-) 
  I1_INST5/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2432    (-,-) 
  I1_INST6/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2486    (-,-) 
  I1_INST6/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2556    (-,-) 
  I1_INST7/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2610    (-,-) 
  I1_INST7/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2681    (-,-) 
  I1_INST8/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2734    (-,-) 
  I1_INST8/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2805    (-,-) 
  I1_INST9/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2859    (-,-) 
  I1_INST9/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2930    (-,-) 
  I1_INST10/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2983    (-,-) 
  I1_INST10/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3054    (-,-) 
  I1_INST11/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3108    (-,-) 
  I1_INST11/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3178    (-,-) 
  I1_INST12/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3232    (-,-) 
  I1_INST12/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3303    (-,-) 
  I1_INST13/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3356    (-,-) 
  I1_INST13/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3427    (-,-) 
  I1_INST14/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3481    (-,-) 
  I1_INST14/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3552    (-,-) 
  I1_INST15/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3605    (-,-) 
  I1_INST15/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3676    (-,-) 
  I1_INST16/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3730    (-,-) 
  I1_INST16/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3800    (-,-) 
  I1_INST17/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3854    (-,-) 
  I1_INST17/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3925    (-,-) 
  I1_INST18/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3978    (-,-) 
  I1_INST18/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4049    (-,-) 
  I1_INST19/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    4103    (-,-) 
  I1_INST19/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4174    (-,-) 
  I1_INST20/g20/z (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    4227    (-,-) 
  I1_INST20/g21/z (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    4280    (-,-) 
  g1911/z         (u)     in_0->z F     unmapped_complex2      1  2.2     0    53    4334    (-,-) 
  g1756/z         (u)     in_1->z R     unmapped_complex2      2  4.1     0    53    4387    (-,-) 
  Result[20]      -       -       R     (port)                 -    -     -     0    4387    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 15: MET (4237 ps) Late External Delay Assertion at pin Result[19]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) ALUControl[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[19]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    2763                  
             Slack:=    4237                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_65_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_76_1 

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ALUControl[0]   (u)     -       R     (arrival)             68 19.8     0     0    1500    (-,-) 
  g690/z          (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    1553    (-,-) 
  g691/z          (u)     in_1->z R     unmapped_nand2         4  8.8     0    79    1632    (-,-) 
  I1_INST0/g15/z  (u)     in_1->z R     unmapped_or2           1  2.2     0    53    1686    (-,-) 
  I1_INST0/g26/z  (u)     in_0->z F     unmapped_nand2         1  2.2     0    53    1739    (-,-) 
  I1_INST0/g22/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1810    (-,-) 
  I1_INST1/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1864    (-,-) 
  I1_INST1/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1934    (-,-) 
  I1_INST2/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1988    (-,-) 
  I1_INST2/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2059    (-,-) 
  I1_INST3/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2112    (-,-) 
  I1_INST3/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2183    (-,-) 
  I1_INST4/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2237    (-,-) 
  I1_INST4/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2308    (-,-) 
  I1_INST5/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2361    (-,-) 
  I1_INST5/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2432    (-,-) 
  I1_INST6/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2486    (-,-) 
  I1_INST6/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2556    (-,-) 
  I1_INST7/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2610    (-,-) 
  I1_INST7/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2681    (-,-) 
  I1_INST8/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2734    (-,-) 
  I1_INST8/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2805    (-,-) 
  I1_INST9/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2859    (-,-) 
  I1_INST9/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2930    (-,-) 
  I1_INST10/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2983    (-,-) 
  I1_INST10/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3054    (-,-) 
  I1_INST11/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3108    (-,-) 
  I1_INST11/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3178    (-,-) 
  I1_INST12/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3232    (-,-) 
  I1_INST12/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3303    (-,-) 
  I1_INST13/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3356    (-,-) 
  I1_INST13/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3427    (-,-) 
  I1_INST14/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3481    (-,-) 
  I1_INST14/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3552    (-,-) 
  I1_INST15/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3605    (-,-) 
  I1_INST15/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3676    (-,-) 
  I1_INST16/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3730    (-,-) 
  I1_INST16/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3800    (-,-) 
  I1_INST17/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3854    (-,-) 
  I1_INST17/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3925    (-,-) 
  I1_INST18/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3978    (-,-) 
  I1_INST18/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    4049    (-,-) 
  I1_INST19/g20/z (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    4103    (-,-) 
  I1_INST19/g21/z (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    4156    (-,-) 
  g1909/z         (u)     in_0->z F     unmapped_complex2      1  2.2     0    53    4210    (-,-) 
  g1742/z         (u)     in_1->z R     unmapped_complex2      2  4.1     0    53    4263    (-,-) 
  Result[19]      -       -       R     (port)                 -    -     -     0    4263    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 16: MET (4362 ps) Late External Delay Assertion at pin Result[18]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) ALUControl[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[18]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    2638                  
             Slack:=    4362                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_65_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_77_1 

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ALUControl[0]   (u)     -       R     (arrival)             68 19.8     0     0    1500    (-,-) 
  g690/z          (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    1553    (-,-) 
  g691/z          (u)     in_1->z R     unmapped_nand2         4  8.8     0    79    1632    (-,-) 
  I1_INST0/g15/z  (u)     in_1->z R     unmapped_or2           1  2.2     0    53    1686    (-,-) 
  I1_INST0/g26/z  (u)     in_0->z F     unmapped_nand2         1  2.2     0    53    1739    (-,-) 
  I1_INST0/g22/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1810    (-,-) 
  I1_INST1/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1864    (-,-) 
  I1_INST1/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1934    (-,-) 
  I1_INST2/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1988    (-,-) 
  I1_INST2/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2059    (-,-) 
  I1_INST3/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2112    (-,-) 
  I1_INST3/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2183    (-,-) 
  I1_INST4/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2237    (-,-) 
  I1_INST4/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2308    (-,-) 
  I1_INST5/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2361    (-,-) 
  I1_INST5/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2432    (-,-) 
  I1_INST6/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2486    (-,-) 
  I1_INST6/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2556    (-,-) 
  I1_INST7/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2610    (-,-) 
  I1_INST7/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2681    (-,-) 
  I1_INST8/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2734    (-,-) 
  I1_INST8/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2805    (-,-) 
  I1_INST9/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2859    (-,-) 
  I1_INST9/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2930    (-,-) 
  I1_INST10/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2983    (-,-) 
  I1_INST10/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3054    (-,-) 
  I1_INST11/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3108    (-,-) 
  I1_INST11/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3178    (-,-) 
  I1_INST12/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3232    (-,-) 
  I1_INST12/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3303    (-,-) 
  I1_INST13/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3356    (-,-) 
  I1_INST13/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3427    (-,-) 
  I1_INST14/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3481    (-,-) 
  I1_INST14/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3552    (-,-) 
  I1_INST15/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3605    (-,-) 
  I1_INST15/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3676    (-,-) 
  I1_INST16/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3730    (-,-) 
  I1_INST16/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3800    (-,-) 
  I1_INST17/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3854    (-,-) 
  I1_INST17/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3925    (-,-) 
  I1_INST18/g20/z (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    3978    (-,-) 
  I1_INST18/g21/z (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    4032    (-,-) 
  g1907/z         (u)     in_0->z F     unmapped_complex2      1  2.2     0    53    4085    (-,-) 
  g1763/z         (u)     in_1->z R     unmapped_complex2      2  4.1     0    53    4138    (-,-) 
  Result[18]      -       -       R     (port)                 -    -     -     0    4138    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 17: MET (4486 ps) Late External Delay Assertion at pin Result[17]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) ALUControl[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[17]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    2514                  
             Slack:=    4486                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_65_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_78_1 

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ALUControl[0]   (u)     -       R     (arrival)             68 19.8     0     0    1500    (-,-) 
  g690/z          (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    1553    (-,-) 
  g691/z          (u)     in_1->z R     unmapped_nand2         4  8.8     0    79    1632    (-,-) 
  I1_INST0/g15/z  (u)     in_1->z R     unmapped_or2           1  2.2     0    53    1686    (-,-) 
  I1_INST0/g26/z  (u)     in_0->z F     unmapped_nand2         1  2.2     0    53    1739    (-,-) 
  I1_INST0/g22/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1810    (-,-) 
  I1_INST1/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1864    (-,-) 
  I1_INST1/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1934    (-,-) 
  I1_INST2/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1988    (-,-) 
  I1_INST2/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2059    (-,-) 
  I1_INST3/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2112    (-,-) 
  I1_INST3/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2183    (-,-) 
  I1_INST4/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2237    (-,-) 
  I1_INST4/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2308    (-,-) 
  I1_INST5/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2361    (-,-) 
  I1_INST5/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2432    (-,-) 
  I1_INST6/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2486    (-,-) 
  I1_INST6/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2556    (-,-) 
  I1_INST7/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2610    (-,-) 
  I1_INST7/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2681    (-,-) 
  I1_INST8/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2734    (-,-) 
  I1_INST8/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2805    (-,-) 
  I1_INST9/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2859    (-,-) 
  I1_INST9/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2930    (-,-) 
  I1_INST10/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2983    (-,-) 
  I1_INST10/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3054    (-,-) 
  I1_INST11/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3108    (-,-) 
  I1_INST11/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3178    (-,-) 
  I1_INST12/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3232    (-,-) 
  I1_INST12/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3303    (-,-) 
  I1_INST13/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3356    (-,-) 
  I1_INST13/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3427    (-,-) 
  I1_INST14/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3481    (-,-) 
  I1_INST14/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3552    (-,-) 
  I1_INST15/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3605    (-,-) 
  I1_INST15/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3676    (-,-) 
  I1_INST16/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3730    (-,-) 
  I1_INST16/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3800    (-,-) 
  I1_INST17/g20/z (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    3854    (-,-) 
  I1_INST17/g21/z (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    3907    (-,-) 
  g1905/z         (u)     in_0->z F     unmapped_complex2      1  2.2     0    53    3961    (-,-) 
  g1750/z         (u)     in_1->z R     unmapped_complex2      2  4.1     0    53    4014    (-,-) 
  Result[17]      -       -       R     (port)                 -    -     -     0    4014    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 18: MET (4610 ps) Late External Delay Assertion at pin Result[16]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) ALUControl[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[16]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    2390                  
             Slack:=    4610                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_65_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_79_1 

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ALUControl[0]   (u)     -       R     (arrival)             68 19.8     0     0    1500    (-,-) 
  g690/z          (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    1553    (-,-) 
  g691/z          (u)     in_1->z R     unmapped_nand2         4  8.8     0    79    1632    (-,-) 
  I1_INST0/g15/z  (u)     in_1->z R     unmapped_or2           1  2.2     0    53    1686    (-,-) 
  I1_INST0/g26/z  (u)     in_0->z F     unmapped_nand2         1  2.2     0    53    1739    (-,-) 
  I1_INST0/g22/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1810    (-,-) 
  I1_INST1/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1864    (-,-) 
  I1_INST1/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1934    (-,-) 
  I1_INST2/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1988    (-,-) 
  I1_INST2/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2059    (-,-) 
  I1_INST3/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2112    (-,-) 
  I1_INST3/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2183    (-,-) 
  I1_INST4/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2237    (-,-) 
  I1_INST4/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2308    (-,-) 
  I1_INST5/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2361    (-,-) 
  I1_INST5/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2432    (-,-) 
  I1_INST6/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2486    (-,-) 
  I1_INST6/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2556    (-,-) 
  I1_INST7/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2610    (-,-) 
  I1_INST7/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2681    (-,-) 
  I1_INST8/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2734    (-,-) 
  I1_INST8/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2805    (-,-) 
  I1_INST9/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2859    (-,-) 
  I1_INST9/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2930    (-,-) 
  I1_INST10/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2983    (-,-) 
  I1_INST10/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3054    (-,-) 
  I1_INST11/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3108    (-,-) 
  I1_INST11/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3178    (-,-) 
  I1_INST12/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3232    (-,-) 
  I1_INST12/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3303    (-,-) 
  I1_INST13/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3356    (-,-) 
  I1_INST13/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3427    (-,-) 
  I1_INST14/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3481    (-,-) 
  I1_INST14/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3552    (-,-) 
  I1_INST15/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3605    (-,-) 
  I1_INST15/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3676    (-,-) 
  I1_INST16/g20/z (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    3730    (-,-) 
  I1_INST16/g21/z (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    3783    (-,-) 
  g1903/z         (u)     in_0->z F     unmapped_complex2      1  2.2     0    53    3836    (-,-) 
  g1764/z         (u)     in_1->z R     unmapped_complex2      2  4.1     0    53    3890    (-,-) 
  Result[16]      -       -       R     (port)                 -    -     -     0    3890    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 19: MET (4735 ps) Late External Delay Assertion at pin Result[15]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) ALUControl[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[15]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    2265                  
             Slack:=    4735                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_65_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_80_1 

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ALUControl[0]   (u)     -       R     (arrival)             68 19.8     0     0    1500    (-,-) 
  g690/z          (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    1553    (-,-) 
  g691/z          (u)     in_1->z R     unmapped_nand2         4  8.8     0    79    1632    (-,-) 
  I1_INST0/g15/z  (u)     in_1->z R     unmapped_or2           1  2.2     0    53    1686    (-,-) 
  I1_INST0/g26/z  (u)     in_0->z F     unmapped_nand2         1  2.2     0    53    1739    (-,-) 
  I1_INST0/g22/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1810    (-,-) 
  I1_INST1/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1864    (-,-) 
  I1_INST1/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1934    (-,-) 
  I1_INST2/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1988    (-,-) 
  I1_INST2/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2059    (-,-) 
  I1_INST3/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2112    (-,-) 
  I1_INST3/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2183    (-,-) 
  I1_INST4/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2237    (-,-) 
  I1_INST4/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2308    (-,-) 
  I1_INST5/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2361    (-,-) 
  I1_INST5/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2432    (-,-) 
  I1_INST6/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2486    (-,-) 
  I1_INST6/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2556    (-,-) 
  I1_INST7/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2610    (-,-) 
  I1_INST7/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2681    (-,-) 
  I1_INST8/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2734    (-,-) 
  I1_INST8/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2805    (-,-) 
  I1_INST9/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2859    (-,-) 
  I1_INST9/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2930    (-,-) 
  I1_INST10/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2983    (-,-) 
  I1_INST10/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3054    (-,-) 
  I1_INST11/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3108    (-,-) 
  I1_INST11/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3178    (-,-) 
  I1_INST12/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3232    (-,-) 
  I1_INST12/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3303    (-,-) 
  I1_INST13/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3356    (-,-) 
  I1_INST13/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3427    (-,-) 
  I1_INST14/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3481    (-,-) 
  I1_INST14/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3552    (-,-) 
  I1_INST15/g20/z (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    3605    (-,-) 
  I1_INST15/g21/z (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    3658    (-,-) 
  g1900/z         (u)     in_0->z F     unmapped_complex2      1  2.2     0    53    3712    (-,-) 
  g1758/z         (u)     in_1->z R     unmapped_complex2      2  4.1     0    53    3765    (-,-) 
  Result[15]      -       -       R     (port)                 -    -     -     0    3765    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 20: MET (4859 ps) Late External Delay Assertion at pin Result[14]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) ALUControl[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[14]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    2141                  
             Slack:=    4859                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_65_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_81_1 

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ALUControl[0]   (u)     -       R     (arrival)             68 19.8     0     0    1500    (-,-) 
  g690/z          (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    1553    (-,-) 
  g691/z          (u)     in_1->z R     unmapped_nand2         4  8.8     0    79    1632    (-,-) 
  I1_INST0/g15/z  (u)     in_1->z R     unmapped_or2           1  2.2     0    53    1686    (-,-) 
  I1_INST0/g26/z  (u)     in_0->z F     unmapped_nand2         1  2.2     0    53    1739    (-,-) 
  I1_INST0/g22/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1810    (-,-) 
  I1_INST1/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1864    (-,-) 
  I1_INST1/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1934    (-,-) 
  I1_INST2/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1988    (-,-) 
  I1_INST2/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2059    (-,-) 
  I1_INST3/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2112    (-,-) 
  I1_INST3/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2183    (-,-) 
  I1_INST4/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2237    (-,-) 
  I1_INST4/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2308    (-,-) 
  I1_INST5/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2361    (-,-) 
  I1_INST5/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2432    (-,-) 
  I1_INST6/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2486    (-,-) 
  I1_INST6/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2556    (-,-) 
  I1_INST7/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2610    (-,-) 
  I1_INST7/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2681    (-,-) 
  I1_INST8/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2734    (-,-) 
  I1_INST8/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2805    (-,-) 
  I1_INST9/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2859    (-,-) 
  I1_INST9/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2930    (-,-) 
  I1_INST10/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2983    (-,-) 
  I1_INST10/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3054    (-,-) 
  I1_INST11/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3108    (-,-) 
  I1_INST11/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3178    (-,-) 
  I1_INST12/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3232    (-,-) 
  I1_INST12/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3303    (-,-) 
  I1_INST13/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3356    (-,-) 
  I1_INST13/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3427    (-,-) 
  I1_INST14/g20/z (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    3481    (-,-) 
  I1_INST14/g21/z (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    3534    (-,-) 
  g1898/z         (u)     in_0->z F     unmapped_complex2      1  2.2     0    53    3588    (-,-) 
  g1749/z         (u)     in_1->z R     unmapped_complex2      2  4.1     0    53    3641    (-,-) 
  Result[14]      -       -       R     (port)                 -    -     -     0    3641    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 21: MET (4984 ps) Late External Delay Assertion at pin Result[13]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) ALUControl[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[13]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    2016                  
             Slack:=    4984                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_65_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_82_1 

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ALUControl[0]   (u)     -       R     (arrival)             68 19.8     0     0    1500    (-,-) 
  g690/z          (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    1553    (-,-) 
  g691/z          (u)     in_1->z R     unmapped_nand2         4  8.8     0    79    1632    (-,-) 
  I1_INST0/g15/z  (u)     in_1->z R     unmapped_or2           1  2.2     0    53    1686    (-,-) 
  I1_INST0/g26/z  (u)     in_0->z F     unmapped_nand2         1  2.2     0    53    1739    (-,-) 
  I1_INST0/g22/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1810    (-,-) 
  I1_INST1/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1864    (-,-) 
  I1_INST1/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1934    (-,-) 
  I1_INST2/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1988    (-,-) 
  I1_INST2/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2059    (-,-) 
  I1_INST3/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2112    (-,-) 
  I1_INST3/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2183    (-,-) 
  I1_INST4/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2237    (-,-) 
  I1_INST4/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2308    (-,-) 
  I1_INST5/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2361    (-,-) 
  I1_INST5/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2432    (-,-) 
  I1_INST6/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2486    (-,-) 
  I1_INST6/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2556    (-,-) 
  I1_INST7/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2610    (-,-) 
  I1_INST7/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2681    (-,-) 
  I1_INST8/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2734    (-,-) 
  I1_INST8/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2805    (-,-) 
  I1_INST9/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2859    (-,-) 
  I1_INST9/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2930    (-,-) 
  I1_INST10/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2983    (-,-) 
  I1_INST10/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3054    (-,-) 
  I1_INST11/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3108    (-,-) 
  I1_INST11/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3178    (-,-) 
  I1_INST12/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3232    (-,-) 
  I1_INST12/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3303    (-,-) 
  I1_INST13/g20/z (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    3356    (-,-) 
  I1_INST13/g21/z (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    3410    (-,-) 
  g1896/z         (u)     in_0->z F     unmapped_complex2      1  2.2     0    53    3463    (-,-) 
  g1770/z         (u)     in_1->z R     unmapped_complex2      2  4.1     0    53    3516    (-,-) 
  Result[13]      -       -       R     (port)                 -    -     -     0    3516    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 22: MET (5108 ps) Late External Delay Assertion at pin Result[12]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) ALUControl[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[12]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    1892                  
             Slack:=    5108                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_65_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_83_1 

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ALUControl[0]   (u)     -       R     (arrival)             68 19.8     0     0    1500    (-,-) 
  g690/z          (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    1553    (-,-) 
  g691/z          (u)     in_1->z R     unmapped_nand2         4  8.8     0    79    1632    (-,-) 
  I1_INST0/g15/z  (u)     in_1->z R     unmapped_or2           1  2.2     0    53    1686    (-,-) 
  I1_INST0/g26/z  (u)     in_0->z F     unmapped_nand2         1  2.2     0    53    1739    (-,-) 
  I1_INST0/g22/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1810    (-,-) 
  I1_INST1/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1864    (-,-) 
  I1_INST1/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1934    (-,-) 
  I1_INST2/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1988    (-,-) 
  I1_INST2/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2059    (-,-) 
  I1_INST3/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2112    (-,-) 
  I1_INST3/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2183    (-,-) 
  I1_INST4/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2237    (-,-) 
  I1_INST4/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2308    (-,-) 
  I1_INST5/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2361    (-,-) 
  I1_INST5/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2432    (-,-) 
  I1_INST6/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2486    (-,-) 
  I1_INST6/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2556    (-,-) 
  I1_INST7/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2610    (-,-) 
  I1_INST7/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2681    (-,-) 
  I1_INST8/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2734    (-,-) 
  I1_INST8/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2805    (-,-) 
  I1_INST9/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2859    (-,-) 
  I1_INST9/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2930    (-,-) 
  I1_INST10/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2983    (-,-) 
  I1_INST10/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3054    (-,-) 
  I1_INST11/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    3108    (-,-) 
  I1_INST11/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3178    (-,-) 
  I1_INST12/g20/z (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    3232    (-,-) 
  I1_INST12/g21/z (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    3285    (-,-) 
  g1894/z         (u)     in_0->z F     unmapped_complex2      1  2.2     0    53    3339    (-,-) 
  g1762/z         (u)     in_1->z R     unmapped_complex2      2  4.1     0    53    3392    (-,-) 
  Result[12]      -       -       R     (port)                 -    -     -     0    3392    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 23: MET (5232 ps) Late External Delay Assertion at pin Result[11]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) ALUControl[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[11]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    1768                  
             Slack:=    5232                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_65_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_84_1 

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ALUControl[0]   (u)     -       R     (arrival)             68 19.8     0     0    1500    (-,-) 
  g690/z          (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    1553    (-,-) 
  g691/z          (u)     in_1->z R     unmapped_nand2         4  8.8     0    79    1632    (-,-) 
  I1_INST0/g15/z  (u)     in_1->z R     unmapped_or2           1  2.2     0    53    1686    (-,-) 
  I1_INST0/g26/z  (u)     in_0->z F     unmapped_nand2         1  2.2     0    53    1739    (-,-) 
  I1_INST0/g22/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1810    (-,-) 
  I1_INST1/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1864    (-,-) 
  I1_INST1/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1934    (-,-) 
  I1_INST2/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1988    (-,-) 
  I1_INST2/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2059    (-,-) 
  I1_INST3/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2112    (-,-) 
  I1_INST3/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2183    (-,-) 
  I1_INST4/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2237    (-,-) 
  I1_INST4/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2308    (-,-) 
  I1_INST5/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2361    (-,-) 
  I1_INST5/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2432    (-,-) 
  I1_INST6/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2486    (-,-) 
  I1_INST6/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2556    (-,-) 
  I1_INST7/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2610    (-,-) 
  I1_INST7/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2681    (-,-) 
  I1_INST8/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2734    (-,-) 
  I1_INST8/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2805    (-,-) 
  I1_INST9/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2859    (-,-) 
  I1_INST9/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2930    (-,-) 
  I1_INST10/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2983    (-,-) 
  I1_INST10/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    3054    (-,-) 
  I1_INST11/g20/z (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    3108    (-,-) 
  I1_INST11/g21/z (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    3161    (-,-) 
  g1892/z         (u)     in_0->z F     unmapped_complex2      1  2.2     0    53    3214    (-,-) 
  g1752/z         (u)     in_1->z R     unmapped_complex2      2  4.1     0    53    3268    (-,-) 
  Result[11]      -       -       R     (port)                 -    -     -     0    3268    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 24: MET (5357 ps) Late External Delay Assertion at pin Result[10]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) ALUControl[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[10]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    1643                  
             Slack:=    5357                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_65_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_85_1 

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ALUControl[0]   (u)     -       R     (arrival)             68 19.8     0     0    1500    (-,-) 
  g690/z          (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    1553    (-,-) 
  g691/z          (u)     in_1->z R     unmapped_nand2         4  8.8     0    79    1632    (-,-) 
  I1_INST0/g15/z  (u)     in_1->z R     unmapped_or2           1  2.2     0    53    1686    (-,-) 
  I1_INST0/g26/z  (u)     in_0->z F     unmapped_nand2         1  2.2     0    53    1739    (-,-) 
  I1_INST0/g22/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1810    (-,-) 
  I1_INST1/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1864    (-,-) 
  I1_INST1/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1934    (-,-) 
  I1_INST2/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1988    (-,-) 
  I1_INST2/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2059    (-,-) 
  I1_INST3/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2112    (-,-) 
  I1_INST3/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2183    (-,-) 
  I1_INST4/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2237    (-,-) 
  I1_INST4/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2308    (-,-) 
  I1_INST5/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2361    (-,-) 
  I1_INST5/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2432    (-,-) 
  I1_INST6/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2486    (-,-) 
  I1_INST6/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2556    (-,-) 
  I1_INST7/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2610    (-,-) 
  I1_INST7/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2681    (-,-) 
  I1_INST8/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2734    (-,-) 
  I1_INST8/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2805    (-,-) 
  I1_INST9/g22/z  (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2859    (-,-) 
  I1_INST9/g18/z  (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2930    (-,-) 
  I1_INST10/g20/z (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    2983    (-,-) 
  I1_INST10/g21/z (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    3036    (-,-) 
  g1890/z         (u)     in_0->z F     unmapped_complex2      1  2.2     0    53    3090    (-,-) 
  g1744/z         (u)     in_1->z R     unmapped_complex2      2  4.1     0    53    3143    (-,-) 
  Result[10]      -       -       R     (port)                 -    -     -     0    3143    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 25: MET (5481 ps) Late External Delay Assertion at pin Result[9]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) ALUControl[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[9]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    1519                  
             Slack:=    5481                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_65_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_86_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ALUControl[0]  (u)     -       R     (arrival)             68 19.8     0     0    1500    (-,-) 
  g690/z         (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    1553    (-,-) 
  g691/z         (u)     in_1->z R     unmapped_nand2         4  8.8     0    79    1632    (-,-) 
  I1_INST0/g15/z (u)     in_1->z R     unmapped_or2           1  2.2     0    53    1686    (-,-) 
  I1_INST0/g26/z (u)     in_0->z F     unmapped_nand2         1  2.2     0    53    1739    (-,-) 
  I1_INST0/g22/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1810    (-,-) 
  I1_INST1/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1864    (-,-) 
  I1_INST1/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1934    (-,-) 
  I1_INST2/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1988    (-,-) 
  I1_INST2/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2059    (-,-) 
  I1_INST3/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2112    (-,-) 
  I1_INST3/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2183    (-,-) 
  I1_INST4/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2237    (-,-) 
  I1_INST4/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2308    (-,-) 
  I1_INST5/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2361    (-,-) 
  I1_INST5/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2432    (-,-) 
  I1_INST6/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2486    (-,-) 
  I1_INST6/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2556    (-,-) 
  I1_INST7/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2610    (-,-) 
  I1_INST7/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2681    (-,-) 
  I1_INST8/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2734    (-,-) 
  I1_INST8/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2805    (-,-) 
  I1_INST9/g20/z (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    2859    (-,-) 
  I1_INST9/g21/z (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    2912    (-,-) 
  g1888/z        (u)     in_0->z F     unmapped_complex2      1  2.2     0    53    2966    (-,-) 
  g1768/z        (u)     in_1->z R     unmapped_complex2      2  4.1     0    53    3019    (-,-) 
  Result[9]      -       -       R     (port)                 -    -     -     0    3019    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 26: MET (5606 ps) Late External Delay Assertion at pin Result[8]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) ALUControl[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[8]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    1394                  
             Slack:=    5606                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_65_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_87_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ALUControl[0]  (u)     -       R     (arrival)             68 19.8     0     0    1500    (-,-) 
  g690/z         (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    1553    (-,-) 
  g691/z         (u)     in_1->z R     unmapped_nand2         4  8.8     0    79    1632    (-,-) 
  I1_INST0/g15/z (u)     in_1->z R     unmapped_or2           1  2.2     0    53    1686    (-,-) 
  I1_INST0/g26/z (u)     in_0->z F     unmapped_nand2         1  2.2     0    53    1739    (-,-) 
  I1_INST0/g22/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1810    (-,-) 
  I1_INST1/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1864    (-,-) 
  I1_INST1/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1934    (-,-) 
  I1_INST2/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1988    (-,-) 
  I1_INST2/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2059    (-,-) 
  I1_INST3/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2112    (-,-) 
  I1_INST3/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2183    (-,-) 
  I1_INST4/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2237    (-,-) 
  I1_INST4/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2308    (-,-) 
  I1_INST5/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2361    (-,-) 
  I1_INST5/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2432    (-,-) 
  I1_INST6/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2486    (-,-) 
  I1_INST6/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2556    (-,-) 
  I1_INST7/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2610    (-,-) 
  I1_INST7/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2681    (-,-) 
  I1_INST8/g20/z (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    2734    (-,-) 
  I1_INST8/g21/z (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    2788    (-,-) 
  g1886/z        (u)     in_0->z F     unmapped_complex2      1  2.2     0    53    2841    (-,-) 
  g1761/z        (u)     in_1->z R     unmapped_complex2      2  4.1     0    53    2894    (-,-) 
  Result[8]      -       -       R     (port)                 -    -     -     0    2894    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 27: MET (5730 ps) Late External Delay Assertion at pin Result[7]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) ALUControl[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[7]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    1270                  
             Slack:=    5730                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_65_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_88_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ALUControl[0]  (u)     -       R     (arrival)             68 19.8     0     0    1500    (-,-) 
  g690/z         (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    1553    (-,-) 
  g691/z         (u)     in_1->z R     unmapped_nand2         4  8.8     0    79    1632    (-,-) 
  I1_INST0/g15/z (u)     in_1->z R     unmapped_or2           1  2.2     0    53    1686    (-,-) 
  I1_INST0/g26/z (u)     in_0->z F     unmapped_nand2         1  2.2     0    53    1739    (-,-) 
  I1_INST0/g22/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1810    (-,-) 
  I1_INST1/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1864    (-,-) 
  I1_INST1/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1934    (-,-) 
  I1_INST2/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1988    (-,-) 
  I1_INST2/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2059    (-,-) 
  I1_INST3/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2112    (-,-) 
  I1_INST3/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2183    (-,-) 
  I1_INST4/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2237    (-,-) 
  I1_INST4/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2308    (-,-) 
  I1_INST5/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2361    (-,-) 
  I1_INST5/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2432    (-,-) 
  I1_INST6/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2486    (-,-) 
  I1_INST6/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2556    (-,-) 
  I1_INST7/g20/z (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    2610    (-,-) 
  I1_INST7/g21/z (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    2663    (-,-) 
  g1884/z        (u)     in_0->z F     unmapped_complex2      1  2.2     0    53    2717    (-,-) 
  g1754/z        (u)     in_1->z R     unmapped_complex2      2  4.1     0    53    2770    (-,-) 
  Result[7]      -       -       R     (port)                 -    -     -     0    2770    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 28: MET (5854 ps) Late External Delay Assertion at pin Result[6]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) ALUControl[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[6]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    1146                  
             Slack:=    5854                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_65_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_89_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ALUControl[0]  (u)     -       R     (arrival)             68 19.8     0     0    1500    (-,-) 
  g690/z         (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    1553    (-,-) 
  g691/z         (u)     in_1->z R     unmapped_nand2         4  8.8     0    79    1632    (-,-) 
  I1_INST0/g15/z (u)     in_1->z R     unmapped_or2           1  2.2     0    53    1686    (-,-) 
  I1_INST0/g26/z (u)     in_0->z F     unmapped_nand2         1  2.2     0    53    1739    (-,-) 
  I1_INST0/g22/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1810    (-,-) 
  I1_INST1/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1864    (-,-) 
  I1_INST1/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1934    (-,-) 
  I1_INST2/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1988    (-,-) 
  I1_INST2/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2059    (-,-) 
  I1_INST3/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2112    (-,-) 
  I1_INST3/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2183    (-,-) 
  I1_INST4/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2237    (-,-) 
  I1_INST4/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2308    (-,-) 
  I1_INST5/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2361    (-,-) 
  I1_INST5/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2432    (-,-) 
  I1_INST6/g20/z (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    2486    (-,-) 
  I1_INST6/g21/z (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    2539    (-,-) 
  g1882/z        (u)     in_0->z F     unmapped_complex2      1  2.2     0    53    2592    (-,-) 
  g1746/z        (u)     in_1->z R     unmapped_complex2      2  4.1     0    53    2646    (-,-) 
  Result[6]      -       -       R     (port)                 -    -     -     0    2646    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 29: MET (5925 ps) Late External Delay Assertion at pin Result[5]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) ALUControl[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[5]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    1075                  
             Slack:=    5925                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_65_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_90_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ALUControl[0]  (u)     -       R     (arrival)             68 19.8     0     0    1500    (-,-) 
  g690/z         (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    1553    (-,-) 
  g691/z         (u)     in_1->z R     unmapped_nand2         4  8.8     0    79    1632    (-,-) 
  I1_INST0/g15/z (u)     in_1->z R     unmapped_or2           1  2.2     0    53    1686    (-,-) 
  I1_INST0/g26/z (u)     in_0->z F     unmapped_nand2         1  2.2     0    53    1739    (-,-) 
  I1_INST0/g22/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1810    (-,-) 
  I1_INST1/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1864    (-,-) 
  I1_INST1/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1934    (-,-) 
  I1_INST2/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1988    (-,-) 
  I1_INST2/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2059    (-,-) 
  I1_INST3/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2112    (-,-) 
  I1_INST3/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2183    (-,-) 
  I1_INST4/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2237    (-,-) 
  I1_INST4/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2308    (-,-) 
  I1_INST5/g20/z (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    2361    (-,-) 
  I1_INST5/g21/z (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    2414    (-,-) 
  g1880/z        (u)     in_0->z F     unmapped_complex2      1  2.2     0    53    2468    (-,-) 
  g1798/z        (u)     in_0->z R     unmapped_nand2         1  2.2     0    53    2521    (-,-) 
  g1771/z        (u)     in_0->z R     unmapped_complex2      2  4.1     0    53    2575    (-,-) 
  Result[5]      -       -       R     (port)                 -    -     -     0    2575    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 30: MET (6050 ps) Late External Delay Assertion at pin Result[4]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) ALUControl[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[4]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-     950                  
             Slack:=    6050                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_65_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_91_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ALUControl[0]  (u)     -       R     (arrival)             68 19.8     0     0    1500    (-,-) 
  g690/z         (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    1553    (-,-) 
  g691/z         (u)     in_1->z R     unmapped_nand2         4  8.8     0    79    1632    (-,-) 
  I1_INST0/g15/z (u)     in_1->z R     unmapped_or2           1  2.2     0    53    1686    (-,-) 
  I1_INST0/g26/z (u)     in_0->z F     unmapped_nand2         1  2.2     0    53    1739    (-,-) 
  I1_INST0/g22/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1810    (-,-) 
  I1_INST1/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1864    (-,-) 
  I1_INST1/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1934    (-,-) 
  I1_INST2/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1988    (-,-) 
  I1_INST2/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2059    (-,-) 
  I1_INST3/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    2112    (-,-) 
  I1_INST3/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2183    (-,-) 
  I1_INST4/g20/z (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    2237    (-,-) 
  I1_INST4/g21/z (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    2290    (-,-) 
  g1878/z        (u)     in_0->z F     unmapped_complex2      1  2.2     0    53    2344    (-,-) 
  g1793/z        (u)     in_0->z R     unmapped_nand2         1  2.2     0    53    2397    (-,-) 
  g1765/z        (u)     in_0->z R     unmapped_complex2      2  4.1     0    53    2450    (-,-) 
  Result[4]      -       -       R     (port)                 -    -     -     0    2450    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 31: MET (6174 ps) Late External Delay Assertion at pin Result[3]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) ALUControl[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[3]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-     826                  
             Slack:=    6174                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_65_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_92_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ALUControl[0]  (u)     -       R     (arrival)             68 19.8     0     0    1500    (-,-) 
  g690/z         (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    1553    (-,-) 
  g691/z         (u)     in_1->z R     unmapped_nand2         4  8.8     0    79    1632    (-,-) 
  I1_INST0/g15/z (u)     in_1->z R     unmapped_or2           1  2.2     0    53    1686    (-,-) 
  I1_INST0/g26/z (u)     in_0->z F     unmapped_nand2         1  2.2     0    53    1739    (-,-) 
  I1_INST0/g22/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1810    (-,-) 
  I1_INST1/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1864    (-,-) 
  I1_INST1/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1934    (-,-) 
  I1_INST2/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1988    (-,-) 
  I1_INST2/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    2059    (-,-) 
  I1_INST3/g20/z (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    2112    (-,-) 
  I1_INST3/g21/z (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    2166    (-,-) 
  g1876/z        (u)     in_0->z F     unmapped_complex2      1  2.2     0    53    2219    (-,-) 
  g1788/z        (u)     in_0->z R     unmapped_nand2         1  2.2     0    53    2272    (-,-) 
  g1759/z        (u)     in_0->z R     unmapped_complex2      2  4.1     0    53    2326    (-,-) 
  Result[3]      -       -       R     (port)                 -    -     -     0    2326    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 32: MET (6298 ps) Late External Delay Assertion at pin Result[2]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) ALUControl[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[2]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-     702                  
             Slack:=    6298                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_65_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_93_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ALUControl[0]  (u)     -       R     (arrival)             68 19.8     0     0    1500    (-,-) 
  g690/z         (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    1553    (-,-) 
  g691/z         (u)     in_1->z R     unmapped_nand2         4  8.8     0    79    1632    (-,-) 
  I1_INST0/g15/z (u)     in_1->z R     unmapped_or2           1  2.2     0    53    1686    (-,-) 
  I1_INST0/g26/z (u)     in_0->z F     unmapped_nand2         1  2.2     0    53    1739    (-,-) 
  I1_INST0/g22/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1810    (-,-) 
  I1_INST1/g22/z (u)     in_1->z F     unmapped_nand2         1  2.2     0    53    1864    (-,-) 
  I1_INST1/g18/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1934    (-,-) 
  I1_INST2/g20/z (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    1988    (-,-) 
  I1_INST2/g21/z (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    2041    (-,-) 
  g1874/z        (u)     in_0->z F     unmapped_complex2      1  2.2     0    53    2095    (-,-) 
  g1783/z        (u)     in_0->z R     unmapped_nand2         1  2.2     0    53    2148    (-,-) 
  g1753/z        (u)     in_0->z R     unmapped_complex2      2  4.1     0    53    2202    (-,-) 
  Result[2]      -       -       R     (port)                 -    -     -     0    2202    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 33: MET (6423 ps) Late External Delay Assertion at pin Result[1]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) ALUControl[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[1]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-     577                  
             Slack:=    6423                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_65_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_94_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ALUControl[0]  (u)     -       R     (arrival)             68 19.8     0     0    1500    (-,-) 
  g690/z         (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    1553    (-,-) 
  g691/z         (u)     in_1->z R     unmapped_nand2         4  8.8     0    79    1632    (-,-) 
  I1_INST0/g15/z (u)     in_1->z R     unmapped_or2           1  2.2     0    53    1686    (-,-) 
  I1_INST0/g26/z (u)     in_0->z F     unmapped_nand2         1  2.2     0    53    1739    (-,-) 
  I1_INST0/g22/z (u)     in_0->z R     unmapped_nand2         3  6.6     0    71    1810    (-,-) 
  I1_INST1/g20/z (u)     in_1->z F     unmapped_complex2      1  2.2     0    53    1864    (-,-) 
  I1_INST1/g21/z (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    1917    (-,-) 
  g1872/z        (u)     in_0->z F     unmapped_complex2      1  2.2     0    53    1970    (-,-) 
  g1778/z        (u)     in_0->z R     unmapped_nand2         1  2.2     0    53    2024    (-,-) 
  g1747/z        (u)     in_0->z R     unmapped_complex2      2  4.1     0    53    2077    (-,-) 
  Result[1]      -       -       R     (port)                 -    -     -     0    2077    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 34: MET (6484 ps) Late External Delay Assertion at pin Result[0]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (F) ALUControl[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[0]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-     516                  
             Slack:=    6484                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_65_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_95_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ALUControl[0]  (u)     -       F     (arrival)             68 19.8     0     0    1500    (-,-) 
  g690/z         (u)     in_1->z R     unmapped_complex2      1  2.2     0    53    1553    (-,-) 
  g691/z         (u)     in_1->z F     unmapped_nand2         4  8.8     0    79    1632    (-,-) 
  I1_INST0/g29/z (u)     in_1->z R     unmapped_complex2      1  2.2     0    53    1686    (-,-) 
  I1_INST0/g30/z (u)     in_1->z F     unmapped_nand2         2  4.4     0    64    1749    (-,-) 
  I1_INST0/g24/z (u)     in_0->z F     unmapped_complex2      1  2.2     0    53    1803    (-,-) 
  I1_INST0/g25/z (u)     in_1->z R     unmapped_nand2         1  2.2     0    53    1856    (-,-) 
  g1870/z        (u)     in_0->z F     unmapped_complex2      1  2.2     0    53    1910    (-,-) 
  g1773/z        (u)     in_0->z R     unmapped_nand2         1  2.2     0    53    1963    (-,-) 
  g1741/z        (u)     in_0->z R     unmapped_complex2      2  4.1     0    53    2016    (-,-) 
  Result[0]      -       -       R     (port)                 -    -     -     0    2016    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

