// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.4
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module WBSlave_processBus (
        ap_clk,
        ap_rst,
        adr_i,
        dat_i,
        we_i,
        stb_i,
        cyc_i,
        sel_i,
        dat_o,
        dat_o_ap_vld,
        ack_o,
        ack_o_ap_vld,
        int_o,
        int_o_ap_vld,
        WBSlave_regs_address0,
        WBSlave_regs_ce0,
        WBSlave_regs_we0,
        WBSlave_regs_d0,
        WBSlave_regs_q0,
        WBSlave_regs_address1,
        WBSlave_regs_ce1,
        WBSlave_regs_we1,
        WBSlave_regs_d1,
        WBSlave_regs_q1,
        WBSlave_PBuffer_address0,
        WBSlave_PBuffer_ce0,
        WBSlave_PBuffer_we0,
        WBSlave_PBuffer_d0,
        WBSlave_PBuffer_q0,
        WBSlave_STAT_ADDR_V,
        WBSlave_DELAY_ADDR_V
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st2_fsm_1 = 25'b10;
parameter    ap_ST_st3_fsm_2 = 25'b100;
parameter    ap_ST_st4_fsm_3 = 25'b1000;
parameter    ap_ST_st5_fsm_4 = 25'b10000;
parameter    ap_ST_st6_fsm_5 = 25'b100000;
parameter    ap_ST_st7_fsm_6 = 25'b1000000;
parameter    ap_ST_st8_fsm_7 = 25'b10000000;
parameter    ap_ST_st9_fsm_8 = 25'b100000000;
parameter    ap_ST_st10_fsm_9 = 25'b1000000000;
parameter    ap_ST_st11_fsm_10 = 25'b10000000000;
parameter    ap_ST_st12_fsm_11 = 25'b100000000000;
parameter    ap_ST_st13_fsm_12 = 25'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 25'b10000000000000;
parameter    ap_ST_st15_fsm_14 = 25'b100000000000000;
parameter    ap_ST_st16_fsm_15 = 25'b1000000000000000;
parameter    ap_ST_st17_fsm_16 = 25'b10000000000000000;
parameter    ap_ST_st18_fsm_17 = 25'b100000000000000000;
parameter    ap_ST_st19_fsm_18 = 25'b1000000000000000000;
parameter    ap_ST_st20_fsm_19 = 25'b10000000000000000000;
parameter    ap_ST_st21_fsm_20 = 25'b100000000000000000000;
parameter    ap_ST_st22_fsm_21 = 25'b1000000000000000000000;
parameter    ap_ST_st23_fsm_22 = 25'b10000000000000000000000;
parameter    ap_ST_st24_fsm_23 = 25'b100000000000000000000000;
parameter    ap_ST_st25_fsm_24 = 25'b1000000000000000000000000;
parameter    ap_true = 1'b1;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv31_0 = 31'b0000000000000000000000000000000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv26_0 = 26'b00000000000000000000000000;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv24_0 = 24'b000000000000000000000000;
parameter    ap_const_lv32_500 = 32'b10100000000;
parameter    ap_const_lv31_1 = 31'b1;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv32_FF = 32'b11111111;
parameter    ap_const_lv32_FFFFFFFF = 32'b11111111111111111111111111111111;

input   ap_clk;
input   ap_rst;
input  [31:0] adr_i;
input  [31:0] dat_i;
input   we_i;
input   stb_i;
input   cyc_i;
input  [3:0] sel_i;
output  [31:0] dat_o;
output   dat_o_ap_vld;
output   ack_o;
output   ack_o_ap_vld;
output   int_o;
output   int_o_ap_vld;
output  [3:0] WBSlave_regs_address0;
output   WBSlave_regs_ce0;
output   WBSlave_regs_we0;
output  [31:0] WBSlave_regs_d0;
input  [31:0] WBSlave_regs_q0;
output  [3:0] WBSlave_regs_address1;
output   WBSlave_regs_ce1;
output   WBSlave_regs_we1;
output  [31:0] WBSlave_regs_d1;
input  [31:0] WBSlave_regs_q1;
output  [8:0] WBSlave_PBuffer_address0;
output   WBSlave_PBuffer_ce0;
output   WBSlave_PBuffer_we0;
output  [31:0] WBSlave_PBuffer_d0;
input  [31:0] WBSlave_PBuffer_q0;
input  [2:0] WBSlave_STAT_ADDR_V;
input  [2:0] WBSlave_DELAY_ADDR_V;

reg[31:0] dat_o;
reg dat_o_ap_vld;
reg ack_o;
reg ack_o_ap_vld;
reg int_o;
reg int_o_ap_vld;
reg[3:0] WBSlave_regs_address0;
reg WBSlave_regs_ce0;
reg WBSlave_regs_we0;
reg[3:0] WBSlave_regs_address1;
reg WBSlave_regs_ce1;
reg WBSlave_regs_we1;
reg[8:0] WBSlave_PBuffer_address0;
reg WBSlave_PBuffer_ce0;
reg WBSlave_PBuffer_we0;
reg   [31:0] reg_589;
(* fsm_encoding = "none" *) reg   [24:0] ap_CS_fsm = 25'b10;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_bdd_74;
reg    ap_sig_cseq_ST_st11_fsm_10;
reg    ap_sig_bdd_82;
reg    ap_sig_cseq_ST_st15_fsm_14;
reg    ap_sig_bdd_89;
reg    ap_sig_cseq_ST_st22_fsm_21;
reg    ap_sig_bdd_97;
wire   [3:0] WBSlave_regs_addr_gep_fu_251_p3;
reg   [3:0] WBSlave_regs_addr_reg_969;
reg   [3:0] WBSlave_regs_addr_3_reg_975;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_110;
wire   [0:0] tmp_13_read_fu_226_p2;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_119;
reg   [0:0] tmp_3_phi_fu_313_p4;
reg   [29:0] r_V_reg_988;
wire   [0:0] grp_fu_504_p2;
wire   [0:0] grp_fu_532_p2;
wire   [31:0] select_3_fu_620_p1;
wire   [31:0] select_1_fu_624_p1;
reg   [31:0] val_V_1_reg_1014;
wire   [31:0] select_2_fu_628_p1;
wire   [31:0] select_fu_632_p1;
wire   [2:0] i_3_fu_642_p2;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_bdd_171;
wire   [31:0] mask_15_fu_668_p3;
wire   [0:0] exitcond_i4_fu_636_p2;
wire   [31:0] select_7_fu_676_p2;
wire   [0:0] grp_fu_538_p2;
reg   [0:0] tmp_28_reg_1061;
wire   [0:0] grp_fu_554_p2;
reg   [0:0] icmp6_reg_1065;
wire   [30:0] i_7_fu_703_p2;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_bdd_197;
wire   [2:0] i_1_fu_722_p2;
reg    ap_sig_cseq_ST_st10_fsm_9;
reg    ap_sig_bdd_210;
wire   [31:0] mask_7_fu_748_p3;
wire   [0:0] exitcond_i2_fu_716_p2;
wire   [31:0] select_5_fu_756_p2;
wire   [0:0] grp_fu_560_p2;
reg   [0:0] tmp_17_reg_1100;
wire   [0:0] grp_fu_576_p2;
reg   [0:0] icmp4_reg_1104;
wire   [30:0] i_5_fu_783_p2;
reg    ap_sig_cseq_ST_st12_fsm_11;
reg    ap_sig_bdd_236;
wire   [2:0] i_2_fu_795_p2;
reg    ap_sig_cseq_ST_st14_fsm_13;
reg    ap_sig_bdd_249;
wire   [31:0] mask_11_fu_821_p3;
wire   [0:0] exitcond_i3_fu_789_p2;
wire   [31:0] select_6_fu_829_p2;
reg   [8:0] WBSlave_PBuffer_addr_reg_1134;
reg   [0:0] tmp_26_reg_1139;
reg   [0:0] icmp5_reg_1143;
wire   [30:0] i_6_fu_873_p2;
reg    ap_sig_cseq_ST_st16_fsm_15;
reg    ap_sig_bdd_272;
wire   [2:0] i_fu_885_p2;
reg    ap_sig_cseq_ST_st19_fsm_18;
reg    ap_sig_bdd_285;
wire   [31:0] mask_3_fu_911_p3;
wire   [0:0] exitcond_i1_fu_879_p2;
wire   [31:0] select_4_fu_919_p2;
reg   [3:0] WBSlave_regs_addr_1_reg_1173;
reg   [0:0] tmp_12_reg_1179;
reg   [0:0] icmp8_reg_1183;
wire   [30:0] i_4_fu_963_p2;
reg    ap_sig_cseq_ST_st23_fsm_22;
reg    ap_sig_bdd_308;
wire   [0:0] tmp_7_read_fu_214_p2;
reg   [31:0] mask_12_reg_321;
reg   [31:0] select_0_i3_reg_333;
reg   [2:0] i_0_i3_reg_342;
reg   [30:0] i_i2_0_i1_reg_353;
wire   [0:0] exitcond_i5_fu_697_p2;
reg   [31:0] mask_4_reg_364;
reg   [31:0] select_0_i1_reg_376;
reg   [2:0] i_0_i1_reg_385;
reg   [30:0] i_i6_0_i_reg_396;
wire   [0:0] exitcond105_i_fu_777_p2;
reg   [31:0] mask_8_reg_407;
reg   [31:0] select_0_i2_reg_419;
reg   [2:0] i_0_i2_reg_428;
reg   [30:0] i_i2_0_i_reg_439;
wire   [0:0] exitcond_i_fu_867_p2;
reg   [31:0] mask_reg_450;
reg   [31:0] select_0_i_reg_462;
reg   [2:0] i_0_i_reg_471;
reg   [30:0] i_i4_0_i_reg_482;
wire   [0:0] exitcond78_i_fu_957_p2;
wire   [63:0] tmp_fu_594_p1;
wire   [63:0] tmp_6_fu_599_p1;
wire   [63:0] tmp_27_fu_682_p1;
wire   [63:0] tmp_16_fu_762_p1;
wire   [63:0] tmp_20_fu_835_p1;
wire   [63:0] tmp_1_fu_925_p1;
wire   [31:0] v_V_1_fu_686_p2;
wire   [31:0] v_V_fu_766_p2;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_396;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_bdd_403;
reg    ap_sig_cseq_ST_st13_fsm_12;
reg    ap_sig_bdd_410;
reg    ap_sig_cseq_ST_st17_fsm_16;
reg    ap_sig_bdd_418;
reg    ap_sig_cseq_ST_st24_fsm_23;
reg    ap_sig_bdd_426;
wire   [0:0] v_3_fu_709_p2;
wire   [0:0] grp_fu_582_p2;
reg    ap_sig_cseq_ST_st21_fsm_20;
reg    ap_sig_bdd_452;
reg    ap_sig_cseq_ST_st20_fsm_19;
reg    ap_sig_bdd_468;
wire   [25:0] grp_fu_494_p4;
wire   [23:0] grp_fu_510_p4;
wire   [0:0] grp_fu_520_p2;
wire   [0:0] grp_fu_526_p2;
wire   [30:0] grp_fu_544_p4;
wire   [30:0] grp_fu_566_p4;
wire   [31:0] mask_13_fu_648_p2;
wire   [0:0] tmp_40_fu_654_p3;
wire   [31:0] mask_14_fu_662_p2;
wire   [31:0] i_i2_0_i1_cast_fu_693_p1;
wire   [31:0] mask_5_fu_728_p2;
wire   [0:0] tmp_32_fu_734_p3;
wire   [31:0] mask_6_fu_742_p2;
wire   [31:0] i_i6_0_i_cast_fu_773_p1;
wire   [31:0] mask_9_fu_801_p2;
wire   [0:0] tmp_36_fu_807_p3;
wire   [31:0] mask_10_fu_815_p2;
wire   [31:0] tmp_22_fu_839_p2;
wire   [31:0] tmp_23_fu_845_p2;
wire   [31:0] tmp_24_fu_851_p2;
wire   [31:0] i_i2_0_i_cast_fu_863_p1;
wire   [31:0] mask_1_fu_891_p2;
wire   [0:0] tmp_21_fu_897_p3;
wire   [31:0] mask_2_fu_905_p2;
wire   [31:0] tmp_2_fu_929_p2;
wire   [31:0] tmp_4_fu_935_p2;
wire   [31:0] tmp_10_fu_941_p2;
wire   [31:0] i_i4_0_i_cast_fu_953_p1;
reg   [24:0] ap_NS_fsm;
wire   [63:0] WBSlave_regs_addr_gep_fu_251_p30;




/// WBSlave_regs_addr_reg_969 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_WBSlave_regs_addr_reg_969
    if (ap_rst == 1'b1) begin
        WBSlave_regs_addr_reg_969[0] <= WBSlave_regs_addr_gep_fu_251_p3[0];
        WBSlave_regs_addr_reg_969[1] <= WBSlave_regs_addr_gep_fu_251_p3[1];
        WBSlave_regs_addr_reg_969[2] <= WBSlave_regs_addr_gep_fu_251_p3[2];
    end else begin
        if (~(ap_true == ap_true)) begin
            WBSlave_regs_addr_reg_969[0] <= tmp_fu_594_p1[0];
            WBSlave_regs_addr_reg_969[1] <= tmp_fu_594_p1[1];
            WBSlave_regs_addr_reg_969[2] <= tmp_fu_594_p1[2];
        end
    end
end

/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st2_fsm_1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9) & (ap_const_lv1_0 == exitcond_i2_fu_716_p2))) begin
        i_0_i1_reg_385 <= i_1_fu_722_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(tmp_3_phi_fu_313_p4 == ap_const_lv1_0) & (tmp_13_read_fu_226_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_504_p2))) begin
        i_0_i1_reg_385 <= ap_const_lv3_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13) & (ap_const_lv1_0 == exitcond_i3_fu_789_p2))) begin
        i_0_i2_reg_428 <= i_2_fu_795_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(tmp_3_phi_fu_313_p4 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_fu_504_p2) & ~(ap_const_lv1_0 == grp_fu_532_p2) & ~(tmp_13_read_fu_226_p2 == ap_const_lv1_0))) begin
        i_0_i2_reg_428 <= ap_const_lv3_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_lv1_0 == exitcond_i4_fu_636_p2))) begin
        i_0_i3_reg_342 <= i_3_fu_642_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(tmp_3_phi_fu_313_p4 == ap_const_lv1_0) & (tmp_13_read_fu_226_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_fu_504_p2) & ~(ap_const_lv1_0 == grp_fu_532_p2))) begin
        i_0_i3_reg_342 <= ap_const_lv3_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18) & (ap_const_lv1_0 == exitcond_i1_fu_879_p2))) begin
        i_0_i_reg_471 <= i_fu_885_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(tmp_3_phi_fu_313_p4 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_504_p2) & ~(tmp_13_read_fu_226_p2 == ap_const_lv1_0))) begin
        i_0_i_reg_471 <= ap_const_lv3_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & (ap_const_lv1_0 == grp_fu_538_p2) & (ap_const_lv1_0 == grp_fu_554_p2))) begin
        i_i2_0_i1_reg_353 <= ap_const_lv31_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & (ap_const_lv1_0 == tmp_28_reg_1061) & (ap_const_lv1_0 == icmp6_reg_1065) & (ap_const_lv1_0 == exitcond_i5_fu_697_p2))) begin
        i_i2_0_i1_reg_353 <= i_7_fu_703_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & (ap_const_lv1_0 == grp_fu_560_p2) & (ap_const_lv1_0 == grp_fu_576_p2))) begin
        i_i2_0_i_reg_439 <= ap_const_lv31_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) & (ap_const_lv1_0 == tmp_26_reg_1139) & (ap_const_lv1_0 == icmp5_reg_1143) & (ap_const_lv1_0 == exitcond_i_fu_867_p2))) begin
        i_i2_0_i_reg_439 <= i_6_fu_873_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st22_fsm_21) & (ap_const_lv1_0 == grp_fu_538_p2) & (ap_const_lv1_0 == grp_fu_554_p2))) begin
        i_i4_0_i_reg_482 <= ap_const_lv31_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st23_fsm_22) & (ap_const_lv1_0 == tmp_12_reg_1179) & (ap_const_lv1_0 == icmp8_reg_1183) & (ap_const_lv1_0 == exitcond78_i_fu_957_p2))) begin
        i_i4_0_i_reg_482 <= i_4_fu_963_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) & (ap_const_lv1_0 == grp_fu_560_p2) & (ap_const_lv1_0 == grp_fu_576_p2))) begin
        i_i6_0_i_reg_396 <= ap_const_lv31_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11) & (ap_const_lv1_0 == tmp_17_reg_1100) & (ap_const_lv1_0 == icmp4_reg_1104) & (ap_const_lv1_0 == exitcond105_i_fu_777_p2))) begin
        i_i6_0_i_reg_396 <= i_5_fu_783_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_lv1_0 == exitcond_i4_fu_636_p2))) begin
        mask_12_reg_321 <= mask_15_fu_668_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(tmp_3_phi_fu_313_p4 == ap_const_lv1_0) & (tmp_13_read_fu_226_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_fu_504_p2) & ~(ap_const_lv1_0 == grp_fu_532_p2))) begin
        mask_12_reg_321 <= ap_const_lv32_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9) & (ap_const_lv1_0 == exitcond_i2_fu_716_p2))) begin
        mask_4_reg_364 <= mask_7_fu_748_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(tmp_3_phi_fu_313_p4 == ap_const_lv1_0) & (tmp_13_read_fu_226_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_504_p2))) begin
        mask_4_reg_364 <= ap_const_lv32_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13) & (ap_const_lv1_0 == exitcond_i3_fu_789_p2))) begin
        mask_8_reg_407 <= mask_11_fu_821_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(tmp_3_phi_fu_313_p4 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_fu_504_p2) & ~(ap_const_lv1_0 == grp_fu_532_p2) & ~(tmp_13_read_fu_226_p2 == ap_const_lv1_0))) begin
        mask_8_reg_407 <= ap_const_lv32_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18) & (ap_const_lv1_0 == exitcond_i1_fu_879_p2))) begin
        mask_reg_450 <= mask_3_fu_911_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(tmp_3_phi_fu_313_p4 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_504_p2) & ~(tmp_13_read_fu_226_p2 == ap_const_lv1_0))) begin
        mask_reg_450 <= ap_const_lv32_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) | (ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14))) begin
        reg_589 <= WBSlave_regs_q1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) | (ap_const_logic_1 == ap_sig_cseq_ST_st22_fsm_21))) begin
        reg_589 <= WBSlave_regs_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9) & (ap_const_lv1_0 == exitcond_i2_fu_716_p2))) begin
        select_0_i1_reg_376 <= select_5_fu_756_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(tmp_3_phi_fu_313_p4 == ap_const_lv1_0) & (tmp_13_read_fu_226_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_504_p2))) begin
        select_0_i1_reg_376 <= select_1_fu_624_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13) & (ap_const_lv1_0 == exitcond_i3_fu_789_p2))) begin
        select_0_i2_reg_419 <= select_6_fu_829_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(tmp_3_phi_fu_313_p4 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_fu_504_p2) & ~(ap_const_lv1_0 == grp_fu_532_p2) & ~(tmp_13_read_fu_226_p2 == ap_const_lv1_0))) begin
        select_0_i2_reg_419 <= select_2_fu_628_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_lv1_0 == exitcond_i4_fu_636_p2))) begin
        select_0_i3_reg_333 <= select_7_fu_676_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(tmp_3_phi_fu_313_p4 == ap_const_lv1_0) & (tmp_13_read_fu_226_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_fu_504_p2) & ~(ap_const_lv1_0 == grp_fu_532_p2))) begin
        select_0_i3_reg_333 <= select_3_fu_620_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18) & (ap_const_lv1_0 == exitcond_i1_fu_879_p2))) begin
        select_0_i_reg_462 <= select_4_fu_919_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(tmp_3_phi_fu_313_p4 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_504_p2) & ~(tmp_13_read_fu_226_p2 == ap_const_lv1_0))) begin
        select_0_i_reg_462 <= select_fu_632_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13) & ~(ap_const_lv1_0 == exitcond_i3_fu_789_p2))) begin
        WBSlave_PBuffer_addr_reg_1134 <= tmp_20_fu_835_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18) & ~(ap_const_lv1_0 == exitcond_i1_fu_879_p2))) begin
        WBSlave_regs_addr_1_reg_1173 <= tmp_1_fu_925_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        WBSlave_regs_addr_3_reg_975[0] <= tmp_6_fu_599_p1[0];
WBSlave_regs_addr_3_reg_975[1] <= tmp_6_fu_599_p1[1];
WBSlave_regs_addr_3_reg_975[2] <= tmp_6_fu_599_p1[2];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) & (ap_const_lv1_0 == grp_fu_560_p2))) begin
        icmp4_reg_1104 <= grp_fu_576_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & (ap_const_lv1_0 == grp_fu_560_p2))) begin
        icmp5_reg_1143 <= grp_fu_576_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & (ap_const_lv1_0 == grp_fu_538_p2))) begin
        icmp6_reg_1065 <= grp_fu_554_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st22_fsm_21) & (ap_const_lv1_0 == grp_fu_538_p2))) begin
        icmp8_reg_1183 <= grp_fu_554_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(tmp_3_phi_fu_313_p4 == ap_const_lv1_0))) begin
        r_V_reg_988 <= {{adr_i[ap_const_lv32_1F : ap_const_lv32_2]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st22_fsm_21)) begin
        tmp_12_reg_1179 <= grp_fu_538_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        tmp_17_reg_1100 <= grp_fu_560_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        tmp_26_reg_1139 <= grp_fu_560_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        tmp_28_reg_1061 <= grp_fu_538_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(tmp_3_phi_fu_313_p4 == ap_const_lv1_0) & ~(tmp_13_read_fu_226_p2 == ap_const_lv1_0))) begin
        val_V_1_reg_1014 <= dat_i;
    end
end

/// WBSlave_PBuffer_address0 assign process. ///
always @ (ap_sig_cseq_ST_st15_fsm_14 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st14_fsm_13 or WBSlave_PBuffer_addr_reg_1134 or tmp_27_fu_682_p1 or tmp_20_fu_835_p1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        WBSlave_PBuffer_address0 = WBSlave_PBuffer_addr_reg_1134;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        WBSlave_PBuffer_address0 = tmp_20_fu_835_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        WBSlave_PBuffer_address0 = tmp_27_fu_682_p1;
    end else begin
        WBSlave_PBuffer_address0 = 'bx;
    end
end

/// WBSlave_PBuffer_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st15_fsm_14 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st14_fsm_13)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) | (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | (ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13))) begin
        WBSlave_PBuffer_ce0 = ap_const_logic_1;
    end else begin
        WBSlave_PBuffer_ce0 = ap_const_logic_0;
    end
end

/// WBSlave_PBuffer_we0 assign process. ///
always @ (ap_sig_cseq_ST_st15_fsm_14)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        WBSlave_PBuffer_we0 = ap_const_logic_1;
    end else begin
        WBSlave_PBuffer_we0 = ap_const_logic_0;
    end
end

/// WBSlave_regs_address0 assign process. ///
always @ (ap_rst or WBSlave_regs_addr_gep_fu_251_p3 or WBSlave_regs_addr_reg_969 or WBSlave_regs_addr_3_reg_975 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st10_fsm_9 or ap_sig_cseq_ST_st19_fsm_18 or tmp_fu_594_p1 or tmp_16_fu_762_p1 or tmp_1_fu_925_p1 or ap_sig_cseq_ST_st21_fsm_20)
begin
    if (ap_rst == 1'b1) begin
        WBSlave_regs_address0 <= WBSlave_regs_addr_gep_fu_251_p3;
    end else begin
        if (~(ap_true == ap_true)) begin
            WBSlave_regs_address0 = tmp_fu_594_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18)) begin
            WBSlave_regs_address0 = tmp_1_fu_925_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) begin
            WBSlave_regs_address0 = tmp_16_fu_762_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
            WBSlave_regs_address0 = WBSlave_regs_addr_3_reg_975;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | (ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20))) begin
            WBSlave_regs_address0 = WBSlave_regs_addr_reg_969;
        end else begin
            WBSlave_regs_address0 = 'bx;
        end
    end
end

/// WBSlave_regs_address1 assign process. ///
always @ (WBSlave_regs_addr_reg_969 or WBSlave_regs_addr_3_reg_975 or ap_sig_cseq_ST_st10_fsm_9 or ap_sig_cseq_ST_st12_fsm_11 or ap_sig_cseq_ST_st14_fsm_13 or ap_sig_cseq_ST_st16_fsm_15 or WBSlave_regs_addr_1_reg_1173 or ap_sig_cseq_ST_st23_fsm_22 or ap_sig_cseq_ST_st20_fsm_19)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        WBSlave_regs_address1 = WBSlave_regs_addr_1_reg_1173;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11) | (ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) | (ap_const_logic_1 == ap_sig_cseq_ST_st23_fsm_22))) begin
        WBSlave_regs_address1 = WBSlave_regs_addr_3_reg_975;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9) | (ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13))) begin
        WBSlave_regs_address1 = WBSlave_regs_addr_reg_969;
    end else begin
        WBSlave_regs_address1 = 'bx;
    end
end

/// WBSlave_regs_ce0 assign process. ///
always @ (ap_rst or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st10_fsm_9 or ap_sig_cseq_ST_st19_fsm_18 or ap_sig_cseq_ST_st21_fsm_20)
begin
    if (ap_rst == 1'b1) begin
        WBSlave_regs_ce0 <= ap_const_logic_1;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9) | (ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18) | (ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20))) begin
            WBSlave_regs_ce0 = ap_const_logic_1;
        end else begin
            WBSlave_regs_ce0 = ap_const_logic_0;
        end
    end
end

/// WBSlave_regs_ce1 assign process. ///
always @ (ap_sig_cseq_ST_st10_fsm_9 or ap_sig_cseq_ST_st12_fsm_11 or ap_sig_cseq_ST_st14_fsm_13 or ap_sig_cseq_ST_st16_fsm_15 or ap_sig_cseq_ST_st23_fsm_22 or ap_sig_cseq_ST_st20_fsm_19)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9) | (ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11) | (ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13) | (ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) | (ap_const_logic_1 == ap_sig_cseq_ST_st23_fsm_22) | (ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19))) begin
        WBSlave_regs_ce1 = ap_const_logic_1;
    end else begin
        WBSlave_regs_ce1 = ap_const_logic_0;
    end
end

/// WBSlave_regs_we0 assign process. ///
always @ (ap_rst)
begin
    if (ap_rst == 1'b1) begin
        WBSlave_regs_we0 <= ap_const_logic_1;
    end else begin
        if (~(ap_true == ap_true)) begin
            WBSlave_regs_we0 = ap_const_logic_1;
        end else begin
            WBSlave_regs_we0 = ap_const_logic_0;
        end
    end
end

/// WBSlave_regs_we1 assign process. ///
always @ (ap_sig_cseq_ST_st20_fsm_19)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        WBSlave_regs_we1 = ap_const_logic_1;
    end else begin
        WBSlave_regs_we1 = ap_const_logic_0;
    end
end

/// ack_o assign process. ///
always @ (ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st17_fsm_16 or ap_sig_cseq_ST_st24_fsm_23)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12) | (ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16) | (ap_const_logic_1 == ap_sig_cseq_ST_st24_fsm_23))) begin
        ack_o = ap_const_lv1_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        ack_o = ap_const_lv1_0;
    end else begin
        ack_o = 'bx;
    end
end

/// ack_o_ap_vld assign process. ///
always @ (ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st17_fsm_16 or ap_sig_cseq_ST_st24_fsm_23)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12) | (ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16) | (ap_const_logic_1 == ap_sig_cseq_ST_st24_fsm_23))) begin
        ack_o_ap_vld = ap_const_logic_1;
    end else begin
        ack_o_ap_vld = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st10_fsm_9 assign process. ///
always @ (ap_sig_bdd_210)
begin
    if (ap_sig_bdd_210) begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st11_fsm_10 assign process. ///
always @ (ap_sig_bdd_82)
begin
    if (ap_sig_bdd_82) begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st12_fsm_11 assign process. ///
always @ (ap_sig_bdd_236)
begin
    if (ap_sig_bdd_236) begin
        ap_sig_cseq_ST_st12_fsm_11 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st12_fsm_11 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st13_fsm_12 assign process. ///
always @ (ap_sig_bdd_410)
begin
    if (ap_sig_bdd_410) begin
        ap_sig_cseq_ST_st13_fsm_12 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st13_fsm_12 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st14_fsm_13 assign process. ///
always @ (ap_sig_bdd_249)
begin
    if (ap_sig_bdd_249) begin
        ap_sig_cseq_ST_st14_fsm_13 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st14_fsm_13 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st15_fsm_14 assign process. ///
always @ (ap_sig_bdd_89)
begin
    if (ap_sig_bdd_89) begin
        ap_sig_cseq_ST_st15_fsm_14 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st15_fsm_14 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st16_fsm_15 assign process. ///
always @ (ap_sig_bdd_272)
begin
    if (ap_sig_bdd_272) begin
        ap_sig_cseq_ST_st16_fsm_15 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st16_fsm_15 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st17_fsm_16 assign process. ///
always @ (ap_sig_bdd_418)
begin
    if (ap_sig_bdd_418) begin
        ap_sig_cseq_ST_st17_fsm_16 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st17_fsm_16 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st19_fsm_18 assign process. ///
always @ (ap_sig_bdd_285)
begin
    if (ap_sig_bdd_285) begin
        ap_sig_cseq_ST_st19_fsm_18 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st19_fsm_18 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st20_fsm_19 assign process. ///
always @ (ap_sig_bdd_468)
begin
    if (ap_sig_bdd_468) begin
        ap_sig_cseq_ST_st20_fsm_19 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st20_fsm_19 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st21_fsm_20 assign process. ///
always @ (ap_sig_bdd_452)
begin
    if (ap_sig_bdd_452) begin
        ap_sig_cseq_ST_st21_fsm_20 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st21_fsm_20 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st22_fsm_21 assign process. ///
always @ (ap_sig_bdd_97)
begin
    if (ap_sig_bdd_97) begin
        ap_sig_cseq_ST_st22_fsm_21 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st22_fsm_21 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st23_fsm_22 assign process. ///
always @ (ap_sig_bdd_308)
begin
    if (ap_sig_bdd_308) begin
        ap_sig_cseq_ST_st23_fsm_22 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st23_fsm_22 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st24_fsm_23 assign process. ///
always @ (ap_sig_bdd_426)
begin
    if (ap_sig_bdd_426) begin
        ap_sig_cseq_ST_st24_fsm_23 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st24_fsm_23 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm_1 assign process. ///
always @ (ap_sig_bdd_110)
begin
    if (ap_sig_bdd_110) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st3_fsm_2 assign process. ///
always @ (ap_sig_bdd_396)
begin
    if (ap_sig_bdd_396) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st4_fsm_3 assign process. ///
always @ (ap_sig_bdd_119)
begin
    if (ap_sig_bdd_119) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st5_fsm_4 assign process. ///
always @ (ap_sig_bdd_171)
begin
    if (ap_sig_bdd_171) begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st6_fsm_5 assign process. ///
always @ (ap_sig_bdd_74)
begin
    if (ap_sig_bdd_74) begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st7_fsm_6 assign process. ///
always @ (ap_sig_bdd_197)
begin
    if (ap_sig_bdd_197) begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st8_fsm_7 assign process. ///
always @ (ap_sig_bdd_403)
begin
    if (ap_sig_bdd_403) begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_0;
    end
end

/// dat_o assign process. ///
always @ (ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st11_fsm_10 or v_V_1_fu_686_p2 or v_V_fu_766_p2)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        dat_o = v_V_fu_766_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        dat_o = v_V_1_fu_686_p2;
    end else begin
        dat_o = 'bx;
    end
end

/// dat_o_ap_vld assign process. ///
always @ (ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        dat_o_ap_vld = ap_const_logic_1;
    end else begin
        dat_o_ap_vld = ap_const_logic_0;
    end
end

/// int_o assign process. ///
always @ (ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st17_fsm_16 or ap_sig_cseq_ST_st24_fsm_23 or v_3_fu_709_p2 or grp_fu_582_p2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12) | (ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16) | (ap_const_logic_1 == ap_sig_cseq_ST_st24_fsm_23))) begin
        int_o = grp_fu_582_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        int_o = v_3_fu_709_p2;
    end else begin
        int_o = 'bx;
    end
end

/// int_o_ap_vld assign process. ///
always @ (ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st17_fsm_16 or ap_sig_cseq_ST_st24_fsm_23)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12) | (ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16) | (ap_const_logic_1 == ap_sig_cseq_ST_st24_fsm_23))) begin
        int_o_ap_vld = ap_const_logic_1;
    end else begin
        int_o_ap_vld = ap_const_logic_0;
    end
end

/// tmp_3_phi_fu_313_p4 assign process. ///
always @ (cyc_i or ap_sig_cseq_ST_st4_fsm_3 or tmp_7_read_fu_214_p2)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        if ((ap_const_lv1_0 == tmp_7_read_fu_214_p2)) begin
            tmp_3_phi_fu_313_p4 = ap_const_lv1_0;
        end else if (~(ap_const_lv1_0 == tmp_7_read_fu_214_p2)) begin
            tmp_3_phi_fu_313_p4 = cyc_i;
        end else begin
            tmp_3_phi_fu_313_p4 = 'bx;
        end
    end else begin
        tmp_3_phi_fu_313_p4 = 'bx;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_CS_fsm or tmp_13_read_fu_226_p2 or tmp_3_phi_fu_313_p4 or grp_fu_504_p2 or grp_fu_532_p2 or exitcond_i4_fu_636_p2 or tmp_28_reg_1061 or icmp6_reg_1065 or exitcond_i2_fu_716_p2 or tmp_17_reg_1100 or icmp4_reg_1104 or exitcond_i3_fu_789_p2 or tmp_26_reg_1139 or icmp5_reg_1143 or exitcond_i1_fu_879_p2 or tmp_12_reg_1179 or icmp8_reg_1183 or exitcond_i5_fu_697_p2 or exitcond105_i_fu_777_p2 or exitcond_i_fu_867_p2 or exitcond78_i_fu_957_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st2_fsm_1 : 
        begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        ap_ST_st3_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : 
        begin
            if ((~(tmp_3_phi_fu_313_p4 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_504_p2) & ~(tmp_13_read_fu_226_p2 == ap_const_lv1_0))) begin
                ap_NS_fsm = ap_ST_st19_fsm_18;
            end else if ((~(tmp_3_phi_fu_313_p4 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_fu_504_p2) & ~(ap_const_lv1_0 == grp_fu_532_p2) & ~(tmp_13_read_fu_226_p2 == ap_const_lv1_0))) begin
                ap_NS_fsm = ap_ST_st14_fsm_13;
            end else if ((~(tmp_3_phi_fu_313_p4 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_fu_504_p2) & (ap_const_lv1_0 == grp_fu_532_p2) & ~(tmp_13_read_fu_226_p2 == ap_const_lv1_0))) begin
                ap_NS_fsm = ap_ST_st18_fsm_17;
            end else if ((~(tmp_3_phi_fu_313_p4 == ap_const_lv1_0) & (tmp_13_read_fu_226_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_504_p2))) begin
                ap_NS_fsm = ap_ST_st10_fsm_9;
            end else if ((~(tmp_3_phi_fu_313_p4 == ap_const_lv1_0) & (tmp_13_read_fu_226_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_fu_504_p2) & ~(ap_const_lv1_0 == grp_fu_532_p2))) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else if ((~(tmp_3_phi_fu_313_p4 == ap_const_lv1_0) & (tmp_13_read_fu_226_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_fu_504_p2) & (ap_const_lv1_0 == grp_fu_532_p2))) begin
                ap_NS_fsm = ap_ST_st9_fsm_8;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        end
        ap_ST_st5_fsm_4 : 
        begin
            if ((ap_const_lv1_0 == exitcond_i4_fu_636_p2)) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end
        end
        ap_ST_st6_fsm_5 : 
        begin
            ap_NS_fsm = ap_ST_st7_fsm_6;
        end
        ap_ST_st7_fsm_6 : 
        begin
            if ((~(ap_const_lv1_0 == tmp_28_reg_1061) | ~(ap_const_lv1_0 == icmp6_reg_1065) | ~(ap_const_lv1_0 == exitcond_i5_fu_697_p2))) begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end else begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end
        end
        ap_ST_st8_fsm_7 : 
        begin
            ap_NS_fsm = ap_ST_st9_fsm_8;
        end
        ap_ST_st9_fsm_8 : 
        begin
            ap_NS_fsm = ap_ST_st25_fsm_24;
        end
        ap_ST_st10_fsm_9 : 
        begin
            if ((ap_const_lv1_0 == exitcond_i2_fu_716_p2)) begin
                ap_NS_fsm = ap_ST_st10_fsm_9;
            end else begin
                ap_NS_fsm = ap_ST_st11_fsm_10;
            end
        end
        ap_ST_st11_fsm_10 : 
        begin
            ap_NS_fsm = ap_ST_st12_fsm_11;
        end
        ap_ST_st12_fsm_11 : 
        begin
            if ((~(ap_const_lv1_0 == tmp_17_reg_1100) | ~(ap_const_lv1_0 == icmp4_reg_1104) | ~(ap_const_lv1_0 == exitcond105_i_fu_777_p2))) begin
                ap_NS_fsm = ap_ST_st13_fsm_12;
            end else begin
                ap_NS_fsm = ap_ST_st12_fsm_11;
            end
        end
        ap_ST_st13_fsm_12 : 
        begin
            ap_NS_fsm = ap_ST_st9_fsm_8;
        end
        ap_ST_st14_fsm_13 : 
        begin
            if ((ap_const_lv1_0 == exitcond_i3_fu_789_p2)) begin
                ap_NS_fsm = ap_ST_st14_fsm_13;
            end else begin
                ap_NS_fsm = ap_ST_st15_fsm_14;
            end
        end
        ap_ST_st15_fsm_14 : 
        begin
            ap_NS_fsm = ap_ST_st16_fsm_15;
        end
        ap_ST_st16_fsm_15 : 
        begin
            if ((~(ap_const_lv1_0 == tmp_26_reg_1139) | ~(ap_const_lv1_0 == icmp5_reg_1143) | ~(ap_const_lv1_0 == exitcond_i_fu_867_p2))) begin
                ap_NS_fsm = ap_ST_st17_fsm_16;
            end else begin
                ap_NS_fsm = ap_ST_st16_fsm_15;
            end
        end
        ap_ST_st17_fsm_16 : 
        begin
            ap_NS_fsm = ap_ST_st18_fsm_17;
        end
        ap_ST_st18_fsm_17 : 
        begin
            ap_NS_fsm = ap_ST_st25_fsm_24;
        end
        ap_ST_st19_fsm_18 : 
        begin
            if ((ap_const_lv1_0 == exitcond_i1_fu_879_p2)) begin
                ap_NS_fsm = ap_ST_st19_fsm_18;
            end else begin
                ap_NS_fsm = ap_ST_st20_fsm_19;
            end
        end
        ap_ST_st20_fsm_19 : 
        begin
            ap_NS_fsm = ap_ST_st21_fsm_20;
        end
        ap_ST_st21_fsm_20 : 
        begin
            ap_NS_fsm = ap_ST_st22_fsm_21;
        end
        ap_ST_st22_fsm_21 : 
        begin
            ap_NS_fsm = ap_ST_st23_fsm_22;
        end
        ap_ST_st23_fsm_22 : 
        begin
            if ((~(ap_const_lv1_0 == tmp_12_reg_1179) | ~(ap_const_lv1_0 == icmp8_reg_1183) | ~(ap_const_lv1_0 == exitcond78_i_fu_957_p2))) begin
                ap_NS_fsm = ap_ST_st24_fsm_23;
            end else begin
                ap_NS_fsm = ap_ST_st23_fsm_22;
            end
        end
        ap_ST_st24_fsm_23 : 
        begin
            ap_NS_fsm = ap_ST_st25_fsm_24;
        end
        ap_ST_st25_fsm_24 : 
        begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign WBSlave_PBuffer_d0 = (tmp_23_fu_845_p2 | tmp_24_fu_851_p2);
assign WBSlave_regs_addr_gep_fu_251_p3 = WBSlave_regs_addr_gep_fu_251_p30;
assign WBSlave_regs_addr_gep_fu_251_p30 = WBSlave_DELAY_ADDR_V;
assign WBSlave_regs_d0 = ap_const_lv32_0;
assign WBSlave_regs_d1 = (tmp_4_fu_935_p2 | tmp_10_fu_941_p2);

/// ap_sig_bdd_110 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_110 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

/// ap_sig_bdd_119 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_119 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end

/// ap_sig_bdd_171 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_171 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end

/// ap_sig_bdd_197 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_197 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end

/// ap_sig_bdd_210 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_210 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_9]);
end

/// ap_sig_bdd_236 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_236 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_B]);
end

/// ap_sig_bdd_249 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_249 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_D]);
end

/// ap_sig_bdd_272 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_272 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_F]);
end

/// ap_sig_bdd_285 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_285 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_12]);
end

/// ap_sig_bdd_308 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_308 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_16]);
end

/// ap_sig_bdd_396 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_396 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

/// ap_sig_bdd_403 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_403 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end

/// ap_sig_bdd_410 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_410 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_C]);
end

/// ap_sig_bdd_418 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_418 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_10]);
end

/// ap_sig_bdd_426 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_426 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_17]);
end

/// ap_sig_bdd_452 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_452 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_14]);
end

/// ap_sig_bdd_468 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_468 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_13]);
end

/// ap_sig_bdd_74 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_74 = (ap_CS_fsm[ap_const_lv32_5] == ap_const_lv1_1);
end

/// ap_sig_bdd_82 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_82 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_A]);
end

/// ap_sig_bdd_89 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_89 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_E]);
end

/// ap_sig_bdd_97 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_97 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_15]);
end
assign exitcond105_i_fu_777_p2 = (i_i6_0_i_cast_fu_773_p1 == reg_589? 1'b1: 1'b0);
assign exitcond78_i_fu_957_p2 = (i_i4_0_i_cast_fu_953_p1 == reg_589? 1'b1: 1'b0);
assign exitcond_i1_fu_879_p2 = (i_0_i_reg_471 == ap_const_lv3_4? 1'b1: 1'b0);
assign exitcond_i2_fu_716_p2 = (i_0_i1_reg_385 == ap_const_lv3_4? 1'b1: 1'b0);
assign exitcond_i3_fu_789_p2 = (i_0_i2_reg_428 == ap_const_lv3_4? 1'b1: 1'b0);
assign exitcond_i4_fu_636_p2 = (i_0_i3_reg_342 == ap_const_lv3_4? 1'b1: 1'b0);
assign exitcond_i5_fu_697_p2 = (i_i2_0_i1_cast_fu_693_p1 == reg_589? 1'b1: 1'b0);
assign exitcond_i_fu_867_p2 = (i_i2_0_i_cast_fu_863_p1 == reg_589? 1'b1: 1'b0);
assign grp_fu_494_p4 = {{adr_i[ap_const_lv32_1F : ap_const_lv32_6]}};
assign grp_fu_504_p2 = (grp_fu_494_p4 == ap_const_lv26_0? 1'b1: 1'b0);
assign grp_fu_510_p4 = {{adr_i[ap_const_lv32_1F : ap_const_lv32_8]}};
assign grp_fu_520_p2 = (grp_fu_510_p4 != ap_const_lv24_0? 1'b1: 1'b0);
assign grp_fu_526_p2 = (adr_i < ap_const_lv32_500? 1'b1: 1'b0);
assign grp_fu_532_p2 = (grp_fu_520_p2 & grp_fu_526_p2);
assign grp_fu_538_p2 = (WBSlave_regs_q0 == ap_const_lv32_0? 1'b1: 1'b0);
assign grp_fu_544_p4 = {{WBSlave_regs_q0[ap_const_lv32_1F : ap_const_lv32_1]}};
assign grp_fu_554_p2 = ($signed(grp_fu_544_p4) < $signed(31'b1)? 1'b1: 1'b0);
assign grp_fu_560_p2 = (WBSlave_regs_q1 == ap_const_lv32_0? 1'b1: 1'b0);
assign grp_fu_566_p4 = {{WBSlave_regs_q1[ap_const_lv32_1F : ap_const_lv32_1]}};
assign grp_fu_576_p2 = ($signed(grp_fu_566_p4) < $signed(31'b1)? 1'b1: 1'b0);
assign grp_fu_582_p2 = (WBSlave_regs_q1 != ap_const_lv32_0? 1'b1: 1'b0);
assign i_1_fu_722_p2 = (i_0_i1_reg_385 + ap_const_lv3_1);
assign i_2_fu_795_p2 = (i_0_i2_reg_428 + ap_const_lv3_1);
assign i_3_fu_642_p2 = (i_0_i3_reg_342 + ap_const_lv3_1);
assign i_4_fu_963_p2 = (i_i4_0_i_reg_482 + ap_const_lv31_1);
assign i_5_fu_783_p2 = (i_i6_0_i_reg_396 + ap_const_lv31_1);
assign i_6_fu_873_p2 = (i_i2_0_i_reg_439 + ap_const_lv31_1);
assign i_7_fu_703_p2 = (i_i2_0_i1_reg_353 + ap_const_lv31_1);
assign i_fu_885_p2 = (i_0_i_reg_471 + ap_const_lv3_1);
assign i_i2_0_i1_cast_fu_693_p1 = i_i2_0_i1_reg_353;
assign i_i2_0_i_cast_fu_863_p1 = i_i2_0_i_reg_439;
assign i_i4_0_i_cast_fu_953_p1 = i_i4_0_i_reg_482;
assign i_i6_0_i_cast_fu_773_p1 = i_i6_0_i_reg_396;
assign mask_10_fu_815_p2 = (mask_9_fu_801_p2 | ap_const_lv32_FF);
assign mask_11_fu_821_p3 = ((tmp_36_fu_807_p3)? mask_10_fu_815_p2: mask_9_fu_801_p2);
assign mask_13_fu_648_p2 = mask_12_reg_321 << ap_const_lv32_8;
assign mask_14_fu_662_p2 = (mask_13_fu_648_p2 | ap_const_lv32_FF);
assign mask_15_fu_668_p3 = ((tmp_40_fu_654_p3)? mask_14_fu_662_p2: mask_13_fu_648_p2);
assign mask_1_fu_891_p2 = mask_reg_450 << ap_const_lv32_8;
assign mask_2_fu_905_p2 = (mask_1_fu_891_p2 | ap_const_lv32_FF);
assign mask_3_fu_911_p3 = ((tmp_21_fu_897_p3)? mask_2_fu_905_p2: mask_1_fu_891_p2);
assign mask_5_fu_728_p2 = mask_4_reg_364 << ap_const_lv32_8;
assign mask_6_fu_742_p2 = (mask_5_fu_728_p2 | ap_const_lv32_FF);
assign mask_7_fu_748_p3 = ((tmp_32_fu_734_p3)? mask_6_fu_742_p2: mask_5_fu_728_p2);
assign mask_9_fu_801_p2 = mask_8_reg_407 << ap_const_lv32_8;
assign select_1_fu_624_p1 = sel_i;
assign select_2_fu_628_p1 = sel_i;
assign select_3_fu_620_p1 = sel_i;
assign select_4_fu_919_p2 = select_0_i_reg_462 << ap_const_lv32_1;
assign select_5_fu_756_p2 = select_0_i1_reg_376 << ap_const_lv32_1;
assign select_6_fu_829_p2 = select_0_i2_reg_419 << ap_const_lv32_1;
assign select_7_fu_676_p2 = select_0_i3_reg_333 << ap_const_lv32_1;
assign select_fu_632_p1 = sel_i;
assign tmp_10_fu_941_p2 = (mask_reg_450 & val_V_1_reg_1014);
assign tmp_13_read_fu_226_p2 = we_i;
assign tmp_16_fu_762_p1 = r_V_reg_988;
assign tmp_1_fu_925_p1 = r_V_reg_988;
assign tmp_20_fu_835_p1 = r_V_reg_988;
assign tmp_21_fu_897_p3 = select_0_i_reg_462[ap_const_lv32_3];
assign tmp_22_fu_839_p2 = (mask_8_reg_407 ^ ap_const_lv32_FFFFFFFF);
assign tmp_23_fu_845_p2 = (WBSlave_PBuffer_q0 & tmp_22_fu_839_p2);
assign tmp_24_fu_851_p2 = (mask_8_reg_407 & val_V_1_reg_1014);
assign tmp_27_fu_682_p1 = r_V_reg_988;
assign tmp_2_fu_929_p2 = (mask_reg_450 ^ ap_const_lv32_FFFFFFFF);
assign tmp_32_fu_734_p3 = select_0_i1_reg_376[ap_const_lv32_3];
assign tmp_36_fu_807_p3 = select_0_i2_reg_419[ap_const_lv32_3];
assign tmp_40_fu_654_p3 = select_0_i3_reg_333[ap_const_lv32_3];
assign tmp_4_fu_935_p2 = (WBSlave_regs_q0 & tmp_2_fu_929_p2);
assign tmp_6_fu_599_p1 = WBSlave_STAT_ADDR_V;
assign tmp_7_read_fu_214_p2 = stb_i;
assign tmp_fu_594_p1 = WBSlave_DELAY_ADDR_V;
assign v_3_fu_709_p2 = (WBSlave_regs_q0 != ap_const_lv32_0? 1'b1: 1'b0);
assign v_V_1_fu_686_p2 = (WBSlave_PBuffer_q0 & mask_12_reg_321);
assign v_V_fu_766_p2 = (WBSlave_regs_q0 & mask_4_reg_364);
always @ (posedge ap_clk)
begin
    WBSlave_regs_addr_reg_969[3] <= 1'b0;
    WBSlave_regs_addr_3_reg_975[3] <= 1'b0;
end



endmodule //WBSlave_processBus

