/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [7:0] celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_16z;
  wire [15:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [8:0] celloutsig_0_19z;
  reg [5:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [8:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire [4:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [15:0] celloutsig_0_46z;
  wire celloutsig_0_49z;
  wire [2:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_72z;
  wire celloutsig_0_73z;
  wire [22:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [20:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire [9:0] celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire [6:0] celloutsig_1_18z;
  wire [14:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(celloutsig_0_1z[4] | celloutsig_0_1z[4]);
  assign celloutsig_0_38z = ~(celloutsig_0_30z[3] | celloutsig_0_18z);
  assign celloutsig_0_6z = ~(celloutsig_0_3z | in_data[65]);
  assign celloutsig_1_4z = ~(celloutsig_1_1z | celloutsig_1_0z[19]);
  assign celloutsig_0_9z = ~(celloutsig_0_8z | celloutsig_0_7z[13]);
  assign celloutsig_0_13z = ~(celloutsig_0_7z[6] | celloutsig_0_8z);
  assign celloutsig_0_14z = ~(celloutsig_0_9z | celloutsig_0_3z);
  assign celloutsig_0_20z = ~(celloutsig_0_16z[2] | celloutsig_0_6z);
  assign celloutsig_0_32z = ~(celloutsig_0_28z[4] | celloutsig_0_0z[1]);
  assign celloutsig_0_0z = in_data[24:17] * in_data[57:50];
  assign celloutsig_0_46z = { celloutsig_0_7z[20:8], celloutsig_0_9z, celloutsig_0_31z, celloutsig_0_3z } * { in_data[3], celloutsig_0_40z, celloutsig_0_34z, celloutsig_0_12z, celloutsig_0_38z, celloutsig_0_0z, celloutsig_0_40z, celloutsig_0_33z, celloutsig_0_14z };
  assign celloutsig_1_0z = in_data[152:132] * in_data[145:125];
  assign celloutsig_1_3z = celloutsig_1_0z[13:11] * celloutsig_1_0z[3:1];
  assign celloutsig_0_7z = { in_data[81:77], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z } * { celloutsig_0_0z[2:0], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_1_9z = { in_data[153:149], celloutsig_1_1z } * celloutsig_1_0z[19:14];
  assign celloutsig_1_11z = { celloutsig_1_0z[5:0], celloutsig_1_1z, celloutsig_1_5z } * celloutsig_1_0z[7:0];
  assign celloutsig_1_18z = celloutsig_1_0z[17:11] * { celloutsig_1_13z[6:2], celloutsig_1_1z, celloutsig_1_17z };
  assign celloutsig_0_10z = { celloutsig_0_8z, celloutsig_0_0z } * { celloutsig_0_7z[13], celloutsig_0_0z };
  assign celloutsig_0_16z = celloutsig_0_0z[6:2] * celloutsig_0_10z[4:0];
  assign celloutsig_0_17z = { in_data[39:31], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_12z } * { celloutsig_0_4z[2:1], celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_0_19z = { celloutsig_0_1z[5:1], celloutsig_0_18z, celloutsig_0_4z } * celloutsig_0_17z[14:6];
  assign celloutsig_0_24z = { celloutsig_0_0z[4:0], celloutsig_0_3z, celloutsig_0_21z, celloutsig_0_2z, celloutsig_0_18z } * { in_data[19], celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_27z = { celloutsig_0_10z[3:2], celloutsig_0_14z } * { celloutsig_0_5z[4:3], celloutsig_0_22z };
  assign celloutsig_0_28z = celloutsig_0_5z * { celloutsig_0_24z[4:3], celloutsig_0_27z };
  assign celloutsig_0_30z = celloutsig_0_19z[6:3] * in_data[50:47];
  assign celloutsig_0_73z = celloutsig_0_21z & celloutsig_0_13z;
  assign celloutsig_1_1z = in_data[160] & celloutsig_1_0z[9];
  assign celloutsig_1_7z = celloutsig_1_6z[3] & celloutsig_1_2z;
  assign celloutsig_0_8z = celloutsig_0_2z & celloutsig_0_3z;
  assign celloutsig_0_12z = celloutsig_0_7z[1] & celloutsig_0_4z[2];
  assign celloutsig_0_26z = celloutsig_0_10z[7] & celloutsig_0_6z;
  assign celloutsig_0_2z = celloutsig_0_0z[5] & celloutsig_0_1z[2];
  assign celloutsig_0_33z = celloutsig_0_32z & celloutsig_0_10z[0];
  assign celloutsig_0_34z = ~^ { celloutsig_0_32z, celloutsig_0_33z, celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_14z };
  assign celloutsig_0_35z = ~^ { celloutsig_0_6z, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_13z };
  assign celloutsig_0_40z = ~^ { celloutsig_0_24z[6:3], celloutsig_0_34z, celloutsig_0_2z };
  assign celloutsig_0_49z = ~^ { celloutsig_0_46z[15:2], celloutsig_0_35z, celloutsig_0_13z, celloutsig_0_34z, celloutsig_0_40z };
  assign celloutsig_0_72z = ~^ { celloutsig_0_5z[1:0], celloutsig_0_49z, celloutsig_0_13z, celloutsig_0_28z };
  assign celloutsig_1_2z = ~^ celloutsig_1_0z[18:9];
  assign celloutsig_1_5z = ~^ { in_data[124:97], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_17z = ~^ { celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_0_18z = ~^ { celloutsig_0_1z[2], celloutsig_0_5z };
  assign celloutsig_0_21z = ~^ celloutsig_0_7z[17:3];
  assign celloutsig_0_22z = ~^ { celloutsig_0_10z[8:2], celloutsig_0_21z, celloutsig_0_2z };
  assign celloutsig_0_31z = ~^ { celloutsig_0_24z[6:2], celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_26z, celloutsig_0_6z, celloutsig_0_13z };
  assign celloutsig_0_4z = { celloutsig_0_0z[4:3], celloutsig_0_2z } <<< celloutsig_0_0z[4:2];
  assign celloutsig_0_5z = { celloutsig_0_0z[6:5], celloutsig_0_4z } <<< celloutsig_0_0z[4:0];
  assign celloutsig_1_6z = { celloutsig_1_3z[2], celloutsig_1_3z, celloutsig_1_1z } <<< in_data[100:96];
  assign celloutsig_1_10z = celloutsig_1_6z[4:2] <<< celloutsig_1_0z[19:17];
  assign celloutsig_1_13z = { celloutsig_1_3z[2:1], celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_4z } <<< { celloutsig_1_11z[6:3], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_10z };
  assign celloutsig_1_19z = { celloutsig_1_9z[4:1], celloutsig_1_17z, celloutsig_1_13z } <<< { celloutsig_1_18z[4:0], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_6z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_1z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_1z = celloutsig_0_0z[5:0];
  assign { out_data[134:128], out_data[110:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_72z, celloutsig_0_73z };
endmodule
