Classic Timing Analyzer report for DE2_CCD
Wed Dec 08 10:46:35 2010
Quartus II Version 10.0 Build 218 06/27/2010 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Classic Timing Analyzer Deprecation
  3. Timing Analyzer Summary
  4. Timing Analyzer Settings
  5. Clock Settings Summary
  6. Clock Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
  7. Clock Setup: 'GPIO_1[10]'
  8. Clock Setup: 'CLOCK_50'
  9. Clock Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 10. Clock Hold: 'GPIO_1[10]'
 11. Clock Hold: 'CLOCK_50'
 12. tsu
 13. tco
 14. th
 15. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



---------------------------------------
; Classic Timing Analyzer Deprecation ;
---------------------------------------
Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------+------------+-----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+
; Type                                                                                     ; Slack      ; Required Time                     ; Actual Time                      ; From                                                                                                                                      ; To                                                                                                                                        ; From Clock                                                                ; To Clock                                                                  ; Failed Paths ;
+------------------------------------------------------------------------------------------+------------+-----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+
; Worst-case tsu                                                                           ; N/A        ; None                              ; 6.529 ns                         ; KEY[0]                                                                                                                                    ; Yaddr_center[4]                                                                                                                           ; --                                                                        ; CLOCK_50                                                                  ; 0            ;
; Worst-case tco                                                                           ; N/A        ; None                              ; 14.093 ns                        ; VGA_Controller:u1|H_Cont[5]                                                                                                               ; VGA_G[9]                                                                                                                                  ; CLOCK_50                                                                  ; --                                                                        ; 0            ;
; Worst-case th                                                                            ; N/A        ; None                              ; 2.208 ns                         ; GPIO_1[6]                                                                                                                                 ; rCCD_DATA[6]                                                                                                                              ; --                                                                        ; GPIO_1[10]                                                                ; 0            ;
; Clock Setup: 'CLOCK_50'                                                                  ; -36.287 ns ; 50.00 MHz ( period = 20.000 ns )  ; 17.77 MHz ( period = 56.287 ns ) ; counter[6]                                                                                                                                ; Yaddr_center[0]                                                                                                                           ; CLOCK_50                                                                  ; CLOCK_50                                                                  ; 412          ;
; Clock Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0' ; 3.287 ns   ; 100.00 MHz ( period = 10.000 ns ) ; N/A                              ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u6|mADDR[17]                                                                                                          ; CLOCK_50                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0            ;
; Clock Setup: 'GPIO_1[10]'                                                                ; 33.918 ns  ; 25.00 MHz ( period = 40.000 ns )  ; 164.42 MHz ( period = 6.082 ns ) ; CCD_Capture:u3|Y_Cont[0]                                                                                                                  ; RAW2RGB:u4|mCCD_G[10]                                                                                                                     ; GPIO_1[10]                                                                ; GPIO_1[10]                                                                ; 0            ;
; Clock Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'  ; 0.391 ns   ; 100.00 MHz ( period = 10.000 ns ) ; N/A                              ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                           ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'GPIO_1[10]'                                                                 ; 0.391 ns   ; 25.00 MHz ( period = 40.000 ns )  ; N/A                              ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[10]                                                                ; GPIO_1[10]                                                                ; 0            ;
; Clock Hold: 'CLOCK_50'                                                                   ; 0.391 ns   ; 50.00 MHz ( period = 20.000 ns )  ; N/A                              ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK                                                                                                  ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK                                                                                                  ; CLOCK_50                                                                  ; CLOCK_50                                                                  ; 0            ;
; Total number of failed paths                                                             ;            ;                                   ;                                  ;                                                                                                                                           ;                                                                                                                                           ;                                                                           ;                                                                           ; 412          ;
+------------------------------------------------------------------------------------------+------------+-----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                                                               ; Setting            ; From            ; To                        ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;                 ;                           ;             ;
; Timing Models                                                                                        ; Final              ;                 ;                           ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                                                               ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;                 ;                           ;             ;
; Ignore Clock Settings                                                                                ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                                                                 ; Off                ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;                 ;                           ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                                                                ; 10                 ;                 ;                           ;             ;
; Number of paths to report                                                                            ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                                                               ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                                                                           ; Off                ;                 ;                           ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;                 ;                           ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;                 ;                           ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;                 ;                           ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;                 ;                           ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;                 ;                           ;             ;
; Clock Settings                                                                                       ; CCD_PIXCLK         ;                 ; GPIO_1[10]                ;             ;
; Clock Settings                                                                                       ; CCD_MCLK           ;                 ; GPIO_1[11]                ;             ;
; Clock Settings                                                                                       ; CCD_PIXCLK         ;                 ; GPIO_1[30]                ;             ;
; Clock Settings                                                                                       ; CCD_MCLK           ;                 ; GPIO_1[31]                ;             ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe18|dffe19a ; dcfifo_m2o1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe22|dffe23a ; dcfifo_m2o1 ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                                                           ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+---------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;                    ; PLL output ; 100.0 MHz        ; 0.000 ns      ; 0.000 ns     ; CLOCK_50 ; 2                     ; 1                   ; -2.358 ns ;              ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;                    ; PLL output ; 100.0 MHz        ; 0.000 ns      ; 0.000 ns     ; CLOCK_50 ; 2                     ; 1                   ; -5.358 ns ;              ;
; GPIO_1[10]                                                                ; CCD_PIXCLK         ; User Pin   ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; GPIO_1[30]                                                                ; CCD_PIXCLK         ; User Pin   ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; GPIO_1[31]                                                                ; CCD_MCLK           ; User Pin   ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; GPIO_1[11]                                                                ; CCD_MCLK           ; User Pin   ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; CLOCK_50                                                                  ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+---------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                         ; To                                                                                                                                        ; From Clock                                                                ; To Clock                                                                  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 3.287 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u6|mADDR[17]                                                                                                          ; CLOCK_50                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 7.392 ns                  ; 4.105 ns                ;
; 3.287 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u6|mADDR[16]                                                                                                          ; CLOCK_50                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 7.392 ns                  ; 4.105 ns                ;
; 3.287 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u6|mADDR[15]                                                                                                          ; CLOCK_50                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 7.392 ns                  ; 4.105 ns                ;
; 3.287 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u6|mADDR[14]                                                                                                          ; CLOCK_50                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 7.392 ns                  ; 4.105 ns                ;
; 3.287 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u6|mADDR[13]                                                                                                          ; CLOCK_50                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 7.392 ns                  ; 4.105 ns                ;
; 3.287 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u6|mADDR[12]                                                                                                          ; CLOCK_50                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 7.392 ns                  ; 4.105 ns                ;
; 3.299 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u6|mADDR[21]                                                                                                          ; CLOCK_50                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 7.406 ns                  ; 4.107 ns                ;
; 3.299 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u6|mADDR[20]                                                                                                          ; CLOCK_50                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 7.406 ns                  ; 4.107 ns                ;
; 3.299 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u6|mADDR[22]                                                                                                          ; CLOCK_50                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 7.406 ns                  ; 4.107 ns                ;
; 3.299 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u6|mADDR[19]                                                                                                          ; CLOCK_50                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 7.406 ns                  ; 4.107 ns                ;
; 3.299 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u6|mADDR[18]                                                                                                          ; CLOCK_50                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 7.406 ns                  ; 4.107 ns                ;
; 3.307 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u6|mADDR[11]                                                                                                          ; CLOCK_50                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 7.397 ns                  ; 4.090 ns                ;
; 3.307 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u6|mADDR[10]                                                                                                          ; CLOCK_50                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 7.397 ns                  ; 4.090 ns                ;
; 3.307 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u6|mADDR[9]                                                                                                           ; CLOCK_50                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 7.397 ns                  ; 4.090 ns                ;
; 3.307 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u6|mADDR[8]                                                                                                           ; CLOCK_50                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 7.397 ns                  ; 4.090 ns                ;
; 3.595 ns                                ; 156.13 MHz ( period = 6.405 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                               ; Sdram_Control_4Port:u6|mADDR[17]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 6.170 ns                ;
; 3.712 ns                                ; 159.03 MHz ( period = 6.288 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                               ; Sdram_Control_4Port:u6|mADDR[16]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 6.053 ns                ;
; 3.712 ns                                ; 159.03 MHz ( period = 6.288 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                               ; Sdram_Control_4Port:u6|mADDR[15]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 6.053 ns                ;
; 3.712 ns                                ; 159.03 MHz ( period = 6.288 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                               ; Sdram_Control_4Port:u6|mADDR[14]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 6.053 ns                ;
; 3.712 ns                                ; 159.03 MHz ( period = 6.288 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                               ; Sdram_Control_4Port:u6|mADDR[13]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 6.053 ns                ;
; 3.712 ns                                ; 159.03 MHz ( period = 6.288 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                               ; Sdram_Control_4Port:u6|mADDR[12]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 6.053 ns                ;
; 3.724 ns                                ; 159.34 MHz ( period = 6.276 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                               ; Sdram_Control_4Port:u6|mADDR[21]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 6.055 ns                ;
; 3.724 ns                                ; 159.34 MHz ( period = 6.276 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                               ; Sdram_Control_4Port:u6|mADDR[20]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 6.055 ns                ;
; 3.724 ns                                ; 159.34 MHz ( period = 6.276 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                               ; Sdram_Control_4Port:u6|mADDR[22]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 6.055 ns                ;
; 3.724 ns                                ; 159.34 MHz ( period = 6.276 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                               ; Sdram_Control_4Port:u6|mADDR[19]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 6.055 ns                ;
; 3.724 ns                                ; 159.34 MHz ( period = 6.276 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                               ; Sdram_Control_4Port:u6|mADDR[18]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 6.055 ns                ;
; 3.732 ns                                ; 159.54 MHz ( period = 6.268 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                               ; Sdram_Control_4Port:u6|mADDR[11]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 6.038 ns                ;
; 3.732 ns                                ; 159.54 MHz ( period = 6.268 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                               ; Sdram_Control_4Port:u6|mADDR[10]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 6.038 ns                ;
; 3.732 ns                                ; 159.54 MHz ( period = 6.268 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                               ; Sdram_Control_4Port:u6|mADDR[9]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 6.038 ns                ;
; 3.732 ns                                ; 159.54 MHz ( period = 6.268 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                               ; Sdram_Control_4Port:u6|mADDR[8]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 6.038 ns                ;
; 3.787 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u6|mWR                                                                                                                ; CLOCK_50                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 7.414 ns                  ; 3.627 ns                ;
; 3.787 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u6|WR_MASK[1]                                                                                                         ; CLOCK_50                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 7.414 ns                  ; 3.627 ns                ;
; 3.787 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u6|WR_MASK[0]                                                                                                         ; CLOCK_50                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 7.414 ns                  ; 3.627 ns                ;
; 3.883 ns                                ; 163.48 MHz ( period = 6.117 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2]                               ; Sdram_Control_4Port:u6|mADDR[17]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 5.882 ns                ;
; 3.896 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u6|rRD1_ADDR[9]                                                                                                       ; CLOCK_50                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 7.395 ns                  ; 3.499 ns                ;
; 3.896 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u6|rRD1_ADDR[11]                                                                                                      ; CLOCK_50                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 7.395 ns                  ; 3.499 ns                ;
; 3.896 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u6|rRD1_ADDR[10]                                                                                                      ; CLOCK_50                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 7.395 ns                  ; 3.499 ns                ;
; 3.896 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u6|rRD1_ADDR[13]                                                                                                      ; CLOCK_50                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 7.395 ns                  ; 3.499 ns                ;
; 3.896 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u6|rRD1_ADDR[14]                                                                                                      ; CLOCK_50                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 7.395 ns                  ; 3.499 ns                ;
; 3.896 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u6|rRD1_ADDR[12]                                                                                                      ; CLOCK_50                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 7.395 ns                  ; 3.499 ns                ;
; 3.896 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u6|rRD1_ADDR[15]                                                                                                      ; CLOCK_50                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 7.395 ns                  ; 3.499 ns                ;
; 3.896 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u6|rRD1_ADDR[16]                                                                                                      ; CLOCK_50                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 7.395 ns                  ; 3.499 ns                ;
; 3.896 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u6|rRD1_ADDR[17]                                                                                                      ; CLOCK_50                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 7.395 ns                  ; 3.499 ns                ;
; 3.896 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u6|rRD1_ADDR[22]                                                                                                      ; CLOCK_50                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 7.395 ns                  ; 3.499 ns                ;
; 3.896 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u6|rRD1_ADDR[20]                                                                                                      ; CLOCK_50                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 7.395 ns                  ; 3.499 ns                ;
; 3.896 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u6|rRD1_ADDR[19]                                                                                                      ; CLOCK_50                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 7.395 ns                  ; 3.499 ns                ;
; 3.896 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u6|rRD1_ADDR[21]                                                                                                      ; CLOCK_50                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 7.395 ns                  ; 3.499 ns                ;
; 3.896 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u6|rRD1_ADDR[18]                                                                                                      ; CLOCK_50                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 7.395 ns                  ; 3.499 ns                ;
; 3.896 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u6|rRD1_ADDR[8]                                                                                                       ; CLOCK_50                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 7.395 ns                  ; 3.499 ns                ;
; 3.923 ns                                ; 164.55 MHz ( period = 6.077 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                               ; Sdram_Control_4Port:u6|mADDR[17]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 5.842 ns                ;
; 3.965 ns                                ; 165.70 MHz ( period = 6.035 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; Sdram_Control_4Port:u6|mADDR[17]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 5.800 ns                ;
; 3.999 ns                                ; 166.64 MHz ( period = 6.001 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3]                               ; Sdram_Control_4Port:u6|mADDR[17]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 5.766 ns                ;
; 4.000 ns                                ; 166.67 MHz ( period = 6.000 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2]                               ; Sdram_Control_4Port:u6|mADDR[16]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 5.765 ns                ;
; 4.000 ns                                ; 166.67 MHz ( period = 6.000 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2]                               ; Sdram_Control_4Port:u6|mADDR[15]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 5.765 ns                ;
; 4.000 ns                                ; 166.67 MHz ( period = 6.000 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2]                               ; Sdram_Control_4Port:u6|mADDR[14]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 5.765 ns                ;
; 4.000 ns                                ; 166.67 MHz ( period = 6.000 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2]                               ; Sdram_Control_4Port:u6|mADDR[13]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 5.765 ns                ;
; 4.000 ns                                ; 166.67 MHz ( period = 6.000 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2]                               ; Sdram_Control_4Port:u6|mADDR[12]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 5.765 ns                ;
; 4.012 ns                                ; 167.00 MHz ( period = 5.988 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2]                               ; Sdram_Control_4Port:u6|mADDR[21]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 5.767 ns                ;
; 4.012 ns                                ; 167.00 MHz ( period = 5.988 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2]                               ; Sdram_Control_4Port:u6|mADDR[20]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 5.767 ns                ;
; 4.012 ns                                ; 167.00 MHz ( period = 5.988 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2]                               ; Sdram_Control_4Port:u6|mADDR[22]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 5.767 ns                ;
; 4.012 ns                                ; 167.00 MHz ( period = 5.988 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2]                               ; Sdram_Control_4Port:u6|mADDR[19]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 5.767 ns                ;
; 4.012 ns                                ; 167.00 MHz ( period = 5.988 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2]                               ; Sdram_Control_4Port:u6|mADDR[18]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 5.767 ns                ;
; 4.020 ns                                ; 167.22 MHz ( period = 5.980 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2]                               ; Sdram_Control_4Port:u6|mADDR[11]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 5.750 ns                ;
; 4.020 ns                                ; 167.22 MHz ( period = 5.980 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2]                               ; Sdram_Control_4Port:u6|mADDR[10]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 5.750 ns                ;
; 4.020 ns                                ; 167.22 MHz ( period = 5.980 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2]                               ; Sdram_Control_4Port:u6|mADDR[9]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 5.750 ns                ;
; 4.020 ns                                ; 167.22 MHz ( period = 5.980 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2]                               ; Sdram_Control_4Port:u6|mADDR[8]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 5.750 ns                ;
; 4.034 ns                                ; 167.62 MHz ( period = 5.966 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; Sdram_Control_4Port:u6|mADDR[17]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 5.731 ns                ;
; 4.040 ns                                ; 167.79 MHz ( period = 5.960 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                               ; Sdram_Control_4Port:u6|mADDR[16]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 5.725 ns                ;
; 4.040 ns                                ; 167.79 MHz ( period = 5.960 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                               ; Sdram_Control_4Port:u6|mADDR[15]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 5.725 ns                ;
; 4.040 ns                                ; 167.79 MHz ( period = 5.960 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                               ; Sdram_Control_4Port:u6|mADDR[14]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 5.725 ns                ;
; 4.040 ns                                ; 167.79 MHz ( period = 5.960 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                               ; Sdram_Control_4Port:u6|mADDR[13]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 5.725 ns                ;
; 4.040 ns                                ; 167.79 MHz ( period = 5.960 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                               ; Sdram_Control_4Port:u6|mADDR[12]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 5.725 ns                ;
; 4.049 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u6|mRD                                                                                                                ; CLOCK_50                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 7.414 ns                  ; 3.365 ns                ;
; 4.049 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u6|RD_MASK[1]                                                                                                         ; CLOCK_50                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 7.414 ns                  ; 3.365 ns                ;
; 4.049 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u6|RD_MASK[0]                                                                                                         ; CLOCK_50                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 7.414 ns                  ; 3.365 ns                ;
; 4.052 ns                                ; 168.12 MHz ( period = 5.948 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                               ; Sdram_Control_4Port:u6|mADDR[21]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 5.727 ns                ;
; 4.052 ns                                ; 168.12 MHz ( period = 5.948 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                               ; Sdram_Control_4Port:u6|mADDR[20]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 5.727 ns                ;
; 4.052 ns                                ; 168.12 MHz ( period = 5.948 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                               ; Sdram_Control_4Port:u6|mADDR[22]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 5.727 ns                ;
; 4.052 ns                                ; 168.12 MHz ( period = 5.948 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                               ; Sdram_Control_4Port:u6|mADDR[19]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 5.727 ns                ;
; 4.052 ns                                ; 168.12 MHz ( period = 5.948 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                               ; Sdram_Control_4Port:u6|mADDR[18]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 5.727 ns                ;
; 4.060 ns                                ; 168.35 MHz ( period = 5.940 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                               ; Sdram_Control_4Port:u6|mADDR[11]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 5.710 ns                ;
; 4.060 ns                                ; 168.35 MHz ( period = 5.940 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                               ; Sdram_Control_4Port:u6|mADDR[10]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 5.710 ns                ;
; 4.060 ns                                ; 168.35 MHz ( period = 5.940 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                               ; Sdram_Control_4Port:u6|mADDR[9]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 5.710 ns                ;
; 4.060 ns                                ; 168.35 MHz ( period = 5.940 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                               ; Sdram_Control_4Port:u6|mADDR[8]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 5.710 ns                ;
; 4.082 ns                                ; 168.98 MHz ( period = 5.918 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; Sdram_Control_4Port:u6|mADDR[16]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 5.683 ns                ;
; 4.082 ns                                ; 168.98 MHz ( period = 5.918 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; Sdram_Control_4Port:u6|mADDR[15]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 5.683 ns                ;
; 4.082 ns                                ; 168.98 MHz ( period = 5.918 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; Sdram_Control_4Port:u6|mADDR[14]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 5.683 ns                ;
; 4.082 ns                                ; 168.98 MHz ( period = 5.918 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; Sdram_Control_4Port:u6|mADDR[13]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 5.683 ns                ;
; 4.082 ns                                ; 168.98 MHz ( period = 5.918 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; Sdram_Control_4Port:u6|mADDR[12]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 5.683 ns                ;
; 4.094 ns                                ; 169.32 MHz ( period = 5.906 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; Sdram_Control_4Port:u6|mADDR[21]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 5.685 ns                ;
; 4.094 ns                                ; 169.32 MHz ( period = 5.906 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; Sdram_Control_4Port:u6|mADDR[20]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 5.685 ns                ;
; 4.094 ns                                ; 169.32 MHz ( period = 5.906 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; Sdram_Control_4Port:u6|mADDR[22]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 5.685 ns                ;
; 4.094 ns                                ; 169.32 MHz ( period = 5.906 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; Sdram_Control_4Port:u6|mADDR[19]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 5.685 ns                ;
; 4.094 ns                                ; 169.32 MHz ( period = 5.906 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; Sdram_Control_4Port:u6|mADDR[18]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 5.685 ns                ;
; 4.102 ns                                ; 169.55 MHz ( period = 5.898 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; Sdram_Control_4Port:u6|mADDR[11]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 5.668 ns                ;
; 4.102 ns                                ; 169.55 MHz ( period = 5.898 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; Sdram_Control_4Port:u6|mADDR[10]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 5.668 ns                ;
; 4.102 ns                                ; 169.55 MHz ( period = 5.898 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; Sdram_Control_4Port:u6|mADDR[9]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 5.668 ns                ;
; 4.102 ns                                ; 169.55 MHz ( period = 5.898 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; Sdram_Control_4Port:u6|mADDR[8]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 5.668 ns                ;
; 4.106 ns                                ; 169.66 MHz ( period = 5.894 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2]                               ; Sdram_Control_4Port:u6|mADDR[17]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 5.659 ns                ;
; 4.116 ns                                ; 169.95 MHz ( period = 5.884 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3]                               ; Sdram_Control_4Port:u6|mADDR[16]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 5.649 ns                ;
; 4.116 ns                                ; 169.95 MHz ( period = 5.884 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3]                               ; Sdram_Control_4Port:u6|mADDR[15]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 5.649 ns                ;
; 4.116 ns                                ; 169.95 MHz ( period = 5.884 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3]                               ; Sdram_Control_4Port:u6|mADDR[14]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 5.649 ns                ;
; 4.116 ns                                ; 169.95 MHz ( period = 5.884 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3]                               ; Sdram_Control_4Port:u6|mADDR[13]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 5.649 ns                ;
; 4.116 ns                                ; 169.95 MHz ( period = 5.884 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3]                               ; Sdram_Control_4Port:u6|mADDR[12]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 5.649 ns                ;
; 4.119 ns                                ; 170.04 MHz ( period = 5.881 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.795 ns                  ; 5.676 ns                ;
; 4.128 ns                                ; 170.30 MHz ( period = 5.872 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3]                               ; Sdram_Control_4Port:u6|mADDR[21]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 5.651 ns                ;
; 4.128 ns                                ; 170.30 MHz ( period = 5.872 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3]                               ; Sdram_Control_4Port:u6|mADDR[20]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 5.651 ns                ;
; 4.128 ns                                ; 170.30 MHz ( period = 5.872 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3]                               ; Sdram_Control_4Port:u6|mADDR[22]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 5.651 ns                ;
; 4.128 ns                                ; 170.30 MHz ( period = 5.872 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3]                               ; Sdram_Control_4Port:u6|mADDR[19]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 5.651 ns                ;
; 4.128 ns                                ; 170.30 MHz ( period = 5.872 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3]                               ; Sdram_Control_4Port:u6|mADDR[18]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 5.651 ns                ;
; 4.131 ns                                ; 170.39 MHz ( period = 5.869 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[5]                               ; Sdram_Control_4Port:u6|mADDR[17]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 5.634 ns                ;
; 4.135 ns                                ; 170.50 MHz ( period = 5.865 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.794 ns                  ; 5.659 ns                ;
; 4.135 ns                                ; 170.50 MHz ( period = 5.865 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.794 ns                  ; 5.659 ns                ;
; 4.136 ns                                ; 170.53 MHz ( period = 5.864 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3]                               ; Sdram_Control_4Port:u6|mADDR[11]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 5.634 ns                ;
; 4.136 ns                                ; 170.53 MHz ( period = 5.864 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3]                               ; Sdram_Control_4Port:u6|mADDR[10]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 5.634 ns                ;
; 4.136 ns                                ; 170.53 MHz ( period = 5.864 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3]                               ; Sdram_Control_4Port:u6|mADDR[9]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 5.634 ns                ;
; 4.136 ns                                ; 170.53 MHz ( period = 5.864 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3]                               ; Sdram_Control_4Port:u6|mADDR[8]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 5.634 ns                ;
; 4.141 ns                                ; 170.68 MHz ( period = 5.859 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.796 ns                  ; 5.655 ns                ;
; 4.142 ns                                ; 170.71 MHz ( period = 5.858 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                                ; Sdram_Control_4Port:u6|mADDR[17]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 5.614 ns                ;
; 4.142 ns                                ; 170.71 MHz ( period = 5.858 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                                ; Sdram_Control_4Port:u6|mADDR[16]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 5.614 ns                ;
; 4.142 ns                                ; 170.71 MHz ( period = 5.858 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                                ; Sdram_Control_4Port:u6|mADDR[15]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 5.614 ns                ;
; 4.142 ns                                ; 170.71 MHz ( period = 5.858 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                                ; Sdram_Control_4Port:u6|mADDR[14]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 5.614 ns                ;
; 4.142 ns                                ; 170.71 MHz ( period = 5.858 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                                ; Sdram_Control_4Port:u6|mADDR[13]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 5.614 ns                ;
; 4.142 ns                                ; 170.71 MHz ( period = 5.858 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                                ; Sdram_Control_4Port:u6|mADDR[12]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 5.614 ns                ;
; 4.142 ns                                ; 170.71 MHz ( period = 5.858 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.796 ns                  ; 5.654 ns                ;
; 4.151 ns                                ; 170.97 MHz ( period = 5.849 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; Sdram_Control_4Port:u6|mADDR[16]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 5.614 ns                ;
; 4.151 ns                                ; 170.97 MHz ( period = 5.849 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; Sdram_Control_4Port:u6|mADDR[15]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 5.614 ns                ;
; 4.151 ns                                ; 170.97 MHz ( period = 5.849 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; Sdram_Control_4Port:u6|mADDR[14]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 5.614 ns                ;
; 4.151 ns                                ; 170.97 MHz ( period = 5.849 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; Sdram_Control_4Port:u6|mADDR[13]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 5.614 ns                ;
; 4.151 ns                                ; 170.97 MHz ( period = 5.849 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; Sdram_Control_4Port:u6|mADDR[12]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 5.614 ns                ;
; 4.154 ns                                ; 171.06 MHz ( period = 5.846 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                                ; Sdram_Control_4Port:u6|mADDR[21]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 5.616 ns                ;
; 4.154 ns                                ; 171.06 MHz ( period = 5.846 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                                ; Sdram_Control_4Port:u6|mADDR[20]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 5.616 ns                ;
; 4.154 ns                                ; 171.06 MHz ( period = 5.846 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                                ; Sdram_Control_4Port:u6|mADDR[22]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 5.616 ns                ;
; 4.154 ns                                ; 171.06 MHz ( period = 5.846 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                                ; Sdram_Control_4Port:u6|mADDR[19]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 5.616 ns                ;
; 4.154 ns                                ; 171.06 MHz ( period = 5.846 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                                ; Sdram_Control_4Port:u6|mADDR[18]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 5.616 ns                ;
; 4.162 ns                                ; 171.29 MHz ( period = 5.838 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                                ; Sdram_Control_4Port:u6|mADDR[11]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 5.599 ns                ;
; 4.162 ns                                ; 171.29 MHz ( period = 5.838 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                                ; Sdram_Control_4Port:u6|mADDR[10]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 5.599 ns                ;
; 4.162 ns                                ; 171.29 MHz ( period = 5.838 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                                ; Sdram_Control_4Port:u6|mADDR[9]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 5.599 ns                ;
; 4.162 ns                                ; 171.29 MHz ( period = 5.838 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                                ; Sdram_Control_4Port:u6|mADDR[8]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 5.599 ns                ;
; 4.163 ns                                ; 171.32 MHz ( period = 5.837 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; Sdram_Control_4Port:u6|mADDR[21]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 5.616 ns                ;
; 4.163 ns                                ; 171.32 MHz ( period = 5.837 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; Sdram_Control_4Port:u6|mADDR[20]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 5.616 ns                ;
; 4.163 ns                                ; 171.32 MHz ( period = 5.837 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; Sdram_Control_4Port:u6|mADDR[22]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 5.616 ns                ;
; 4.163 ns                                ; 171.32 MHz ( period = 5.837 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; Sdram_Control_4Port:u6|mADDR[19]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 5.616 ns                ;
; 4.163 ns                                ; 171.32 MHz ( period = 5.837 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; Sdram_Control_4Port:u6|mADDR[18]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 5.616 ns                ;
; 4.166 ns                                ; 171.41 MHz ( period = 5.834 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.783 ns                  ; 5.617 ns                ;
; 4.167 ns                                ; 171.44 MHz ( period = 5.833 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.783 ns                  ; 5.616 ns                ;
; 4.171 ns                                ; 171.56 MHz ( period = 5.829 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; Sdram_Control_4Port:u6|mADDR[11]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 5.599 ns                ;
; 4.171 ns                                ; 171.56 MHz ( period = 5.829 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; Sdram_Control_4Port:u6|mADDR[10]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 5.599 ns                ;
; 4.171 ns                                ; 171.56 MHz ( period = 5.829 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; Sdram_Control_4Port:u6|mADDR[9]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 5.599 ns                ;
; 4.171 ns                                ; 171.56 MHz ( period = 5.829 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; Sdram_Control_4Port:u6|mADDR[8]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 5.599 ns                ;
; 4.173 ns                                ; 171.61 MHz ( period = 5.827 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.794 ns                  ; 5.621 ns                ;
; 4.173 ns                                ; 171.61 MHz ( period = 5.827 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.794 ns                  ; 5.621 ns                ;
; 4.178 ns                                ; 171.76 MHz ( period = 5.822 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[3]                               ; Sdram_Control_4Port:u6|mADDR[17]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 5.587 ns                ;
; 4.183 ns                                ; 171.91 MHz ( period = 5.817 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.795 ns                  ; 5.612 ns                ;
; 4.205 ns                                ; 172.56 MHz ( period = 5.795 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.796 ns                  ; 5.591 ns                ;
; 4.206 ns                                ; 172.59 MHz ( period = 5.794 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.796 ns                  ; 5.590 ns                ;
; 4.207 ns                                ; 172.62 MHz ( period = 5.793 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4]                                ; Sdram_Control_4Port:u6|mADDR[17]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 5.549 ns                ;
; 4.207 ns                                ; 172.62 MHz ( period = 5.793 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4]                                ; Sdram_Control_4Port:u6|mADDR[16]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 5.549 ns                ;
; 4.207 ns                                ; 172.62 MHz ( period = 5.793 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4]                                ; Sdram_Control_4Port:u6|mADDR[15]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 5.549 ns                ;
; 4.207 ns                                ; 172.62 MHz ( period = 5.793 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4]                                ; Sdram_Control_4Port:u6|mADDR[14]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 5.549 ns                ;
; 4.207 ns                                ; 172.62 MHz ( period = 5.793 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4]                                ; Sdram_Control_4Port:u6|mADDR[13]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 5.549 ns                ;
; 4.207 ns                                ; 172.62 MHz ( period = 5.793 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4]                                ; Sdram_Control_4Port:u6|mADDR[12]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 5.549 ns                ;
; 4.207 ns                                ; 172.62 MHz ( period = 5.793 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.799 ns                  ; 5.592 ns                ;
; 4.210 ns                                ; 172.71 MHz ( period = 5.790 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.799 ns                  ; 5.589 ns                ;
; 4.212 ns                                ; 172.77 MHz ( period = 5.788 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                               ; Sdram_Control_4Port:u6|mWR                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 5.575 ns                ;
; 4.212 ns                                ; 172.77 MHz ( period = 5.788 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                               ; Sdram_Control_4Port:u6|WR_MASK[1]                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 5.575 ns                ;
; 4.212 ns                                ; 172.77 MHz ( period = 5.788 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                               ; Sdram_Control_4Port:u6|WR_MASK[0]                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 5.575 ns                ;
; 4.219 ns                                ; 172.98 MHz ( period = 5.781 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4]                                ; Sdram_Control_4Port:u6|mADDR[21]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 5.551 ns                ;
; 4.219 ns                                ; 172.98 MHz ( period = 5.781 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4]                                ; Sdram_Control_4Port:u6|mADDR[20]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 5.551 ns                ;
; 4.219 ns                                ; 172.98 MHz ( period = 5.781 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4]                                ; Sdram_Control_4Port:u6|mADDR[22]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 5.551 ns                ;
; 4.219 ns                                ; 172.98 MHz ( period = 5.781 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4]                                ; Sdram_Control_4Port:u6|mADDR[19]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 5.551 ns                ;
; 4.219 ns                                ; 172.98 MHz ( period = 5.781 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4]                                ; Sdram_Control_4Port:u6|mADDR[18]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 5.551 ns                ;
; 4.219 ns                                ; 172.98 MHz ( period = 5.781 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]                                ; Sdram_Control_4Port:u6|mADDR[17]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 5.537 ns                ;
; 4.219 ns                                ; 172.98 MHz ( period = 5.781 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]                                ; Sdram_Control_4Port:u6|mADDR[16]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 5.537 ns                ;
; 4.219 ns                                ; 172.98 MHz ( period = 5.781 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]                                ; Sdram_Control_4Port:u6|mADDR[15]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 5.537 ns                ;
; 4.219 ns                                ; 172.98 MHz ( period = 5.781 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]                                ; Sdram_Control_4Port:u6|mADDR[14]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 5.537 ns                ;
; 4.219 ns                                ; 172.98 MHz ( period = 5.781 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]                                ; Sdram_Control_4Port:u6|mADDR[13]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 5.537 ns                ;
; 4.219 ns                                ; 172.98 MHz ( period = 5.781 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]                                ; Sdram_Control_4Port:u6|mADDR[12]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 5.537 ns                ;
; 4.220 ns                                ; 173.01 MHz ( period = 5.780 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[4]                               ; Sdram_Control_4Port:u6|mADDR[17]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 5.545 ns                ;
; 4.223 ns                                ; 173.10 MHz ( period = 5.777 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2]                               ; Sdram_Control_4Port:u6|mADDR[16]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 5.542 ns                ;
; 4.223 ns                                ; 173.10 MHz ( period = 5.777 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2]                               ; Sdram_Control_4Port:u6|mADDR[15]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 5.542 ns                ;
; 4.223 ns                                ; 173.10 MHz ( period = 5.777 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2]                               ; Sdram_Control_4Port:u6|mADDR[14]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 5.542 ns                ;
; 4.223 ns                                ; 173.10 MHz ( period = 5.777 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2]                               ; Sdram_Control_4Port:u6|mADDR[13]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 5.542 ns                ;
; 4.223 ns                                ; 173.10 MHz ( period = 5.777 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2]                               ; Sdram_Control_4Port:u6|mADDR[12]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 5.542 ns                ;
; 4.224 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u6|rWR1_ADDR[9]                                                                                                       ; CLOCK_50                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 7.393 ns                  ; 3.169 ns                ;
; 4.224 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u6|rWR1_ADDR[11]                                                                                                      ; CLOCK_50                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 7.393 ns                  ; 3.169 ns                ;
; 4.224 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u6|rWR1_ADDR[10]                                                                                                      ; CLOCK_50                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 7.393 ns                  ; 3.169 ns                ;
; 4.224 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u6|rWR1_ADDR[13]                                                                                                      ; CLOCK_50                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 7.393 ns                  ; 3.169 ns                ;
; 4.224 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u6|rWR1_ADDR[14]                                                                                                      ; CLOCK_50                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 7.393 ns                  ; 3.169 ns                ;
; 4.224 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u6|rWR1_ADDR[12]                                                                                                      ; CLOCK_50                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 7.393 ns                  ; 3.169 ns                ;
; 4.224 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u6|rWR1_ADDR[15]                                                                                                      ; CLOCK_50                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 7.393 ns                  ; 3.169 ns                ;
; 4.224 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u6|rWR1_ADDR[19]                                                                                                      ; CLOCK_50                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 7.393 ns                  ; 3.169 ns                ;
; 4.224 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                      ; CLOCK_50                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 7.393 ns                  ; 3.169 ns                ;
; 4.224 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u6|rWR1_ADDR[20]                                                                                                      ; CLOCK_50                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 7.393 ns                  ; 3.169 ns                ;
; 4.224 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u6|rWR1_ADDR[16]                                                                                                      ; CLOCK_50                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 7.393 ns                  ; 3.169 ns                ;
; 4.224 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u6|rWR1_ADDR[17]                                                                                                      ; CLOCK_50                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 7.393 ns                  ; 3.169 ns                ;
; 4.224 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u6|rWR1_ADDR[21]                                                                                                      ; CLOCK_50                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 7.393 ns                  ; 3.169 ns                ;
; 4.224 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u6|rWR1_ADDR[18]                                                                                                      ; CLOCK_50                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 7.393 ns                  ; 3.169 ns                ;
; 4.224 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u6|rWR1_ADDR[8]                                                                                                       ; CLOCK_50                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 7.393 ns                  ; 3.169 ns                ;
; 4.227 ns                                ; 173.22 MHz ( period = 5.773 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4]                                ; Sdram_Control_4Port:u6|mADDR[11]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 5.534 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                              ;                                                                                                                                           ;                                                                           ;                                                                           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'GPIO_1[10]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                         ; To                                                                                                                                                                                      ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; 33.918 ns                               ; 164.42 MHz ( period = 6.082 ns )                    ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                                                   ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.796 ns                 ; 5.878 ns                ;
; 33.989 ns                               ; 166.36 MHz ( period = 6.011 ns )                    ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                                                    ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.796 ns                 ; 5.807 ns                ;
; 34.060 ns                               ; 168.35 MHz ( period = 5.940 ns )                    ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                                                    ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.796 ns                 ; 5.736 ns                ;
; 34.210 ns                               ; 172.71 MHz ( period = 5.790 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 5.576 ns                ;
; 34.214 ns                               ; 172.83 MHz ( period = 5.786 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 5.572 ns                ;
; 34.219 ns                               ; 172.98 MHz ( period = 5.781 ns )                    ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                                                    ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.796 ns                 ; 5.577 ns                ;
; 34.257 ns                               ; 174.13 MHz ( period = 5.743 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 5.529 ns                ;
; 34.258 ns                               ; 174.16 MHz ( period = 5.742 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 5.528 ns                ;
; 34.290 ns                               ; 175.13 MHz ( period = 5.710 ns )                    ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                    ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.796 ns                 ; 5.506 ns                ;
; 34.294 ns                               ; 175.25 MHz ( period = 5.706 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.787 ns                 ; 5.493 ns                ;
; 34.298 ns                               ; 175.38 MHz ( period = 5.702 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.787 ns                 ; 5.489 ns                ;
; 34.306 ns                               ; 175.62 MHz ( period = 5.694 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 5.480 ns                ;
; 34.310 ns                               ; 175.75 MHz ( period = 5.690 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 5.476 ns                ;
; 34.359 ns                               ; 177.27 MHz ( period = 5.641 ns )                    ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 5.416 ns                ;
; 34.361 ns                               ; 177.34 MHz ( period = 5.639 ns )                    ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                                                    ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.796 ns                 ; 5.435 ns                ;
; 34.367 ns                               ; 177.53 MHz ( period = 5.633 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 5.419 ns                ;
; 34.368 ns                               ; 177.56 MHz ( period = 5.632 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 5.418 ns                ;
; 34.391 ns                               ; 178.28 MHz ( period = 5.609 ns )                    ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 5.384 ns                ;
; 34.404 ns                               ; 178.70 MHz ( period = 5.596 ns )                    ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 5.371 ns                ;
; 34.426 ns                               ; 179.40 MHz ( period = 5.574 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 5.360 ns                ;
; 34.430 ns                               ; 179.53 MHz ( period = 5.570 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 5.356 ns                ;
; 34.430 ns                               ; 179.53 MHz ( period = 5.570 ns )                    ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 5.345 ns                ;
; 34.432 ns                               ; 179.60 MHz ( period = 5.568 ns )                    ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; RAW2RGB:u4|mCCD_G[4]                                                                                                                                                                    ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.796 ns                 ; 5.364 ns                ;
; 34.432 ns                               ; 179.60 MHz ( period = 5.568 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 5.354 ns                ;
; 34.433 ns                               ; 179.63 MHz ( period = 5.567 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 5.353 ns                ;
; 34.437 ns                               ; 179.76 MHz ( period = 5.563 ns )                    ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 5.338 ns                ;
; 34.462 ns                               ; 180.57 MHz ( period = 5.538 ns )                    ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 5.313 ns                ;
; 34.472 ns                               ; 180.90 MHz ( period = 5.528 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 5.314 ns                ;
; 34.475 ns                               ; 181.00 MHz ( period = 5.525 ns )                    ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 5.300 ns                ;
; 34.476 ns                               ; 181.03 MHz ( period = 5.524 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 5.310 ns                ;
; 34.501 ns                               ; 181.85 MHz ( period = 5.499 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 5.285 ns                ;
; 34.501 ns                               ; 181.85 MHz ( period = 5.499 ns )                    ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 5.274 ns                ;
; 34.503 ns                               ; 181.92 MHz ( period = 5.497 ns )                    ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                                                    ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.796 ns                 ; 5.293 ns                ;
; 34.505 ns                               ; 181.98 MHz ( period = 5.495 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 5.281 ns                ;
; 34.508 ns                               ; 182.08 MHz ( period = 5.492 ns )                    ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 5.267 ns                ;
; 34.531 ns                               ; 182.85 MHz ( period = 5.469 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 5.255 ns                ;
; 34.533 ns                               ; 182.92 MHz ( period = 5.467 ns )                    ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 5.242 ns                ;
; 34.535 ns                               ; 182.98 MHz ( period = 5.465 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 5.251 ns                ;
; 34.539 ns                               ; 183.12 MHz ( period = 5.461 ns )                    ; CCD_Capture:u3|X_Cont[7]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 5.236 ns                ;
; 34.546 ns                               ; 183.35 MHz ( period = 5.454 ns )                    ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 5.229 ns                ;
; 34.565 ns                               ; 183.99 MHz ( period = 5.435 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|q_b[10]                            ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                                                   ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.826 ns                 ; 5.261 ns                ;
; 34.572 ns                               ; 184.23 MHz ( period = 5.428 ns )                    ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 5.203 ns                ;
; 34.574 ns                               ; 184.30 MHz ( period = 5.426 ns )                    ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; RAW2RGB:u4|mCCD_G[2]                                                                                                                                                                    ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.796 ns                 ; 5.222 ns                ;
; 34.578 ns                               ; 184.43 MHz ( period = 5.422 ns )                    ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 5.197 ns                ;
; 34.579 ns                               ; 184.47 MHz ( period = 5.421 ns )                    ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 5.196 ns                ;
; 34.604 ns                               ; 185.32 MHz ( period = 5.396 ns )                    ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 5.171 ns                ;
; 34.610 ns                               ; 185.53 MHz ( period = 5.390 ns )                    ; CCD_Capture:u3|X_Cont[7]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 5.165 ns                ;
; 34.611 ns                               ; 185.56 MHz ( period = 5.389 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 5.175 ns                ;
; 34.612 ns                               ; 185.60 MHz ( period = 5.388 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 5.174 ns                ;
; 34.614 ns                               ; 185.67 MHz ( period = 5.386 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 5.172 ns                ;
; 34.614 ns                               ; 185.67 MHz ( period = 5.386 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 5.172 ns                ;
; 34.617 ns                               ; 185.77 MHz ( period = 5.383 ns )                    ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 5.158 ns                ;
; 34.636 ns                               ; 186.43 MHz ( period = 5.364 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|q_b[10]                            ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                                                    ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.826 ns                 ; 5.190 ns                ;
; 34.643 ns                               ; 186.67 MHz ( period = 5.357 ns )                    ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 5.132 ns                ;
; 34.649 ns                               ; 186.88 MHz ( period = 5.351 ns )                    ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 5.126 ns                ;
; 34.650 ns                               ; 186.92 MHz ( period = 5.350 ns )                    ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 5.125 ns                ;
; 34.652 ns                               ; 186.99 MHz ( period = 5.348 ns )                    ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; RAW2RGB:u4|mCCD_R[8]                                                                                                                                                                    ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.788 ns                 ; 5.136 ns                ;
; 34.666 ns                               ; 187.48 MHz ( period = 5.334 ns )                    ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 5.109 ns                ;
; 34.675 ns                               ; 187.79 MHz ( period = 5.325 ns )                    ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 5.100 ns                ;
; 34.681 ns                               ; 188.01 MHz ( period = 5.319 ns )                    ; CCD_Capture:u3|X_Cont[7]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 5.094 ns                ;
; 34.688 ns                               ; 188.25 MHz ( period = 5.312 ns )                    ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 5.087 ns                ;
; 34.698 ns                               ; 188.61 MHz ( period = 5.302 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.787 ns                 ; 5.089 ns                ;
; 34.698 ns                               ; 188.61 MHz ( period = 5.302 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.787 ns                 ; 5.089 ns                ;
; 34.704 ns                               ; 188.82 MHz ( period = 5.296 ns )                    ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 5.071 ns                ;
; 34.707 ns                               ; 188.93 MHz ( period = 5.293 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|q_b[10]                            ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                                                    ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.826 ns                 ; 5.119 ns                ;
; 34.710 ns                               ; 189.04 MHz ( period = 5.290 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 5.076 ns                ;
; 34.710 ns                               ; 189.04 MHz ( period = 5.290 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 5.076 ns                ;
; 34.714 ns                               ; 189.18 MHz ( period = 5.286 ns )                    ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 5.061 ns                ;
; 34.720 ns                               ; 189.39 MHz ( period = 5.280 ns )                    ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 5.055 ns                ;
; 34.721 ns                               ; 189.43 MHz ( period = 5.279 ns )                    ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 5.054 ns                ;
; 34.737 ns                               ; 190.01 MHz ( period = 5.263 ns )                    ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 5.038 ns                ;
; 34.746 ns                               ; 190.33 MHz ( period = 5.254 ns )                    ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 5.029 ns                ;
; 34.752 ns                               ; 190.55 MHz ( period = 5.248 ns )                    ; CCD_Capture:u3|X_Cont[7]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 5.023 ns                ;
; 34.759 ns                               ; 190.80 MHz ( period = 5.241 ns )                    ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 5.016 ns                ;
; 34.766 ns                               ; 191.06 MHz ( period = 5.234 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 5.020 ns                ;
; 34.770 ns                               ; 191.20 MHz ( period = 5.230 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 5.016 ns                ;
; 34.771 ns                               ; 191.24 MHz ( period = 5.229 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 5.015 ns                ;
; 34.775 ns                               ; 191.39 MHz ( period = 5.225 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 5.011 ns                ;
; 34.775 ns                               ; 191.39 MHz ( period = 5.225 ns )                    ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 5.000 ns                ;
; 34.776 ns                               ; 191.42 MHz ( period = 5.224 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 5.010 ns                ;
; 34.777 ns                               ; 191.46 MHz ( period = 5.223 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 5.009 ns                ;
; 34.782 ns                               ; 191.64 MHz ( period = 5.218 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 5.004 ns                ;
; 34.783 ns                               ; 191.68 MHz ( period = 5.217 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 5.003 ns                ;
; 34.791 ns                               ; 191.98 MHz ( period = 5.209 ns )                    ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 4.984 ns                ;
; 34.792 ns                               ; 192.01 MHz ( period = 5.208 ns )                    ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 4.983 ns                ;
; 34.808 ns                               ; 192.60 MHz ( period = 5.192 ns )                    ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 4.967 ns                ;
; 34.823 ns                               ; 193.16 MHz ( period = 5.177 ns )                    ; CCD_Capture:u3|X_Cont[7]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 4.952 ns                ;
; 34.830 ns                               ; 193.42 MHz ( period = 5.170 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.956 ns                ;
; 34.830 ns                               ; 193.42 MHz ( period = 5.170 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.956 ns                ;
; 34.843 ns                               ; 193.91 MHz ( period = 5.157 ns )                    ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; RAW2RGB:u4|mCCD_R[2]                                                                                                                                                                    ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.796 ns                 ; 4.953 ns                ;
; 34.846 ns                               ; 194.02 MHz ( period = 5.154 ns )                    ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 4.929 ns                ;
; 34.847 ns                               ; 194.06 MHz ( period = 5.153 ns )                    ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; RAW2RGB:u4|mCCD_G[1]                                                                                                                                                                    ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.796 ns                 ; 4.949 ns                ;
; 34.862 ns                               ; 194.63 MHz ( period = 5.138 ns )                    ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 4.913 ns                ;
; 34.866 ns                               ; 194.78 MHz ( period = 5.134 ns )                    ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; RAW2RGB:u4|mCCD_R[7]                                                                                                                                                                    ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.791 ns                 ; 4.925 ns                ;
; 34.866 ns                               ; 194.78 MHz ( period = 5.134 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|q_b[10]                            ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                                                    ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.826 ns                 ; 4.960 ns                ;
; 34.869 ns                               ; 194.89 MHz ( period = 5.131 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.917 ns                ;
; 34.873 ns                               ; 195.05 MHz ( period = 5.127 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.913 ns                ;
; 34.873 ns                               ; 195.05 MHz ( period = 5.127 ns )                    ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 4.902 ns                ;
; 34.876 ns                               ; 195.16 MHz ( period = 5.124 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.910 ns                ;
; 34.876 ns                               ; 195.16 MHz ( period = 5.124 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.910 ns                ;
; 34.879 ns                               ; 195.27 MHz ( period = 5.121 ns )                    ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 4.896 ns                ;
; 34.888 ns                               ; 195.62 MHz ( period = 5.112 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.898 ns                ;
; 34.889 ns                               ; 195.66 MHz ( period = 5.111 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.897 ns                ;
; 34.893 ns                               ; 195.81 MHz ( period = 5.107 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.893 ns                ;
; 34.894 ns                               ; 195.85 MHz ( period = 5.106 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.892 ns                ;
; 34.894 ns                               ; 195.85 MHz ( period = 5.106 ns )                    ; CCD_Capture:u3|X_Cont[7]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 4.881 ns                ;
; 34.905 ns                               ; 196.27 MHz ( period = 5.095 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.881 ns                ;
; 34.905 ns                               ; 196.27 MHz ( period = 5.095 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.881 ns                ;
; 34.905 ns                               ; 196.27 MHz ( period = 5.095 ns )                    ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 4.870 ns                ;
; 34.914 ns                               ; 196.62 MHz ( period = 5.086 ns )                    ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; RAW2RGB:u4|mCCD_B[6]                                                                                                                                                                    ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.791 ns                 ; 4.877 ns                ;
; 34.917 ns                               ; 196.73 MHz ( period = 5.083 ns )                    ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 4.858 ns                ;
; 34.918 ns                               ; 196.77 MHz ( period = 5.082 ns )                    ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 4.857 ns                ;
; 34.932 ns                               ; 197.32 MHz ( period = 5.068 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.787 ns                 ; 4.855 ns                ;
; 34.933 ns                               ; 197.36 MHz ( period = 5.067 ns )                    ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 4.842 ns                ;
; 34.935 ns                               ; 197.43 MHz ( period = 5.065 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.851 ns                ;
; 34.935 ns                               ; 197.43 MHz ( period = 5.065 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.851 ns                ;
; 34.936 ns                               ; 197.47 MHz ( period = 5.064 ns )                    ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; RAW2RGB:u4|mCCD_R[6]                                                                                                                                                                    ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.791 ns                 ; 4.855 ns                ;
; 34.936 ns                               ; 197.47 MHz ( period = 5.064 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.787 ns                 ; 4.851 ns                ;
; 34.937 ns                               ; 197.51 MHz ( period = 5.063 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|q_b[10]                            ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                    ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.826 ns                 ; 4.889 ns                ;
; 34.944 ns                               ; 197.78 MHz ( period = 5.056 ns )                    ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 4.831 ns                ;
; 34.950 ns                               ; 198.02 MHz ( period = 5.050 ns )                    ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 4.825 ns                ;
; 34.951 ns                               ; 198.06 MHz ( period = 5.049 ns )                    ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 4.824 ns                ;
; 34.953 ns                               ; 198.14 MHz ( period = 5.047 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.833 ns                ;
; 34.955 ns                               ; 198.22 MHz ( period = 5.045 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.831 ns                ;
; 34.960 ns                               ; 198.41 MHz ( period = 5.040 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.787 ns                 ; 4.827 ns                ;
; 34.964 ns                               ; 198.57 MHz ( period = 5.036 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.787 ns                 ; 4.823 ns                ;
; 34.966 ns                               ; 198.65 MHz ( period = 5.034 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|q_b[0]                             ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                                                   ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.826 ns                 ; 4.860 ns                ;
; 34.976 ns                               ; 199.04 MHz ( period = 5.024 ns )                    ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 4.799 ns                ;
; 34.988 ns                               ; 199.52 MHz ( period = 5.012 ns )                    ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 4.787 ns                ;
; 34.989 ns                               ; 199.56 MHz ( period = 5.011 ns )                    ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 4.786 ns                ;
; 35.008 ns                               ; 200.32 MHz ( period = 4.992 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|q_b[10]                            ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                                                    ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.826 ns                 ; 4.818 ns                ;
; 35.021 ns                               ; 200.84 MHz ( period = 4.979 ns )                    ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 4.754 ns                ;
; 35.022 ns                               ; 200.88 MHz ( period = 4.978 ns )                    ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 4.753 ns                ;
; 35.037 ns                               ; 201.49 MHz ( period = 4.963 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|q_b[0]                             ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                                                    ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.826 ns                 ; 4.789 ns                ;
; 35.053 ns                               ; 202.14 MHz ( period = 4.947 ns )                    ; CCD_Capture:u3|X_Cont[7]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 4.722 ns                ;
; 35.059 ns                               ; 202.39 MHz ( period = 4.941 ns )                    ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 4.716 ns                ;
; 35.063 ns                               ; 202.55 MHz ( period = 4.937 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.723 ns                ;
; 35.065 ns                               ; 202.63 MHz ( period = 4.935 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.721 ns                ;
; 35.073 ns                               ; 202.96 MHz ( period = 4.927 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.785 ns                 ; 4.712 ns                ;
; 35.074 ns                               ; 203.00 MHz ( period = 4.926 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.787 ns                 ; 4.713 ns                ;
; 35.078 ns                               ; 203.17 MHz ( period = 4.922 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.787 ns                 ; 4.709 ns                ;
; 35.079 ns                               ; 203.21 MHz ( period = 4.921 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|q_b[10]                            ; RAW2RGB:u4|mCCD_G[4]                                                                                                                                                                    ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.826 ns                 ; 4.747 ns                ;
; 35.084 ns                               ; 203.42 MHz ( period = 4.916 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.702 ns                ;
; 35.085 ns                               ; 203.46 MHz ( period = 4.915 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.701 ns                ;
; 35.086 ns                               ; 203.50 MHz ( period = 4.914 ns )                    ; Mirror_Col:u8|Z_Cont[5]                                                                                                                                      ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_9cn1:auto_generated|ram_block1a2~portb_address_reg5                                                          ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.807 ns                 ; 4.721 ns                ;
; 35.092 ns                               ; 203.75 MHz ( period = 4.908 ns )                    ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 4.683 ns                ;
; 35.094 ns                               ; 203.83 MHz ( period = 4.906 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|q_b[13]                            ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                                                   ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.819 ns                 ; 4.725 ns                ;
; 35.108 ns                               ; 204.42 MHz ( period = 4.892 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|q_b[0]                             ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                                                    ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.826 ns                 ; 4.718 ns                ;
; 35.109 ns                               ; 204.46 MHz ( period = 4.891 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|q_b[15]                            ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                                                   ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.844 ns                 ; 4.735 ns                ;
; 35.112 ns                               ; 204.58 MHz ( period = 4.888 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.787 ns                 ; 4.675 ns                ;
; 35.116 ns                               ; 204.75 MHz ( period = 4.884 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.787 ns                 ; 4.671 ns                ;
; 35.117 ns                               ; 204.79 MHz ( period = 4.883 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.669 ns                ;
; 35.118 ns                               ; 204.83 MHz ( period = 4.882 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.668 ns                ;
; 35.124 ns                               ; 205.09 MHz ( period = 4.876 ns )                    ; CCD_Capture:u3|X_Cont[7]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 4.651 ns                ;
; 35.128 ns                               ; 205.25 MHz ( period = 4.872 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.658 ns                ;
; 35.130 ns                               ; 205.34 MHz ( period = 4.870 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.656 ns                ;
; 35.144 ns                               ; 205.93 MHz ( period = 4.856 ns )                    ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; RAW2RGB:u4|mCCD_B[8]                                                                                                                                                                    ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.791 ns                 ; 4.647 ns                ;
; 35.150 ns                               ; 206.19 MHz ( period = 4.850 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|q_b[10]                            ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                                                    ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.826 ns                 ; 4.676 ns                ;
; 35.157 ns                               ; 206.48 MHz ( period = 4.843 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.629 ns                ;
; 35.163 ns                               ; 206.74 MHz ( period = 4.837 ns )                    ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 4.612 ns                ;
; 35.165 ns                               ; 206.83 MHz ( period = 4.835 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|q_b[13]                            ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                                                    ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.819 ns                 ; 4.654 ns                ;
; 35.169 ns                               ; 207.00 MHz ( period = 4.831 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.785 ns                 ; 4.616 ns                ;
; 35.170 ns                               ; 207.04 MHz ( period = 4.830 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.616 ns                ;
; 35.170 ns                               ; 207.04 MHz ( period = 4.830 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.616 ns                ;
; 35.175 ns                               ; 207.25 MHz ( period = 4.825 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.611 ns                ;
; 35.175 ns                               ; 207.25 MHz ( period = 4.825 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.611 ns                ;
; 35.180 ns                               ; 207.47 MHz ( period = 4.820 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|q_b[15]                            ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                                                    ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.844 ns                 ; 4.664 ns                ;
; 35.180 ns                               ; 207.47 MHz ( period = 4.820 ns )                    ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 4.595 ns                ;
; 35.216 ns                               ; 209.03 MHz ( period = 4.784 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.570 ns                ;
; 35.217 ns                               ; 209.07 MHz ( period = 4.783 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.569 ns                ;
; 35.218 ns                               ; 209.12 MHz ( period = 4.782 ns )                    ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 4.557 ns                ;
; 35.221 ns                               ; 209.25 MHz ( period = 4.779 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|q_b[10]                            ; RAW2RGB:u4|mCCD_G[2]                                                                                                                                                                    ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.826 ns                 ; 4.605 ns                ;
; 35.224 ns                               ; 209.38 MHz ( period = 4.776 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.562 ns                ;
; 35.225 ns                               ; 209.42 MHz ( period = 4.775 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.561 ns                ;
; 35.231 ns                               ; 209.69 MHz ( period = 4.769 ns )                    ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; RAW2RGB:u4|mCCD_B[1]                                                                                                                                                                    ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.555 ns                ;
; 35.236 ns                               ; 209.91 MHz ( period = 4.764 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|q_b[13]                            ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                                                    ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.819 ns                 ; 4.583 ns                ;
; 35.245 ns                               ; 210.30 MHz ( period = 4.755 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.541 ns                ;
; 35.249 ns                               ; 210.48 MHz ( period = 4.751 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.787 ns                 ; 4.538 ns                ;
; 35.251 ns                               ; 210.57 MHz ( period = 4.749 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|q_b[15]                            ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                                                    ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.844 ns                 ; 4.593 ns                ;
; 35.251 ns                               ; 210.57 MHz ( period = 4.749 ns )                    ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 4.524 ns                ;
; 35.252 ns                               ; 210.61 MHz ( period = 4.748 ns )                    ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 4.523 ns                ;
; 35.253 ns                               ; 210.66 MHz ( period = 4.747 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.787 ns                 ; 4.534 ns                ;
; 35.267 ns                               ; 211.28 MHz ( period = 4.733 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|q_b[0]                             ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                                                    ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.826 ns                 ; 4.559 ns                ;
; 35.267 ns                               ; 211.28 MHz ( period = 4.733 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.801 ns                 ; 4.534 ns                ;
; 35.268 ns                               ; 211.33 MHz ( period = 4.732 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.801 ns                 ; 4.533 ns                ;
; 35.273 ns                               ; 211.55 MHz ( period = 4.727 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.513 ns                ;
; 35.273 ns                               ; 211.55 MHz ( period = 4.727 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.513 ns                ;
; 35.277 ns                               ; 211.73 MHz ( period = 4.723 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.809 ns                 ; 4.532 ns                ;
; 35.278 ns                               ; 211.77 MHz ( period = 4.722 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.809 ns                 ; 4.531 ns                ;
; 35.289 ns                               ; 212.27 MHz ( period = 4.711 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.785 ns                 ; 4.496 ns                ;
; 35.289 ns                               ; 212.27 MHz ( period = 4.711 ns )                    ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.775 ns                 ; 4.486 ns                ;
; 35.290 ns                               ; Restricted to 210.08 MHz ( period = 4.76 ns )       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.789 ns                 ; 4.499 ns                ;
; 35.290 ns                               ; Restricted to 210.08 MHz ( period = 4.76 ns )       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.789 ns                 ; 4.499 ns                ;
; 35.290 ns                               ; Restricted to 210.08 MHz ( period = 4.76 ns )       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.789 ns                 ; 4.499 ns                ;
; 35.290 ns                               ; Restricted to 210.08 MHz ( period = 4.76 ns )       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.789 ns                 ; 4.499 ns                ;
; 35.290 ns                               ; Restricted to 210.08 MHz ( period = 4.76 ns )       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.789 ns                 ; 4.499 ns                ;
; 35.290 ns                               ; Restricted to 210.08 MHz ( period = 4.76 ns )       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.789 ns                 ; 4.499 ns                ;
; 35.290 ns                               ; Restricted to 210.08 MHz ( period = 4.76 ns )       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.805 ns                 ; 4.515 ns                ;
; 35.290 ns                               ; Restricted to 210.08 MHz ( period = 4.76 ns )       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.805 ns                 ; 4.515 ns                ;
; 35.290 ns                               ; Restricted to 210.08 MHz ( period = 4.76 ns )       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.805 ns                 ; 4.515 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                              ;                                                                                                                                                                                         ;            ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK_50'                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+---------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From          ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; -36.287 ns                              ; 17.77 MHz ( period = 56.287 ns )                    ; counter[6]    ; Yaddr_center[0] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.771 ns                 ; 56.058 ns               ;
; -36.263 ns                              ; 17.77 MHz ( period = 56.263 ns )                    ; counter[3]    ; Yaddr_center[0] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.767 ns                 ; 56.030 ns               ;
; -36.226 ns                              ; 17.79 MHz ( period = 56.226 ns )                    ; counter[4]    ; Yaddr_center[0] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.771 ns                 ; 55.997 ns               ;
; -36.160 ns                              ; 17.81 MHz ( period = 56.160 ns )                    ; counter[1]    ; Yaddr_center[0] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.773 ns                 ; 55.933 ns               ;
; -36.110 ns                              ; 17.82 MHz ( period = 56.110 ns )                    ; counter[6]    ; Xaddr_center[0] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.793 ns                 ; 55.903 ns               ;
; -36.096 ns                              ; 17.83 MHz ( period = 56.096 ns )                    ; counter[8]    ; Yaddr_center[0] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.768 ns                 ; 55.864 ns               ;
; -36.063 ns                              ; 17.84 MHz ( period = 56.063 ns )                    ; counter[9]    ; Yaddr_center[0] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.768 ns                 ; 55.831 ns               ;
; -36.020 ns                              ; 17.85 MHz ( period = 56.020 ns )                    ; counter[2]    ; Yaddr_center[0] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.767 ns                 ; 55.787 ns               ;
; -35.919 ns                              ; 17.88 MHz ( period = 55.919 ns )                    ; counter[8]    ; Xaddr_center[0] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.790 ns                 ; 55.709 ns               ;
; -35.888 ns                              ; 17.89 MHz ( period = 55.888 ns )                    ; counter[3]    ; Xaddr_center[0] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.789 ns                 ; 55.677 ns               ;
; -35.886 ns                              ; 17.89 MHz ( period = 55.886 ns )                    ; counter[9]    ; Xaddr_center[0] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.790 ns                 ; 55.676 ns               ;
; -35.857 ns                              ; 17.90 MHz ( period = 55.857 ns )                    ; counter[4]    ; Xaddr_center[0] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.793 ns                 ; 55.650 ns               ;
; -35.829 ns                              ; 17.91 MHz ( period = 55.829 ns )                    ; counter[0]    ; Yaddr_center[0] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.774 ns                 ; 55.603 ns               ;
; -35.792 ns                              ; 17.92 MHz ( period = 55.792 ns )                    ; counter[5]    ; Yaddr_center[0] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.767 ns                 ; 55.559 ns               ;
; -35.692 ns                              ; 17.96 MHz ( period = 55.692 ns )                    ; counter[7]    ; Yaddr_center[0] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.768 ns                 ; 55.460 ns               ;
; -35.645 ns                              ; 17.97 MHz ( period = 55.645 ns )                    ; counter[2]    ; Xaddr_center[0] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.789 ns                 ; 55.434 ns               ;
; -35.515 ns                              ; 18.01 MHz ( period = 55.515 ns )                    ; counter[7]    ; Xaddr_center[0] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.790 ns                 ; 55.305 ns               ;
; -35.492 ns                              ; 18.02 MHz ( period = 55.492 ns )                    ; counter[5]    ; Xaddr_center[0] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.789 ns                 ; 55.281 ns               ;
; -35.394 ns                              ; 18.05 MHz ( period = 55.394 ns )                    ; counter[1]    ; Xaddr_center[0] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.795 ns                 ; 55.189 ns               ;
; -35.063 ns                              ; 18.16 MHz ( period = 55.063 ns )                    ; counter[0]    ; Xaddr_center[0] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.796 ns                 ; 54.859 ns               ;
; -34.781 ns                              ; 18.25 MHz ( period = 54.781 ns )                    ; Yaddr_sum[20] ; Yaddr_center[0] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 54.553 ns               ;
; -34.769 ns                              ; 18.26 MHz ( period = 54.769 ns )                    ; Yaddr_sum[21] ; Yaddr_center[0] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.768 ns                 ; 54.537 ns               ;
; -34.294 ns                              ; 18.42 MHz ( period = 54.294 ns )                    ; Xaddr_sum[20] ; Xaddr_center[0] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.796 ns                 ; 54.090 ns               ;
; -34.149 ns                              ; 18.47 MHz ( period = 54.149 ns )                    ; Xaddr_sum[21] ; Xaddr_center[0] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.795 ns                 ; 53.944 ns               ;
; -33.591 ns                              ; 18.66 MHz ( period = 53.591 ns )                    ; counter[6]    ; Xaddr_center[1] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.796 ns                 ; 53.387 ns               ;
; -33.498 ns                              ; 18.69 MHz ( period = 53.498 ns )                    ; counter[6]    ; Yaddr_center[1] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.800 ns                 ; 53.298 ns               ;
; -33.474 ns                              ; 18.70 MHz ( period = 53.474 ns )                    ; counter[3]    ; Yaddr_center[1] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.796 ns                 ; 53.270 ns               ;
; -33.437 ns                              ; 18.71 MHz ( period = 53.437 ns )                    ; counter[4]    ; Yaddr_center[1] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.800 ns                 ; 53.237 ns               ;
; -33.424 ns                              ; 18.72 MHz ( period = 53.424 ns )                    ; Yaddr_sum[19] ; Yaddr_center[0] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 53.196 ns               ;
; -33.400 ns                              ; 18.73 MHz ( period = 53.400 ns )                    ; counter[8]    ; Xaddr_center[1] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.793 ns                 ; 53.193 ns               ;
; -33.371 ns                              ; 18.74 MHz ( period = 53.371 ns )                    ; counter[1]    ; Yaddr_center[1] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.802 ns                 ; 53.173 ns               ;
; -33.369 ns                              ; 18.74 MHz ( period = 53.369 ns )                    ; counter[3]    ; Xaddr_center[1] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.792 ns                 ; 53.161 ns               ;
; -33.367 ns                              ; 18.74 MHz ( period = 53.367 ns )                    ; counter[9]    ; Xaddr_center[1] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.793 ns                 ; 53.160 ns               ;
; -33.338 ns                              ; 18.75 MHz ( period = 53.338 ns )                    ; counter[4]    ; Xaddr_center[1] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.796 ns                 ; 53.134 ns               ;
; -33.307 ns                              ; 18.76 MHz ( period = 53.307 ns )                    ; counter[8]    ; Yaddr_center[1] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 53.104 ns               ;
; -33.274 ns                              ; 18.77 MHz ( period = 53.274 ns )                    ; counter[9]    ; Yaddr_center[1] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 53.071 ns               ;
; -33.231 ns                              ; 18.79 MHz ( period = 53.231 ns )                    ; counter[2]    ; Yaddr_center[1] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.796 ns                 ; 53.027 ns               ;
; -33.126 ns                              ; 18.82 MHz ( period = 53.126 ns )                    ; counter[2]    ; Xaddr_center[1] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.792 ns                 ; 52.918 ns               ;
; -33.040 ns                              ; 18.85 MHz ( period = 53.040 ns )                    ; counter[0]    ; Yaddr_center[1] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.803 ns                 ; 52.843 ns               ;
; -33.003 ns                              ; 18.87 MHz ( period = 53.003 ns )                    ; counter[5]    ; Yaddr_center[1] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.796 ns                 ; 52.799 ns               ;
; -32.996 ns                              ; 18.87 MHz ( period = 52.996 ns )                    ; counter[7]    ; Xaddr_center[1] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.793 ns                 ; 52.789 ns               ;
; -32.973 ns                              ; 18.88 MHz ( period = 52.973 ns )                    ; counter[5]    ; Xaddr_center[1] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.792 ns                 ; 52.765 ns               ;
; -32.947 ns                              ; 18.89 MHz ( period = 52.947 ns )                    ; Xaddr_sum[19] ; Xaddr_center[0] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.795 ns                 ; 52.742 ns               ;
; -32.903 ns                              ; 18.90 MHz ( period = 52.903 ns )                    ; counter[7]    ; Yaddr_center[1] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 52.700 ns               ;
; -32.875 ns                              ; 18.91 MHz ( period = 52.875 ns )                    ; counter[1]    ; Xaddr_center[1] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.798 ns                 ; 52.673 ns               ;
; -32.544 ns                              ; 19.03 MHz ( period = 52.544 ns )                    ; counter[0]    ; Xaddr_center[1] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.799 ns                 ; 52.343 ns               ;
; -32.187 ns                              ; 19.16 MHz ( period = 52.187 ns )                    ; Yaddr_sum[18] ; Yaddr_center[0] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.768 ns                 ; 51.955 ns               ;
; -31.992 ns                              ; 19.23 MHz ( period = 51.992 ns )                    ; Yaddr_sum[20] ; Yaddr_center[1] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.801 ns                 ; 51.793 ns               ;
; -31.980 ns                              ; 19.24 MHz ( period = 51.980 ns )                    ; Yaddr_sum[21] ; Yaddr_center[1] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 51.777 ns               ;
; -31.775 ns                              ; 19.31 MHz ( period = 51.775 ns )                    ; Xaddr_sum[20] ; Xaddr_center[1] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.799 ns                 ; 51.574 ns               ;
; -31.630 ns                              ; 19.37 MHz ( period = 51.630 ns )                    ; Xaddr_sum[21] ; Xaddr_center[1] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.798 ns                 ; 51.428 ns               ;
; -31.444 ns                              ; 19.44 MHz ( period = 51.444 ns )                    ; Xaddr_sum[18] ; Xaddr_center[0] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.795 ns                 ; 51.239 ns               ;
; -31.017 ns                              ; 19.60 MHz ( period = 51.017 ns )                    ; counter[6]    ; Yaddr_center[2] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.807 ns                 ; 50.824 ns               ;
; -30.993 ns                              ; 19.61 MHz ( period = 50.993 ns )                    ; counter[3]    ; Yaddr_center[2] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.803 ns                 ; 50.796 ns               ;
; -30.975 ns                              ; 19.62 MHz ( period = 50.975 ns )                    ; counter[6]    ; Xaddr_center[2] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.796 ns                 ; 50.771 ns               ;
; -30.956 ns                              ; 19.62 MHz ( period = 50.956 ns )                    ; counter[4]    ; Yaddr_center[2] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.807 ns                 ; 50.763 ns               ;
; -30.890 ns                              ; 19.65 MHz ( period = 50.890 ns )                    ; counter[1]    ; Yaddr_center[2] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.809 ns                 ; 50.699 ns               ;
; -30.826 ns                              ; 19.67 MHz ( period = 50.826 ns )                    ; counter[8]    ; Yaddr_center[2] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.804 ns                 ; 50.630 ns               ;
; -30.793 ns                              ; 19.69 MHz ( period = 50.793 ns )                    ; counter[9]    ; Yaddr_center[2] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.804 ns                 ; 50.597 ns               ;
; -30.784 ns                              ; 19.69 MHz ( period = 50.784 ns )                    ; counter[8]    ; Xaddr_center[2] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.793 ns                 ; 50.577 ns               ;
; -30.753 ns                              ; 19.70 MHz ( period = 50.753 ns )                    ; counter[3]    ; Xaddr_center[2] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.792 ns                 ; 50.545 ns               ;
; -30.751 ns                              ; 19.70 MHz ( period = 50.751 ns )                    ; counter[9]    ; Xaddr_center[2] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.793 ns                 ; 50.544 ns               ;
; -30.750 ns                              ; 19.70 MHz ( period = 50.750 ns )                    ; counter[2]    ; Yaddr_center[2] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.803 ns                 ; 50.553 ns               ;
; -30.722 ns                              ; 19.72 MHz ( period = 50.722 ns )                    ; counter[4]    ; Xaddr_center[2] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.796 ns                 ; 50.518 ns               ;
; -30.635 ns                              ; 19.75 MHz ( period = 50.635 ns )                    ; Yaddr_sum[19] ; Yaddr_center[1] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.801 ns                 ; 50.436 ns               ;
; -30.559 ns                              ; 19.78 MHz ( period = 50.559 ns )                    ; counter[0]    ; Yaddr_center[2] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.810 ns                 ; 50.369 ns               ;
; -30.522 ns                              ; 19.79 MHz ( period = 50.522 ns )                    ; counter[5]    ; Yaddr_center[2] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.803 ns                 ; 50.325 ns               ;
; -30.510 ns                              ; 19.80 MHz ( period = 50.510 ns )                    ; counter[2]    ; Xaddr_center[2] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.792 ns                 ; 50.302 ns               ;
; -30.428 ns                              ; 19.83 MHz ( period = 50.428 ns )                    ; Xaddr_sum[19] ; Xaddr_center[1] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.798 ns                 ; 50.226 ns               ;
; -30.422 ns                              ; 19.83 MHz ( period = 50.422 ns )                    ; counter[7]    ; Yaddr_center[2] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.804 ns                 ; 50.226 ns               ;
; -30.380 ns                              ; 19.85 MHz ( period = 50.380 ns )                    ; counter[7]    ; Xaddr_center[2] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.793 ns                 ; 50.173 ns               ;
; -30.357 ns                              ; 19.86 MHz ( period = 50.357 ns )                    ; counter[5]    ; Xaddr_center[2] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.792 ns                 ; 50.149 ns               ;
; -30.259 ns                              ; 19.90 MHz ( period = 50.259 ns )                    ; counter[1]    ; Xaddr_center[2] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.798 ns                 ; 50.057 ns               ;
; -29.928 ns                              ; 20.03 MHz ( period = 49.928 ns )                    ; counter[0]    ; Xaddr_center[2] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.799 ns                 ; 49.727 ns               ;
; -29.699 ns                              ; 20.12 MHz ( period = 49.699 ns )                    ; Yaddr_sum[17] ; Yaddr_center[0] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.768 ns                 ; 49.467 ns               ;
; -29.511 ns                              ; 20.20 MHz ( period = 49.511 ns )                    ; Yaddr_sum[20] ; Yaddr_center[2] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.808 ns                 ; 49.319 ns               ;
; -29.499 ns                              ; 20.20 MHz ( period = 49.499 ns )                    ; Yaddr_sum[21] ; Yaddr_center[2] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.804 ns                 ; 49.303 ns               ;
; -29.398 ns                              ; 20.24 MHz ( period = 49.398 ns )                    ; Yaddr_sum[18] ; Yaddr_center[1] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 49.195 ns               ;
; -29.205 ns                              ; 20.32 MHz ( period = 49.205 ns )                    ; Xaddr_sum[17] ; Xaddr_center[0] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.796 ns                 ; 49.001 ns               ;
; -29.159 ns                              ; 20.34 MHz ( period = 49.159 ns )                    ; Xaddr_sum[20] ; Xaddr_center[2] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.799 ns                 ; 48.958 ns               ;
; -29.014 ns                              ; 20.40 MHz ( period = 49.014 ns )                    ; Xaddr_sum[21] ; Xaddr_center[2] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.798 ns                 ; 48.812 ns               ;
; -28.925 ns                              ; 20.44 MHz ( period = 48.925 ns )                    ; Xaddr_sum[18] ; Xaddr_center[1] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.798 ns                 ; 48.723 ns               ;
; -28.846 ns                              ; 20.47 MHz ( period = 48.846 ns )                    ; counter[6]    ; Xaddr_center[3] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.807 ns                 ; 48.653 ns               ;
; -28.655 ns                              ; 20.55 MHz ( period = 48.655 ns )                    ; counter[8]    ; Xaddr_center[3] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.804 ns                 ; 48.459 ns               ;
; -28.624 ns                              ; 20.57 MHz ( period = 48.624 ns )                    ; counter[3]    ; Xaddr_center[3] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.803 ns                 ; 48.427 ns               ;
; -28.622 ns                              ; 20.57 MHz ( period = 48.622 ns )                    ; counter[9]    ; Xaddr_center[3] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.804 ns                 ; 48.426 ns               ;
; -28.593 ns                              ; 20.58 MHz ( period = 48.593 ns )                    ; counter[4]    ; Xaddr_center[3] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.807 ns                 ; 48.400 ns               ;
; -28.381 ns                              ; 20.67 MHz ( period = 48.381 ns )                    ; counter[2]    ; Xaddr_center[3] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.803 ns                 ; 48.184 ns               ;
; -28.251 ns                              ; 20.72 MHz ( period = 48.251 ns )                    ; counter[7]    ; Xaddr_center[3] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.804 ns                 ; 48.055 ns               ;
; -28.228 ns                              ; 20.73 MHz ( period = 48.228 ns )                    ; counter[5]    ; Xaddr_center[3] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.803 ns                 ; 48.031 ns               ;
; -28.154 ns                              ; 20.77 MHz ( period = 48.154 ns )                    ; Yaddr_sum[19] ; Yaddr_center[2] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.808 ns                 ; 47.962 ns               ;
; -28.130 ns                              ; 20.78 MHz ( period = 48.130 ns )                    ; counter[1]    ; Xaddr_center[3] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.809 ns                 ; 47.939 ns               ;
; -27.916 ns                              ; 20.87 MHz ( period = 47.916 ns )                    ; counter[6]    ; Yaddr_center[3] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.790 ns                 ; 47.706 ns               ;
; -27.892 ns                              ; 20.88 MHz ( period = 47.892 ns )                    ; counter[3]    ; Yaddr_center[3] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 47.678 ns               ;
; -27.855 ns                              ; 20.90 MHz ( period = 47.855 ns )                    ; counter[4]    ; Yaddr_center[3] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.790 ns                 ; 47.645 ns               ;
; -27.812 ns                              ; 20.92 MHz ( period = 47.812 ns )                    ; Xaddr_sum[19] ; Xaddr_center[2] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.798 ns                 ; 47.610 ns               ;
; -27.799 ns                              ; 20.92 MHz ( period = 47.799 ns )                    ; counter[0]    ; Xaddr_center[3] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.810 ns                 ; 47.609 ns               ;
; -27.789 ns                              ; 20.93 MHz ( period = 47.789 ns )                    ; counter[1]    ; Yaddr_center[3] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.792 ns                 ; 47.581 ns               ;
; -27.757 ns                              ; 20.94 MHz ( period = 47.757 ns )                    ; Yaddr_sum[16] ; Yaddr_center[0] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.767 ns                 ; 47.524 ns               ;
; -27.725 ns                              ; 20.95 MHz ( period = 47.725 ns )                    ; counter[8]    ; Yaddr_center[3] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 47.512 ns               ;
; -27.692 ns                              ; 20.97 MHz ( period = 47.692 ns )                    ; counter[9]    ; Yaddr_center[3] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 47.479 ns               ;
; -27.649 ns                              ; 20.99 MHz ( period = 47.649 ns )                    ; counter[2]    ; Yaddr_center[3] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 47.435 ns               ;
; -27.458 ns                              ; 21.07 MHz ( period = 47.458 ns )                    ; counter[0]    ; Yaddr_center[3] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.793 ns                 ; 47.251 ns               ;
; -27.430 ns                              ; 21.08 MHz ( period = 47.430 ns )                    ; Xaddr_sum[16] ; Xaddr_center[0] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.798 ns                 ; 47.228 ns               ;
; -27.421 ns                              ; 21.09 MHz ( period = 47.421 ns )                    ; counter[5]    ; Yaddr_center[3] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 47.207 ns               ;
; -27.321 ns                              ; 21.13 MHz ( period = 47.321 ns )                    ; counter[7]    ; Yaddr_center[3] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 47.108 ns               ;
; -27.030 ns                              ; 21.26 MHz ( period = 47.030 ns )                    ; Xaddr_sum[20] ; Xaddr_center[3] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.810 ns                 ; 46.840 ns               ;
; -26.917 ns                              ; 21.31 MHz ( period = 46.917 ns )                    ; Yaddr_sum[18] ; Yaddr_center[2] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.804 ns                 ; 46.721 ns               ;
; -26.910 ns                              ; 21.32 MHz ( period = 46.910 ns )                    ; Yaddr_sum[17] ; Yaddr_center[1] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 46.707 ns               ;
; -26.885 ns                              ; 21.33 MHz ( period = 46.885 ns )                    ; Xaddr_sum[21] ; Xaddr_center[3] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.809 ns                 ; 46.694 ns               ;
; -26.686 ns                              ; 21.42 MHz ( period = 46.686 ns )                    ; Xaddr_sum[17] ; Xaddr_center[1] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.799 ns                 ; 46.485 ns               ;
; -26.410 ns                              ; 21.55 MHz ( period = 46.410 ns )                    ; Yaddr_sum[20] ; Yaddr_center[3] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.791 ns                 ; 46.201 ns               ;
; -26.398 ns                              ; 21.55 MHz ( period = 46.398 ns )                    ; Yaddr_sum[21] ; Yaddr_center[3] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 46.185 ns               ;
; -26.309 ns                              ; 21.59 MHz ( period = 46.309 ns )                    ; Xaddr_sum[18] ; Xaddr_center[2] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.798 ns                 ; 46.107 ns               ;
; -25.683 ns                              ; 21.89 MHz ( period = 45.683 ns )                    ; Xaddr_sum[19] ; Xaddr_center[3] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.809 ns                 ; 45.492 ns               ;
; -25.462 ns                              ; 22.00 MHz ( period = 45.462 ns )                    ; counter[6]    ; Xaddr_center[4] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.800 ns                 ; 45.262 ns               ;
; -25.339 ns                              ; 22.06 MHz ( period = 45.339 ns )                    ; Yaddr_sum[15] ; Yaddr_center[0] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.762 ns                 ; 45.101 ns               ;
; -25.306 ns                              ; 22.07 MHz ( period = 45.306 ns )                    ; counter[6]    ; Yaddr_center[4] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.791 ns                 ; 45.097 ns               ;
; -25.282 ns                              ; 22.08 MHz ( period = 45.282 ns )                    ; counter[3]    ; Yaddr_center[4] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 45.069 ns               ;
; -25.271 ns                              ; 22.09 MHz ( period = 45.271 ns )                    ; counter[8]    ; Xaddr_center[4] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 45.068 ns               ;
; -25.245 ns                              ; 22.10 MHz ( period = 45.245 ns )                    ; counter[4]    ; Yaddr_center[4] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.791 ns                 ; 45.036 ns               ;
; -25.240 ns                              ; 22.10 MHz ( period = 45.240 ns )                    ; counter[3]    ; Xaddr_center[4] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.796 ns                 ; 45.036 ns               ;
; -25.238 ns                              ; 22.11 MHz ( period = 45.238 ns )                    ; counter[9]    ; Xaddr_center[4] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 45.035 ns               ;
; -25.209 ns                              ; 22.12 MHz ( period = 45.209 ns )                    ; counter[4]    ; Xaddr_center[4] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.800 ns                 ; 45.009 ns               ;
; -25.179 ns                              ; 22.13 MHz ( period = 45.179 ns )                    ; counter[1]    ; Yaddr_center[4] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.793 ns                 ; 44.972 ns               ;
; -25.115 ns                              ; 22.17 MHz ( period = 45.115 ns )                    ; counter[8]    ; Yaddr_center[4] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 44.903 ns               ;
; -25.082 ns                              ; 22.18 MHz ( period = 45.082 ns )                    ; counter[9]    ; Yaddr_center[4] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 44.870 ns               ;
; -25.066 ns                              ; 22.19 MHz ( period = 45.066 ns )                    ; Xaddr_sum[15] ; Xaddr_center[0] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.794 ns                 ; 44.860 ns               ;
; -25.053 ns                              ; 22.20 MHz ( period = 45.053 ns )                    ; Yaddr_sum[19] ; Yaddr_center[3] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.791 ns                 ; 44.844 ns               ;
; -25.039 ns                              ; 22.20 MHz ( period = 45.039 ns )                    ; counter[2]    ; Yaddr_center[4] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 44.826 ns               ;
; -24.997 ns                              ; 22.22 MHz ( period = 44.997 ns )                    ; counter[2]    ; Xaddr_center[4] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.796 ns                 ; 44.793 ns               ;
; -24.968 ns                              ; 22.24 MHz ( period = 44.968 ns )                    ; Yaddr_sum[16] ; Yaddr_center[1] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.796 ns                 ; 44.764 ns               ;
; -24.911 ns                              ; 22.27 MHz ( period = 44.911 ns )                    ; Xaddr_sum[16] ; Xaddr_center[1] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.801 ns                 ; 44.712 ns               ;
; -24.867 ns                              ; 22.29 MHz ( period = 44.867 ns )                    ; counter[7]    ; Xaddr_center[4] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 44.664 ns               ;
; -24.848 ns                              ; 22.30 MHz ( period = 44.848 ns )                    ; counter[0]    ; Yaddr_center[4] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.794 ns                 ; 44.642 ns               ;
; -24.844 ns                              ; 22.30 MHz ( period = 44.844 ns )                    ; counter[5]    ; Xaddr_center[4] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.796 ns                 ; 44.640 ns               ;
; -24.811 ns                              ; 22.32 MHz ( period = 44.811 ns )                    ; counter[5]    ; Yaddr_center[4] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 44.598 ns               ;
; -24.746 ns                              ; 22.35 MHz ( period = 44.746 ns )                    ; counter[1]    ; Xaddr_center[4] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.802 ns                 ; 44.548 ns               ;
; -24.711 ns                              ; 22.37 MHz ( period = 44.711 ns )                    ; counter[7]    ; Yaddr_center[4] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 44.499 ns               ;
; -24.429 ns                              ; 22.51 MHz ( period = 44.429 ns )                    ; Yaddr_sum[17] ; Yaddr_center[2] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.804 ns                 ; 44.233 ns               ;
; -24.415 ns                              ; 22.51 MHz ( period = 44.415 ns )                    ; counter[0]    ; Xaddr_center[4] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.803 ns                 ; 44.218 ns               ;
; -24.180 ns                              ; 22.63 MHz ( period = 44.180 ns )                    ; Xaddr_sum[18] ; Xaddr_center[3] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.809 ns                 ; 43.989 ns               ;
; -24.070 ns                              ; 22.69 MHz ( period = 44.070 ns )                    ; Xaddr_sum[17] ; Xaddr_center[2] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.799 ns                 ; 43.869 ns               ;
; -23.854 ns                              ; 22.80 MHz ( period = 43.854 ns )                    ; Yaddr_sum[14] ; Yaddr_center[0] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.755 ns                 ; 43.609 ns               ;
; -23.816 ns                              ; 22.82 MHz ( period = 43.816 ns )                    ; Yaddr_sum[18] ; Yaddr_center[3] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 43.603 ns               ;
; -23.800 ns                              ; 22.83 MHz ( period = 43.800 ns )                    ; Yaddr_sum[20] ; Yaddr_center[4] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.792 ns                 ; 43.592 ns               ;
; -23.788 ns                              ; 22.84 MHz ( period = 43.788 ns )                    ; Yaddr_sum[21] ; Yaddr_center[4] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 43.576 ns               ;
; -23.646 ns                              ; 22.91 MHz ( period = 43.646 ns )                    ; Xaddr_sum[20] ; Xaddr_center[4] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.803 ns                 ; 43.449 ns               ;
; -23.501 ns                              ; 22.99 MHz ( period = 43.501 ns )                    ; Xaddr_sum[21] ; Xaddr_center[4] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.802 ns                 ; 43.303 ns               ;
; -22.760 ns                              ; 23.39 MHz ( period = 42.760 ns )                    ; counter[6]    ; Xaddr_center[5] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.798 ns                 ; 42.558 ns               ;
; -22.731 ns                              ; 23.40 MHz ( period = 42.731 ns )                    ; Xaddr_sum[14] ; Xaddr_center[0] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.793 ns                 ; 42.524 ns               ;
; -22.571 ns                              ; 23.49 MHz ( period = 42.571 ns )                    ; counter[6]    ; Yaddr_center[5] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.791 ns                 ; 42.362 ns               ;
; -22.569 ns                              ; 23.49 MHz ( period = 42.569 ns )                    ; counter[8]    ; Xaddr_center[5] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.795 ns                 ; 42.364 ns               ;
; -22.550 ns                              ; 23.50 MHz ( period = 42.550 ns )                    ; Yaddr_sum[15] ; Yaddr_center[1] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.791 ns                 ; 42.341 ns               ;
; -22.547 ns                              ; 23.50 MHz ( period = 42.547 ns )                    ; counter[3]    ; Yaddr_center[5] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 42.334 ns               ;
; -22.547 ns                              ; 23.50 MHz ( period = 42.547 ns )                    ; Xaddr_sum[15] ; Xaddr_center[1] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 42.344 ns               ;
; -22.538 ns                              ; 23.51 MHz ( period = 42.538 ns )                    ; counter[3]    ; Xaddr_center[5] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.794 ns                 ; 42.332 ns               ;
; -22.536 ns                              ; 23.51 MHz ( period = 42.536 ns )                    ; counter[9]    ; Xaddr_center[5] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.795 ns                 ; 42.331 ns               ;
; -22.510 ns                              ; 23.52 MHz ( period = 42.510 ns )                    ; counter[4]    ; Yaddr_center[5] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.791 ns                 ; 42.301 ns               ;
; -22.507 ns                              ; 23.53 MHz ( period = 42.507 ns )                    ; counter[4]    ; Xaddr_center[5] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.798 ns                 ; 42.305 ns               ;
; -22.487 ns                              ; 23.54 MHz ( period = 42.487 ns )                    ; Yaddr_sum[16] ; Yaddr_center[2] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.803 ns                 ; 42.290 ns               ;
; -22.444 ns                              ; 23.56 MHz ( period = 42.444 ns )                    ; counter[1]    ; Yaddr_center[5] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.793 ns                 ; 42.237 ns               ;
; -22.443 ns                              ; 23.56 MHz ( period = 42.443 ns )                    ; Yaddr_sum[19] ; Yaddr_center[4] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.792 ns                 ; 42.235 ns               ;
; -22.380 ns                              ; 23.60 MHz ( period = 42.380 ns )                    ; counter[8]    ; Yaddr_center[5] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 42.168 ns               ;
; -22.347 ns                              ; 23.61 MHz ( period = 42.347 ns )                    ; counter[9]    ; Yaddr_center[5] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 42.135 ns               ;
; -22.304 ns                              ; 23.64 MHz ( period = 42.304 ns )                    ; counter[2]    ; Yaddr_center[5] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 42.091 ns               ;
; -22.299 ns                              ; 23.64 MHz ( period = 42.299 ns )                    ; Xaddr_sum[19] ; Xaddr_center[4] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.802 ns                 ; 42.101 ns               ;
; -22.295 ns                              ; 23.64 MHz ( period = 42.295 ns )                    ; counter[2]    ; Xaddr_center[5] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.794 ns                 ; 42.089 ns               ;
; -22.295 ns                              ; 23.64 MHz ( period = 42.295 ns )                    ; Xaddr_sum[16] ; Xaddr_center[2] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.801 ns                 ; 42.096 ns               ;
; -22.165 ns                              ; 23.72 MHz ( period = 42.165 ns )                    ; counter[7]    ; Xaddr_center[5] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.795 ns                 ; 41.960 ns               ;
; -22.142 ns                              ; 23.73 MHz ( period = 42.142 ns )                    ; counter[5]    ; Xaddr_center[5] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.794 ns                 ; 41.936 ns               ;
; -22.113 ns                              ; 23.75 MHz ( period = 42.113 ns )                    ; counter[0]    ; Yaddr_center[5] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.794 ns                 ; 41.907 ns               ;
; -22.076 ns                              ; 23.77 MHz ( period = 42.076 ns )                    ; counter[5]    ; Yaddr_center[5] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 41.863 ns               ;
; -22.044 ns                              ; 23.78 MHz ( period = 42.044 ns )                    ; counter[1]    ; Xaddr_center[5] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.800 ns                 ; 41.844 ns               ;
; -21.976 ns                              ; 23.82 MHz ( period = 41.976 ns )                    ; counter[7]    ; Yaddr_center[5] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 41.764 ns               ;
; -21.941 ns                              ; 23.84 MHz ( period = 41.941 ns )                    ; Xaddr_sum[17] ; Xaddr_center[3] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.810 ns                 ; 41.751 ns               ;
; -21.713 ns                              ; 23.97 MHz ( period = 41.713 ns )                    ; counter[0]    ; Xaddr_center[5] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.801 ns                 ; 41.514 ns               ;
; -21.328 ns                              ; 24.20 MHz ( period = 41.328 ns )                    ; Yaddr_sum[17] ; Yaddr_center[3] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 41.115 ns               ;
; -21.206 ns                              ; 24.27 MHz ( period = 41.206 ns )                    ; Yaddr_sum[18] ; Yaddr_center[4] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 40.994 ns               ;
; -21.089 ns                              ; 24.34 MHz ( period = 41.089 ns )                    ; Xaddr_sum[13] ; Xaddr_center[0] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.784 ns                 ; 40.873 ns               ;
; -21.065 ns                              ; 24.35 MHz ( period = 41.065 ns )                    ; Yaddr_sum[20] ; Yaddr_center[5] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.792 ns                 ; 40.857 ns               ;
; -21.065 ns                              ; 24.35 MHz ( period = 41.065 ns )                    ; Yaddr_sum[14] ; Yaddr_center[1] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.784 ns                 ; 40.849 ns               ;
; -21.053 ns                              ; 24.36 MHz ( period = 41.053 ns )                    ; Yaddr_sum[21] ; Yaddr_center[5] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 40.841 ns               ;
; -20.944 ns                              ; 24.42 MHz ( period = 40.944 ns )                    ; Xaddr_sum[20] ; Xaddr_center[5] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.801 ns                 ; 40.745 ns               ;
; -20.799 ns                              ; 24.51 MHz ( period = 40.799 ns )                    ; Xaddr_sum[21] ; Xaddr_center[5] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.800 ns                 ; 40.599 ns               ;
; -20.796 ns                              ; 24.51 MHz ( period = 40.796 ns )                    ; Xaddr_sum[18] ; Xaddr_center[4] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.802 ns                 ; 40.598 ns               ;
; -20.494 ns                              ; 24.70 MHz ( period = 40.494 ns )                    ; Yaddr_sum[13] ; Yaddr_center[0] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.755 ns                 ; 40.249 ns               ;
; -20.212 ns                              ; 24.87 MHz ( period = 40.212 ns )                    ; Xaddr_sum[14] ; Xaddr_center[1] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.796 ns                 ; 40.008 ns               ;
; -20.166 ns                              ; 24.90 MHz ( period = 40.166 ns )                    ; Xaddr_sum[16] ; Xaddr_center[3] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.812 ns                 ; 39.978 ns               ;
; -20.109 ns                              ; 24.93 MHz ( period = 40.109 ns )                    ; counter[6]    ; Yaddr_center[6] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.791 ns                 ; 39.900 ns               ;
; -20.085 ns                              ; 24.95 MHz ( period = 40.085 ns )                    ; counter[3]    ; Yaddr_center[6] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 39.872 ns               ;
; -20.069 ns                              ; 24.96 MHz ( period = 40.069 ns )                    ; Yaddr_sum[15] ; Yaddr_center[2] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.798 ns                 ; 39.867 ns               ;
; -20.048 ns                              ; 24.97 MHz ( period = 40.048 ns )                    ; counter[4]    ; Yaddr_center[6] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.791 ns                 ; 39.839 ns               ;
; -19.982 ns                              ; 25.01 MHz ( period = 39.982 ns )                    ; counter[1]    ; Yaddr_center[6] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.793 ns                 ; 39.775 ns               ;
; -19.931 ns                              ; 25.04 MHz ( period = 39.931 ns )                    ; Xaddr_sum[15] ; Xaddr_center[2] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 39.728 ns               ;
; -19.918 ns                              ; 25.05 MHz ( period = 39.918 ns )                    ; counter[8]    ; Yaddr_center[6] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 39.706 ns               ;
; -19.885 ns                              ; 25.07 MHz ( period = 39.885 ns )                    ; counter[9]    ; Yaddr_center[6] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 39.673 ns               ;
; -19.842 ns                              ; 25.10 MHz ( period = 39.842 ns )                    ; counter[2]    ; Yaddr_center[6] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 39.629 ns               ;
; -19.734 ns                              ; 25.17 MHz ( period = 39.734 ns )                    ; counter[6]    ; Xaddr_center[6] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.800 ns                 ; 39.534 ns               ;
; -19.708 ns                              ; 25.18 MHz ( period = 39.708 ns )                    ; Yaddr_sum[19] ; Yaddr_center[5] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.792 ns                 ; 39.500 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;               ;                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                         ; To                                                                                                                                                                                      ; From Clock                                                                ; To Clock                                                                  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                              ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                             ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                              ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                         ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                              ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                               ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                         ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                              ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                  ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Read                                                                                                                                  ; Sdram_Control_4Port:u6|Read                                                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                              ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                             ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.513 ns                                ; Sdram_Control_4Port:u6|command:command1|CS_N[0]                                                                                                              ; Sdram_Control_4Port:u6|CS_N[0]                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.529 ns                 ;
; 0.515 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.516 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.518 ns                                ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                          ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.519 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.520 ns                                ; Sdram_Control_4Port:u6|mADDR[9]                                                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[9]                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.521 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.522 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.524 ns                                ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                          ; Sdram_Control_4Port:u6|command:command1|rp_done                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.525 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.526 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.527 ns                                ; Sdram_Control_4Port:u6|rWR2_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u6|rWR2_ADDR[22]                                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.528 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.531 ns                                ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; Sdram_Control_4Port:u6|rRD1_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u6|rRD1_ADDR[22]                                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[15]                                                                                                  ; Sdram_Control_4Port:u6|control_interface:control1|timer[15]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.532 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[7]                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.532 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.533 ns                                ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                              ; Sdram_Control_4Port:u6|command:command1|WE_N                                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.533 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.533 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.533 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.535 ns                                ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.535 ns                                ; Sdram_Control_4Port:u6|command:command1|rp_shift[2]                                                                                                          ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.535 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]                                                                                             ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.535 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.535 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.536 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.537 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.538 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.538 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.538 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.538 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.538 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.540 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[7]                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.540 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8]                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.541 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[4]                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.541 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.541 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[7]                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.544 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.560 ns                 ;
; 0.544 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8]                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.560 ns                 ;
; 0.545 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.561 ns                 ;
; 0.549 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[5]                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.565 ns                 ;
; 0.551 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[7]                                                                                                     ; Sdram_Control_4Port:u6|command:command1|command_delay[6]                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.567 ns                 ;
; 0.551 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[8]                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.567 ns                 ;
; 0.552 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.568 ns                 ;
; 0.554 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[3]                                                                                                     ; Sdram_Control_4Port:u6|command:command1|command_delay[2]                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.570 ns                 ;
; 0.554 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[7]                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.570 ns                 ;
; 0.555 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.571 ns                 ;
; 0.558 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.574 ns                 ;
; 0.560 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[8]                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.576 ns                 ;
; 0.567 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.583 ns                 ;
; 0.568 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.584 ns                 ;
; 0.572 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.588 ns                 ;
; 0.620 ns                                ; Sdram_Control_4Port:u6|command:command1|SA[9]                                                                                                                ; Sdram_Control_4Port:u6|SA[9]                                                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.636 ns                 ;
; 0.652 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[10]                                                                                                  ; Sdram_Control_4Port:u6|command:command1|SA[2]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.668 ns                 ;
; 0.654 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[11]                                                                                                  ; Sdram_Control_4Port:u6|command:command1|SA[3]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.654 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.655 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[16]                                                                                                  ; Sdram_Control_4Port:u6|command:command1|SA[8]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; Sdram_Control_4Port:u6|command:command1|SA[5]                                                                                                                ; Sdram_Control_4Port:u6|SA[5]                                                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.656 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.657 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3]                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.658 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[7]                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.659 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.661 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.677 ns                 ;
; 0.661 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.677 ns                 ;
; 0.661 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.677 ns                 ;
; 0.662 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.678 ns                 ;
; 0.662 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.678 ns                 ;
; 0.663 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.664 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.680 ns                 ;
; 0.666 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.682 ns                 ;
; 0.667 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.684 ns                 ;
; 0.668 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.684 ns                 ;
; 0.669 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.685 ns                 ;
; 0.670 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.687 ns                 ;
; 0.671 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.687 ns                 ;
; 0.672 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.688 ns                 ;
; 0.679 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.695 ns                 ;
; 0.690 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.706 ns                 ;
; 0.697 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.044 ns                   ; 0.741 ns                 ;
; 0.697 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.713 ns                 ;
; 0.697 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.712 ns                 ;
; 0.700 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.716 ns                 ;
; 0.702 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|LOAD_MODE                                                                                                  ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.716 ns                 ;
; 0.702 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.718 ns                 ;
; 0.703 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.719 ns                 ;
; 0.709 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.724 ns                 ;
; 0.710 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.727 ns                 ;
; 0.711 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.044 ns                   ; 0.755 ns                 ;
; 0.712 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.729 ns                 ;
; 0.713 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.728 ns                 ;
; 0.715 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.731 ns                 ;
; 0.715 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.731 ns                 ;
; 0.716 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.731 ns                 ;
; 0.717 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.734 ns                 ;
; 0.718 ns                                ; Sdram_Control_4Port:u6|command:command1|CAS_N                                                                                                                ; Sdram_Control_4Port:u6|CAS_N                                                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.734 ns                 ;
; 0.718 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[8]                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.734 ns                 ;
; 0.719 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[7]                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.735 ns                 ;
; 0.719 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.734 ns                 ;
; 0.719 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.734 ns                 ;
; 0.721 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.738 ns                 ;
; 0.722 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.737 ns                 ;
; 0.723 ns                                ; Sdram_Control_4Port:u6|command:command1|SA[10]                                                                                                               ; Sdram_Control_4Port:u6|SA[10]                                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.739 ns                 ;
; 0.723 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4]                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.740 ns                 ;
; 0.723 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.739 ns                 ;
; 0.724 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[7]                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.741 ns                 ;
; 0.725 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.740 ns                 ;
; 0.728 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.745 ns                 ;
; 0.729 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[5]                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.746 ns                 ;
; 0.731 ns                                ; Sdram_Control_4Port:u6|command:command1|command_done                                                                                                         ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.747 ns                 ;
; 0.731 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.748 ns                 ;
; 0.732 ns                                ; Sdram_Control_4Port:u6|command:command1|command_done                                                                                                         ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.748 ns                 ;
; 0.733 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4]                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.750 ns                 ;
; 0.734 ns                                ; Sdram_Control_4Port:u6|command:command1|command_done                                                                                                         ; Sdram_Control_4Port:u6|command:command1|rp_shift[2]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.750 ns                 ;
; 0.734 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[14]                                                                                             ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.749 ns                 ;
; 0.734 ns                                ; Sdram_Control_4Port:u6|command:command1|command_done                                                                                                         ; Sdram_Control_4Port:u6|command:command1|rp_done                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.750 ns                 ;
; 0.735 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.750 ns                 ;
; 0.738 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.753 ns                 ;
; 0.739 ns                                ; Sdram_Control_4Port:u6|Read                                                                                                                                  ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 0.757 ns                 ;
; 0.740 ns                                ; Sdram_Control_4Port:u6|Read                                                                                                                                  ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 0.758 ns                 ;
; 0.741 ns                                ; Sdram_Control_4Port:u6|rWR1_ADDR[16]                                                                                                                         ; Sdram_Control_4Port:u6|mADDR[16]                                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.756 ns                 ;
; 0.746 ns                                ; Sdram_Control_4Port:u6|mADDR[8]                                                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[8]                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.762 ns                 ;
; 0.746 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.762 ns                 ;
; 0.753 ns                                ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                ; Sdram_Control_4Port:u6|command:command1|SA[10]                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.769 ns                 ;
; 0.778 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[1]                                                                                                   ; Sdram_Control_4Port:u6|control_interface:control1|timer[1]                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.794 ns                 ;
; 0.779 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[9]                                                                                                   ; Sdram_Control_4Port:u6|control_interface:control1|timer[9]                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.779 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[11]                                                                                                  ; Sdram_Control_4Port:u6|control_interface:control1|timer[11]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.779 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[13]                                                                                                  ; Sdram_Control_4Port:u6|control_interface:control1|timer[13]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.779 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[7]                                                                                                   ; Sdram_Control_4Port:u6|control_interface:control1|timer[7]                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.791 ns                                ; Sdram_Control_4Port:u6|command:command1|SA[6]                                                                                                                ; Sdram_Control_4Port:u6|SA[6]                                                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.807 ns                 ;
; 0.792 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[17]                                                                                                  ; Sdram_Control_4Port:u6|command:command1|SA[9]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.808 ns                 ;
; 0.792 ns                                ; Sdram_Control_4Port:u6|command:command1|SA[3]                                                                                                                ; Sdram_Control_4Port:u6|SA[3]                                                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.808 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[5]                                                                                                     ; Sdram_Control_4Port:u6|command:command1|command_delay[4]                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                          ;                                                                                                                                                                                         ;                                                                           ;                                                                           ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'GPIO_1[10]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                         ; To                                                                                                                                                                                      ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; CCD_Capture:u3|mSTART                                                                                                                                        ; CCD_Capture:u3|mSTART                                                                                                                                                                   ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                                            ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.514 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.530 ns                 ;
; 0.516 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]                            ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]                            ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.518 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]                            ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.521 ns                                ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.523 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]                            ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.526 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]                            ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.531 ns                                ; CCD_Capture:u3|Frame_Cont[31]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[31]                                                                                                                                                           ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.533 ns                                ; RAW2RGB:u4|mDATAd_0[6]                                                                                                                                       ; RAW2RGB:u4|mCCD_B[6]                                                                                                                                                                    ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.533 ns                                ; RAW2RGB:u4|mDATAd_0[8]                                                                                                                                       ; RAW2RGB:u4|mCCD_B[8]                                                                                                                                                                    ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.535 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.535 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.536 ns                                ; Mirror_Col:u8|Z_Cont[9]                                                                                                                                      ; Mirror_Col:u8|Z_Cont[9]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.538 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.545 ns                                ; CCD_Capture:u3|X_Cont[10]                                                                                                                                    ; CCD_Capture:u3|X_Cont[10]                                                                                                                                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.561 ns                 ;
; 0.554 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.570 ns                 ;
; 0.554 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.570 ns                 ;
; 0.555 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.571 ns                 ;
; 0.556 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.572 ns                 ;
; 0.556 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.572 ns                 ;
; 0.557 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.573 ns                 ;
; 0.558 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.574 ns                 ;
; 0.565 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.581 ns                 ;
; 0.566 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.582 ns                 ;
; 0.648 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|q_b[5]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|ram_block3a5~porta_datain_reg1                                ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.049 ns                   ; 0.697 ns                 ;
; 0.648 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|q_b[3]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|ram_block3a3~porta_datain_reg1                                ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.049 ns                   ; 0.697 ns                 ;
; 0.648 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|q_b[2]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|ram_block3a2~porta_datain_reg1                                ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.049 ns                   ; 0.697 ns                 ;
; 0.648 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|q_b[1]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|ram_block3a1~porta_datain_reg1                                ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.049 ns                   ; 0.697 ns                 ;
; 0.648 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|q_b[0]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|ram_block3a0~porta_datain_reg1                                ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.049 ns                   ; 0.697 ns                 ;
; 0.648 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|q_b[9]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|ram_block3a9~porta_datain_reg1                                ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.049 ns                   ; 0.697 ns                 ;
; 0.648 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|q_b[8]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|ram_block3a8~porta_datain_reg1                                ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.049 ns                   ; 0.697 ns                 ;
; 0.653 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]                            ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.017 ns                   ; 0.670 ns                 ;
; 0.657 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3]                            ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]                            ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.031 ns                   ; 0.688 ns                 ;
; 0.657 ns                                ; RAW2RGB:u4|mDATAd_0[4]                                                                                                                                       ; RAW2RGB:u4|mCCD_B[4]                                                                                                                                                                    ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.658 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|q_b[7]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|ram_block3a7~porta_datain_reg1                                ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.049 ns                   ; 0.707 ns                 ;
; 0.658 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]                            ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.659 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.663 ns                                ; RAW2RGB:u4|mDATAd_0[0]                                                                                                                                       ; RAW2RGB:u4|mCCD_B[0]                                                                                                                                                                    ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.663 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.071 ns                   ; 0.734 ns                 ;
; 0.664 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.680 ns                 ;
; 0.664 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]                            ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.680 ns                 ;
; 0.665 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]                            ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.681 ns                 ;
; 0.671 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.687 ns                 ;
; 0.671 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]                            ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.687 ns                 ;
; 0.674 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.067 ns                   ; 0.741 ns                 ;
; 0.683 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|cntr_3rf:cntr1|safe_q[10]                                      ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|ram_block3a4~portb_address_reg10                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.069 ns                   ; 0.752 ns                 ;
; 0.683 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.067 ns                   ; 0.750 ns                 ;
; 0.685 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.701 ns                 ;
; 0.686 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.067 ns                   ; 0.753 ns                 ;
; 0.691 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|cntr_3rf:cntr1|safe_q[8]                                       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|ram_block3a4~portb_address_reg8                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.069 ns                   ; 0.760 ns                 ;
; 0.696 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|cntr_3rf:cntr1|safe_q[5]                                       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|ram_block3a4~portb_address_reg5                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.069 ns                   ; 0.765 ns                 ;
; 0.698 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]                            ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.015 ns                   ; 0.713 ns                 ;
; 0.702 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]                            ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.017 ns                   ; 0.719 ns                 ;
; 0.706 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|cntr_3rf:cntr1|safe_q[4]                                       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|ram_block3a4~portb_address_reg4                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.069 ns                   ; 0.775 ns                 ;
; 0.707 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|cntr_3rf:cntr1|safe_q[7]                                       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|ram_block3a4~portb_address_reg7                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.069 ns                   ; 0.776 ns                 ;
; 0.711 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|cntr_3rf:cntr1|safe_q[10]                                      ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|ram_block3a4~porta_address_reg10                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.041 ns                   ; 0.752 ns                 ;
; 0.713 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|cntr_3rf:cntr1|safe_q[9]                                       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|ram_block3a4~portb_address_reg9                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.069 ns                   ; 0.782 ns                 ;
; 0.713 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|cntr_3rf:cntr1|safe_q[6]                                       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|ram_block3a4~portb_address_reg6                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.069 ns                   ; 0.782 ns                 ;
; 0.719 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|cntr_3rf:cntr1|safe_q[8]                                       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|ram_block3a4~porta_address_reg8                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.041 ns                   ; 0.760 ns                 ;
; 0.724 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|cntr_3rf:cntr1|safe_q[5]                                       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|ram_block3a4~porta_address_reg5                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.041 ns                   ; 0.765 ns                 ;
; 0.727 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                                                     ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.743 ns                 ;
; 0.728 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                                                     ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.015 ns                   ; 0.743 ns                 ;
; 0.728 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.015 ns                   ; 0.743 ns                 ;
; 0.729 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                                                     ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.745 ns                 ;
; 0.730 ns                                ; rCCD_DATA[5]                                                                                                                                                 ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.286 ns                   ; 1.016 ns                 ;
; 0.734 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|cntr_3rf:cntr1|safe_q[4]                                       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|ram_block3a4~porta_address_reg4                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.041 ns                   ; 0.775 ns                 ;
; 0.734 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.750 ns                 ;
; 0.735 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|cntr_3rf:cntr1|safe_q[7]                                       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|ram_block3a4~porta_address_reg7                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.041 ns                   ; 0.776 ns                 ;
; 0.737 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                                                     ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.015 ns                   ; 0.752 ns                 ;
; 0.741 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|cntr_3rf:cntr1|safe_q[9]                                       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|ram_block3a4~porta_address_reg9                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.041 ns                   ; 0.782 ns                 ;
; 0.741 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|cntr_3rf:cntr1|safe_q[6]                                       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|ram_block3a4~porta_address_reg6                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.041 ns                   ; 0.782 ns                 ;
; 0.753 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.015 ns                   ; 0.768 ns                 ;
; 0.766 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.782 ns                 ;
; 0.770 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.786 ns                 ;
; 0.776 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.792 ns                 ;
; 0.780 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.017 ns                   ; 0.797 ns                 ;
; 0.780 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.017 ns                   ; 0.797 ns                 ;
; 0.781 ns                                ; RAW2RGB:u4|mDATAd_1[4]                                                                                                                                       ; RAW2RGB:u4|mCCD_B[4]                                                                                                                                                                    ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.797 ns                 ;
; 0.795 ns                                ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; CCD_Capture:u3|Frame_Cont[16]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[16]                                                                                                                                                           ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.801 ns                                ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.802 ns                                ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.804 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]                            ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.015 ns                   ; 0.819 ns                 ;
; 0.805 ns                                ; CCD_Capture:u3|Frame_Cont[17]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[17]                                                                                                                                                           ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; CCD_Capture:u3|Frame_Cont[1]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[1]                                                                                                                                                            ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[30]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[30]                                                                                                                                                           ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[29]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[29]                                                                                                                                                           ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[27]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[27]                                                                                                                                                           ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[25]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[25]                                                                                                                                                           ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[23]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[23]                                                                                                                                                           ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[20]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[20]                                                                                                                                                           ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[18]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[18]                                                                                                                                                           ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[15]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[15]                                                                                                                                                           ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[14]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[14]                                                                                                                                                           ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[13]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[13]                                                                                                                                                           ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[11]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[11]                                                                                                                                                           ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[9]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[9]                                                                                                                                                            ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[7]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[7]                                                                                                                                                            ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[4]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[4]                                                                                                                                                            ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[2]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[2]                                                                                                                                                            ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.807 ns                                ; RAW2RGB:u4|mDATAd_0[3]                                                                                                                                       ; RAW2RGB:u4|mCCD_B[3]                                                                                                                                                                    ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.823 ns                 ;
; 0.808 ns                                ; RAW2RGB:u4|mDATAd_0[1]                                                                                                                                       ; RAW2RGB:u4|mCCD_B[1]                                                                                                                                                                    ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.810 ns                                ; Mirror_Col:u8|Z_Cont[3]                                                                                                                                      ; Mirror_Col:u8|Z_Cont[3]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.812 ns                                ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CCD_Capture:u3|X_Cont[8]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.813 ns                                ; Mirror_Col:u8|Z_Cont[5]                                                                                                                                      ; Mirror_Col:u8|Z_Cont[5]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CCD_Capture:u3|X_Cont[1]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.814 ns                                ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CCD_Capture:u3|X_Cont[3]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.815 ns                                ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|X_Cont[6]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.831 ns                 ;
; 0.816 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.817 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.817 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.818 ns                                ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CCD_Capture:u3|X_Cont[0]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.834 ns                 ;
; 0.819 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|cntr_3rf:cntr1|safe_q[0]                                       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|cntr_3rf:cntr1|safe_q[0]                                                                  ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.835 ns                 ;
; 0.820 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|cntr_3rf:cntr1|safe_q[1]                                       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|cntr_3rf:cntr1|safe_q[1]                                                                  ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.836 ns                 ;
; 0.821 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|cntr_3rf:cntr1|safe_q[3]                                       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|cntr_3rf:cntr1|safe_q[3]                                                                  ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.837 ns                 ;
; 0.823 ns                                ; Mirror_Col:u8|Z_Cont[7]                                                                                                                                      ; Mirror_Col:u8|Z_Cont[7]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.839 ns                 ;
; 0.824 ns                                ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; RAW2RGB:u4|mCCD_R[9]                                                                                                                                                                    ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.015 ns                   ; 0.839 ns                 ;
; 0.825 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.841 ns                 ;
; 0.827 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|cntr_3rf:cntr1|safe_q[8]                                       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|cntr_3rf:cntr1|safe_q[8]                                                                  ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.843 ns                 ;
; 0.827 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.843 ns                 ;
; 0.828 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|cntr_3rf:cntr1|safe_q[10]                                      ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|cntr_3rf:cntr1|safe_q[10]                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.844 ns                 ;
; 0.829 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                                                     ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.017 ns                   ; 0.846 ns                 ;
; 0.829 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|cntr_3rf:cntr1|safe_q[6]                                       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|cntr_3rf:cntr1|safe_q[6]                                                                  ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.845 ns                 ;
; 0.829 ns                                ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; RAW2RGB:u4|mDVAL                                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.015 ns                   ; 0.844 ns                 ;
; 0.831 ns                                ; RAW2RGB:u4|mDATAd_0[2]                                                                                                                                       ; RAW2RGB:u4|mCCD_B[2]                                                                                                                                                                    ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.847 ns                 ;
; 0.832 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.848 ns                 ;
; 0.833 ns                                ; RAW2RGB:u4|mDATAd_0[7]                                                                                                                                       ; RAW2RGB:u4|mCCD_B[7]                                                                                                                                                                    ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.849 ns                 ;
; 0.834 ns                                ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.850 ns                 ;
; 0.835 ns                                ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.835 ns                                ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.836 ns                                ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                                            ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.852 ns                 ;
; 0.838 ns                                ; RAW2RGB:u4|mDATAd_0[5]                                                                                                                                       ; RAW2RGB:u4|mCCD_B[5]                                                                                                                                                                    ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; Mirror_Col:u8|Z_Cont[1]                                                                                                                                      ; Mirror_Col:u8|Z_Cont[1]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Frame_Cont[28]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[28]                                                                                                                                                           ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Frame_Cont[26]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[26]                                                                                                                                                           ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Frame_Cont[24]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[24]                                                                                                                                                           ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Frame_Cont[19]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[19]                                                                                                                                                           ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Frame_Cont[12]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[12]                                                                                                                                                           ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Frame_Cont[10]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[10]                                                                                                                                                           ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Frame_Cont[8]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[8]                                                                                                                                                            ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Frame_Cont[3]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[3]                                                                                                                                                            ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.839 ns                                ; CCD_Capture:u3|Frame_Cont[22]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[22]                                                                                                                                                           ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; CCD_Capture:u3|Frame_Cont[21]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[21]                                                                                                                                                           ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; CCD_Capture:u3|Frame_Cont[6]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[6]                                                                                                                                                            ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; CCD_Capture:u3|Frame_Cont[5]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[5]                                                                                                                                                            ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.841 ns                                ; Mirror_Col:u8|Z_Cont[2]                                                                                                                                      ; Mirror_Col:u8|Z_Cont[2]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.857 ns                 ;
; 0.841 ns                                ; CCD_Capture:u3|X_Cont[7]                                                                                                                                     ; CCD_Capture:u3|X_Cont[7]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.857 ns                 ;
; 0.842 ns                                ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; CCD_Capture:u3|X_Cont[9]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.845 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3]                            ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.017 ns                   ; 0.862 ns                 ;
; 0.845 ns                                ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CCD_Capture:u3|X_Cont[2]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.846 ns                                ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CCD_Capture:u3|X_Cont[4]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CCD_Capture:u3|X_Cont[5]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.849 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.851 ns                                ; Mirror_Col:u8|Z_Cont[4]                                                                                                                                      ; Mirror_Col:u8|Z_Cont[4]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.867 ns                 ;
; 0.852 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|cntr_3rf:cntr1|safe_q[2]                                       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|cntr_3rf:cntr1|safe_q[2]                                                                  ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.868 ns                 ;
; 0.854 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|cntr_3rf:cntr1|safe_q[5]                                       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|cntr_3rf:cntr1|safe_q[5]                                                                  ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.870 ns                 ;
; 0.855 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|cntr_3rf:cntr1|safe_q[7]                                       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|cntr_3rf:cntr1|safe_q[7]                                                                  ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.871 ns                 ;
; 0.855 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]                            ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.015 ns                   ; 0.870 ns                 ;
; 0.856 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|cntr_3rf:cntr1|safe_q[9]                                       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|cntr_3rf:cntr1|safe_q[9]                                                                  ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.872 ns                 ;
; 0.856 ns                                ; Mirror_Col:u8|Z_Cont[6]                                                                                                                                      ; Mirror_Col:u8|Z_Cont[6]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.872 ns                 ;
; 0.861 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.877 ns                 ;
; 0.861 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|cntr_3rf:cntr1|safe_q[4]                                       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|cntr_3rf:cntr1|safe_q[4]                                                                  ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.877 ns                 ;
; 0.863 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.017 ns                   ; 0.880 ns                 ;
; 0.863 ns                                ; Mirror_Col:u8|Z_Cont[8]                                                                                                                                      ; Mirror_Col:u8|Z_Cont[8]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.879 ns                 ;
; 0.864 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.880 ns                 ;
; 0.866 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                                                     ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.017 ns                   ; 0.883 ns                 ;
; 0.867 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.883 ns                 ;
; 0.872 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.888 ns                 ;
; 0.874 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                                                     ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.001 ns                   ; 0.875 ns                 ;
; 0.874 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.890 ns                 ;
; 0.874 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.890 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                          ;                                                                                                                                                                                         ;            ;            ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                        ; To                                                                                                                                                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK                                                                                                                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK                                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO                                                                                                                     ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3                                                                                                                    ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3                                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2                                                                                                                    ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2                                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1                                                                                                                    ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1                                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u7|LUT_INDEX[0]                                                                                                                              ; I2C_CCD_Config:u7|LUT_INDEX[0]                                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u7|mSetup_ST.0001                                                                                                                            ; I2C_CCD_Config:u7|mSetup_ST.0001                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|END                                                                                                                     ; I2C_CCD_Config:u7|I2C_Controller:u0|END                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u7|mI2C_CTRL_CLK                                                                                                                             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK                                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u7|mI2C_GO                                                                                                                                   ; I2C_CCD_Config:u7|mI2C_GO                                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; gpu_func_draw_line:line_drawing|state.init                                                                                                                  ; gpu_func_draw_line:line_drawing|state.init                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; gpu_func_draw_line:line_drawing|finished                                                                                                                    ; gpu_func_draw_line:line_drawing|finished                                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; counter_addr2[2]                                                                                                                                            ; counter_addr2[2]                                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; counter_addr1[2]                                                                                                                                            ; counter_addr1[2]                                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; counter_addr1[1]                                                                                                                                            ; counter_addr1[1]                                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; counter_addr1[0]                                                                                                                                            ; counter_addr1[0]                                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; counter_addr2[1]                                                                                                                                            ; counter_addr2[1]                                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; flag                                                                                                                                                        ; flag                                                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; counter_addr2[0]                                                                                                                                            ; counter_addr2[0]                                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; state.init1                                                                                                                                                 ; state.init1                                                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; we                                                                                                                                                          ; we                                                                                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                               ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Reset_Delay:u2|oRST_0                                                                                                                                       ; Reset_Delay:u2|oRST_0                                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Reset_Delay:u2|oRST_2                                                                                                                                       ; Reset_Delay:u2|oRST_2                                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; CCD_MCLK                                                                                                                                                    ; CCD_MCLK                                                                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Reset_Delay:u2|Cont[0]                                                                                                                                      ; Reset_Delay:u2|Cont[0]                                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Reset_Delay:u2|oRST_1                                                                                                                                       ; Reset_Delay:u2|oRST_1                                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.516 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.517 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.519 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.521 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.522 ns                                ; rd_addr[12]                                                                                                                                                 ; mem:pixel_addr|altsyncram:altsyncram_component|altsyncram_jjo1:auto_generated|address_reg_b[0]                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.524 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.525 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.526 ns                                ; rd_addr[15]                                                                                                                                                 ; mem:pixel_addr|altsyncram:altsyncram_component|altsyncram_jjo1:auto_generated|address_reg_b[3]                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; rd_addr[16]                                                                                                                                                 ; mem:pixel_addr|altsyncram:altsyncram_component|altsyncram_jjo1:auto_generated|address_reg_b[4]                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.528 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.529 ns                                ; yadd[8]                                                                                                                                                     ; yadd[8]                                                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.531 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15]                                                                                                                          ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15]                                                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.533 ns                                ; I2C_CCD_Config:u7|mSetup_ST.0000                                                                                                                            ; I2C_CCD_Config:u7|mSetup_ST.0001                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.534 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.535 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.538 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.539 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.540 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.541 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.542 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.543 ns                                ; xadd[9]                                                                                                                                                     ; xadd[9]                                                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.559 ns                 ;
; 0.544 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.560 ns                 ;
; 0.545 ns                                ; Reset_Delay:u2|Cont[20]                                                                                                                                     ; Reset_Delay:u2|oRST_1                                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.561 ns                 ;
; 0.546 ns                                ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.562 ns                 ;
; 0.547 ns                                ; counter_addr2[1]                                                                                                                                            ; counter_addr2[2]                                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.563 ns                 ;
; 0.549 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.565 ns                 ;
; 0.550 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.566 ns                 ;
; 0.550 ns                                ; VGA_Controller:u1|H_Cont[9]                                                                                                                                 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.566 ns                 ;
; 0.553 ns                                ; I2C_CCD_Config:u7|mSetup_ST.0010                                                                                                                            ; I2C_CCD_Config:u7|mI2C_GO                                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.569 ns                 ;
; 0.553 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.569 ns                 ;
; 0.555 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]                                                                                                           ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.571 ns                 ;
; 0.555 ns                                ; state.init1                                                                                                                                                 ; flag                                                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.571 ns                 ;
; 0.556 ns                                ; I2C_CCD_Config:u7|mSetup_ST.0010                                                                                                                            ; I2C_CCD_Config:u7|mSetup_ST.0000                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.572 ns                 ;
; 0.575 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.591 ns                 ;
; 0.576 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.592 ns                 ;
; 0.582 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.598 ns                 ;
; 0.584 ns                                ; I2C_CCD_Config:u7|LUT_INDEX[5]                                                                                                                              ; I2C_CCD_Config:u7|LUT_INDEX[5]                                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.600 ns                 ;
; 0.622 ns                                ; VGA_iBlue[1]                                                                                                                                                ; VGA_Controller:u1|Cur_Color_B[1]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.638 ns                 ;
; 0.628 ns                                ; VGA_iRed[3]                                                                                                                                                 ; VGA_Controller:u1|Cur_Color_R[3]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.644 ns                 ;
; 0.653 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.655 ns                                ; VGA_iRed[2]                                                                                                                                                 ; VGA_Controller:u1|Cur_Color_R[2]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.656 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.657 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.658 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.659 ns                                ; VGA_iGreen[9]                                                                                                                                               ; VGA_Controller:u1|Cur_Color_G[9]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.660 ns                                ; rd_addr[14]                                                                                                                                                 ; mem:pixel_addr|altsyncram:altsyncram_component|altsyncram_jjo1:auto_generated|address_reg_b[2]                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.661 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.677 ns                 ;
; 0.661 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.677 ns                 ;
; 0.663 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.664 ns                                ; Xaddr_center[4]                                                                                                                                             ; Xaddr_center_pre[4]                                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.680 ns                 ;
; 0.666 ns                                ; mem:pixel_addr|altsyncram:altsyncram_component|altsyncram_jjo1:auto_generated|address_reg_b[1]                                                              ; mem:pixel_addr|altsyncram:altsyncram_component|altsyncram_jjo1:auto_generated|out_address_reg_b[1]                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.682 ns                 ;
; 0.666 ns                                ; mem:pixel_addr|altsyncram:altsyncram_component|altsyncram_jjo1:auto_generated|address_reg_b[0]                                                              ; mem:pixel_addr|altsyncram:altsyncram_component|altsyncram_jjo1:auto_generated|out_address_reg_b[0]                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.682 ns                 ;
; 0.667 ns                                ; rd_addr[13]                                                                                                                                                 ; mem:pixel_addr|altsyncram:altsyncram_component|altsyncram_jjo1:auto_generated|address_reg_b[1]                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.668 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.684 ns                 ;
; 0.669 ns                                ; draw                                                                                                                                                        ; draw                                                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.685 ns                 ;
; 0.669 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.685 ns                 ;
; 0.670 ns                                ; I2C_CCD_Config:u7|mI2C_DATA[1]                                                                                                                              ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 0.685 ns                 ;
; 0.675 ns                                ; rd_addr[6]                                                                                                                                                  ; mem:pixel_addr|altsyncram:altsyncram_component|altsyncram_jjo1:auto_generated|ram_block1a45~portb_address_reg6                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.068 ns                   ; 0.743 ns                 ;
; 0.678 ns                                ; I2C_CCD_Config:u7|mSetup_ST.0001                                                                                                                            ; I2C_CCD_Config:u7|mSetup_ST.0010                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.694 ns                 ;
; 0.680 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.696 ns                 ;
; 0.682 ns                                ; I2C_CCD_Config:u7|mSetup_ST.0001                                                                                                                            ; I2C_CCD_Config:u7|mSetup_ST.0000                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.698 ns                 ;
; 0.685 ns                                ; yadd[3]                                                                                                                                                     ; wr_addr[2]                                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.701 ns                 ;
; 0.686 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.702 ns                 ;
; 0.687 ns                                ; yadd[7]                                                                                                                                                     ; wr_addr[6]                                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.703 ns                 ;
; 0.688 ns                                ; rd_addr[11]                                                                                                                                                 ; mem:pixel_addr|altsyncram:altsyncram_component|altsyncram_jjo1:auto_generated|ram_block1a19~portb_address_reg11                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.069 ns                   ; 0.757 ns                 ;
; 0.688 ns                                ; yadd[5]                                                                                                                                                     ; wr_addr[4]                                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.704 ns                 ;
; 0.693 ns                                ; rd_addr[5]                                                                                                                                                  ; mem:pixel_addr|altsyncram:altsyncram_component|altsyncram_jjo1:auto_generated|ram_block1a45~portb_address_reg5                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.068 ns                   ; 0.761 ns                 ;
; 0.699 ns                                ; I2C_CCD_Config:u7|mI2C_DATA[3]                                                                                                                              ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 0.714 ns                 ;
; 0.702 ns                                ; wr_addr[11]                                                                                                                                                 ; mem:pixel_addr|altsyncram:altsyncram_component|altsyncram_jjo1:auto_generated|ram_block1a29~porta_address_reg11                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.041 ns                   ; 0.743 ns                 ;
; 0.704 ns                                ; I2C_CCD_Config:u7|mI2C_DATA[11]                                                                                                                             ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 0.719 ns                 ;
; 0.711 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.040 ns                   ; 0.751 ns                 ;
; 0.712 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.040 ns                   ; 0.752 ns                 ;
; 0.712 ns                                ; wr_addr[8]                                                                                                                                                  ; mem:pixel_addr|altsyncram:altsyncram_component|altsyncram_jjo1:auto_generated|ram_block1a44~porta_address_reg8                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.040 ns                   ; 0.752 ns                 ;
; 0.713 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.040 ns                   ; 0.753 ns                 ;
; 0.714 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.040 ns                   ; 0.754 ns                 ;
; 0.716 ns                                ; wr_addr[9]                                                                                                                                                  ; mem:pixel_addr|altsyncram:altsyncram_component|altsyncram_jjo1:auto_generated|ram_block1a44~porta_address_reg9                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.040 ns                   ; 0.756 ns                 ;
; 0.720 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 0.735 ns                 ;
; 0.750 ns                                ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; rd_addr[8]                                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.018 ns                   ; 0.768 ns                 ;
; 0.770 ns                                ; I2C_CCD_Config:u7|LUT_INDEX[0]                                                                                                                              ; I2C_CCD_Config:u7|mI2C_DATA[7]                                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.786 ns                 ;
; 0.770 ns                                ; VGA_iBlue[9]                                                                                                                                                ; VGA_Controller:u1|Cur_Color_B[9]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.786 ns                 ;
; 0.776 ns                                ; VGA_Controller:u1|H_Cont[4]                                                                                                                                 ; rd_addr[14]                                                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.018 ns                   ; 0.794 ns                 ;
; 0.779 ns                                ; VGA_iRed[0]                                                                                                                                                 ; VGA_Controller:u1|Cur_Color_R[0]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.788 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]                                                                                                                           ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.804 ns                 ;
; 0.788 ns                                ; VGA_iGreen[0]                                                                                                                                               ; VGA_Controller:u1|Cur_Color_G[0]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.804 ns                 ;
; 0.788 ns                                ; VGA_iRed[1]                                                                                                                                                 ; VGA_Controller:u1|Cur_Color_R[1]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.804 ns                 ;
; 0.789 ns                                ; VGA_iGreen[7]                                                                                                                                               ; VGA_Controller:u1|Cur_Color_G[7]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.805 ns                 ;
; 0.793 ns                                ; VGA_iGreen[5]                                                                                                                                               ; VGA_Controller:u1|Cur_Color_G[5]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.809 ns                 ;
; 0.795 ns                                ; Yaddr_sum[2]                                                                                                                                                ; Yaddr_sum[2]                                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Yaddr_sum[11]                                                                                                                                               ; Yaddr_sum[11]                                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Yaddr_sum[12]                                                                                                                                               ; Yaddr_sum[12]                                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Yaddr_sum[13]                                                                                                                                               ; Yaddr_sum[13]                                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; yadd[2]                                                                                                                                                     ; yadd[2]                                                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Xaddr_sum[13]                                                                                                                                               ; Xaddr_sum[13]                                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Xaddr_sum[2]                                                                                                                                                ; Xaddr_sum[2]                                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Xaddr_sum[10]                                                                                                                                               ; Xaddr_sum[10]                                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Reset_Delay:u2|Cont[11]                                                                                                                                     ; Reset_Delay:u2|Cont[11]                                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.796 ns                                ; VGA_iBlue[7]                                                                                                                                                ; VGA_Controller:u1|Cur_Color_B[7]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.812 ns                 ;
; 0.796 ns                                ; VGA_iGreen[8]                                                                                                                                               ; VGA_Controller:u1|Cur_Color_G[8]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.812 ns                 ;
; 0.796 ns                                ; VGA_iGreen[4]                                                                                                                                               ; VGA_Controller:u1|Cur_Color_G[4]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.812 ns                 ;
; 0.798 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]                                                                                                                           ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.814 ns                 ;
; 0.798 ns                                ; Yaddr_sum[9]                                                                                                                                                ; Yaddr_sum[9]                                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.814 ns                 ;
; 0.800 ns                                ; Xaddr_sum[11]                                                                                                                                               ; Xaddr_sum[11]                                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.816 ns                 ;
; 0.800 ns                                ; Xaddr_sum[12]                                                                                                                                               ; Xaddr_sum[12]                                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.816 ns                 ;
; 0.801 ns                                ; Yaddr_sum[4]                                                                                                                                                ; Yaddr_sum[4]                                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.802 ns                                ; Yaddr_sum[6]                                                                                                                                                ; Yaddr_sum[6]                                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; Yaddr_sum[10]                                                                                                                                               ; Yaddr_sum[10]                                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; gpu_func_draw_line:line_drawing|state.init                                                                                                                  ; gpu_func_draw_line:line_drawing|state.incre                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.803 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.819 ns                 ;
; 0.804 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 0.819 ns                 ;
; 0.805 ns                                ; gpu_func_draw_line:line_drawing|state.incre                                                                                                                 ; gpu_func_draw_line:line_drawing|state.last                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.806 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]                                                                                                                           ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]                                                                                                                           ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]                                                                                                                           ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]                                                                                                                           ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14]                                                                                                                          ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14]                                                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13]                                                                                                                          ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13]                                                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11]                                                                                                                          ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11]                                                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; xadd[0]                                                                                                                                                     ; xadd[0]                                                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Reset_Delay:u2|Cont[2]                                                                                                                                      ; Reset_Delay:u2|Cont[2]                                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.807 ns                                ; Reset_Delay:u2|Cont[12]                                                                                                                                     ; Reset_Delay:u2|Cont[12]                                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.823 ns                 ;
; 0.808 ns                                ; Reset_Delay:u2|Cont[4]                                                                                                                                      ; Reset_Delay:u2|Cont[4]                                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.808 ns                                ; Reset_Delay:u2|Cont[0]                                                                                                                                      ; Reset_Delay:u2|Cont[1]                                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.809 ns                                ; yadd[4]                                                                                                                                                     ; yadd[4]                                                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.809 ns                                ; Reset_Delay:u2|Cont[6]                                                                                                                                      ; Reset_Delay:u2|Cont[6]                                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.809 ns                                ; Reset_Delay:u2|Cont[13]                                                                                                                                     ; Reset_Delay:u2|Cont[13]                                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.810 ns                                ; Reset_Delay:u2|Cont[15]                                                                                                                                     ; Reset_Delay:u2|Cont[15]                                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; Reset_Delay:u2|Cont[9]                                                                                                                                      ; Reset_Delay:u2|Cont[9]                                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; Reset_Delay:u2|Cont[10]                                                                                                                                     ; Reset_Delay:u2|Cont[10]                                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.811 ns                                ; gpu_func_draw_line:line_drawing|state.final                                                                                                                 ; gpu_func_draw_line:line_drawing|finished                                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.827 ns                 ;
; 0.813 ns                                ; xadd[3]                                                                                                                                                     ; xadd[3]                                                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; yadd[6]                                                                                                                                                     ; yadd[6]                                                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.814 ns                                ; I2C_CCD_Config:u7|mI2C_DATA[4]                                                                                                                              ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 0.829 ns                 ;
; 0.814 ns                                ; Reset_Delay:u2|Cont[8]                                                                                                                                      ; Reset_Delay:u2|Cont[8]                                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; Reset_Delay:u2|Cont[18]                                                                                                                                     ; Reset_Delay:u2|Cont[18]                                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.815 ns                                ; xadd[5]                                                                                                                                                     ; xadd[5]                                                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.831 ns                 ;
; 0.815 ns                                ; yadd[4]                                                                                                                                                     ; wr_addr[3]                                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.831 ns                 ;
; 0.816 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.817 ns                                ; yadd[6]                                                                                                                                                     ; wr_addr[5]                                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.817 ns                                ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.818 ns                                ; xadd[7]                                                                                                                                                     ; xadd[7]                                                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.834 ns                 ;
; 0.818 ns                                ; Reset_Delay:u2|Cont[20]                                                                                                                                     ; Reset_Delay:u2|Cont[20]                                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.834 ns                 ;
; 0.821 ns                                ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.837 ns                 ;
; 0.822 ns                                ; I2C_CCD_Config:u7|mSetup_ST.0001                                                                                                                            ; I2C_CCD_Config:u7|mI2C_GO                                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.838 ns                 ;
; 0.822 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.838 ns                 ;
; 0.823 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]                                                                                                           ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.839 ns                 ;
; 0.824 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.840 ns                 ;
; 0.825 ns                                ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.841 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                         ;                                                                                                                                                                                        ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------+------------------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From        ; To                                       ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------+------------------------------------------+----------+
; N/A                                     ; None                                                ; 6.529 ns   ; KEY[0]      ; Yaddr_center[8]                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.529 ns   ; KEY[0]      ; Yaddr_center[6]                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.529 ns   ; KEY[0]      ; Yaddr_center[5]                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.529 ns   ; KEY[0]      ; Yaddr_center[4]                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.495 ns   ; KEY[0]      ; counter[5]                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.495 ns   ; KEY[0]      ; counter[3]                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.495 ns   ; KEY[0]      ; counter[2]                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.495 ns   ; KEY[0]      ; Yaddr_sum[16]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.400 ns   ; KEY[0]      ; Yaddr_center[3]                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.224 ns   ; DRAM_DQ[12] ; Sdram_Control_4Port:u6|mDATAOUT[12]      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.222 ns   ; DRAM_DQ[11] ; Sdram_Control_4Port:u6|mDATAOUT[11]      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.210 ns   ; DRAM_DQ[14] ; Sdram_Control_4Port:u6|mDATAOUT[14]      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.171 ns   ; KEY[0]      ; Yaddr_sum[15]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.165 ns   ; DRAM_DQ[13] ; Sdram_Control_4Port:u6|mDATAOUT[13]      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.128 ns   ; KEY[0]      ; Yaddr_sum[10]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.128 ns   ; KEY[0]      ; Yaddr_sum[9]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.128 ns   ; KEY[0]      ; Yaddr_sum[8]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.128 ns   ; KEY[0]      ; Yaddr_sum[7]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.128 ns   ; KEY[0]      ; Yaddr_sum[6]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.128 ns   ; KEY[0]      ; Yaddr_sum[5]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.128 ns   ; KEY[0]      ; Yaddr_sum[4]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.128 ns   ; KEY[0]      ; Yaddr_sum[3]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.128 ns   ; KEY[0]      ; Yaddr_sum[2]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.128 ns   ; KEY[0]      ; Yaddr_sum[1]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.128 ns   ; KEY[0]      ; Yaddr_sum[0]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.125 ns   ; KEY[0]      ; Yaddr_center[0]                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.125 ns   ; KEY[0]      ; Yaddr_center[7]                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.092 ns   ; KEY[0]      ; Yaddr_sum[14]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.092 ns   ; KEY[0]      ; Yaddr_sum[13]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.092 ns   ; KEY[0]      ; Yaddr_sum[12]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.092 ns   ; KEY[0]      ; Yaddr_sum[11]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.087 ns   ; DRAM_DQ[3]  ; Sdram_Control_4Port:u6|mDATAOUT[3]       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.051 ns   ; KEY[0]      ; Xaddr_sum[16]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.993 ns   ; KEY[0]      ; Xaddr_sum[15]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.991 ns   ; DRAM_DQ[10] ; Sdram_Control_4Port:u6|mDATAOUT[10]      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.955 ns   ; DRAM_DQ[5]  ; Sdram_Control_4Port:u6|mDATAOUT[5]       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.935 ns   ; DRAM_DQ[8]  ; Sdram_Control_4Port:u6|mDATAOUT[8]       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.910 ns   ; DRAM_DQ[9]  ; Sdram_Control_4Port:u6|mDATAOUT[9]       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.897 ns   ; DRAM_DQ[4]  ; Sdram_Control_4Port:u6|mDATAOUT[4]       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.893 ns   ; DRAM_DQ[7]  ; Sdram_Control_4Port:u6|mDATAOUT[7]       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.884 ns   ; DRAM_DQ[6]  ; Sdram_Control_4Port:u6|mDATAOUT[6]       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.860 ns   ; KEY[0]      ; Yaddr_center[1]                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.827 ns   ; KEY[0]      ; counter[9]                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.827 ns   ; KEY[0]      ; counter[8]                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.827 ns   ; KEY[0]      ; counter[7]                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.827 ns   ; KEY[0]      ; Yaddr_sum[18]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.827 ns   ; KEY[0]      ; Yaddr_sum[17]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.827 ns   ; KEY[0]      ; Yaddr_sum[21]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.811 ns   ; KEY[0]      ; counter[1]                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.811 ns   ; KEY[0]      ; Xaddr_sum[18]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.811 ns   ; KEY[0]      ; Xaddr_sum[19]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.811 ns   ; KEY[0]      ; Xaddr_sum[21]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.804 ns   ; KEY[0]      ; Yaddr_sum[20]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.804 ns   ; KEY[0]      ; Yaddr_sum[19]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.795 ns   ; KEY[0]      ; counter[6]                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.795 ns   ; KEY[0]      ; counter[4]                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.776 ns   ; KEY[0]      ; Xaddr_sum[14]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.771 ns   ; KEY[0]      ; VGA_iGreen[4]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.763 ns   ; KEY[0]      ; VGA_iGreen[5]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.757 ns   ; KEY[0]      ; Xaddr_sum[17]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.757 ns   ; KEY[0]      ; Xaddr_sum[20]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.650 ns   ; KEY[0]      ; VGA_iGreen[8]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.649 ns   ; KEY[0]      ; VGA_iGreen[9]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.644 ns   ; KEY[0]      ; VGA_iGreen[7]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.564 ns   ; SW[17]      ; VGA_iGreen[4]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.556 ns   ; SW[17]      ; VGA_iGreen[5]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.530 ns   ; KEY[0]      ; Xaddr_center_pre[1]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.530 ns   ; KEY[0]      ; Xaddr_center_pre[2]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.530 ns   ; KEY[0]      ; Xaddr_center_pre[3]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.530 ns   ; KEY[0]      ; Xaddr_center_pre[7]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.530 ns   ; KEY[0]      ; Xaddr_center_pre[8]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.523 ns   ; KEY[0]      ; Xaddr_center[3]                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.523 ns   ; KEY[0]      ; Yaddr_center[2]                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.518 ns   ; KEY[0]      ; Yaddr_center_pre[7]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.502 ns   ; KEY[0]      ; Xaddr_sum[10]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.502 ns   ; KEY[0]      ; Xaddr_sum[9]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.502 ns   ; KEY[0]      ; Xaddr_sum[8]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.502 ns   ; KEY[0]      ; Xaddr_sum[7]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.502 ns   ; KEY[0]      ; Xaddr_sum[6]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.502 ns   ; KEY[0]      ; Xaddr_sum[5]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.502 ns   ; KEY[0]      ; Xaddr_sum[4]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.502 ns   ; KEY[0]      ; Xaddr_sum[3]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.502 ns   ; KEY[0]      ; Xaddr_sum[2]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.502 ns   ; KEY[0]      ; Xaddr_sum[1]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.502 ns   ; KEY[0]      ; Xaddr_sum[0]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.479 ns   ; KEY[0]      ; counter[0]                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.473 ns   ; KEY[0]      ; VGA_iGreen[0]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.473 ns   ; KEY[0]      ; VGA_iBlue[1]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.455 ns   ; KEY[0]      ; VGA_iBlue[7]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.454 ns   ; KEY[0]      ; VGA_iBlue[9]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.453 ns   ; KEY[0]      ; VGA_iBlue[2]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.453 ns   ; KEY[0]      ; VGA_iBlue[8]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.443 ns   ; SW[17]      ; VGA_iGreen[8]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.442 ns   ; SW[17]      ; VGA_iGreen[9]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.437 ns   ; SW[17]      ; VGA_iGreen[7]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.423 ns   ; KEY[0]      ; wr_addr[11]                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.423 ns   ; KEY[0]      ; wr_addr[12]                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.423 ns   ; KEY[0]      ; wr_addr[14]                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.423 ns   ; KEY[0]      ; wr_addr[13]                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.423 ns   ; KEY[0]      ; wr_addr[15]                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.391 ns   ; KEY[0]      ; wr_addr[7]                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.391 ns   ; KEY[0]      ; wr_addr[10]                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.391 ns   ; KEY[0]      ; wr_addr[16]                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.340 ns   ; KEY[0]      ; Xaddr_center[7]                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.340 ns   ; KEY[0]      ; Xaddr_center[9]                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.320 ns   ; KEY[0]      ; Xaddr_center[8]                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.317 ns   ; KEY[0]      ; Xaddr_center_pre[0]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.305 ns   ; KEY[0]      ; Xaddr_center[0]                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.304 ns   ; KEY[0]      ; wr_addr[0]                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.304 ns   ; KEY[0]      ; wr_addr[2]                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.304 ns   ; KEY[0]      ; wr_addr[3]                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.304 ns   ; KEY[0]      ; wr_addr[4]                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.304 ns   ; KEY[0]      ; wr_addr[5]                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.304 ns   ; KEY[0]      ; wr_addr[6]                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.304 ns   ; KEY[0]      ; Xaddr_center_pre[4]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.304 ns   ; KEY[0]      ; Xaddr_center_pre[5]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.304 ns   ; KEY[0]      ; Xaddr_center_pre[6]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.304 ns   ; KEY[0]      ; Xaddr_center_pre[9]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.294 ns   ; KEY[0]      ; gpu_func_draw_line:line_drawing|pos_x[1] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.294 ns   ; KEY[0]      ; gpu_func_draw_line:line_drawing|pos_x[2] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.294 ns   ; KEY[0]      ; gpu_func_draw_line:line_drawing|pos_x[3] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.294 ns   ; KEY[0]      ; gpu_func_draw_line:line_drawing|pos_x[7] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.294 ns   ; KEY[0]      ; gpu_func_draw_line:line_drawing|pos_x[8] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.278 ns   ; KEY[0]      ; gpu_func_draw_line:line_drawing|pos_y[3] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.278 ns   ; KEY[0]      ; gpu_func_draw_line:line_drawing|pos_y[4] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.278 ns   ; KEY[0]      ; gpu_func_draw_line:line_drawing|pos_y[7] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.266 ns   ; SW[17]      ; VGA_iGreen[0]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.266 ns   ; SW[17]      ; VGA_iBlue[1]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.266 ns   ; KEY[0]      ; VGA_iRed[6]                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.262 ns   ; KEY[0]      ; VGA_iRed[4]                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.262 ns   ; KEY[0]      ; VGA_iRed[7]                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.261 ns   ; KEY[0]      ; VGA_iRed[8]                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.252 ns   ; DRAM_DQ[1]  ; Sdram_Control_4Port:u6|mDATAOUT[1]       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.251 ns   ; DRAM_DQ[2]  ; Sdram_Control_4Port:u6|mDATAOUT[2]       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.248 ns   ; SW[17]      ; VGA_iBlue[7]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.247 ns   ; SW[17]      ; VGA_iBlue[9]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.246 ns   ; SW[17]      ; VGA_iBlue[2]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.246 ns   ; SW[17]      ; VGA_iBlue[8]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.227 ns   ; KEY[0]      ; VGA_iGreen[1]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.227 ns   ; KEY[0]      ; VGA_iGreen[2]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.223 ns   ; KEY[0]      ; VGA_iGreen[3]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.223 ns   ; KEY[0]      ; VGA_iGreen[6]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.199 ns   ; KEY[0]      ; Xaddr_sum[12]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.199 ns   ; KEY[0]      ; Xaddr_sum[11]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.199 ns   ; KEY[0]      ; Xaddr_sum[13]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.197 ns   ; KEY[0]      ; VGA_iBlue[3]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.183 ns   ; DRAM_DQ[0]  ; Sdram_Control_4Port:u6|mDATAOUT[0]       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.098 ns   ; KEY[0]      ; wr_addr[1]                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.098 ns   ; KEY[0]      ; wr_addr[8]                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.098 ns   ; KEY[0]      ; wr_addr[9]                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.076 ns   ; KEY[0]      ; Xaddr_center[4]                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.076 ns   ; KEY[0]      ; Xaddr_center[6]                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.068 ns   ; KEY[0]      ; gpu_func_draw_line:line_drawing|pos_y[1] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.068 ns   ; KEY[0]      ; gpu_func_draw_line:line_drawing|pos_y[8] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.068 ns   ; KEY[0]      ; gpu_func_draw_line:line_drawing|pos_x[4] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.068 ns   ; KEY[0]      ; gpu_func_draw_line:line_drawing|pos_x[6] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.059 ns   ; SW[17]      ; VGA_iRed[6]                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.055 ns   ; SW[17]      ; VGA_iRed[4]                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.055 ns   ; SW[17]      ; VGA_iRed[7]                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.054 ns   ; SW[17]      ; VGA_iRed[8]                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.038 ns   ; KEY[0]      ; gpu_func_draw_line:line_drawing|pos_x[5] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.032 ns   ; KEY[0]      ; Yaddr_center_pre[2]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.020 ns   ; SW[17]      ; VGA_iGreen[1]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.020 ns   ; SW[17]      ; VGA_iGreen[2]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.016 ns   ; SW[17]      ; VGA_iGreen[3]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.016 ns   ; SW[17]      ; VGA_iGreen[6]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.012 ns   ; KEY[0]      ; Xaddr_center[1]                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.012 ns   ; KEY[0]      ; Xaddr_center[2]                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.002 ns   ; KEY[0]      ; Yaddr_center_pre[1]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.002 ns   ; KEY[0]      ; Yaddr_center_pre[3]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.002 ns   ; KEY[0]      ; Yaddr_center_pre[4]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.002 ns   ; KEY[0]      ; Yaddr_center_pre[5]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.002 ns   ; KEY[0]      ; Yaddr_center_pre[6]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.002 ns   ; KEY[0]      ; Yaddr_center_pre[8]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.002 ns   ; KEY[0]      ; Yaddr_center_pre[0]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.997 ns   ; KEY[0]      ; VGA_iRed[1]                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.997 ns   ; KEY[0]      ; VGA_iBlue[5]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.997 ns   ; KEY[0]      ; VGA_iBlue[6]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.992 ns   ; KEY[0]      ; VGA_iBlue[0]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.991 ns   ; KEY[0]      ; VGA_iRed[5]                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.990 ns   ; SW[17]      ; VGA_iBlue[3]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.990 ns   ; KEY[0]      ; VGA_iRed[9]                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.987 ns   ; KEY[0]      ; VGA_iRed[0]                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.985 ns   ; KEY[0]      ; Xaddr_center[5]                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.977 ns   ; KEY[0]      ; gpu_func_draw_line:line_drawing|pos_y[2] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.977 ns   ; KEY[0]      ; gpu_func_draw_line:line_drawing|pos_y[5] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.977 ns   ; KEY[0]      ; gpu_func_draw_line:line_drawing|pos_y[6] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.977 ns   ; KEY[0]      ; gpu_func_draw_line:line_drawing|pos_x[9] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.952 ns   ; KEY[0]      ; counter_addr1[2]                         ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.948 ns   ; KEY[0]      ; counter_addr2[1]                         ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.948 ns   ; KEY[0]      ; counter_addr2[2]                         ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.885 ns   ; KEY[0]      ; counter_addr2[0]                         ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.885 ns   ; KEY[0]      ; counter_addr1[0]                         ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.885 ns   ; KEY[0]      ; counter_addr1[1]                         ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.878 ns   ; KEY[0]      ; VGA_iBlue[4]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.874 ns   ; KEY[0]      ; VGA_iRed[3]                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.871 ns   ; KEY[0]      ; VGA_iRed[2]                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.790 ns   ; SW[17]      ; VGA_iRed[1]                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.790 ns   ; SW[17]      ; VGA_iBlue[5]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.790 ns   ; SW[17]      ; VGA_iBlue[6]                             ; CLOCK_50 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;             ;                                          ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------+------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------+----------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                        ; To       ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------+----------+------------+
; N/A                                     ; None                                                ; 14.093 ns  ; VGA_Controller:u1|H_Cont[5] ; VGA_G[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.043 ns  ; VGA_Controller:u1|H_Cont[5] ; VGA_G[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.928 ns  ; VGA_Controller:u1|H_Cont[5] ; VGA_B[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.918 ns  ; VGA_Controller:u1|H_Cont[5] ; VGA_R[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.912 ns  ; VGA_Controller:u1|H_Cont[5] ; VGA_B[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.906 ns  ; VGA_Controller:u1|V_Cont[5] ; VGA_G[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.902 ns  ; VGA_Controller:u1|H_Cont[5] ; VGA_R[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.885 ns  ; VGA_Controller:u1|H_Cont[5] ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.880 ns  ; VGA_Controller:u1|H_Cont[4] ; VGA_G[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.865 ns  ; VGA_Controller:u1|H_Cont[5] ; VGA_B[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.860 ns  ; VGA_Controller:u1|H_Cont[5] ; VGA_R[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.856 ns  ; VGA_Controller:u1|V_Cont[5] ; VGA_G[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.854 ns  ; VGA_Controller:u1|H_Cont[5] ; VGA_G[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.849 ns  ; VGA_Controller:u1|H_Cont[5] ; VGA_G[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.830 ns  ; VGA_Controller:u1|H_Cont[4] ; VGA_G[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.828 ns  ; VGA_Controller:u1|H_Cont[5] ; VGA_R[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.822 ns  ; VGA_Controller:u1|H_Cont[5] ; VGA_B[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.821 ns  ; VGA_Controller:u1|H_Cont[5] ; VGA_B[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.789 ns  ; VGA_Controller:u1|H_Cont[5] ; VGA_B[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.778 ns  ; VGA_Controller:u1|H_Cont[6] ; VGA_G[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.776 ns  ; VGA_Controller:u1|H_Cont[5] ; VGA_B[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.750 ns  ; VGA_Controller:u1|V_Cont[2] ; VGA_G[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.737 ns  ; VGA_Controller:u1|H_Cont[3] ; VGA_G[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.728 ns  ; VGA_Controller:u1|H_Cont[6] ; VGA_G[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.715 ns  ; VGA_Controller:u1|H_Cont[4] ; VGA_B[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.705 ns  ; VGA_Controller:u1|H_Cont[4] ; VGA_R[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.703 ns  ; VGA_Controller:u1|V_Cont[3] ; VGA_G[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.703 ns  ; VGA_Controller:u1|V_Cont[4] ; VGA_G[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.700 ns  ; VGA_Controller:u1|V_Cont[2] ; VGA_G[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.699 ns  ; VGA_Controller:u1|H_Cont[4] ; VGA_B[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.698 ns  ; VGA_Controller:u1|V_Cont[5] ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.689 ns  ; VGA_Controller:u1|H_Cont[4] ; VGA_R[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.687 ns  ; VGA_Controller:u1|H_Cont[3] ; VGA_G[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.674 ns  ; VGA_Controller:u1|H_Cont[5] ; VGA_R[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.672 ns  ; VGA_Controller:u1|H_Cont[4] ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.667 ns  ; VGA_Controller:u1|V_Cont[5] ; VGA_G[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.662 ns  ; VGA_Controller:u1|V_Cont[5] ; VGA_G[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.653 ns  ; VGA_Controller:u1|V_Cont[3] ; VGA_G[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.653 ns  ; VGA_Controller:u1|V_Cont[4] ; VGA_G[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.652 ns  ; VGA_Controller:u1|H_Cont[4] ; VGA_B[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.647 ns  ; VGA_Controller:u1|H_Cont[4] ; VGA_R[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.644 ns  ; VGA_Controller:u1|H_Cont[9] ; VGA_G[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.641 ns  ; VGA_Controller:u1|H_Cont[4] ; VGA_G[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.636 ns  ; VGA_Controller:u1|H_Cont[4] ; VGA_G[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.622 ns  ; VGA_Controller:u1|H_Cont[7] ; VGA_G[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.617 ns  ; VGA_Controller:u1|V_Cont[6] ; VGA_G[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.615 ns  ; VGA_Controller:u1|H_Cont[4] ; VGA_R[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.613 ns  ; VGA_Controller:u1|H_Cont[6] ; VGA_B[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.609 ns  ; VGA_Controller:u1|H_Cont[4] ; VGA_B[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.608 ns  ; VGA_Controller:u1|H_Cont[4] ; VGA_B[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.603 ns  ; VGA_Controller:u1|H_Cont[6] ; VGA_R[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.597 ns  ; VGA_Controller:u1|H_Cont[6] ; VGA_B[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.594 ns  ; VGA_Controller:u1|H_Cont[9] ; VGA_G[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.587 ns  ; VGA_Controller:u1|V_Cont[8] ; VGA_G[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.587 ns  ; VGA_Controller:u1|H_Cont[6] ; VGA_R[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.576 ns  ; VGA_Controller:u1|H_Cont[4] ; VGA_B[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.572 ns  ; VGA_Controller:u1|H_Cont[3] ; VGA_B[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.572 ns  ; VGA_Controller:u1|H_Cont[7] ; VGA_G[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.570 ns  ; VGA_Controller:u1|H_Cont[6] ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.570 ns  ; VGA_Controller:u1|V_Cont[5] ; VGA_R[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.567 ns  ; VGA_Controller:u1|V_Cont[6] ; VGA_G[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.563 ns  ; VGA_Controller:u1|H_Cont[4] ; VGA_B[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.562 ns  ; VGA_Controller:u1|H_Cont[3] ; VGA_R[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.558 ns  ; VGA_Controller:u1|H_Cont[2] ; VGA_G[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.556 ns  ; VGA_Controller:u1|H_Cont[3] ; VGA_B[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.550 ns  ; VGA_Controller:u1|H_Cont[6] ; VGA_B[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.546 ns  ; VGA_Controller:u1|H_Cont[3] ; VGA_R[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.545 ns  ; VGA_Controller:u1|H_Cont[6] ; VGA_R[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.542 ns  ; VGA_Controller:u1|V_Cont[2] ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.539 ns  ; VGA_Controller:u1|H_Cont[6] ; VGA_G[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.537 ns  ; VGA_Controller:u1|V_Cont[8] ; VGA_G[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.534 ns  ; VGA_Controller:u1|H_Cont[6] ; VGA_G[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.529 ns  ; VGA_Controller:u1|H_Cont[3] ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.514 ns  ; VGA_Controller:u1|H_Cont[5] ; VGA_R[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.513 ns  ; VGA_Controller:u1|H_Cont[6] ; VGA_R[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.511 ns  ; VGA_Controller:u1|V_Cont[2] ; VGA_G[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.509 ns  ; VGA_Controller:u1|H_Cont[3] ; VGA_B[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.508 ns  ; VGA_Controller:u1|H_Cont[2] ; VGA_G[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.507 ns  ; VGA_Controller:u1|H_Cont[6] ; VGA_B[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.506 ns  ; VGA_Controller:u1|H_Cont[6] ; VGA_B[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.506 ns  ; VGA_Controller:u1|V_Cont[2] ; VGA_G[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.504 ns  ; VGA_Controller:u1|H_Cont[3] ; VGA_R[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.498 ns  ; VGA_Controller:u1|H_Cont[3] ; VGA_G[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.498 ns  ; VGA_Controller:u1|H_Cont[5] ; VGA_R[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.497 ns  ; VGA_Controller:u1|V_Cont[1] ; VGA_G[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.496 ns  ; VGA_Controller:u1|V_Cont[7] ; VGA_G[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.495 ns  ; VGA_Controller:u1|V_Cont[3] ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.495 ns  ; VGA_Controller:u1|V_Cont[4] ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.493 ns  ; VGA_Controller:u1|H_Cont[3] ; VGA_G[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.488 ns  ; VGA_Controller:u1|H_Cont[5] ; VGA_R[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.479 ns  ; VGA_Controller:u1|H_Cont[9] ; VGA_B[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.474 ns  ; VGA_Controller:u1|H_Cont[6] ; VGA_B[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.472 ns  ; VGA_Controller:u1|H_Cont[3] ; VGA_R[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.469 ns  ; VGA_Controller:u1|H_Cont[9] ; VGA_R[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.466 ns  ; VGA_Controller:u1|H_Cont[3] ; VGA_B[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.465 ns  ; VGA_Controller:u1|H_Cont[3] ; VGA_B[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.464 ns  ; VGA_Controller:u1|V_Cont[3] ; VGA_G[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.464 ns  ; VGA_Controller:u1|V_Cont[4] ; VGA_G[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.463 ns  ; VGA_Controller:u1|H_Cont[9] ; VGA_B[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.461 ns  ; VGA_Controller:u1|H_Cont[6] ; VGA_B[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.461 ns  ; VGA_Controller:u1|H_Cont[4] ; VGA_R[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.459 ns  ; VGA_Controller:u1|V_Cont[3] ; VGA_G[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.459 ns  ; VGA_Controller:u1|V_Cont[4] ; VGA_G[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.457 ns  ; VGA_Controller:u1|H_Cont[7] ; VGA_B[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.453 ns  ; VGA_Controller:u1|H_Cont[9] ; VGA_R[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.447 ns  ; VGA_Controller:u1|V_Cont[1] ; VGA_G[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.447 ns  ; VGA_Controller:u1|H_Cont[7] ; VGA_R[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.446 ns  ; VGA_Controller:u1|V_Cont[7] ; VGA_G[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.444 ns  ; VGA_Controller:u1|H_Cont[5] ; VGA_G[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.441 ns  ; VGA_Controller:u1|H_Cont[7] ; VGA_B[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.436 ns  ; VGA_Controller:u1|H_Cont[9] ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.433 ns  ; VGA_Controller:u1|H_Cont[3] ; VGA_B[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.431 ns  ; VGA_Controller:u1|H_Cont[7] ; VGA_R[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.425 ns  ; VGA_Controller:u1|H_Cont[1] ; VGA_G[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.420 ns  ; VGA_Controller:u1|H_Cont[3] ; VGA_B[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.416 ns  ; VGA_Controller:u1|H_Cont[9] ; VGA_B[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.414 ns  ; VGA_Controller:u1|H_Cont[7] ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.414 ns  ; VGA_Controller:u1|V_Cont[2] ; VGA_R[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.411 ns  ; VGA_Controller:u1|H_Cont[9] ; VGA_R[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.409 ns  ; VGA_Controller:u1|V_Cont[6] ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.405 ns  ; VGA_Controller:u1|H_Cont[9] ; VGA_G[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.403 ns  ; VGA_Controller:u1|H_Cont[8] ; VGA_G[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.400 ns  ; VGA_Controller:u1|H_Cont[9] ; VGA_G[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.395 ns  ; VGA_Controller:u1|H_Cont[5] ; VGA_G[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.394 ns  ; VGA_Controller:u1|H_Cont[7] ; VGA_B[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.393 ns  ; VGA_Controller:u1|H_Cont[2] ; VGA_B[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.391 ns  ; VGA_Controller:u1|H_Cont[5] ; VGA_B[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.389 ns  ; VGA_Controller:u1|H_Cont[7] ; VGA_R[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.383 ns  ; VGA_Controller:u1|H_Cont[7] ; VGA_G[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.383 ns  ; VGA_Controller:u1|H_Cont[2] ; VGA_R[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.379 ns  ; VGA_Controller:u1|V_Cont[8] ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.379 ns  ; VGA_Controller:u1|H_Cont[9] ; VGA_R[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.378 ns  ; VGA_Controller:u1|V_Cont[6] ; VGA_G[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.378 ns  ; VGA_Controller:u1|H_Cont[7] ; VGA_G[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.377 ns  ; VGA_Controller:u1|H_Cont[2] ; VGA_B[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.375 ns  ; VGA_Controller:u1|H_Cont[1] ; VGA_G[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.373 ns  ; VGA_Controller:u1|H_Cont[9] ; VGA_B[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.373 ns  ; VGA_Controller:u1|V_Cont[6] ; VGA_G[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.372 ns  ; VGA_Controller:u1|H_Cont[9] ; VGA_B[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.367 ns  ; VGA_Controller:u1|V_Cont[3] ; VGA_R[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.367 ns  ; VGA_Controller:u1|V_Cont[4] ; VGA_R[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.367 ns  ; VGA_Controller:u1|H_Cont[2] ; VGA_R[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.359 ns  ; VGA_Controller:u1|H_Cont[6] ; VGA_R[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.357 ns  ; VGA_Controller:u1|H_Cont[7] ; VGA_R[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.353 ns  ; VGA_Controller:u1|H_Cont[8] ; VGA_G[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.353 ns  ; VGA_Controller:u1|H_Cont[5] ; VGA_G[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.351 ns  ; VGA_Controller:u1|H_Cont[7] ; VGA_B[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.350 ns  ; VGA_Controller:u1|H_Cont[7] ; VGA_B[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.350 ns  ; VGA_Controller:u1|H_Cont[2] ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.348 ns  ; VGA_Controller:u1|V_Cont[8] ; VGA_G[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.343 ns  ; VGA_Controller:u1|V_Cont[8] ; VGA_G[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.341 ns  ; VGA_Controller:u1|V_Cont[9] ; VGA_G[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.340 ns  ; VGA_Controller:u1|H_Cont[9] ; VGA_B[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.330 ns  ; VGA_Controller:u1|H_Cont[2] ; VGA_B[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.327 ns  ; VGA_Controller:u1|H_Cont[9] ; VGA_B[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.325 ns  ; VGA_Controller:u1|H_Cont[5] ; VGA_B[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.325 ns  ; VGA_Controller:u1|H_Cont[2] ; VGA_R[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.319 ns  ; VGA_Controller:u1|H_Cont[2] ; VGA_G[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.318 ns  ; VGA_Controller:u1|H_Cont[7] ; VGA_B[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.318 ns  ; VGA_Controller:u1|H_Cont[3] ; VGA_R[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.314 ns  ; VGA_Controller:u1|H_Cont[2] ; VGA_G[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.305 ns  ; VGA_Controller:u1|H_Cont[7] ; VGA_B[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.303 ns  ; VGA_Controller:u1|H_Cont[5] ; VGA_G[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.301 ns  ; VGA_Controller:u1|H_Cont[4] ; VGA_R[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.293 ns  ; VGA_Controller:u1|H_Cont[2] ; VGA_R[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.291 ns  ; VGA_Controller:u1|V_Cont[9] ; VGA_G[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.289 ns  ; VGA_Controller:u1|V_Cont[1] ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.288 ns  ; VGA_Controller:u1|V_Cont[7] ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.287 ns  ; VGA_Controller:u1|H_Cont[2] ; VGA_B[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.286 ns  ; VGA_Controller:u1|H_Cont[2] ; VGA_B[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.285 ns  ; VGA_Controller:u1|H_Cont[4] ; VGA_R[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.275 ns  ; VGA_Controller:u1|H_Cont[4] ; VGA_R[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.264 ns  ; VGA_Controller:u1|V_Cont[5] ; VGA_B[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.260 ns  ; VGA_Controller:u1|H_Cont[1] ; VGA_B[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.258 ns  ; VGA_Controller:u1|V_Cont[1] ; VGA_G[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.257 ns  ; VGA_Controller:u1|V_Cont[7] ; VGA_G[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.254 ns  ; VGA_Controller:u1|H_Cont[2] ; VGA_B[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.253 ns  ; VGA_Controller:u1|V_Cont[1] ; VGA_G[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.252 ns  ; VGA_Controller:u1|V_Cont[7] ; VGA_G[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.251 ns  ; VGA_Controller:u1|V_Cont[8] ; VGA_R[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.250 ns  ; VGA_Controller:u1|H_Cont[1] ; VGA_R[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.246 ns  ; VGA_Controller:u1|H_Cont[5] ; VGA_G[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.244 ns  ; VGA_Controller:u1|H_Cont[1] ; VGA_B[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.241 ns  ; VGA_Controller:u1|H_Cont[2] ; VGA_B[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.234 ns  ; VGA_Controller:u1|H_Cont[1] ; VGA_R[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.231 ns  ; VGA_Controller:u1|H_Cont[4] ; VGA_G[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.225 ns  ; VGA_Controller:u1|H_Cont[9] ; VGA_R[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.217 ns  ; VGA_Controller:u1|H_Cont[1] ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.203 ns  ; VGA_Controller:u1|H_Cont[7] ; VGA_R[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.199 ns  ; VGA_Controller:u1|H_Cont[6] ; VGA_R[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.197 ns  ; VGA_Controller:u1|H_Cont[1] ; VGA_B[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.195 ns  ; VGA_Controller:u1|H_Cont[8] ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.192 ns  ; VGA_Controller:u1|V_Cont[8] ; VGA_B[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.192 ns  ; VGA_Controller:u1|H_Cont[1] ; VGA_R[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.186 ns  ; VGA_Controller:u1|H_Cont[1] ; VGA_G[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.183 ns  ; VGA_Controller:u1|H_Cont[6] ; VGA_R[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.182 ns  ; VGA_Controller:u1|H_Cont[4] ; VGA_G[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.182 ns  ; VGA_Controller:u1|V_Cont[8] ; VGA_R[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.181 ns  ; VGA_Controller:u1|H_Cont[1] ; VGA_G[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.178 ns  ; VGA_Controller:u1|H_Cont[4] ; VGA_B[9] ; CLOCK_50   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                             ;          ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------+----------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------+---------------------------------------------+------------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From       ; To                                          ; To Clock   ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------+---------------------------------------------+------------+
; N/A                                     ; None                                                ; 2.208 ns  ; GPIO_1[7]  ; rCCD_DATA[7]                                ; GPIO_1[10] ;
; N/A                                     ; None                                                ; 2.208 ns  ; GPIO_1[6]  ; rCCD_DATA[6]                                ; GPIO_1[10] ;
; N/A                                     ; None                                                ; 2.200 ns  ; GPIO_1[12] ; rCCD_LVAL                                   ; GPIO_1[10] ;
; N/A                                     ; None                                                ; 2.200 ns  ; GPIO_1[13] ; rCCD_FVAL                                   ; GPIO_1[10] ;
; N/A                                     ; None                                                ; 2.194 ns  ; GPIO_1[2]  ; rCCD_DATA[4]                                ; GPIO_1[10] ;
; N/A                                     ; None                                                ; 2.194 ns  ; GPIO_1[3]  ; rCCD_DATA[3]                                ; GPIO_1[10] ;
; N/A                                     ; None                                                ; 2.180 ns  ; GPIO_1[9]  ; rCCD_DATA[9]                                ; GPIO_1[10] ;
; N/A                                     ; None                                                ; 2.180 ns  ; GPIO_1[8]  ; rCCD_DATA[8]                                ; GPIO_1[10] ;
; N/A                                     ; None                                                ; 2.178 ns  ; GPIO_1[4]  ; rCCD_DATA[5]                                ; GPIO_1[10] ;
; N/A                                     ; None                                                ; 2.168 ns  ; GPIO_1[5]  ; rCCD_DATA[2]                                ; GPIO_1[10] ;
; N/A                                     ; None                                                ; 2.164 ns  ; GPIO_1[1]  ; rCCD_DATA[1]                                ; GPIO_1[10] ;
; N/A                                     ; None                                                ; 2.164 ns  ; GPIO_1[0]  ; rCCD_DATA[0]                                ; GPIO_1[10] ;
; N/A                                     ; None                                                ; 1.678 ns  ; SW[0]      ; I2C_CCD_Config:u7|mI2C_DATA[0]              ; CLOCK_50   ;
; N/A                                     ; None                                                ; 1.492 ns  ; SW[2]      ; I2C_CCD_Config:u7|mI2C_DATA[2]              ; CLOCK_50   ;
; N/A                                     ; None                                                ; 1.323 ns  ; SW[10]     ; I2C_CCD_Config:u7|mI2C_DATA[2]              ; CLOCK_50   ;
; N/A                                     ; None                                                ; 1.307 ns  ; SW[11]     ; I2C_CCD_Config:u7|mI2C_DATA[3]              ; CLOCK_50   ;
; N/A                                     ; None                                                ; 1.307 ns  ; SW[12]     ; I2C_CCD_Config:u7|mI2C_DATA[4]              ; CLOCK_50   ;
; N/A                                     ; None                                                ; 1.246 ns  ; SW[1]      ; I2C_CCD_Config:u7|mI2C_DATA[1]              ; CLOCK_50   ;
; N/A                                     ; None                                                ; 0.930 ns  ; SW[9]      ; I2C_CCD_Config:u7|mI2C_DATA[1]              ; CLOCK_50   ;
; N/A                                     ; None                                                ; 0.919 ns  ; SW[8]      ; I2C_CCD_Config:u7|mI2C_DATA[0]              ; CLOCK_50   ;
; N/A                                     ; None                                                ; 0.685 ns  ; SW[3]      ; I2C_CCD_Config:u7|mI2C_DATA[3]              ; CLOCK_50   ;
; N/A                                     ; None                                                ; 0.438 ns  ; SW[6]      ; I2C_CCD_Config:u7|mI2C_DATA[6]              ; CLOCK_50   ;
; N/A                                     ; None                                                ; 0.334 ns  ; SW[4]      ; I2C_CCD_Config:u7|mI2C_DATA[4]              ; CLOCK_50   ;
; N/A                                     ; None                                                ; 0.244 ns  ; SW[5]      ; I2C_CCD_Config:u7|mI2C_DATA[5]              ; CLOCK_50   ;
; N/A                                     ; None                                                ; -0.647 ns ; SW[7]      ; I2C_CCD_Config:u7|mI2C_DATA[7]              ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.364 ns ; KEY[3]     ; CCD_Capture:u3|mSTART                       ; GPIO_1[10] ;
; N/A                                     ; None                                                ; -2.375 ns ; KEY[1]     ; yadd[1]                                     ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.375 ns ; KEY[1]     ; yadd[2]                                     ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.375 ns ; KEY[1]     ; yadd[3]                                     ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.375 ns ; KEY[1]     ; yadd[4]                                     ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.375 ns ; KEY[1]     ; yadd[5]                                     ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.375 ns ; KEY[1]     ; yadd[6]                                     ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.375 ns ; KEY[1]     ; yadd[7]                                     ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.375 ns ; KEY[1]     ; yadd[8]                                     ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.375 ns ; KEY[1]     ; yadd[0]                                     ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.438 ns ; KEY[1]     ; state.init1                                 ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.438 ns ; KEY[1]     ; flag                                        ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.743 ns ; KEY[2]     ; CCD_Capture:u3|mSTART                       ; GPIO_1[10] ;
; N/A                                     ; None                                                ; -2.750 ns ; KEY[0]     ; wr_addr[5]                                  ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.751 ns ; KEY[0]     ; wr_addr[2]                                  ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.752 ns ; KEY[0]     ; wr_addr[6]                                  ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.753 ns ; KEY[0]     ; wr_addr[0]                                  ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.753 ns ; KEY[0]     ; wr_addr[4]                                  ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.754 ns ; KEY[0]     ; wr_addr[3]                                  ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.770 ns ; KEY[0]     ; gpu_func_draw_line:line_drawing|pos_y[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.772 ns ; KEY[0]     ; gpu_func_draw_line:line_drawing|pos_y[4]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.776 ns ; KEY[0]     ; gpu_func_draw_line:line_drawing|pos_y[7]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.776 ns ; KEY[0]     ; Yaddr_center_pre[7]                         ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.809 ns ; KEY[0]     ; gpu_func_draw_line:line_drawing|pos_x[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.809 ns ; KEY[0]     ; gpu_func_draw_line:line_drawing|pos_x[7]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.811 ns ; KEY[0]     ; wr_addr[11]                                 ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.811 ns ; KEY[0]     ; wr_addr[15]                                 ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.812 ns ; KEY[0]     ; wr_addr[12]                                 ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.814 ns ; KEY[0]     ; wr_addr[14]                                 ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.814 ns ; KEY[0]     ; wr_addr[13]                                 ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.817 ns ; KEY[0]     ; gpu_func_draw_line:line_drawing|pos_x[5]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.854 ns ; KEY[0]     ; wr_addr[7]                                  ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.854 ns ; KEY[0]     ; wr_addr[10]                                 ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.854 ns ; KEY[0]     ; gpu_func_draw_line:line_drawing|pos_x[4]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.857 ns ; KEY[0]     ; wr_addr[16]                                 ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.857 ns ; KEY[0]     ; gpu_func_draw_line:line_drawing|pos_y[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.857 ns ; KEY[0]     ; gpu_func_draw_line:line_drawing|pos_y[8]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.902 ns ; KEY[0]     ; wr_addr[8]                                  ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.903 ns ; KEY[0]     ; wr_addr[1]                                  ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.904 ns ; KEY[0]     ; wr_addr[9]                                  ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.919 ns ; KEY[1]     ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[15]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.919 ns ; KEY[1]     ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.922 ns ; KEY[1]     ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.922 ns ; KEY[1]     ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.922 ns ; KEY[1]     ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.922 ns ; KEY[1]     ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.922 ns ; KEY[1]     ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.922 ns ; KEY[1]     ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.922 ns ; KEY[1]     ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.922 ns ; KEY[1]     ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.922 ns ; KEY[1]     ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.922 ns ; KEY[1]     ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.922 ns ; KEY[1]     ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.922 ns ; KEY[1]     ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.974 ns ; KEY[0]     ; counter_addr1[0]                            ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.976 ns ; KEY[0]     ; Xaddr_center[3]                             ; CLOCK_50   ;
; N/A                                     ; None                                                ; -2.976 ns ; KEY[0]     ; Yaddr_center[2]                             ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.037 ns ; KEY[0]     ; Xaddr_center_pre[7]                         ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.043 ns ; SW[13]     ; I2C_CCD_Config:u7|mI2C_DATA[5]              ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.047 ns ; KEY[0]     ; counter_addr1[1]                            ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.048 ns ; KEY[0]     ; counter_addr2[0]                            ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.061 ns ; KEY[0]     ; Xaddr_center_pre[3]                         ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.063 ns ; KEY[0]     ; Xaddr_center_pre[1]                         ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.063 ns ; KEY[0]     ; Xaddr_center_pre[2]                         ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.063 ns ; KEY[0]     ; Xaddr_center_pre[8]                         ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.067 ns ; SW[14]     ; I2C_CCD_Config:u7|mI2C_DATA[6]              ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.098 ns ; KEY[0]     ; Yaddr_center_pre[1]                         ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.098 ns ; KEY[0]     ; Yaddr_center_pre[3]                         ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.101 ns ; KEY[0]     ; Yaddr_center_pre[6]                         ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.101 ns ; KEY[0]     ; Yaddr_center_pre[8]                         ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.101 ns ; KEY[0]     ; Yaddr_center_pre[0]                         ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.102 ns ; KEY[0]     ; Yaddr_center_pre[4]                         ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.103 ns ; KEY[0]     ; Yaddr_center_pre[5]                         ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.126 ns ; KEY[0]     ; gpu_func_draw_line:line_drawing|pos_x[6]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.146 ns ; KEY[0]     ; rd_addr[0]                                  ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.146 ns ; KEY[0]     ; rd_addr[1]                                  ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.146 ns ; KEY[0]     ; rd_addr[2]                                  ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.146 ns ; KEY[0]     ; rd_addr[3]                                  ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.146 ns ; KEY[0]     ; rd_addr[4]                                  ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.146 ns ; KEY[0]     ; rd_addr[5]                                  ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.146 ns ; KEY[0]     ; rd_addr[6]                                  ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.146 ns ; KEY[0]     ; rd_addr[7]                                  ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.165 ns ; KEY[1]     ; xadd[1]                                     ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.165 ns ; KEY[1]     ; xadd[2]                                     ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.165 ns ; KEY[1]     ; xadd[3]                                     ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.165 ns ; KEY[1]     ; xadd[4]                                     ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.165 ns ; KEY[1]     ; xadd[5]                                     ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.165 ns ; KEY[1]     ; xadd[7]                                     ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.165 ns ; KEY[1]     ; xadd[6]                                     ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.165 ns ; KEY[1]     ; xadd[8]                                     ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.165 ns ; KEY[1]     ; xadd[9]                                     ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.165 ns ; KEY[1]     ; xadd[0]                                     ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.200 ns ; KEY[0]     ; gpu_func_draw_line:line_drawing|pos_y[6]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.204 ns ; KEY[0]     ; gpu_func_draw_line:line_drawing|pos_y[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.204 ns ; KEY[0]     ; gpu_func_draw_line:line_drawing|pos_y[5]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.207 ns ; KEY[0]     ; gpu_func_draw_line:line_drawing|pos_x[9]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.306 ns ; KEY[1]     ; we                                          ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.345 ns ; KEY[0]     ; Yaddr_center_pre[2]                         ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.348 ns ; KEY[0]     ; Yaddr_center[3]                             ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.395 ns ; KEY[0]     ; state.init1                                 ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.395 ns ; KEY[0]     ; flag                                        ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.443 ns ; KEY[0]     ; penup                                       ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.443 ns ; KEY[0]     ; draw                                        ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.479 ns ; KEY[1]     ; mem_data[1]                                 ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.479 ns ; KEY[1]     ; mem_data[0]                                 ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.500 ns ; KEY[0]     ; Xaddr_center_pre[6]                         ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.518 ns ; KEY[0]     ; Yaddr_center[1]                             ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.519 ns ; KEY[0]     ; Xaddr_center_pre[0]                         ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.527 ns ; KEY[0]     ; gpu_func_draw_line:line_drawing|state.final ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.529 ns ; KEY[0]     ; gpu_func_draw_line:line_drawing|state.incre ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.530 ns ; KEY[0]     ; gpu_func_draw_line:line_drawing|state.last  ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.556 ns ; KEY[1]     ; I2C_CCD_Config:u7|mI2C_DATA[8]              ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.556 ns ; KEY[1]     ; I2C_CCD_Config:u7|mI2C_DATA[12]             ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.556 ns ; KEY[1]     ; I2C_CCD_Config:u7|mI2C_DATA[13]             ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.556 ns ; KEY[1]     ; I2C_CCD_Config:u7|mI2C_DATA[7]              ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.556 ns ; KEY[1]     ; I2C_CCD_Config:u7|mI2C_DATA[9]              ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.583 ns ; KEY[0]     ; Yaddr_center[8]                             ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.583 ns ; KEY[0]     ; Yaddr_center[6]                             ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.583 ns ; KEY[0]     ; Yaddr_center[5]                             ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.583 ns ; KEY[0]     ; Yaddr_center[4]                             ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.627 ns ; KEY[0]     ; Xaddr_center[4]                             ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.627 ns ; KEY[0]     ; Xaddr_center[6]                             ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.631 ns ; KEY[0]     ; Yaddr_center[0]                             ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.631 ns ; KEY[0]     ; Yaddr_center[7]                             ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.639 ns ; KEY[0]     ; Xaddr_center_pre[4]                         ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.639 ns ; KEY[0]     ; Xaddr_center_pre[5]                         ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.639 ns ; KEY[0]     ; Xaddr_center_pre[9]                         ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.645 ns ; KEY[0]     ; gpu_func_draw_line:line_drawing|start_after ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.647 ns ; KEY[0]     ; gpu_func_draw_line:line_drawing|pos_x[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.650 ns ; KEY[0]     ; gpu_func_draw_line:line_drawing|pos_x[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.651 ns ; KEY[0]     ; gpu_func_draw_line:line_drawing|pos_x[8]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.670 ns ; KEY[0]     ; gpu_func_draw_line:line_drawing|state.init  ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.681 ns ; KEY[0]     ; we                                          ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.723 ns ; KEY[1]     ; I2C_CCD_Config:u7|mI2C_DATA[4]              ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.723 ns ; KEY[1]     ; I2C_CCD_Config:u7|mI2C_DATA[0]              ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.723 ns ; KEY[1]     ; I2C_CCD_Config:u7|mI2C_DATA[5]              ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.723 ns ; KEY[1]     ; I2C_CCD_Config:u7|mI2C_DATA[6]              ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.723 ns ; KEY[1]     ; I2C_CCD_Config:u7|mI2C_DATA[1]              ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.723 ns ; KEY[1]     ; I2C_CCD_Config:u7|mI2C_DATA[2]              ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.723 ns ; KEY[1]     ; I2C_CCD_Config:u7|mI2C_DATA[3]              ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.723 ns ; KEY[1]     ; I2C_CCD_Config:u7|mI2C_DATA[10]             ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.723 ns ; KEY[1]     ; I2C_CCD_Config:u7|mI2C_DATA[11]             ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.747 ns ; KEY[0]     ; rd_addr[13]                                 ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.796 ns ; KEY[0]     ; color_sel.01                                ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.798 ns ; KEY[0]     ; Xaddr_center[5]                             ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.798 ns ; KEY[0]     ; Xaddr_center[8]                             ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.821 ns ; KEY[0]     ; Xaddr_center[7]                             ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.821 ns ; KEY[0]     ; Xaddr_center[9]                             ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.828 ns ; KEY[0]     ; gpu_func_draw_line:line_drawing|finished    ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.829 ns ; KEY[0]     ; rd_addr[11]                                 ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.829 ns ; KEY[0]     ; rd_addr[16]                                 ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.852 ns ; KEY[0]     ; Xaddr_center[0]                             ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.859 ns ; KEY[0]     ; Xaddr_center[1]                             ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.859 ns ; KEY[0]     ; Xaddr_center[2]                             ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.939 ns ; KEY[0]     ; color_sel.10                                ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.939 ns ; KEY[0]     ; color_sel.00                                ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.941 ns ; KEY[0]     ; xadd[1]                                     ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.941 ns ; KEY[0]     ; xadd[2]                                     ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.941 ns ; KEY[0]     ; xadd[3]                                     ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.941 ns ; KEY[0]     ; xadd[4]                                     ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.941 ns ; KEY[0]     ; xadd[5]                                     ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.941 ns ; KEY[0]     ; xadd[7]                                     ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.941 ns ; KEY[0]     ; xadd[6]                                     ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.941 ns ; KEY[0]     ; xadd[8]                                     ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.941 ns ; KEY[0]     ; xadd[9]                                     ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.941 ns ; KEY[0]     ; xadd[0]                                     ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.977 ns ; KEY[0]     ; mem_data[1]                                 ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.977 ns ; KEY[0]     ; mem_data[0]                                 ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.981 ns ; KEY[0]     ; yadd[1]                                     ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.981 ns ; KEY[0]     ; yadd[2]                                     ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.981 ns ; KEY[0]     ; yadd[3]                                     ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.981 ns ; KEY[0]     ; yadd[4]                                     ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.981 ns ; KEY[0]     ; yadd[5]                                     ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.981 ns ; KEY[0]     ; yadd[6]                                     ; CLOCK_50   ;
; N/A                                     ; None                                                ; -3.981 ns ; KEY[0]     ; yadd[7]                                     ; CLOCK_50   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;            ;                                             ;            ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------+---------------------------------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 10.0 Build 218 06/27/2010 SJ Full Version
    Info: Processing started: Wed Dec 08 10:46:15 2010
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2_CCD -c DE2_CCD --timing_analysis_only
Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.
Info: Only one processor detected - disabling parallel compilation
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "I2C_CCD_Config:u7|mI2C_CTRL_CLK" as buffer
    Info: Detected ripple clock "CCD_MCLK" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 3.287 ns for clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" between source register "Reset_Delay:u2|oRST_0" and destination register "Sdram_Control_4Port:u6|mADDR[17]"
    Info: + Largest register to register requirement is 7.392 ns
        Info: + Setup relationship between source and destination is 7.642 ns
            Info: + Latch edge is 7.642 ns
                Info: Clock period of Destination clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.036 ns
            Info: + Shortest clock path from clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" to destination register is 2.624 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 660; COMB Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.996 ns) + CELL(0.537 ns) = 2.624 ns; Loc. = LCFF_X16_Y11_N3; Fanout = 1; REG Node = 'Sdram_Control_4Port:u6|mADDR[17]'
                Info: Total cell delay = 0.537 ns ( 20.46 % )
                Info: Total interconnect delay = 2.087 ns ( 79.54 % )
            Info: - Longest clock path from clock "CLOCK_50" to source register is 2.660 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 41; COMB Node = 'CLOCK_50~clkctrl'
                Info: 3: + IC(1.006 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X17_Y12_N19; Fanout = 11; REG Node = 'Reset_Delay:u2|oRST_0'
                Info: Total cell delay = 1.536 ns ( 57.74 % )
                Info: Total interconnect delay = 1.124 ns ( 42.26 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 4.105 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y12_N19; Fanout = 11; REG Node = 'Reset_Delay:u2|oRST_0'
        Info: 2: + IC(0.802 ns) + CELL(0.150 ns) = 0.952 ns; Loc. = LCCOMB_X15_Y12_N18; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6|mWR~1'
        Info: 3: + IC(0.249 ns) + CELL(0.149 ns) = 1.350 ns; Loc. = LCCOMB_X15_Y12_N10; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6|mWR~2'
        Info: 4: + IC(0.271 ns) + CELL(0.438 ns) = 2.059 ns; Loc. = LCCOMB_X15_Y12_N2; Fanout = 3; COMB Node = 'Sdram_Control_4Port:u6|mWR~3'
        Info: 5: + IC(0.452 ns) + CELL(0.150 ns) = 2.661 ns; Loc. = LCCOMB_X16_Y12_N28; Fanout = 15; COMB Node = 'Sdram_Control_4Port:u6|mWR~5'
        Info: 6: + IC(0.784 ns) + CELL(0.660 ns) = 4.105 ns; Loc. = LCFF_X16_Y11_N3; Fanout = 1; REG Node = 'Sdram_Control_4Port:u6|mADDR[17]'
        Info: Total cell delay = 1.547 ns ( 37.69 % )
        Info: Total interconnect delay = 2.558 ns ( 62.31 % )
Info: No valid register-to-register data paths exist for clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1"
Info: Slack time is 33.918 ns for clock "GPIO_1[10]" between source register "CCD_Capture:u3|Y_Cont[0]" and destination register "RAW2RGB:u4|mCCD_G[10]"
    Info: Fmax is 164.42 MHz (period= 6.082 ns)
    Info: + Largest register to register requirement is 39.796 ns
        Info: + Setup relationship between source and destination is 40.000 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "GPIO_1[10]" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "GPIO_1[10]" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.010 ns
            Info: + Shortest clock path from clock "GPIO_1[10]" to destination register is 3.487 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_N24; Fanout = 1; CLK Node = 'GPIO_1[10]'
                Info: 2: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = IOC_X65_Y20_N3; Fanout = 1; COMB Node = 'GPIO_1[10]~30'
                Info: 3: + IC(1.073 ns) + CELL(0.000 ns) = 1.915 ns; Loc. = CLKCTRL_G5; Fanout = 881; COMB Node = 'GPIO_1[10]~30clkctrl'
                Info: 4: + IC(1.035 ns) + CELL(0.537 ns) = 3.487 ns; Loc. = LCFF_X27_Y4_N21; Fanout = 1; REG Node = 'RAW2RGB:u4|mCCD_G[10]'
                Info: Total cell delay = 1.379 ns ( 39.55 % )
                Info: Total interconnect delay = 2.108 ns ( 60.45 % )
            Info: - Longest clock path from clock "GPIO_1[10]" to source register is 3.477 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_N24; Fanout = 1; CLK Node = 'GPIO_1[10]'
                Info: 2: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = IOC_X65_Y20_N3; Fanout = 1; COMB Node = 'GPIO_1[10]~30'
                Info: 3: + IC(1.073 ns) + CELL(0.000 ns) = 1.915 ns; Loc. = CLKCTRL_G5; Fanout = 881; COMB Node = 'GPIO_1[10]~30clkctrl'
                Info: 4: + IC(1.025 ns) + CELL(0.537 ns) = 3.477 ns; Loc. = LCFF_X56_Y4_N11; Fanout = 54; REG Node = 'CCD_Capture:u3|Y_Cont[0]'
                Info: Total cell delay = 1.379 ns ( 39.66 % )
                Info: Total interconnect delay = 2.098 ns ( 60.34 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 5.878 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X56_Y4_N11; Fanout = 54; REG Node = 'CCD_Capture:u3|Y_Cont[0]'
        Info: 2: + IC(3.413 ns) + CELL(0.150 ns) = 3.563 ns; Loc. = LCCOMB_X27_Y6_N10; Fanout = 2; COMB Node = 'RAW2RGB:u4|Add0~12'
        Info: 3: + IC(0.751 ns) + CELL(0.414 ns) = 4.728 ns; Loc. = LCCOMB_X27_Y4_N2; Fanout = 2; COMB Node = 'RAW2RGB:u4|mCCD_G[1]~13'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 4.799 ns; Loc. = LCCOMB_X27_Y4_N4; Fanout = 2; COMB Node = 'RAW2RGB:u4|mCCD_G[2]~15'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 4.870 ns; Loc. = LCCOMB_X27_Y4_N6; Fanout = 2; COMB Node = 'RAW2RGB:u4|mCCD_G[3]~17'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 4.941 ns; Loc. = LCCOMB_X27_Y4_N8; Fanout = 2; COMB Node = 'RAW2RGB:u4|mCCD_G[4]~19'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 5.012 ns; Loc. = LCCOMB_X27_Y4_N10; Fanout = 2; COMB Node = 'RAW2RGB:u4|mCCD_G[5]~21'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 5.083 ns; Loc. = LCCOMB_X27_Y4_N12; Fanout = 2; COMB Node = 'RAW2RGB:u4|mCCD_G[6]~23'
        Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 5.242 ns; Loc. = LCCOMB_X27_Y4_N14; Fanout = 2; COMB Node = 'RAW2RGB:u4|mCCD_G[7]~25'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 5.313 ns; Loc. = LCCOMB_X27_Y4_N16; Fanout = 2; COMB Node = 'RAW2RGB:u4|mCCD_G[8]~27'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 5.384 ns; Loc. = LCCOMB_X27_Y4_N18; Fanout = 1; COMB Node = 'RAW2RGB:u4|mCCD_G[9]~29'
        Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 5.794 ns; Loc. = LCCOMB_X27_Y4_N20; Fanout = 1; COMB Node = 'RAW2RGB:u4|mCCD_G[10]~30'
        Info: 13: + IC(0.000 ns) + CELL(0.084 ns) = 5.878 ns; Loc. = LCFF_X27_Y4_N21; Fanout = 1; REG Node = 'RAW2RGB:u4|mCCD_G[10]'
        Info: Total cell delay = 1.714 ns ( 29.16 % )
        Info: Total interconnect delay = 4.164 ns ( 70.84 % )
Info: No valid register-to-register data paths exist for clock "GPIO_1[30]"
Info: No valid register-to-register data paths exist for clock "GPIO_1[31]"
Info: No valid register-to-register data paths exist for clock "GPIO_1[11]"
Info: Slack time is -36.287 ns for clock "CLOCK_50" between source register "counter[6]" and destination register "Yaddr_center[0]"
    Info: Fmax is 17.77 MHz (period= 56.287 ns)
    Info: + Largest register to register requirement is 19.771 ns
        Info: + Setup relationship between source and destination is 20.000 ns
            Info: + Latch edge is 20.000 ns
                Info: Clock period of Destination clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.015 ns
            Info: + Shortest clock path from clock "CLOCK_50" to destination register is 4.297 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 4; REG Node = 'CCD_MCLK'
                Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G1; Fanout = 2227; COMB Node = 'CCD_MCLK~clkctrl'
                Info: 4: + IC(1.010 ns) + CELL(0.537 ns) = 4.297 ns; Loc. = LCFF_X33_Y22_N17; Fanout = 10; REG Node = 'Yaddr_center[0]'
                Info: Total cell delay = 2.323 ns ( 54.06 % )
                Info: Total interconnect delay = 1.974 ns ( 45.94 % )
            Info: - Longest clock path from clock "CLOCK_50" to source register is 4.312 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 4; REG Node = 'CCD_MCLK'
                Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G1; Fanout = 2227; COMB Node = 'CCD_MCLK~clkctrl'
                Info: 4: + IC(1.025 ns) + CELL(0.537 ns) = 4.312 ns; Loc. = LCFF_X25_Y24_N25; Fanout = 65; REG Node = 'counter[6]'
                Info: Total cell delay = 2.323 ns ( 53.87 % )
                Info: Total interconnect delay = 1.989 ns ( 46.13 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 56.058 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y24_N25; Fanout = 65; REG Node = 'counter[6]'
        Info: 2: + IC(0.771 ns) + CELL(0.150 ns) = 0.921 ns; Loc. = LCCOMB_X27_Y24_N8; Fanout = 18; COMB Node = 'lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|selnose[115]~0'
        Info: 3: + IC(0.486 ns) + CELL(0.437 ns) = 1.844 ns; Loc. = LCCOMB_X27_Y24_N2; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[0]~22'
        Info: 4: + IC(0.701 ns) + CELL(0.150 ns) = 2.695 ns; Loc. = LCCOMB_X24_Y24_N18; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|selnose[23]~0'
        Info: 5: + IC(0.246 ns) + CELL(0.150 ns) = 3.091 ns; Loc. = LCCOMB_X24_Y24_N20; Fanout = 3; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[11]~23'
        Info: 6: + IC(0.273 ns) + CELL(0.414 ns) = 3.778 ns; Loc. = LCCOMB_X24_Y24_N6; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_2_result_int[1]~3'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.849 ns; Loc. = LCCOMB_X24_Y24_N8; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_2_result_int[2]~5'
        Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 4.259 ns; Loc. = LCCOMB_X24_Y24_N10; Fanout = 3; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_2_result_int[3]~6'
        Info: 9: + IC(0.261 ns) + CELL(0.150 ns) = 4.670 ns; Loc. = LCCOMB_X24_Y24_N14; Fanout = 3; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[22]~26'
        Info: 10: + IC(0.265 ns) + CELL(0.393 ns) = 5.328 ns; Loc. = LCCOMB_X24_Y24_N24; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_3_result_int[1]~3'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 5.399 ns; Loc. = LCCOMB_X24_Y24_N26; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_3_result_int[2]~5'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 5.470 ns; Loc. = LCCOMB_X24_Y24_N28; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_3_result_int[3]~7'
        Info: 13: + IC(0.000 ns) + CELL(0.410 ns) = 5.880 ns; Loc. = LCCOMB_X24_Y24_N30; Fanout = 4; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_3_result_int[4]~8'
        Info: 14: + IC(0.693 ns) + CELL(0.150 ns) = 6.723 ns; Loc. = LCCOMB_X27_Y24_N14; Fanout = 3; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[33]~30'
        Info: 15: + IC(0.261 ns) + CELL(0.393 ns) = 7.377 ns; Loc. = LCCOMB_X27_Y24_N22; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_4_result_int[1]~3'
        Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 7.448 ns; Loc. = LCCOMB_X27_Y24_N24; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_4_result_int[2]~5'
        Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 7.519 ns; Loc. = LCCOMB_X27_Y24_N26; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_4_result_int[3]~7'
        Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 7.590 ns; Loc. = LCCOMB_X27_Y24_N28; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_4_result_int[4]~9'
        Info: 19: + IC(0.000 ns) + CELL(0.410 ns) = 8.000 ns; Loc. = LCCOMB_X27_Y24_N30; Fanout = 5; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_4_result_int[5]~10'
        Info: 20: + IC(0.488 ns) + CELL(0.275 ns) = 8.763 ns; Loc. = LCCOMB_X28_Y24_N2; Fanout = 3; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[45]~34'
        Info: 21: + IC(0.256 ns) + CELL(0.485 ns) = 9.504 ns; Loc. = LCCOMB_X28_Y24_N14; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_5_result_int[2]~5'
        Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 9.575 ns; Loc. = LCCOMB_X28_Y24_N16; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_5_result_int[3]~7'
        Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 9.646 ns; Loc. = LCCOMB_X28_Y24_N18; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_5_result_int[4]~9'
        Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 9.717 ns; Loc. = LCCOMB_X28_Y24_N20; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_5_result_int[5]~11'
        Info: 25: + IC(0.000 ns) + CELL(0.410 ns) = 10.127 ns; Loc. = LCCOMB_X28_Y24_N22; Fanout = 6; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_5_result_int[6]~12'
        Info: 26: + IC(0.754 ns) + CELL(0.275 ns) = 11.156 ns; Loc. = LCCOMB_X28_Y23_N6; Fanout = 3; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[56]~40'
        Info: 27: + IC(0.267 ns) + CELL(0.504 ns) = 11.927 ns; Loc. = LCCOMB_X28_Y23_N14; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[2]~5'
        Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 11.998 ns; Loc. = LCCOMB_X28_Y23_N16; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[3]~7'
        Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 12.069 ns; Loc. = LCCOMB_X28_Y23_N18; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[4]~9'
        Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 12.140 ns; Loc. = LCCOMB_X28_Y23_N20; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[5]~11'
        Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 12.211 ns; Loc. = LCCOMB_X28_Y23_N22; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[6]~13'
        Info: 32: + IC(0.000 ns) + CELL(0.410 ns) = 12.621 ns; Loc. = LCCOMB_X28_Y23_N24; Fanout = 7; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[7]~14'
        Info: 33: + IC(0.505 ns) + CELL(0.150 ns) = 13.276 ns; Loc. = LCCOMB_X29_Y23_N2; Fanout = 3; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[66]~48'
        Info: 34: + IC(0.252 ns) + CELL(0.485 ns) = 14.013 ns; Loc. = LCCOMB_X29_Y23_N14; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[1]~3'
        Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 14.084 ns; Loc. = LCCOMB_X29_Y23_N16; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[2]~5'
        Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 14.155 ns; Loc. = LCCOMB_X29_Y23_N18; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[3]~7'
        Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 14.226 ns; Loc. = LCCOMB_X29_Y23_N20; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[4]~9'
        Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 14.297 ns; Loc. = LCCOMB_X29_Y23_N22; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[5]~11'
        Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 14.368 ns; Loc. = LCCOMB_X29_Y23_N24; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[6]~13'
        Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 14.439 ns; Loc. = LCCOMB_X29_Y23_N26; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[7]~15'
        Info: 41: + IC(0.000 ns) + CELL(0.410 ns) = 14.849 ns; Loc. = LCCOMB_X29_Y23_N28; Fanout = 8; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[8]~16'
        Info: 42: + IC(1.225 ns) + CELL(0.150 ns) = 16.224 ns; Loc. = LCCOMB_X33_Y19_N16; Fanout = 3; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[77]~56'
        Info: 43: + IC(0.701 ns) + CELL(0.393 ns) = 17.318 ns; Loc. = LCCOMB_X30_Y19_N8; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[1]~3'
        Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 17.389 ns; Loc. = LCCOMB_X30_Y19_N10; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[2]~5'
        Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 17.460 ns; Loc. = LCCOMB_X30_Y19_N12; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[3]~7'
        Info: 46: + IC(0.000 ns) + CELL(0.159 ns) = 17.619 ns; Loc. = LCCOMB_X30_Y19_N14; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[4]~9'
        Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 17.690 ns; Loc. = LCCOMB_X30_Y19_N16; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[5]~11'
        Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 17.761 ns; Loc. = LCCOMB_X30_Y19_N18; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[6]~13'
        Info: 49: + IC(0.000 ns) + CELL(0.071 ns) = 17.832 ns; Loc. = LCCOMB_X30_Y19_N20; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[7]~15'
        Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 17.903 ns; Loc. = LCCOMB_X30_Y19_N22; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[8]~17'
        Info: 51: + IC(0.000 ns) + CELL(0.410 ns) = 18.313 ns; Loc. = LCCOMB_X30_Y19_N24; Fanout = 9; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[9]~18'
        Info: 52: + IC(0.705 ns) + CELL(0.150 ns) = 19.168 ns; Loc. = LCCOMB_X33_Y19_N4; Fanout = 3; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[88]~65'
        Info: 53: + IC(0.459 ns) + CELL(0.393 ns) = 20.020 ns; Loc. = LCCOMB_X34_Y19_N10; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[1]~3'
        Info: 54: + IC(0.000 ns) + CELL(0.071 ns) = 20.091 ns; Loc. = LCCOMB_X34_Y19_N12; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[2]~5'
        Info: 55: + IC(0.000 ns) + CELL(0.159 ns) = 20.250 ns; Loc. = LCCOMB_X34_Y19_N14; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[3]~7'
        Info: 56: + IC(0.000 ns) + CELL(0.071 ns) = 20.321 ns; Loc. = LCCOMB_X34_Y19_N16; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[4]~9'
        Info: 57: + IC(0.000 ns) + CELL(0.071 ns) = 20.392 ns; Loc. = LCCOMB_X34_Y19_N18; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[5]~11'
        Info: 58: + IC(0.000 ns) + CELL(0.071 ns) = 20.463 ns; Loc. = LCCOMB_X34_Y19_N20; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[6]~13'
        Info: 59: + IC(0.000 ns) + CELL(0.071 ns) = 20.534 ns; Loc. = LCCOMB_X34_Y19_N22; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[7]~15'
        Info: 60: + IC(0.000 ns) + CELL(0.071 ns) = 20.605 ns; Loc. = LCCOMB_X34_Y19_N24; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[8]~17'
        Info: 61: + IC(0.000 ns) + CELL(0.071 ns) = 20.676 ns; Loc. = LCCOMB_X34_Y19_N26; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[9]~19'
        Info: 62: + IC(0.000 ns) + CELL(0.410 ns) = 21.086 ns; Loc. = LCCOMB_X34_Y19_N28; Fanout = 12; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[10]~20'
        Info: 63: + IC(0.750 ns) + CELL(0.150 ns) = 21.986 ns; Loc. = LCCOMB_X33_Y21_N20; Fanout = 3; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[99]~77'
        Info: 64: + IC(0.892 ns) + CELL(0.393 ns) = 23.271 ns; Loc. = LCCOMB_X32_Y19_N10; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[1]~3'
        Info: 65: + IC(0.000 ns) + CELL(0.071 ns) = 23.342 ns; Loc. = LCCOMB_X32_Y19_N12; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[2]~5'
        Info: 66: + IC(0.000 ns) + CELL(0.159 ns) = 23.501 ns; Loc. = LCCOMB_X32_Y19_N14; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[3]~7'
        Info: 67: + IC(0.000 ns) + CELL(0.071 ns) = 23.572 ns; Loc. = LCCOMB_X32_Y19_N16; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[4]~9'
        Info: 68: + IC(0.000 ns) + CELL(0.071 ns) = 23.643 ns; Loc. = LCCOMB_X32_Y19_N18; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[5]~11'
        Info: 69: + IC(0.000 ns) + CELL(0.071 ns) = 23.714 ns; Loc. = LCCOMB_X32_Y19_N20; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[6]~13'
        Info: 70: + IC(0.000 ns) + CELL(0.071 ns) = 23.785 ns; Loc. = LCCOMB_X32_Y19_N22; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[7]~15'
        Info: 71: + IC(0.000 ns) + CELL(0.071 ns) = 23.856 ns; Loc. = LCCOMB_X32_Y19_N24; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[8]~17'
        Info: 72: + IC(0.000 ns) + CELL(0.071 ns) = 23.927 ns; Loc. = LCCOMB_X32_Y19_N26; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[9]~19'
        Info: 73: + IC(0.000 ns) + CELL(0.071 ns) = 23.998 ns; Loc. = LCCOMB_X32_Y19_N28; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[10]~21'
        Info: 74: + IC(0.000 ns) + CELL(0.410 ns) = 24.408 ns; Loc. = LCCOMB_X32_Y19_N30; Fanout = 12; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[11]~22'
        Info: 75: + IC(1.007 ns) + CELL(0.271 ns) = 25.686 ns; Loc. = LCCOMB_X33_Y21_N14; Fanout = 3; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[110]~87'
        Info: 76: + IC(0.438 ns) + CELL(0.393 ns) = 26.517 ns; Loc. = LCCOMB_X32_Y21_N4; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[1]~3'
        Info: 77: + IC(0.000 ns) + CELL(0.071 ns) = 26.588 ns; Loc. = LCCOMB_X32_Y21_N6; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[2]~5'
        Info: 78: + IC(0.000 ns) + CELL(0.071 ns) = 26.659 ns; Loc. = LCCOMB_X32_Y21_N8; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[3]~7'
        Info: 79: + IC(0.000 ns) + CELL(0.071 ns) = 26.730 ns; Loc. = LCCOMB_X32_Y21_N10; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[4]~9'
        Info: 80: + IC(0.000 ns) + CELL(0.071 ns) = 26.801 ns; Loc. = LCCOMB_X32_Y21_N12; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[5]~11'
        Info: 81: + IC(0.000 ns) + CELL(0.159 ns) = 26.960 ns; Loc. = LCCOMB_X32_Y21_N14; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[6]~13'
        Info: 82: + IC(0.000 ns) + CELL(0.071 ns) = 27.031 ns; Loc. = LCCOMB_X32_Y21_N16; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[7]~15'
        Info: 83: + IC(0.000 ns) + CELL(0.071 ns) = 27.102 ns; Loc. = LCCOMB_X32_Y21_N18; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[8]~17'
        Info: 84: + IC(0.000 ns) + CELL(0.071 ns) = 27.173 ns; Loc. = LCCOMB_X32_Y21_N20; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[9]~19'
        Info: 85: + IC(0.000 ns) + CELL(0.071 ns) = 27.244 ns; Loc. = LCCOMB_X32_Y21_N22; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[10]~21'
        Info: 86: + IC(0.000 ns) + CELL(0.410 ns) = 27.654 ns; Loc. = LCCOMB_X32_Y21_N24; Fanout = 12; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[11]~22'
        Info: 87: + IC(0.262 ns) + CELL(0.275 ns) = 28.191 ns; Loc. = LCCOMB_X32_Y21_N26; Fanout = 3; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[121]~88'
        Info: 88: + IC(0.706 ns) + CELL(0.393 ns) = 29.290 ns; Loc. = LCCOMB_X34_Y21_N2; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[1]~3'
        Info: 89: + IC(0.000 ns) + CELL(0.071 ns) = 29.361 ns; Loc. = LCCOMB_X34_Y21_N4; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[2]~5'
        Info: 90: + IC(0.000 ns) + CELL(0.071 ns) = 29.432 ns; Loc. = LCCOMB_X34_Y21_N6; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[3]~7'
        Info: 91: + IC(0.000 ns) + CELL(0.071 ns) = 29.503 ns; Loc. = LCCOMB_X34_Y21_N8; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[4]~9'
        Info: 92: + IC(0.000 ns) + CELL(0.071 ns) = 29.574 ns; Loc. = LCCOMB_X34_Y21_N10; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[5]~11'
        Info: 93: + IC(0.000 ns) + CELL(0.071 ns) = 29.645 ns; Loc. = LCCOMB_X34_Y21_N12; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[6]~13'
        Info: 94: + IC(0.000 ns) + CELL(0.159 ns) = 29.804 ns; Loc. = LCCOMB_X34_Y21_N14; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[7]~15'
        Info: 95: + IC(0.000 ns) + CELL(0.071 ns) = 29.875 ns; Loc. = LCCOMB_X34_Y21_N16; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[8]~17'
        Info: 96: + IC(0.000 ns) + CELL(0.071 ns) = 29.946 ns; Loc. = LCCOMB_X34_Y21_N18; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[9]~19'
        Info: 97: + IC(0.000 ns) + CELL(0.071 ns) = 30.017 ns; Loc. = LCCOMB_X34_Y21_N20; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[10]~21'
        Info: 98: + IC(0.000 ns) + CELL(0.410 ns) = 30.427 ns; Loc. = LCCOMB_X34_Y21_N22; Fanout = 12; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[11]~22'
        Info: 99: + IC(0.758 ns) + CELL(0.150 ns) = 31.335 ns; Loc. = LCCOMB_X35_Y24_N8; Fanout = 3; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[135]~106'
        Info: 100: + IC(0.742 ns) + CELL(0.393 ns) = 32.470 ns; Loc. = LCCOMB_X36_Y21_N16; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[4]~9'
        Info: 101: + IC(0.000 ns) + CELL(0.071 ns) = 32.541 ns; Loc. = LCCOMB_X36_Y21_N18; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[5]~11'
        Info: 102: + IC(0.000 ns) + CELL(0.071 ns) = 32.612 ns; Loc. = LCCOMB_X36_Y21_N20; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[6]~13'
        Info: 103: + IC(0.000 ns) + CELL(0.071 ns) = 32.683 ns; Loc. = LCCOMB_X36_Y21_N22; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[7]~15'
        Info: 104: + IC(0.000 ns) + CELL(0.071 ns) = 32.754 ns; Loc. = LCCOMB_X36_Y21_N24; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[8]~17'
        Info: 105: + IC(0.000 ns) + CELL(0.071 ns) = 32.825 ns; Loc. = LCCOMB_X36_Y21_N26; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[9]~19'
        Info: 106: + IC(0.000 ns) + CELL(0.071 ns) = 32.896 ns; Loc. = LCCOMB_X36_Y21_N28; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[10]~21'
        Info: 107: + IC(0.000 ns) + CELL(0.410 ns) = 33.306 ns; Loc. = LCCOMB_X36_Y21_N30; Fanout = 13; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[11]~22'
        Info: 108: + IC(0.482 ns) + CELL(0.150 ns) = 33.938 ns; Loc. = LCCOMB_X35_Y21_N12; Fanout = 3; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[144]~109'
        Info: 109: + IC(0.745 ns) + CELL(0.393 ns) = 35.076 ns; Loc. = LCCOMB_X36_Y24_N8; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[2]~5'
        Info: 110: + IC(0.000 ns) + CELL(0.071 ns) = 35.147 ns; Loc. = LCCOMB_X36_Y24_N10; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[3]~7'
        Info: 111: + IC(0.000 ns) + CELL(0.071 ns) = 35.218 ns; Loc. = LCCOMB_X36_Y24_N12; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[4]~9'
        Info: 112: + IC(0.000 ns) + CELL(0.159 ns) = 35.377 ns; Loc. = LCCOMB_X36_Y24_N14; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[5]~11'
        Info: 113: + IC(0.000 ns) + CELL(0.071 ns) = 35.448 ns; Loc. = LCCOMB_X36_Y24_N16; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[6]~13'
        Info: 114: + IC(0.000 ns) + CELL(0.071 ns) = 35.519 ns; Loc. = LCCOMB_X36_Y24_N18; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[7]~15'
        Info: 115: + IC(0.000 ns) + CELL(0.071 ns) = 35.590 ns; Loc. = LCCOMB_X36_Y24_N20; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[8]~17'
        Info: 116: + IC(0.000 ns) + CELL(0.071 ns) = 35.661 ns; Loc. = LCCOMB_X36_Y24_N22; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[9]~19'
        Info: 117: + IC(0.000 ns) + CELL(0.071 ns) = 35.732 ns; Loc. = LCCOMB_X36_Y24_N24; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[10]~21'
        Info: 118: + IC(0.000 ns) + CELL(0.410 ns) = 36.142 ns; Loc. = LCCOMB_X36_Y24_N26; Fanout = 13; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[11]~22'
        Info: 119: + IC(0.513 ns) + CELL(0.275 ns) = 36.930 ns; Loc. = LCCOMB_X35_Y24_N28; Fanout = 3; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[155]~120'
        Info: 120: + IC(0.445 ns) + CELL(0.393 ns) = 37.768 ns; Loc. = LCCOMB_X34_Y24_N8; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[2]~5'
        Info: 121: + IC(0.000 ns) + CELL(0.071 ns) = 37.839 ns; Loc. = LCCOMB_X34_Y24_N10; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[3]~7'
        Info: 122: + IC(0.000 ns) + CELL(0.071 ns) = 37.910 ns; Loc. = LCCOMB_X34_Y24_N12; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[4]~9'
        Info: 123: + IC(0.000 ns) + CELL(0.159 ns) = 38.069 ns; Loc. = LCCOMB_X34_Y24_N14; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[5]~11'
        Info: 124: + IC(0.000 ns) + CELL(0.071 ns) = 38.140 ns; Loc. = LCCOMB_X34_Y24_N16; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[6]~13'
        Info: 125: + IC(0.000 ns) + CELL(0.071 ns) = 38.211 ns; Loc. = LCCOMB_X34_Y24_N18; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[7]~15'
        Info: 126: + IC(0.000 ns) + CELL(0.071 ns) = 38.282 ns; Loc. = LCCOMB_X34_Y24_N20; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[8]~17'
        Info: 127: + IC(0.000 ns) + CELL(0.071 ns) = 38.353 ns; Loc. = LCCOMB_X34_Y24_N22; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[9]~19'
        Info: 128: + IC(0.000 ns) + CELL(0.071 ns) = 38.424 ns; Loc. = LCCOMB_X34_Y24_N24; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[10]~21'
        Info: 129: + IC(0.000 ns) + CELL(0.410 ns) = 38.834 ns; Loc. = LCCOMB_X34_Y24_N26; Fanout = 13; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[11]~22'
        Info: 130: + IC(0.503 ns) + CELL(0.150 ns) = 39.487 ns; Loc. = LCCOMB_X35_Y24_N24; Fanout = 3; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[166]~131'
        Info: 131: + IC(0.678 ns) + CELL(0.393 ns) = 40.558 ns; Loc. = LCCOMB_X33_Y24_N10; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[2]~5'
        Info: 132: + IC(0.000 ns) + CELL(0.071 ns) = 40.629 ns; Loc. = LCCOMB_X33_Y24_N12; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[3]~7'
        Info: 133: + IC(0.000 ns) + CELL(0.159 ns) = 40.788 ns; Loc. = LCCOMB_X33_Y24_N14; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[4]~9'
        Info: 134: + IC(0.000 ns) + CELL(0.071 ns) = 40.859 ns; Loc. = LCCOMB_X33_Y24_N16; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[5]~11'
        Info: 135: + IC(0.000 ns) + CELL(0.071 ns) = 40.930 ns; Loc. = LCCOMB_X33_Y24_N18; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[6]~13'
        Info: 136: + IC(0.000 ns) + CELL(0.071 ns) = 41.001 ns; Loc. = LCCOMB_X33_Y24_N20; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[7]~15'
        Info: 137: + IC(0.000 ns) + CELL(0.071 ns) = 41.072 ns; Loc. = LCCOMB_X33_Y24_N22; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[8]~17'
        Info: 138: + IC(0.000 ns) + CELL(0.071 ns) = 41.143 ns; Loc. = LCCOMB_X33_Y24_N24; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[9]~19'
        Info: 139: + IC(0.000 ns) + CELL(0.071 ns) = 41.214 ns; Loc. = LCCOMB_X33_Y24_N26; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[10]~21'
        Info: 140: + IC(0.000 ns) + CELL(0.410 ns) = 41.624 ns; Loc. = LCCOMB_X33_Y24_N28; Fanout = 13; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[11]~22'
        Info: 141: + IC(0.255 ns) + CELL(0.150 ns) = 42.029 ns; Loc. = LCCOMB_X33_Y24_N30; Fanout = 3; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[176]~143'
        Info: 142: + IC(0.718 ns) + CELL(0.393 ns) = 43.140 ns; Loc. = LCCOMB_X31_Y24_N10; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[1]~3'
        Info: 143: + IC(0.000 ns) + CELL(0.071 ns) = 43.211 ns; Loc. = LCCOMB_X31_Y24_N12; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[2]~5'
        Info: 144: + IC(0.000 ns) + CELL(0.159 ns) = 43.370 ns; Loc. = LCCOMB_X31_Y24_N14; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[3]~7'
        Info: 145: + IC(0.000 ns) + CELL(0.071 ns) = 43.441 ns; Loc. = LCCOMB_X31_Y24_N16; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[4]~9'
        Info: 146: + IC(0.000 ns) + CELL(0.071 ns) = 43.512 ns; Loc. = LCCOMB_X31_Y24_N18; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[5]~11'
        Info: 147: + IC(0.000 ns) + CELL(0.071 ns) = 43.583 ns; Loc. = LCCOMB_X31_Y24_N20; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[6]~13'
        Info: 148: + IC(0.000 ns) + CELL(0.071 ns) = 43.654 ns; Loc. = LCCOMB_X31_Y24_N22; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[7]~15'
        Info: 149: + IC(0.000 ns) + CELL(0.071 ns) = 43.725 ns; Loc. = LCCOMB_X31_Y24_N24; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[8]~17'
        Info: 150: + IC(0.000 ns) + CELL(0.071 ns) = 43.796 ns; Loc. = LCCOMB_X31_Y24_N26; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[9]~19'
        Info: 151: + IC(0.000 ns) + CELL(0.071 ns) = 43.867 ns; Loc. = LCCOMB_X31_Y24_N28; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[10]~21'
        Info: 152: + IC(0.000 ns) + CELL(0.410 ns) = 44.277 ns; Loc. = LCCOMB_X31_Y24_N30; Fanout = 13; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[11]~22'
        Info: 153: + IC(0.483 ns) + CELL(0.150 ns) = 44.910 ns; Loc. = LCCOMB_X30_Y24_N30; Fanout = 3; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[187]~154'
        Info: 154: + IC(0.403 ns) + CELL(0.393 ns) = 45.706 ns; Loc. = LCCOMB_X29_Y24_N10; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[1]~3'
        Info: 155: + IC(0.000 ns) + CELL(0.071 ns) = 45.777 ns; Loc. = LCCOMB_X29_Y24_N12; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[2]~5'
        Info: 156: + IC(0.000 ns) + CELL(0.159 ns) = 45.936 ns; Loc. = LCCOMB_X29_Y24_N14; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[3]~7'
        Info: 157: + IC(0.000 ns) + CELL(0.071 ns) = 46.007 ns; Loc. = LCCOMB_X29_Y24_N16; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[4]~9'
        Info: 158: + IC(0.000 ns) + CELL(0.071 ns) = 46.078 ns; Loc. = LCCOMB_X29_Y24_N18; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[5]~11'
        Info: 159: + IC(0.000 ns) + CELL(0.071 ns) = 46.149 ns; Loc. = LCCOMB_X29_Y24_N20; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[6]~13'
        Info: 160: + IC(0.000 ns) + CELL(0.071 ns) = 46.220 ns; Loc. = LCCOMB_X29_Y24_N22; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[7]~15'
        Info: 161: + IC(0.000 ns) + CELL(0.071 ns) = 46.291 ns; Loc. = LCCOMB_X29_Y24_N24; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[8]~17'
        Info: 162: + IC(0.000 ns) + CELL(0.071 ns) = 46.362 ns; Loc. = LCCOMB_X29_Y24_N26; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[9]~19'
        Info: 163: + IC(0.000 ns) + CELL(0.071 ns) = 46.433 ns; Loc. = LCCOMB_X29_Y24_N28; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[10]~21'
        Info: 164: + IC(0.000 ns) + CELL(0.410 ns) = 46.843 ns; Loc. = LCCOMB_X29_Y24_N30; Fanout = 13; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[11]~22'
        Info: 165: + IC(0.504 ns) + CELL(0.275 ns) = 47.622 ns; Loc. = LCCOMB_X30_Y24_N22; Fanout = 3; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[201]~162'
        Info: 166: + IC(0.759 ns) + CELL(0.393 ns) = 48.774 ns; Loc. = LCCOMB_X29_Y22_N8; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[4]~9'
        Info: 167: + IC(0.000 ns) + CELL(0.071 ns) = 48.845 ns; Loc. = LCCOMB_X29_Y22_N10; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[5]~11'
        Info: 168: + IC(0.000 ns) + CELL(0.071 ns) = 48.916 ns; Loc. = LCCOMB_X29_Y22_N12; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[6]~13'
        Info: 169: + IC(0.000 ns) + CELL(0.159 ns) = 49.075 ns; Loc. = LCCOMB_X29_Y22_N14; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[7]~15'
        Info: 170: + IC(0.000 ns) + CELL(0.071 ns) = 49.146 ns; Loc. = LCCOMB_X29_Y22_N16; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[8]~17'
        Info: 171: + IC(0.000 ns) + CELL(0.071 ns) = 49.217 ns; Loc. = LCCOMB_X29_Y22_N18; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[9]~19'
        Info: 172: + IC(0.000 ns) + CELL(0.071 ns) = 49.288 ns; Loc. = LCCOMB_X29_Y22_N20; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[10]~21'
        Info: 173: + IC(0.000 ns) + CELL(0.410 ns) = 49.698 ns; Loc. = LCCOMB_X29_Y22_N22; Fanout = 13; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[11]~22'
        Info: 174: + IC(0.795 ns) + CELL(0.150 ns) = 50.643 ns; Loc. = LCCOMB_X30_Y24_N2; Fanout = 3; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[213]~173'
        Info: 175: + IC(0.754 ns) + CELL(0.414 ns) = 51.811 ns; Loc. = LCCOMB_X31_Y22_N16; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[5]~11'
        Info: 176: + IC(0.000 ns) + CELL(0.071 ns) = 51.882 ns; Loc. = LCCOMB_X31_Y22_N18; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[6]~13'
        Info: 177: + IC(0.000 ns) + CELL(0.071 ns) = 51.953 ns; Loc. = LCCOMB_X31_Y22_N20; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[7]~15'
        Info: 178: + IC(0.000 ns) + CELL(0.071 ns) = 52.024 ns; Loc. = LCCOMB_X31_Y22_N22; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[8]~17'
        Info: 179: + IC(0.000 ns) + CELL(0.071 ns) = 52.095 ns; Loc. = LCCOMB_X31_Y22_N24; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[9]~19'
        Info: 180: + IC(0.000 ns) + CELL(0.071 ns) = 52.166 ns; Loc. = LCCOMB_X31_Y22_N26; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[10]~21'
        Info: 181: + IC(0.000 ns) + CELL(0.410 ns) = 52.576 ns; Loc. = LCCOMB_X31_Y22_N28; Fanout = 12; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[11]~22'
        Info: 182: + IC(0.476 ns) + CELL(0.150 ns) = 53.202 ns; Loc. = LCCOMB_X32_Y22_N30; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[220]~187'
        Info: 183: + IC(0.254 ns) + CELL(0.393 ns) = 53.849 ns; Loc. = LCCOMB_X32_Y22_N4; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[1]~3'
        Info: 184: + IC(0.000 ns) + CELL(0.071 ns) = 53.920 ns; Loc. = LCCOMB_X32_Y22_N6; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[2]~5'
        Info: 185: + IC(0.000 ns) + CELL(0.071 ns) = 53.991 ns; Loc. = LCCOMB_X32_Y22_N8; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[3]~7'
        Info: 186: + IC(0.000 ns) + CELL(0.071 ns) = 54.062 ns; Loc. = LCCOMB_X32_Y22_N10; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[4]~9'
        Info: 187: + IC(0.000 ns) + CELL(0.071 ns) = 54.133 ns; Loc. = LCCOMB_X32_Y22_N12; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[5]~11'
        Info: 188: + IC(0.000 ns) + CELL(0.159 ns) = 54.292 ns; Loc. = LCCOMB_X32_Y22_N14; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[6]~13'
        Info: 189: + IC(0.000 ns) + CELL(0.071 ns) = 54.363 ns; Loc. = LCCOMB_X32_Y22_N16; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[7]~15'
        Info: 190: + IC(0.000 ns) + CELL(0.071 ns) = 54.434 ns; Loc. = LCCOMB_X32_Y22_N18; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[8]~17'
        Info: 191: + IC(0.000 ns) + CELL(0.071 ns) = 54.505 ns; Loc. = LCCOMB_X32_Y22_N20; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[9]~19'
        Info: 192: + IC(0.000 ns) + CELL(0.071 ns) = 54.576 ns; Loc. = LCCOMB_X32_Y22_N22; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[10]~21'
        Info: 193: + IC(0.000 ns) + CELL(0.410 ns) = 54.986 ns; Loc. = LCCOMB_X32_Y22_N24; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[11]~22'
        Info: 194: + IC(0.447 ns) + CELL(0.150 ns) = 55.583 ns; Loc. = LCCOMB_X33_Y22_N0; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[11]~22_wirecell'
        Info: 195: + IC(0.242 ns) + CELL(0.149 ns) = 55.974 ns; Loc. = LCCOMB_X33_Y22_N16; Fanout = 1; COMB Node = 'Yaddr_center[0]~feeder'
        Info: 196: + IC(0.000 ns) + CELL(0.084 ns) = 56.058 ns; Loc. = LCFF_X33_Y22_N17; Fanout = 10; REG Node = 'Yaddr_center[0]'
        Info: Total cell delay = 31.478 ns ( 56.15 % )
        Info: Total interconnect delay = 24.580 ns ( 43.85 % )
Warning: Can't achieve timing requirement Clock Setup: 'CLOCK_50' along 412 path(s). See Report window for details.
Info: Minimum slack time is 391 ps for clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" between source register "Sdram_Control_4Port:u6|command:command1|rw_flag" and destination register "Sdram_Control_4Port:u6|command:command1|rw_flag"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y10_N1; Fanout = 3; REG Node = 'Sdram_Control_4Port:u6|command:command1|rw_flag'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X11_Y10_N0; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6|command:command1|rw_flag~1'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X11_Y10_N1; Fanout = 3; REG Node = 'Sdram_Control_4Port:u6|command:command1|rw_flag'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.358 ns
                Info: Clock period of Destination clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.358 ns
                Info: Clock period of Source clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" to destination register is 2.625 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 660; COMB Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.997 ns) + CELL(0.537 ns) = 2.625 ns; Loc. = LCFF_X11_Y10_N1; Fanout = 3; REG Node = 'Sdram_Control_4Port:u6|command:command1|rw_flag'
                Info: Total cell delay = 0.537 ns ( 20.46 % )
                Info: Total interconnect delay = 2.088 ns ( 79.54 % )
            Info: - Shortest clock path from clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" to source register is 2.625 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 660; COMB Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.997 ns) + CELL(0.537 ns) = 2.625 ns; Loc. = LCFF_X11_Y10_N1; Fanout = 3; REG Node = 'Sdram_Control_4Port:u6|command:command1|rw_flag'
                Info: Total cell delay = 0.537 ns ( 20.46 % )
                Info: Total interconnect delay = 2.088 ns ( 79.54 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 391 ps for clock "GPIO_1[10]" between source register "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]" and destination register "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y9_N25; Fanout = 4; REG Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X12_Y9_N24; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]~3'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X12_Y9_N25; Fanout = 4; REG Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "GPIO_1[10]" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "GPIO_1[10]" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "GPIO_1[10]" to destination register is 3.448 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_N24; Fanout = 1; CLK Node = 'GPIO_1[10]'
                Info: 2: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = IOC_X65_Y20_N3; Fanout = 1; COMB Node = 'GPIO_1[10]~30'
                Info: 3: + IC(1.073 ns) + CELL(0.000 ns) = 1.915 ns; Loc. = CLKCTRL_G5; Fanout = 881; COMB Node = 'GPIO_1[10]~30clkctrl'
                Info: 4: + IC(0.996 ns) + CELL(0.537 ns) = 3.448 ns; Loc. = LCFF_X12_Y9_N25; Fanout = 4; REG Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]'
                Info: Total cell delay = 1.379 ns ( 39.99 % )
                Info: Total interconnect delay = 2.069 ns ( 60.01 % )
            Info: - Shortest clock path from clock "GPIO_1[10]" to source register is 3.448 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_N24; Fanout = 1; CLK Node = 'GPIO_1[10]'
                Info: 2: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = IOC_X65_Y20_N3; Fanout = 1; COMB Node = 'GPIO_1[10]~30'
                Info: 3: + IC(1.073 ns) + CELL(0.000 ns) = 1.915 ns; Loc. = CLKCTRL_G5; Fanout = 881; COMB Node = 'GPIO_1[10]~30clkctrl'
                Info: 4: + IC(0.996 ns) + CELL(0.537 ns) = 3.448 ns; Loc. = LCFF_X12_Y9_N25; Fanout = 4; REG Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]'
                Info: Total cell delay = 1.379 ns ( 39.99 % )
                Info: Total interconnect delay = 2.069 ns ( 60.01 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 391 ps for clock "CLOCK_50" between source register "I2C_CCD_Config:u7|I2C_Controller:u0|SCLK" and destination register "I2C_CCD_Config:u7|I2C_Controller:u0|SCLK"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y18_N21; Fanout = 3; REG Node = 'I2C_CCD_Config:u7|I2C_Controller:u0|SCLK'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X57_Y18_N20; Fanout = 1; COMB Node = 'I2C_CCD_Config:u7|I2C_Controller:u0|SCLK~4'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X57_Y18_N21; Fanout = 3; REG Node = 'I2C_CCD_Config:u7|I2C_Controller:u0|SCLK'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "CLOCK_50" to destination register is 4.320 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N29; Fanout = 3; REG Node = 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'
                Info: 3: + IC(0.632 ns) + CELL(0.000 ns) = 2.749 ns; Loc. = CLKCTRL_G0; Fanout = 50; COMB Node = 'I2C_CCD_Config:u7|mI2C_CTRL_CLK~clkctrl'
                Info: 4: + IC(1.034 ns) + CELL(0.537 ns) = 4.320 ns; Loc. = LCFF_X57_Y18_N21; Fanout = 3; REG Node = 'I2C_CCD_Config:u7|I2C_Controller:u0|SCLK'
                Info: Total cell delay = 2.323 ns ( 53.77 % )
                Info: Total interconnect delay = 1.997 ns ( 46.23 % )
            Info: - Shortest clock path from clock "CLOCK_50" to source register is 4.320 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N29; Fanout = 3; REG Node = 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'
                Info: 3: + IC(0.632 ns) + CELL(0.000 ns) = 2.749 ns; Loc. = CLKCTRL_G0; Fanout = 50; COMB Node = 'I2C_CCD_Config:u7|mI2C_CTRL_CLK~clkctrl'
                Info: 4: + IC(1.034 ns) + CELL(0.537 ns) = 4.320 ns; Loc. = LCFF_X57_Y18_N21; Fanout = 3; REG Node = 'I2C_CCD_Config:u7|I2C_Controller:u0|SCLK'
                Info: Total cell delay = 2.323 ns ( 53.77 % )
                Info: Total interconnect delay = 1.997 ns ( 46.23 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "Yaddr_center[8]" (data pin = "KEY[0]", clock pin = "CLOCK_50") is 6.529 ns
    Info: + Longest pin to register delay is 10.882 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 146; PIN Node = 'KEY[0]'
        Info: 2: + IC(6.773 ns) + CELL(0.388 ns) = 8.023 ns; Loc. = LCCOMB_X25_Y17_N8; Fanout = 19; COMB Node = 'Xaddr_center[0]~0'
        Info: 3: + IC(2.199 ns) + CELL(0.660 ns) = 10.882 ns; Loc. = LCFF_X32_Y24_N31; Fanout = 12; REG Node = 'Yaddr_center[8]'
        Info: Total cell delay = 1.910 ns ( 17.55 % )
        Info: Total interconnect delay = 8.972 ns ( 82.45 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLOCK_50" to destination register is 4.317 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 4; REG Node = 'CCD_MCLK'
        Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G1; Fanout = 2227; COMB Node = 'CCD_MCLK~clkctrl'
        Info: 4: + IC(1.030 ns) + CELL(0.537 ns) = 4.317 ns; Loc. = LCFF_X32_Y24_N31; Fanout = 12; REG Node = 'Yaddr_center[8]'
        Info: Total cell delay = 2.323 ns ( 53.81 % )
        Info: Total interconnect delay = 1.994 ns ( 46.19 % )
Info: tco from clock "CLOCK_50" to destination pin "VGA_G[9]" through register "VGA_Controller:u1|H_Cont[5]" is 14.093 ns
    Info: + Longest clock path from clock "CLOCK_50" to source register is 4.316 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 4; REG Node = 'CCD_MCLK'
        Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G1; Fanout = 2227; COMB Node = 'CCD_MCLK~clkctrl'
        Info: 4: + IC(1.029 ns) + CELL(0.537 ns) = 4.316 ns; Loc. = LCFF_X19_Y21_N11; Fanout = 11; REG Node = 'VGA_Controller:u1|H_Cont[5]'
        Info: Total cell delay = 2.323 ns ( 53.82 % )
        Info: Total interconnect delay = 1.993 ns ( 46.18 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 9.527 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y21_N11; Fanout = 11; REG Node = 'VGA_Controller:u1|H_Cont[5]'
        Info: 2: + IC(0.375 ns) + CELL(0.438 ns) = 0.813 ns; Loc. = LCCOMB_X19_Y21_N28; Fanout = 6; COMB Node = 'VGA_Controller:u1|Add0~0'
        Info: 3: + IC(0.940 ns) + CELL(0.438 ns) = 2.191 ns; Loc. = LCCOMB_X21_Y20_N30; Fanout = 1; COMB Node = 'VGA_Controller:u1|LessThan1~0'
        Info: 4: + IC(0.754 ns) + CELL(0.275 ns) = 3.220 ns; Loc. = LCCOMB_X22_Y18_N22; Fanout = 31; COMB Node = 'VGA_Controller:u1|oVGA_R~2'
        Info: 5: + IC(0.302 ns) + CELL(0.150 ns) = 3.672 ns; Loc. = LCCOMB_X22_Y18_N10; Fanout = 6; COMB Node = 'VGA_Controller:u1|oVGA_G[4]~5'
        Info: 6: + IC(0.764 ns) + CELL(0.149 ns) = 4.585 ns; Loc. = LCCOMB_X22_Y16_N18; Fanout = 1; COMB Node = 'VGA_Controller:u1|oVGA_G[9]~11'
        Info: 7: + IC(2.154 ns) + CELL(2.788 ns) = 9.527 ns; Loc. = PIN_D12; Fanout = 0; PIN Node = 'VGA_G[9]'
        Info: Total cell delay = 4.238 ns ( 44.48 % )
        Info: Total interconnect delay = 5.289 ns ( 55.52 % )
Info: th for register "rCCD_DATA[7]" (data pin = "GPIO_1[7]", clock pin = "GPIO_1[10]") is 2.208 ns
    Info: + Longest clock path from clock "GPIO_1[10]" to destination register is 3.309 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_N24; Fanout = 1; CLK Node = 'GPIO_1[10]'
        Info: 2: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = IOC_X65_Y20_N3; Fanout = 1; COMB Node = 'GPIO_1[10]~30'
        Info: 3: + IC(1.073 ns) + CELL(0.000 ns) = 1.915 ns; Loc. = CLKCTRL_G5; Fanout = 881; COMB Node = 'GPIO_1[10]~30clkctrl'
        Info: 4: + IC(1.126 ns) + CELL(0.268 ns) = 3.309 ns; Loc. = IOC_X65_Y21_N3; Fanout = 1; REG Node = 'rCCD_DATA[7]'
        Info: Total cell delay = 1.110 ns ( 33.54 % )
        Info: Total interconnect delay = 2.199 ns ( 66.46 % )
    Info: + Micro hold delay of destination is 0.088 ns
    Info: - Shortest pin to register delay is 1.189 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_M21; Fanout = 1; PIN Node = 'GPIO_1[7]'
        Info: 2: + IC(0.000 ns) + CELL(1.189 ns) = 1.189 ns; Loc. = IOC_X65_Y21_N3; Fanout = 1; REG Node = 'rCCD_DATA[7]'
        Info: Total cell delay = 1.189 ns ( 100.00 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 225 megabytes
    Info: Processing ended: Wed Dec 08 10:46:36 2010
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:10


