#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Apr 29 13:26:05 2025
# Process ID: 1923897
# Current directory: /uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.runs/O10_block_design_system_0_0_synth_1
# Command line: vivado -log O10_block_design_system_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source O10_block_design_system_0_0.tcl
# Log file: /uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.runs/O10_block_design_system_0_0_synth_1/O10_block_design_system_0_0.vds
# Journal file: /uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.runs/O10_block_design_system_0_0_synth_1/vivado.jou
# Running On        :peregrin.ifi.uio.no
# Platform          :unknown
# Operating System  :unknown
# Processor Detail  :Intel(R) Core(TM) i5-14500
# CPU Frequency     :1262.602 MHz
# CPU Physical cores:14
# CPU Logical cores :20
# Host memory       :32983 MB
# Swap memory       :10737 MB
# Total Virtual     :43721 MB
# Available Virtual :38115 MB
#-----------------------------------------------------------
source O10_block_design_system_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/uio/hume/student-u39/lythbh/IN3160/Oblig10'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/uio/hume/student-u39/lythbh/IN3160/Oblig10' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.runs/O10_block_design_system_0_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/ifi/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: O10_block_design_system_0_0
Command: synth_design -top O10_block_design_system_0_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Device 21-9227] Part: xc7z020clg484-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1924029
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2375.488 ; gain = 410.746 ; free physical = 6826 ; free virtual = 28968
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'O10_block_design_system_0_0' [/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.gen/sources_1/bd/O10_block_design/ip/O10_block_design_system_0_0/synth/O10_block_design_system_0_0.vhd:71]
INFO: [Synth 8-3491] module 'system' declared at '/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.gen/sources_1/bd/O10_block_design/ipshared/3b50/oblig10_IP.srcs/sources_1/imports/src_apps/system.vhd:7' bound to instance 'U0' of component 'system' [/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.gen/sources_1/bd/O10_block_design/ip/O10_block_design_system_0_0/synth/O10_block_design_system_0_0.vhd:99]
INFO: [Synth 8-638] synthesizing module 'system' [/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.gen/sources_1/bd/O10_block_design/ipshared/3b50/oblig10_IP.srcs/sources_1/imports/src_apps/system.vhd:24]
INFO: [Synth 8-3491] module 'pulse_width_modulator' declared at '/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.gen/sources_1/bd/O10_block_design/ipshared/3b50/oblig10_IP.srcs/sources_1/imports/src_apps/pulse_width_modulator.vhd:5' bound to instance 'DUT_pulse_width_modulator' of component 'pulse_width_modulator' [/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.gen/sources_1/bd/O10_block_design/ipshared/3b50/oblig10_IP.srcs/sources_1/imports/src_apps/system.vhd:91]
INFO: [Synth 8-638] synthesizing module 'pulse_width_modulator' [/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.gen/sources_1/bd/O10_block_design/ipshared/3b50/oblig10_IP.srcs/sources_1/imports/src_apps/pulse_width_modulator.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'pulse_width_modulator' (0#1) [/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.gen/sources_1/bd/O10_block_design/ipshared/3b50/oblig10_IP.srcs/sources_1/imports/src_apps/pulse_width_modulator.vhd:13]
INFO: [Synth 8-3491] module 'output_synchronizer' declared at '/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.gen/sources_1/bd/O10_block_design/ipshared/3b50/oblig10_IP.srcs/sources_1/imports/src_apps/output_synchronizer.vhd:5' bound to instance 'DUT_output_sync' of component 'output_synchronizer' [/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.gen/sources_1/bd/O10_block_design/ipshared/3b50/oblig10_IP.srcs/sources_1/imports/src_apps/system.vhd:100]
INFO: [Synth 8-638] synthesizing module 'output_synchronizer' [/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.gen/sources_1/bd/O10_block_design/ipshared/3b50/oblig10_IP.srcs/sources_1/imports/src_apps/output_synchronizer.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'output_synchronizer' (0#1) [/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.gen/sources_1/bd/O10_block_design/ipshared/3b50/oblig10_IP.srcs/sources_1/imports/src_apps/output_synchronizer.vhd:16]
INFO: [Synth 8-3491] module 'input_synchronizer' declared at '/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.gen/sources_1/bd/O10_block_design/ipshared/3b50/oblig10_IP.srcs/sources_1/imports/src_apps/input_synchronizer.vhd:5' bound to instance 'DUT_input_synchronizer' of component 'input_synchronizer' [/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.gen/sources_1/bd/O10_block_design/ipshared/3b50/oblig10_IP.srcs/sources_1/imports/src_apps/system.vhd:110]
INFO: [Synth 8-638] synthesizing module 'input_synchronizer' [/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.gen/sources_1/bd/O10_block_design/ipshared/3b50/oblig10_IP.srcs/sources_1/imports/src_apps/input_synchronizer.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'input_synchronizer' (0#1) [/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.gen/sources_1/bd/O10_block_design/ipshared/3b50/oblig10_IP.srcs/sources_1/imports/src_apps/input_synchronizer.vhd:16]
INFO: [Synth 8-3491] module 'quadrature_decoder' declared at '/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.gen/sources_1/bd/O10_block_design/ipshared/3b50/oblig10_IP.srcs/sources_1/imports/src_apps/quadrature_decoder.vhd:5' bound to instance 'DUT_quadrature_decoder' of component 'quadrature_decoder' [/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.gen/sources_1/bd/O10_block_design/ipshared/3b50/oblig10_IP.srcs/sources_1/imports/src_apps/system.vhd:120]
INFO: [Synth 8-638] synthesizing module 'quadrature_decoder' [/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.gen/sources_1/bd/O10_block_design/ipshared/3b50/oblig10_IP.srcs/sources_1/imports/src_apps/quadrature_decoder.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'quadrature_decoder' (0#1) [/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.gen/sources_1/bd/O10_block_design/ipshared/3b50/oblig10_IP.srcs/sources_1/imports/src_apps/quadrature_decoder.vhd:15]
INFO: [Synth 8-3491] module 'velocity_reader' declared at '/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.gen/sources_1/bd/O10_block_design/ipshared/3b50/oblig10_IP.srcs/sources_1/imports/src_apps/velocity_reader.vhd:5' bound to instance 'DUT_velocity_reader' of component 'velocity_reader' [/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.gen/sources_1/bd/O10_block_design/ipshared/3b50/oblig10_IP.srcs/sources_1/imports/src_apps/system.vhd:130]
INFO: [Synth 8-638] synthesizing module 'velocity_reader' [/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.gen/sources_1/bd/O10_block_design/ipshared/3b50/oblig10_IP.srcs/sources_1/imports/src_apps/velocity_reader.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'velocity_reader' (0#1) [/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.gen/sources_1/bd/O10_block_design/ipshared/3b50/oblig10_IP.srcs/sources_1/imports/src_apps/velocity_reader.vhd:19]
INFO: [Synth 8-3491] module 'seg7ctrl' declared at '/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.gen/sources_1/bd/O10_block_design/ipshared/3b50/oblig10_IP.srcs/sources_1/imports/src_apps/seg7ctrl.vhd:7' bound to instance 'DUT_seg7ctrl' of component 'seg7ctrl' [/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.gen/sources_1/bd/O10_block_design/ipshared/3b50/oblig10_IP.srcs/sources_1/imports/src_apps/system.vhd:139]
INFO: [Synth 8-638] synthesizing module 'seg7ctrl' [/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.gen/sources_1/bd/O10_block_design/ipshared/3b50/oblig10_IP.srcs/sources_1/imports/src_apps/seg7ctrl.vhd:18]
INFO: [Synth 8-226] default block is never used [/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.gen/sources_1/bd/O10_block_design/ipshared/3b50/oblig10_IP.srcs/sources_1/imports/src_apps/seg7_pkg.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'seg7ctrl' (0#1) [/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.gen/sources_1/bd/O10_block_design/ipshared/3b50/oblig10_IP.srcs/sources_1/imports/src_apps/seg7ctrl.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'system' (0#1) [/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.gen/sources_1/bd/O10_block_design/ipshared/3b50/oblig10_IP.srcs/sources_1/imports/src_apps/system.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'O10_block_design_system_0_0' (0#1) [/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.gen/sources_1/bd/O10_block_design/ip/O10_block_design_system_0_0/synth/O10_block_design_system_0_0.vhd:71]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2467.457 ; gain = 502.715 ; free physical = 6408 ; free virtual = 28553
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2482.301 ; gain = 517.559 ; free physical = 6388 ; free virtual = 28533
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2482.301 ; gain = 517.559 ; free physical = 6388 ; free virtual = 28533
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2482.301 ; gain = 0.000 ; free physical = 6387 ; free virtual = 28533
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2629.051 ; gain = 0.000 ; free physical = 6211 ; free virtual = 28356
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2629.051 ; gain = 0.000 ; free physical = 6211 ; free virtual = 28356
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2629.051 ; gain = 664.309 ; free physical = 6022 ; free virtual = 28167
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2637.055 ; gain = 672.312 ; free physical = 6022 ; free virtual = 28167
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2637.055 ; gain = 672.312 ; free physical = 6022 ; free virtual = 28168
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'pulse_width_modulator'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'quadrature_decoder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            reverse_idle |                               00 |                               01
                 reverse |                               01 |                               11
            forward_idle |                               10 |                               00
                 forward |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'pulse_width_modulator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 s_reset |                              000 |                              100
                  s_init |                              001 |                              101
                     s_3 |                              010 |                              011
                     s_2 |                              011 |                              010
                     s_1 |                              100 |                              001
                     s_0 |                              101 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'quadrature_decoder'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2637.055 ; gain = 672.312 ; free physical = 6036 ; free virtual = 28184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   31 Bit       Adders := 1     
	   2 Input   21 Bit       Adders := 1     
	   4 Input   12 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   4 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 11    
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 1     
	  26 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 3     
	   6 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2637.055 ; gain = 672.312 ; free physical = 5976 ; free virtual = 28126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2637.055 ; gain = 672.312 ; free physical = 5857 ; free virtual = 28008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2637.055 ; gain = 672.312 ; free physical = 5857 ; free virtual = 28008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2637.055 ; gain = 672.312 ; free physical = 5857 ; free virtual = 28008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2637.055 ; gain = 672.312 ; free physical = 6822 ; free virtual = 28972
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2637.055 ; gain = 672.312 ; free physical = 6822 ; free virtual = 28972
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2637.055 ; gain = 672.312 ; free physical = 6821 ; free virtual = 28972
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2637.055 ; gain = 672.312 ; free physical = 6821 ; free virtual = 28972
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2637.055 ; gain = 672.312 ; free physical = 6821 ; free virtual = 28972
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2637.055 ; gain = 672.312 ; free physical = 6821 ; free virtual = 28972
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------------+--------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                 | RTL Name                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------------+--------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|O10_block_design_system_0_0 | U0/DUT_velocity_reader/pos_shift_reg[9][7] | 10     | 8     | YES          | NO                 | YES               | 8      | 0       | 
+----------------------------+--------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    27|
|2     |LUT1   |    27|
|3     |LUT2   |    38|
|4     |LUT3   |    21|
|5     |LUT4   |    29|
|6     |LUT5   |    27|
|7     |LUT6   |    46|
|8     |SRL16E |     8|
|9     |FDCE   |    98|
|10    |FDRE   |    14|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2637.055 ; gain = 672.312 ; free physical = 6821 ; free virtual = 28972
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2637.055 ; gain = 525.562 ; free physical = 6820 ; free virtual = 28971
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2637.062 ; gain = 672.312 ; free physical = 6820 ; free virtual = 28971
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2637.062 ; gain = 0.000 ; free physical = 7128 ; free virtual = 29279
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2693.082 ; gain = 0.000 ; free physical = 7124 ; free virtual = 29275
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 4627a8da
INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 2693.082 ; gain = 1064.809 ; free physical = 7123 ; free virtual = 29274
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1724.706; main = 1415.589; forked = 324.186
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4293.309; main = 2693.086; forked = 1656.250
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2717.094 ; gain = 0.000 ; free physical = 7123 ; free virtual = 29274
INFO: [Common 17-1381] The checkpoint '/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.runs/O10_block_design_system_0_0_synth_1/O10_block_design_system_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP O10_block_design_system_0_0, cache-ID = 9009c3c05691f489
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2717.094 ; gain = 0.000 ; free physical = 7122 ; free virtual = 29270
INFO: [Common 17-1381] The checkpoint '/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.runs/O10_block_design_system_0_0_synth_1/O10_block_design_system_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file O10_block_design_system_0_0_utilization_synth.rpt -pb O10_block_design_system_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 29 13:26:33 2025...
