$date
	Fri Jul 18 14:15:46 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fsm_1_tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var parameter 1 $ s0 $end
$var parameter 1 % s1 $end
$var reg 1 & current_state $end
$var reg 1 ' next_state $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
1%
0$
$end
#0
$dumpvars
x'
x&
1#
0"
x!
$end
#5
0!
1'
0&
1"
#10
0"
#12
0'
1!
1&
0#
#15
0!
1'
0&
1"
#20
0"
#25
0'
1!
1&
1"
#30
0"
#35
0!
1'
0&
1"
#40
0"
#45
0'
1!
1&
1"
#50
0"
#55
0!
1'
0&
1"
#60
0"
#65
0'
1!
1&
1"
#70
0"
#75
0!
1'
0&
1"
#80
0"
#85
0'
1!
1&
1"
#90
0"
#95
0!
1'
0&
1"
#100
0"
#105
0'
1!
1&
1"
#110
0"
#112
