/*
Developer   - Sriram Venkata Krishna
Date        - 07-09-2025
Platform    - HDL Bits
*/

//031. Always if

module top_module
    (
    	input a, b,
    	input sel_b1, sel_b2,
    	output wire out_assign,
    	output reg out_always   
	); 
    
    assign out_assign = (sel_b1 & sel_b2 & b) | ((!(sel_b1 & sel_b2)) & a);
    
    always @(*) begin
        if (sel_b1 & sel_b2) begin
            out_always = b;
        end
    	
    	else begin
            out_always= a;
        end
    end

endmodule
