# Ariel eFPGA

[![License](https://img.shields.io/badge/License-Apache%202.0-blue.svg)](https://opensource.org/licenses/Apache-2.0) 

Test project for eFPGA fabric implemented with OpenLane. FPGA contains 880 4-input LUTs and uses Yosys+VPR opensource flow for FPGA bitstreams.

**DOCUMENTATION UNDER DEVELOPMENT**

