$date
  Mon Oct 10 20:17:42 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module mem_tb $end
$var integer 32 ! addr_width $end
$var integer 32 " data_width $end
$var reg 1 # clock $end
$var reg 1 $ data_read $end
$var reg 1 % data_write $end
$var reg 16 & data_addr[15:0] $end
$var reg 8 ' data_in[7:0] $end
$var reg 32 ( data_out[31:0] $end
$scope module mem_t $end
$var reg 1 ) clock $end
$var reg 1 * data_read $end
$var reg 1 + data_write $end
$var reg 16 , data_addr[15:0] $end
$var reg 8 - data_in[7:0] $end
$var reg 32 . data_out[31:0] $end
$comment data_vet is not handled $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b10000 !
b1000 "
1#
1$
0%
b0000000000000000 &
b00000000 '
b00000000000000000000000000000000 (
1)
1*
0+
b0000000000000000 ,
b00000000 -
b00000000000000000000000000000000 .
#1000000
0#
0$
1%
b10000001 '
0)
0*
1+
b10000001 -
b00000000000000000000000000000000 .
#2000000
1#
1$
0%
b00000000000000000000000010000001 (
1)
1*
0+
b00000000000000000000000010000001 .
#3000000
0#
0$
1%
b0000000000000001 &
b01111110 '
0)
0*
1+
b0000000000000001 ,
b01111110 -
b00000000000000000000000010000001 .
#4000000
1#
1$
0%
b0000000000000000 &
b00000000000000000111111010000001 (
1)
1*
0+
b0000000000000000 ,
b00000000000000000111111010000001 .
#5000000
0#
0$
0)
0*
b00000000000000000111111010000001 .
#6000000
