Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Dec 19 13:38:08 2025
| Host         : LAPTOP-6I7OJEUU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SCPU_timing_summary_routed.rpt -pb SCPU_timing_summary_routed.pb -rpx SCPU_timing_summary_routed.rpx -warn_on_violation
| Design       : SCPU
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1034)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3042)
5. checking no_input_delay (63)
6. checking no_output_delay (96)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1034)
---------------------------
 There are 1024 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: inst_in[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: inst_in[3] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: inst_in[4] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: inst_in[5] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: inst_in[6] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3042)
---------------------------------------------------
 There are 3042 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (63)
-------------------------------
 There are 63 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (96)
--------------------------------
 There are 96 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 3139          inf        0.000                      0                 3139           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3139 Endpoints
Min Delay          3139 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_in[21]
                            (input port)
  Destination:            DataPath_0/PC/Q_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.919ns  (logic 5.796ns (24.232%)  route 18.123ns (75.768%))
  Logic Levels:           28  (CARRY4=16 IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  inst_in[21] (IN)
                         net (fo=0)                   0.000     0.000    inst_in[21]
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  inst_in_IBUF[21]_inst/O
                         net (fo=259, routed)         8.239     9.232    DataPath_0/Regs_U/inst_field[14]
    SLICE_X15Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.356 r  DataPath_0/Regs_U/Data_out[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     9.356    DataPath_0/Regs_U/Data_out[0]_INST_0_i_8_n_0
    SLICE_X15Y62         MUXF7 (Prop_muxf7_I1_O)      0.217     9.573 r  DataPath_0/Regs_U/Data_out[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.665    10.238    DataPath_0/Regs_U/Data_out[0]_INST_0_i_2_n_0
    SLICE_X14Y63         LUT6 (Prop_lut6_I1_O)        0.299    10.537 r  DataPath_0/Regs_U/Data_out[0]_INST_0/O
                         net (fo=2, routed)           1.254    11.790    DataPath_0/Regs_U/Data_out[0]
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.124    11.914 r  DataPath_0/Regs_U/ALU_out[31]_INST_0_i_7/O
                         net (fo=38, routed)          1.736    13.651    DataPath_0/Regs_U/MUX2T1_32_0_o[0]
    SLICE_X5Y71          LUT2 (Prop_lut2_I1_O)        0.124    13.775 r  DataPath_0/Regs_U/ALU_out[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    13.775    DataPath_0/Regs_U/ALU_out[3]_INST_0_i_12_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.307 r  DataPath_0/Regs_U/ALU_out[3]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.307    DataPath_0/Regs_U/ALU_out[3]_INST_0_i_5_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.421 r  DataPath_0/Regs_U/ALU_out[7]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.421    DataPath_0/Regs_U/ALU_out[7]_INST_0_i_5_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.535 r  DataPath_0/Regs_U/ALU_out[11]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.535    DataPath_0/Regs_U/ALU_out[11]_INST_0_i_5_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.649 r  DataPath_0/Regs_U/ALU_out[15]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.009    14.658    DataPath_0/Regs_U/ALU_out[15]_INST_0_i_5_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.772 r  DataPath_0/Regs_U/ALU_out[19]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.772    DataPath_0/Regs_U/ALU_out[19]_INST_0_i_6_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.886 r  DataPath_0/Regs_U/ALU_out[23]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.886    DataPath_0/Regs_U/ALU_out[23]_INST_0_i_3_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.000 r  DataPath_0/Regs_U/ALU_out[27]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.000    DataPath_0/Regs_U/ALU_out[27]_INST_0_i_3_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.222 f  DataPath_0/Regs_U/ALU_out[31]_INST_0_i_3/O[0]
                         net (fo=1, routed)           1.028    16.250    DataPath_0/Regs_U/data2[28]
    SLICE_X9Y78          LUT5 (Prop_lut5_I0_O)        0.299    16.549 f  DataPath_0/Regs_U/ALU_out[28]_INST_0_i_2/O
                         net (fo=1, routed)           1.271    17.819    DataPath_0/Regs_U/ALU_out[28]_INST_0_i_2_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.124    17.943 f  DataPath_0/Regs_U/ALU_out[28]_INST_0/O
                         net (fo=3, routed)           1.400    19.343    DataPath_0/Regs_U/ALU_out[28]
    SLICE_X0Y90          LUT4 (Prop_lut4_I2_O)        0.124    19.467 f  DataPath_0/Regs_U/Q[31]_i_14/O
                         net (fo=1, routed)           0.484    19.951    DataPath_0/Regs_U/Q[31]_i_14_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I1_O)        0.124    20.075 f  DataPath_0/Regs_U/Q[31]_i_12/O
                         net (fo=1, routed)           0.303    20.378    DataPath_0/Regs_U/Q[31]_i_12_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.124    20.502 r  DataPath_0/Regs_U/Q[31]_i_7/O
                         net (fo=32, routed)          1.735    22.237    DataPath_0/PC/AND2_Res
    SLICE_X6Y81          LUT6 (Prop_lut6_I1_O)        0.124    22.361 r  DataPath_0/PC/Q[3]_i_8/O
                         net (fo=1, routed)           0.000    22.361    DataPath_0/PC/Q[3]_i_8_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.894 r  DataPath_0/PC/Q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.894    DataPath_0/PC/Q_reg[3]_i_1_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.011 r  DataPath_0/PC/Q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.011    DataPath_0/PC/Q_reg[7]_i_1_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.128 r  DataPath_0/PC/Q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.128    DataPath_0/PC/Q_reg[11]_i_1_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.245 r  DataPath_0/PC/Q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.245    DataPath_0/PC/Q_reg[15]_i_1_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.362 r  DataPath_0/PC/Q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.362    DataPath_0/PC/Q_reg[19]_i_1_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.479 r  DataPath_0/PC/Q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.479    DataPath_0/PC/Q_reg[23]_i_1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.596 r  DataPath_0/PC/Q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.596    DataPath_0/PC/Q_reg[27]_i_1_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.919 r  DataPath_0/PC/Q_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    23.919    DataPath_0/PC/Q_reg[31]_i_1_n_6
    SLICE_X6Y88          FDCE                                         r  DataPath_0/PC/Q_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_in[21]
                            (input port)
  Destination:            DataPath_0/PC/Q_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.911ns  (logic 5.788ns (24.206%)  route 18.123ns (75.794%))
  Logic Levels:           28  (CARRY4=16 IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  inst_in[21] (IN)
                         net (fo=0)                   0.000     0.000    inst_in[21]
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  inst_in_IBUF[21]_inst/O
                         net (fo=259, routed)         8.239     9.232    DataPath_0/Regs_U/inst_field[14]
    SLICE_X15Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.356 r  DataPath_0/Regs_U/Data_out[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     9.356    DataPath_0/Regs_U/Data_out[0]_INST_0_i_8_n_0
    SLICE_X15Y62         MUXF7 (Prop_muxf7_I1_O)      0.217     9.573 r  DataPath_0/Regs_U/Data_out[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.665    10.238    DataPath_0/Regs_U/Data_out[0]_INST_0_i_2_n_0
    SLICE_X14Y63         LUT6 (Prop_lut6_I1_O)        0.299    10.537 r  DataPath_0/Regs_U/Data_out[0]_INST_0/O
                         net (fo=2, routed)           1.254    11.790    DataPath_0/Regs_U/Data_out[0]
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.124    11.914 r  DataPath_0/Regs_U/ALU_out[31]_INST_0_i_7/O
                         net (fo=38, routed)          1.736    13.651    DataPath_0/Regs_U/MUX2T1_32_0_o[0]
    SLICE_X5Y71          LUT2 (Prop_lut2_I1_O)        0.124    13.775 r  DataPath_0/Regs_U/ALU_out[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    13.775    DataPath_0/Regs_U/ALU_out[3]_INST_0_i_12_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.307 r  DataPath_0/Regs_U/ALU_out[3]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.307    DataPath_0/Regs_U/ALU_out[3]_INST_0_i_5_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.421 r  DataPath_0/Regs_U/ALU_out[7]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.421    DataPath_0/Regs_U/ALU_out[7]_INST_0_i_5_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.535 r  DataPath_0/Regs_U/ALU_out[11]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.535    DataPath_0/Regs_U/ALU_out[11]_INST_0_i_5_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.649 r  DataPath_0/Regs_U/ALU_out[15]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.009    14.658    DataPath_0/Regs_U/ALU_out[15]_INST_0_i_5_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.772 r  DataPath_0/Regs_U/ALU_out[19]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.772    DataPath_0/Regs_U/ALU_out[19]_INST_0_i_6_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.886 r  DataPath_0/Regs_U/ALU_out[23]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.886    DataPath_0/Regs_U/ALU_out[23]_INST_0_i_3_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.000 r  DataPath_0/Regs_U/ALU_out[27]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.000    DataPath_0/Regs_U/ALU_out[27]_INST_0_i_3_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.222 f  DataPath_0/Regs_U/ALU_out[31]_INST_0_i_3/O[0]
                         net (fo=1, routed)           1.028    16.250    DataPath_0/Regs_U/data2[28]
    SLICE_X9Y78          LUT5 (Prop_lut5_I0_O)        0.299    16.549 f  DataPath_0/Regs_U/ALU_out[28]_INST_0_i_2/O
                         net (fo=1, routed)           1.271    17.819    DataPath_0/Regs_U/ALU_out[28]_INST_0_i_2_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.124    17.943 f  DataPath_0/Regs_U/ALU_out[28]_INST_0/O
                         net (fo=3, routed)           1.400    19.343    DataPath_0/Regs_U/ALU_out[28]
    SLICE_X0Y90          LUT4 (Prop_lut4_I2_O)        0.124    19.467 f  DataPath_0/Regs_U/Q[31]_i_14/O
                         net (fo=1, routed)           0.484    19.951    DataPath_0/Regs_U/Q[31]_i_14_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I1_O)        0.124    20.075 f  DataPath_0/Regs_U/Q[31]_i_12/O
                         net (fo=1, routed)           0.303    20.378    DataPath_0/Regs_U/Q[31]_i_12_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.124    20.502 r  DataPath_0/Regs_U/Q[31]_i_7/O
                         net (fo=32, routed)          1.735    22.237    DataPath_0/PC/AND2_Res
    SLICE_X6Y81          LUT6 (Prop_lut6_I1_O)        0.124    22.361 r  DataPath_0/PC/Q[3]_i_8/O
                         net (fo=1, routed)           0.000    22.361    DataPath_0/PC/Q[3]_i_8_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.894 r  DataPath_0/PC/Q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.894    DataPath_0/PC/Q_reg[3]_i_1_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.011 r  DataPath_0/PC/Q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.011    DataPath_0/PC/Q_reg[7]_i_1_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.128 r  DataPath_0/PC/Q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.128    DataPath_0/PC/Q_reg[11]_i_1_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.245 r  DataPath_0/PC/Q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.245    DataPath_0/PC/Q_reg[15]_i_1_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.362 r  DataPath_0/PC/Q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.362    DataPath_0/PC/Q_reg[19]_i_1_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.479 r  DataPath_0/PC/Q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.479    DataPath_0/PC/Q_reg[23]_i_1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.596 r  DataPath_0/PC/Q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.596    DataPath_0/PC/Q_reg[27]_i_1_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.911 r  DataPath_0/PC/Q_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    23.911    DataPath_0/PC/Q_reg[31]_i_1_n_4
    SLICE_X6Y88          FDCE                                         r  DataPath_0/PC/Q_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_in[21]
                            (input port)
  Destination:            Addr_out[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.877ns  (logic 6.394ns (26.777%)  route 17.483ns (73.223%))
  Logic Levels:           17  (CARRY4=8 IBUF=1 LUT2=1 LUT5=1 LUT6=4 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  inst_in[21] (IN)
                         net (fo=0)                   0.000     0.000    inst_in[21]
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  inst_in_IBUF[21]_inst/O
                         net (fo=259, routed)         8.239     9.232    DataPath_0/Regs_U/inst_field[14]
    SLICE_X15Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.356 r  DataPath_0/Regs_U/Data_out[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     9.356    DataPath_0/Regs_U/Data_out[0]_INST_0_i_8_n_0
    SLICE_X15Y62         MUXF7 (Prop_muxf7_I1_O)      0.217     9.573 r  DataPath_0/Regs_U/Data_out[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.665    10.238    DataPath_0/Regs_U/Data_out[0]_INST_0_i_2_n_0
    SLICE_X14Y63         LUT6 (Prop_lut6_I1_O)        0.299    10.537 r  DataPath_0/Regs_U/Data_out[0]_INST_0/O
                         net (fo=2, routed)           1.254    11.790    DataPath_0/Regs_U/Data_out[0]
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.124    11.914 r  DataPath_0/Regs_U/ALU_out[31]_INST_0_i_7/O
                         net (fo=38, routed)          1.736    13.651    DataPath_0/Regs_U/MUX2T1_32_0_o[0]
    SLICE_X5Y71          LUT2 (Prop_lut2_I1_O)        0.124    13.775 r  DataPath_0/Regs_U/ALU_out[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    13.775    DataPath_0/Regs_U/ALU_out[3]_INST_0_i_12_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.307 r  DataPath_0/Regs_U/ALU_out[3]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.307    DataPath_0/Regs_U/ALU_out[3]_INST_0_i_5_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.421 r  DataPath_0/Regs_U/ALU_out[7]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.421    DataPath_0/Regs_U/ALU_out[7]_INST_0_i_5_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.535 r  DataPath_0/Regs_U/ALU_out[11]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.535    DataPath_0/Regs_U/ALU_out[11]_INST_0_i_5_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.649 r  DataPath_0/Regs_U/ALU_out[15]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.009    14.658    DataPath_0/Regs_U/ALU_out[15]_INST_0_i_5_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.772 r  DataPath_0/Regs_U/ALU_out[19]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.772    DataPath_0/Regs_U/ALU_out[19]_INST_0_i_6_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.886 r  DataPath_0/Regs_U/ALU_out[23]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.886    DataPath_0/Regs_U/ALU_out[23]_INST_0_i_3_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.000 r  DataPath_0/Regs_U/ALU_out[27]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.000    DataPath_0/Regs_U/ALU_out[27]_INST_0_i_3_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.222 r  DataPath_0/Regs_U/ALU_out[31]_INST_0_i_3/O[0]
                         net (fo=1, routed)           1.028    16.250    DataPath_0/Regs_U/data2[28]
    SLICE_X9Y78          LUT5 (Prop_lut5_I0_O)        0.299    16.549 r  DataPath_0/Regs_U/ALU_out[28]_INST_0_i_2/O
                         net (fo=1, routed)           1.271    17.819    DataPath_0/Regs_U/ALU_out[28]_INST_0_i_2_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.124    17.943 r  DataPath_0/Regs_U/ALU_out[28]_INST_0/O
                         net (fo=3, routed)           3.282    21.225    Addr_out_OBUF[28]
    A18                  OBUF (Prop_obuf_I_O)         2.652    23.877 r  Addr_out_OBUF[28]_inst/O
                         net (fo=0)                   0.000    23.877    Addr_out[28]
    A18                                                               r  Addr_out[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_in[21]
                            (input port)
  Destination:            DataPath_0/PC/Q_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.835ns  (logic 5.712ns (23.965%)  route 18.123ns (76.035%))
  Logic Levels:           28  (CARRY4=16 IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  inst_in[21] (IN)
                         net (fo=0)                   0.000     0.000    inst_in[21]
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  inst_in_IBUF[21]_inst/O
                         net (fo=259, routed)         8.239     9.232    DataPath_0/Regs_U/inst_field[14]
    SLICE_X15Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.356 r  DataPath_0/Regs_U/Data_out[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     9.356    DataPath_0/Regs_U/Data_out[0]_INST_0_i_8_n_0
    SLICE_X15Y62         MUXF7 (Prop_muxf7_I1_O)      0.217     9.573 r  DataPath_0/Regs_U/Data_out[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.665    10.238    DataPath_0/Regs_U/Data_out[0]_INST_0_i_2_n_0
    SLICE_X14Y63         LUT6 (Prop_lut6_I1_O)        0.299    10.537 r  DataPath_0/Regs_U/Data_out[0]_INST_0/O
                         net (fo=2, routed)           1.254    11.790    DataPath_0/Regs_U/Data_out[0]
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.124    11.914 r  DataPath_0/Regs_U/ALU_out[31]_INST_0_i_7/O
                         net (fo=38, routed)          1.736    13.651    DataPath_0/Regs_U/MUX2T1_32_0_o[0]
    SLICE_X5Y71          LUT2 (Prop_lut2_I1_O)        0.124    13.775 r  DataPath_0/Regs_U/ALU_out[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    13.775    DataPath_0/Regs_U/ALU_out[3]_INST_0_i_12_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.307 r  DataPath_0/Regs_U/ALU_out[3]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.307    DataPath_0/Regs_U/ALU_out[3]_INST_0_i_5_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.421 r  DataPath_0/Regs_U/ALU_out[7]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.421    DataPath_0/Regs_U/ALU_out[7]_INST_0_i_5_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.535 r  DataPath_0/Regs_U/ALU_out[11]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.535    DataPath_0/Regs_U/ALU_out[11]_INST_0_i_5_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.649 r  DataPath_0/Regs_U/ALU_out[15]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.009    14.658    DataPath_0/Regs_U/ALU_out[15]_INST_0_i_5_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.772 r  DataPath_0/Regs_U/ALU_out[19]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.772    DataPath_0/Regs_U/ALU_out[19]_INST_0_i_6_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.886 r  DataPath_0/Regs_U/ALU_out[23]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.886    DataPath_0/Regs_U/ALU_out[23]_INST_0_i_3_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.000 r  DataPath_0/Regs_U/ALU_out[27]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.000    DataPath_0/Regs_U/ALU_out[27]_INST_0_i_3_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.222 f  DataPath_0/Regs_U/ALU_out[31]_INST_0_i_3/O[0]
                         net (fo=1, routed)           1.028    16.250    DataPath_0/Regs_U/data2[28]
    SLICE_X9Y78          LUT5 (Prop_lut5_I0_O)        0.299    16.549 f  DataPath_0/Regs_U/ALU_out[28]_INST_0_i_2/O
                         net (fo=1, routed)           1.271    17.819    DataPath_0/Regs_U/ALU_out[28]_INST_0_i_2_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.124    17.943 f  DataPath_0/Regs_U/ALU_out[28]_INST_0/O
                         net (fo=3, routed)           1.400    19.343    DataPath_0/Regs_U/ALU_out[28]
    SLICE_X0Y90          LUT4 (Prop_lut4_I2_O)        0.124    19.467 f  DataPath_0/Regs_U/Q[31]_i_14/O
                         net (fo=1, routed)           0.484    19.951    DataPath_0/Regs_U/Q[31]_i_14_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I1_O)        0.124    20.075 f  DataPath_0/Regs_U/Q[31]_i_12/O
                         net (fo=1, routed)           0.303    20.378    DataPath_0/Regs_U/Q[31]_i_12_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.124    20.502 r  DataPath_0/Regs_U/Q[31]_i_7/O
                         net (fo=32, routed)          1.735    22.237    DataPath_0/PC/AND2_Res
    SLICE_X6Y81          LUT6 (Prop_lut6_I1_O)        0.124    22.361 r  DataPath_0/PC/Q[3]_i_8/O
                         net (fo=1, routed)           0.000    22.361    DataPath_0/PC/Q[3]_i_8_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.894 r  DataPath_0/PC/Q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.894    DataPath_0/PC/Q_reg[3]_i_1_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.011 r  DataPath_0/PC/Q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.011    DataPath_0/PC/Q_reg[7]_i_1_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.128 r  DataPath_0/PC/Q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.128    DataPath_0/PC/Q_reg[11]_i_1_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.245 r  DataPath_0/PC/Q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.245    DataPath_0/PC/Q_reg[15]_i_1_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.362 r  DataPath_0/PC/Q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.362    DataPath_0/PC/Q_reg[19]_i_1_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.479 r  DataPath_0/PC/Q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.479    DataPath_0/PC/Q_reg[23]_i_1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.596 r  DataPath_0/PC/Q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.596    DataPath_0/PC/Q_reg[27]_i_1_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.835 r  DataPath_0/PC/Q_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    23.835    DataPath_0/PC/Q_reg[31]_i_1_n_5
    SLICE_X6Y88          FDCE                                         r  DataPath_0/PC/Q_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_in[21]
                            (input port)
  Destination:            DataPath_0/PC/Q_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.815ns  (logic 5.692ns (23.901%)  route 18.123ns (76.099%))
  Logic Levels:           28  (CARRY4=16 IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  inst_in[21] (IN)
                         net (fo=0)                   0.000     0.000    inst_in[21]
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  inst_in_IBUF[21]_inst/O
                         net (fo=259, routed)         8.239     9.232    DataPath_0/Regs_U/inst_field[14]
    SLICE_X15Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.356 r  DataPath_0/Regs_U/Data_out[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     9.356    DataPath_0/Regs_U/Data_out[0]_INST_0_i_8_n_0
    SLICE_X15Y62         MUXF7 (Prop_muxf7_I1_O)      0.217     9.573 r  DataPath_0/Regs_U/Data_out[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.665    10.238    DataPath_0/Regs_U/Data_out[0]_INST_0_i_2_n_0
    SLICE_X14Y63         LUT6 (Prop_lut6_I1_O)        0.299    10.537 r  DataPath_0/Regs_U/Data_out[0]_INST_0/O
                         net (fo=2, routed)           1.254    11.790    DataPath_0/Regs_U/Data_out[0]
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.124    11.914 r  DataPath_0/Regs_U/ALU_out[31]_INST_0_i_7/O
                         net (fo=38, routed)          1.736    13.651    DataPath_0/Regs_U/MUX2T1_32_0_o[0]
    SLICE_X5Y71          LUT2 (Prop_lut2_I1_O)        0.124    13.775 r  DataPath_0/Regs_U/ALU_out[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    13.775    DataPath_0/Regs_U/ALU_out[3]_INST_0_i_12_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.307 r  DataPath_0/Regs_U/ALU_out[3]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.307    DataPath_0/Regs_U/ALU_out[3]_INST_0_i_5_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.421 r  DataPath_0/Regs_U/ALU_out[7]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.421    DataPath_0/Regs_U/ALU_out[7]_INST_0_i_5_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.535 r  DataPath_0/Regs_U/ALU_out[11]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.535    DataPath_0/Regs_U/ALU_out[11]_INST_0_i_5_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.649 r  DataPath_0/Regs_U/ALU_out[15]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.009    14.658    DataPath_0/Regs_U/ALU_out[15]_INST_0_i_5_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.772 r  DataPath_0/Regs_U/ALU_out[19]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.772    DataPath_0/Regs_U/ALU_out[19]_INST_0_i_6_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.886 r  DataPath_0/Regs_U/ALU_out[23]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.886    DataPath_0/Regs_U/ALU_out[23]_INST_0_i_3_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.000 r  DataPath_0/Regs_U/ALU_out[27]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.000    DataPath_0/Regs_U/ALU_out[27]_INST_0_i_3_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.222 f  DataPath_0/Regs_U/ALU_out[31]_INST_0_i_3/O[0]
                         net (fo=1, routed)           1.028    16.250    DataPath_0/Regs_U/data2[28]
    SLICE_X9Y78          LUT5 (Prop_lut5_I0_O)        0.299    16.549 f  DataPath_0/Regs_U/ALU_out[28]_INST_0_i_2/O
                         net (fo=1, routed)           1.271    17.819    DataPath_0/Regs_U/ALU_out[28]_INST_0_i_2_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.124    17.943 f  DataPath_0/Regs_U/ALU_out[28]_INST_0/O
                         net (fo=3, routed)           1.400    19.343    DataPath_0/Regs_U/ALU_out[28]
    SLICE_X0Y90          LUT4 (Prop_lut4_I2_O)        0.124    19.467 f  DataPath_0/Regs_U/Q[31]_i_14/O
                         net (fo=1, routed)           0.484    19.951    DataPath_0/Regs_U/Q[31]_i_14_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I1_O)        0.124    20.075 f  DataPath_0/Regs_U/Q[31]_i_12/O
                         net (fo=1, routed)           0.303    20.378    DataPath_0/Regs_U/Q[31]_i_12_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.124    20.502 r  DataPath_0/Regs_U/Q[31]_i_7/O
                         net (fo=32, routed)          1.735    22.237    DataPath_0/PC/AND2_Res
    SLICE_X6Y81          LUT6 (Prop_lut6_I1_O)        0.124    22.361 r  DataPath_0/PC/Q[3]_i_8/O
                         net (fo=1, routed)           0.000    22.361    DataPath_0/PC/Q[3]_i_8_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.894 r  DataPath_0/PC/Q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.894    DataPath_0/PC/Q_reg[3]_i_1_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.011 r  DataPath_0/PC/Q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.011    DataPath_0/PC/Q_reg[7]_i_1_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.128 r  DataPath_0/PC/Q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.128    DataPath_0/PC/Q_reg[11]_i_1_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.245 r  DataPath_0/PC/Q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.245    DataPath_0/PC/Q_reg[15]_i_1_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.362 r  DataPath_0/PC/Q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.362    DataPath_0/PC/Q_reg[19]_i_1_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.479 r  DataPath_0/PC/Q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.479    DataPath_0/PC/Q_reg[23]_i_1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.596 r  DataPath_0/PC/Q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.596    DataPath_0/PC/Q_reg[27]_i_1_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.815 r  DataPath_0/PC/Q_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    23.815    DataPath_0/PC/Q_reg[31]_i_1_n_7
    SLICE_X6Y88          FDCE                                         r  DataPath_0/PC/Q_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_in[21]
                            (input port)
  Destination:            DataPath_0/PC/Q_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.802ns  (logic 5.679ns (23.859%)  route 18.123ns (76.141%))
  Logic Levels:           27  (CARRY4=15 IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  inst_in[21] (IN)
                         net (fo=0)                   0.000     0.000    inst_in[21]
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  inst_in_IBUF[21]_inst/O
                         net (fo=259, routed)         8.239     9.232    DataPath_0/Regs_U/inst_field[14]
    SLICE_X15Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.356 r  DataPath_0/Regs_U/Data_out[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     9.356    DataPath_0/Regs_U/Data_out[0]_INST_0_i_8_n_0
    SLICE_X15Y62         MUXF7 (Prop_muxf7_I1_O)      0.217     9.573 r  DataPath_0/Regs_U/Data_out[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.665    10.238    DataPath_0/Regs_U/Data_out[0]_INST_0_i_2_n_0
    SLICE_X14Y63         LUT6 (Prop_lut6_I1_O)        0.299    10.537 r  DataPath_0/Regs_U/Data_out[0]_INST_0/O
                         net (fo=2, routed)           1.254    11.790    DataPath_0/Regs_U/Data_out[0]
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.124    11.914 r  DataPath_0/Regs_U/ALU_out[31]_INST_0_i_7/O
                         net (fo=38, routed)          1.736    13.651    DataPath_0/Regs_U/MUX2T1_32_0_o[0]
    SLICE_X5Y71          LUT2 (Prop_lut2_I1_O)        0.124    13.775 r  DataPath_0/Regs_U/ALU_out[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    13.775    DataPath_0/Regs_U/ALU_out[3]_INST_0_i_12_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.307 r  DataPath_0/Regs_U/ALU_out[3]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.307    DataPath_0/Regs_U/ALU_out[3]_INST_0_i_5_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.421 r  DataPath_0/Regs_U/ALU_out[7]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.421    DataPath_0/Regs_U/ALU_out[7]_INST_0_i_5_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.535 r  DataPath_0/Regs_U/ALU_out[11]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.535    DataPath_0/Regs_U/ALU_out[11]_INST_0_i_5_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.649 r  DataPath_0/Regs_U/ALU_out[15]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.009    14.658    DataPath_0/Regs_U/ALU_out[15]_INST_0_i_5_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.772 r  DataPath_0/Regs_U/ALU_out[19]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.772    DataPath_0/Regs_U/ALU_out[19]_INST_0_i_6_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.886 r  DataPath_0/Regs_U/ALU_out[23]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.886    DataPath_0/Regs_U/ALU_out[23]_INST_0_i_3_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.000 r  DataPath_0/Regs_U/ALU_out[27]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.000    DataPath_0/Regs_U/ALU_out[27]_INST_0_i_3_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.222 f  DataPath_0/Regs_U/ALU_out[31]_INST_0_i_3/O[0]
                         net (fo=1, routed)           1.028    16.250    DataPath_0/Regs_U/data2[28]
    SLICE_X9Y78          LUT5 (Prop_lut5_I0_O)        0.299    16.549 f  DataPath_0/Regs_U/ALU_out[28]_INST_0_i_2/O
                         net (fo=1, routed)           1.271    17.819    DataPath_0/Regs_U/ALU_out[28]_INST_0_i_2_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.124    17.943 f  DataPath_0/Regs_U/ALU_out[28]_INST_0/O
                         net (fo=3, routed)           1.400    19.343    DataPath_0/Regs_U/ALU_out[28]
    SLICE_X0Y90          LUT4 (Prop_lut4_I2_O)        0.124    19.467 f  DataPath_0/Regs_U/Q[31]_i_14/O
                         net (fo=1, routed)           0.484    19.951    DataPath_0/Regs_U/Q[31]_i_14_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I1_O)        0.124    20.075 f  DataPath_0/Regs_U/Q[31]_i_12/O
                         net (fo=1, routed)           0.303    20.378    DataPath_0/Regs_U/Q[31]_i_12_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.124    20.502 r  DataPath_0/Regs_U/Q[31]_i_7/O
                         net (fo=32, routed)          1.735    22.237    DataPath_0/PC/AND2_Res
    SLICE_X6Y81          LUT6 (Prop_lut6_I1_O)        0.124    22.361 r  DataPath_0/PC/Q[3]_i_8/O
                         net (fo=1, routed)           0.000    22.361    DataPath_0/PC/Q[3]_i_8_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.894 r  DataPath_0/PC/Q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.894    DataPath_0/PC/Q_reg[3]_i_1_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.011 r  DataPath_0/PC/Q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.011    DataPath_0/PC/Q_reg[7]_i_1_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.128 r  DataPath_0/PC/Q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.128    DataPath_0/PC/Q_reg[11]_i_1_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.245 r  DataPath_0/PC/Q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.245    DataPath_0/PC/Q_reg[15]_i_1_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.362 r  DataPath_0/PC/Q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.362    DataPath_0/PC/Q_reg[19]_i_1_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.479 r  DataPath_0/PC/Q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.479    DataPath_0/PC/Q_reg[23]_i_1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.802 r  DataPath_0/PC/Q_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    23.802    DataPath_0/PC/Q_reg[27]_i_1_n_6
    SLICE_X6Y87          FDCE                                         r  DataPath_0/PC/Q_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_in[21]
                            (input port)
  Destination:            DataPath_0/PC/Q_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.794ns  (logic 5.671ns (23.834%)  route 18.123ns (76.166%))
  Logic Levels:           27  (CARRY4=15 IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  inst_in[21] (IN)
                         net (fo=0)                   0.000     0.000    inst_in[21]
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  inst_in_IBUF[21]_inst/O
                         net (fo=259, routed)         8.239     9.232    DataPath_0/Regs_U/inst_field[14]
    SLICE_X15Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.356 r  DataPath_0/Regs_U/Data_out[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     9.356    DataPath_0/Regs_U/Data_out[0]_INST_0_i_8_n_0
    SLICE_X15Y62         MUXF7 (Prop_muxf7_I1_O)      0.217     9.573 r  DataPath_0/Regs_U/Data_out[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.665    10.238    DataPath_0/Regs_U/Data_out[0]_INST_0_i_2_n_0
    SLICE_X14Y63         LUT6 (Prop_lut6_I1_O)        0.299    10.537 r  DataPath_0/Regs_U/Data_out[0]_INST_0/O
                         net (fo=2, routed)           1.254    11.790    DataPath_0/Regs_U/Data_out[0]
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.124    11.914 r  DataPath_0/Regs_U/ALU_out[31]_INST_0_i_7/O
                         net (fo=38, routed)          1.736    13.651    DataPath_0/Regs_U/MUX2T1_32_0_o[0]
    SLICE_X5Y71          LUT2 (Prop_lut2_I1_O)        0.124    13.775 r  DataPath_0/Regs_U/ALU_out[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    13.775    DataPath_0/Regs_U/ALU_out[3]_INST_0_i_12_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.307 r  DataPath_0/Regs_U/ALU_out[3]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.307    DataPath_0/Regs_U/ALU_out[3]_INST_0_i_5_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.421 r  DataPath_0/Regs_U/ALU_out[7]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.421    DataPath_0/Regs_U/ALU_out[7]_INST_0_i_5_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.535 r  DataPath_0/Regs_U/ALU_out[11]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.535    DataPath_0/Regs_U/ALU_out[11]_INST_0_i_5_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.649 r  DataPath_0/Regs_U/ALU_out[15]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.009    14.658    DataPath_0/Regs_U/ALU_out[15]_INST_0_i_5_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.772 r  DataPath_0/Regs_U/ALU_out[19]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.772    DataPath_0/Regs_U/ALU_out[19]_INST_0_i_6_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.886 r  DataPath_0/Regs_U/ALU_out[23]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.886    DataPath_0/Regs_U/ALU_out[23]_INST_0_i_3_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.000 r  DataPath_0/Regs_U/ALU_out[27]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.000    DataPath_0/Regs_U/ALU_out[27]_INST_0_i_3_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.222 f  DataPath_0/Regs_U/ALU_out[31]_INST_0_i_3/O[0]
                         net (fo=1, routed)           1.028    16.250    DataPath_0/Regs_U/data2[28]
    SLICE_X9Y78          LUT5 (Prop_lut5_I0_O)        0.299    16.549 f  DataPath_0/Regs_U/ALU_out[28]_INST_0_i_2/O
                         net (fo=1, routed)           1.271    17.819    DataPath_0/Regs_U/ALU_out[28]_INST_0_i_2_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.124    17.943 f  DataPath_0/Regs_U/ALU_out[28]_INST_0/O
                         net (fo=3, routed)           1.400    19.343    DataPath_0/Regs_U/ALU_out[28]
    SLICE_X0Y90          LUT4 (Prop_lut4_I2_O)        0.124    19.467 f  DataPath_0/Regs_U/Q[31]_i_14/O
                         net (fo=1, routed)           0.484    19.951    DataPath_0/Regs_U/Q[31]_i_14_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I1_O)        0.124    20.075 f  DataPath_0/Regs_U/Q[31]_i_12/O
                         net (fo=1, routed)           0.303    20.378    DataPath_0/Regs_U/Q[31]_i_12_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.124    20.502 r  DataPath_0/Regs_U/Q[31]_i_7/O
                         net (fo=32, routed)          1.735    22.237    DataPath_0/PC/AND2_Res
    SLICE_X6Y81          LUT6 (Prop_lut6_I1_O)        0.124    22.361 r  DataPath_0/PC/Q[3]_i_8/O
                         net (fo=1, routed)           0.000    22.361    DataPath_0/PC/Q[3]_i_8_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.894 r  DataPath_0/PC/Q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.894    DataPath_0/PC/Q_reg[3]_i_1_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.011 r  DataPath_0/PC/Q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.011    DataPath_0/PC/Q_reg[7]_i_1_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.128 r  DataPath_0/PC/Q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.128    DataPath_0/PC/Q_reg[11]_i_1_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.245 r  DataPath_0/PC/Q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.245    DataPath_0/PC/Q_reg[15]_i_1_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.362 r  DataPath_0/PC/Q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.362    DataPath_0/PC/Q_reg[19]_i_1_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.479 r  DataPath_0/PC/Q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.479    DataPath_0/PC/Q_reg[23]_i_1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.794 r  DataPath_0/PC/Q_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    23.794    DataPath_0/PC/Q_reg[27]_i_1_n_4
    SLICE_X6Y87          FDCE                                         r  DataPath_0/PC/Q_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_in[21]
                            (input port)
  Destination:            DataPath_0/PC/Q_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.718ns  (logic 5.595ns (23.590%)  route 18.123ns (76.410%))
  Logic Levels:           27  (CARRY4=15 IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  inst_in[21] (IN)
                         net (fo=0)                   0.000     0.000    inst_in[21]
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  inst_in_IBUF[21]_inst/O
                         net (fo=259, routed)         8.239     9.232    DataPath_0/Regs_U/inst_field[14]
    SLICE_X15Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.356 r  DataPath_0/Regs_U/Data_out[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     9.356    DataPath_0/Regs_U/Data_out[0]_INST_0_i_8_n_0
    SLICE_X15Y62         MUXF7 (Prop_muxf7_I1_O)      0.217     9.573 r  DataPath_0/Regs_U/Data_out[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.665    10.238    DataPath_0/Regs_U/Data_out[0]_INST_0_i_2_n_0
    SLICE_X14Y63         LUT6 (Prop_lut6_I1_O)        0.299    10.537 r  DataPath_0/Regs_U/Data_out[0]_INST_0/O
                         net (fo=2, routed)           1.254    11.790    DataPath_0/Regs_U/Data_out[0]
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.124    11.914 r  DataPath_0/Regs_U/ALU_out[31]_INST_0_i_7/O
                         net (fo=38, routed)          1.736    13.651    DataPath_0/Regs_U/MUX2T1_32_0_o[0]
    SLICE_X5Y71          LUT2 (Prop_lut2_I1_O)        0.124    13.775 r  DataPath_0/Regs_U/ALU_out[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    13.775    DataPath_0/Regs_U/ALU_out[3]_INST_0_i_12_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.307 r  DataPath_0/Regs_U/ALU_out[3]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.307    DataPath_0/Regs_U/ALU_out[3]_INST_0_i_5_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.421 r  DataPath_0/Regs_U/ALU_out[7]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.421    DataPath_0/Regs_U/ALU_out[7]_INST_0_i_5_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.535 r  DataPath_0/Regs_U/ALU_out[11]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.535    DataPath_0/Regs_U/ALU_out[11]_INST_0_i_5_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.649 r  DataPath_0/Regs_U/ALU_out[15]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.009    14.658    DataPath_0/Regs_U/ALU_out[15]_INST_0_i_5_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.772 r  DataPath_0/Regs_U/ALU_out[19]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.772    DataPath_0/Regs_U/ALU_out[19]_INST_0_i_6_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.886 r  DataPath_0/Regs_U/ALU_out[23]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.886    DataPath_0/Regs_U/ALU_out[23]_INST_0_i_3_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.000 r  DataPath_0/Regs_U/ALU_out[27]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.000    DataPath_0/Regs_U/ALU_out[27]_INST_0_i_3_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.222 f  DataPath_0/Regs_U/ALU_out[31]_INST_0_i_3/O[0]
                         net (fo=1, routed)           1.028    16.250    DataPath_0/Regs_U/data2[28]
    SLICE_X9Y78          LUT5 (Prop_lut5_I0_O)        0.299    16.549 f  DataPath_0/Regs_U/ALU_out[28]_INST_0_i_2/O
                         net (fo=1, routed)           1.271    17.819    DataPath_0/Regs_U/ALU_out[28]_INST_0_i_2_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.124    17.943 f  DataPath_0/Regs_U/ALU_out[28]_INST_0/O
                         net (fo=3, routed)           1.400    19.343    DataPath_0/Regs_U/ALU_out[28]
    SLICE_X0Y90          LUT4 (Prop_lut4_I2_O)        0.124    19.467 f  DataPath_0/Regs_U/Q[31]_i_14/O
                         net (fo=1, routed)           0.484    19.951    DataPath_0/Regs_U/Q[31]_i_14_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I1_O)        0.124    20.075 f  DataPath_0/Regs_U/Q[31]_i_12/O
                         net (fo=1, routed)           0.303    20.378    DataPath_0/Regs_U/Q[31]_i_12_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.124    20.502 r  DataPath_0/Regs_U/Q[31]_i_7/O
                         net (fo=32, routed)          1.735    22.237    DataPath_0/PC/AND2_Res
    SLICE_X6Y81          LUT6 (Prop_lut6_I1_O)        0.124    22.361 r  DataPath_0/PC/Q[3]_i_8/O
                         net (fo=1, routed)           0.000    22.361    DataPath_0/PC/Q[3]_i_8_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.894 r  DataPath_0/PC/Q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.894    DataPath_0/PC/Q_reg[3]_i_1_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.011 r  DataPath_0/PC/Q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.011    DataPath_0/PC/Q_reg[7]_i_1_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.128 r  DataPath_0/PC/Q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.128    DataPath_0/PC/Q_reg[11]_i_1_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.245 r  DataPath_0/PC/Q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.245    DataPath_0/PC/Q_reg[15]_i_1_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.362 r  DataPath_0/PC/Q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.362    DataPath_0/PC/Q_reg[19]_i_1_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.479 r  DataPath_0/PC/Q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.479    DataPath_0/PC/Q_reg[23]_i_1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.718 r  DataPath_0/PC/Q_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000    23.718    DataPath_0/PC/Q_reg[27]_i_1_n_5
    SLICE_X6Y87          FDCE                                         r  DataPath_0/PC/Q_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_in[21]
                            (input port)
  Destination:            DataPath_0/PC/Q_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.698ns  (logic 5.575ns (23.525%)  route 18.123ns (76.475%))
  Logic Levels:           27  (CARRY4=15 IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  inst_in[21] (IN)
                         net (fo=0)                   0.000     0.000    inst_in[21]
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  inst_in_IBUF[21]_inst/O
                         net (fo=259, routed)         8.239     9.232    DataPath_0/Regs_U/inst_field[14]
    SLICE_X15Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.356 r  DataPath_0/Regs_U/Data_out[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     9.356    DataPath_0/Regs_U/Data_out[0]_INST_0_i_8_n_0
    SLICE_X15Y62         MUXF7 (Prop_muxf7_I1_O)      0.217     9.573 r  DataPath_0/Regs_U/Data_out[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.665    10.238    DataPath_0/Regs_U/Data_out[0]_INST_0_i_2_n_0
    SLICE_X14Y63         LUT6 (Prop_lut6_I1_O)        0.299    10.537 r  DataPath_0/Regs_U/Data_out[0]_INST_0/O
                         net (fo=2, routed)           1.254    11.790    DataPath_0/Regs_U/Data_out[0]
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.124    11.914 r  DataPath_0/Regs_U/ALU_out[31]_INST_0_i_7/O
                         net (fo=38, routed)          1.736    13.651    DataPath_0/Regs_U/MUX2T1_32_0_o[0]
    SLICE_X5Y71          LUT2 (Prop_lut2_I1_O)        0.124    13.775 r  DataPath_0/Regs_U/ALU_out[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    13.775    DataPath_0/Regs_U/ALU_out[3]_INST_0_i_12_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.307 r  DataPath_0/Regs_U/ALU_out[3]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.307    DataPath_0/Regs_U/ALU_out[3]_INST_0_i_5_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.421 r  DataPath_0/Regs_U/ALU_out[7]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.421    DataPath_0/Regs_U/ALU_out[7]_INST_0_i_5_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.535 r  DataPath_0/Regs_U/ALU_out[11]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.535    DataPath_0/Regs_U/ALU_out[11]_INST_0_i_5_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.649 r  DataPath_0/Regs_U/ALU_out[15]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.009    14.658    DataPath_0/Regs_U/ALU_out[15]_INST_0_i_5_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.772 r  DataPath_0/Regs_U/ALU_out[19]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.772    DataPath_0/Regs_U/ALU_out[19]_INST_0_i_6_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.886 r  DataPath_0/Regs_U/ALU_out[23]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.886    DataPath_0/Regs_U/ALU_out[23]_INST_0_i_3_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.000 r  DataPath_0/Regs_U/ALU_out[27]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.000    DataPath_0/Regs_U/ALU_out[27]_INST_0_i_3_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.222 f  DataPath_0/Regs_U/ALU_out[31]_INST_0_i_3/O[0]
                         net (fo=1, routed)           1.028    16.250    DataPath_0/Regs_U/data2[28]
    SLICE_X9Y78          LUT5 (Prop_lut5_I0_O)        0.299    16.549 f  DataPath_0/Regs_U/ALU_out[28]_INST_0_i_2/O
                         net (fo=1, routed)           1.271    17.819    DataPath_0/Regs_U/ALU_out[28]_INST_0_i_2_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.124    17.943 f  DataPath_0/Regs_U/ALU_out[28]_INST_0/O
                         net (fo=3, routed)           1.400    19.343    DataPath_0/Regs_U/ALU_out[28]
    SLICE_X0Y90          LUT4 (Prop_lut4_I2_O)        0.124    19.467 f  DataPath_0/Regs_U/Q[31]_i_14/O
                         net (fo=1, routed)           0.484    19.951    DataPath_0/Regs_U/Q[31]_i_14_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I1_O)        0.124    20.075 f  DataPath_0/Regs_U/Q[31]_i_12/O
                         net (fo=1, routed)           0.303    20.378    DataPath_0/Regs_U/Q[31]_i_12_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.124    20.502 r  DataPath_0/Regs_U/Q[31]_i_7/O
                         net (fo=32, routed)          1.735    22.237    DataPath_0/PC/AND2_Res
    SLICE_X6Y81          LUT6 (Prop_lut6_I1_O)        0.124    22.361 r  DataPath_0/PC/Q[3]_i_8/O
                         net (fo=1, routed)           0.000    22.361    DataPath_0/PC/Q[3]_i_8_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.894 r  DataPath_0/PC/Q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.894    DataPath_0/PC/Q_reg[3]_i_1_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.011 r  DataPath_0/PC/Q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.011    DataPath_0/PC/Q_reg[7]_i_1_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.128 r  DataPath_0/PC/Q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.128    DataPath_0/PC/Q_reg[11]_i_1_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.245 r  DataPath_0/PC/Q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.245    DataPath_0/PC/Q_reg[15]_i_1_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.362 r  DataPath_0/PC/Q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.362    DataPath_0/PC/Q_reg[19]_i_1_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.479 r  DataPath_0/PC/Q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.479    DataPath_0/PC/Q_reg[23]_i_1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.698 r  DataPath_0/PC/Q_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000    23.698    DataPath_0/PC/Q_reg[27]_i_1_n_7
    SLICE_X6Y87          FDCE                                         r  DataPath_0/PC/Q_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_in[21]
                            (input port)
  Destination:            DataPath_0/PC/Q_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.685ns  (logic 5.562ns (23.483%)  route 18.123ns (76.517%))
  Logic Levels:           26  (CARRY4=14 IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  inst_in[21] (IN)
                         net (fo=0)                   0.000     0.000    inst_in[21]
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  inst_in_IBUF[21]_inst/O
                         net (fo=259, routed)         8.239     9.232    DataPath_0/Regs_U/inst_field[14]
    SLICE_X15Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.356 r  DataPath_0/Regs_U/Data_out[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     9.356    DataPath_0/Regs_U/Data_out[0]_INST_0_i_8_n_0
    SLICE_X15Y62         MUXF7 (Prop_muxf7_I1_O)      0.217     9.573 r  DataPath_0/Regs_U/Data_out[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.665    10.238    DataPath_0/Regs_U/Data_out[0]_INST_0_i_2_n_0
    SLICE_X14Y63         LUT6 (Prop_lut6_I1_O)        0.299    10.537 r  DataPath_0/Regs_U/Data_out[0]_INST_0/O
                         net (fo=2, routed)           1.254    11.790    DataPath_0/Regs_U/Data_out[0]
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.124    11.914 r  DataPath_0/Regs_U/ALU_out[31]_INST_0_i_7/O
                         net (fo=38, routed)          1.736    13.651    DataPath_0/Regs_U/MUX2T1_32_0_o[0]
    SLICE_X5Y71          LUT2 (Prop_lut2_I1_O)        0.124    13.775 r  DataPath_0/Regs_U/ALU_out[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    13.775    DataPath_0/Regs_U/ALU_out[3]_INST_0_i_12_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.307 r  DataPath_0/Regs_U/ALU_out[3]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.307    DataPath_0/Regs_U/ALU_out[3]_INST_0_i_5_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.421 r  DataPath_0/Regs_U/ALU_out[7]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.421    DataPath_0/Regs_U/ALU_out[7]_INST_0_i_5_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.535 r  DataPath_0/Regs_U/ALU_out[11]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.535    DataPath_0/Regs_U/ALU_out[11]_INST_0_i_5_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.649 r  DataPath_0/Regs_U/ALU_out[15]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.009    14.658    DataPath_0/Regs_U/ALU_out[15]_INST_0_i_5_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.772 r  DataPath_0/Regs_U/ALU_out[19]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.772    DataPath_0/Regs_U/ALU_out[19]_INST_0_i_6_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.886 r  DataPath_0/Regs_U/ALU_out[23]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.886    DataPath_0/Regs_U/ALU_out[23]_INST_0_i_3_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.000 r  DataPath_0/Regs_U/ALU_out[27]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.000    DataPath_0/Regs_U/ALU_out[27]_INST_0_i_3_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.222 f  DataPath_0/Regs_U/ALU_out[31]_INST_0_i_3/O[0]
                         net (fo=1, routed)           1.028    16.250    DataPath_0/Regs_U/data2[28]
    SLICE_X9Y78          LUT5 (Prop_lut5_I0_O)        0.299    16.549 f  DataPath_0/Regs_U/ALU_out[28]_INST_0_i_2/O
                         net (fo=1, routed)           1.271    17.819    DataPath_0/Regs_U/ALU_out[28]_INST_0_i_2_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.124    17.943 f  DataPath_0/Regs_U/ALU_out[28]_INST_0/O
                         net (fo=3, routed)           1.400    19.343    DataPath_0/Regs_U/ALU_out[28]
    SLICE_X0Y90          LUT4 (Prop_lut4_I2_O)        0.124    19.467 f  DataPath_0/Regs_U/Q[31]_i_14/O
                         net (fo=1, routed)           0.484    19.951    DataPath_0/Regs_U/Q[31]_i_14_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I1_O)        0.124    20.075 f  DataPath_0/Regs_U/Q[31]_i_12/O
                         net (fo=1, routed)           0.303    20.378    DataPath_0/Regs_U/Q[31]_i_12_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.124    20.502 r  DataPath_0/Regs_U/Q[31]_i_7/O
                         net (fo=32, routed)          1.735    22.237    DataPath_0/PC/AND2_Res
    SLICE_X6Y81          LUT6 (Prop_lut6_I1_O)        0.124    22.361 r  DataPath_0/PC/Q[3]_i_8/O
                         net (fo=1, routed)           0.000    22.361    DataPath_0/PC/Q[3]_i_8_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.894 r  DataPath_0/PC/Q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.894    DataPath_0/PC/Q_reg[3]_i_1_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.011 r  DataPath_0/PC/Q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.011    DataPath_0/PC/Q_reg[7]_i_1_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.128 r  DataPath_0/PC/Q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.128    DataPath_0/PC/Q_reg[11]_i_1_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.245 r  DataPath_0/PC/Q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.245    DataPath_0/PC/Q_reg[15]_i_1_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.362 r  DataPath_0/PC/Q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.362    DataPath_0/PC/Q_reg[19]_i_1_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.685 r  DataPath_0/PC/Q_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000    23.685    DataPath_0/PC/Q_reg[23]_i_1_n_6
    SLICE_X6Y86          FDCE                                         r  DataPath_0/PC/Q_reg[21]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DataPath_0/PC/Q_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DataPath_0/PC/Q_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.459ns  (logic 0.273ns (59.467%)  route 0.186ns (40.533%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE                         0.000     0.000 r  DataPath_0/PC/Q_reg[23]/C
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  DataPath_0/PC/Q_reg[23]/Q
                         net (fo=6, routed)           0.186     0.350    DataPath_0/PC/PC_out[22]
    SLICE_X6Y86          LUT6 (Prop_lut6_I5_O)        0.045     0.395 r  DataPath_0/PC/Q[23]_i_2/O
                         net (fo=1, routed)           0.000     0.395    DataPath_0/PC/Q[23]_i_2_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.459 r  DataPath_0/PC/Q_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.459    DataPath_0/PC/Q_reg[23]_i_1_n_4
    SLICE_X6Y86          FDCE                                         r  DataPath_0/PC/Q_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DataPath_0/PC/Q_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DataPath_0/PC/Q_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.459ns  (logic 0.273ns (59.467%)  route 0.186ns (40.533%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDCE                         0.000     0.000 r  DataPath_0/PC/Q_reg[27]/C
    SLICE_X6Y87          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  DataPath_0/PC/Q_reg[27]/Q
                         net (fo=6, routed)           0.186     0.350    DataPath_0/PC/PC_out[26]
    SLICE_X6Y87          LUT6 (Prop_lut6_I5_O)        0.045     0.395 r  DataPath_0/PC/Q[27]_i_2/O
                         net (fo=1, routed)           0.000     0.395    DataPath_0/PC/Q[27]_i_2_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.459 r  DataPath_0/PC/Q_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.459    DataPath_0/PC/Q_reg[27]_i_1_n_4
    SLICE_X6Y87          FDCE                                         r  DataPath_0/PC/Q_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DataPath_0/PC/Q_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DataPath_0/PC/Q_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.460ns  (logic 0.273ns (59.360%)  route 0.187ns (40.640%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDCE                         0.000     0.000 r  DataPath_0/PC/Q_reg[19]/C
    SLICE_X6Y85          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  DataPath_0/PC/Q_reg[19]/Q
                         net (fo=5, routed)           0.187     0.351    DataPath_0/PC/PC_out[18]
    SLICE_X6Y85          LUT6 (Prop_lut6_I5_O)        0.045     0.396 r  DataPath_0/PC/Q[19]_i_6/O
                         net (fo=1, routed)           0.000     0.396    DataPath_0/PC/Q[19]_i_6_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.460 r  DataPath_0/PC/Q_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.460    DataPath_0/PC/Q_reg[19]_i_1_n_4
    SLICE_X6Y85          FDCE                                         r  DataPath_0/PC/Q_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DataPath_0/PC/Q_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DataPath_0/PC/Q_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.480ns  (logic 0.279ns (58.160%)  route 0.201ns (41.840%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE                         0.000     0.000 r  DataPath_0/PC/Q_reg[20]/C
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  DataPath_0/PC/Q_reg[20]/Q
                         net (fo=4, routed)           0.201     0.365    DataPath_0/PC/PC_out[19]
    SLICE_X6Y86          LUT6 (Prop_lut6_I5_O)        0.045     0.410 r  DataPath_0/PC/Q[23]_i_5/O
                         net (fo=1, routed)           0.000     0.410    DataPath_0/PC/Q[23]_i_5_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.480 r  DataPath_0/PC/Q_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.480    DataPath_0/PC/Q_reg[23]_i_1_n_7
    SLICE_X6Y86          FDCE                                         r  DataPath_0/PC/Q_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DataPath_0/PC/Q_reg[29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DataPath_0/PC/Q_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.486ns  (logic 0.275ns (56.531%)  route 0.211ns (43.469%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDCE                         0.000     0.000 r  DataPath_0/PC/Q_reg[29]/C
    SLICE_X6Y88          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  DataPath_0/PC/Q_reg[29]/Q
                         net (fo=6, routed)           0.211     0.375    DataPath_0/PC/PC_out[28]
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.045     0.420 r  DataPath_0/PC/Q[31]_i_5/O
                         net (fo=1, routed)           0.000     0.420    DataPath_0/PC/Q[31]_i_5_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.486 r  DataPath_0/PC/Q_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.486    DataPath_0/PC/Q_reg[31]_i_1_n_6
    SLICE_X6Y88          FDCE                                         r  DataPath_0/PC/Q_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DataPath_0/PC/Q_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DataPath_0/PC/Q_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.490ns  (logic 0.279ns (56.941%)  route 0.211ns (43.059%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDCE                         0.000     0.000 r  DataPath_0/PC/Q_reg[24]/C
    SLICE_X6Y87          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  DataPath_0/PC/Q_reg[24]/Q
                         net (fo=6, routed)           0.211     0.375    DataPath_0/PC/PC_out[23]
    SLICE_X6Y87          LUT6 (Prop_lut6_I5_O)        0.045     0.420 r  DataPath_0/PC/Q[27]_i_5/O
                         net (fo=1, routed)           0.000     0.420    DataPath_0/PC/Q[27]_i_5_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.490 r  DataPath_0/PC/Q_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.490    DataPath_0/PC/Q_reg[27]_i_1_n_7
    SLICE_X6Y87          FDCE                                         r  DataPath_0/PC/Q_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DataPath_0/PC/Q_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DataPath_0/PC/Q_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.490ns  (logic 0.279ns (56.941%)  route 0.211ns (43.059%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDCE                         0.000     0.000 r  DataPath_0/PC/Q_reg[28]/C
    SLICE_X6Y88          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  DataPath_0/PC/Q_reg[28]/Q
                         net (fo=6, routed)           0.211     0.375    DataPath_0/PC/PC_out[27]
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.045     0.420 r  DataPath_0/PC/Q[31]_i_6/O
                         net (fo=1, routed)           0.000     0.420    DataPath_0/PC/Q[31]_i_6_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.490 r  DataPath_0/PC/Q_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.490    DataPath_0/PC/Q_reg[31]_i_1_n_7
    SLICE_X6Y88          FDCE                                         r  DataPath_0/PC/Q_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DataPath_0/PC/Q_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DataPath_0/PC/Q_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.492ns  (logic 0.273ns (55.463%)  route 0.219ns (44.537%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDCE                         0.000     0.000 r  DataPath_0/PC/Q_reg[31]/C
    SLICE_X6Y88          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  DataPath_0/PC/Q_reg[31]/Q
                         net (fo=4, routed)           0.219     0.383    DataPath_0/PC/PC_out[30]
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.045     0.428 r  DataPath_0/PC/Q[31]_i_3/O
                         net (fo=1, routed)           0.000     0.428    DataPath_0/PC/Q[31]_i_3_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.492 r  DataPath_0/PC/Q_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.492    DataPath_0/PC/Q_reg[31]_i_1_n_4
    SLICE_X6Y88          FDCE                                         r  DataPath_0/PC/Q_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DataPath_0/PC/Q_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DataPath_0/PC/Q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.504ns  (logic 0.273ns (54.129%)  route 0.231ns (45.871%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDCE                         0.000     0.000 r  DataPath_0/PC/Q_reg[3]/C
    SLICE_X6Y81          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  DataPath_0/PC/Q_reg[3]/Q
                         net (fo=5, routed)           0.231     0.395    DataPath_0/PC/PC_out[2]
    SLICE_X6Y81          LUT6 (Prop_lut6_I5_O)        0.045     0.440 r  DataPath_0/PC/Q[3]_i_6/O
                         net (fo=1, routed)           0.000     0.440    DataPath_0/PC/Q[3]_i_6_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.504 r  DataPath_0/PC/Q_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.504    DataPath_0/PC/Q_reg[3]_i_1_n_4
    SLICE_X6Y81          FDCE                                         r  DataPath_0/PC/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DataPath_0/PC/Q_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DataPath_0/PC/Q_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.515ns  (logic 0.314ns (61.005%)  route 0.201ns (38.995%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE                         0.000     0.000 r  DataPath_0/PC/Q_reg[20]/C
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  DataPath_0/PC/Q_reg[20]/Q
                         net (fo=4, routed)           0.201     0.365    DataPath_0/PC/PC_out[19]
    SLICE_X6Y86          LUT6 (Prop_lut6_I5_O)        0.045     0.410 r  DataPath_0/PC/Q[23]_i_5/O
                         net (fo=1, routed)           0.000     0.410    DataPath_0/PC/Q[23]_i_5_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.515 r  DataPath_0/PC/Q_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.515    DataPath_0/PC/Q_reg[23]_i_1_n_6
    SLICE_X6Y86          FDCE                                         r  DataPath_0/PC/Q_reg[21]/D
  -------------------------------------------------------------------    -------------------





