----------------------------------------------------------------------
State after executing cycle: 0
IF.nop: False
IF.PC: 4
ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000000000000100000011
EX.nop: True
EX.PC: 0
EX.rs1: 0
EX.rs2: 0
EX.aluControlBits: 0
EX.Imm: 0
EX.ALUSrc: 0
EX.ALUOp: 0
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 0
EX.MemToReg: 0
EX.RegWrite: 0
EX.Reg_rs1: 0
EX.Reg_rs2: 0
MEM.nop: True
MEM.PC: 0
MEM.ALUResult: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 0
MEM.MemToReg: 0
MEM.RegWrite: 0
MEM.rs2: 0
MEM.Branch: 0
WB.nop: True
WB.ALUResult: 0
WB.ReadData: 0
WB.MemToReg: 0
WB.Wrt_reg_addr: 0
WB.RegWrite: 0
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 1
IF.nop: False
IF.PC: 8
ID.nop: False
ID.PC: 4
ID.Instr: 00000000100000000000000110000011
EX.nop: False
EX.PC: 0
EX.rs1: 0
EX.rs2: 0
EX.aluControlBits: 2
EX.Imm: 4
EX.ALUSrc: 1
EX.ALUOp: 0
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 1
EX.MemWrite: 0
EX.Wrt_reg_addr: 2
EX.MemToReg: 1
EX.RegWrite: 1
EX.Reg_rs1: 0
EX.Reg_rs2: 4
MEM.nop: True
MEM.PC: 0
MEM.ALUResult: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 0
MEM.MemToReg: 0
MEM.RegWrite: 0
MEM.rs2: 0
MEM.Branch: 0
WB.nop: True
WB.ALUResult: 0
WB.ReadData: 0
WB.MemToReg: 0
WB.Wrt_reg_addr: 0
WB.RegWrite: 0
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 2
IF.nop: False
IF.PC: 12
ID.nop: False
ID.PC: 8
ID.Instr: 00000000000100100000001000010011
EX.nop: False
EX.PC: 4
EX.rs1: 0
EX.rs2: 0
EX.aluControlBits: 2
EX.Imm: 8
EX.ALUSrc: 1
EX.ALUOp: 0
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 1
EX.MemWrite: 0
EX.Wrt_reg_addr: 3
EX.MemToReg: 1
EX.RegWrite: 1
EX.Reg_rs1: 0
EX.Reg_rs2: 8
MEM.nop: False
MEM.PC: 0
MEM.ALUResult: 4
MEM.MemRead: 1
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 2
MEM.MemToReg: 1
MEM.RegWrite: 1
MEM.rs2: 0
MEM.Branch: 0
WB.nop: True
WB.ALUResult: 0
WB.ReadData: 0
WB.MemToReg: 0
WB.Wrt_reg_addr: 0
WB.RegWrite: 0
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 3
IF.nop: False
IF.PC: 16
ID.nop: False
ID.PC: 12
ID.Instr: 00000000010100100000001010110011
EX.nop: False
EX.PC: 8
EX.rs1: 0
EX.rs2: 0
EX.aluControlBits: 2
EX.Imm: 1
EX.ALUSrc: 1
EX.ALUOp: 0
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 4
EX.MemToReg: 0
EX.RegWrite: 1
EX.Reg_rs1: 4
EX.Reg_rs2: 1
MEM.nop: False
MEM.PC: 4
MEM.ALUResult: 8
MEM.MemRead: 1
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 3
MEM.MemToReg: 1
MEM.RegWrite: 1
MEM.rs2: 0
MEM.Branch: 0
WB.nop: False
WB.ALUResult: 4
WB.ReadData: 5
WB.MemToReg: 1
WB.Wrt_reg_addr: 2
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 4
IF.nop: False
IF.PC: 20
ID.nop: False
ID.PC: 16
ID.Instr: 00000000010100011001010001100011
EX.nop: False
EX.PC: 12
EX.rs1: 0
EX.rs2: 0
EX.aluControlBits: 2
EX.Imm: 0
EX.ALUSrc: 0
EX.ALUOp: 2
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 5
EX.MemToReg: 0
EX.RegWrite: 1
EX.Reg_rs1: 4
EX.Reg_rs2: 5
MEM.nop: False
MEM.PC: 8
MEM.ALUResult: 1
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 4
MEM.MemToReg: 0
MEM.RegWrite: 1
MEM.rs2: 0
MEM.Branch: 0
WB.nop: False
WB.ALUResult: 8
WB.ReadData: 10
WB.MemToReg: 1
WB.Wrt_reg_addr: 3
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 5
IF.nop: False
IF.PC: 24
ID.nop: False
ID.PC: 20
ID.Instr: 00000000110000000000010101101111
EX.nop: False
EX.PC: 16
EX.rs1: 10
EX.rs2: 0
EX.aluControlBits: 7
EX.Imm: 8
EX.ALUSrc: 0
EX.ALUOp: 1
EX.Branch: 1
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 8
EX.MemToReg: 0
EX.RegWrite: 0
EX.Reg_rs1: 3
EX.Reg_rs2: 5
MEM.nop: False
MEM.PC: 12
MEM.ALUResult: 1
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 5
MEM.MemToReg: 0
MEM.RegWrite: 1
MEM.rs2: 0
MEM.Branch: 0
WB.nop: False
WB.ALUResult: 1
WB.ReadData: 10
WB.MemToReg: 0
WB.Wrt_reg_addr: 4
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 6
IF.nop: False
IF.PC: 28
ID.nop: False
ID.PC: 24
ID.Instr: 11111110010000010001100011100011
EX.nop: True
EX.PC: 16
EX.rs1: 10
EX.rs2: 0
EX.aluControlBits: 7
EX.Imm: 8
EX.ALUSrc: 0
EX.ALUOp: 1
EX.Branch: 1
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 8
EX.MemToReg: 0
EX.RegWrite: 0
EX.Reg_rs1: 3
EX.Reg_rs2: 5
MEM.nop: False
MEM.PC: 16
MEM.ALUResult: 11
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 8
MEM.MemToReg: 0
MEM.RegWrite: 0
MEM.rs2: 1
MEM.Branch: 1
WB.nop: False
WB.ALUResult: 1
WB.ReadData: 10
WB.MemToReg: 0
WB.Wrt_reg_addr: 5
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 7
IF.nop: True
IF.PC: 28
ID.nop: True
ID.PC: 28
ID.Instr: 11111111111111111111111111111111
EX.nop: False
EX.PC: 24
EX.rs1: 5
EX.rs2: 1
EX.aluControlBits: 7
EX.Imm: -16
EX.ALUSrc: 0
EX.ALUOp: 1
EX.Branch: 1
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 17
EX.MemToReg: 0
EX.RegWrite: 0
EX.Reg_rs1: 2
EX.Reg_rs2: 4
MEM.nop: True
MEM.PC: 16
MEM.ALUResult: 11
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 8
MEM.MemToReg: 0
MEM.RegWrite: 0
MEM.rs2: 1
MEM.Branch: 1
WB.nop: False
WB.ALUResult: 20
WB.ReadData: 10
WB.MemToReg: 0
WB.Wrt_reg_addr: 8
WB.RegWrite: 0
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 8
IF.nop: False
IF.PC: 12
ID.nop: False
ID.PC: 8
ID.Instr: 00000000000100100000001000010011
EX.nop: True
EX.PC: 24
EX.rs1: 5
EX.rs2: 1
EX.aluControlBits: 7
EX.Imm: -16
EX.ALUSrc: 0
EX.ALUOp: 1
EX.Branch: 1
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 17
EX.MemToReg: 0
EX.RegWrite: 0
EX.Reg_rs1: 2
EX.Reg_rs2: 4
MEM.nop: False
MEM.PC: 24
MEM.ALUResult: 4
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 17
MEM.MemToReg: 0
MEM.RegWrite: 0
MEM.rs2: 1
MEM.Branch: 1
WB.nop: True
WB.ALUResult: 20
WB.ReadData: 10
WB.MemToReg: 0
WB.Wrt_reg_addr: 8
WB.RegWrite: 0
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 9
IF.nop: False
IF.PC: 16
ID.nop: False
ID.PC: 12
ID.Instr: 00000000010100100000001010110011
EX.nop: False
EX.PC: 8
EX.rs1: 1
EX.rs2: 0
EX.aluControlBits: 2
EX.Imm: 1
EX.ALUSrc: 1
EX.ALUOp: 0
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 4
EX.MemToReg: 0
EX.RegWrite: 1
EX.Reg_rs1: 4
EX.Reg_rs2: 1
MEM.nop: True
MEM.PC: 24
MEM.ALUResult: 4
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 17
MEM.MemToReg: 0
MEM.RegWrite: 0
MEM.rs2: 1
MEM.Branch: 1
WB.nop: False
WB.ALUResult: 28
WB.ReadData: 10
WB.MemToReg: 0
WB.Wrt_reg_addr: 17
WB.RegWrite: 0
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 10
IF.nop: False
IF.PC: 20
ID.nop: False
ID.PC: 16
ID.Instr: 00000000010100011001010001100011
EX.nop: False
EX.PC: 12
EX.rs1: 1
EX.rs2: 1
EX.aluControlBits: 2
EX.Imm: 0
EX.ALUSrc: 0
EX.ALUOp: 2
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 5
EX.MemToReg: 0
EX.RegWrite: 1
EX.Reg_rs1: 4
EX.Reg_rs2: 5
MEM.nop: False
MEM.PC: 8
MEM.ALUResult: 2
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 4
MEM.MemToReg: 0
MEM.RegWrite: 1
MEM.rs2: 0
MEM.Branch: 0
WB.nop: True
WB.ALUResult: 28
WB.ReadData: 10
WB.MemToReg: 0
WB.Wrt_reg_addr: 17
WB.RegWrite: 0
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 11
IF.nop: False
IF.PC: 24
ID.nop: False
ID.PC: 20
ID.Instr: 00000000110000000000010101101111
EX.nop: False
EX.PC: 16
EX.rs1: 10
EX.rs2: 1
EX.aluControlBits: 7
EX.Imm: 8
EX.ALUSrc: 0
EX.ALUOp: 1
EX.Branch: 1
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 8
EX.MemToReg: 0
EX.RegWrite: 0
EX.Reg_rs1: 3
EX.Reg_rs2: 5
MEM.nop: False
MEM.PC: 12
MEM.ALUResult: 3
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 5
MEM.MemToReg: 0
MEM.RegWrite: 1
MEM.rs2: 1
MEM.Branch: 0
WB.nop: False
WB.ALUResult: 2
WB.ReadData: 10
WB.MemToReg: 0
WB.Wrt_reg_addr: 4
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 12
IF.nop: False
IF.PC: 28
ID.nop: False
ID.PC: 24
ID.Instr: 11111110010000010001100011100011
EX.nop: True
EX.PC: 16
EX.rs1: 10
EX.rs2: 1
EX.aluControlBits: 7
EX.Imm: 8
EX.ALUSrc: 0
EX.ALUOp: 1
EX.Branch: 1
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 8
EX.MemToReg: 0
EX.RegWrite: 0
EX.Reg_rs1: 3
EX.Reg_rs2: 5
MEM.nop: False
MEM.PC: 16
MEM.ALUResult: 9
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 8
MEM.MemToReg: 0
MEM.RegWrite: 0
MEM.rs2: 3
MEM.Branch: 1
WB.nop: False
WB.ALUResult: 3
WB.ReadData: 10
WB.MemToReg: 0
WB.Wrt_reg_addr: 5
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 13
IF.nop: True
IF.PC: 28
ID.nop: True
ID.PC: 28
ID.Instr: 11111111111111111111111111111111
EX.nop: False
EX.PC: 24
EX.rs1: 5
EX.rs2: 2
EX.aluControlBits: 7
EX.Imm: -16
EX.ALUSrc: 0
EX.ALUOp: 1
EX.Branch: 1
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 17
EX.MemToReg: 0
EX.RegWrite: 0
EX.Reg_rs1: 2
EX.Reg_rs2: 4
MEM.nop: True
MEM.PC: 16
MEM.ALUResult: 9
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 8
MEM.MemToReg: 0
MEM.RegWrite: 0
MEM.rs2: 3
MEM.Branch: 1
WB.nop: False
WB.ALUResult: 20
WB.ReadData: 10
WB.MemToReg: 0
WB.Wrt_reg_addr: 8
WB.RegWrite: 0
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 14
IF.nop: False
IF.PC: 12
ID.nop: False
ID.PC: 8
ID.Instr: 00000000000100100000001000010011
EX.nop: True
EX.PC: 24
EX.rs1: 5
EX.rs2: 2
EX.aluControlBits: 7
EX.Imm: -16
EX.ALUSrc: 0
EX.ALUOp: 1
EX.Branch: 1
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 17
EX.MemToReg: 0
EX.RegWrite: 0
EX.Reg_rs1: 2
EX.Reg_rs2: 4
MEM.nop: False
MEM.PC: 24
MEM.ALUResult: 7
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 17
MEM.MemToReg: 0
MEM.RegWrite: 0
MEM.rs2: 2
MEM.Branch: 1
WB.nop: True
WB.ALUResult: 20
WB.ReadData: 10
WB.MemToReg: 0
WB.Wrt_reg_addr: 8
WB.RegWrite: 0
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 15
IF.nop: False
IF.PC: 16
ID.nop: False
ID.PC: 12
ID.Instr: 00000000010100100000001010110011
EX.nop: False
EX.PC: 8
EX.rs1: 2
EX.rs2: 0
EX.aluControlBits: 2
EX.Imm: 1
EX.ALUSrc: 1
EX.ALUOp: 0
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 4
EX.MemToReg: 0
EX.RegWrite: 1
EX.Reg_rs1: 4
EX.Reg_rs2: 1
MEM.nop: True
MEM.PC: 24
MEM.ALUResult: 7
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 17
MEM.MemToReg: 0
MEM.RegWrite: 0
MEM.rs2: 2
MEM.Branch: 1
WB.nop: False
WB.ALUResult: 28
WB.ReadData: 10
WB.MemToReg: 0
WB.Wrt_reg_addr: 17
WB.RegWrite: 0
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 16
IF.nop: False
IF.PC: 20
ID.nop: False
ID.PC: 16
ID.Instr: 00000000010100011001010001100011
EX.nop: False
EX.PC: 12
EX.rs1: 2
EX.rs2: 3
EX.aluControlBits: 2
EX.Imm: 0
EX.ALUSrc: 0
EX.ALUOp: 2
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 5
EX.MemToReg: 0
EX.RegWrite: 1
EX.Reg_rs1: 4
EX.Reg_rs2: 5
MEM.nop: False
MEM.PC: 8
MEM.ALUResult: 3
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 4
MEM.MemToReg: 0
MEM.RegWrite: 1
MEM.rs2: 0
MEM.Branch: 0
WB.nop: True
WB.ALUResult: 28
WB.ReadData: 10
WB.MemToReg: 0
WB.Wrt_reg_addr: 17
WB.RegWrite: 0
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 17
IF.nop: False
IF.PC: 24
ID.nop: False
ID.PC: 20
ID.Instr: 00000000110000000000010101101111
EX.nop: False
EX.PC: 16
EX.rs1: 10
EX.rs2: 3
EX.aluControlBits: 7
EX.Imm: 8
EX.ALUSrc: 0
EX.ALUOp: 1
EX.Branch: 1
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 8
EX.MemToReg: 0
EX.RegWrite: 0
EX.Reg_rs1: 3
EX.Reg_rs2: 5
MEM.nop: False
MEM.PC: 12
MEM.ALUResult: 6
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 5
MEM.MemToReg: 0
MEM.RegWrite: 1
MEM.rs2: 3
MEM.Branch: 0
WB.nop: False
WB.ALUResult: 3
WB.ReadData: 10
WB.MemToReg: 0
WB.Wrt_reg_addr: 4
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 18
IF.nop: False
IF.PC: 28
ID.nop: False
ID.PC: 24
ID.Instr: 11111110010000010001100011100011
EX.nop: True
EX.PC: 16
EX.rs1: 10
EX.rs2: 3
EX.aluControlBits: 7
EX.Imm: 8
EX.ALUSrc: 0
EX.ALUOp: 1
EX.Branch: 1
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 8
EX.MemToReg: 0
EX.RegWrite: 0
EX.Reg_rs1: 3
EX.Reg_rs2: 5
MEM.nop: False
MEM.PC: 16
MEM.ALUResult: 12
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 8
MEM.MemToReg: 0
MEM.RegWrite: 0
MEM.rs2: 6
MEM.Branch: 1
WB.nop: False
WB.ALUResult: 6
WB.ReadData: 10
WB.MemToReg: 0
WB.Wrt_reg_addr: 5
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 19
IF.nop: True
IF.PC: 28
ID.nop: True
ID.PC: 28
ID.Instr: 11111111111111111111111111111111
EX.nop: False
EX.PC: 24
EX.rs1: 5
EX.rs2: 3
EX.aluControlBits: 7
EX.Imm: -16
EX.ALUSrc: 0
EX.ALUOp: 1
EX.Branch: 1
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 17
EX.MemToReg: 0
EX.RegWrite: 0
EX.Reg_rs1: 2
EX.Reg_rs2: 4
MEM.nop: True
MEM.PC: 16
MEM.ALUResult: 12
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 8
MEM.MemToReg: 0
MEM.RegWrite: 0
MEM.rs2: 6
MEM.Branch: 1
WB.nop: False
WB.ALUResult: 20
WB.ReadData: 10
WB.MemToReg: 0
WB.Wrt_reg_addr: 8
WB.RegWrite: 0
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 20
IF.nop: False
IF.PC: 12
ID.nop: False
ID.PC: 8
ID.Instr: 00000000000100100000001000010011
EX.nop: True
EX.PC: 24
EX.rs1: 5
EX.rs2: 3
EX.aluControlBits: 7
EX.Imm: -16
EX.ALUSrc: 0
EX.ALUOp: 1
EX.Branch: 1
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 17
EX.MemToReg: 0
EX.RegWrite: 0
EX.Reg_rs1: 2
EX.Reg_rs2: 4
MEM.nop: False
MEM.PC: 24
MEM.ALUResult: 6
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 17
MEM.MemToReg: 0
MEM.RegWrite: 0
MEM.rs2: 3
MEM.Branch: 1
WB.nop: True
WB.ALUResult: 20
WB.ReadData: 10
WB.MemToReg: 0
WB.Wrt_reg_addr: 8
WB.RegWrite: 0
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 21
IF.nop: False
IF.PC: 16
ID.nop: False
ID.PC: 12
ID.Instr: 00000000010100100000001010110011
EX.nop: False
EX.PC: 8
EX.rs1: 3
EX.rs2: 0
EX.aluControlBits: 2
EX.Imm: 1
EX.ALUSrc: 1
EX.ALUOp: 0
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 4
EX.MemToReg: 0
EX.RegWrite: 1
EX.Reg_rs1: 4
EX.Reg_rs2: 1
MEM.nop: True
MEM.PC: 24
MEM.ALUResult: 6
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 17
MEM.MemToReg: 0
MEM.RegWrite: 0
MEM.rs2: 3
MEM.Branch: 1
WB.nop: False
WB.ALUResult: 28
WB.ReadData: 10
WB.MemToReg: 0
WB.Wrt_reg_addr: 17
WB.RegWrite: 0
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 22
IF.nop: False
IF.PC: 20
ID.nop: False
ID.PC: 16
ID.Instr: 00000000010100011001010001100011
EX.nop: False
EX.PC: 12
EX.rs1: 3
EX.rs2: 6
EX.aluControlBits: 2
EX.Imm: 0
EX.ALUSrc: 0
EX.ALUOp: 2
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 5
EX.MemToReg: 0
EX.RegWrite: 1
EX.Reg_rs1: 4
EX.Reg_rs2: 5
MEM.nop: False
MEM.PC: 8
MEM.ALUResult: 4
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 4
MEM.MemToReg: 0
MEM.RegWrite: 1
MEM.rs2: 0
MEM.Branch: 0
WB.nop: True
WB.ALUResult: 28
WB.ReadData: 10
WB.MemToReg: 0
WB.Wrt_reg_addr: 17
WB.RegWrite: 0
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 23
IF.nop: False
IF.PC: 24
ID.nop: False
ID.PC: 20
ID.Instr: 00000000110000000000010101101111
EX.nop: False
EX.PC: 16
EX.rs1: 10
EX.rs2: 6
EX.aluControlBits: 7
EX.Imm: 8
EX.ALUSrc: 0
EX.ALUOp: 1
EX.Branch: 1
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 8
EX.MemToReg: 0
EX.RegWrite: 0
EX.Reg_rs1: 3
EX.Reg_rs2: 5
MEM.nop: False
MEM.PC: 12
MEM.ALUResult: 10
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 5
MEM.MemToReg: 0
MEM.RegWrite: 1
MEM.rs2: 6
MEM.Branch: 0
WB.nop: False
WB.ALUResult: 4
WB.ReadData: 10
WB.MemToReg: 0
WB.Wrt_reg_addr: 4
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 24
IF.nop: False
IF.PC: 28
ID.nop: False
ID.PC: 24
ID.Instr: 11111110010000010001100011100011
EX.nop: False
EX.PC: 20
EX.rs1: 0
EX.rs2: 0
EX.aluControlBits: 2
EX.Imm: 12
EX.ALUSrc: 0
EX.ALUOp: 0
EX.Branch: 1
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 10
EX.MemToReg: 0
EX.RegWrite: 1
EX.Reg_rs1: 0
EX.Reg_rs2: 12
MEM.nop: False
MEM.PC: 16
MEM.ALUResult: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 8
MEM.MemToReg: 0
MEM.RegWrite: 0
MEM.rs2: 10
MEM.Branch: 1
WB.nop: False
WB.ALUResult: 10
WB.ReadData: 10
WB.MemToReg: 0
WB.Wrt_reg_addr: 5
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 25
IF.nop: False
IF.PC: 36
ID.nop: False
ID.PC: 32
ID.Instr: 00000000010000000010100000100011
EX.nop: True
EX.PC: 20
EX.rs1: 0
EX.rs2: 0
EX.aluControlBits: 2
EX.Imm: 12
EX.ALUSrc: 0
EX.ALUOp: 0
EX.Branch: 1
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 10
EX.MemToReg: 0
EX.RegWrite: 1
EX.Reg_rs1: 0
EX.Reg_rs2: 12
MEM.nop: False
MEM.PC: 20
MEM.ALUResult: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 10
MEM.MemToReg: 0
MEM.RegWrite: 1
MEM.rs2: 0
MEM.Branch: 1
WB.nop: False
WB.ALUResult: 20
WB.ReadData: 10
WB.MemToReg: 0
WB.Wrt_reg_addr: 8
WB.RegWrite: 0
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 26
IF.nop: False
IF.PC: 40
ID.nop: False
ID.PC: 36
ID.Instr: 00000000101000000010101000100011
EX.nop: False
EX.PC: 32
EX.rs1: 0
EX.rs2: 4
EX.aluControlBits: 2
EX.Imm: 16
EX.ALUSrc: 1
EX.ALUOp: 0
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 1
EX.Wrt_reg_addr: 16
EX.MemToReg: 0
EX.RegWrite: 0
EX.Reg_rs1: 0
EX.Reg_rs2: 4
MEM.nop: True
MEM.PC: 20
MEM.ALUResult: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 10
MEM.MemToReg: 0
MEM.RegWrite: 1
MEM.rs2: 0
MEM.Branch: 1
WB.nop: False
WB.ALUResult: 24
WB.ReadData: 10
WB.MemToReg: 0
WB.Wrt_reg_addr: 10
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 27
IF.nop: False
IF.PC: 44
ID.nop: False
ID.PC: 40
ID.Instr: 11111110000000000000100011100011
EX.nop: False
EX.PC: 36
EX.rs1: 0
EX.rs2: 24
EX.aluControlBits: 2
EX.Imm: 20
EX.ALUSrc: 1
EX.ALUOp: 0
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 1
EX.Wrt_reg_addr: 20
EX.MemToReg: 0
EX.RegWrite: 0
EX.Reg_rs1: 0
EX.Reg_rs2: 10
MEM.nop: False
MEM.PC: 32
MEM.ALUResult: 16
MEM.MemRead: 0
MEM.MemWrite: 1
MEM.Wrt_reg_addr: 16
MEM.MemToReg: 0
MEM.RegWrite: 0
MEM.rs2: 4
MEM.Branch: 0
WB.nop: True
WB.ALUResult: 24
WB.ReadData: 10
WB.MemToReg: 0
WB.Wrt_reg_addr: 10
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 28
IF.nop: False
IF.PC: 48
ID.nop: False
ID.PC: 44
ID.Instr: 
EX.nop: False
EX.PC: 40
EX.rs1: 0
EX.rs2: 0
EX.aluControlBits: 6
EX.Imm: -16
EX.ALUSrc: 0
EX.ALUOp: 1
EX.Branch: 1
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 17
EX.MemToReg: 0
EX.RegWrite: 0
EX.Reg_rs1: 0
EX.Reg_rs2: 0
MEM.nop: False
MEM.PC: 36
MEM.ALUResult: 20
MEM.MemRead: 0
MEM.MemWrite: 1
MEM.Wrt_reg_addr: 20
MEM.MemToReg: 0
MEM.RegWrite: 0
MEM.rs2: 24
MEM.Branch: 0
WB.nop: False
WB.ALUResult: 16
WB.ReadData: 10
WB.MemToReg: 0
WB.Wrt_reg_addr: 16
WB.RegWrite: 0
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 29
IF.nop: False
IF.PC: 28
ID.nop: False
ID.PC: 24
ID.Instr: 11111110010000010001100011100011
EX.nop: True
EX.PC: 40
EX.rs1: 0
EX.rs2: 0
EX.aluControlBits: 6
EX.Imm: -16
EX.ALUSrc: 0
EX.ALUOp: 1
EX.Branch: 1
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 17
EX.MemToReg: 0
EX.RegWrite: 0
EX.Reg_rs1: 0
EX.Reg_rs2: 0
MEM.nop: False
MEM.PC: 40
MEM.ALUResult: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 17
MEM.MemToReg: 0
MEM.RegWrite: 0
MEM.rs2: 0
MEM.Branch: 1
WB.nop: False
WB.ALUResult: 20
WB.ReadData: 10
WB.MemToReg: 0
WB.Wrt_reg_addr: 20
WB.RegWrite: 0
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 30
IF.nop: True
IF.PC: 28
ID.nop: True
ID.PC: 28
ID.Instr: 11111111111111111111111111111111
EX.nop: False
EX.PC: 24
EX.rs1: 5
EX.rs2: 4
EX.aluControlBits: 7
EX.Imm: -16
EX.ALUSrc: 0
EX.ALUOp: 1
EX.Branch: 1
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 17
EX.MemToReg: 0
EX.RegWrite: 0
EX.Reg_rs1: 2
EX.Reg_rs2: 4
MEM.nop: True
MEM.PC: 40
MEM.ALUResult: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 17
MEM.MemToReg: 0
MEM.RegWrite: 0
MEM.rs2: 0
MEM.Branch: 1
WB.nop: False
WB.ALUResult: 44
WB.ReadData: 10
WB.MemToReg: 0
WB.Wrt_reg_addr: 17
WB.RegWrite: 0
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 31
IF.nop: False
IF.PC: 12
ID.nop: False
ID.PC: 8
ID.Instr: 00000000000100100000001000010011
EX.nop: True
EX.PC: 24
EX.rs1: 5
EX.rs2: 4
EX.aluControlBits: 7
EX.Imm: -16
EX.ALUSrc: 0
EX.ALUOp: 1
EX.Branch: 1
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 17
EX.MemToReg: 0
EX.RegWrite: 0
EX.Reg_rs1: 2
EX.Reg_rs2: 4
MEM.nop: False
MEM.PC: 24
MEM.ALUResult: 1
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 17
MEM.MemToReg: 0
MEM.RegWrite: 0
MEM.rs2: 4
MEM.Branch: 1
WB.nop: True
WB.ALUResult: 44
WB.ReadData: 10
WB.MemToReg: 0
WB.Wrt_reg_addr: 17
WB.RegWrite: 0
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 32
IF.nop: False
IF.PC: 16
ID.nop: False
ID.PC: 12
ID.Instr: 00000000010100100000001010110011
EX.nop: False
EX.PC: 8
EX.rs1: 4
EX.rs2: 0
EX.aluControlBits: 2
EX.Imm: 1
EX.ALUSrc: 1
EX.ALUOp: 0
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 4
EX.MemToReg: 0
EX.RegWrite: 1
EX.Reg_rs1: 4
EX.Reg_rs2: 1
MEM.nop: True
MEM.PC: 24
MEM.ALUResult: 1
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 17
MEM.MemToReg: 0
MEM.RegWrite: 0
MEM.rs2: 4
MEM.Branch: 1
WB.nop: False
WB.ALUResult: 28
WB.ReadData: 10
WB.MemToReg: 0
WB.Wrt_reg_addr: 17
WB.RegWrite: 0
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 33
IF.nop: False
IF.PC: 20
ID.nop: False
ID.PC: 16
ID.Instr: 00000000010100011001010001100011
EX.nop: False
EX.PC: 12
EX.rs1: 4
EX.rs2: 10
EX.aluControlBits: 2
EX.Imm: 0
EX.ALUSrc: 0
EX.ALUOp: 2
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 5
EX.MemToReg: 0
EX.RegWrite: 1
EX.Reg_rs1: 4
EX.Reg_rs2: 5
MEM.nop: False
MEM.PC: 8
MEM.ALUResult: 5
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 4
MEM.MemToReg: 0
MEM.RegWrite: 1
MEM.rs2: 0
MEM.Branch: 0
WB.nop: True
WB.ALUResult: 28
WB.ReadData: 10
WB.MemToReg: 0
WB.Wrt_reg_addr: 17
WB.RegWrite: 0
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 34
IF.nop: False
IF.PC: 24
ID.nop: False
ID.PC: 20
ID.Instr: 00000000110000000000010101101111
EX.nop: False
EX.PC: 16
EX.rs1: 10
EX.rs2: 10
EX.aluControlBits: 7
EX.Imm: 8
EX.ALUSrc: 0
EX.ALUOp: 1
EX.Branch: 1
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 8
EX.MemToReg: 0
EX.RegWrite: 0
EX.Reg_rs1: 3
EX.Reg_rs2: 5
MEM.nop: False
MEM.PC: 12
MEM.ALUResult: 15
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 5
MEM.MemToReg: 0
MEM.RegWrite: 1
MEM.rs2: 10
MEM.Branch: 0
WB.nop: False
WB.ALUResult: 5
WB.ReadData: 10
WB.MemToReg: 0
WB.Wrt_reg_addr: 4
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 35
IF.nop: False
IF.PC: 28
ID.nop: False
ID.PC: 24
ID.Instr: 11111110010000010001100011100011
EX.nop: True
EX.PC: 16
EX.rs1: 10
EX.rs2: 10
EX.aluControlBits: 7
EX.Imm: 8
EX.ALUSrc: 0
EX.ALUOp: 1
EX.Branch: 1
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 8
EX.MemToReg: 0
EX.RegWrite: 0
EX.Reg_rs1: 3
EX.Reg_rs2: 5
MEM.nop: False
MEM.PC: 16
MEM.ALUResult: 5
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 8
MEM.MemToReg: 0
MEM.RegWrite: 0
MEM.rs2: 15
MEM.Branch: 1
WB.nop: False
WB.ALUResult: 15
WB.ReadData: 10
WB.MemToReg: 0
WB.Wrt_reg_addr: 5
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 36
IF.nop: True
IF.PC: 28
ID.nop: True
ID.PC: 28
ID.Instr: 11111111111111111111111111111111
EX.nop: False
EX.PC: 24
EX.rs1: 5
EX.rs2: 5
EX.aluControlBits: 7
EX.Imm: -16
EX.ALUSrc: 0
EX.ALUOp: 1
EX.Branch: 1
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 17
EX.MemToReg: 0
EX.RegWrite: 0
EX.Reg_rs1: 2
EX.Reg_rs2: 4
MEM.nop: True
MEM.PC: 16
MEM.ALUResult: 5
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 8
MEM.MemToReg: 0
MEM.RegWrite: 0
MEM.rs2: 15
MEM.Branch: 1
WB.nop: False
WB.ALUResult: 20
WB.ReadData: 10
WB.MemToReg: 0
WB.Wrt_reg_addr: 8
WB.RegWrite: 0
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 37
IF.nop: True
IF.PC: 28
ID.nop: True
ID.PC: 28
ID.Instr: 11111111111111111111111111111111
EX.nop: True
EX.PC: 24
EX.rs1: 5
EX.rs2: 5
EX.aluControlBits: 7
EX.Imm: -16
EX.ALUSrc: 0
EX.ALUOp: 1
EX.Branch: 1
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 17
EX.MemToReg: 0
EX.RegWrite: 0
EX.Reg_rs1: 2
EX.Reg_rs2: 4
MEM.nop: False
MEM.PC: 24
MEM.ALUResult: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 17
MEM.MemToReg: 0
MEM.RegWrite: 0
MEM.rs2: 5
MEM.Branch: 1
WB.nop: True
WB.ALUResult: 20
WB.ReadData: 10
WB.MemToReg: 0
WB.Wrt_reg_addr: 8
WB.RegWrite: 0
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 38
IF.nop: True
IF.PC: 28
ID.nop: True
ID.PC: 28
ID.Instr: 11111111111111111111111111111111
EX.nop: True
EX.PC: 24
EX.rs1: 5
EX.rs2: 5
EX.aluControlBits: 7
EX.Imm: -16
EX.ALUSrc: 0
EX.ALUOp: 1
EX.Branch: 1
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 17
EX.MemToReg: 0
EX.RegWrite: 0
EX.Reg_rs1: 2
EX.Reg_rs2: 4
MEM.nop: True
MEM.PC: 24
MEM.ALUResult: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 17
MEM.MemToReg: 0
MEM.RegWrite: 0
MEM.rs2: 5
MEM.Branch: 1
WB.nop: False
WB.ALUResult: 28
WB.ReadData: 10
WB.MemToReg: 0
WB.Wrt_reg_addr: 17
WB.RegWrite: 0
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 39
IF.nop: True
IF.PC: 28
ID.nop: True
ID.PC: 28
ID.Instr: 11111111111111111111111111111111
EX.nop: True
EX.PC: 24
EX.rs1: 5
EX.rs2: 5
EX.aluControlBits: 7
EX.Imm: -16
EX.ALUSrc: 0
EX.ALUOp: 1
EX.Branch: 1
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 17
EX.MemToReg: 0
EX.RegWrite: 0
EX.Reg_rs1: 2
EX.Reg_rs2: 4
MEM.nop: True
MEM.PC: 24
MEM.ALUResult: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 17
MEM.MemToReg: 0
MEM.RegWrite: 0
MEM.rs2: 5
MEM.Branch: 1
WB.nop: True
WB.ALUResult: 28
WB.ReadData: 10
WB.MemToReg: 0
WB.Wrt_reg_addr: 17
WB.RegWrite: 0
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 40
IF.nop: True
IF.PC: 28
ID.nop: True
ID.PC: 28
ID.Instr: 11111111111111111111111111111111
EX.nop: True
EX.PC: 24
EX.rs1: 5
EX.rs2: 5
EX.aluControlBits: 7
EX.Imm: -16
EX.ALUSrc: 0
EX.ALUOp: 1
EX.Branch: 1
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 17
EX.MemToReg: 0
EX.RegWrite: 0
EX.Reg_rs1: 2
EX.Reg_rs2: 4
MEM.nop: True
MEM.PC: 24
MEM.ALUResult: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 17
MEM.MemToReg: 0
MEM.RegWrite: 0
MEM.rs2: 5
MEM.Branch: 1
WB.nop: True
WB.ALUResult: 28
WB.ReadData: 10
WB.MemToReg: 0
WB.Wrt_reg_addr: 17
WB.RegWrite: 0
WB.dataToWrite: 0
