Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: glib_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "glib_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "glib_top"
Output Format                      : NGC
Target Device                      : xc6vlx130t-1-ff1156

---- Source Options
Top Module Name                    : glib_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : Soft
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir" "../../src/system/cdce/cdce_phase_mon_v2/dpram" "../../src/system/ethernet/ipcore_dir/basex" "../../src/system/ethernet/ipcore_dir/sgmii" "../../src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram" "../../src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram" "../../src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo" "../../src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo" "../../src/system/cdce/cdce_phase_mon_v2/pll" "../../src/system/pll"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\prj\ipbus_slave\ipcore_dir\chipscope_icon.vhd" into library work
Parsing entity <chipscope_icon>.
Parsing architecture <chipscope_icon_a> of entity <chipscope_icon>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\prj\ipbus_slave\ipcore_dir\chipscope_vio.vhd" into library work
Parsing entity <chipscope_vio>.
Parsing architecture <chipscope_vio_a> of entity <chipscope_vio>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\pcie\sys_pcie\pcie_core\pcie_bram_v6.vhd" into library work
Parsing entity <pcie_bram_v6>.
Parsing architecture <v6_pcie> of entity <pcie_bram_v6>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\pcie\sys_pcie\pcie_core\gtx_tx_sync_rate_v6.vhd" into library work
Parsing entity <GTX_TX_SYNC_RATE_V6>.
Parsing architecture <v6_pcie> of entity <gtx_tx_sync_rate_v6>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\pcie\sys_pcie\pcie_core\gtx_rx_valid_filter_v6.vhd" into library work
Parsing entity <GTX_RX_VALID_FILTER_V6>.
Parsing architecture <v6_pcie> of entity <gtx_rx_valid_filter_v6>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\pcie\sys_pcie\pcie_core\gtx_drp_chanalign_fix_3752_v6.vhd" into library work
Parsing entity <GTX_DRP_CHANALIGN_FIX_3752_V6>.
Parsing architecture <v6_pcie> of entity <gtx_drp_chanalign_fix_3752_v6>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\user\usr\user_sys_pcie_constants_package.vhd" into library work
Parsing package <user_sys_pcie_constants_package>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\pcie\sys_pcie\pcie_core\pcie_pipe_misc_v6.vhd" into library work
Parsing entity <pcie_pipe_misc_v6>.
Parsing architecture <v6_pcie> of entity <pcie_pipe_misc_v6>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\pcie\sys_pcie\pcie_core\pcie_pipe_lane_v6.vhd" into library work
Parsing entity <pcie_pipe_lane_v6>.
Parsing architecture <v6_pcie> of entity <pcie_pipe_lane_v6>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\pcie\sys_pcie\pcie_core\pcie_brams_v6.vhd" into library work
Parsing entity <pcie_brams_v6>.
Parsing architecture <v6_pcie> of entity <pcie_brams_v6>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\pcie\sys_pcie\pcie_core\gtx_wrapper_v6.vhd" into library work
Parsing entity <gtx_wrapper_v6>.
Parsing architecture <v6_pcie> of entity <gtx_wrapper_v6>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\ipcore_dir\physical\v6_gtxwizard_gtx.vhd" into library work
Parsing entity <V6_GTXWIZARD_GTX>.
Parsing architecture <RTL> of entity <v6_gtxwizard_gtx>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\ipcore_dir\physical\double_reset.vhd" into library work
Parsing entity <DOUBLE_RESET>.
Parsing architecture <RTL> of entity <double_reset>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\ipbus_trans_decl.vhd" into library work
Parsing package <ipbus_trans_decl>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\ipbus_package.vhd" into library work
Parsing package <ipbus>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\pcie\sys_pcie\pcie_core\pcie_upconfig_fix_3451_v6.vhd" into library work
Parsing entity <pcie_upconfig_fix_3451_v6>.
Parsing architecture <v6_pcie> of entity <pcie_upconfig_fix_3451_v6>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\pcie\sys_pcie\pcie_core\pcie_pipe_v6.vhd" into library work
Parsing entity <pcie_pipe_v6>.
Parsing architecture <v6_pcie> of entity <pcie_pipe_v6>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\pcie\sys_pcie\pcie_core\pcie_gtx_v6.vhd" into library work
Parsing entity <pcie_gtx_v6>.
Parsing architecture <v6_pcie> of entity <pcie_gtx_v6>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\pcie\sys_pcie\pcie_core\pcie_bram_top_v6.vhd" into library work
Parsing entity <pcie_bram_top_v6>.
Parsing architecture <v6_pcie> of entity <pcie_bram_top_v6>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\pcie\sys_pcie\ezdma2_ipbus_int\ezdma2_ipbus_int_addr_enc.vhd" into library work
Parsing package <ezdma2_ipbus_int_addr_enc>.
Parsing package body <ezdma2_ipbus_int_addr_enc>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\pcie\sys_pcie\ezdma2_ipbus_int\cores\slv_wr_fifo\slv_wr_fifo.vhd" into library work
Parsing entity <slv_wr_fifo>.
Parsing architecture <slv_wr_fifo_a> of entity <slv_wr_fifo>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\pcie\sys_pcie\ezdma2_ipbus_int\cores\slv_rd_fifo\slv_rd_fifo.vhd" into library work
Parsing entity <slv_rd_fifo>.
Parsing architecture <slv_rd_fifo_a> of entity <slv_rd_fifo>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\pcie\sys_pcie\ezdma2_ipbus_int\cores\ipbus_ctrl_dpram\ipbus_ctrl_dpram.vhd" into library work
Parsing entity <ipbus_ctrl_dpram>.
Parsing architecture <ipbus_ctrl_dpram_a> of entity <ipbus_ctrl_dpram>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\pcie\sys_pcie\ezdma2_ipbus_int\cores\ezdma2_ctrl_dpram\ezdma2_ctrl_dpram.vhd" into library work
Parsing entity <ezdma2_ctrl_dpram>.
Parsing architecture <ezdma2_ctrl_dpram_a> of entity <ezdma2_ctrl_dpram>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\pcie\sys_pcie\ezdma2\pcie_ezdma_xilinx_full.vhd" into library work
Parsing entity <pciez_roundrobin>.
Parsing architecture <structural> of entity <pciez_roundrobin>.
Parsing entity <pciez_be>.
Parsing architecture <structural> of entity <pciez_be>.
Parsing entity <pciez_cpl>.
Parsing architecture <structural> of entity <pciez_cpl>.
Parsing entity <pciez_rcvbuf>.
Parsing architecture <xilinx> of entity <pciez_rcvbuf>.
Parsing entity <pciez_rx_slave>.
Parsing architecture <structural> of entity <pciez_rx_slave>.
Parsing entity <pciez_arbiter>.
Parsing architecture <structural> of entity <pciez_arbiter>.
Parsing entity <pciez_dma>.
Parsing architecture <structural> of entity <pciez_dma>.
Parsing entity <pciez_master>.
Parsing architecture <structural> of entity <pciez_master>.
Parsing entity <pciez_xebp_scfifo>.
Parsing architecture <structural> of entity <pciez_xebp_scfifo>.
Parsing entity <pciez_layer>.
Parsing architecture <structural> of entity <pciez_layer>.
Parsing entity <pciez_xebp_rx>.
Parsing architecture <structural> of entity <pciez_xebp_rx>.
Parsing entity <pciez_xebp_tx>.
Parsing architecture <structural> of entity <pciez_xebp_tx>.
Parsing entity <pciez_xebp>.
Parsing architecture <structural> of entity <pciez_xebp>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\pcie\system_pcie_package.vhd" into library work
Parsing package <system_pcie_package>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\mem\system_flash_sram_package.vhd" into library work
Parsing package <system_flash_sram_package>.
Parsing package body <system_flash_sram_package>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\ipcore_dir\physical\v6_gtxwizard.vhd" into library work
Parsing entity <V6_GTXWIZARD>.
Parsing architecture <RTL> of entity <v6_gtxwizard>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\ipcore_dir\common\sync_block.vhd" into library work
Parsing entity <sync_block>.
Parsing architecture <structural> of entity <sync_block>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\udp_tx_mux.vhd" into library work
Parsing entity <udp_tx_mux>.
Parsing architecture <rtl> of entity <udp_tx_mux>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\udp_txtransactor_if_simple.vhd" into library work
Parsing entity <udp_txtransactor_if>.
Parsing architecture <simple> of entity <udp_txtransactor_if>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\udp_status_buffer.vhd" into library work
Parsing entity <udp_status_buffer>.
Parsing architecture <rtl> of entity <udp_status_buffer>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\udp_rxtransactor_if_simple.vhd" into library work
Parsing entity <udp_rxtransactor_if>.
Parsing architecture <simple> of entity <udp_rxtransactor_if>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\udp_rxram_shim.vhd" into library work
Parsing entity <udp_rxram_shim>.
Parsing architecture <simple> of entity <udp_rxram_shim>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\udp_rxram_mux.vhd" into library work
Parsing entity <udp_rxram_mux>.
Parsing architecture <rtl> of entity <udp_rxram_mux>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\udp_rarp_block.vhd" into library work
Parsing entity <udp_rarp_block>.
Parsing architecture <rtl> of entity <udp_rarp_block>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\udp_packet_parser.vhd" into library work
Parsing entity <udp_packet_parser>.
Parsing architecture <v3> of entity <udp_packet_parser>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\udp_ipaddr_block.vhd" into library work
Parsing entity <udp_ipaddr_block>.
Parsing architecture <rtl> of entity <udp_ipaddr_block>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\udp_dualportram_tx.vhd" into library work
Parsing entity <udp_DualPortRAM_tx>.
Parsing architecture <v3> of entity <udp_dualportram_tx>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\udp_dualportram_rx.vhd" into library work
Parsing entity <udp_DualPortRAM_rx>.
Parsing architecture <striped> of entity <udp_dualportram_rx>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\udp_dualportram.vhd" into library work
Parsing entity <udp_DualPortRAM>.
Parsing architecture <initial> of entity <udp_dualportram>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\udp_do_rx_reset.vhd" into library work
Parsing entity <udp_do_rx_reset>.
Parsing architecture <rtl> of entity <udp_do_rx_reset>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\udp_clock_crossing_if.vhd" into library work
Parsing entity <udp_clock_crossing_if>.
Parsing architecture <rtl> of entity <udp_clock_crossing_if>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\udp_byte_sum.vhd" into library work
Parsing entity <udp_byte_sum>.
Parsing architecture <rtl> of entity <udp_byte_sum>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\udp_build_status.vhd" into library work
Parsing entity <udp_build_status>.
Parsing architecture <rtl> of entity <udp_build_status>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\udp_build_resend.vhd" into library work
Parsing entity <udp_build_resend>.
Parsing architecture <rtl> of entity <udp_build_resend>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\udp_build_ping.vhd" into library work
Parsing entity <udp_build_ping>.
Parsing architecture <rtl> of entity <udp_build_ping>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\udp_build_payload.vhd" into library work
Parsing entity <udp_build_payload>.
Parsing architecture <rtl> of entity <udp_build_payload>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\udp_build_arp.vhd" into library work
Parsing entity <udp_build_arp>.
Parsing architecture <rtl> of entity <udp_build_arp>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\udp_buffer_selector.vhd" into library work
Parsing entity <udp_buffer_selector>.
Parsing architecture <simple> of entity <udp_buffer_selector>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\transactor_sm.vhd" into library work
Parsing entity <transactor_sm>.
Parsing architecture <rtl> of entity <transactor_sm>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\transactor_if.vhd" into library work
Parsing entity <transactor_if>.
Parsing architecture <rtl> of entity <transactor_if>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\transactor_cfg.vhd" into library work
Parsing entity <transactor_cfg>.
Parsing architecture <rtl> of entity <transactor_cfg>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\user\usr\user_package_basic.vhd" into library work
Parsing package <user_package>.
Parsing package body <user_package>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_package.vhd" into library work
Parsing package <system_package>.
Parsing package body <system_package>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\reset\clock_div_alt.vhd" into library work
Parsing entity <clock_div>.
Parsing architecture <rtl> of entity <clock_div>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\prbs\prbs.vhd" into library work
Parsing entity <PRBS>.
Parsing architecture <RTL> of entity <prbs>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\pcie\sys_pcie\pcie_core\pcie_reset_delay_v6.vhd" into library work
Parsing entity <pcie_reset_delay_v6>.
Parsing architecture <v6_pcie> of entity <pcie_reset_delay_v6>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\pcie\sys_pcie\pcie_core\pcie_clocking_v6.vhd" into library work
Parsing entity <pcie_clocking_v6>.
Parsing architecture <v6_pcie> of entity <pcie_clocking_v6>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\pcie\sys_pcie\pcie_core\pcie_2_0_v6.vhd" into library work
Parsing entity <pcie_2_0_v6>.
Parsing architecture <v6_pcie> of entity <pcie_2_0_v6>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\pcie\sys_pcie\ezdma2_ipbus_int\ezdma2_ipbus_int_ipbus.vhd" into library work
Parsing entity <ezdma2_ipbus_int_ipbus>.
Parsing architecture <Behavioral> of entity <ezdma2_ipbus_int_ipbus>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\pcie\sys_pcie\ezdma2_ipbus_int\ezdma2_ipbus_int_ezdma2.vhd" into library work
Parsing entity <ezdma2_ipbus_int_ezdma2>.
Parsing architecture <Behavioral> of entity <ezdma2_ipbus_int_ezdma2>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\pcie\sys_pcie\ezdma2_ipbus_int\ezdma2_ipbus_int_cdc.vhd" into library work
Parsing entity <ezdma2_ipbus_int_cdc>.
Parsing architecture <Behavioral> of entity <ezdma2_ipbus_int_cdc>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\pcie\sys_pcie\ezdma2\ezdma2_core_8dma_250mhz.vhd" into library work
Parsing entity <ezdma2_core_8dma_250mhz>.
Parsing architecture <structural> of entity <ezdma2_core_8dma_250mhz>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\icap\icap_package.vhd" into library work
Parsing package <icap_package>.
Parsing package body <icap_package>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\ipcore_dir\sgmii\v6_emac_v2_3_sgmii.vhd" into library work
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\ipcore_dir\physical\v6_gtxwizard_top.vhd" into library work
Parsing entity <v6_gtxwizard_top>.
Parsing architecture <wrapper> of entity <v6_gtxwizard_top>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\ipcore_dir\common\reset_sync.vhd" into library work
Parsing entity <reset_sync>.
Parsing architecture <rtl> of entity <reset_sync>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\ipcore_dir\basex\v6_emac_v2_3_basex.vhd" into library work
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\cdce\cdce_phase_mon_v2\dpram\ttclk_distributed_dpram.vhd" into library work
Parsing entity <ttclk_distributed_dpram>.
Parsing architecture <ttclk_distributed_dpram_a> of entity <ttclk_distributed_dpram>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\udp_if_flat.vhd" into library work
Parsing entity <UDP_if>.
Parsing architecture <flat> of entity <udp_if>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\trans_arb.vhd" into library work
Parsing entity <trans_arb>.
Parsing architecture <rtl> of entity <trans_arb>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\transactor.vhd" into library work
Parsing entity <transactor>.
Parsing architecture <rtl> of entity <transactor>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\stretcher.vhd" into library work
Parsing entity <stretcher>.
Parsing architecture <rtl> of entity <stretcher>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ethernet\hdl\emac_hostbus_decl.vhd" into library work
Parsing package <emac_hostbus_decl>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\user\usr\user_addr_decode.vhd" into library work
Parsing package <user_addr_decode>.
Parsing package body <user_addr_decode>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\wb\wb_package.vhd" into library work
Parsing package <wb_package>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_version_package.vhd" into library work
Parsing package <system_version_package>.
Parsing package body <system_version_package>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\pcie\sys_pcie\pcie_core\pcie_hip_x4_gen2_125ref.vhd" into library work
Parsing entity <pcie_hip_x4_gen2_125ref>.
Parsing architecture <v6_pcie> of entity <pcie_hip_x4_gen2_125ref>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\pcie\sys_pcie\ezdma2_mux\ezdma2_mux.vhd" into library work
Parsing entity <ezdma2_mux>.
Parsing architecture <behavioural> of entity <ezdma2_mux>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\pcie\sys_pcie\ezdma2_ipbus_int\ezdma2_ipbus_int.vhd" into library work
Parsing entity <ezdma2_ipbus_int>.
Parsing architecture <structural> of entity <ezdma2_ipbus_int>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\pcie\sys_pcie\ezdma2\ezdma2_wrapper.vhd" into library work
Parsing entity <ezdma2_wrapper>.
Parsing architecture <structural> of entity <ezdma2_wrapper>.
WARNING:HDLCompiler:701 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\pcie\sys_pcie\ezdma2\ezdma2_wrapper.vhd" Line 144: Partially associated formal trn_trem_n cannot have actual OPEN
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\mem\sram\glib_sram_interface_ioControl.vhd" into library work
Parsing entity <glib_sram_interface_ioControl>.
Parsing architecture <structural> of entity <glib_sram_interface_iocontrol>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\mem\sram\glib_sram_interface_bist.vhd" into library work
Parsing entity <glib_sram_interface_bist>.
Parsing architecture <structural> of entity <glib_sram_interface_bist>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\mem\sram\glib_sram_interface.vhd" into library work
Parsing entity <glib_sram_interface>.
Parsing architecture <structural> of entity <glib_sram_interface>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\mem\flash\flash_interface.vhd" into library work
Parsing entity <flash_interface>.
Parsing architecture <structural> of entity <flash_interface>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ipbus\ipbus_glib\ipbus_addr_decode.vhd" into library work
Parsing package <ipbus_addr_decode>.
Parsing package body <ipbus_addr_decode>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\icap\icap_interface_ioControl.vhd" into library work
Parsing entity <flashIcap_ioControl>.
Parsing architecture <structural> of entity <flashicap_iocontrol>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\icap\icap_interface_fsm.vhd" into library work
Parsing entity <icap_interface_fsm>.
Parsing architecture <structural> of entity <icap_interface_fsm>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\icap\icap_interface.vhd" into library work
Parsing entity <icap_interface>.
Parsing architecture <structural> of entity <icap_interface>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\i2c\i2c_ctrl.vhd" into library work
Parsing entity <i2c_ctrl>.
Parsing architecture <behave> of entity <i2c_ctrl>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\i2c\i2c_bitwise.vhd" into library work
Parsing entity <i2c_bitwise>.
Parsing architecture <behave> of entity <i2c_bitwise>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\ipcore_dir\sgmii\v6_emac_v2_3_sgmii\v6_emac_v2_3_sgmii_block.vhd" into library work
Parsing entity <v6_emac_v2_3_sgmii_block>.
Parsing architecture <TOP_LEVEL> of entity <v6_emac_v2_3_sgmii_block>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\ipcore_dir\basex\v6_emac_v2_3_basex\v6_emac_v2_3_basex_block.vhd" into library work
Parsing entity <v6_emac_v2_3_basex_block>.
Parsing architecture <TOP_LEVEL> of entity <v6_emac_v2_3_basex_block>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\cdce\cdce_phase_mon_v2\pll\ttclk_mmcm.vhd" into library work
Parsing entity <ttclk_mmcm>.
Parsing architecture <xilinx> of entity <ttclk_mmcm>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\cdce\cdce_phase_mon_v2\cdce_phase_mon_v2.vhd" into library work
Parsing entity <cdce_phase_mon_v2>.
Parsing architecture <rtl> of entity <cdce_phase_mon_v2>.
WARNING:HDLCompiler:701 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\cdce\cdce_phase_mon_v2\cdce_phase_mon_v2.vhd" Line 150: Partially associated formal qdpo cannot have actual OPEN
WARNING:HDLCompiler:701 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\cdce\cdce_phase_mon_v2\cdce_phase_mon_v2.vhd" Line 167: Partially associated formal qdpo cannot have actual OPEN
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\prj\ipbus_slave\ipcore_dir\high_speed_gtx.vhd" into library work
Parsing entity <high_speed_gtx>.
Parsing architecture <RTL> of entity <high_speed_gtx>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\ipbus_ctrl.vhd" into library work
Parsing entity <ipbus_ctrl>.
Parsing architecture <rtl> of entity <ipbus_ctrl>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\user\usr\user_version_package.vhd" into library work
Parsing package <user_version_package>.
Parsing package body <user_version_package>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\wb\ipbus_to_wb_bridge.vhd" into library work
Parsing entity <ipbus_to_wb_bridge>.
Parsing architecture <rtl> of entity <ipbus_to_wb_bridge>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\spi\spi_master.vhd" into library work
Parsing entity <spi_master>.
Parsing architecture <spi_master_arch> of entity <spi_master>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\reset\rst_ctrl.vhd" into library work
Parsing entity <rst_ctrl>.
Parsing architecture <rtl> of entity <rst_ctrl>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\regs\system_regs.vhd" into library work
Parsing entity <system_regs>.
Parsing architecture <rtl> of entity <system_regs>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\pll\glib_pll.vhd" into library work
Parsing entity <glib_pll>.
Parsing architecture <xilinx> of entity <glib_pll>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\pcie\sys_pcie\pcie_glib_wrapper.vhd" into library work
Parsing entity <pcie_glib_wrapper>.
Parsing architecture <structural> of entity <pcie_glib_wrapper>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\pcie\pcie_or_eth_to_ipbus_arb\pcie_or_eth_to_ipbus_arb.vhd" into library work
Parsing entity <pcie_or_eth_to_ipbus_arb>.
Parsing architecture <structural> of entity <pcie_or_eth_to_ipbus_arb>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\mem\sram\glib_sram_interface_wrapper.vhd" into library work
Parsing entity <glib_sram_interface_wrapper>.
Parsing architecture <structural> of entity <glib_sram_interface_wrapper>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\mem\mem_buf\sram_flash_buffers.vhd" into library work
Parsing entity <sram_flash_buffers>.
Parsing architecture <structural> of entity <sram_flash_buffers>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\mem\flash\flash_interface_wrapper.vhd" into library work
Parsing entity <flash_interface_wrapper>.
Parsing architecture <structural> of entity <flash_interface_wrapper>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ipbus\ipbus_glib\ip_mac_select.vhd" into library work
Parsing entity <ip_mac_select>.
Parsing architecture <rtl> of entity <ip_mac_select>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ipbus\ipbus_glib\ipbus_user_fabric.vhd" into library work
Parsing entity <ipbus_user_fabric>.
Parsing architecture <rtl> of entity <ipbus_user_fabric>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ipbus\ipbus_glib\ipbus_sys_fabric.vhd" into library work
Parsing entity <ipbus_sys_fabric>.
Parsing architecture <rtl> of entity <ipbus_sys_fabric>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ipbus\ipbus_glib\ipbus_master_arb.vhd" into library work
Parsing entity <ipbus_master_arb>.
Parsing architecture <rtl> of entity <ipbus_master_arb>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\icap\icap_interface_wrapper.vhd" into library work
Parsing entity <icap_interface_wrapper>.
Parsing architecture <structural> of entity <icap_interface_wrapper>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\i2c\i2c_slave_core_ro.vhd" into library work
Parsing entity <i2c_slave_core_ro>.
Parsing architecture <behave> of entity <i2c_slave_core_ro>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\i2c\i2c_slave_core.vhd" into library work
Parsing entity <i2c_slave_core>.
Parsing architecture <behave> of entity <i2c_slave_core>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\i2c\i2c_master_core.vhd" into library work
Parsing entity <i2c_master_core>.
Parsing architecture <hierarchy> of entity <i2c_master_core>.
WARNING:HDLCompiler:946 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\i2c\i2c_master_core.vhd" Line 116: Actual for formal port slaveaddress is neither a static name nor a globally static expression
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\i2c\i2c_eeprom_read.vhd" into library work
Parsing entity <i2c_eeprom_read>.
Parsing architecture <behave> of entity <i2c_eeprom_read>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\heartbeat\sys_heartbeat.vhd" into library work
Parsing entity <sys_heartbeat>.
Parsing architecture <heartbeat_arch> of entity <sys_heartbeat>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\fmc\fmc_package.vhd" into library work
Parsing package <fmc_package>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\eth_v6_sgmii_glib.vhd" into library work
Parsing entity <eth_v6_sgmii>.
Parsing architecture <rtl> of entity <eth_v6_sgmii>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\eth_v6_basex_glib.vhd" into library work
Parsing entity <eth_v6_basex>.
Parsing architecture <rtl> of entity <eth_v6_basex>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\cdce\cdce_synchronizer.vhd" into library work
Parsing entity <cdce_synchronizer>.
Parsing architecture <structural> of entity <cdce_synchronizer>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\cdce\cdce_phase_mon_v2\cdce_phase_mon_v2_wrapper.vhd" into library work
Parsing entity <cdce_phase_mon_v2_wrapper>.
Parsing architecture <structural> of entity <cdce_phase_mon_v2_wrapper>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\prj\ipbus_slave\ipcore_dir\high_speed.vhd" into library work
Parsing entity <high_speed>.
Parsing architecture <RTL> of entity <high_speed>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\user\usr\user_logic_basic.vhd" into library work
Parsing entity <user_logic>.
Parsing architecture <user_logic_arch> of entity <user_logic>.
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" into library work
Parsing entity <system_core>.
Parsing architecture <mixed_arch> of entity <system_core>.
WARNING:HDLCompiler:946 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" Line 410: Actual for formal port nuke is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" Line 893: Actual for formal port ipbus_bist_i is neither a static name nor a globally static expression
WARNING:HDLCompiler:701 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" Line 902: Partially associated formal bist_test_o cannot have actual OPEN
WARNING:HDLCompiler:701 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" Line 906: Partially associated formal bist_test_o cannot have actual OPEN
WARNING:HDLCompiler:946 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" Line 931: Actual for formal port ipbus_bist_i is neither a static name nor a globally static expression
WARNING:HDLCompiler:701 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" Line 940: Partially associated formal bist_test_o cannot have actual OPEN
WARNING:HDLCompiler:701 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" Line 944: Partially associated formal bist_test_o cannot have actual OPEN
WARNING:HDLCompiler:701 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" Line 1039: Partially associated formal scl_o cannot have actual OPEN
WARNING:HDLCompiler:701 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" Line 1041: Partially associated formal sda_o cannot have actual OPEN
WARNING:HDLCompiler:946 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" Line 1134: Actual for formal port regs_i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" Line 1135: Actual for formal port regs_i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" Line 1136: Actual for formal port regs_i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" Line 1241: Actual for formal port ipbus_ctrl_i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" Line 1269: Actual for formal port reset_i is neither a static name nor a globally static expression
Parsing VHDL file "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\glib_top.vhd" into library work
Parsing entity <glib_top>.
Parsing architecture <glib_top_arch> of entity <glib_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <glib_top> (architecture <glib_top_arch>) from library <work>.

Elaborating entity <system_core> (architecture <mixed_arch>) from library <work>.

Elaborating entity <glib_pll> (architecture <xilinx>) from library <work>.

Elaborating entity <rst_ctrl> (architecture <rtl>) with generics from library <work>.

Elaborating entity <clock_div> (architecture <rtl>) from library <work>.

Elaborating entity <sys_heartbeat> (architecture <heartbeat_arch>) with generics from library <work>.

Elaborating entity <ip_mac_select> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ipbus\ipbus_glib\ip_mac_select.vhd" Line 92: user_mac_addr_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ipbus\ipbus_glib\ip_mac_select.vhd" Line 97: user_ip_addr_i should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ipbus\ipbus_glib\ip_mac_select.vhd" Line 205: Assignment to eep_checksum ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ipbus\ipbus_glib\ip_mac_select.vhd" Line 221: Assignment to slv_checksum ignored, since the identifier is never used

Elaborating entity <eth_v6_basex> (architecture <rtl>) from library <work>.

Elaborating entity <v6_emac_v2_3_basex_block> (architecture <TOP_LEVEL>) from library <work>.

Elaborating entity <reset_sync> (architecture <rtl>) with generics from library <work>.

Elaborating entity <v6_gtxwizard_top> (architecture <wrapper>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\ipcore_dir\physical\v6_gtxwizard_top.vhd" Line 275: Assignment to rxbufstatus_float ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\ipcore_dir\physical\v6_gtxwizard_top.vhd" Line 302: Assignment to txbufstatus_float ignored, since the identifier is never used

Elaborating entity <V6_GTXWIZARD> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\ipcore_dir\physical\v6_gtxwizard.vhd" Line 260: Assignment to tied_to_vcc_i ignored, since the identifier is never used

Elaborating entity <V6_GTXWIZARD_GTX> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\ipcore_dir\physical\v6_gtxwizard_gtx.vhd" Line 430: Assignment to rxchariscomma_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\ipcore_dir\physical\v6_gtxwizard_gtx.vhd" Line 432: Assignment to rxcharisk_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\ipcore_dir\physical\v6_gtxwizard_gtx.vhd" Line 435: Assignment to rxdisperr_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\ipcore_dir\physical\v6_gtxwizard_gtx.vhd" Line 437: Assignment to rxnotintable_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\ipcore_dir\physical\v6_gtxwizard_gtx.vhd" Line 439: Assignment to rxrundisp_float_i ignored, since the identifier is never used

Elaborating entity <DOUBLE_RESET> (architecture <RTL>) from library <work>.

Elaborating entity <sync_block> (architecture <structural>) with generics from library <work>.
WARNING:HDLCompiler:89 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\ipcore_dir\basex\v6_emac_v2_3_basex\v6_emac_v2_3_basex_block.vhd" Line 161: <v6_emac_v2_3_basex> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:746 - "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\ipbus_ctrl.vhd" Line 60: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\ipbus_ctrl.vhd" Line 61: Range is empty (null range)

Elaborating entity <ipbus_ctrl> (architecture <rtl>) with generics from library <work>.

Elaborating entity <UDP_if> (architecture <flat>) with generics from library <work>.

Elaborating entity <udp_ipaddr_block> (architecture <rtl>) from library <work>.

Elaborating entity <udp_rarp_block> (architecture <rtl>) from library <work>.

Elaborating entity <udp_build_arp> (architecture <rtl>) from library <work>.

Elaborating entity <udp_build_payload> (architecture <rtl>) from library <work>.

Elaborating entity <udp_build_ping> (architecture <rtl>) from library <work>.

Elaborating entity <udp_build_resend> (architecture <rtl>) from library <work>.

Elaborating entity <udp_build_status> (architecture <rtl>) from library <work>.

Elaborating entity <udp_status_buffer> (architecture <rtl>) with generics from library <work>.

Elaborating entity <udp_byte_sum> (architecture <rtl>) from library <work>.

Elaborating entity <udp_do_rx_reset> (architecture <rtl>) from library <work>.

Elaborating entity <udp_packet_parser> (architecture <v3>) with generics from library <work>.

Elaborating entity <udp_rxram_mux> (architecture <rtl>) from library <work>.

Elaborating entity <udp_DualPortRAM> (architecture <initial>) with generics from library <work>.

Elaborating entity <udp_buffer_selector> (architecture <simple>) with generics from library <work>.

Elaborating entity <udp_rxram_shim> (architecture <simple>) with generics from library <work>.

Elaborating entity <udp_DualPortRAM_rx> (architecture <striped>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\udp_dualportram_rx.vhd" Line 45. Case statement is complete. others clause is never selected

Elaborating entity <udp_buffer_selector> (architecture <simple>) with generics from library <work>.

Elaborating entity <udp_DualPortRAM_tx> (architecture <v3>) with generics from library <work>.

Elaborating entity <udp_rxtransactor_if> (architecture <simple>) from library <work>.

Elaborating entity <udp_tx_mux> (architecture <rtl>) from library <work>.

Elaborating entity <udp_txtransactor_if> (architecture <simple>) with generics from library <work>.

Elaborating entity <udp_clock_crossing_if> (architecture <rtl>) with generics from library <work>.

Elaborating entity <transactor> (architecture <rtl>) from library <work>.

Elaborating entity <transactor_if> (architecture <rtl>) from library <work>.

Elaborating entity <transactor_sm> (architecture <rtl>) from library <work>.

Elaborating entity <transactor_cfg> (architecture <rtl>) from library <work>.

Elaborating entity <stretcher> (architecture <rtl>) from library <work>.

Elaborating entity <eth_v6_sgmii> (architecture <rtl>) from library <work>.

Elaborating entity <v6_emac_v2_3_sgmii_block> (architecture <TOP_LEVEL>) from library <work>.
WARNING:HDLCompiler:89 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\ipcore_dir\sgmii\v6_emac_v2_3_sgmii\v6_emac_v2_3_sgmii_block.vhd" Line 168: <v6_emac_v2_3_sgmii> remains a black-box since it has no binding entity.

Elaborating entity <ipbus_master_arb> (architecture <rtl>) from library <work>.

Elaborating entity <ipbus_sys_fabric> (architecture <rtl>) with generics from library <work>.

Elaborating entity <ipbus_user_fabric> (architecture <rtl>) with generics from library <work>.

Elaborating entity <ipbus_to_wb_bridge> (architecture <rtl>) from library <work>.

Elaborating entity <system_regs> (architecture <rtl>) with generics from library <work>.

Elaborating entity <glib_sram_interface_wrapper> (architecture <structural>) with generics from library <work>.

Elaborating entity <glib_sram_interface_ioControl> (architecture <structural>) from library <work>.

Elaborating entity <glib_sram_interface> (architecture <structural>) from library <work>.

Elaborating entity <glib_sram_interface_bist> (architecture <structural>) with generics from library <work>.

Elaborating entity <PRBS> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\prbs\prbs.vhd" Line 59: seed should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\prbs\prbs.vhd" Line 97: seed should be on the sensitivity list of the process

Elaborating entity <flash_interface_wrapper> (architecture <structural>) from library <work>.

Elaborating entity <flash_interface> (architecture <structural>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\mem\flash\flash_interface.vhd" Line 173. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\mem\flash\flash_interface.vhd" Line 209. Case statement is complete. others clause is never selected

Elaborating entity <sram_flash_buffers> (architecture <structural>) from library <work>.

Elaborating entity <icap_interface_wrapper> (architecture <structural>) from library <work>.

Elaborating entity <flashIcap_ioControl> (architecture <structural>) from library <work>.

Elaborating entity <icap_interface> (architecture <structural>) from library <work>.

Elaborating entity <icap_interface_fsm> (architecture <structural>) from library <work>.

Elaborating entity <i2c_master_core> (architecture <hierarchy>) from library <work>.

Elaborating entity <i2c_bitwise> (architecture <behave>) with generics from library <work>.

Elaborating entity <i2c_ctrl> (architecture <behave>) from library <work>.

Elaborating entity <i2c_eeprom_read> (architecture <behave>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\i2c\i2c_eeprom_read.vhd" Line 310. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\i2c\i2c_eeprom_read.vhd" Line 140: Assignment to i2c_rdack ignored, since the identifier is never used

Elaborating entity <i2c_slave_core> (architecture <behave>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\i2c\i2c_slave_core.vhd" Line 164. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:92 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\i2c\i2c_slave_core.vhd" Line 246: regs_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\i2c\i2c_slave_core.vhd" Line 247: regs_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\i2c\i2c_slave_core.vhd" Line 248: regs_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\i2c\i2c_slave_core.vhd" Line 249: regs_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\i2c\i2c_slave_core.vhd" Line 250: regs_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\i2c\i2c_slave_core.vhd" Line 251: regs_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\i2c\i2c_slave_core.vhd" Line 252: regs_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\i2c\i2c_slave_core.vhd" Line 253: regs_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\i2c\i2c_slave_core.vhd" Line 254: regs_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\i2c\i2c_slave_core.vhd" Line 255: regs_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\i2c\i2c_slave_core.vhd" Line 256: regs_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\i2c\i2c_slave_core.vhd" Line 257: regs_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\i2c\i2c_slave_core.vhd" Line 258: regs_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\i2c\i2c_slave_core.vhd" Line 259: regs_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\i2c\i2c_slave_core.vhd" Line 260: regs_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\i2c\i2c_slave_core.vhd" Line 261: regs_i should be on the sensitivity list of the process

Elaborating entity <i2c_slave_core_ro> (architecture <behave>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\i2c\i2c_slave_core_ro.vhd" Line 161. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\i2c\i2c_slave_core_ro.vhd" Line 169: Assignment to wdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" Line 1152: Assignment to scl_i_eeprom ignored, since the identifier is never used

Elaborating entity <spi_master> (architecture <spi_master_arch>) with generics from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\spi\spi_master.vhd" Line 68: cpol_i should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\spi\spi_master.vhd" Line 102. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\spi\spi_master.vhd" Line 144. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\spi\spi_master.vhd" Line 181. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\spi\spi_master.vhd" Line 306. Case statement is complete. others clause is never selected

Elaborating entity <cdce_synchronizer> (architecture <structural>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\cdce\cdce_synchronizer.vhd" Line 178. Case statement is complete. others clause is never selected

Elaborating entity <cdce_phase_mon_v2_wrapper> (architecture <structural>) from library <work>.

Elaborating entity <ttclk_mmcm> (architecture <xilinx>) from library <work>.

Elaborating entity <cdce_phase_mon_v2> (architecture <rtl>) from library <work>.

Elaborating entity <ttclk_distributed_dpram> (architecture <ttclk_distributed_dpram_a>) from library <work>.
WARNING:HDLCompiler:634 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" Line 224: Net <ipb_from_masters[1]_ipb_addr[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" Line 235: Net <ipb_from_slaves[6]_ipb_rdata[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" Line 242: Net <mac_clk[1]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" Line 247: Net <eth_locked[1]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" Line 270: Net <regs_to_ipbus[0][31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" Line 276: Net <reg_status_2[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" Line 278: Net <reg_status_sram[31]> does not have a driver.

Elaborating entity <user_logic> (architecture <user_logic_arch>) from library <work>.

Elaborating entity <chipscope_icon> (architecture <chipscope_icon_a>) from library <work>.

Elaborating entity <chipscope_vio> (architecture <chipscope_vio_a>) from library <work>.

Elaborating entity <high_speed> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\prj\ipbus_slave\ipcore_dir\high_speed.vhd" Line 227: Assignment to tied_to_vcc_i ignored, since the identifier is never used

Elaborating entity <high_speed_gtx> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\prj\ipbus_slave\ipcore_dir\high_speed_gtx.vhd" Line 428: Assignment to rxcharisk_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\prj\ipbus_slave\ipcore_dir\high_speed_gtx.vhd" Line 431: Assignment to rxdisperr_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\prj\ipbus_slave\ipcore_dir\high_speed_gtx.vhd" Line 433: Assignment to rxnotintable_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\user\usr\user_logic_basic.vhd" Line 212: Net <tx_strobe> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\user\usr\user_logic_basic.vhd" Line 213: Net <tx_data[15]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\user\usr\user_logic_basic.vhd" Line 224: Net <csAsyncIn[23]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\user\usr\user_logic_basic.vhd" Line 226: Net <csSyncIn[1]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\glib_top.vhd" Line 298: Net <user_cdce_sync_done> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <glib_top>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\glib_top.vhd".
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\glib_top.vhd" line 310: Output port <user_cdce_sync_done_o> of the instance <system> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <user_cdce_sync_done> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <glib_top> synthesized.

Synthesizing Unit <system_core>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd".
    Set property "KEEP = TRUE" for signal <mac_clk<0>>.
    Set property "KEEP = TRUE" for signal <mac_clk<1>>.
    Set property "KEEP = TRUE" for signal <mac_clk<2>>.
    Set property "KEEP = TRUE" for signal <mac_clk<3>>.
    Set property "KEEP = TRUE" for signal <sram_w[1]_addr>.
    Set property "KEEP = TRUE" for signal <sram_w[1]_data>.
    Set property "KEEP = TRUE" for signal <sram_w[2]_addr>.
    Set property "KEEP = TRUE" for signal <sram_w[2]_data>.
    Set property "KEEP = TRUE" for signal <sram_r[1]_data>.
    Set property "KEEP = TRUE" for signal <sram_r[2]_data>.
    Set property "KEEP = TRUE" for signal <flash_w_addr>.
    Set property "KEEP = TRUE" for signal <flash_w_data>.
    Set property "KEEP = TRUE" for signal <flash_r_data>.
    Set property "KEEP = TRUE" for signal <ipb_clk>.
    Set property "KEEP = TRUE" for signal <sram_w[1]_clk>.
    Set property "KEEP = TRUE" for signal <sram_w[1]_ce1_b>.
    Set property "KEEP = TRUE" for signal <sram_w[1]_cen_b>.
    Set property "KEEP = TRUE" for signal <sram_w[1]_oe_b>.
    Set property "KEEP = TRUE" for signal <sram_w[1]_we_b>.
    Set property "KEEP = TRUE" for signal <sram_w[1]_tristateCtrl>.
    Set property "KEEP = TRUE" for signal <sram_w[1]_mode>.
    Set property "KEEP = TRUE" for signal <sram_w[1]_adv_ld>.
    Set property "KEEP = TRUE" for signal <sram_w[2]_clk>.
    Set property "KEEP = TRUE" for signal <sram_w[2]_ce1_b>.
    Set property "KEEP = TRUE" for signal <sram_w[2]_cen_b>.
    Set property "KEEP = TRUE" for signal <sram_w[2]_oe_b>.
    Set property "KEEP = TRUE" for signal <sram_w[2]_we_b>.
    Set property "KEEP = TRUE" for signal <sram_w[2]_tristateCtrl>.
    Set property "KEEP = TRUE" for signal <sram_w[2]_mode>.
    Set property "KEEP = TRUE" for signal <sram_w[2]_adv_ld>.
    Set property "KEEP = TRUE" for signal <flash_w_l_b>.
    Set property "KEEP = TRUE" for signal <flash_w_e_b>.
    Set property "KEEP = TRUE" for signal <flash_w_g_b>.
    Set property "KEEP = TRUE" for signal <flash_w_w_b>.
    Set property "KEEP = TRUE" for signal <flash_w_tristate>.
WARNING:Xst:647 - Input <sys_pcie_amc_rx_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sys_pcie_amc_rx_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[1]_rddata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[1]_regin> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[1]_param> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[1]_control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[1]_fifocnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[2]_rddata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[2]_regin> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[2]_param> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[2]_control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[2]_fifocnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[3]_rddata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[3]_regin> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[3]_param> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[3]_control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[3]_fifocnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[4]_rddata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[4]_regin> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[4]_param> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[4]_control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[4]_fifocnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[5]_rddata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[5]_regin> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[5]_param> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[5]_control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[5]_fifocnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[6]_rddata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[6]_regin> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[6]_param> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[6]_control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[6]_fifocnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[7]_rddata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[7]_regin> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[7]_param> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[7]_control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[7]_fifocnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_int_i_msgnum> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sys_eth_amc_p1_rx_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sys_eth_amc_p1_rx_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fmc2_rx_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fmc2_rx_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sys_pcie_mgt_refclk_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_slv_i_accept> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_slv_i_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_slv_i_ur> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_int_i_request> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" line 371: Output port <CLK_OUT_125> of the instance <pll> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" line 405: Output port <onehz> of the instance <rst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" line 485: Output port <hostbus_out_hostrddata> of the instance <amc_p0_en.amc_p0_eth> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" line 485: Output port <hostbus_out_hostmiimrdy> of the instance <amc_p0_en.amc_p0_eth> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" line 514: Output port <pkt_rx> of the instance <amc_p0_en.amc_p0_ipb_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" line 514: Output port <pkt_tx> of the instance <amc_p0_en.amc_p0_ipb_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" line 514: Output port <pkt_rx_led> of the instance <amc_p0_en.amc_p0_ipb_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" line 514: Output port <pkt_tx_led> of the instance <amc_p0_en.amc_p0_ipb_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" line 626: Output port <hostbus_out_hostrddata> of the instance <phy_en.phy_eth> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" line 626: Output port <sync_acq> of the instance <phy_en.phy_eth> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" line 626: Output port <hostbus_out_hostmiimrdy> of the instance <phy_en.phy_eth> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" line 656: Output port <pkt_rx> of the instance <phy_en.phy_ipb_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" line 656: Output port <pkt_tx> of the instance <phy_en.phy_ipb_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" line 656: Output port <pkt_rx_led> of the instance <phy_en.phy_ipb_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" line 656: Output port <pkt_tx_led> of the instance <phy_en.phy_ipb_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" line 702: Output port <ipb_m_in[1]_ipb_rdata> of the instance <ipb_arb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" line 702: Output port <ipb_m_in[3]_ipb_rdata> of the instance <ipb_arb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" line 702: Output port <ipb_m_in[1]_ipb_ack> of the instance <ipb_arb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" line 702: Output port <ipb_m_in[1]_ipb_err> of the instance <ipb_arb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" line 702: Output port <ipb_m_in[3]_ipb_ack> of the instance <ipb_arb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" line 702: Output port <ipb_m_in[3]_ipb_err> of the instance <ipb_arb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" line 799: Output port <ipb_to_slaves[6]_ipb_addr> of the instance <ipb_fabric> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" line 799: Output port <ipb_to_slaves[6]_ipb_wdata> of the instance <ipb_fabric> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" line 799: Output port <ipb_to_slaves[6]_ipb_strobe> of the instance <ipb_fabric> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" line 799: Output port <ipb_to_slaves[6]_ipb_write> of the instance <ipb_fabric> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" line 860: Output port <regs_o<0>> of the instance <ipb_sys_regs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" line 860: Output port <regs_o<1>> of the instance <ipb_sys_regs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" line 860: Output port <regs_o<2>> of the instance <ipb_sys_regs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" line 860: Output port <regs_o<3>> of the instance <ipb_sys_regs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" line 860: Output port <regs_o<6>> of the instance <ipb_sys_regs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" line 860: Output port <regs_o<7>> of the instance <ipb_sys_regs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" line 860: Output port <regs_o<9>> of the instance <ipb_sys_regs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" line 860: Output port <regs_o<12>> of the instance <ipb_sys_regs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" line 860: Output port <regs_o<15>> of the instance <ipb_sys_regs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" line 860: Output port <regs_o<17>> of the instance <ipb_sys_regs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" line 860: Output port <regs_o<19>> of the instance <ipb_sys_regs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" line 860: Output port <regs_o<20>> of the instance <ipb_sys_regs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" line 860: Output port <regs_o<21>> of the instance <ipb_sys_regs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" line 860: Output port <regs_o<22>> of the instance <ipb_sys_regs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" line 860: Output port <regs_o<23>> of the instance <ipb_sys_regs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" line 860: Output port <regs_o<24>> of the instance <ipb_sys_regs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" line 860: Output port <regs_o<25>> of the instance <ipb_sys_regs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" line 860: Output port <regs_o<26>> of the instance <ipb_sys_regs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" line 860: Output port <regs_o<27>> of the instance <ipb_sys_regs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" line 860: Output port <regs_o<28>> of the instance <ipb_sys_regs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" line 860: Output port <regs_o<29>> of the instance <ipb_sys_regs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" line 860: Output port <regs_o<30>> of the instance <ipb_sys_regs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" line 860: Output port <regs_o<31>> of the instance <ipb_sys_regs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" line 877: Output port <BIST_TEST_O_startErrInj> of the instance <sram1_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" line 915: Output port <BIST_TEST_O_startErrInj> of the instance <sram2_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" line 1230: Output port <SYNC_CLK_O> of the instance <cdce_synch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" line 1230: Output port <SYNC_CMD_O> of the instance <cdce_synch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\sys\system_core.vhd" line 1230: Output port <SYNC_BUSY_O> of the instance <cdce_synch> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <sys_pcie_amc_tx_p> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <sys_pcie_amc_tx_n> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_mac_syncacqstatus_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_slv_o_dataout> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_slv_o_bytevalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_slv_o_bytecount> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_slv_o_dwcount> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_slv_o_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_slv_o_bar> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_slv_o_cpladdr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_slv_o_cplparam> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[1]_rdaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[1]_rdchannel> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[1]_wraddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[1]_wrchannel> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[1]_wrdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[1]_wrbytevalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[1]_regout> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[1]_status> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[2]_rdaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[2]_rdchannel> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[2]_wraddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[2]_wrchannel> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[2]_wrdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[2]_wrbytevalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[2]_regout> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[2]_status> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[3]_rdaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[3]_rdchannel> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[3]_wraddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[3]_wrchannel> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[3]_wrdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[3]_wrbytevalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[3]_regout> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[3]_status> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[4]_rdaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[4]_rdchannel> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[4]_wraddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[4]_wrchannel> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[4]_wrdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[4]_wrbytevalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[4]_regout> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[4]_status> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[5]_rdaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[5]_rdchannel> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[5]_wraddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[5]_wrchannel> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[5]_wrdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[5]_wrbytevalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[5]_regout> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[5]_status> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[6]_rdaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[6]_rdchannel> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[6]_wraddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[6]_wrchannel> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[6]_wrdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[6]_wrbytevalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[6]_regout> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[6]_status> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[7]_rdaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[7]_rdchannel> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[7]_wraddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[7]_wrchannel> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[7]_wrdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[7]_wrbytevalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[7]_regout> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[7]_status> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_cfg_o_prmcsr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_cfg_o_devcsr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_cfg_o_linkcsr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_cfg_o_msicsr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_cfg_o_ltssm> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ipb_from_masters[1]_ipb_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ipb_from_masters[1]_ipb_wdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ipb_from_masters[3]_ipb_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ipb_from_masters[3]_ipb_wdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ipb_from_slaves[6]_ipb_rdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mac_clk<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mac_clk<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <eth_locked<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <eth_locked<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_to_ipbus<0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_to_ipbus<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_to_ipbus<2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_to_ipbus<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_to_ipbus<4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_to_ipbus<5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_to_ipbus<8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_to_ipbus<10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_to_ipbus<11>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_to_ipbus<13>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_to_ipbus<14>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_to_ipbus<16>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_to_ipbus<18>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_to_ipbus<20>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_to_ipbus<21>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_to_ipbus<22>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_to_ipbus<23>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_to_ipbus<24>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_to_ipbus<25>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_to_ipbus<26>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_to_ipbus<27>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <reg_status_2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <reg_status_sram<31:28>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <reg_status_sram<19:18>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <reg_status_sram<15:12>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <reg_status_sram<3:2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <sys_eth_amc_p1_tx_p> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <sys_eth_amc_p1_tx_n> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_slv_o_readreq> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_slv_o_writereq> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_slv_o_wr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_slv_o_lastwrite> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_slv_o_io> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[1]_rd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[1]_wr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[2]_rd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[2]_wr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[3]_rd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[3]_wr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[4]_rd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[4]_wr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[5]_rd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[5]_wr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[6]_rd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[6]_wr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[7]_rd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[7]_wr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_int_o_ack> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ipb_from_masters[1]_ipb_write> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ipb_from_masters[3]_ipb_write> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ipb_from_slaves[6]_ipb_ack> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ipb_from_slaves[6]_ipb_err> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit tristate buffer for signal <mst.i2c_m_scl_i<1>> created at line 0
    Found 1-bit tristate buffer for signal <mst.i2c_m_sda_i<1>> created at line 0
    Found 1-bit tristate buffer for signal <fpga_scl> created at line 1192
    Found 1-bit tristate buffer for signal <fpga_sda> created at line 1196
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal mac_clk<0> may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal mac_clk<2> may hinder XST clustering optimizations.
    Summary:
	inferred  14 Multiplexer(s).
	inferred   4 Tristate(s).
Unit <system_core> synthesized.

Synthesizing Unit <glib_pll>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\pll\glib_pll.vhd".
    Summary:
	no macro.
Unit <glib_pll> synthesized.

Synthesizing Unit <rst_ctrl>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\reset\rst_ctrl.vhd".
        nb_eth_blocks = 4
    Set property "KEEP = TRUE" for signal <rst_ipb_o>.
    Set property "KEEP = TRUE" for signal <rst_fabric_o>.
    Set property "KEEP = TRUE" for signal <nuke_i>.
    Set property "KEEP = TRUE" for signal <rst>.
    Found 1-bit register for signal <rst_fabric_o>.
    Found 32-bit register for signal <rst_fabric.timer>.
    Found 1-bit register for signal <rst>.
    Found 1-bit register for signal <nuke_d>.
    Found 1-bit register for signal <nuke_d2>.
    Found 1-bit register for signal <rst_ipb>.
    Found 1-bit register for signal <nuke_i>.
    Found 1-bit register for signal <rst_125<0>>.
    Found 1-bit register for signal <rst_125<1>>.
    Found 1-bit register for signal <rst_125<2>>.
    Found 1-bit register for signal <rst_125<3>>.
    Found 1-bit register for signal <rst_eth>.
    Found 1-bit register for signal <d25_d>.
    Found 32-bit subtractor for signal <rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>> created at line 98.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
Unit <rst_ctrl> synthesized.

Synthesizing Unit <clock_div>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\reset\clock_div_alt.vhd".
    Found 28-bit register for signal <cnt>.
    Found 1-bit register for signal <d28>.
    Found 1-bit register for signal <d25>.
    Found 28-bit adder for signal <cnt[27]_GND_51_o_add_0_OUT> created at line 51.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
Unit <clock_div> synthesized.

Synthesizing Unit <sys_heartbeat>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\heartbeat\sys_heartbeat.vhd".
        step_cnt_size = 21
        upper_limit = 20
        lower_limit = 0
        pwm_dc_index = 8
    Found 5-bit register for signal <heartbeat_process.step_pwm_dc>.
    Found 21-bit register for signal <heartbeat_process.timer>.
    Found 1-bit register for signal <heartbeat_process.step_pwm_dir>.
    Found 1-bit register for signal <heartbeat_o>.
    Found 1-bit register for signal <heartbeat_process.step_pwm_status>.
    Found 10-bit register for signal <heartbeat_process.step_pwm_cnt>.
    Found 5-bit adder for signal <heartbeat_process.step_pwm_dc[4]_GND_53_o_add_10_OUT> created at line 95.
    Found 10-bit subtractor for signal <GND_53_o_GND_53_o_sub_3_OUT<9:0>> created at line 74.
    Found 5-bit subtractor for signal <GND_53_o_GND_53_o_sub_10_OUT<4:0>> created at line 92.
    Found 21-bit subtractor for signal <GND_53_o_GND_53_o_sub_16_OUT<20:0>> created at line 99.
    Found 10-bit comparator greater for signal <heartbeat_process.step_pwm_cnt[9]_GND_53_o_LessThan_1_o> created at line 66
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  39 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <sys_heartbeat> synthesized.

Synthesizing Unit <ip_mac_select>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ipbus\ipbus_glib\ip_mac_select.vhd".
WARNING:Xst:647 - Input <regs_eeprom_i<11><7:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_eeprom_i<12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_eeprom_i<13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_eeprom_i<14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_eeprom_i<15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_slave_i<11><7:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_slave_i<12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_slave_i<13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_slave_i<14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_slave_i<15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ip_from_usr>.
    Found 1-bit register for signal <mac_from_usr>.
    Found 48-bit register for signal <mac_addr_o>.
    Found 32-bit register for signal <ip_addr_o>.
    Found 1-bit register for signal <mac_from_eep>.
    Found 1-bit register for signal <mac_from_slv>.
    Found 1-bit register for signal <ip_from_eep>.
    Found 1-bit register for signal <ip_from_slv>.
    Found 1-bit register for signal <slv_mac_str_prev>.
    Found 1-bit register for signal <slv_mac_str_curr>.
    Found 1-bit register for signal <slv_ip_str_prev>.
    Found 1-bit register for signal <slv_ip_str_curr>.
    Found 1-bit register for signal <eep_mac_str_prev>.
    Found 1-bit register for signal <eep_mac_str_curr>.
    Found 1-bit register for signal <eep_ip_str_prev>.
    Found 1-bit register for signal <eep_ip_str_curr>.
    Found 1-bit register for signal <mac_from_eep_o>.
    Found 1-bit register for signal <mac_from_slv_o>.
    Found 1-bit register for signal <mac_from_usr_o>.
    Found 1-bit register for signal <ip_from_eep_o>.
    Found 1-bit register for signal <ip_from_slv_o>.
    Found 1-bit register for signal <ip_from_usr_o>.
    Found 1-bit register for signal <rarp_select>.
    Found 1-bit register for signal <mac_addr<47>>.
    Found 1-bit register for signal <mac_addr<46>>.
    Found 1-bit register for signal <mac_addr<45>>.
    Found 1-bit register for signal <mac_addr<44>>.
    Found 1-bit register for signal <mac_addr<43>>.
    Found 1-bit register for signal <mac_addr<42>>.
    Found 1-bit register for signal <mac_addr<41>>.
    Found 1-bit register for signal <mac_addr<40>>.
    Found 1-bit register for signal <mac_addr<39>>.
    Found 1-bit register for signal <mac_addr<38>>.
    Found 1-bit register for signal <mac_addr<37>>.
    Found 1-bit register for signal <mac_addr<36>>.
    Found 1-bit register for signal <mac_addr<35>>.
    Found 1-bit register for signal <mac_addr<34>>.
    Found 1-bit register for signal <mac_addr<33>>.
    Found 1-bit register for signal <mac_addr<32>>.
    Found 1-bit register for signal <mac_addr<31>>.
    Found 1-bit register for signal <mac_addr<30>>.
    Found 1-bit register for signal <mac_addr<29>>.
    Found 1-bit register for signal <mac_addr<28>>.
    Found 1-bit register for signal <mac_addr<27>>.
    Found 1-bit register for signal <mac_addr<26>>.
    Found 1-bit register for signal <mac_addr<25>>.
    Found 1-bit register for signal <mac_addr<24>>.
    Found 1-bit register for signal <mac_addr<23>>.
    Found 1-bit register for signal <mac_addr<22>>.
    Found 1-bit register for signal <mac_addr<21>>.
    Found 1-bit register for signal <mac_addr<20>>.
    Found 1-bit register for signal <mac_addr<19>>.
    Found 1-bit register for signal <mac_addr<18>>.
    Found 1-bit register for signal <mac_addr<17>>.
    Found 1-bit register for signal <mac_addr<16>>.
    Found 1-bit register for signal <mac_addr<15>>.
    Found 1-bit register for signal <mac_addr<14>>.
    Found 1-bit register for signal <mac_addr<13>>.
    Found 1-bit register for signal <mac_addr<12>>.
    Found 1-bit register for signal <mac_addr<11>>.
    Found 1-bit register for signal <mac_addr<10>>.
    Found 1-bit register for signal <mac_addr<9>>.
    Found 1-bit register for signal <mac_addr<8>>.
    Found 1-bit register for signal <mac_addr<7>>.
    Found 1-bit register for signal <mac_addr<6>>.
    Found 1-bit register for signal <mac_addr<5>>.
    Found 1-bit register for signal <mac_addr<4>>.
    Found 1-bit register for signal <mac_addr<3>>.
    Found 1-bit register for signal <mac_addr<2>>.
    Found 1-bit register for signal <mac_addr<1>>.
    Found 1-bit register for signal <mac_addr<0>>.
    Found 1-bit register for signal <ip_addr<31>>.
    Found 1-bit register for signal <ip_addr<30>>.
    Found 1-bit register for signal <ip_addr<29>>.
    Found 1-bit register for signal <ip_addr<28>>.
    Found 1-bit register for signal <ip_addr<27>>.
    Found 1-bit register for signal <ip_addr<26>>.
    Found 1-bit register for signal <ip_addr<25>>.
    Found 1-bit register for signal <ip_addr<24>>.
    Found 1-bit register for signal <ip_addr<23>>.
    Found 1-bit register for signal <ip_addr<22>>.
    Found 1-bit register for signal <ip_addr<21>>.
    Found 1-bit register for signal <ip_addr<20>>.
    Found 1-bit register for signal <ip_addr<19>>.
    Found 1-bit register for signal <ip_addr<18>>.
    Found 1-bit register for signal <ip_addr<17>>.
    Found 1-bit register for signal <ip_addr<16>>.
    Found 1-bit register for signal <ip_addr<15>>.
    Found 1-bit register for signal <ip_addr<14>>.
    Found 1-bit register for signal <ip_addr<13>>.
    Found 1-bit register for signal <ip_addr<12>>.
    Found 1-bit register for signal <ip_addr<11>>.
    Found 1-bit register for signal <ip_addr<10>>.
    Found 1-bit register for signal <ip_addr<9>>.
    Found 1-bit register for signal <ip_addr<8>>.
    Found 1-bit register for signal <ip_addr<7>>.
    Found 1-bit register for signal <ip_addr<6>>.
    Found 1-bit register for signal <ip_addr<5>>.
    Found 1-bit register for signal <ip_addr<4>>.
    Found 1-bit register for signal <ip_addr<3>>.
    Found 1-bit register for signal <ip_addr<2>>.
    Found 1-bit register for signal <ip_addr<1>>.
    Found 1-bit register for signal <ip_addr<0>>.
    Summary:
	inferred 181 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <ip_mac_select> synthesized.

Synthesizing Unit <eth_v6_basex>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\eth_v6_basex_glib.vhd".
WARNING:Xst:647 - Input <hostbus_in_hostopcode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hostbus_in_hostaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hostbus_in_hostwrdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hostbus_in_hostclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hostbus_in_hostmiimsel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hostbus_in_hostreq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hostbus_in_hostemac1sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\eth_v6_basex_glib.vhd" line 61: Output port <rx_statistics_vector> of the instance <basex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\eth_v6_basex_glib.vhd" line 61: Output port <tx_statistics_vector> of the instance <basex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\eth_v6_basex_glib.vhd" line 61: Output port <rx_statistics_valid> of the instance <basex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\eth_v6_basex_glib.vhd" line 61: Output port <rx_reset> of the instance <basex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\eth_v6_basex_glib.vhd" line 61: Output port <tx_statistics_valid> of the instance <basex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\eth_v6_basex_glib.vhd" line 61: Output port <tx_reset> of the instance <basex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\eth_v6_basex_glib.vhd" line 61: Output port <tx_collision> of the instance <basex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\eth_v6_basex_glib.vhd" line 61: Output port <tx_retransmit> of the instance <basex> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <eth_v6_basex> synthesized.

Synthesizing Unit <v6_emac_v2_3_basex_block>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\ipcore_dir\basex\v6_emac_v2_3_basex\v6_emac_v2_3_basex_block.vhd".
    Set property "KEEP = TRUE" for signal <gmii_rxd_int>.
    Set property "KEEP = TRUE" for signal <rxclkcorcnt_r>.
    Set property "KEEP = TRUE" for signal <rxchariscomma_r>.
    Set property "KEEP = TRUE" for signal <rxcharisk_r>.
    Set property "KEEP = TRUE" for signal <rxdisperr_r>.
    Set property "KEEP = TRUE" for signal <rxnotintable_r>.
    Set property "KEEP = TRUE" for signal <rxrundisp_r>.
    Set property "KEEP = TRUE" for signal <rx_mac_aclk_int>.
    Set property "KEEP = TRUE" for signal <tx_mac_aclk_int>.
    Set property "ASYNC_REG = TRUE" for signal <gtx_pre_resetn>.
    Set property "ASYNC_REG = TRUE" for signal <gtx_resetn>.
    Set property "KEEP = TRUE" for signal <gtx_resetn>.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\ipcore_dir\basex\v6_emac_v2_3_basex\v6_emac_v2_3_basex_block.vhd" line 519: Output port <speed_is_10_100> of the instance <v6emac_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\ipcore_dir\basex\v6_emac_v2_3_basex\v6_emac_v2_3_basex_block.vhd" line 519: Output port <an_interrupt> of the instance <v6emac_core> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <gtx_resetn>.
    Found 1-bit register for signal <rxchariscomma_r>.
    Found 1-bit register for signal <rxcharisk_r>.
    Found 3-bit register for signal <rxclkcorcnt_r>.
    Found 8-bit register for signal <gmii_rxd_int>.
    Found 1-bit register for signal <rxdisperr_r>.
    Found 1-bit register for signal <rxnotintable_r>.
    Found 1-bit register for signal <rxrundisp_r>.
    Found 1-bit register for signal <txchardispmode_r>.
    Found 1-bit register for signal <txchardispval_r>.
    Found 1-bit register for signal <txcharisk_r>.
    Found 8-bit register for signal <mgt_tx_data_r>.
    Found 1-bit register for signal <gtx_pre_resetn>.
    WARNING:Xst:2404 -  FFs/Latches <gmii_rx_dv_int<0:0>> (without init value) have a constant value of 0 in block <v6_emac_v2_3_basex_block>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal gtx_pre_resetn_GND_69_o_MUX_164_o may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal tx_mac_aclk_int may hinder XST clustering optimizations.
    Summary:
	inferred  29 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <v6_emac_v2_3_basex_block> synthesized.

Synthesizing Unit <reset_sync>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\ipcore_dir\common\reset_sync.vhd".
        INITIALISE = "11"
    Set property "ASYNC_REG = TRUE" for signal <reset_sync_reg>.
    Set property "RLOC = X0Y0" for signal <reset_sync_reg>.
    Set property "INIT = 1" for signal <reset_sync_reg>.
    Set property "ASYNC_REG = TRUE" for signal <reset_sync_reg2>.
    Set property "RLOC = X0Y0" for signal <reset_sync_reg2>.
    Set property "INIT = 1" for signal <reset_sync_reg2>.
    Summary:
	no macro.
Unit <reset_sync> synthesized.

Synthesizing Unit <v6_gtxwizard_top>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\ipcore_dir\physical\v6_gtxwizard_top.vhd".
    Set property "shreg_extract = NO" for signal <reset_r>.
    Set property "ASYNC_REG = TRUE" for signal <reset_r>.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\ipcore_dir\physical\v6_gtxwizard_top.vhd" line 243: Output port <GTX0_RXRECCLK_OUT> of the instance <v6_gtxwizard_inst> is unconnected or connected to loadless signal.
    Found 4-bit register for signal <reset_r>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal n0017 may hinder XST clustering optimizations.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <v6_gtxwizard_top> synthesized.

Synthesizing Unit <V6_GTXWIZARD>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\ipcore_dir\physical\v6_gtxwizard.vhd".
        WRAPPER_SIM_GTXRESET_SPEEDUP = 1
WARNING:Xst:647 - Input <GTX0_GTXTEST_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\ipcore_dir\physical\v6_gtxwizard.vhd" line 277: Output port <TXPLLLKDET_OUT> of the instance <gtx0_v6_gtxwizard_i> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <V6_GTXWIZARD> synthesized.

Synthesizing Unit <V6_GTXWIZARD_GTX>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\ipcore_dir\physical\v6_gtxwizard_gtx.vhd".
        GTX_SIM_GTXRESET_SPEEDUP = 1
        GTX_TX_CLK_SOURCE = "RXPLL"
        GTX_POWER_SAVE = "0000110100"
    Summary:
	no macro.
Unit <V6_GTXWIZARD_GTX> synthesized.

Synthesizing Unit <DOUBLE_RESET>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\ipcore_dir\physical\double_reset.vhd".
    Found 1-bit register for signal <plllkdet_sync>.
    Found 11-bit register for signal <reset_dly_ctr>.
    Found 1-bit register for signal <reset_dly_done>.
    Found 4-bit register for signal <testdone_f>.
    Found 1-bit register for signal <plllkdet_r>.
    Found 11-bit subtractor for signal <GND_98_o_GND_98_o_sub_3_OUT<10:0>> created at line 1308.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <DOUBLE_RESET> synthesized.

Synthesizing Unit <sync_block>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\ipcore_dir\common\sync_block.vhd".
        INITIALISE = "00"
    Set property "RLOC = X0Y0" for signal <data_out>.
    Set property "ASYNC_REG = TRUE" for signal <data_sync1>.
    Set property "RLOC = X0Y0" for signal <data_sync1>.
    Summary:
	no macro.
Unit <sync_block> synthesized.

Synthesizing Unit <ipbus_ctrl>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\ipbus_ctrl.vhd".
        MAC_CFG = external
        IP_CFG = external
        BUFWIDTH = 4
        INTERNALWIDTH = 1
        ADDRWIDTH = 11
        IPBUSPORT = "1100001101010001"
        SECONDARYPORT = '0'
        N_OOB = 0
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\ipbus_ctrl.vhd" line 81: Output port <rxpacket_ignored> of the instance <udp_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\ipbus_ctrl.vhd" line 81: Output port <rxpacket_dropped> of the instance <udp_if> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <ipbus_ctrl> synthesized.

Synthesizing Unit <UDP_if>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\udp_if_flat.vhd".
        BUFWIDTH = 4
        INTERNALWIDTH = 1
        ADDRWIDTH = 11
        IPBUSPORT = "1100001101010001"
        SECONDARYPORT = '0'
WARNING:Xst:647 - Input <raddr<11:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <waddr<11:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\udp_if_flat.vhd" line 460: Output port <clean_buf> of the instance <internal_ram_selector> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\udp_if_flat.vhd" line 509: Output port <clean_buf> of the instance <rx_ram_selector> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <last_rx_last>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <UDP_if> synthesized.

Synthesizing Unit <udp_ipaddr_block>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\udp_ipaddr_block.vhd".
    Register <IP_addr_rx> equivalent to <IP_addr_rx_block.IP_addr_rx_int> has been removed
    Found 42-bit register for signal <IP_addr_rx_block.pkt_mask>.
    Found 32-bit register for signal <IP_addr_rx_block.IP_addr_rx_int>.
    Found 1-bit register for signal <My_IP_addr_block.Got_IP_addr_rx>.
    Found 32-bit register for signal <My_IP_addr_block.My_IP_addr_int>.
    Found 32-bit register for signal <My_IP_addr>.
    Found 1-bit register for signal <rarp_mode>.
    Found 1-bit register for signal <IP_addr_rx_vld>.
    Summary:
	inferred 141 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <udp_ipaddr_block> synthesized.

Synthesizing Unit <udp_rarp_block>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\udp_rarp_block.vhd".
    Found 13-bit register for signal <rarp_end_addr>.
    Found 1-bit register for signal <rarp_send>.
    Found 42-bit register for signal <data_block.we_buffer>.
    Found 336-bit register for signal <data_block.data_buffer>.
    Found 8-bit register for signal <rarp_data>.
    Found 1-bit register for signal <rarp_we_sig>.
    Found 6-bit register for signal <addr_block.next_addr>.
    Found 1-bit register for signal <addr_block.counting>.
    Found 6-bit register for signal <address>.
    Found 24-bit register for signal <tick_counter.counter_int>.
    Found 1-bit register for signal <tick>.
    Found 16-bit register for signal <random.x>.
    Found 16-bit register for signal <random.y>.
    Found 5-bit register for signal <rndm>.
    Found 6-bit register for signal <rarp_req_block.req_count>.
    Found 6-bit register for signal <rarp_req_block.req_end>.
    Found 1-bit register for signal <rarp_req>.
    Found 1-bit register for signal <send_packet.last_we>.
    Found 6-bit adder for signal <addr_block.next_addr[5]_GND_183_o_add_13_OUT> created at line 1241.
    Found 24-bit adder for signal <tick_counter.counter_int[23]_GND_183_o_add_18_OUT> created at line 1241.
    Found 6-bit adder for signal <rarp_req_block.req_count[5]_GND_183_o_add_34_OUT> created at line 1241.
    Found 6-bit comparator equal for signal <rarp_req_block.req_count[5]_rarp_req_block.req_end[5]_equal_34_o> created at line 190
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 490 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  13 Multiplexer(s).
Unit <udp_rarp_block> synthesized.

Synthesizing Unit <udp_build_arp>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\udp_build_arp.vhd".
    Register <address> equivalent to <next_addr.addr_int> has been removed
    Register <arp_we_sig> equivalent to <build_packet.arp_we_i> has been removed
    Register <send_buf> equivalent to <build_packet.send_buf_int> has been removed
    Register <buf_to_load> equivalent to <build_packet.buf_to_load_int> has been removed
    Register <load_buf> equivalent to <build_packet.load_buf_int> has been removed
    Found 13-bit register for signal <arp_end_addr>.
    Found 1-bit register for signal <arp_send>.
    Found 1-bit register for signal <set_addr>.
    Found 6-bit register for signal <addr_to_set>.
    Found 1-bit register for signal <build_packet.send_buf_int>.
    Found 1-bit register for signal <build_packet.load_buf_int>.
    Found 48-bit register for signal <build_packet.buf_to_load_int>.
    Found 1-bit register for signal <build_packet.arp_we_i>.
    Found 6-bit register for signal <next_addr.addr_to_set_buf>.
    Found 1-bit register for signal <next_addr.set_addr_buf>.
    Found 6-bit register for signal <next_addr.addr_int>.
    Found 6-bit register for signal <next_addr.next_addr>.
    Found 48-bit register for signal <write_data.shift_buf>.
    Found 8-bit register for signal <arp_data>.
    Found 1-bit register for signal <send_packet.send_pending>.
    Found 6-bit adder for signal <next_addr.addr_int[5]_GND_184_o_add_32_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 148 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <udp_build_arp> synthesized.

Synthesizing Unit <udp_build_payload>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\udp_build_payload.vhd".
    Register <int_valid_payload> equivalent to <do_cksum.int_valid_int> has been removed
    Register <address> equivalent to <address_block.addr_int> has been removed
    Register <buf_to_load> equivalent to <build_packet.buf_to_load_int> has been removed
    Register <next_addr> equivalent to <next_addr_block.next_addr_int> has been removed
    Register <do_sum_payload> equivalent to <do_cksum.do_sum_int> has been removed
    Register <send_pending> equivalent to <send_packet.send_pending_i> has been removed
    Register <payload_we_sig> equivalent to <build_packet.payload_we_i> has been removed
    Register <int_data_payload> equivalent to <do_cksum.int_data_int> has been removed
    Register <load_buf> equivalent to <build_packet.load_buf_int> has been removed
    Register <cksum> equivalent to <do_cksum.cksum_int> has been removed
    Register <send_buf> equivalent to <build_packet.send_buf_int> has been removed
    Register <byteswap> equivalent to <byteswap_block.byteswap_int> has been removed
    Register <low_addr> equivalent to <address_block.low_addr_i> has been removed
    Register <clr_sum_payload> equivalent to <do_cksum.clr_sum_int> has been removed
    Register <ipbus_in_hdr> equivalent to <do_ipbus_hdr.ipbus_hdr_int> has been removed
    Found 1-bit register for signal <send_packet.send_pending_i>.
    Found 1-bit register for signal <send_packet.last_we>.
    Found 1-bit register for signal <payload_send>.
    Found 1-bit register for signal <set_address_block.cksum_pending>.
    Found 1-bit register for signal <set_addr>.
    Found 1-bit register for signal <build_packet.send_buf_int>.
    Found 1-bit register for signal <build_packet.load_buf_int>.
    Found 1-bit register for signal <build_packet.cksum_pending>.
    Found 16-bit register for signal <build_packet.payload_len>.
    Found 16-bit register for signal <build_packet.buf_to_load_int>.
    Found 1-bit register for signal <build_packet.payload_we_i>.
    Found 1-bit register for signal <do_cksum.do_sum_int>.
    Found 1-bit register for signal <do_cksum.clr_sum_int>.
    Found 1-bit register for signal <do_cksum.int_valid_int>.
    Found 1-bit register for signal <do_cksum.cksum_int>.
    Found 8-bit register for signal <do_cksum.int_data_int>.
    Found 16-bit register for signal <do_cksum.payload_len>.
    Found 13-bit register for signal <next_addr_block.addr_to_set_buf>.
    Found 1-bit register for signal <next_addr_block.set_addr_buf>.
    Found 13-bit register for signal <next_addr_block.addr_int>.
    Found 13-bit register for signal <next_addr_block.next_addr_int>.
    Found 1-bit register for signal <next_low>.
    Found 13-bit register for signal <address_block.addr_to_set_buf>.
    Found 1-bit register for signal <address_block.set_addr_buf>.
    Found 13-bit register for signal <address_block.addr_int>.
    Found 1-bit register for signal <address_block.low_addr_i>.
    Found 1-bit register for signal <byteswap_block.set_addr_buf>.
    Found 1-bit register for signal <byteswap_block.byteswap_int>.
    Found 16-bit register for signal <write_data.shift_buf>.
    Found 8-bit register for signal <payload_data_sig>.
    Found 32-bit register for signal <do_ipbus_hdr.ipbus_hdr_int>.
    Found 1-bit register for signal <send_packet.next_state>.
    Found 6-bit register for signal <addr_to_set>.
    Found 13-bit adder for signal <next_addr_block.addr_int[12]_GND_185_o_add_61_OUT> created at line 1241.
    WARNING:Xst:2404 -  FFs/Latches <addr_to_set<12:6>> (without init value) have a constant value of 0 in block <udp_build_payload>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 203 D-type flip-flop(s).
	inferred  57 Multiplexer(s).
Unit <udp_build_payload> synthesized.

Synthesizing Unit <udp_build_ping>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\udp_build_ping.vhd".
    Register <load_buf> equivalent to <build_packet.load_buf_int> has been removed
    Register <send_buf> equivalent to <build_packet.send_buf_int> has been removed
    Register <send_pending> equivalent to <send_packet.send_pending_i> has been removed
    Register <low_addr> equivalent to <next_addr.low_addr_i> has been removed
    Register <do_sum_ping> equivalent to <do_cksum.do_sum_int> has been removed
    Register <ping_end_addr> equivalent to <send_packet.end_addr_i> has been removed
    Register <address> equivalent to <next_addr.addr_int> has been removed
    Register <ping_send> equivalent to <send_packet.send_i> has been removed
    Register <buf_to_load> equivalent to <build_packet.buf_to_load_int> has been removed
    Found 1-bit register for signal <send_packet.send_i>.
    Found 13-bit register for signal <send_packet.end_addr_i>.
    Found 1-bit register for signal <send_packet.send_pending_i>.
    Found 1-bit register for signal <send_packet.last_we>.
    Found 1-bit register for signal <set_addr>.
    Found 1-bit register for signal <build_packet.send_buf_int>.
    Found 1-bit register for signal <build_packet.load_buf_int>.
    Found 16-bit register for signal <build_packet.buf_to_load_int>.
    Found 1-bit register for signal <build_packet.cksum_pending>.
    Found 1-bit register for signal <ping_we_sig>.
    Found 1-bit register for signal <do_cksum.do_sum_int>.
    Found 1-bit register for signal <clr_sum_ping>.
    Found 8-bit register for signal <int_data_ping>.
    Found 1-bit register for signal <int_valid_ping>.
    Found 13-bit register for signal <next_addr.addr_to_set_buf>.
    Found 1-bit register for signal <next_addr.set_addr_buf>.
    Found 13-bit register for signal <next_addr.addr_int>.
    Found 1-bit register for signal <next_addr.low_addr_i>.
    Found 13-bit register for signal <next_addr.next_addr>.
    Found 1-bit register for signal <next_addr.next_low>.
    Found 16-bit register for signal <write_data.shift_buf>.
    Found 8-bit register for signal <ping_data>.
    Found 2-bit register for signal <send_packet.next_state>.
    Found 6-bit register for signal <addr_to_set>.
    Found 13-bit adder for signal <next_addr.addr_int[12]_GND_186_o_add_55_OUT> created at line 1241.
    Found 2-bit 3-to-1 multiplexer for signal <send_packet.next_state[1]_X_37_o_wide_mux_7_OUT> created at line 53.
    WARNING:Xst:2404 -  FFs/Latches <addr_to_set<12:6>> (without init value) have a constant value of 0 in block <udp_build_ping>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 122 D-type flip-flop(s).
	inferred  23 Multiplexer(s).
Unit <udp_build_ping> synthesized.

Synthesizing Unit <udp_build_resend>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\udp_build_resend.vhd".
    Register <resend_pkt_id> equivalent to <resend_pkt_id_block.resend_pkt_id_int> has been removed
    Found 45-bit register for signal <resend_pkt_id_block.pkt_mask>.
    Found 16-bit register for signal <resend_pkt_id_block.resend_pkt_id_int>.
    Found 1-bit register for signal <pkt_resend>.
    Summary:
	inferred  62 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <udp_build_resend> synthesized.

Synthesizing Unit <udp_build_status>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\udp_build_status.vhd".
    Register <address> equivalent to <next_addr.addr_int> has been removed
    Register <send_buf> equivalent to <load_data.send_buf_int> has been removed
    Register <load_buf> equivalent to <load_data.load_buf_int> has been removed
    Found 1-bit register for signal <status_send>.
    Found 1-bit register for signal <send_pending>.
    Found 1-bit register for signal <status_we>.
    Found 1-bit register for signal <set_addr>.
    Found 7-bit register for signal <addr_to_set>.
    Found 7-bit register for signal <next_addr.addr_to_set_buf>.
    Found 1-bit register for signal <next_addr.set_addr_buf>.
    Found 7-bit register for signal <next_addr.addr_int>.
    Found 7-bit register for signal <next_addr.next_addr>.
    Found 1-bit register for signal <load_data.send_buf_int>.
    Found 1-bit register for signal <load_data.next_load>.
    Found 1-bit register for signal <load_data.load_buf_int>.
    Found 1-bit register for signal <status_request>.
    Found 128-bit register for signal <write_data.shift_buf>.
    Found 8-bit register for signal <status_data>.
    Found 13-bit register for signal <status_end_addr>.
    Found 7-bit adder for signal <next_addr.addr_int[6]_GND_188_o_add_20_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 186 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <udp_build_status> synthesized.

Synthesizing Unit <udp_status_buffer>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\udp_status_buffer.vhd".
        BUFWIDTH = 4
        ADDRWIDTH = 11
    Register <next_pkt_id> equivalent to <header_block.next_pkt_id_int> has been removed
    Found 16-bit register for signal <header_block.next_pkt_id_int>.
    Found 128-bit register for signal <header>.
    Found 1-bit register for signal <history_block.event_pending>.
    Found 1-bit register for signal <history_block.async_pending>.
    Found 128-bit register for signal <history>.
    Found 8-bit register for signal <history_block.event_data>.
    Found 5-bit register for signal <history_block.async_payload>.
    Found 1-bit register for signal <ready>.
    Found 1-bit register for signal <history_block.last_rst_ipb>.
    Found 1-bit register for signal <async_history_block.send>.
    Found 1-bit register for signal <async_history_block.sent>.
    Found 1-bit register for signal <async_history_block.written>.
    Found 1-bit register for signal <async_history_block.tx_send>.
    Found 1-bit register for signal <async_history_block.tx_sent>.
    Found 1-bit register for signal <async_history_block.tx_error>.
    Found 1-bit register for signal <async_history_block.last_tx_last>.
    Found 1-bit register for signal <async_event>.
    Found 5-bit register for signal <async_data>.
    Found 128-bit register for signal <ipbus_in>.
    Found 128-bit register for signal <ipbus_out>.
    Found 2-bit register for signal <tick>.
    Found 2-bit adder for signal <tick[1]_GND_189_o_add_1_OUT> created at line 74.
    Found 16-bit adder for signal <header_block.next_pkt_id_int[15]_GND_189_o_add_6_OUT> created at line 1241.
    Found 128-bit 4-to-1 multiplexer for signal <status_block> created at line 58.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 560 D-type flip-flop(s).
	inferred  96 Multiplexer(s).
Unit <udp_status_buffer> synthesized.

Synthesizing Unit <udp_byte_sum>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\udp_byte_sum.vhd".
    Register <carry_bit> equivalent to <hi_byte_calc.carry_bit_int> has been removed
    Register <hi_byte> equivalent to <hi_byte_calc.hi_byte_int> has been removed
    Found 8-bit register for signal <lo_byte_calc.int_data_buf>.
    Found 1-bit register for signal <lo_byte_calc.int_valid_buf>.
    Found 9-bit register for signal <lo_byte_calc.hi_byte_int>.
    Found 9-bit register for signal <lo_byte_calc.lo_byte_int>.
    Found 9-bit register for signal <lo_byte>.
    Found 1-bit register for signal <hi_byte_calc.clr_sum_buf>.
    Found 9-bit register for signal <hi_byte_calc.hi_byte_int>.
    Found 1-bit register for signal <hi_byte_calc.carry_bit_int>.
    Found 1-bit register for signal <hi_byte_calc.hi_lo>.
    Found 1-bit register for signal <lo_byte_calc.clr_sum_buf>.
    Found 9-bit adder for signal <lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT> created at line 65.
    Found 9-bit adder for signal <GND_190_o_GND_190_o_add_12_OUT> created at line 1241.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  49 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <udp_byte_sum> synthesized.

Synthesizing Unit <udp_do_rx_reset>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\udp_do_rx_reset.vhd".
    Register <rx_reset_sig> equivalent to <rx_reset_buf.reset_latch> has been removed
    Found 1-bit register for signal <rx_reset_buf.reset_latch>.
    Found 11-bit register for signal <rx_reset_buf.reset_buf<10:0>>.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <udp_do_rx_reset> synthesized.

Synthesizing Unit <udp_packet_parser>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\udp_packet_parser.vhd".
        IPBUSPORT = "1100001101010001"
        SECONDARYPORT = '0'
    Register <pkt_drop_arp_sig> equivalent to <arp.pkt_drop> has been removed
    Register <pkt_broadcast> equivalent to <broadcast.broadcast_int> has been removed
    Register <pkt_drop_ipbus_sig> equivalent to <ipbus_pkt.pkt_drop> has been removed
    Register <pkt_drop_ip_sig> equivalent to <ip_pkt.pkt_drop> has been removed
    Register <pkt_drop_reliable_sig> equivalent to <bigendian.pkt_drop_reliable_i> has been removed
    Register <ipbus_status_mask> equivalent to <ipbus_mask.last_mask> has been removed
    Register <pkt_reliable_drop_sig> equivalent to <littleendian.pkt_drop_reliable_i> has been removed
    Register <pkt_drop_resend> equivalent to <resend.pkt_drop> has been removed
    Register <pkt_drop_ping_sig> equivalent to <ping.pkt_drop> has been removed
    Register <pkt_drop_rarp_sig> equivalent to <rarp.pkt_drop> has been removed
    Register <pkt_drop_status> equivalent to <status_request.pkt_drop> has been removed
    Found 112-bit register for signal <arp.pkt_data>.
    Found 1-bit register for signal <arp.pkt_drop>.
    Found 38-bit register for signal <rarp.pkt_mask>.
    Found 128-bit register for signal <rarp.pkt_data>.
    Found 1-bit register for signal <rarp.pkt_drop>.
    Found 34-bit register for signal <ip_pkt.pkt_mask>.
    Found 10-bit register for signal <ip_pkt.msk_mask>.
    Found 128-bit register for signal <ip_pkt.pkt_data>.
    Found 8-bit register for signal <ip_pkt.msk_data>.
    Found 1-bit register for signal <ip_pkt.pkt_drop>.
    Found 36-bit register for signal <ping.pkt_mask>.
    Found 24-bit register for signal <ping.pkt_data>.
    Found 1-bit register for signal <ping.pkt_drop>.
    Found 38-bit register for signal <ipbus_pkt.pkt_mask>.
    Found 24-bit register for signal <ipbus_pkt.pkt_data>.
    Found 1-bit register for signal <ipbus_pkt.pkt_drop>.
    Found 45-bit register for signal <ipbus_mask.pkt_mask>.
    Found 1-bit register for signal <ipbus_mask.last_mask>.
    Found 1-bit register for signal <ipbus_mask.header_sel>.
    Found 1-bit register for signal <ipbus_hdr_mask>.
    Found 32-bit register for signal <bigendian.reliable_data>.
    Found 32-bit register for signal <bigendian.unreliable_data>.
    Found 1-bit register for signal <bigendian.pkt_drop_reliable_i>.
    Found 1-bit register for signal <bigendian.pkt_drop_unreliable>.
    Found 1-bit register for signal <pkt_drop_payload_sig>.
    Found 32-bit register for signal <littleendian.reliable_data>.
    Found 32-bit register for signal <littleendian.unreliable_data>.
    Found 1-bit register for signal <littleendian.pkt_drop_reliable_i>.
    Found 1-bit register for signal <littleendian.pkt_drop_unreliable>.
    Found 1-bit register for signal <pkt_payload_drop_sig>.
    Found 48-bit register for signal <status_request.pkt_data>.
    Found 1-bit register for signal <status_request.pkt_drop>.
    Found 16-bit register for signal <resend.pkt_data>.
    Found 4-bit register for signal <resend.pkt_mask>.
    Found 1-bit register for signal <resend.pkt_drop>.
    Found 6-bit register for signal <broadcast.pkt_mask>.
    Found 1-bit register for signal <broadcast.broadcast_int>.
    Found 42-bit register for signal <arp.pkt_mask>.
    Found 8-bit comparator not equal for signal <n0008> created at line 77
    Found 8-bit comparator not equal for signal <n0024> created at line 116
    Found 8-bit comparator not equal for signal <n0041> created at line 159
    Found 8-bit comparator equal for signal <n0067> created at line 209
    Found 8-bit comparator equal for signal <n0085> created at line 252
    Found 8-bit comparator not equal for signal <n0117> created at line 318
    Found 8-bit comparator not equal for signal <n0120> created at line 321
    Found 8-bit comparator not equal for signal <n0146> created at line 361
    Found 8-bit comparator not equal for signal <n0149> created at line 364
    Found 8-bit comparator equal for signal <n0176> created at line 399
    Found 8-bit comparator equal for signal <n0193> created at line 430
    Summary:
	inferred 886 D-type flip-flop(s).
	inferred  11 Comparator(s).
	inferred  51 Multiplexer(s).
Unit <udp_packet_parser> synthesized.

Synthesizing Unit <udp_rxram_mux>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\udp_rxram_mux.vhd".
    Register <do_ram_ready.ram_ready_int> equivalent to <ram_ready> has been removed
    Found 1-bit register for signal <ram_ready>.
    Found 1-bit register for signal <rxram_dropped>.
    Found 13-bit register for signal <rxram_end_addr>.
    Found 1-bit register for signal <rxram_send_sig>.
    Found 8-bit register for signal <dia>.
    Found 13-bit register for signal <addra>.
    Found 1-bit register for signal <wea>.
    Summary:
	inferred  38 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
Unit <udp_rxram_mux> synthesized.

Synthesizing Unit <udp_DualPortRAM>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\udp_dualportram.vhd".
        BUFWIDTH = 1
        ADDRWIDTH = 11
WARNING:Xst:37 - Detected unknown constraint/property "block_ram". This constraint/property is not supported by the current software release and will be ignored.
    Found 4096x8-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 8-bit register for signal <dob>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <udp_DualPortRAM> synthesized.

Synthesizing Unit <udp_buffer_selector_1>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\udp_buffer_selector.vhd".
        BUFWIDTH = 1
    Register <busy_sig> equivalent to <busy_block.busy_i> has been removed
    Register <write_sig<0>> equivalent to <write_block.write_i<0>> has been removed
    Register <send_pending> equivalent to <send_pending_block.send_pending_i> has been removed
    Register <free_block.free_i> equivalent to <free> has been removed
    Register <clean> equivalent to <clean_block.clean_i> has been removed
    Register <send_sig<0>> equivalent to <send_block.send_i<0>> has been removed
    Register <sending> equivalent to <req_send_block.sending_i> has been removed
    Found 2-bit register for signal <free>.
    Found 2-bit register for signal <clean_block.clean_i>.
    Found 2-bit register for signal <send_pending_block.send_pending_i>.
    Found 1-bit register for signal <busy_block.busy_i>.
    Found 1-bit register for signal <req_send_block.sending_i>.
    Found 1-bit register for signal <req_send>.
    Found 1-bit register for signal <write_block.write_i>.
    Found 1-bit register for signal <send_block.send_i>.
    Found 1-bit adder for signal <write_sig[0]_PWR_87_o_add_27_OUT<0>> created at line 1241.
    Found 1-bit adder for signal <send_sig[0]_PWR_87_o_add_29_OUT<0>> created at line 1241.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred  21 Multiplexer(s).
Unit <udp_buffer_selector_1> synthesized.

Synthesizing Unit <udp_rxram_shim>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\udp_rxram_shim.vhd".
        BUFWIDTH = 1
    Found 13-bit register for signal <end_address_buf<0>>.
    Found 1-bit register for signal <rxram_send_x>.
    Found 13-bit register for signal <rxram_end_addr_x>.
    Found 1-bit register for signal <rxram_sent>.
    Found 1-bit register for signal <last_busy>.
    Found 13-bit register for signal <end_address_buf<1>>.
    Summary:
	inferred  42 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <udp_rxram_shim> synthesized.

Synthesizing Unit <udp_DualPortRAM_rx>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\udp_dualportram_rx.vhd".
        BUFWIDTH = 4
        ADDRWIDTH = 11
WARNING:Xst:37 - Detected unknown constraint/property "block_ram". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "block_ram". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "block_ram". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "block_ram". This constraint/property is not supported by the current software release and will be ignored.
    Found 8192x8-bit dual-port RAM <Mram_ram1> for signal <ram1>.
    Found 8192x8-bit dual-port RAM <Mram_ram2> for signal <ram2>.
    Found 8192x8-bit dual-port RAM <Mram_ram3> for signal <ram3>.
    Found 8192x8-bit dual-port RAM <Mram_ram4> for signal <ram4>.
    Found 32-bit register for signal <rx_dob>.
    Summary:
	inferred   4 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <udp_DualPortRAM_rx> synthesized.

Synthesizing Unit <udp_buffer_selector_2>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\udp_buffer_selector.vhd".
        BUFWIDTH = 4
    Register <clean> equivalent to <clean_block.clean_i> has been removed
    Register <free_block.free_i> equivalent to <free> has been removed
    Register <send_pending> equivalent to <send_pending_block.send_pending_i> has been removed
    Register <busy_sig> equivalent to <busy_block.busy_i> has been removed
    Register <write_sig> equivalent to <write_block.write_i> has been removed
    Register <sending> equivalent to <req_send_block.sending_i> has been removed
    Register <send_sig> equivalent to <send_block.send_i> has been removed
    Found 16-bit register for signal <free>.
    Found 16-bit register for signal <clean_block.clean_i>.
    Found 16-bit register for signal <send_pending_block.send_pending_i>.
    Found 1-bit register for signal <busy_block.busy_i>.
    Found 1-bit register for signal <req_send_block.sending_i>.
    Found 1-bit register for signal <req_send>.
    Found 4-bit register for signal <write_block.write_i>.
    Found 4-bit register for signal <send_block.send_i>.
    Found 4-bit adder for signal <write_sig[3]_GND_201_o_add_34_OUT> created at line 1241.
    Found 4-bit adder for signal <send_sig[3]_GND_201_o_add_42_OUT> created at line 1241.
    Found 1-bit 16-to-1 multiplexer for signal <resend_buf[3]_clean[15]_Mux_5_o> created at line 55.
    Found 1-bit 16-to-1 multiplexer for signal <write_sig[3]_free[15]_Mux_30_o> created at line 123.
    Found 1-bit 16-to-1 multiplexer for signal <send_sig[3]_send_pending[15]_Mux_31_o> created at line 145.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  59 D-type flip-flop(s).
	inferred 140 Multiplexer(s).
Unit <udp_buffer_selector_2> synthesized.

Synthesizing Unit <udp_DualPortRAM_tx>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\udp_dualportram_tx.vhd".
        BUFWIDTH = 4
        ADDRWIDTH = 11
WARNING:Xst:37 - Detected unknown constraint/property "block_ram". This constraint/property is not supported by the current software release and will be ignored.
    Found 8192x32-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 2-bit register for signal <bytesel>.
    Found 32-bit register for signal <ram_out>.
    Found 8-bit 4-to-1 multiplexer for signal <tx_dob> created at line 56.
    Summary:
	inferred   1 RAM(s).
	inferred  34 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <udp_DualPortRAM_tx> synthesized.

Synthesizing Unit <udp_rxtransactor_if>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\udp_rxtransactor_if_simple.vhd".
    Register <ram_status.ram_ok_i> equivalent to <ram_ok> has been removed
    Found 1-bit register for signal <ram_ok>.
    Found 1-bit register for signal <pkt_rcvd>.
    Found 1-bit register for signal <rxpayload_dropped>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <udp_rxtransactor_if> synthesized.

Synthesizing Unit <udp_tx_mux>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\udp_tx_mux.vhd".
    Register <mac_tx_data_sig> equivalent to <send_data.mac_tx_data_int> has been removed
    Register <udpram_busy_sig> equivalent to <udp_event.udpram_busy_int> has been removed
    Register <prefetch> equivalent to <state_machine.prefetch_int> has been removed
    Register <rx_event.rxram_busy_int> equivalent to <rxram_busy_sig> has been removed
    Register <byteswapping> equivalent to <next_addr.byteswapping_int> has been removed
    Register <int_valid> equivalent to <udp_control_build.int_valid_int> has been removed
    Register <udp_counting> equivalent to <do_udp_counter.counting> has been removed
    Register <do_udp_counter.last_udpram_active> equivalent to <udp_event.last_udpram_active> has been removed
    Register <cksum> equivalent to <udp_control_build.cksum_int> has been removed
    Register <udpram_end_addr_sig> equivalent to <udp_build_data.udpram_end_addr_int> has been removed
    Register <udp_len> equivalent to <udp_build_data.udp_len_int> has been removed
    Register <byteswap_sig> equivalent to <do_ipbus_hdr.byteswap_int> has been removed
    Register <rxram_active> equivalent to <state_machine.rxram_active_int> has been removed
    Register <rxram_end_addr_sig> equivalent to <rx_event.rxram_end_addr_int> has been removed
    Register <ip_cksum> equivalent to <udp_build_data.ip_cksum_int> has been removed
    Register <addr_to_set> equivalent to <state_machine.addr_to_set_int> has been removed
    Register <addr_sig> equivalent to <next_addr.addr_int> has been removed
    Register <udp_counter> equivalent to <do_udp_counter.counter> has been removed
    Register <send_special> equivalent to <udp_send_data.send_special_int> has been removed
    Register <udpram_active> equivalent to <state_machine.udpram_active_int> has been removed
    Register <ipbus_out_hdr> equivalent to <do_ipbus_hdr.ipbus_hdr_int> has been removed
    Register <udp_short_sig> equivalent to <udp_short_block.short_int> has been removed
    Register <ip_len> equivalent to <udp_build_data.ip_len_int> has been removed
    Register <int_data> equivalent to <udp_build_data.int_data_int> has been removed
    Register <set_addr> equivalent to <state_machine.set_addr_int> has been removed
    Register <special> equivalent to <udp_send_data.special_int> has been removed
    Register <mac_tx_valid_sig> equivalent to <state_machine.mac_tx_valid_int> has been removed
    Register <clr_sum> equivalent to <udp_control_build.clr_sum_int> has been removed
    Register <mac_tx_last_sig> equivalent to <state_machine.mac_tx_last_int> has been removed
    Register <counting> equivalent to <state_machine.counting_int> has been removed
    Register <state_machine.next_state> equivalent to <state_machine.state> has been removed
    Register <do_sum> equivalent to <udp_control_build.do_sum_int> has been removed
    Found 13-bit register for signal <rx_event.rxram_end_addr_int>.
    Found 1-bit register for signal <rx_event.last_rxram_active>.
    Found 1-bit register for signal <rxram_busy_sig>.
    Found 1-bit register for signal <udp_event.udpram_busy_int>.
    Found 1-bit register for signal <udp_event.last_udpram_active>.
    Found 1-bit register for signal <udp_short_block.short_int>.
    Found 1-bit register for signal <udp_send_data.send_special_int>.
    Found 8-bit register for signal <udp_send_data.special_int>.
    Found 1-bit register for signal <udp_send_data.flip_cksum>.
    Found 1-bit register for signal <do_udp_counter.counting>.
    Found 5-bit register for signal <do_udp_counter.counter>.
    Found 1-bit register for signal <udp_control_build.cksum_int>.
    Found 1-bit register for signal <udp_control_build.clr_sum_int>.
    Found 1-bit register for signal <udp_control_build.do_sum_int>.
    Found 1-bit register for signal <udp_control_build.int_valid_int>.
    Found 13-bit register for signal <udp_build_data.udpram_end_addr_int>.
    Found 8-bit register for signal <udp_build_data.int_data_int>.
    Found 16-bit register for signal <udp_build_data.pay_len>.
    Found 16-bit register for signal <udp_build_data.ip_cksum_int>.
    Found 16-bit register for signal <udp_build_data.ip_len_int>.
    Found 16-bit register for signal <udp_build_data.udp_len_int>.
    Found 13-bit register for signal <next_addr.addr_int>.
    Found 1-bit register for signal <next_addr.byteswapping_int>.
    Found 1-bit register for signal <low_addr>.
    Found 13-bit register for signal <next_addr.next_addr>.
    Found 8-bit register for signal <send_data.mac_tx_data_int>.
    Found 8-bit register for signal <send_data.next_mac_tx_data>.
    Found 1-bit register for signal <send_data.ready_buf>.
    Found 32-bit register for signal <do_ipbus_hdr.ipbus_hdr_int>.
    Found 1-bit register for signal <do_ipbus_hdr.byteswap_int>.
    Found 1-bit register for signal <ipbus_out_valid>.
    Found 3-bit register for signal <state_machine.state>.
    Found 1-bit register for signal <state_machine.rxram_active_int>.
    Found 1-bit register for signal <state_machine.udpram_active_int>.
    Found 1-bit register for signal <state_machine.counting_int>.
    Found 1-bit register for signal <state_machine.prefetch_int>.
    Found 1-bit register for signal <state_machine.mac_tx_valid_int>.
    Found 1-bit register for signal <state_machine.mac_tx_last_int>.
    Found 1-bit register for signal <state_machine.set_addr_int>.
    Found 13-bit register for signal <state_machine.addr_to_set_int>.
    Found 13-bit register for signal <state_machine.end_addr_int>.
    Found 5-bit adder for signal <do_udp_counter.counter[4]_GND_209_o_add_25_OUT> created at line 1241.
    Found 13-bit adder for signal <next_addr.addr_int[12]_GND_209_o_add_67_OUT> created at line 1241.
    Found 3-bit 8-to-1 multiplexer for signal <state_machine.state[2]_state_machine.next_state[2]_wide_mux_117_OUT> created at line 571.
    Found 13-bit comparator equal for signal <addr_sig[12]_state_machine.end_addr_int[12]_equal_105_o> created at line 615
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 238 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred 100 Multiplexer(s).
Unit <udp_tx_mux> synthesized.

Synthesizing Unit <udp_txtransactor_if>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\udp_txtransactor_if_simple.vhd".
        BUFWIDTH = 4
WARNING:Xst:647 - Input <ipbus_out_hdr<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <pkt_id_buf<14>>.
    Found 16-bit register for signal <pkt_id_buf<13>>.
    Found 16-bit register for signal <pkt_id_buf<12>>.
    Found 16-bit register for signal <pkt_id_buf<11>>.
    Found 16-bit register for signal <pkt_id_buf<10>>.
    Found 16-bit register for signal <pkt_id_buf<9>>.
    Found 16-bit register for signal <pkt_id_buf<8>>.
    Found 16-bit register for signal <pkt_id_buf<7>>.
    Found 16-bit register for signal <pkt_id_buf<6>>.
    Found 16-bit register for signal <pkt_id_buf<5>>.
    Found 16-bit register for signal <pkt_id_buf<4>>.
    Found 16-bit register for signal <pkt_id_buf<3>>.
    Found 16-bit register for signal <pkt_id_buf<2>>.
    Found 16-bit register for signal <pkt_id_buf<1>>.
    Found 16-bit register for signal <pkt_id_buf<0>>.
    Found 1-bit register for signal <req_not_found>.
    Found 1-bit register for signal <req_resend>.
    Found 4-bit register for signal <resend_buf>.
    Found 1-bit register for signal <udpram_sent>.
    Found 1-bit register for signal <sent_block.last_busy>.
    Found 16-bit register for signal <pkt_id_buf<15>>.
    Found 16-bit comparator equal for signal <resend_pkt_id[15]_pkt_id_buf[0][15]_equal_100_o> created at line 69
    Found 16-bit comparator equal for signal <resend_pkt_id[15]_pkt_id_buf[1][15]_equal_101_o> created at line 69
    Found 16-bit comparator equal for signal <resend_pkt_id[15]_pkt_id_buf[2][15]_equal_103_o> created at line 69
    Found 16-bit comparator equal for signal <resend_pkt_id[15]_pkt_id_buf[3][15]_equal_105_o> created at line 69
    Found 16-bit comparator equal for signal <resend_pkt_id[15]_pkt_id_buf[4][15]_equal_107_o> created at line 69
    Found 16-bit comparator equal for signal <resend_pkt_id[15]_pkt_id_buf[5][15]_equal_109_o> created at line 69
    Found 16-bit comparator equal for signal <resend_pkt_id[15]_pkt_id_buf[6][15]_equal_111_o> created at line 69
    Found 16-bit comparator equal for signal <resend_pkt_id[15]_pkt_id_buf[7][15]_equal_113_o> created at line 69
    Found 16-bit comparator equal for signal <resend_pkt_id[15]_pkt_id_buf[8][15]_equal_115_o> created at line 69
    Found 16-bit comparator equal for signal <resend_pkt_id[15]_pkt_id_buf[9][15]_equal_117_o> created at line 69
    Found 16-bit comparator equal for signal <resend_pkt_id[15]_pkt_id_buf[10][15]_equal_119_o> created at line 69
    Found 16-bit comparator equal for signal <resend_pkt_id[15]_pkt_id_buf[11][15]_equal_121_o> created at line 69
    Found 16-bit comparator equal for signal <resend_pkt_id[15]_pkt_id_buf[12][15]_equal_123_o> created at line 69
    Found 16-bit comparator equal for signal <resend_pkt_id[15]_pkt_id_buf[13][15]_equal_125_o> created at line 69
    Found 16-bit comparator equal for signal <resend_pkt_id[15]_pkt_id_buf[14][15]_equal_127_o> created at line 69
    Found 16-bit comparator equal for signal <resend_pkt_id[15]_pkt_id_buf[15][15]_equal_129_o> created at line 69
    Summary:
	inferred 264 D-type flip-flop(s).
	inferred  16 Comparator(s).
	inferred  29 Multiplexer(s).
Unit <udp_txtransactor_if> synthesized.

Synthesizing Unit <udp_clock_crossing_if>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\udp_clock_crossing_if.vhd".
        BUFWIDTH = 4
    Set property "KEEP = TRUE" for signal <enable_buf>.
    Set property "KEEP = TRUE" for signal <rarp_buf>.
    Set property "KEEP = TRUE" for signal <we_buf>.
    Set property "KEEP = TRUE" for signal <rst_ipb_buf>.
    Set property "KEEP = TRUE" for signal <req_send_buf>.
    Set property "KEEP = TRUE" for signal <pkt_done_read_buf>.
    Set property "KEEP = TRUE" for signal <pkt_done_write_buf>.
    Set property "KEEP = TRUE" for signal <busy_up_buf>.
    Set property "KEEP = TRUE" for signal <busy_down_buf>.
    Set property "KEEP = TRUE" for signal <rx_read_buf_buf>.
    Set property "KEEP = TRUE" for signal <tx_write_buf_buf>.
    Found 3-bit register for signal <pkt_done_w_tff>.
    Found 1-bit register for signal <rx_ram_sent>.
    Found 1-bit register for signal <tx_ram_written>.
    Found 3-bit register for signal <pkt_done_read_buf>.
    Found 3-bit register for signal <pkt_done_write_buf>.
    Found 1-bit register for signal <req_send_tff>.
    Found 3-bit register for signal <req_send_buf>.
    Found 2-bit register for signal <pkt_rdy_ipb_clk.pkt_rdy_buf<1:0>>.
    Found 1-bit register for signal <pkt_rdy>.
    Found 2-bit register for signal <enable_buf>.
    Found 2-bit register for signal <rarp_buf>.
    Found 2-bit register for signal <we_buf>.
    Found 2-bit register for signal <rst_ipb_buf>.
    Found 1-bit register for signal <busy_up_tff>.
    Found 1-bit register for signal <busy_down_tff>.
    Found 1-bit register for signal <busy_buf>.
    Found 3-bit register for signal <busy_up_buf>.
    Found 3-bit register for signal <busy_down_buf>.
    Found 4-bit register for signal <busy_ipb_clk.busy_buf>.
    Found 1-bit register for signal <busy>.
    Found 4-bit register for signal <rx_read_buf_buf>.
    Found 4-bit register for signal <rx_read_buffer>.
    Found 4-bit register for signal <tx_write_buf_buf>.
    Found 4-bit register for signal <tx_write_buffer>.
    Found 3-bit register for signal <pkt_done_r_tff>.
    Summary:
	inferred  59 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <udp_clock_crossing_if> synthesized.

Synthesizing Unit <transactor>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\transactor.vhd".
    Summary:
	no macro.
Unit <transactor> synthesized.

Synthesizing Unit <transactor_if>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\transactor_if.vhd".
    Found 1-bit register for signal <dinit_d>.
    Found 1-bit register for signal <dnext_d>.
    Found 1-bit register for signal <dsel>.
    Found 32-bit register for signal <rxf>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <start_d>.
    Found 16-bit register for signal <hlen>.
    Found 16-bit register for signal <blen>.
    Found 12-bit register for signal <waddr>.
    Found 16-bit register for signal <rctr>.
    Found 16-bit register for signal <wctr>.
    Found 12-bit register for signal <haddr>.
    Found 1-bit register for signal <first>.
    Found 12-bit register for signal <raddr>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 16                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | st_idle                                        |
    | Power Up State     | st_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <raddr[11]_GND_213_o_add_0_OUT> created at line 1241.
    Found 12-bit adder for signal <waddr[11]_GND_213_o_add_31_OUT> created at line 1241.
    Found 16-bit adder for signal <rctr[15]_GND_213_o_add_39_OUT> created at line 1241.
    Found 16-bit adder for signal <wctr[15]_GND_213_o_add_44_OUT> created at line 1241.
    Found 16-bit comparator equal for signal <rctr[15]_hlen[15]_equal_14_o> created at line 98
    Found 16-bit comparator greater for signal <blen[15]_rctr[15]_LessThan_60_o> created at line 177
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 137 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <transactor_if> synthesized.

Synthesizing Unit <transactor_sm>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\transactor_sm.vhd".
    Found 1-bit register for signal <rx_ready_d>.
    Found 32-bit register for signal <hdr>.
    Found 32-bit register for signal <addr>.
    Found 8-bit register for signal <words_todo>.
    Found 8-bit register for signal <words_done>.
    Found 8-bit register for signal <timer>.
    Found 1-bit register for signal <rmw_write>.
    Found 32-bit register for signal <rmw_coeff>.
    Found 32-bit register for signal <rmw_result>.
    Found 32-bit register for signal <rmw_input>.
    Found 4-bit register for signal <err_d>.
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 18                                             |
    | Inputs             | 10                                             |
    | Outputs            | 10                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | st_idle                                        |
    | Power Up State     | st_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <addr[31]_GND_214_o_add_22_OUT> created at line 1241.
    Found 8-bit adder for signal <words_done[7]_GND_214_o_add_33_OUT> created at line 1241.
    Found 8-bit adder for signal <timer[7]_GND_214_o_add_38_OUT> created at line 1241.
    Found 32-bit adder for signal <rmw_input[31]_rx_data[31]_add_44_OUT> created at line 166.
    Found 8-bit subtractor for signal <GND_214_o_GND_214_o_sub_29_OUT<7:0>> created at line 1308.
    Found 4-bit 4-to-1 multiplexer for signal <_n0265> created at line 61.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 190 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <transactor_sm> synthesized.

Synthesizing Unit <transactor_cfg>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\transactor_cfg.vhd".
    Found 128-bit register for signal <vec_out>.
    Found 32-bit adder for signal <n0180> created at line 46.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 128 D-type flip-flop(s).
	inferred 128 Multiplexer(s).
Unit <transactor_cfg> synthesized.

Synthesizing Unit <stretcher>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\stretcher.vhd".
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\ipbus_2_0_v1\firmware\ipbus_core\hdl\stretcher.vhd" line 27: Output port <d28> of the instance <clkdiv> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <d_sync_d>.
    Found 1-bit register for signal <d_edge>.
    Found 1-bit register for signal <d25_d>.
    Found 1-bit register for signal <q_i>.
    Found 1-bit register for signal <d_sync>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <stretcher> synthesized.

Synthesizing Unit <eth_v6_sgmii>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\eth_v6_sgmii_glib.vhd".
WARNING:Xst:647 - Input <hostbus_in_hostopcode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hostbus_in_hostaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hostbus_in_hostwrdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hostbus_in_hostclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hostbus_in_hostmiimsel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hostbus_in_hostreq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hostbus_in_hostemac1sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\eth_v6_sgmii_glib.vhd" line 63: Output port <rx_statistics_vector> of the instance <sgmii> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\eth_v6_sgmii_glib.vhd" line 63: Output port <tx_statistics_vector> of the instance <sgmii> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\eth_v6_sgmii_glib.vhd" line 63: Output port <rx_statistics_valid> of the instance <sgmii> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\eth_v6_sgmii_glib.vhd" line 63: Output port <user_mac_aclk> of the instance <sgmii> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\eth_v6_sgmii_glib.vhd" line 63: Output port <rx_reset> of the instance <sgmii> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\eth_v6_sgmii_glib.vhd" line 63: Output port <tx_statistics_valid> of the instance <sgmii> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\eth_v6_sgmii_glib.vhd" line 63: Output port <tx_reset> of the instance <sgmii> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\eth_v6_sgmii_glib.vhd" line 63: Output port <tx_collision> of the instance <sgmii> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\eth_v6_sgmii_glib.vhd" line 63: Output port <tx_retransmit> of the instance <sgmii> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\eth_v6_sgmii_glib.vhd" line 63: Output port <mdio_o> of the instance <sgmii> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\eth_v6_sgmii_glib.vhd" line 63: Output port <mdio_t> of the instance <sgmii> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <sync_acq> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <eth_v6_sgmii> synthesized.

Synthesizing Unit <v6_emac_v2_3_sgmii_block>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\ipcore_dir\sgmii\v6_emac_v2_3_sgmii\v6_emac_v2_3_sgmii_block.vhd".
    Set property "KEEP = TRUE" for signal <gmii_rxd_int>.
    Set property "KEEP = TRUE" for signal <rxclkcorcnt_r>.
    Set property "KEEP = TRUE" for signal <rxchariscomma_r>.
    Set property "KEEP = TRUE" for signal <rxcharisk_r>.
    Set property "KEEP = TRUE" for signal <rxdisperr_r>.
    Set property "KEEP = TRUE" for signal <rxnotintable_r>.
    Set property "KEEP = TRUE" for signal <rxrundisp_r>.
    Set property "KEEP = TRUE" for signal <rx_mac_aclk_int>.
    Set property "KEEP = TRUE" for signal <tx_mac_aclk_int>.
    Set property "ASYNC_REG = TRUE" for signal <gtx_pre_resetn>.
    Set property "ASYNC_REG = TRUE" for signal <gtx_resetn>.
    Set property "KEEP = TRUE" for signal <gtx_resetn>.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\ipcore_dir\sgmii\v6_emac_v2_3_sgmii\v6_emac_v2_3_sgmii_block.vhd" line 547: Output port <tx_axi_clk_out> of the instance <v6emac_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\ipcore_dir\sgmii\v6_emac_v2_3_sgmii\v6_emac_v2_3_sgmii_block.vhd" line 547: Output port <speed_is_10_100> of the instance <v6emac_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ethernet\ipcore_dir\sgmii\v6_emac_v2_3_sgmii\v6_emac_v2_3_sgmii_block.vhd" line 547: Output port <an_interrupt> of the instance <v6emac_core> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <gtx_resetn>.
    Found 1-bit register for signal <rxchariscomma_r>.
    Found 1-bit register for signal <rxcharisk_r>.
    Found 3-bit register for signal <rxclkcorcnt_r>.
    Found 8-bit register for signal <gmii_rxd_int>.
    Found 1-bit register for signal <rxdisperr_r>.
    Found 1-bit register for signal <rxnotintable_r>.
    Found 1-bit register for signal <rxrundisp_r>.
    Found 1-bit register for signal <txchardispmode_r>.
    Found 1-bit register for signal <txchardispval_r>.
    Found 1-bit register for signal <txcharisk_r>.
    Found 8-bit register for signal <mgt_tx_data_r>.
    Found 1-bit register for signal <gtx_pre_resetn>.
    WARNING:Xst:2404 -  FFs/Latches <gmii_rx_dv_int<0:0>> (without init value) have a constant value of 0 in block <v6_emac_v2_3_sgmii_block>.
    Summary:
	inferred  29 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <v6_emac_v2_3_sgmii_block> synthesized.

Synthesizing Unit <ipbus_master_arb>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ipbus\ipbus_glib\ipbus_master_arb.vhd".
    Found 2-bit register for signal <src>.
    Found 1-bit register for signal <busy>.
    Found 2-bit adder for signal <src[1]_GND_330_o_add_3_OUT> created at line 1241.
    Found 1-bit 4-to-1 multiplexer for signal <sel[1]_ipb_req[3]_Mux_1_o> created at line 44.
    Found 32-bit 4-to-1 multiplexer for signal <ipb_out_ipb_addr> created at line 65.
    Found 32-bit 4-to-1 multiplexer for signal <ipb_out_ipb_wdata> created at line 65.
    Found 1-bit 4-to-1 multiplexer for signal <ipb_out_ipb_strobe> created at line 65.
    Found 1-bit 4-to-1 multiplexer for signal <ipb_out_ipb_write> created at line 65.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <ipbus_master_arb> synthesized.

Synthesizing Unit <ipbus_sys_fabric>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ipbus\ipbus_glib\ipbus_sys_fabric.vhd".
        NSLV = 8
        STROBE_GAP = false
WARNING:Xst:647 - Input <ipb_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred  22 Multiplexer(s).
Unit <ipbus_sys_fabric> synthesized.

Synthesizing Unit <ipbus_user_fabric>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\ipbus\ipbus_glib\ipbus_user_fabric.vhd".
        NSLV = 1
        STROBE_GAP = false
    Set property "KEEP = TRUE" for signal <ipb_from_slaves[0]_ipb_rdata>.
    Set property "KEEP = TRUE" for signal <_n0118>.
    Set property "KEEP = TRUE" for signal <ipb_from_slaves[0]_ipb_ack>.
    Set property "KEEP = TRUE" for signal <ipb_from_slaves[0]_ipb_err>.
WARNING:Xst:647 - Input <ipb_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   2 Multiplexer(s).
Unit <ipbus_user_fabric> synthesized.

Synthesizing Unit <ipbus_to_wb_bridge>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\wb\ipbus_to_wb_bridge.vhd".
    Set property "KEEP = TRUE" for signal <sel_wb_slave<31>>.
    Set property "KEEP = TRUE" for signal <sel_wb_slave<30>>.
    Set property "KEEP = TRUE" for signal <sel_wb_slave<29>>.
    Set property "KEEP = TRUE" for signal <sel_wb_slave<28>>.
    Set property "KEEP = TRUE" for signal <sel_wb_slave<27>>.
    Set property "KEEP = TRUE" for signal <sel_wb_slave<26>>.
    Set property "KEEP = TRUE" for signal <sel_wb_slave<25>>.
    Set property "KEEP = TRUE" for signal <sel_wb_slave<24>>.
    Set property "KEEP = TRUE" for signal <sel_wb_slave<23>>.
    Set property "KEEP = TRUE" for signal <sel_wb_slave<22>>.
    Set property "KEEP = TRUE" for signal <sel_wb_slave<21>>.
    Set property "KEEP = TRUE" for signal <sel_wb_slave<20>>.
    Set property "KEEP = TRUE" for signal <sel_wb_slave<19>>.
    Set property "KEEP = TRUE" for signal <sel_wb_slave<18>>.
    Set property "KEEP = TRUE" for signal <sel_wb_slave<17>>.
    Set property "KEEP = TRUE" for signal <sel_wb_slave<16>>.
    Set property "KEEP = TRUE" for signal <sel_wb_slave<15>>.
    Set property "KEEP = TRUE" for signal <sel_wb_slave<14>>.
    Set property "KEEP = TRUE" for signal <sel_wb_slave<13>>.
    Set property "KEEP = TRUE" for signal <sel_wb_slave<12>>.
    Set property "KEEP = TRUE" for signal <sel_wb_slave<11>>.
    Set property "KEEP = TRUE" for signal <sel_wb_slave<10>>.
    Set property "KEEP = TRUE" for signal <sel_wb_slave<9>>.
    Set property "KEEP = TRUE" for signal <sel_wb_slave<8>>.
    Set property "KEEP = TRUE" for signal <sel_wb_slave<7>>.
    Set property "KEEP = TRUE" for signal <sel_wb_slave<6:0>>.
    Found 1-bit register for signal <previous_ack>.
    Found 1-bit register for signal <previous_ack2>.
    Found 1-bit register for signal <stb>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <ipbus_to_wb_bridge> synthesized.

Synthesizing Unit <system_regs>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\regs\system_regs.vhd".
        addr_width = 6
    Set property "KEEP = TRUE" for signal <_n0232>.
    Set property "KEEP = TRUE" for signal <ack>.
WARNING:Xst:647 - Input <ipbus_in_ipb_addr<31:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i<1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i<2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i<3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i<4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i<5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i<8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i<10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i<11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i<13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i<14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i<16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i<18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i<20>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i<21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i<22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i<23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i<24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i<25>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i<26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i<27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <regs<5>>.
    Found 32-bit register for signal <regs<8>>.
    Found 32-bit register for signal <regs<10>>.
    Found 32-bit register for signal <regs<11>>.
    Found 32-bit register for signal <regs<13>>.
    Found 32-bit register for signal <regs<14>>.
    Found 32-bit register for signal <regs<20>>.
    Found 32-bit register for signal <regs<21>>.
    Found 32-bit register for signal <regs<22>>.
    Found 32-bit register for signal <regs<23>>.
    Found 32-bit register for signal <regs<24>>.
    Found 32-bit register for signal <regs<25>>.
    Found 32-bit register for signal <regs<26>>.
    Found 32-bit register for signal <regs<27>>.
    Found 32-bit register for signal <regs<3>>.
    Found 32-bit register for signal <regs<16>>.
    Found 32-bit register for signal <regs<18>>.
    Found 2-bit register for signal <ack_ctrl>.
    Found 32-bit register for signal <regs<4>>.
    Found 1-bit register for signal <ack>.
    Found 32-bit register for signal <ipbus_out_ipb_rdata>.
    Found 7-bit register for signal <addr_curr>.
    Found finite state machine <FSM_2> for signal <ack_ctrl>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit 32-to-1 multiplexer for signal <sel[4]_regs[31][31]_wide_mux_83_OUT> created at line 141.
    Found 7-bit comparator equal for signal <n0085> created at line 148
    Summary:
	inferred 616 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  14 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <system_regs> synthesized.

Synthesizing Unit <glib_sram_interface_wrapper>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\mem\sram\glib_sram_interface_wrapper.vhd".
        BIST_MAXADDRESSWRITE = 2097151
        BIST_INITIALDELAY = 200
    Summary:
	no macro.
Unit <glib_sram_interface_wrapper> synthesized.

Synthesizing Unit <glib_sram_interface_ioControl>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\mem\sram\glib_sram_interface_ioControl.vhd".
WARNING:Xst:647 - Input <IPBUS_ADDR_I<31:21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <ack_process.ack_ctrl>.
    Found 1-bit register for signal <IPBUS_ACK_O>.
    Found 1-bit register for signal <testModeFsm_process.state>.
    Found 1-bit register for signal <bistModeEnable_from_fsm>.
    Found 1-bit register for signal <BIST_ENABLE_O>.
    Found finite state machine <FSM_3> for signal <ack_process.ack_ctrl>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 18                                             |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | IPBUS_CLK_I (rising_edge)                      |
    | Reset              | IPBUS_RESET_I (positive)                       |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <glib_sram_interface_ioControl> synthesized.

Synthesizing Unit <glib_sram_interface>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\mem\sram\glib_sram_interface.vhd".
    Found 1-bit register for signal <CEN_B_O>.
    Found 1-bit register for signal <WE_B_O>.
    Found 1-bit register for signal <TRISTATECTRL_O>.
    Found 1-bit register for signal <OE_B_O>.
    Found 1-bit register for signal <CE1_B_O>.
    Found 1-bit register for signal <control_process.startWrite>.
    Found 1-bit register for signal <control_process.dataToSram>.
    Found 1-bit register for signal <control_process.startRead>.
    Found 1-bit register for signal <control_process.dataFromSram>.
    Found 1-bit register for signal <control_process.done>.
    Found 1-bit register for signal <control_process.idleState>.
    Found 36-bit register for signal <data_i_r>.
    Found 36-bit register for signal <SRAM_DATA_O>.
    Found 36-bit register for signal <data_i_rr>.
    Found 2-bit register for signal <control_process.writeState>.
    Found 2-bit register for signal <control_process.readState>.
    Found 2-bit register for signal <control_process.counter>.
    Found 2-bit register for signal <control_process.readCounter>.
    Found 21-bit register for signal <ADDR_O>.
    Found 36-bit register for signal <DATA_O>.
    Found finite state machine <FSM_4> for signal <control_process.writeState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK_I (rising_edge)                            |
    | Reset              | RESET_I (positive)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | e0_idle                                        |
    | Power Up State     | e0_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <control_process.readState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK_I (rising_edge)                            |
    | Reset              | RESET_I (positive)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | e0_idle                                        |
    | Power Up State     | e0_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <control_process.counter[1]_GND_371_o_add_5_OUT> created at line 162.
    Found 2-bit adder for signal <control_process.writeState[1]_GND_371_o_add_21_OUT> created at line 202.
    Found 2-bit adder for signal <control_process.readCounter[1]_GND_371_o_add_31_OUT> created at line 210.
    Found 1-bit 3-to-1 multiplexer for signal <control_process.writeState[1]_X_72_o_Mux_9_o> created at line 137.
    Found 1-bit 3-to-1 multiplexer for signal <control_process.writeState[1]_X_72_o_Mux_10_o> created at line 137.
    Found 1-bit 3-to-1 multiplexer for signal <control_process.writeState[1]_X_72_o_Mux_11_o> created at line 137.
    Found 1-bit 3-to-1 multiplexer for signal <control_process.readState[1]_X_72_o_Mux_25_o> created at line 179.
    Found 1-bit 3-to-1 multiplexer for signal <control_process.readState[1]_X_72_o_Mux_26_o> created at line 179.
    Found 1-bit 3-to-1 multiplexer for signal <control_process.readState[1]_X_72_o_Mux_27_o> created at line 179.
    Found 2-bit comparator greater for signal <PWR_122_o_control_process.readCounter[1]_LessThan_31_o> created at line 207
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 180 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  39 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <glib_sram_interface> synthesized.

Synthesizing Unit <glib_sram_interface_bist>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\mem\sram\glib_sram_interface_bist.vhd".
        MAXADDRESSWRITE = 2097151
        INITIALDELAY = 200
        READDATADELAY = 20
        PRBSENABLEDELAY = 4
        COMPAREDATADELAY = 3
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\mem\sram\glib_sram_interface_bist.vhd" line 247: Output port <sdv> of the instance <prbsPatterGenerator> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\mem\sram\glib_sram_interface_bist.vhd" line 247: Output port <sdata> of the instance <prbsPatterGenerator> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\mem\sram\glib_sram_interface_bist.vhd" line 247: Output port <pdv> of the instance <prbsPatterGenerator> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <prbsReset_from_fsm>.
    Found 1-bit register for signal <main_process.addressEnable>.
    Found 1-bit register for signal <main_process.compareData>.
    Found 1-bit register for signal <CS_O>.
    Found 1-bit register for signal <cs_r>.
    Found 1-bit register for signal <cs_rr>.
    Found 1-bit register for signal <cs_rrr>.
    Found 1-bit register for signal <WRITE_O>.
    Found 1-bit register for signal <write_r>.
    Found 1-bit register for signal <write_rr>.
    Found 1-bit register for signal <write_rrr>.
    Found 1-bit register for signal <prbsEnable_from_fsm>.
    Found 1-bit register for signal <TESTDONE_O>.
    Found 1-bit register for signal <TESTRESULT_O>.
    Found 1-bit register for signal <STARTERRINJ_O>.
    Found 1-bit register for signal <startErrInj_r>.
    Found 1-bit register for signal <startErrInj_rr>.
    Found 31-bit register for signal <main_process.counter>.
    Found 21-bit register for signal <main_process.addressCounter>.
    Found 21-bit register for signal <main_process.errorCounter>.
    Found 21-bit register for signal <ADDR_O>.
    Found 21-bit register for signal <addr_r>.
    Found 21-bit register for signal <addr_rr>.
    Found 21-bit register for signal <addr_rrr>.
    Found 21-bit register for signal <ERRORCOUNTER_O>.
    Found 3-bit register for signal <main_process.state>.
    Found finite state machine <FSM_6> for signal <main_process.state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 15                                             |
    | Inputs             | 6                                              |
    | Outputs            | 8                                              |
    | Clock              | CLK_I (rising_edge)                            |
    | Reset              | RESET_I (positive)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | e0_idle                                        |
    | Power Up State     | e0_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 31-bit adder for signal <main_process.counter[30]_GND_373_o_add_25_OUT> created at line 218.
    Found 21-bit adder for signal <main_process.addressCounter[20]_GND_373_o_add_40_OUT> created at line 1241.
    Found 21-bit adder for signal <main_process.errorCounter[20]_GND_373_o_add_44_OUT> created at line 1241.
    Found 1-bit 7-to-1 multiplexer for signal <main_process.state[2]_main_process.addressEnable_Mux_31_o> created at line 143.
    Found 21-bit comparator greater for signal <PWR_123_o_main_process.addressCounter[20]_LessThan_24_o> created at line 206
    Found 36-bit comparator equal for signal <n0057> created at line 237
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 195 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  19 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <glib_sram_interface_bist> synthesized.

Synthesizing Unit <PRBS>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\prbs\prbs.vhd".
        TA = (7,6,0,0)
        TN = 2
        L = 7
        W = 36
    Found 1-bit register for signal <sdv>.
    Found 1-bit register for signal <sdata>.
    Found 1-bit register for signal <serial.sdv_reg>.
    Found 1-bit register for signal <serial.sdata_reg>.
    Found 1-bit register for signal <pdv>.
    Found 1-bit register for signal <parallel.pdv_reg>.
    Found 1-bit register for signal <EN>.
    Found 36-bit register for signal <pdata>.
    Found 36-bit register for signal <parallel.pdata_reg>.
    Found 1-bit register for signal <serial.pattern<6>>.
    Found 1-bit register for signal <serial.pattern<5>>.
    Found 1-bit register for signal <serial.pattern<4>>.
    Found 1-bit register for signal <serial.pattern<3>>.
    Found 1-bit register for signal <serial.pattern<2>>.
    Found 1-bit register for signal <serial.pattern<1>>.
    Found 1-bit register for signal <serial.pattern<0>>.
    Found 1-bit register for signal <parallel.pattern<6>>.
    Found 1-bit register for signal <parallel.pattern<5>>.
    Found 1-bit register for signal <parallel.pattern<4>>.
    Found 1-bit register for signal <parallel.pattern<3>>.
    Found 1-bit register for signal <parallel.pattern<2>>.
    Found 1-bit register for signal <parallel.pattern<1>>.
    Found 1-bit register for signal <parallel.pattern<0>>.
    Summary:
	inferred  93 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <PRBS> synthesized.

Synthesizing Unit <flash_interface_wrapper>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\mem\flash\flash_interface_wrapper.vhd".
WARNING:Xst:647 - Input <IPBUS_I_ipb_addr<31:23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPBUS_I_ipb_wdata<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <flash_interface_wrapper> synthesized.

Synthesizing Unit <flash_interface>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\mem\flash\flash_interface.vhd".
    Set property "KEEP = TRUE" for signal <dataOut>.
    Found 1-bit register for signal <FLASH_O_e_b>.
    Found 1-bit register for signal <FLASH_O_g_b>.
    Found 1-bit register for signal <FLASH_O_w_b>.
    Found 1-bit register for signal <FLASH_O_tristate>.
    Found 1-bit register for signal <FLASH_O_l_b>.
    Found 1-bit register for signal <main_process.startWrite>.
    Found 1-bit register for signal <main_process.startRead>.
    Found 1-bit register for signal <writeDone_from_fsm>.
    Found 1-bit register for signal <dataValid_from_fsm>.
    Found 2-bit register for signal <main_process.w_state>.
    Found 2-bit register for signal <main_process.r_state>.
    Found 2-bit register for signal <main_process.c_state>.
    Found 16-bit register for signal <FLASH_O_data>.
    Found 16-bit register for signal <dataOut>.
    Found 3-bit register for signal <main_process.counter>.
    Found finite state machine <FSM_7> for signal <main_process.w_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK_I (rising_edge)                            |
    | Reset              | RESET_I (positive)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | w_s0                                           |
    | Power Up State     | w_s0                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <main_process.r_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK_I (rising_edge)                            |
    | Reset              | RESET_I (positive)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | r_s0                                           |
    | Power Up State     | r_s0                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <main_process.c_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | CLK_I (rising_edge)                            |
    | Reset              | RESET_I (positive)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | c_s0                                           |
    | Power Up State     | c_s0                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <main_process.counter[2]_GND_395_o_add_3_OUT> created at line 115.
    Found 3-bit adder for signal <main_process.c_state[1]_GND_395_o_add_23_OUT> created at line 171.
    Found 3-bit adder for signal <main_process.w_state[1]_GND_395_o_add_43_OUT> created at line 207.
    Found 1-bit 3-to-1 multiplexer for signal <main_process.w_state[1]_FLASH_O_l_b_Mux_29_o> created at line 132.
    Found 1-bit 4-to-1 multiplexer for signal <main_process.w_state[1]_FLASH_O_e_b_Mux_30_o> created at line 132.
    Found 1-bit 4-to-1 multiplexer for signal <main_process.w_state[1]_FLASH_O_w_b_Mux_32_o> created at line 132.
    Found 1-bit 4-to-1 multiplexer for signal <main_process.w_state[1]_FLASH_O_tristate_Mux_33_o> created at line 132.
    Found 3-bit 4-to-1 multiplexer for signal <n0150> created at line 132.
    Found 1-bit 3-to-1 multiplexer for signal <main_process.r_state[1]_X_76_o_Mux_49_o> created at line 178.
    Found 1-bit 3-to-1 multiplexer for signal <main_process.r_state[1]_X_76_o_Mux_50_o> created at line 178.
    Found 1-bit 3-to-1 multiplexer for signal <main_process.r_state[1]_X_76_o_Mux_51_o> created at line 178.
    Found 3-bit 3-to-1 multiplexer for signal <main_process.r_state[1]_X_76_o_wide_mux_54_OUT> created at line 178.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred  51 Multiplexer(s).
	inferred   3 Finite State Machine(s).
Unit <flash_interface> synthesized.

Synthesizing Unit <sram_flash_buffers>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\mem\mem_buf\sram_flash_buffers.vhd".
WARNING:Xst:647 - Input <SRAM1_I_oe_b> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   8 Multiplexer(s).
Unit <sram_flash_buffers> synthesized.

Synthesizing Unit <icap_interface_wrapper>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\icap\icap_interface_wrapper.vhd".
    Summary:
	no macro.
Unit <icap_interface_wrapper> synthesized.

Synthesizing Unit <flashIcap_ioControl>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\icap\icap_interface_ioControl.vhd".
WARNING:Xst:647 - Input <IPBUS_I_ipb_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   5 Multiplexer(s).
Unit <flashIcap_ioControl> synthesized.

Synthesizing Unit <icap_interface>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\icap\icap_interface.vhd".
    Set property "KEEP = TRUE" for signal <data_i_ord<31>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<30>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<29>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<28>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<27>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<26>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<25>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<24>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<23>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<22>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<21>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<20>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<19>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<18>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<17>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<16>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<15>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<14>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<13>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<12>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<11>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<10>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<9>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<8>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<7>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<6>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<5>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<4>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<3>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<2>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<1>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<0>>.
    Set property "KEEP = TRUE" for signal <busy_from_icap>.
    Found 1-bit register for signal <write_b_from_fsm>.
    Found 1-bit register for signal <cs_b_from_fsm>.
    Found 1-bit register for signal <main_process.startRead>.
    Found 1-bit register for signal <main_process.counter>.
    Found 1-bit register for signal <main_process.c_state>.
    Found 1-bit register for signal <main_process.writeDone_from_fsm>.
    Found 1-bit register for signal <main_process.readDone_from_fsm>.
    Found 1-bit register for signal <ACK_O>.
    Found 1-bit register for signal <main_process.startWrite>.
    Found 3-bit register for signal <main_process.w_state>.
    Found 2-bit register for signal <main_process.r_state>.
    Found 32-bit register for signal <DATA_O>.
    Found finite state machine <FSM_10> for signal <main_process.w_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | CLK_I (rising_edge)                            |
    | Reset              | RESET_I (positive)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | w_s0                                           |
    | Power Up State     | w_s0                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <main_process.r_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK_I (rising_edge)                            |
    | Reset              | RESET_I (positive)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | r_s0                                           |
    | Power Up State     | r_s0                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit adder for signal <main_process.counter[0]_PWR_137_o_add_4_OUT<0>> created at line 185.
    Found 1-bit adder for signal <main_process.w_state[2]_PWR_137_o_add_17_OUT<0>> created at line 213.
    Found 1-bit 3-to-1 multiplexer for signal <main_process.r_state[1]_main_process.w_state[2]_Mux_21_o> created at line 189.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred  21 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <icap_interface> synthesized.

Synthesizing Unit <icap_interface_fsm>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\icap\icap_interface_fsm.vhd".
    Found 1-bit register for signal <FMS_SELECT_O>.
    Found 1-bit register for signal <CS_O>.
    Found 1-bit register for signal <WRITE_O>.
    Found 4-bit register for signal <main_process.i>.
    Found 32-bit register for signal <DATA_O>.
    Found 3-bit register for signal <main_process.state>.
    Found finite state machine <FSM_12> for signal <main_process.state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | CLK_I (rising_edge)                            |
    | Reset              | RESET_I (positive)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <main_process.i[3]_GND_407_o_add_19_OUT> created at line 105.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  39 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <icap_interface_fsm> synthesized.

Synthesizing Unit <i2c_master_core>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\i2c\i2c_master_core.vhd".
WARNING:Xst:647 - Input <settings<12:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <command<30:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\i2c\i2c_master_core.vhd" line 98: Output port <busy_o> of the instance <u2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\i2c\i2c_master_core.vhd" line 98: Output port <done_o> of the instance <u2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <i2c_master_core> synthesized.

Synthesizing Unit <i2c_bitwise>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\i2c\i2c_bitwise.vhd".
        M = 1
        N = 12
    Set property "KEEP = TRUE" for signal <sda_i>.
    Set property "KEEP = TRUE" for signal <rdbit>.
WARNING:Xst:647 - Input <scl_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <i2cscl.level>.
    Found 1-bit register for signal <wrbit>.
    Found 1-bit register for signal <sclbit>.
    Found 10-bit register for signal <prescaler>.
    Found 4-bit register for signal <datafsm>.
    Found 1-bit register for signal <i2cscl.clkhasstarted>.
    Found 1-bit register for signal <dv>.
    Found 1-bit register for signal <en>.
    Found 10-bit register for signal <i2cscl.timer>.
    Found 1-bit register for signal <bytereaddv>.
    Found 1-bit register for signal <completed>.
    Found 1-bit register for signal <failed>.
    Found 10-bit register for signal <i2csda.timer>.
    Found 8-bit register for signal <i2csda.byte>.
    Found 4-bit register for signal <i2csda.cnt>.
    Found 10-bit register for signal <i2csda.samplingtime>.
    Found 8-bit register for signal <byteread>.
    Found finite state machine <FSM_13> for signal <datafsm>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 25                                             |
    | Inputs             | 10                                             |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <prescaler[9]_GND_411_o_add_55_OUT> created at line 283.
    Found 10-bit subtractor for signal <GND_411_o_GND_411_o_sub_4_OUT<9:0>> created at line 151.
    Found 10-bit subtractor for signal <GND_411_o_GND_411_o_sub_12_OUT<9:0>> created at line 216.
    Found 4-bit subtractor for signal <GND_411_o_GND_411_o_sub_77_OUT<3:0>> created at line 327.
    Found 10-bit subtractor for signal <GND_411_o_GND_411_o_sub_90_OUT<9:0>> created at line 340.
    Found 1-bit tristate buffer for signal <sda_o<0>> created at line 40
    Found 1-bit tristate buffer for signal <sda_o<1>> created at line 40
    Found 1-bit tristate buffer for signal <scl_o<0>> created at line 38
    Found 1-bit tristate buffer for signal <scl_o<1>> created at line 38
    Found 10-bit comparator equal for signal <i2csda.timer[9]_GND_411_o_equal_57_o> created at line 283
    Found 10-bit comparator equal for signal <i2csda.timer[9]_i2csda.samplingtime[9]_equal_70_o> created at line 307
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  69 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  44 Multiplexer(s).
	inferred   4 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <i2c_bitwise> synthesized.

Synthesizing Unit <i2c_ctrl>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\i2c\i2c_ctrl.vhd".
WARNING:Xst:647 - Input <completed> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <slaveaddress_reg>.
    Found 8-bit register for signal <slaveregister_reg>.
    Found 8-bit register for signal <datatoslave_reg>.
    Found 8-bit register for signal <addr>.
    Found 8-bit register for signal <reg>.
    Found 8-bit register for signal <wrdata>.
    Found 10-bit register for signal <clkprescaler_reg>.
    Found 2-bit register for signal <chopexecfsm>.
    Found 4-bit register for signal <ctrlfsm>.
    Found 4-bit register for signal <ctrlfsmprev>.
    Found 32-bit register for signal <reply>.
    Found 1-bit register for signal <reg_in.ff>.
    Found 1-bit register for signal <executestrobe_reg>.
    Found 1-bit register for signal <writetoslave_reg>.
    Found 1-bit register for signal <ralmode_reg>.
    Found 1-bit register for signal <extmode_reg>.
    Found 1-bit register for signal <reg_in.ff3>.
    Found 1-bit register for signal <reg_in.ff2>.
    Found 1-bit register for signal <reg_in.ff1>.
    Found 1-bit register for signal <reg_in.ff0>.
    Found 1-bit register for signal <exec>.
    Found 1-bit register for signal <wr>.
    Found 1-bit register for signal <ral>.
    Found 1-bit register for signal <extm>.
    Found 1-bit register for signal <startclk>.
    Found 1-bit register for signal <execstart>.
    Found 1-bit register for signal <execstop>.
    Found 1-bit register for signal <execwr>.
    Found 1-bit register for signal <execgetack>.
    Found 1-bit register for signal <execrd>.
    Found 1-bit register for signal <execsendack>.
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <done>.
    Found 1-bit register for signal <error>.
    Found 1-bit register for signal <main.interrupted>.
    Found 1-bit register for signal <error_rdack1>.
    Found 1-bit register for signal <error_rdack2>.
    Found 1-bit register for signal <error_rdack3>.
    Found 1-bit register for signal <error_rdack4>.
    Found 1-bit register for signal <main.clkhasstarted>.
    Found 1-bit register for signal <main.stdWR>.
    Found 1-bit register for signal <main.stdRD>.
    Found 1-bit register for signal <main.ralWR>.
    Found 1-bit register for signal <main.extRD>.
    Found 1-bit register for signal <main.extmflag>.
    Found 1-bit register for signal <done_prev>.
    Found 1-bit register for signal <enable_reg>.
    Found 10-bit register for signal <i2creg.timer>.
    Found 8-bit register for signal <extrddata>.
    Found 8-bit register for signal <rddata>.
    Found 10-bit register for signal <main.timer>.
    Found 1-bit register for signal <main.ralRD>.
    Found 3-bit register for signal <main.cnt>.
    Found 8-bit register for signal <bytetowrite>.
    Found 1-bit register for signal <done_o>.
    Found 1-bit register for signal <busy_o>.
    Found finite state machine <FSM_14> for signal <chopexecfsm>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
INFO:Xst:1799 - State req_stop_1 is never reached in FSM <ctrlfsm>.
    Found finite state machine <FSM_15> for signal <ctrlfsm>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 84                                             |
    | Inputs             | 13                                             |
    | Outputs            | 10                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit subtractor for signal <GND_417_o_GND_417_o_sub_11_OUT<9:0>> created at line 213.
    Found 3-bit subtractor for signal <GND_417_o_GND_417_o_sub_82_OUT<2:0>> created at line 522.
    Found 10-bit subtractor for signal <GND_417_o_GND_417_o_sub_114_OUT<9:0>> created at line 575.
    Found 1-bit 3-to-1 multiplexer for signal <chopexecfsm[1]_X_91_o_Mux_14_o> created at line 186.
    Found 4-bit 16-to-1 multiplexer for signal <ctrlfsm[3]_PWR_142_o_wide_mux_102_OUT> created at line 327.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 180 D-type flip-flop(s).
	inferred  94 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <i2c_ctrl> synthesized.

Synthesizing Unit <i2c_eeprom_read>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\i2c\i2c_eeprom_read.vhd".
        prescaler = 62
        init_delay = 1000000
    Found 1-bit register for signal <sda_wr>.
    Found 1-bit register for signal <scl_wr>.
    Found 4-bit register for signal <state_bm>.
    Found 4-bit register for signal <i2c_state>.
    Found 4-bit register for signal <state_bm_load>.
    Found 8-bit register for signal <i2c_rdbyte>.
    Found 8-bit register for signal <regs_o<0>>.
    Found 8-bit register for signal <regs_o<1>>.
    Found 8-bit register for signal <regs_o<2>>.
    Found 8-bit register for signal <regs_o<3>>.
    Found 8-bit register for signal <regs_o<4>>.
    Found 8-bit register for signal <regs_o<5>>.
    Found 8-bit register for signal <regs_o<6>>.
    Found 8-bit register for signal <regs_o<7>>.
    Found 8-bit register for signal <regs_o<8>>.
    Found 8-bit register for signal <regs_o<9>>.
    Found 8-bit register for signal <regs_o<10>>.
    Found 8-bit register for signal <regs_o<11>>.
    Found 8-bit register for signal <regs_o<12>>.
    Found 8-bit register for signal <regs_o<13>>.
    Found 8-bit register for signal <regs_o<14>>.
    Found 8-bit register for signal <regs_o<15>>.
    Found 6-bit register for signal <master_transactions.next_step>.
    Found 31-bit register for signal <presc.timer>.
    Found 1-bit register for signal <clk_en>.
    Found 1-bit register for signal <rdbit>.
    Found 1-bit register for signal <wrbit>.
    Found 1-bit register for signal <eeprom_rd_done>.
    Found 1-bit register for signal <sclbit>.
    Found 4-bit register for signal <master_transactions.sbitcnt>.
    Found 8-bit register for signal <master_transactions.sbyte>.
    Found 4-bit register for signal <master_transactions.rbitcnt>.
    Found 8-bit register for signal <master_transactions.rbyte>.
    Found 1-bit register for signal <master_transactions.sshift>.
    Found 1-bit register for signal <master_transactions.rshift>.
    Found finite state machine <FSM_16> for signal <i2c_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 46                                             |
    | Inputs             | 10                                             |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit adder for signal <master_transactions.next_step[5]_GND_421_o_add_33_OUT> created at line 239.
    Found 4-bit adder for signal <master_transactions.sbitcnt[3]_GND_421_o_add_44_OUT> created at line 256.
    Found 4-bit adder for signal <master_transactions.rbitcnt[3]_GND_421_o_add_64_OUT> created at line 279.
    Found 31-bit subtractor for signal <GND_421_o_GND_421_o_sub_2_OUT<30:0>> created at line 89.
    Found 4-bit comparator greater for signal <master_transactions.sbitcnt[3]_GND_421_o_LessThan_44_o> created at line 253
    Found 4-bit comparator greater for signal <master_transactions.rbitcnt[3]_GND_421_o_LessThan_64_o> created at line 276
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 214 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  30 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <i2c_eeprom_read> synthesized.

Synthesizing Unit <i2c_slave_core>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\i2c\i2c_slave_core.vhd".
    Found 4-bit register for signal <i2c_state>.
    Found 8-bit register for signal <regs<0>>.
    Found 8-bit register for signal <regs<11>>.
    Found 8-bit register for signal <regs<12>>.
    Found 8-bit register for signal <regs<13>>.
    Found 8-bit register for signal <regs<14>>.
    Found 8-bit register for signal <regs<15>>.
    Found 1-bit register for signal <sda_prev>.
    Found 1-bit register for signal <scl_curr>.
    Found 1-bit register for signal <scl_prev>.
    Found 1-bit register for signal <scl_rising>.
    Found 1-bit register for signal <scl_falling>.
    Found 1-bit register for signal <start_cond>.
    Found 1-bit register for signal <stop_cond>.
    Found 1-bit register for signal <wren>.
    Found 1-bit register for signal <sda_curr>.
    Found 1-bit register for signal <sda_wr>.
    Found 3-bit register for signal <state_bs>.
    Found 8-bit register for signal <rxbyte>.
    Found 8-bit register for signal <txbyte>.
    Found 4-bit register for signal <bitcnt>.
    Found 1-bit register for signal <rxack>.
    Found 3-bit register for signal <state_bs_load>.
    Found 7-bit register for signal <rx_slv_addr>.
    Found 1-bit register for signal <wr>.
    Found 8-bit register for signal <addr>.
    Found 8-bit register for signal <wdata>.
    Found 1-bit register for signal <ack>.
    Found 8-bit register for signal <rdata>.
    Found 1-bit register for signal <regs_1<7>>.
    Found 1-bit register for signal <regs_1<6>>.
    Found 1-bit register for signal <regs_1<5>>.
    Found 1-bit register for signal <regs_1<4>>.
    Found 1-bit register for signal <regs_1<3>>.
    Found 1-bit register for signal <regs_1<2>>.
    Found 1-bit register for signal <regs_1<1>>.
    Found 1-bit register for signal <regs_1<0>>.
    Found 1-bit register for signal <regs_2<7>>.
    Found 1-bit register for signal <regs_2<6>>.
    Found 1-bit register for signal <regs_2<5>>.
    Found 1-bit register for signal <regs_2<4>>.
    Found 1-bit register for signal <regs_2<3>>.
    Found 1-bit register for signal <regs_2<2>>.
    Found 1-bit register for signal <regs_2<1>>.
    Found 1-bit register for signal <regs_2<0>>.
    Found 1-bit register for signal <regs_3<7>>.
    Found 1-bit register for signal <regs_3<6>>.
    Found 1-bit register for signal <regs_3<5>>.
    Found 1-bit register for signal <regs_3<4>>.
    Found 1-bit register for signal <regs_3<3>>.
    Found 1-bit register for signal <regs_3<2>>.
    Found 1-bit register for signal <regs_3<1>>.
    Found 1-bit register for signal <regs_3<0>>.
    Found 1-bit register for signal <regs_4<7>>.
    Found 1-bit register for signal <regs_4<6>>.
    Found 1-bit register for signal <regs_4<5>>.
    Found 1-bit register for signal <regs_4<4>>.
    Found 1-bit register for signal <regs_4<3>>.
    Found 1-bit register for signal <regs_4<2>>.
    Found 1-bit register for signal <regs_4<1>>.
    Found 1-bit register for signal <regs_4<0>>.
    Found 1-bit register for signal <regs_5<7>>.
    Found 1-bit register for signal <regs_5<6>>.
    Found 1-bit register for signal <regs_5<5>>.
    Found 1-bit register for signal <regs_5<4>>.
    Found 1-bit register for signal <regs_5<3>>.
    Found 1-bit register for signal <regs_5<2>>.
    Found 1-bit register for signal <regs_5<1>>.
    Found 1-bit register for signal <regs_5<0>>.
    Found 1-bit register for signal <regs_6<7>>.
    Found 1-bit register for signal <regs_6<6>>.
    Found 1-bit register for signal <regs_6<5>>.
    Found 1-bit register for signal <regs_6<4>>.
    Found 1-bit register for signal <regs_6<3>>.
    Found 1-bit register for signal <regs_6<2>>.
    Found 1-bit register for signal <regs_6<1>>.
    Found 1-bit register for signal <regs_6<0>>.
    Found 1-bit register for signal <regs_7<7>>.
    Found 1-bit register for signal <regs_7<6>>.
    Found 1-bit register for signal <regs_7<5>>.
    Found 1-bit register for signal <regs_7<4>>.
    Found 1-bit register for signal <regs_7<3>>.
    Found 1-bit register for signal <regs_7<2>>.
    Found 1-bit register for signal <regs_7<1>>.
    Found 1-bit register for signal <regs_7<0>>.
    Found 1-bit register for signal <regs_8<7>>.
    Found 1-bit register for signal <regs_8<6>>.
    Found 1-bit register for signal <regs_8<5>>.
    Found 1-bit register for signal <regs_8<4>>.
    Found 1-bit register for signal <regs_8<3>>.
    Found 1-bit register for signal <regs_8<2>>.
    Found 1-bit register for signal <regs_8<1>>.
    Found 1-bit register for signal <regs_8<0>>.
    Found 1-bit register for signal <regs_9<7>>.
    Found 1-bit register for signal <regs_9<6>>.
    Found 1-bit register for signal <regs_9<5>>.
    Found 1-bit register for signal <regs_9<4>>.
    Found 1-bit register for signal <regs_9<3>>.
    Found 1-bit register for signal <regs_9<2>>.
    Found 1-bit register for signal <regs_9<1>>.
    Found 1-bit register for signal <regs_9<0>>.
    Found 1-bit register for signal <regs_10<7>>.
    Found 1-bit register for signal <regs_10<6>>.
    Found 1-bit register for signal <regs_10<5>>.
    Found 1-bit register for signal <regs_10<4>>.
    Found 1-bit register for signal <regs_10<3>>.
    Found 1-bit register for signal <regs_10<2>>.
    Found 1-bit register for signal <regs_10<1>>.
    Found 1-bit register for signal <regs_10<0>>.
    Found finite state machine <FSM_17> for signal <i2c_state>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 48                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <bitcnt[3]_GND_434_o_add_11_OUT> created at line 150.
    Found 8-bit adder for signal <addr[7]_GND_434_o_add_96_OUT> created at line 228.
    Found 3-bit 7-to-1 multiplexer for signal <state_bs[2]_GND_434_o_wide_mux_18_OUT> created at line 123.
    Found 8-bit 16-to-1 multiplexer for signal <_n0870> created at line 287.
    Found 4-bit comparator greater for signal <bitcnt[3]_PWR_150_o_LessThan_2_o> created at line 132
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 198 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  56 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <i2c_slave_core> synthesized.

Synthesizing Unit <i2c_slave_core_ro>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\i2c\i2c_slave_core_ro.vhd".
    Found 1-bit register for signal <sda_wr>.
    Found 4-bit register for signal <i2c_state>.
    Found 1-bit register for signal <sda_prev>.
    Found 1-bit register for signal <scl_curr>.
    Found 1-bit register for signal <scl_prev>.
    Found 1-bit register for signal <scl_rising>.
    Found 1-bit register for signal <scl_falling>.
    Found 1-bit register for signal <start_cond>.
    Found 1-bit register for signal <stop_cond>.
    Found 1-bit register for signal <wren>.
    Found 1-bit register for signal <sda_curr>.
    Found 3-bit register for signal <state_bs>.
    Found 8-bit register for signal <rxbyte>.
    Found 8-bit register for signal <txbyte>.
    Found 4-bit register for signal <bitcnt>.
    Found 1-bit register for signal <rxack>.
    Found 3-bit register for signal <state_bs_load>.
    Found 7-bit register for signal <rx_slv_addr>.
    Found 1-bit register for signal <wr>.
    Found 8-bit register for signal <addr>.
    Found 1-bit register for signal <ack>.
    Found 8-bit register for signal <rdata>.
    Found finite state machine <FSM_18> for signal <i2c_state>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 48                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <bitcnt[3]_GND_436_o_add_11_OUT> created at line 147.
    Found 8-bit adder for signal <addr[7]_GND_436_o_add_96_OUT> created at line 225.
    Found 3-bit 7-to-1 multiplexer for signal <state_bs[2]_GND_436_o_wide_mux_18_OUT> created at line 120.
    Found 8-bit 16-to-1 multiplexer for signal <_n0345> created at line 245.
    Found 4-bit comparator greater for signal <bitcnt[3]_PWR_151_o_LessThan_2_o> created at line 129
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  62 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  36 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <i2c_slave_core_ro> synthesized.

Synthesizing Unit <spi_master>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\spi\spi_master.vhd".
        dwidth = 32
    Found 1-bit register for signal <ss_b>.
    Found 7-bit register for signal <shiftreg.fo>.
    Found 12-bit register for signal <sckgen.prescaler>.
    Found 1-bit register for signal <sckgen.state>.
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <en.enable>.
    Found 1-bit register for signal <strobe>.
    Found 12-bit register for signal <sckgen.timer>.
    Found 6-bit register for signal <sckgen.counter>.
    Found 1-bit register for signal <mosi>.
    Found 32-bit register for signal <shiftreg.txdata>.
    Found 32-bit register for signal <shiftreg.rxdata>.
    Found 1-bit register for signal <shiftreg.sck_assertion_edge>.
    Found 1-bit register for signal <shiftreg.sck_deassertion_edge>.
    Found 1-bit register for signal <shiftreg.sck_prev>.
    Found 1-bit register for signal <shiftreg.cpol>.
    Found 1-bit register for signal <shiftreg.cpha>.
    Found 1-bit register for signal <shiftreg.msbfirst>.
    Found 3-bit register for signal <shiftreg.hold>.
    Found 32-bit register for signal <data_o>.
    Found 10-bit register for signal <en.timer>.
    Found 2-bit register for signal <en.state>.
    Found 10-bit register for signal <en.ssdelay>.
    Found 1-bit register for signal <sck>.
    Found 12-bit subtractor for signal <GND_440_o_GND_440_o_sub_2_OUT<11:0>> created at line 81.
    Found 6-bit subtractor for signal <GND_440_o_GND_440_o_sub_8_OUT<5:0>> created at line 96.
    Found 12-bit subtractor for signal <GND_440_o_GND_440_o_sub_11_OUT<11:0>> created at line 99.
    Found 10-bit subtractor for signal <GND_440_o_GND_440_o_sub_66_OUT<9:0>> created at line 303.
    Found 1-bit 8-to-1 multiplexer for signal <shiftreg.hold[2]_shiftreg.fo[6]_Mux_31_o> created at line 172.
    Found 10-bit 4-to-1 multiplexer for signal <en.state[1]_en.timer[9]_wide_mux_72_OUT> created at line 259.
    Found 2-bit 4-to-1 multiplexer for signal <en.state[1]_en.state[1]_wide_mux_73_OUT> created at line 259.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <en.state> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 171 D-type flip-flop(s).
	inferred  45 Multiplexer(s).
Unit <spi_master> synthesized.

Synthesizing Unit <cdce_synchronizer>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\cdce\cdce_synchronizer.vhd".
        PWRDOWN_DELAY = 1000
        SYNC_DELAY = 1000000
    Found 2-bit register for signal <cdce_control.state>.
    Found 1-bit register for signal <fsm_pwrdown>.
    Found 1-bit register for signal <fsm_sync>.
    Found 1-bit register for signal <SYNC_DONE_O>.
    Found 1-bit register for signal <SYNC_BUSY_O>.
    Found 1-bit register for signal <cdce_control.timer<19>>.
    Found 1-bit register for signal <cdce_control.timer<18>>.
    Found 1-bit register for signal <cdce_control.timer<17>>.
    Found 1-bit register for signal <cdce_control.timer<16>>.
    Found 1-bit register for signal <cdce_control.timer<15>>.
    Found 1-bit register for signal <cdce_control.timer<14>>.
    Found 1-bit register for signal <cdce_control.timer<13>>.
    Found 1-bit register for signal <cdce_control.timer<12>>.
    Found 1-bit register for signal <cdce_control.timer<11>>.
    Found 1-bit register for signal <cdce_control.timer<10>>.
    Found 1-bit register for signal <cdce_control.timer<9>>.
    Found 1-bit register for signal <cdce_control.timer<8>>.
    Found 1-bit register for signal <cdce_control.timer<7>>.
    Found 1-bit register for signal <cdce_control.timer<6>>.
    Found 1-bit register for signal <cdce_control.timer<5>>.
    Found 1-bit register for signal <cdce_control.timer<4>>.
    Found 1-bit register for signal <cdce_control.timer<3>>.
    Found 1-bit register for signal <cdce_control.timer<2>>.
    Found 1-bit register for signal <cdce_control.timer<1>>.
    Found 1-bit register for signal <cdce_control.timer<0>>.
    Found finite state machine <FSM_21> for signal <cdce_control.state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 1                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_from_bufg_mux (rising_edge)                |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 20-bit subtractor for signal <GND_442_o_GND_442_o_sub_6_OUT<19:0>> created at line 163.
    Found 20-bit 3-to-1 multiplexer for signal <cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT> created at line 140.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <cdce_synchronizer> synthesized.

Synthesizing Unit <cdce_phase_mon_v2_wrapper>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\cdce\cdce_phase_mon_v2\cdce_phase_mon_v2_wrapper.vhd".
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\cdce\cdce_phase_mon_v2\cdce_phase_mon_v2_wrapper.vhd" line 82: Output port <LOCKED> of the instance <ttclk_pll> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\cdce\cdce_phase_mon_v2\cdce_phase_mon_v2_wrapper.vhd" line 90: Output port <debug_monitoring_stats_o> of the instance <sfp_cdce_pm> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\cdce\cdce_phase_mon_v2\cdce_phase_mon_v2_wrapper.vhd" line 90: Output port <debug_test_d_clk_o> of the instance <sfp_cdce_pm> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\cdce\cdce_phase_mon_v2\cdce_phase_mon_v2_wrapper.vhd" line 90: Output port <debug_test_d_clk_cdce_o> of the instance <sfp_cdce_pm> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\cdce\cdce_phase_mon_v2\cdce_phase_mon_v2_wrapper.vhd" line 90: Output port <debug_test_xor_o> of the instance <sfp_cdce_pm> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\cdce\cdce_phase_mon_v2\cdce_phase_mon_v2_wrapper.vhd" line 90: Output port <debug_test_xor_mclk_o> of the instance <sfp_cdce_pm> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\cdce\cdce_phase_mon_v2\cdce_phase_mon_v2_wrapper.vhd" line 113: Output port <debug_monitoring_stats_o> of the instance <fmc1_cdce_pm> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\cdce\cdce_phase_mon_v2\cdce_phase_mon_v2_wrapper.vhd" line 113: Output port <debug_test_d_clk_o> of the instance <fmc1_cdce_pm> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\cdce\cdce_phase_mon_v2\cdce_phase_mon_v2_wrapper.vhd" line 113: Output port <debug_test_d_clk_cdce_o> of the instance <fmc1_cdce_pm> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\cdce\cdce_phase_mon_v2\cdce_phase_mon_v2_wrapper.vhd" line 113: Output port <debug_test_xor_o> of the instance <fmc1_cdce_pm> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\cdce\cdce_phase_mon_v2\cdce_phase_mon_v2_wrapper.vhd" line 113: Output port <debug_test_xor_mclk_o> of the instance <fmc1_cdce_pm> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <cdce_phase_mon_v2_wrapper> synthesized.

Synthesizing Unit <ttclk_mmcm>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\cdce\cdce_phase_mon_v2\pll\ttclk_mmcm.vhd".
    Summary:
	no macro.
Unit <ttclk_mmcm> synthesized.

Synthesizing Unit <cdce_phase_mon_v2>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\system\cdce\cdce_phase_mon_v2\cdce_phase_mon_v2.vhd".
    Found 16-bit register for signal <monitoring_stats>.
    Found 17-bit register for signal <timer>.
    Found 1-bit register for signal <done>.
    Found 1-bit register for signal <phase_ok>.
    Found 16-bit adder for signal <monitoring_stats[15]_GND_478_o_add_1_OUT> created at line 110.
    Found 17-bit subtractor for signal <GND_478_o_GND_478_o_sub_4_OUT<16:0>> created at line 112.
    Found 8-bit comparator greater for signal <monitoring_stats[15]_threshold_upper[7]_LessThan_7_o> created at line 119
    Found 8-bit comparator greater for signal <threshold_lower[7]_monitoring_stats[15]_LessThan_8_o> created at line 120
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <cdce_phase_mon_v2> synthesized.

Synthesizing Unit <user_logic>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\user\usr\user_logic_basic.vhd".
WARNING:Xst:647 - Input <amc_port_rx_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <amc_port_rx_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <amc_port_tx_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <amc_port_rx_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sfp_rx_p<2:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sfp_rx_n<2:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sfp_mod_abs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sfp_rxlos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sfp_txfault> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fmc1_rx_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fmc1_rx_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_mac_syncacqstatus_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_mac_serdes_locked_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sys_pcie_amc_tx_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sys_pcie_amc_tx_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_slv_i_dataout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_slv_i_bytevalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_slv_i_bytecount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_slv_i_dwcount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_slv_i_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_slv_i_bar> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_slv_i_cpladdr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_slv_i_cplparam> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[1]_rdaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[1]_rdchannel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[1]_wraddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[1]_wrchannel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[1]_wrdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[1]_wrbytevalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[1]_regout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[1]_status> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[2]_rdaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[2]_rdchannel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[2]_wraddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[2]_wrchannel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[2]_wrdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[2]_wrbytevalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[2]_regout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[2]_status> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[3]_rdaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[3]_rdchannel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[3]_wraddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[3]_wrchannel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[3]_wrdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[3]_wrbytevalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[3]_regout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[3]_status> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[4]_rdaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[4]_rdchannel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[4]_wraddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[4]_wrchannel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[4]_wrdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[4]_wrbytevalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[4]_regout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[4]_status> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[5]_rdaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[5]_rdchannel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[5]_wraddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[5]_wrchannel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[5]_wrdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[5]_wrbytevalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[5]_regout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[5]_status> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[6]_rdaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[6]_rdchannel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[6]_wraddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[6]_wrchannel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[6]_wrdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[6]_wrbytevalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[6]_regout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[6]_status> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[7]_rdaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[7]_rdchannel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[7]_wraddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[7]_wrchannel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[7]_wrdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[7]_wrbytevalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[7]_regout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[7]_status> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_cfg_i_prmcsr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_cfg_i_devcsr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_cfg_i_linkcsr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_cfg_i_msicsr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_cfg_i_ltssm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sram_rdata_i<1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sram_rdata_i<2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_mosi_i[0]_wb_adr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_mosi_i[0]_wb_dat> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_mosi_i[0]_wb_sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ipb_mosi_i[0]_ipb_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ipb_mosi_i[0]_ipb_wdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk125_1_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk125_1_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cdce_out0_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cdce_out0_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fmc2_clk0_m2c_xpoint2_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fmc2_clk0_m2c_xpoint2_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pcie_clk_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pcie_clk_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cdce_out2_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cdce_out2_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk125_2_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fmc1_gbtclk1_m2c_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fmc1_gbtclk1_m2c_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fmc1_gbtclk0_m2c_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fmc1_gbtclk0_m2c_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cdce_out3_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cdce_out3_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <xpoint1_clk3_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <xpoint1_clk3_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cdce_out4_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cdce_out4_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fmc1_clk0_m2c_xpoint2_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fmc1_clk0_m2c_xpoint2_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fmc1_clk1_m2c_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fmc1_clk1_m2c_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fmc1_clk2_bidir_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fmc1_clk2_bidir_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fmc1_clk3_bidir_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fmc1_clk3_bidir_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fmc2_clk1_m2c_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fmc2_clk1_m2c_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fmc1_present_l> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fmc2_present_l> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sys_eth_amc_p1_tx_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sys_eth_amc_p1_tx_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_clk_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_slv_i_readreq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_slv_i_writereq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_slv_i_wr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_slv_i_lastwrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_slv_i_io> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[1]_rd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[1]_wr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[2]_rd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[2]_wr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[3]_rd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[3]_wr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[4]_rd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[4]_wr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[5]_rd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[5]_wr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[6]_rd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[6]_wr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[7]_rd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[7]_wr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_int_i_ack> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_cdce_locked_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_cdce_sync_done_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_mosi_i[0]_wb_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_mosi_i[0]_wb_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_mosi_i[0]_wb_stb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_mosi_i[0]_wb_we> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_mosi_i[0]_wb_cyc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ipb_mosi_i[0]_ipb_strobe> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ipb_mosi_i[0]_ipb_write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_clk125_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_clk200_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\user\usr\user_logic_basic.vhd" line 243: Output port <ASYNC_OUT> of the instance <chipscope_vio_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\user\usr\user_logic_basic.vhd" line 243: Output port <SYNC_OUT> of the instance <chipscope_vio_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\user\usr\user_logic_basic.vhd" line 323: Output port <GTX0_RXCHARISK_OUT> of the instance <high_speed_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\user\usr\user_logic_basic.vhd" line 323: Output port <GTX0_RXDISPERR_OUT> of the instance <high_speed_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\user\usr\user_logic_basic.vhd" line 323: Output port <GTX0_RXNOTINTABLE_OUT> of the instance <high_speed_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\user\usr\user_logic_basic.vhd" line 323: Output port <GTX0_RXDATA_OUT> of the instance <high_speed_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\user\usr\user_logic_basic.vhd" line 323: Output port <GTX0_RXLOSSOFSYNC_OUT> of the instance <high_speed_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\user\usr\user_logic_basic.vhd" line 323: Output port <GTX0_RXCOMMADET_OUT> of the instance <high_speed_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\user\usr\user_logic_basic.vhd" line 323: Output port <GTX0_RXPRBSERR_OUT> of the instance <high_speed_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\user\usr\user_logic_basic.vhd" line 323: Output port <GTX0_RXRECCLK_OUT> of the instance <high_speed_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\user\usr\user_logic_basic.vhd" line 323: Output port <GTX0_RXPLLLKDET_OUT> of the instance <high_speed_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\user\usr\user_logic_basic.vhd" line 323: Output port <GTX0_RXRESETDONE_OUT> of the instance <high_speed_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\src\user\usr\user_logic_basic.vhd" line 323: Output port <GTX0_TXRESETDONE_OUT> of the instance <high_speed_inst> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <amc_port_tx_p> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <amc_port_tx_n> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <sys_pcie_amc_rx_p> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <sys_pcie_amc_rx_n> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[1]_rddata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[1]_regin> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[1]_param> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[1]_control> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[1]_fifocnt> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[2]_rddata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[2]_regin> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[2]_param> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[2]_control> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[2]_fifocnt> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[3]_rddata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[3]_regin> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[3]_param> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[3]_control> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[3]_fifocnt> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[4]_rddata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[4]_regin> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[4]_param> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[4]_control> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[4]_fifocnt> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[5]_rddata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[5]_regin> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[5]_param> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[5]_control> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[5]_fifocnt> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[6]_rddata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[6]_regin> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[6]_param> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[6]_control> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[6]_fifocnt> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[7]_rddata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[7]_regin> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[7]_param> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[7]_control> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[7]_fifocnt> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_int_o_msgnum> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sram_addr_o<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sram_addr_o<2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sram_wdata_o<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sram_wdata_o<2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wb_miso_o[0]_wb_dat> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ipb_miso_o[0]_ipb_rdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <tx_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <csAsyncIn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <csSyncIn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cdce_out0_gtxe1_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cdce_out3_gtxe1_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <sys_eth_amc_p1_rx_p> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <sys_eth_amc_p1_rx_n> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <sys_pcie_mgt_refclk_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_slv_o_accept> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_slv_o_abort> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_slv_o_ur> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_int_o_request> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sram_control_o[1]_reset> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sram_control_o[1]_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sram_control_o[1]_cs> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sram_control_o[1]_writeEnable> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sram_control_o[2]_reset> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sram_control_o[2]_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sram_control_o[2]_cs> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sram_control_o[2]_writeEnable> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <sec_clk_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_cdce_sel_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_cdce_sync_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wb_miso_o[0]_wb_ack> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wb_miso_o[0]_wb_err> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ipb_miso_o[0]_ipb_ack> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ipb_miso_o[0]_ipb_err> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <tx_strobe> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <user_logic> synthesized.

Synthesizing Unit <high_speed>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\prj\ipbus_slave\ipcore_dir\high_speed.vhd".
        WRAPPER_SIM_GTXRESET_SPEEDUP = 1
INFO:Xst:3210 - "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\prj\ipbus_slave\ipcore_dir\high_speed.vhd" line 241: Output port <TXPLLLKDET_OUT> of the instance <gtx0_high_speed_i> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <high_speed> synthesized.

Synthesizing Unit <high_speed_gtx>.
    Related source file is "C:\Users\tlenzi\Desktop\GLIB\amc_glib\trunk\glib_v3\fw\fpga\prj\ipbus_slave\ipcore_dir\high_speed_gtx.vhd".
        GTX_SIM_GTXRESET_SPEEDUP = 1
        GTX_TX_CLK_SOURCE = "RXPLL"
        GTX_POWER_SAVE = "0000110100"
    Summary:
	no macro.
Unit <high_speed_gtx> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 12
 4096x8-bit dual-port RAM                              : 2
 8192x32-bit dual-port RAM                             : 2
 8192x8-bit dual-port RAM                              : 8
# Adders/Subtractors                                   : 118
 1-bit adder                                           : 6
 10-bit subtractor                                     : 7
 11-bit subtractor                                     : 2
 12-bit adder                                          : 4
 12-bit subtractor                                     : 2
 13-bit adder                                          : 6
 16-bit adder                                          : 8
 17-bit subtractor                                     : 2
 2-bit adder                                           : 9
 20-bit subtractor                                     : 1
 21-bit adder                                          : 4
 21-bit subtractor                                     : 1
 24-bit adder                                          : 2
 28-bit adder                                          : 5
 3-bit adder                                           : 3
 3-bit subtractor                                      : 1
 31-bit adder                                          : 2
 31-bit subtractor                                     : 1
 32-bit adder                                          : 6
 32-bit subtractor                                     : 1
 4-bit adder                                           : 13
 4-bit subtractor                                      : 1
 5-bit adder                                           : 3
 5-bit subtractor                                      : 1
 6-bit adder                                           : 7
 6-bit subtractor                                      : 1
 7-bit adder                                           : 2
 8-bit adder                                           : 7
 8-bit subtractor                                      : 2
 9-bit adder                                           : 8
# Registers                                            : 1385
 1-bit register                                        : 838
 10-bit register                                       : 12
 11-bit register                                       : 4
 112-bit register                                      : 2
 12-bit register                                       : 8
 128-bit register                                      : 16
 13-bit register                                       : 46
 16-bit register                                       : 86
 17-bit register                                       : 2
 2-bit register                                        : 28
 21-bit register                                       : 17
 24-bit register                                       : 6
 28-bit register                                       : 5
 3-bit register                                        : 25
 31-bit register                                       : 3
 32-bit register                                       : 61
 336-bit register                                      : 2
 34-bit register                                       : 2
 36-bit register                                       : 14
 38-bit register                                       : 4
 4-bit register                                        : 37
 42-bit register                                       : 6
 45-bit register                                       : 4
 48-bit register                                       : 7
 5-bit register                                        : 9
 6-bit register                                        : 24
 7-bit register                                        : 12
 8-bit register                                        : 89
 9-bit register                                        : 16
# Comparators                                          : 80
 10-bit comparator equal                               : 2
 10-bit comparator greater                             : 1
 13-bit comparator equal                               : 2
 16-bit comparator equal                               : 34
 16-bit comparator greater                             : 2
 2-bit comparator greater                              : 2
 21-bit comparator greater                             : 2
 36-bit comparator equal                               : 2
 4-bit comparator greater                              : 4
 6-bit comparator equal                                : 2
 7-bit comparator equal                                : 1
 8-bit comparator equal                                : 8
 8-bit comparator greater                              : 4
 8-bit comparator not equal                            : 14
# Multiplexers                                         : 2417
 1-bit 16-to-1 multiplexer                             : 12
 1-bit 2-to-1 multiplexer                              : 1547
 1-bit 3-to-1 multiplexer                              : 18
 1-bit 4-to-1 multiplexer                              : 6
 1-bit 7-to-1 multiplexer                              : 2
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 31
 10-bit 4-to-1 multiplexer                             : 1
 112-bit 2-to-1 multiplexer                            : 2
 12-bit 2-to-1 multiplexer                             : 14
 128-bit 2-to-1 multiplexer                            : 12
 128-bit 4-to-1 multiplexer                            : 2
 13-bit 2-to-1 multiplexer                             : 60
 16-bit 2-to-1 multiplexer                             : 78
 2-bit 2-to-1 multiplexer                              : 32
 2-bit 3-to-1 multiplexer                              : 2
 2-bit 4-to-1 multiplexer                              : 1
 20-bit 2-to-1 multiplexer                             : 2
 20-bit 3-to-1 multiplexer                             : 1
 21-bit 2-to-1 multiplexer                             : 10
 24-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 71
 3-bit 3-to-1 multiplexer                              : 1
 3-bit 4-to-1 multiplexer                              : 1
 3-bit 7-to-1 multiplexer                              : 2
 3-bit 8-to-1 multiplexer                              : 2
 31-bit 2-to-1 multiplexer                             : 21
 32-bit 2-to-1 multiplexer                             : 65
 32-bit 32-to-1 multiplexer                            : 1
 32-bit 4-to-1 multiplexer                             : 2
 34-bit 2-to-1 multiplexer                             : 2
 36-bit 2-to-1 multiplexer                             : 20
 38-bit 2-to-1 multiplexer                             : 4
 4-bit 16-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 74
 4-bit 4-to-1 multiplexer                              : 2
 42-bit 2-to-1 multiplexer                             : 6
 45-bit 2-to-1 multiplexer                             : 4
 48-bit 2-to-1 multiplexer                             : 10
 5-bit 2-to-1 multiplexer                              : 21
 6-bit 2-to-1 multiplexer                              : 30
 7-bit 2-to-1 multiplexer                              : 34
 8-bit 16-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 177
 8-bit 4-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 24
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8
# FSMs                                                 : 26
# Xors                                                 : 100
 1-bit xor2                                            : 96
 16-bit xor2                                           : 2
 16-bit xor4                                           : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<6> and sel_wb_slave<5> sel_wb_slave<5> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<31> and sel_wb_slave<4> sel_wb_slave<4> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<31> and sel_wb_slave<3> sel_wb_slave<3> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<31> and sel_wb_slave<2> sel_wb_slave<2> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<6> and sel_wb_slave<1> sel_wb_slave<1> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<6> and sel_wb_slave<0> sel_wb_slave<0> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<31> and sel_wb_slave<30> sel_wb_slave<30> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<31> and sel_wb_slave<29> sel_wb_slave<29> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<31> and sel_wb_slave<28> sel_wb_slave<28> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<31> and sel_wb_slave<27> sel_wb_slave<27> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<31> and sel_wb_slave<26> sel_wb_slave<26> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<31> and sel_wb_slave<25> sel_wb_slave<25> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<31> and sel_wb_slave<24> sel_wb_slave<24> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<31> and sel_wb_slave<23> sel_wb_slave<23> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<31> and sel_wb_slave<22> sel_wb_slave<22> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<31> and sel_wb_slave<21> sel_wb_slave<21> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<31> and sel_wb_slave<20> sel_wb_slave<20> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<31> and sel_wb_slave<19> sel_wb_slave<19> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<31> and sel_wb_slave<18> sel_wb_slave<18> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<31> and sel_wb_slave<17> sel_wb_slave<17> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<31> and sel_wb_slave<16> sel_wb_slave<16> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<31> and sel_wb_slave<15> sel_wb_slave<15> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<31> and sel_wb_slave<14> sel_wb_slave<14> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<31> and sel_wb_slave<13> sel_wb_slave<13> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<31> and sel_wb_slave<12> sel_wb_slave<12> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<31> and sel_wb_slave<11> sel_wb_slave<11> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<31> and sel_wb_slave<10> sel_wb_slave<10> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<31> and sel_wb_slave<9> sel_wb_slave<9> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<31> and sel_wb_slave<8> sel_wb_slave<8> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<31> and sel_wb_slave<7> sel_wb_slave<7> signal will be lost.
WARNING:Xst:638 - in unit ipbus_user_fabric Conflict on KEEP property on signal n0118<6> and n0118<5> n0118<5> signal will be lost.
WARNING:Xst:638 - in unit ipbus_user_fabric Conflict on KEEP property on signal n0118<4> and n0118<3> n0118<3> signal will be lost.
WARNING:Xst:638 - in unit ipbus_user_fabric Conflict on KEEP property on signal n0118<4> and n0118<2> n0118<2> signal will be lost.
WARNING:Xst:638 - in unit ipbus_user_fabric Conflict on KEEP property on signal n0118<6> and n0118<1> n0118<1> signal will be lost.
WARNING:Xst:638 - in unit ipbus_user_fabric Conflict on KEEP property on signal n0118<6> and n0118<0> n0118<0> signal will be lost.
WARNING:Xst:638 - in unit v6_gtxwizard_top Conflict on KEEP property on signal reset_r<0> and n0017<1> n0017<1> signal will be lost.
WARNING:Xst:638 - in unit v6_gtxwizard_top Conflict on KEEP property on signal reset_r<2> and n0017<3> n0017<3> signal will be lost.
WARNING:Xst:638 - in unit v6_gtxwizard_top Conflict on KEEP property on signal reset_r<1> and n0017<2> n0017<2> signal will be lost.
WARNING:Xst:638 - in unit v6_emac_v2_3_basex_block Conflict on KEEP property on signal tx_mac_aclk_int and rx_mac_aclk_int rx_mac_aclk_int signal will be lost.
WARNING:Xst:638 - in unit v6_emac_v2_3_sgmii_block Conflict on KEEP property on signal tx_mac_aclk_int and rx_mac_aclk_int rx_mac_aclk_int signal will be lost.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/chipscope_vio.ngc>.
Reading core <ipcore_dir/chipscope_icon.ngc>.
Reading core <../../src/system/ethernet/ipcore_dir/basex/v6_emac_v2_3_basex.ngc>.
Reading core <../../src/system/ethernet/ipcore_dir/sgmii/v6_emac_v2_3_sgmii.ngc>.
Reading core <../../src/system/cdce/cdce_phase_mon_v2/dpram/ttclk_distributed_dpram.ngc>.
Loading core <chipscope_vio> for timing and area information for instance <chipscope_vio_inst>.
Loading core <chipscope_icon> for timing and area information for instance <chipscope_icon_inst>.
Loading core <v6_emac_v2_3_basex> for timing and area information for instance <v6emac_core>.
Loading core <v6_emac_v2_3_sgmii> for timing and area information for instance <v6emac_core>.
Loading core <ttclk_distributed_dpram> for timing and area information for instance <ctrl_dpram>.
Loading core <ttclk_distributed_dpram> for timing and area information for instance <status_dpram>.
INFO:Xst:2261 - The FF/Latch <testModeFsm_process.state> in Unit <sramInterfaceIoControl> is equivalent to the following FF/Latch, which will be removed : <bistModeEnable_from_fsm> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_6> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_6> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_7> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_7> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_8> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_8> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_9> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_9> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_10> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_10> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_11> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_11> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_12> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_12> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_13> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_13> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_14> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_14> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_15> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_15> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_20> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_20> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_16> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_16> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_17> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_17> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_18> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_18> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_19> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_19> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_0> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_0> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_1> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_1> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_2> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_2> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_3> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_3> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_4> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_4> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_5> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_5> 
INFO:Xst:2261 - The FF/Latch <testModeFsm_process.state> in Unit <sramInterfaceIoControl> is equivalent to the following FF/Latch, which will be removed : <bistModeEnable_from_fsm> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_6> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_6> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_7> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_7> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_8> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_8> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_9> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_9> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_10> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_10> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_11> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_11> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_12> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_12> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_13> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_13> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_14> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_14> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_15> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_15> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_20> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_20> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_16> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_16> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_17> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_17> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_18> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_18> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_19> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_19> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_0> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_0> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_1> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_1> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_2> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_2> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_3> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_3> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_4> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_4> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_5> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_5> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_10> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_10> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_11> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_11> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_12> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_12> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_13> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_13> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_14> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_14> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_0> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_0> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_15> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_15> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_20> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_20> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_1> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_1> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_16> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_16> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_21> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_21> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_2> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_2> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_17> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_17> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_22> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_22> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_3> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_3> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_18> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_18> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_23> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_23> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_4> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_4> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_19> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_19> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_24> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_24> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_5> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_5> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_25> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_25> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_30> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_30> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_6> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_6> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_26> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_26> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_31> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_31> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_7> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_7> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_27> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_27> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_8> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_8> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_28> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_28> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_9> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_9> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_29> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_29> 
INFO:Xst:2261 - The FF/Latch <random.y_0> in Unit <RARP_block> is equivalent to the following FF/Latch, which will be removed : <rndm_0> 
INFO:Xst:2261 - The FF/Latch <random.y_1> in Unit <RARP_block> is equivalent to the following FF/Latch, which will be removed : <rndm_1> 
INFO:Xst:2261 - The FF/Latch <random.y_2> in Unit <RARP_block> is equivalent to the following FF/Latch, which will be removed : <rndm_2> 
INFO:Xst:2261 - The FF/Latch <random.y_3> in Unit <RARP_block> is equivalent to the following FF/Latch, which will be removed : <rndm_3> 
INFO:Xst:2261 - The FF/Latch <random.y_4> in Unit <RARP_block> is equivalent to the following FF/Latch, which will be removed : <rndm_4> 
INFO:Xst:2261 - The FF/Latch <rarp_end_addr_1> in Unit <RARP_block> is equivalent to the following 9 FFs/Latches, which will be removed : <rarp_end_addr_2> <rarp_end_addr_4> <rarp_end_addr_6> <rarp_end_addr_7> <rarp_end_addr_8> <rarp_end_addr_9> <rarp_end_addr_10> <rarp_end_addr_11> <rarp_end_addr_12> 
INFO:Xst:2261 - The FF/Latch <rarp_end_addr_0> in Unit <RARP_block> is equivalent to the following 2 FFs/Latches, which will be removed : <rarp_end_addr_3> <rarp_end_addr_5> 
INFO:Xst:2261 - The FF/Latch <data_block.data_buffer_0> in Unit <RARP_block> is equivalent to the following 8 FFs/Latches, which will be removed : <data_block.data_buffer_1> <data_block.data_buffer_2> <data_block.data_buffer_3> <data_block.data_buffer_4> <data_block.data_buffer_5> <data_block.data_buffer_6> <data_block.data_buffer_7> <data_block.we_buffer_0> 
INFO:Xst:2261 - The FF/Latch <arp_end_addr_0> in Unit <ARP> is equivalent to the following 2 FFs/Latches, which will be removed : <arp_end_addr_3> <arp_end_addr_5> 
INFO:Xst:2261 - The FF/Latch <arp_end_addr_1> in Unit <ARP> is equivalent to the following 9 FFs/Latches, which will be removed : <arp_end_addr_2> <arp_end_addr_4> <arp_end_addr_6> <arp_end_addr_7> <arp_end_addr_8> <arp_end_addr_9> <arp_end_addr_10> <arp_end_addr_11> <arp_end_addr_12> 
INFO:Xst:2261 - The FF/Latch <ip_pkt.msk_data_0> in Unit <rx_packet_parser> is equivalent to the following 6 FFs/Latches, which will be removed : <ip_pkt.msk_data_1> <ip_pkt.msk_data_2> <ip_pkt.msk_data_3> <ip_pkt.msk_data_4> <ip_pkt.msk_data_5> <ip_pkt.msk_data_7> 
INFO:Xst:2261 - The FF/Latch <status_end_addr_1> in Unit <status> is equivalent to the following 8 FFs/Latches, which will be removed : <status_end_addr_2> <status_end_addr_4> <status_end_addr_7> <status_end_addr_8> <status_end_addr_9> <status_end_addr_10> <status_end_addr_11> <status_end_addr_12> 
INFO:Xst:2261 - The FF/Latch <status_end_addr_0> in Unit <status> is equivalent to the following 3 FFs/Latches, which will be removed : <status_end_addr_3> <status_end_addr_5> <status_end_addr_6> 
INFO:Xst:2261 - The FF/Latch <random.y_0> in Unit <RARP_block> is equivalent to the following FF/Latch, which will be removed : <rndm_0> 
INFO:Xst:2261 - The FF/Latch <random.y_1> in Unit <RARP_block> is equivalent to the following FF/Latch, which will be removed : <rndm_1> 
INFO:Xst:2261 - The FF/Latch <random.y_2> in Unit <RARP_block> is equivalent to the following FF/Latch, which will be removed : <rndm_2> 
INFO:Xst:2261 - The FF/Latch <random.y_3> in Unit <RARP_block> is equivalent to the following FF/Latch, which will be removed : <rndm_3> 
INFO:Xst:2261 - The FF/Latch <random.y_4> in Unit <RARP_block> is equivalent to the following FF/Latch, which will be removed : <rndm_4> 
INFO:Xst:2261 - The FF/Latch <rarp_end_addr_1> in Unit <RARP_block> is equivalent to the following 9 FFs/Latches, which will be removed : <rarp_end_addr_2> <rarp_end_addr_4> <rarp_end_addr_6> <rarp_end_addr_7> <rarp_end_addr_8> <rarp_end_addr_9> <rarp_end_addr_10> <rarp_end_addr_11> <rarp_end_addr_12> 
INFO:Xst:2261 - The FF/Latch <rarp_end_addr_0> in Unit <RARP_block> is equivalent to the following 2 FFs/Latches, which will be removed : <rarp_end_addr_3> <rarp_end_addr_5> 
INFO:Xst:2261 - The FF/Latch <data_block.data_buffer_0> in Unit <RARP_block> is equivalent to the following 8 FFs/Latches, which will be removed : <data_block.data_buffer_1> <data_block.data_buffer_2> <data_block.data_buffer_3> <data_block.data_buffer_4> <data_block.data_buffer_5> <data_block.data_buffer_6> <data_block.data_buffer_7> <data_block.we_buffer_0> 
INFO:Xst:2261 - The FF/Latch <arp_end_addr_0> in Unit <ARP> is equivalent to the following 2 FFs/Latches, which will be removed : <arp_end_addr_3> <arp_end_addr_5> 
INFO:Xst:2261 - The FF/Latch <arp_end_addr_1> in Unit <ARP> is equivalent to the following 9 FFs/Latches, which will be removed : <arp_end_addr_2> <arp_end_addr_4> <arp_end_addr_6> <arp_end_addr_7> <arp_end_addr_8> <arp_end_addr_9> <arp_end_addr_10> <arp_end_addr_11> <arp_end_addr_12> 
INFO:Xst:2261 - The FF/Latch <ip_pkt.msk_data_0> in Unit <rx_packet_parser> is equivalent to the following 6 FFs/Latches, which will be removed : <ip_pkt.msk_data_1> <ip_pkt.msk_data_2> <ip_pkt.msk_data_3> <ip_pkt.msk_data_4> <ip_pkt.msk_data_5> <ip_pkt.msk_data_7> 
INFO:Xst:2261 - The FF/Latch <status_end_addr_1> in Unit <status> is equivalent to the following 8 FFs/Latches, which will be removed : <status_end_addr_2> <status_end_addr_4> <status_end_addr_7> <status_end_addr_8> <status_end_addr_9> <status_end_addr_10> <status_end_addr_11> <status_end_addr_12> 
INFO:Xst:2261 - The FF/Latch <status_end_addr_0> in Unit <status> is equivalent to the following 3 FFs/Latches, which will be removed : <status_end_addr_3> <status_end_addr_5> <status_end_addr_6> 
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_25> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_24> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_23> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_22> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_21> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_20> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_19> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_18> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_17> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_16> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_15> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_14> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_13> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_12> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_11> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_10> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_9> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_8> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_0> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <status_end_addr_1> (without init value) has a constant value of 0 in block <status>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_pkt.msk_data_0> (without init value) has a constant value of 1 in block <rx_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <arp_end_addr_1> (without init value) has a constant value of 0 in block <ARP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_to_set_0> (without init value) has a constant value of 0 in block <ARP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rarp_end_addr_1> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_39> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_38> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_37> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_36> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_35> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_34> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_33> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_32> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_31> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_30> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_29> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_28> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_27> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_26> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_25> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_24> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_23> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_22> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_21> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_20> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_19> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_18> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_17> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_16> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_15> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_14> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_13> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_12> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_11> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_10> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_9> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_8> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_0> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <status_end_addr_1> (without init value) has a constant value of 0 in block <status>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_pkt.msk_data_0> (without init value) has a constant value of 1 in block <rx_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <arp_end_addr_1> (without init value) has a constant value of 0 in block <ARP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_to_set_0> (without init value) has a constant value of 0 in block <ARP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rarp_end_addr_1> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_39> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_38> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_37> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_36> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_35> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_34> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_33> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_32> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_31> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_30> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_29> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_28> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_27> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_26> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <address_block.addr_int_11> of sequential type is unconnected in block <payload>.
WARNING:Xst:2677 - Node <address_block.addr_int_12> of sequential type is unconnected in block <payload>.
WARNING:Xst:2677 - Node <addra_11> of sequential type is unconnected in block <rx_ram_mux>.
WARNING:Xst:2677 - Node <addra_12> of sequential type is unconnected in block <rx_ram_mux>.
WARNING:Xst:2677 - Node <hdr_0> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <hdr_1> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <hdr_2> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <hdr_3> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <hdr_8> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <hdr_9> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <hdr_10> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <hdr_11> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <hdr_12> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <hdr_13> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <hdr_14> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <hdr_15> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <address_block.addr_int_11> of sequential type is unconnected in block <payload>.
WARNING:Xst:2677 - Node <address_block.addr_int_12> of sequential type is unconnected in block <payload>.
WARNING:Xst:2677 - Node <addra_11> of sequential type is unconnected in block <rx_ram_mux>.
WARNING:Xst:2677 - Node <addra_12> of sequential type is unconnected in block <rx_ram_mux>.
WARNING:Xst:2677 - Node <hdr_0> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <hdr_1> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <hdr_2> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <hdr_3> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <hdr_8> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <hdr_9> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <hdr_10> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <hdr_11> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <hdr_12> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <hdr_13> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <hdr_14> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <hdr_15> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <slaveaddress_reg_7> of sequential type is unconnected in block <u2>.
WARNING:Xst:2677 - Node <addr_7> of sequential type is unconnected in block <u2>.
WARNING:Xst:2677 - Node <master_transactions.rbyte_7> of sequential type is unconnected in block <eep.i2c_eep>.
WARNING:Xst:2677 - Node <regs_o_11_2> of sequential type is unconnected in block <eep.i2c_eep>.
WARNING:Xst:2677 - Node <regs_o_11_3> of sequential type is unconnected in block <eep.i2c_eep>.
WARNING:Xst:2677 - Node <regs_o_11_4> of sequential type is unconnected in block <eep.i2c_eep>.
WARNING:Xst:2677 - Node <regs_o_11_5> of sequential type is unconnected in block <eep.i2c_eep>.
WARNING:Xst:2677 - Node <regs_o_11_6> of sequential type is unconnected in block <eep.i2c_eep>.
WARNING:Xst:2677 - Node <regs_o_11_7> of sequential type is unconnected in block <eep.i2c_eep>.
WARNING:Xst:2404 -  FFs/Latches <rarp_end_addr<12:6>> (without init value) have a constant value of 0 in block <udp_rarp_block>.
WARNING:Xst:2404 -  FFs/Latches <arp_end_addr<12:6>> (without init value) have a constant value of 0 in block <udp_build_arp>.
WARNING:Xst:2404 -  FFs/Latches <status_end_addr<12:7>> (without init value) have a constant value of 0 in block <udp_build_status>.

Synthesizing (advanced) Unit <DOUBLE_RESET>.
The following registers are absorbed into counter <reset_dly_ctr>: 1 register on signal <reset_dly_ctr>.
Unit <DOUBLE_RESET> synthesized (advanced).

Synthesizing (advanced) Unit <cdce_phase_mon_v2>.
The following registers are absorbed into counter <monitoring_stats>: 1 register on signal <monitoring_stats>.
The following registers are absorbed into counter <timer>: 1 register on signal <timer>.
Unit <cdce_phase_mon_v2> synthesized (advanced).

Synthesizing (advanced) Unit <clock_div>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <clock_div> synthesized (advanced).

Synthesizing (advanced) Unit <glib_sram_interface>.
The following registers are absorbed into counter <control_process.readCounter>: 1 register on signal <control_process.readCounter>.
Unit <glib_sram_interface> synthesized (advanced).

Synthesizing (advanced) Unit <glib_sram_interface_bist>.
The following registers are absorbed into counter <main_process.addressCounter>: 1 register on signal <main_process.addressCounter>.
The following registers are absorbed into counter <main_process.errorCounter>: 1 register on signal <main_process.errorCounter>.
Unit <glib_sram_interface_bist> synthesized (advanced).

Synthesizing (advanced) Unit <i2c_bitwise>.
The following registers are absorbed into counter <i2csda.cnt>: 1 register on signal <i2csda.cnt>.
Unit <i2c_bitwise> synthesized (advanced).

Synthesizing (advanced) Unit <i2c_ctrl>.
The following registers are absorbed into counter <i2creg.timer>: 1 register on signal <i2creg.timer>.
Unit <i2c_ctrl> synthesized (advanced).

Synthesizing (advanced) Unit <i2c_eeprom_read>.
The following registers are absorbed into counter <master_transactions.next_step>: 1 register on signal <master_transactions.next_step>.
The following registers are absorbed into counter <master_transactions.sbitcnt>: 1 register on signal <master_transactions.sbitcnt>.
The following registers are absorbed into counter <master_transactions.rbitcnt>: 1 register on signal <master_transactions.rbitcnt>.
Unit <i2c_eeprom_read> synthesized (advanced).

Synthesizing (advanced) Unit <i2c_slave_core>.
The following registers are absorbed into counter <bitcnt>: 1 register on signal <bitcnt>.
Unit <i2c_slave_core> synthesized (advanced).

Synthesizing (advanced) Unit <i2c_slave_core_ro>.
The following registers are absorbed into counter <bitcnt>: 1 register on signal <bitcnt>.
Unit <i2c_slave_core_ro> synthesized (advanced).

Synthesizing (advanced) Unit <icap_interface_fsm>.
The following registers are absorbed into counter <main_process.i>: 1 register on signal <main_process.i>.
Unit <icap_interface_fsm> synthesized (advanced).

Synthesizing (advanced) Unit <ipbus_master_arb>.
The following registers are absorbed into counter <src>: 1 register on signal <src>.
Unit <ipbus_master_arb> synthesized (advanced).

Synthesizing (advanced) Unit <spi_master>.
The following registers are absorbed into counter <sckgen.counter>: 1 register on signal <sckgen.counter>.
Unit <spi_master> synthesized (advanced).

Synthesizing (advanced) Unit <sys_heartbeat>.
The following registers are absorbed into counter <heartbeat_process.timer>: 1 register on signal <heartbeat_process.timer>.
The following registers are absorbed into counter <heartbeat_process.step_pwm_cnt>: 1 register on signal <heartbeat_process.step_pwm_cnt>.
Unit <sys_heartbeat> synthesized (advanced).

Synthesizing (advanced) Unit <transactor_if>.
The following registers are absorbed into counter <waddr>: 1 register on signal <waddr>.
The following registers are absorbed into counter <rctr>: 1 register on signal <rctr>.
The following registers are absorbed into counter <wctr>: 1 register on signal <wctr>.
The following registers are absorbed into counter <raddr>: 1 register on signal <raddr>.
Unit <transactor_if> synthesized (advanced).

Synthesizing (advanced) Unit <transactor_sm>.
The following registers are absorbed into counter <addr>: 1 register on signal <addr>.
The following registers are absorbed into counter <words_todo>: 1 register on signal <words_todo>.
The following registers are absorbed into counter <timer>: 1 register on signal <timer>.
The following registers are absorbed into counter <words_done>: 1 register on signal <words_done>.
Unit <transactor_sm> synthesized (advanced).

Synthesizing (advanced) Unit <udp_DualPortRAM>.
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <dob>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <ClkA>          | rise     |
    |     weA            | connected to signal <wea>           | high     |
    |     addrA          | connected to signal <addra>         |          |
    |     diA            | connected to signal <dia>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <ClkB>          | rise     |
    |     addrB          | connected to signal <addrb>         |          |
    |     doB            | connected to signal <dob>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <udp_DualPortRAM> synthesized (advanced).

Synthesizing (advanced) Unit <udp_DualPortRAM_rx>.
INFO:Xst:3226 - The RAM <Mram_ram1> will be implemented as a BLOCK RAM, absorbing the following register(s): <rx_dob_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk125>        | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <rx_addra<14:2>> |          |
    |     diA            | connected to signal <rx_dia>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8192-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <rx_addrb>      |          |
    |     doB            | connected to signal <rx_dob>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram2> will be implemented as a BLOCK RAM, absorbing the following register(s): <rx_dob>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk125>        | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <rx_addra<14:2>> |          |
    |     diA            | connected to signal <rx_dia>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8192-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <rx_addrb>      |          |
    |     doB            | connected to signal <rx_dob>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram3> will be implemented as a BLOCK RAM, absorbing the following register(s): <rx_dob_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk125>        | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <rx_addra<14:2>> |          |
    |     diA            | connected to signal <rx_dia>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8192-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <rx_addrb>      |          |
    |     doB            | connected to signal <rx_dob>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram4> will be implemented as a BLOCK RAM, absorbing the following register(s): <rx_dob_sliced_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk125>        | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <rx_addra<14:2>> |          |
    |     diA            | connected to signal <rx_dia>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8192-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <rx_addrb>      |          |
    |     doB            | connected to signal <rx_dob>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <udp_DualPortRAM_rx> synthesized (advanced).

Synthesizing (advanced) Unit <udp_DualPortRAM_tx>.
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <ram_out>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <tx_wea>        | high     |
    |     addrA          | connected to signal <tx_addra>      |          |
    |     diA            | connected to signal <tx_dia>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk125>        | rise     |
    |     addrB          | connected to signal <tx_addrb<14:2>> |          |
    |     doB            | connected to signal <ram_out>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <udp_DualPortRAM_tx> synthesized (advanced).

Synthesizing (advanced) Unit <udp_buffer_selector_1>.
The following registers are absorbed into counter <write_block.write_i_0>: 1 register on signal <write_block.write_i_0>.
The following registers are absorbed into counter <send_block.send_i_0>: 1 register on signal <send_block.send_i_0>.
Unit <udp_buffer_selector_1> synthesized (advanced).

Synthesizing (advanced) Unit <udp_buffer_selector_2>.
The following registers are absorbed into counter <write_block.write_i>: 1 register on signal <write_block.write_i>.
The following registers are absorbed into counter <send_block.send_i>: 1 register on signal <send_block.send_i>.
Unit <udp_buffer_selector_2> synthesized (advanced).

Synthesizing (advanced) Unit <udp_rarp_block>.
The following registers are absorbed into counter <tick_counter.counter_int>: 1 register on signal <tick_counter.counter_int>.
The following registers are absorbed into counter <rarp_req_block.req_count>: 1 register on signal <rarp_req_block.req_count>.
Unit <udp_rarp_block> synthesized (advanced).

Synthesizing (advanced) Unit <udp_status_buffer>.
The following registers are absorbed into counter <tick>: 1 register on signal <tick>.
Unit <udp_status_buffer> synthesized (advanced).
WARNING:Xst:2677 - Node <hdr_0> of sequential type is unconnected in block <transactor_sm>.
WARNING:Xst:2677 - Node <hdr_1> of sequential type is unconnected in block <transactor_sm>.
WARNING:Xst:2677 - Node <hdr_2> of sequential type is unconnected in block <transactor_sm>.
WARNING:Xst:2677 - Node <hdr_3> of sequential type is unconnected in block <transactor_sm>.
WARNING:Xst:2677 - Node <hdr_8> of sequential type is unconnected in block <transactor_sm>.
WARNING:Xst:2677 - Node <hdr_9> of sequential type is unconnected in block <transactor_sm>.
WARNING:Xst:2677 - Node <hdr_10> of sequential type is unconnected in block <transactor_sm>.
WARNING:Xst:2677 - Node <hdr_11> of sequential type is unconnected in block <transactor_sm>.
WARNING:Xst:2677 - Node <hdr_12> of sequential type is unconnected in block <transactor_sm>.
WARNING:Xst:2677 - Node <hdr_13> of sequential type is unconnected in block <transactor_sm>.
WARNING:Xst:2677 - Node <hdr_14> of sequential type is unconnected in block <transactor_sm>.
WARNING:Xst:2677 - Node <hdr_15> of sequential type is unconnected in block <transactor_sm>.
WARNING:Xst:2677 - Node <slaveaddress_reg_7> of sequential type is unconnected in block <i2c_ctrl>.
WARNING:Xst:2677 - Node <addr_7> of sequential type is unconnected in block <i2c_ctrl>.
WARNING:Xst:2677 - Node <master_transactions.rbyte_7> of sequential type is unconnected in block <i2c_eeprom_read>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 12
 4096x8-bit dual-port block RAM                        : 2
 8192x32-bit dual-port block RAM                       : 2
 8192x8-bit dual-port block RAM                        : 8
# Adders/Subtractors                                   : 57
 1-bit adder                                           : 2
 10-bit subtractor                                     : 5
 12-bit subtractor                                     : 2
 13-bit adder                                          : 6
 16-bit adder                                          : 2
 2-bit adder                                           : 4
 20-bit subtractor                                     : 1
 21-bit adder                                          : 2
 3-bit adder                                           : 3
 3-bit subtractor                                      : 1
 31-bit adder                                          : 2
 31-bit subtractor                                     : 1
 32-bit adder                                          : 2
 32-bit subtractor                                     : 1
 5-bit adder                                           : 3
 5-bit subtractor                                      : 1
 6-bit adder                                           : 4
 7-bit adder                                           : 2
 8-bit adder                                           : 5
 9-bit adder                                           : 8
# Counters                                             : 63
 1-bit up counter                                      : 4
 10-bit down counter                                   : 2
 11-bit down counter                                   : 2
 12-bit up counter                                     : 4
 16-bit up counter                                     : 6
 17-bit down counter                                   : 2
 2-bit up counter                                      : 5
 21-bit down counter                                   : 1
 21-bit up counter                                     : 4
 24-bit up counter                                     : 2
 28-bit up counter                                     : 5
 32-bit up counter                                     : 2
 4-bit down counter                                    : 1
 4-bit up counter                                      : 13
 6-bit down counter                                    : 1
 6-bit up counter                                      : 3
 8-bit down counter                                    : 2
 8-bit up counter                                      : 4
# Registers                                            : 10724
 Flip-Flops                                            : 10724
# Comparators                                          : 80
 10-bit comparator equal                               : 2
 10-bit comparator greater                             : 1
 13-bit comparator equal                               : 2
 16-bit comparator equal                               : 34
 16-bit comparator greater                             : 2
 2-bit comparator greater                              : 2
 21-bit comparator greater                             : 2
 36-bit comparator equal                               : 2
 4-bit comparator greater                              : 4
 6-bit comparator equal                                : 2
 7-bit comparator equal                                : 1
 8-bit comparator equal                                : 8
 8-bit comparator greater                              : 4
 8-bit comparator not equal                            : 14
# Multiplexers                                         : 3206
 1-bit 16-to-1 multiplexer                             : 20
 1-bit 2-to-1 multiplexer                              : 2101
 1-bit 3-to-1 multiplexer                              : 18
 1-bit 32-to-1 multiplexer                             : 32
 1-bit 4-to-1 multiplexer                              : 272
 1-bit 7-to-1 multiplexer                              : 2
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 29
 112-bit 2-to-1 multiplexer                            : 2
 12-bit 2-to-1 multiplexer                             : 11
 128-bit 2-to-1 multiplexer                            : 12
 13-bit 2-to-1 multiplexer                             : 54
 16-bit 2-to-1 multiplexer                             : 74
 2-bit 2-to-1 multiplexer                              : 29
 2-bit 3-to-1 multiplexer                              : 2
 2-bit 4-to-1 multiplexer                              : 1
 20-bit 2-to-1 multiplexer                             : 2
 20-bit 3-to-1 multiplexer                             : 1
 21-bit 2-to-1 multiplexer                             : 7
 24-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 71
 3-bit 3-to-1 multiplexer                              : 1
 3-bit 4-to-1 multiplexer                              : 1
 3-bit 7-to-1 multiplexer                              : 2
 3-bit 8-to-1 multiplexer                              : 2
 31-bit 2-to-1 multiplexer                             : 21
 32-bit 2-to-1 multiplexer                             : 59
 32-bit 4-to-1 multiplexer                             : 2
 34-bit 2-to-1 multiplexer                             : 2
 36-bit 2-to-1 multiplexer                             : 20
 38-bit 2-to-1 multiplexer                             : 4
 4-bit 16-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 60
 4-bit 4-to-1 multiplexer                              : 2
 42-bit 2-to-1 multiplexer                             : 6
 45-bit 2-to-1 multiplexer                             : 4
 48-bit 2-to-1 multiplexer                             : 7
 5-bit 2-to-1 multiplexer                              : 21
 6-bit 2-to-1 multiplexer                              : 28
 7-bit 2-to-1 multiplexer                              : 34
 8-bit 16-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 161
 8-bit 4-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 20
# FSMs                                                 : 26
# Xors                                                 : 100
 1-bit xor2                                            : 96
 16-bit xor2                                           : 2
 16-bit xor4                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_22> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_23> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_24> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_25> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_26> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_27> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_28> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_29> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_30> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_31> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_32> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_33> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_34> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_35> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_36> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_37> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_38> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_39> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rarp_end_addr_1> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rarp_end_addr_2> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rarp_end_addr_4> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.we_buffer_0> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_0> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_1> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_2> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_3> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_4> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_5> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_6> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_7> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_8> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_9> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_10> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_11> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_12> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_13> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_14> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_15> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_16> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_17> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_18> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_19> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_20> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_21> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_to_set_0> (without init value) has a constant value of 0 in block <udp_build_arp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <arp_end_addr_1> (without init value) has a constant value of 0 in block <udp_build_arp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <arp_end_addr_2> (without init value) has a constant value of 0 in block <udp_build_arp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <arp_end_addr_4> (without init value) has a constant value of 0 in block <udp_build_arp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_pkt.msk_data_0> (without init value) has a constant value of 1 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_pkt.msk_data_1> (without init value) has a constant value of 1 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_pkt.msk_data_2> (without init value) has a constant value of 1 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_pkt.msk_data_3> (without init value) has a constant value of 1 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_pkt.msk_data_4> (without init value) has a constant value of 1 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_pkt.msk_data_5> (without init value) has a constant value of 1 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_pkt.msk_data_7> (without init value) has a constant value of 1 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <status_end_addr_1> (without init value) has a constant value of 0 in block <udp_build_status>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_end_addr_2> (without init value) has a constant value of 0 in block <udp_build_status>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_end_addr_4> (without init value) has a constant value of 0 in block <udp_build_status>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <testModeFsm_process.state> in Unit <glib_sram_interface_ioControl> is equivalent to the following FF/Latch, which will be removed : <bistModeEnable_from_fsm> 
INFO:Xst:2261 - The FF/Latch <serial.sdv_reg> in Unit <PRBS> is equivalent to the following FF/Latch, which will be removed : <parallel.pdv_reg> 
INFO:Xst:2261 - The FF/Latch <sdv> in Unit <PRBS> is equivalent to the following FF/Latch, which will be removed : <pdv> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_10> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_10> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_11> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_11> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_12> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_12> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_13> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_13> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_14> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_14> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_0> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_0> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_15> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_15> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_20> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_20> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_1> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_1> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_16> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_16> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_21> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_21> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_2> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_2> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_17> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_17> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_22> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_22> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_3> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_3> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_18> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_18> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_23> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_23> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_4> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_4> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_19> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_19> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_24> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_24> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_5> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_5> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_25> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_25> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_30> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_30> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_6> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_6> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_26> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_26> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_31> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_31> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_7> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_7> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_27> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_27> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_8> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_8> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_28> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_28> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_9> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_9> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_29> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_29> 
INFO:Xst:2261 - The FF/Latch <random.y_0> in Unit <udp_rarp_block> is equivalent to the following FF/Latch, which will be removed : <rndm_0> 
INFO:Xst:2261 - The FF/Latch <random.y_1> in Unit <udp_rarp_block> is equivalent to the following FF/Latch, which will be removed : <rndm_1> 
INFO:Xst:2261 - The FF/Latch <random.y_2> in Unit <udp_rarp_block> is equivalent to the following FF/Latch, which will be removed : <rndm_2> 
INFO:Xst:2261 - The FF/Latch <random.y_3> in Unit <udp_rarp_block> is equivalent to the following FF/Latch, which will be removed : <rndm_3> 
INFO:Xst:2261 - The FF/Latch <random.y_4> in Unit <udp_rarp_block> is equivalent to the following FF/Latch, which will be removed : <rndm_4> 
INFO:Xst:2261 - The FF/Latch <rarp_end_addr_0> in Unit <udp_rarp_block> is equivalent to the following 2 FFs/Latches, which will be removed : <rarp_end_addr_3> <rarp_end_addr_5> 
INFO:Xst:2261 - The FF/Latch <arp_end_addr_0> in Unit <udp_build_arp> is equivalent to the following 2 FFs/Latches, which will be removed : <arp_end_addr_3> <arp_end_addr_5> 
INFO:Xst:2261 - The FF/Latch <status_end_addr_0> in Unit <udp_build_status> is equivalent to the following 3 FFs/Latches, which will be removed : <status_end_addr_3> <status_end_addr_5> <status_end_addr_6> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <system/sram1_if/sramInterfaceIoControl/FSM_3> on signal <ack_process.ack_ctrl[1:3]> with user encoding.
Optimizing FSM <system/sram2_if/sramInterfaceIoControl/FSM_3> on signal <ack_process.ack_ctrl[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <system/sram1_if/bist/FSM_6> on signal <main_process.state[1:3]> with user encoding.
Optimizing FSM <system/sram2_if/bist/FSM_6> on signal <main_process.state[1:3]> with user encoding.
---------------------------------
 State               | Encoding
---------------------------------
 e0_idle             | 000
 e1_initialdelay     | 001
 e2_writedata        | 010
 e3_readdatadelay    | 011
 e4_readdata         | 100
 e5_comparedatadelay | 101
 e6_comparedata      | 110
 e7_testresult       | 111
---------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <system/sram1_if/sramInterface/FSM_4> on signal <control_process.writeState[1:2]> with user encoding.
Optimizing FSM <system/sram2_if/sramInterface/FSM_4> on signal <control_process.writeState[1:2]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 e0_idle     | 00
 e1_write    | 01
 e2_writeend | 10
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <system/sram1_if/sramInterface/FSM_5> on signal <control_process.readState[1:2]> with user encoding.
Optimizing FSM <system/sram2_if/sramInterface/FSM_5> on signal <control_process.readState[1:2]> with user encoding.
------------------------
 State      | Encoding
------------------------
 e0_idle    | 00
 e1_read    | 01
 e2_readend | 10
------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <system/cdce_synch/FSM_21> on signal <cdce_control.state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/FSM_1> on signal <state[1:3]> with user encoding.
Optimizing FSM <system/phy_en.phy_ipb_ctrl/trans/sm/FSM_1> on signal <state[1:3]> with user encoding.
--------------------------
 State        | Encoding
--------------------------
 st_idle      | 000
 st_hdr       | 001
 st_addr      | 010
 st_bus_cycle | 011
 st_rmw_1     | 100
 st_rmw_2     | 101
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/FSM_0> on signal <state[1:7]> with one-hot encoding.
Optimizing FSM <system/phy_en.phy_ipb_ctrl/trans/iface/FSM_0> on signal <state[1:7]> with one-hot encoding.
------------------------
 State      | Encoding
------------------------
 st_idle    | 0000001
 st_first   | 0000010
 st_hdr     | 0000100
 st_prebody | 0001000
 st_body    | 0100000
 st_done    | 0010000
 st_gap     | 1000000
------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <system/ipb_sys_regs/FSM_2> on signal <ack_ctrl[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <system/i2c_s/FSM_17> on signal <i2c_state[1:4]> with user encoding.
-------------------------------
 State             | Encoding
-------------------------------
 idle              | 0000
 start             | 0001
 read_slv_addr     | 0010
 check_slv_addr    | 0011
 read_reg_addr     | 0100
 send_reg_addr_ack | 0101
 read_byte         | 0110
 send_byte_ack     | 0111
 send_byte         | 1000
 read_byte_ack     | 1001
 check_byte_ack    | 1010
 stop              | 1011
-------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <system/flash_if/flashInterface/FSM_9> on signal <main_process.c_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 c_s0  | 00
 c_s1  | 01
 c_s2  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <system/flash_if/flashInterface/FSM_7> on signal <main_process.w_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 w_s0  | 00
 w_s1  | 01
 w_s2  | 11
 w_s3  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <system/flash_if/flashInterface/FSM_8> on signal <main_process.r_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 r_s0  | 00
 r_s1  | 01
 r_s2  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <system/icap_if/confFsm/FSM_12> on signal <main_process.state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 s0    | 000
 s1    | 001
 s2    | 010
 s3    | 011
 s4    | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <system/icap_if/icapInterface/FSM_10> on signal <main_process.w_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 w_s0  | 000
 w_s1  | 001
 w_s2  | 010
 w_s3  | 011
 w_s4  | 100
 w_s5  | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <system/icap_if/icapInterface/FSM_11> on signal <main_process.r_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 r_s0  | 00
 r_s1  | 01
 r_s2  | 10
 r_s3  | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <system/i2c_ro/FSM_18> on signal <i2c_state[1:4]> with user encoding.
-------------------------------
 State             | Encoding
-------------------------------
 idle              | 0000
 start             | 0001
 read_slv_addr     | 0010
 check_slv_addr    | 0011
 read_reg_addr     | 0100
 send_reg_addr_ack | 0101
 read_byte         | 0110
 send_byte_ack     | 0111
 send_byte         | 1000
 read_byte_ack     | 1001
 check_byte_ack    | 1010
 stop              | 1011
-------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <system/mst.i2c_m/u1/FSM_13> on signal <datafsm[1:4]> with user encoding.
------------------------------
 State            | Encoding
------------------------------
 idle             | 0000
 startcondition_1 | 0001
 startcondition_2 | 0010
 stopcondition_1  | 0011
 stopcondition_2  | 0100
 writebyte        | 0101
 getack           | 0110
 readbyte         | 0111
 sendack          | 1000
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <system/mst.i2c_m/u2/FSM_14> on signal <chopexecfsm[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 a     | 01
 b     | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <system/mst.i2c_m/u2/FSM_15> on signal <ctrlfsm[1:4]> with user encoding.
----------------------------
 State          | Encoding
----------------------------
 idle           | 0000
 req_startclk   | 0001
 req_start_1    | 0010
 req_chipaddr_1 | 0011
 req_getack_1   | 0100
 req_regaddr    | 0101
 req_getack_2   | 0110
 req_wrdata     | 0111
 req_getack_3   | 1000
 req_stop_1     | unreached
 req_start_2    | 1010
 req_chipaddr_2 | 1011
 req_getack_4   | 1100
 req_rddata     | 1101
 req_sendack    | 1110
 req_stop_2     | 1111
----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <system/eep.i2c_eep/FSM_16> on signal <i2c_state[1:4]> with user encoding.
------------------------
 State      | Encoding
------------------------
 idle       | 0000
 send_start | 0001
 send_byte  | 0010
 read_ack   | 0011
 read_byte  | 0100
 send_ack   | 0101
 send_nack  | 0110
 send_stop  | 0111
 done       | 1000
------------------------
WARNING:Xst:1710 - FF/Latch <rarp_req_block.req_end_0> (without init value) has a constant value of 1 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <next_addr.addr_to_set_buf_0> (without init value) has a constant value of 0 in block <udp_build_arp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <littleendian.unreliable_data_15> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_14> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_12> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_11> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_10> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_9> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_8> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_7> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_6> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_4> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_3> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_2> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_1> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_0> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <resend.pkt_data_11> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <resend.pkt_data_10> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <resend.pkt_data_8> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <resend.pkt_data_3> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <resend.pkt_data_2> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <resend.pkt_data_0> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.unreliable_data_27> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.unreliable_data_26> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.unreliable_data_25> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.unreliable_data_24> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.unreliable_data_19> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.unreliable_data_18> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_request.pkt_data_42> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_request.pkt_data_41> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_request.pkt_data_34> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_request.pkt_data_33> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_request.pkt_data_27> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_request.pkt_data_26> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_request.pkt_data_25> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_request.pkt_data_19> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_request.pkt_data_18> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_request.pkt_data_17> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_request.pkt_data_11> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_request.pkt_data_10> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_request.pkt_data_9> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_request.pkt_data_3> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_request.pkt_data_2> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_request.pkt_data_1> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_27> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_26> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_25> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_24> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_23> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_22> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_20> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_19> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_18> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_17> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_16> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ipbus_pkt.pkt_data_7> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ipbus_pkt.pkt_data_5> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ipbus_pkt.pkt_data_3> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ipbus_pkt.pkt_data_2> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ipbus_pkt.pkt_data_1> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_23> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_22> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_21> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_20> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_18> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_17> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_15> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_14> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_13> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_12> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_10> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_9> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_8> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_7> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_6> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_5> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_4> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_3> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_2> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_1> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_0> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.unreliable_data_17> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.unreliable_data_16> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.unreliable_data_11> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.unreliable_data_10> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.unreliable_data_9> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.unreliable_data_8> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.unreliable_data_3> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.unreliable_data_2> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.unreliable_data_1> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.unreliable_data_0> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.reliable_data_3> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.reliable_data_2> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.reliable_data_1> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.reliable_data_0> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.reliable_data_7> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.reliable_data_6> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.reliable_data_4> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.reliable_data_3> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.reliable_data_2> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.reliable_data_1> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.reliable_data_0> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ipbus_pkt.pkt_data_21> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ipbus_pkt.pkt_data_19> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ipbus_pkt.pkt_data_18> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ipbus_pkt.pkt_data_13> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ipbus_pkt.pkt_data_11> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ipbus_pkt.pkt_data_10> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <do_cksum.payload_len_15> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <do_cksum.payload_len_14> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_to_set_0> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_block.addr_to_set_buf_12> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_block.addr_to_set_buf_11> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_block.addr_to_set_buf_10> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_block.addr_to_set_buf_9> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_block.addr_to_set_buf_8> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_block.addr_to_set_buf_7> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_block.addr_to_set_buf_6> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_addr_block.addr_to_set_buf_12> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_addr_block.addr_to_set_buf_11> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_addr_block.addr_to_set_buf_10> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_addr_block.addr_to_set_buf_9> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_addr_block.addr_to_set_buf_8> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_addr_block.addr_to_set_buf_7> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_addr_block.addr_to_set_buf_6> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <next_addr_block.addr_to_set_buf_0> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_block.addr_to_set_buf_0> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <int_data_ping_0> (without init value) has a constant value of 0 in block <udp_build_ping>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <int_data_ping_1> (without init value) has a constant value of 0 in block <udp_build_ping>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <int_data_ping_2> (without init value) has a constant value of 0 in block <udp_build_ping>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <int_data_ping_4> (without init value) has a constant value of 0 in block <udp_build_ping>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <int_data_ping_5> (without init value) has a constant value of 0 in block <udp_build_ping>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <int_data_ping_6> (without init value) has a constant value of 0 in block <udp_build_ping>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <int_data_ping_7> (without init value) has a constant value of 0 in block <udp_build_ping>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_to_set_0> (without init value) has a constant value of 0 in block <udp_build_ping>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_addr.addr_to_set_buf_6> (without init value) has a constant value of 0 in block <udp_build_ping>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_addr.addr_to_set_buf_7> (without init value) has a constant value of 0 in block <udp_build_ping>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_addr.addr_to_set_buf_8> (without init value) has a constant value of 0 in block <udp_build_ping>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_addr.addr_to_set_buf_9> (without init value) has a constant value of 0 in block <udp_build_ping>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_addr.addr_to_set_buf_10> (without init value) has a constant value of 0 in block <udp_build_ping>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_addr.addr_to_set_buf_11> (without init value) has a constant value of 0 in block <udp_build_ping>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_addr.addr_to_set_buf_12> (without init value) has a constant value of 0 in block <udp_build_ping>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <next_addr.addr_to_set_buf_0> (without init value) has a constant value of 0 in block <udp_build_ping>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_to_set_0> (without init value) has a constant value of 0 in block <udp_build_status>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_to_set_6> (without init value) has a constant value of 0 in block <udp_build_status>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <next_addr.addr_to_set_buf_0> (without init value) has a constant value of 0 in block <udp_build_status>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_addr.addr_to_set_buf_6> (without init value) has a constant value of 0 in block <udp_build_status>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lo_byte_calc.lo_byte_int_8> (without init value) has a constant value of 0 in block <udp_byte_sum>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <header_99> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_98> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_97> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_96> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_95> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_94> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_93> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_92> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_91> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_90> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_89> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_88> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_87> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_86> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_85> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_84> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_83> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_82> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_81> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_80> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_79> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_78> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_77> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_76> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_75> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_74> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_73> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_72> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_127> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_126> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_125> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_124> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_123> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_122> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_121> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_120> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_119> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_118> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_117> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_116> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_115> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_114> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_113> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_112> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_111> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_110> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_109> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_108> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_107> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_106> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_105> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_104> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_103> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_102> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_101> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_100> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_43> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_42> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_41> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_40> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_39> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_38> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_37> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_36> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_35> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_34> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_33> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_32> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_31> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_30> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_29> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_28> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_27> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_26> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_25> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_24> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_7> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_6> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_5> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_4> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_3> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_2> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_1> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_0> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_71> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_70> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_69> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_68> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_67> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_66> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_65> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_64> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_63> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_62> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_61> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_60> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_59> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_58> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_57> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_56> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_55> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_54> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_53> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_52> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_51> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_50> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_49> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_48> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_47> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_46> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_45> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_44> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <state_machine.addr_to_set_int_12> (without init value) has a constant value of 0 in block <udp_tx_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_machine.addr_to_set_int_11> (without init value) has a constant value of 0 in block <udp_tx_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_machine.addr_to_set_int_10> (without init value) has a constant value of 0 in block <udp_tx_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_machine.addr_to_set_int_9> (without init value) has a constant value of 0 in block <udp_tx_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_machine.addr_to_set_int_8> (without init value) has a constant value of 0 in block <udp_tx_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_machine.addr_to_set_int_7> (without init value) has a constant value of 0 in block <udp_tx_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_machine.addr_to_set_int_6> (without init value) has a constant value of 0 in block <udp_tx_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_machine.addr_to_set_int_5> (without init value) has a constant value of 0 in block <udp_tx_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_machine.addr_to_set_int_4> (without init value) has a constant value of 0 in block <udp_tx_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_machine.addr_to_set_int_3> (without init value) has a constant value of 0 in block <udp_tx_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_machine.addr_to_set_int_2> (without init value) has a constant value of 0 in block <udp_tx_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_machine.addr_to_set_int_0> (without init value) has a constant value of 0 in block <udp_tx_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_build_data.pay_len_15> (without init value) has a constant value of 0 in block <udp_tx_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_build_data.pay_len_14> (without init value) has a constant value of 0 in block <udp_tx_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_build_data.pay_len_13> (without init value) has a constant value of 0 in block <udp_tx_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_build_data.pay_len_1> (without init value) has a constant value of 0 in block <udp_tx_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_build_data.pay_len_0> (without init value) has a constant value of 0 in block <udp_tx_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_d_3> (without init value) has a constant value of 0 in block <transactor_sm>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance clk_bufgmux in unit glib_sram_interface_ioControl of type BUFGMUX has been replaced by BUFGCTRL
INFO:Xst:1901 - Instance bufg_mux in unit cdce_synchronizer of type BUFGMUX has been replaced by BUFGCTRL
INFO:Xst:1901 - Instance clkf_buf in unit ttclk_mmcm of type BUFH has been replaced by BUFHCE
INFO:Xst:1901 - Instance clkout1_buf in unit ttclk_mmcm of type BUFH has been replaced by BUFHCE
INFO:Xst:2261 - The FF/Latch <ipbus_pkt.pkt_data_0> in Unit <udp_packet_parser> is equivalent to the following 4 FFs/Latches, which will be removed : <ipbus_pkt.pkt_data_4> <ipbus_pkt.pkt_data_6> <ipbus_pkt.pkt_data_9> <ipbus_pkt.pkt_data_15> 
INFO:Xst:2261 - The FF/Latch <ping.pkt_data_11> in Unit <udp_packet_parser> is equivalent to the following FF/Latch, which will be removed : <ping.pkt_data_16> 
INFO:Xst:2261 - The FF/Latch <status_request.pkt_data_0> in Unit <udp_packet_parser> is equivalent to the following 5 FFs/Latches, which will be removed : <status_request.pkt_data_4> <status_request.pkt_data_5> <status_request.pkt_data_6> <status_request.pkt_data_7> <status_request.pkt_data_35> 
INFO:Xst:2261 - The FF/Latch <ip_pkt.pkt_mask_0> in Unit <udp_packet_parser> is equivalent to the following 5 FFs/Latches, which will be removed : <rarp.pkt_mask_0> <ping.pkt_mask_0> <ipbus_pkt.pkt_mask_0> <ipbus_mask.pkt_mask_0> <arp.pkt_mask_0> 
INFO:Xst:2261 - The FF/Latch <littleendian.reliable_data_5> in Unit <udp_packet_parser> is equivalent to the following 12 FFs/Latches, which will be removed : <bigendian.reliable_data_4> <bigendian.reliable_data_5> <bigendian.reliable_data_6> <bigendian.reliable_data_7> <bigendian.unreliable_data_4> <bigendian.unreliable_data_5> <bigendian.unreliable_data_6> <bigendian.unreliable_data_7> <littleendian.unreliable_data_5> <littleendian.unreliable_data_28> <littleendian.unreliable_data_30> <littleendian.unreliable_data_31> 
INFO:Xst:2261 - The FF/Latch <resend.pkt_data_1> in Unit <udp_packet_parser> is equivalent to the following 4 FFs/Latches, which will be removed : <resend.pkt_data_4> <resend.pkt_data_5> <resend.pkt_data_6> <resend.pkt_data_7> 
INFO:Xst:2261 - The FF/Latch <DATA_O_1> in Unit <icap_interface_fsm> is equivalent to the following FF/Latch, which will be removed : <DATA_O_2> 
INFO:Xst:2261 - The FF/Latch <DATA_O_4> in Unit <icap_interface_fsm> is equivalent to the following 7 FFs/Latches, which will be removed : <DATA_O_7> <DATA_O_9> <DATA_O_11> <DATA_O_13> <DATA_O_18> <DATA_O_24> <DATA_O_30> 
INFO:Xst:2261 - The FF/Latch <DATA_O_5> in Unit <icap_interface_fsm> is equivalent to the following 12 FFs/Latches, which will be removed : <DATA_O_6> <DATA_O_8> <DATA_O_10> <DATA_O_12> <DATA_O_14> <DATA_O_16> <DATA_O_19> <DATA_O_20> <DATA_O_23> <DATA_O_25> <DATA_O_27> <DATA_O_31> 
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Virtex6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    regs_10_7 in unit <i2c_slave_core>
    regs_9_7 in unit <i2c_slave_core>
    regs_8_7 in unit <i2c_slave_core>
    regs_7_7 in unit <i2c_slave_core>
    regs_6_7 in unit <i2c_slave_core>
    regs_5_7 in unit <i2c_slave_core>
    regs_4_7 in unit <i2c_slave_core>
    regs_3_7 in unit <i2c_slave_core>
    regs_2_7 in unit <i2c_slave_core>
    regs_1_7 in unit <i2c_slave_core>
    regs_10_1 in unit <i2c_slave_core>
    regs_10_2 in unit <i2c_slave_core>
    regs_10_0 in unit <i2c_slave_core>
    regs_10_4 in unit <i2c_slave_core>
    regs_10_5 in unit <i2c_slave_core>
    regs_10_3 in unit <i2c_slave_core>
    regs_10_6 in unit <i2c_slave_core>
    regs_9_1 in unit <i2c_slave_core>
    regs_9_2 in unit <i2c_slave_core>
    regs_9_0 in unit <i2c_slave_core>
    regs_9_3 in unit <i2c_slave_core>
    regs_9_4 in unit <i2c_slave_core>
    regs_9_6 in unit <i2c_slave_core>
    regs_9_5 in unit <i2c_slave_core>
    regs_8_0 in unit <i2c_slave_core>
    regs_8_1 in unit <i2c_slave_core>
    regs_8_3 in unit <i2c_slave_core>
    regs_8_4 in unit <i2c_slave_core>
    regs_8_2 in unit <i2c_slave_core>
    regs_8_5 in unit <i2c_slave_core>
    regs_8_6 in unit <i2c_slave_core>
    regs_7_0 in unit <i2c_slave_core>
    regs_7_1 in unit <i2c_slave_core>
    regs_7_2 in unit <i2c_slave_core>
    regs_7_3 in unit <i2c_slave_core>
    regs_7_5 in unit <i2c_slave_core>
    regs_7_6 in unit <i2c_slave_core>
    regs_7_4 in unit <i2c_slave_core>
    regs_6_0 in unit <i2c_slave_core>
    regs_6_2 in unit <i2c_slave_core>
    regs_6_3 in unit <i2c_slave_core>
    regs_6_1 in unit <i2c_slave_core>
    regs_6_4 in unit <i2c_slave_core>
    regs_6_5 in unit <i2c_slave_core>
    regs_5_0 in unit <i2c_slave_core>
    regs_6_6 in unit <i2c_slave_core>
    regs_5_2 in unit <i2c_slave_core>
    regs_5_3 in unit <i2c_slave_core>
    regs_5_1 in unit <i2c_slave_core>
    regs_5_5 in unit <i2c_slave_core>
    regs_5_6 in unit <i2c_slave_core>
    regs_5_4 in unit <i2c_slave_core>
    regs_4_0 in unit <i2c_slave_core>
    regs_4_2 in unit <i2c_slave_core>
    regs_4_3 in unit <i2c_slave_core>
    regs_4_1 in unit <i2c_slave_core>
    regs_4_4 in unit <i2c_slave_core>
    regs_4_5 in unit <i2c_slave_core>
    regs_3_0 in unit <i2c_slave_core>
    regs_4_6 in unit <i2c_slave_core>
    regs_3_1 in unit <i2c_slave_core>
    regs_3_2 in unit <i2c_slave_core>
    regs_3_4 in unit <i2c_slave_core>
    regs_3_5 in unit <i2c_slave_core>
    regs_3_3 in unit <i2c_slave_core>
    regs_2_0 in unit <i2c_slave_core>
    regs_3_6 in unit <i2c_slave_core>
    regs_2_2 in unit <i2c_slave_core>
    regs_2_3 in unit <i2c_slave_core>
    regs_2_1 in unit <i2c_slave_core>
    regs_2_4 in unit <i2c_slave_core>
    regs_2_5 in unit <i2c_slave_core>
    regs_1_0 in unit <i2c_slave_core>
    regs_2_6 in unit <i2c_slave_core>
    regs_1_1 in unit <i2c_slave_core>
    regs_1_2 in unit <i2c_slave_core>
    regs_1_4 in unit <i2c_slave_core>
    regs_1_5 in unit <i2c_slave_core>
    regs_1_3 in unit <i2c_slave_core>
    regs_1_6 in unit <i2c_slave_core>
    sck in unit <spi_master>
    ip_addr_0 in unit <ip_mac_select>
    mac_addr_0 in unit <ip_mac_select>
    ip_addr_1 in unit <ip_mac_select>
    ip_addr_2 in unit <ip_mac_select>
    ip_addr_4 in unit <ip_mac_select>
    ip_addr_5 in unit <ip_mac_select>
    ip_addr_3 in unit <ip_mac_select>
    ip_addr_7 in unit <ip_mac_select>
    ip_addr_8 in unit <ip_mac_select>
    ip_addr_6 in unit <ip_mac_select>
    ip_addr_10 in unit <ip_mac_select>
    ip_addr_11 in unit <ip_mac_select>
    ip_addr_9 in unit <ip_mac_select>
    ip_addr_12 in unit <ip_mac_select>
    ip_addr_13 in unit <ip_mac_select>
    ip_addr_14 in unit <ip_mac_select>
    ip_addr_15 in unit <ip_mac_select>
    ip_addr_17 in unit <ip_mac_select>
    ip_addr_18 in unit <ip_mac_select>
    ip_addr_16 in unit <ip_mac_select>
    ip_addr_20 in unit <ip_mac_select>
    ip_addr_21 in unit <ip_mac_select>
    ip_addr_19 in unit <ip_mac_select>
    ip_addr_23 in unit <ip_mac_select>
    ip_addr_24 in unit <ip_mac_select>
    ip_addr_22 in unit <ip_mac_select>
    ip_addr_25 in unit <ip_mac_select>
    ip_addr_26 in unit <ip_mac_select>
    ip_addr_27 in unit <ip_mac_select>
    ip_addr_28 in unit <ip_mac_select>
    ip_addr_30 in unit <ip_mac_select>
    ip_addr_31 in unit <ip_mac_select>
    ip_addr_29 in unit <ip_mac_select>
    mac_addr_1 in unit <ip_mac_select>
    mac_addr_2 in unit <ip_mac_select>
    mac_addr_3 in unit <ip_mac_select>
    mac_addr_5 in unit <ip_mac_select>
    mac_addr_6 in unit <ip_mac_select>
    mac_addr_4 in unit <ip_mac_select>
    mac_addr_7 in unit <ip_mac_select>
    mac_addr_8 in unit <ip_mac_select>
    mac_addr_9 in unit <ip_mac_select>
    mac_addr_10 in unit <ip_mac_select>
    mac_addr_12 in unit <ip_mac_select>
    mac_addr_13 in unit <ip_mac_select>
    mac_addr_11 in unit <ip_mac_select>
    mac_addr_15 in unit <ip_mac_select>
    mac_addr_16 in unit <ip_mac_select>
    mac_addr_14 in unit <ip_mac_select>
    mac_addr_18 in unit <ip_mac_select>
    mac_addr_19 in unit <ip_mac_select>
    mac_addr_17 in unit <ip_mac_select>
    mac_addr_20 in unit <ip_mac_select>
    mac_addr_21 in unit <ip_mac_select>
    mac_addr_22 in unit <ip_mac_select>
    mac_addr_23 in unit <ip_mac_select>
    mac_addr_25 in unit <ip_mac_select>
    mac_addr_26 in unit <ip_mac_select>
    mac_addr_24 in unit <ip_mac_select>
    mac_addr_27 in unit <ip_mac_select>
    mac_addr_28 in unit <ip_mac_select>
    mac_addr_29 in unit <ip_mac_select>
    mac_addr_30 in unit <ip_mac_select>
    mac_addr_32 in unit <ip_mac_select>
    mac_addr_33 in unit <ip_mac_select>
    mac_addr_31 in unit <ip_mac_select>
    mac_addr_34 in unit <ip_mac_select>
    mac_addr_35 in unit <ip_mac_select>
    mac_addr_36 in unit <ip_mac_select>
    mac_addr_37 in unit <ip_mac_select>
    mac_addr_39 in unit <ip_mac_select>
    mac_addr_40 in unit <ip_mac_select>
    mac_addr_38 in unit <ip_mac_select>
    mac_addr_42 in unit <ip_mac_select>
    mac_addr_43 in unit <ip_mac_select>
    mac_addr_41 in unit <ip_mac_select>
    mac_addr_45 in unit <ip_mac_select>
    mac_addr_46 in unit <ip_mac_select>
    mac_addr_44 in unit <ip_mac_select>
    mac_addr_47 in unit <ip_mac_select>
    parallel.pattern_6 in unit <PRBS>
    serial.pattern_6 in unit <PRBS>
    parallel.pattern_0 in unit <PRBS>
    parallel.pattern_1 in unit <PRBS>
    parallel.pattern_2 in unit <PRBS>
    parallel.pattern_3 in unit <PRBS>
    parallel.pattern_4 in unit <PRBS>
    parallel.pattern_5 in unit <PRBS>
    serial.pattern_0 in unit <PRBS>
    serial.pattern_1 in unit <PRBS>
    serial.pattern_2 in unit <PRBS>
    serial.pattern_3 in unit <PRBS>
    serial.pattern_4 in unit <PRBS>
    serial.pattern_5 in unit <PRBS>

WARNING:Xst:2042 - Unit i2c_bitwise: 4 internal tristates are replaced by logic (pull-up yes): scl_o<0>, scl_o<1>, sda_o<0>, sda_o<1>.

Optimizing unit <glib_top> ...

Optimizing unit <user_logic> ...

Optimizing unit <high_speed> ...

Optimizing unit <high_speed_gtx> ...

Optimizing unit <glib_sram_interface_wrapper> ...

Optimizing unit <reset_sync> ...

Optimizing unit <V6_GTXWIZARD_GTX> ...

Optimizing unit <sync_block> ...

Optimizing unit <cdce_phase_mon_v2_wrapper> ...

Optimizing unit <ttclk_mmcm> ...

Optimizing unit <udp_DualPortRAM> ...

Optimizing unit <transactor> ...

Optimizing unit <flash_interface_wrapper> ...

Optimizing unit <icap_interface_wrapper> ...

Optimizing unit <i2c_master_core> ...

Optimizing unit <glib_pll> ...

Optimizing unit <system_core> ...

Optimizing unit <glib_sram_interface_ioControl> ...

Optimizing unit <glib_sram_interface_bist> ...

Optimizing unit <PRBS> ...

Optimizing unit <glib_sram_interface> ...

Optimizing unit <ip_mac_select> ...

Optimizing unit <ipbus_to_wb_bridge> ...

Optimizing unit <ipbus_user_fabric> ...

Optimizing unit <eth_v6_basex> ...

Optimizing unit <v6_emac_v2_3_basex_block> ...

Optimizing unit <v6_gtxwizard_top> ...

Optimizing unit <V6_GTXWIZARD> ...

Optimizing unit <DOUBLE_RESET> ...

Optimizing unit <eth_v6_sgmii> ...

Optimizing unit <v6_emac_v2_3_sgmii_block> ...

Optimizing unit <spi_master> ...

Optimizing unit <cdce_synchronizer> ...

Optimizing unit <cdce_phase_mon_v2> ...

Optimizing unit <ipbus_sys_fabric> ...

Optimizing unit <sram_flash_buffers> ...

Optimizing unit <ipbus_ctrl> ...

Optimizing unit <UDP_if> ...

Optimizing unit <udp_ipaddr_block> ...

Optimizing unit <udp_rarp_block> ...

Optimizing unit <udp_build_arp> ...

Optimizing unit <udp_packet_parser> ...
INFO:Xst:2261 - The FF/Latch <bigendian.unreliable_data_12> in Unit <udp_packet_parser> is equivalent to the following 4 FFs/Latches, which will be removed : <bigendian.unreliable_data_13> <bigendian.unreliable_data_14> <bigendian.unreliable_data_15> <littleendian.unreliable_data_13> 
INFO:Xst:2261 - The FF/Latch <ip_pkt.pkt_mask_1> in Unit <udp_packet_parser> is equivalent to the following 5 FFs/Latches, which will be removed : <rarp.pkt_mask_1> <ping.pkt_mask_1> <ipbus_pkt.pkt_mask_1> <ipbus_mask.pkt_mask_1> <arp.pkt_mask_1> 
INFO:Xst:2261 - The FF/Latch <resend.pkt_data_9> in Unit <udp_packet_parser> is equivalent to the following 3 FFs/Latches, which will be removed : <resend.pkt_data_12> <resend.pkt_data_14> <resend.pkt_data_15> 
INFO:Xst:2261 - The FF/Latch <ipbus_pkt.pkt_data_12> in Unit <udp_packet_parser> is equivalent to the following 2 FFs/Latches, which will be removed : <ipbus_pkt.pkt_data_17> <ipbus_pkt.pkt_data_23> 
INFO:Xst:2261 - The FF/Latch <status_request.pkt_data_8> in Unit <udp_packet_parser> is equivalent to the following 5 FFs/Latches, which will be removed : <status_request.pkt_data_12> <status_request.pkt_data_13> <status_request.pkt_data_14> <status_request.pkt_data_15> <status_request.pkt_data_43> 
INFO:Xst:2261 - The FF/Latch <ipbus_pkt.pkt_data_8> in Unit <udp_packet_parser> is equivalent to the following FF/Latch, which will be removed : <ipbus_pkt.pkt_data_14> 
INFO:Xst:2261 - The FF/Latch <ping.pkt_mask_2> in Unit <udp_packet_parser> is equivalent to the following FF/Latch, which will be removed : <ipbus_pkt.pkt_mask_2> 
INFO:Xst:2261 - The FF/Latch <status_request.pkt_data_16> in Unit <udp_packet_parser> is equivalent to the following 4 FFs/Latches, which will be removed : <status_request.pkt_data_20> <status_request.pkt_data_21> <status_request.pkt_data_22> <status_request.pkt_data_23> 
INFO:Xst:2261 - The FF/Latch <bigendian.unreliable_data_20> in Unit <udp_packet_parser> is equivalent to the following 4 FFs/Latches, which will be removed : <bigendian.unreliable_data_21> <bigendian.unreliable_data_22> <bigendian.unreliable_data_23> <littleendian.unreliable_data_21> 
INFO:Xst:2261 - The FF/Latch <ip_pkt.pkt_mask_2> in Unit <udp_packet_parser> is equivalent to the following 3 FFs/Latches, which will be removed : <rarp.pkt_mask_2> <ipbus_mask.pkt_mask_2> <arp.pkt_mask_2> 
INFO:Xst:2261 - The FF/Latch <ping.pkt_mask_3> in Unit <udp_packet_parser> is equivalent to the following FF/Latch, which will be removed : <ipbus_pkt.pkt_mask_3> 
INFO:Xst:2261 - The FF/Latch <status_request.pkt_data_24> in Unit <udp_packet_parser> is equivalent to the following 3 FFs/Latches, which will be removed : <status_request.pkt_data_28> <status_request.pkt_data_30> <status_request.pkt_data_31> 
INFO:Xst:2261 - The FF/Latch <ip_pkt.pkt_mask_3> in Unit <udp_packet_parser> is equivalent to the following 3 FFs/Latches, which will be removed : <rarp.pkt_mask_3> <ipbus_mask.pkt_mask_3> <arp.pkt_mask_3> 
INFO:Xst:2261 - The FF/Latch <bigendian.unreliable_data_28> in Unit <udp_packet_parser> is equivalent to the following 2 FFs/Latches, which will be removed : <bigendian.unreliable_data_30> <bigendian.unreliable_data_31> 
INFO:Xst:2261 - The FF/Latch <bigendian.unreliable_data_29> in Unit <udp_packet_parser> is equivalent to the following FF/Latch, which will be removed : <littleendian.unreliable_data_29> 
INFO:Xst:2261 - The FF/Latch <ip_pkt.pkt_mask_4> in Unit <udp_packet_parser> is equivalent to the following 2 FFs/Latches, which will be removed : <ipbus_mask.pkt_mask_4> <arp.pkt_mask_4> 
INFO:Xst:2261 - The FF/Latch <ping.pkt_mask_4> in Unit <udp_packet_parser> is equivalent to the following FF/Latch, which will be removed : <ipbus_pkt.pkt_mask_4> 
INFO:Xst:2261 - The FF/Latch <status_request.pkt_data_32> in Unit <udp_packet_parser> is equivalent to the following 2 FFs/Latches, which will be removed : <status_request.pkt_data_36> <status_request.pkt_data_39> 
INFO:Xst:2261 - The FF/Latch <ping.pkt_mask_5> in Unit <udp_packet_parser> is equivalent to the following FF/Latch, which will be removed : <ipbus_pkt.pkt_mask_5> 
INFO:Xst:2261 - The FF/Latch <ip_pkt.pkt_mask_5> in Unit <udp_packet_parser> is equivalent to the following 2 FFs/Latches, which will be removed : <ipbus_mask.pkt_mask_5> <arp.pkt_mask_5> 
INFO:Xst:2261 - The FF/Latch <status_request.pkt_data_40> in Unit <udp_packet_parser> is equivalent to the following 2 FFs/Latches, which will be removed : <status_request.pkt_data_44> <status_request.pkt_data_47> 
INFO:Xst:2261 - The FF/Latch <ping.pkt_mask_6> in Unit <udp_packet_parser> is equivalent to the following FF/Latch, which will be removed : <ipbus_pkt.pkt_mask_6> 
INFO:Xst:2261 - The FF/Latch <ip_pkt.pkt_mask_6> in Unit <udp_packet_parser> is equivalent to the following FF/Latch, which will be removed : <arp.pkt_mask_6> 
INFO:Xst:2261 - The FF/Latch <ping.pkt_mask_7> in Unit <udp_packet_parser> is equivalent to the following FF/Latch, which will be removed : <ipbus_pkt.pkt_mask_7> 
INFO:Xst:2261 - The FF/Latch <ip_pkt.pkt_mask_7> in Unit <udp_packet_parser> is equivalent to the following FF/Latch, which will be removed : <arp.pkt_mask_7> 

Optimizing unit <udp_build_payload> ...

Optimizing unit <udp_build_ping> ...

Optimizing unit <udp_build_resend> ...

Optimizing unit <udp_build_status> ...

Optimizing unit <udp_byte_sum> ...

Optimizing unit <udp_DualPortRAM_tx> ...

Optimizing unit <udp_status_buffer> ...
WARNING:Xst:1710 - FF/Latch <history_block.event_data_4> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <history_block.event_data_5> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <history_5> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <history_13> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <history_21> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <history_29> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <history_37> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <history_45> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <history_53> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <history_61> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <history_69> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <history_77> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <history_85> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <history_93> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <history_101> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <history_109> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <history_117> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <history_125> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <udp_do_rx_reset> ...

Optimizing unit <udp_rxram_mux> ...

Optimizing unit <udp_buffer_selector_1> ...

Optimizing unit <udp_rxram_shim> ...

Optimizing unit <udp_DualPortRAM_rx> ...

Optimizing unit <udp_buffer_selector_2> ...

Optimizing unit <udp_rxtransactor_if> ...

Optimizing unit <udp_tx_mux> ...

Optimizing unit <udp_txtransactor_if> ...

Optimizing unit <udp_clock_crossing_if> ...

Optimizing unit <transactor_sm> ...

Optimizing unit <transactor_if> ...

Optimizing unit <transactor_cfg> ...

Optimizing unit <stretcher> ...

Optimizing unit <clock_div> ...

Optimizing unit <system_regs> ...

Optimizing unit <i2c_slave_core> ...

Optimizing unit <rst_ctrl> ...

Optimizing unit <ipbus_master_arb> ...

Optimizing unit <flash_interface> ...

Optimizing unit <icap_interface_fsm> ...

Optimizing unit <flashIcap_ioControl> ...

Optimizing unit <icap_interface> ...

Optimizing unit <i2c_slave_core_ro> ...

Optimizing unit <i2c_bitwise> ...

Optimizing unit <i2c_ctrl> ...

Optimizing unit <sys_heartbeat> ...

Optimizing unit <i2c_eeprom_read> ...
WARNING:Xst:2677 - Node <startErrInj_rr> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <startErrInj_r> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <ERRORCOUNTER_O_8> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <ERRORCOUNTER_O_9> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <ERRORCOUNTER_O_10> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <ERRORCOUNTER_O_11> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <ERRORCOUNTER_O_12> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <ERRORCOUNTER_O_13> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <ERRORCOUNTER_O_14> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <ERRORCOUNTER_O_15> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <ERRORCOUNTER_O_16> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <ERRORCOUNTER_O_17> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <ERRORCOUNTER_O_18> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <ERRORCOUNTER_O_19> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <ERRORCOUNTER_O_20> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <STARTERRINJ_O> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <serial.pattern_5> of sequential type is unconnected in block <prbsPatterGenerator>.
WARNING:Xst:2677 - Node <serial.pattern_4> of sequential type is unconnected in block <prbsPatterGenerator>.
WARNING:Xst:2677 - Node <serial.pattern_3> of sequential type is unconnected in block <prbsPatterGenerator>.
WARNING:Xst:2677 - Node <serial.pattern_2> of sequential type is unconnected in block <prbsPatterGenerator>.
WARNING:Xst:2677 - Node <serial.pattern_1> of sequential type is unconnected in block <prbsPatterGenerator>.
WARNING:Xst:2677 - Node <serial.pattern_0> of sequential type is unconnected in block <prbsPatterGenerator>.
WARNING:Xst:2677 - Node <serial.sdv_reg> of sequential type is unconnected in block <prbsPatterGenerator>.
WARNING:Xst:2677 - Node <sdv> of sequential type is unconnected in block <prbsPatterGenerator>.
WARNING:Xst:2677 - Node <serial.pattern_6> of sequential type is unconnected in block <prbsPatterGenerator>.
WARNING:Xst:2677 - Node <serial.sdata_reg> of sequential type is unconnected in block <prbsPatterGenerator>.
WARNING:Xst:2677 - Node <sdata> of sequential type is unconnected in block <prbsPatterGenerator>.
WARNING:Xst:2677 - Node <startErrInj_rr> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <startErrInj_r> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <ERRORCOUNTER_O_8> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <ERRORCOUNTER_O_9> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <ERRORCOUNTER_O_10> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <ERRORCOUNTER_O_11> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <ERRORCOUNTER_O_12> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <ERRORCOUNTER_O_13> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <ERRORCOUNTER_O_14> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <ERRORCOUNTER_O_15> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <ERRORCOUNTER_O_16> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <ERRORCOUNTER_O_17> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <ERRORCOUNTER_O_18> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <ERRORCOUNTER_O_19> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <ERRORCOUNTER_O_20> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <STARTERRINJ_O> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <serial.pattern_5> of sequential type is unconnected in block <prbsPatterGenerator>.
WARNING:Xst:2677 - Node <serial.pattern_4> of sequential type is unconnected in block <prbsPatterGenerator>.
WARNING:Xst:2677 - Node <serial.pattern_3> of sequential type is unconnected in block <prbsPatterGenerator>.
WARNING:Xst:2677 - Node <serial.pattern_2> of sequential type is unconnected in block <prbsPatterGenerator>.
WARNING:Xst:2677 - Node <serial.pattern_1> of sequential type is unconnected in block <prbsPatterGenerator>.
WARNING:Xst:2677 - Node <serial.pattern_0> of sequential type is unconnected in block <prbsPatterGenerator>.
WARNING:Xst:2677 - Node <serial.sdv_reg> of sequential type is unconnected in block <prbsPatterGenerator>.
WARNING:Xst:2677 - Node <sdv> of sequential type is unconnected in block <prbsPatterGenerator>.
WARNING:Xst:2677 - Node <serial.pattern_6> of sequential type is unconnected in block <prbsPatterGenerator>.
WARNING:Xst:2677 - Node <serial.sdata_reg> of sequential type is unconnected in block <prbsPatterGenerator>.
WARNING:Xst:2677 - Node <sdata> of sequential type is unconnected in block <prbsPatterGenerator>.
WARNING:Xst:2677 - Node <previous_ack> of sequential type is unconnected in block <wb_bridge>.
WARNING:Xst:2677 - Node <previous_ack2> of sequential type is unconnected in block <wb_bridge>.
WARNING:Xst:2677 - Node <stb> of sequential type is unconnected in block <wb_bridge>.
WARNING:Xst:2677 - Node <SYNC_DONE_O> of sequential type is unconnected in block <cdce_synch>.
WARNING:Xst:2677 - Node <SYNC_BUSY_O> of sequential type is unconnected in block <cdce_synch>.
WARNING:Xst:2677 - Node <address_block.addr_int_11> of sequential type is unconnected in block <payload>.
WARNING:Xst:2677 - Node <address_block.addr_int_12> of sequential type is unconnected in block <payload>.
WARNING:Xst:2677 - Node <addra_11> of sequential type is unconnected in block <rx_ram_mux>.
WARNING:Xst:2677 - Node <addra_12> of sequential type is unconnected in block <rx_ram_mux>.
WARNING:Xst:2677 - Node <clean_block.clean_i_0> of sequential type is unconnected in block <internal_ram_selector>.
WARNING:Xst:2677 - Node <clean_block.clean_i_1> of sequential type is unconnected in block <internal_ram_selector>.
WARNING:Xst:2677 - Node <haddr_9> of sequential type is unconnected in block <iface>.
WARNING:Xst:2677 - Node <haddr_10> of sequential type is unconnected in block <iface>.
WARNING:Xst:2677 - Node <haddr_11> of sequential type is unconnected in block <iface>.
WARNING:Xst:2677 - Node <waddr_9> of sequential type is unconnected in block <iface>.
WARNING:Xst:2677 - Node <waddr_10> of sequential type is unconnected in block <iface>.
WARNING:Xst:2677 - Node <waddr_11> of sequential type is unconnected in block <iface>.
WARNING:Xst:2677 - Node <raddr_9> of sequential type is unconnected in block <iface>.
WARNING:Xst:2677 - Node <raddr_10> of sequential type is unconnected in block <iface>.
WARNING:Xst:2677 - Node <raddr_11> of sequential type is unconnected in block <iface>.
WARNING:Xst:2677 - Node <vec_out_0> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_1> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_2> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_3> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_4> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_5> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_6> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_7> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_8> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_9> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_10> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_11> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_12> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_13> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_14> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_15> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_16> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_17> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_18> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_19> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_20> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_21> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_22> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_23> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_24> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_25> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_26> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_27> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_28> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_29> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_30> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_31> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_32> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_33> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_34> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_35> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_36> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_37> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_38> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_39> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_40> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_41> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_42> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_43> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_44> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_45> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_46> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_47> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_48> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_49> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_50> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_51> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_52> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_53> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_54> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_55> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_56> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_57> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_58> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_59> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_60> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_61> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_62> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_63> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_64> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_65> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_66> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_67> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_68> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_69> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_70> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_71> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_72> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_73> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_74> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_75> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_76> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_77> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_78> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_79> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_82> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_83> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_84> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_85> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_86> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_87> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_88> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_89> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_90> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_91> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_92> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_93> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_94> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_95> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_96> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_97> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_98> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_99> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_100> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_101> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_102> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_103> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_104> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_105> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_106> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_107> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_108> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_109> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_110> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_111> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_112> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_113> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_114> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_115> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_116> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_117> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_118> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_119> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_120> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_121> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_122> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_123> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_124> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_125> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_126> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_127> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <d_edge> of sequential type is unconnected in block <stretch_tx>.
WARNING:Xst:2677 - Node <d_sync> of sequential type is unconnected in block <stretch_tx>.
WARNING:Xst:2677 - Node <d_sync_d> of sequential type is unconnected in block <stretch_tx>.
WARNING:Xst:2677 - Node <d25_d> of sequential type is unconnected in block <stretch_tx>.
WARNING:Xst:2677 - Node <q_i> of sequential type is unconnected in block <stretch_tx>.
WARNING:Xst:2677 - Node <d28> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <d25> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_0> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_1> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_2> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_3> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_4> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_5> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_6> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_7> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_8> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_9> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_10> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_11> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_12> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_13> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_14> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_15> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_16> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_17> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_18> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_19> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_20> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_21> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_22> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_23> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_24> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_25> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_26> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_27> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <d_edge> of sequential type is unconnected in block <stretch_rx>.
WARNING:Xst:2677 - Node <d_sync> of sequential type is unconnected in block <stretch_rx>.
WARNING:Xst:2677 - Node <d_sync_d> of sequential type is unconnected in block <stretch_rx>.
WARNING:Xst:2677 - Node <d25_d> of sequential type is unconnected in block <stretch_rx>.
WARNING:Xst:2677 - Node <q_i> of sequential type is unconnected in block <stretch_rx>.
WARNING:Xst:2677 - Node <d28> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <d25> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_0> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_1> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_2> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_3> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_4> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_5> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_6> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_7> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_8> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_9> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_10> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_11> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_12> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_13> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_14> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_15> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_16> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_17> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_18> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_19> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_20> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_21> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_22> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_23> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_24> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_25> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_26> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_27> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <address_block.addr_int_11> of sequential type is unconnected in block <payload>.
WARNING:Xst:2677 - Node <address_block.addr_int_12> of sequential type is unconnected in block <payload>.
WARNING:Xst:2677 - Node <addra_11> of sequential type is unconnected in block <rx_ram_mux>.
WARNING:Xst:2677 - Node <addra_12> of sequential type is unconnected in block <rx_ram_mux>.
WARNING:Xst:2677 - Node <clean_block.clean_i_0> of sequential type is unconnected in block <internal_ram_selector>.
WARNING:Xst:2677 - Node <clean_block.clean_i_1> of sequential type is unconnected in block <internal_ram_selector>.
WARNING:Xst:2677 - Node <haddr_9> of sequential type is unconnected in block <iface>.
WARNING:Xst:2677 - Node <haddr_10> of sequential type is unconnected in block <iface>.
WARNING:Xst:2677 - Node <haddr_11> of sequential type is unconnected in block <iface>.
WARNING:Xst:2677 - Node <waddr_9> of sequential type is unconnected in block <iface>.
WARNING:Xst:2677 - Node <waddr_10> of sequential type is unconnected in block <iface>.
WARNING:Xst:2677 - Node <waddr_11> of sequential type is unconnected in block <iface>.
WARNING:Xst:2677 - Node <raddr_9> of sequential type is unconnected in block <iface>.
WARNING:Xst:2677 - Node <raddr_10> of sequential type is unconnected in block <iface>.
WARNING:Xst:2677 - Node <raddr_11> of sequential type is unconnected in block <iface>.
WARNING:Xst:2677 - Node <vec_out_0> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_1> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_2> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_3> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_4> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_5> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_6> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_7> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_8> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_9> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_10> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_11> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_12> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_13> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_14> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_15> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_16> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_17> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_18> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_19> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_20> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_21> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_22> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_23> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_24> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_25> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_26> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_27> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_28> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_29> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_30> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_31> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_32> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_33> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_34> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_35> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_36> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_37> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_38> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_39> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_40> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_41> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_42> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_43> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_44> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_45> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_46> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_47> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_48> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_49> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_50> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_51> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_52> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_53> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_54> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_55> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_56> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_57> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_58> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_59> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_60> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_61> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_62> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_63> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_64> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_65> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_66> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_67> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_68> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_69> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_70> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_71> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_72> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_73> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_74> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_75> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_76> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_77> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_78> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_79> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_82> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_83> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_84> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_85> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_86> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_87> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_88> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_89> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_90> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_91> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_92> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_93> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_94> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_95> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_96> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_97> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_98> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_99> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_100> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_101> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_102> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_103> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_104> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_105> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_106> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_107> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_108> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_109> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_110> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_111> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_112> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_113> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_114> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_115> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_116> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_117> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_118> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_119> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_120> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_121> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_122> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_123> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_124> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_125> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_126> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_127> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <d_edge> of sequential type is unconnected in block <stretch_tx>.
WARNING:Xst:2677 - Node <d_sync> of sequential type is unconnected in block <stretch_tx>.
WARNING:Xst:2677 - Node <d_sync_d> of sequential type is unconnected in block <stretch_tx>.
WARNING:Xst:2677 - Node <d25_d> of sequential type is unconnected in block <stretch_tx>.
WARNING:Xst:2677 - Node <q_i> of sequential type is unconnected in block <stretch_tx>.
WARNING:Xst:2677 - Node <d28> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <d25> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_0> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_1> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_2> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_3> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_4> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_5> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_6> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_7> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_8> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_9> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_10> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_11> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_12> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_13> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_14> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_15> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_16> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_17> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_18> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_19> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_20> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_21> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_22> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_23> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_24> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_25> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_26> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_27> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <d_edge> of sequential type is unconnected in block <stretch_rx>.
WARNING:Xst:2677 - Node <d_sync> of sequential type is unconnected in block <stretch_rx>.
WARNING:Xst:2677 - Node <d_sync_d> of sequential type is unconnected in block <stretch_rx>.
WARNING:Xst:2677 - Node <d25_d> of sequential type is unconnected in block <stretch_rx>.
WARNING:Xst:2677 - Node <q_i> of sequential type is unconnected in block <stretch_rx>.
WARNING:Xst:2677 - Node <d28> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <d25> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_0> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_1> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_2> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_3> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_4> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_5> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_6> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_7> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_8> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_9> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_10> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_11> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_12> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_13> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_14> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_15> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_16> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_17> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_18> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_19> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_20> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_21> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_22> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_23> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_24> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_25> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_26> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_27> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <rst_125_1> of sequential type is unconnected in block <rst>.
WARNING:Xst:2677 - Node <rst_125_3> of sequential type is unconnected in block <rst>.
WARNING:Xst:2677 - Node <d28> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_25> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_26> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_27> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <completed> of sequential type is unconnected in block <u1>.
WARNING:Xst:2677 - Node <busy> of sequential type is unconnected in block <u2>.
WARNING:Xst:2677 - Node <busy_o> of sequential type is unconnected in block <u2>.
WARNING:Xst:2677 - Node <done_o> of sequential type is unconnected in block <u2>.
WARNING:Xst:2677 - Node <regs_o_11_2> of sequential type is unconnected in block <eep.i2c_eep>.
WARNING:Xst:2677 - Node <regs_o_11_3> of sequential type is unconnected in block <eep.i2c_eep>.
WARNING:Xst:2677 - Node <regs_o_11_4> of sequential type is unconnected in block <eep.i2c_eep>.
WARNING:Xst:2677 - Node <regs_o_11_5> of sequential type is unconnected in block <eep.i2c_eep>.
WARNING:Xst:2677 - Node <regs_o_11_6> of sequential type is unconnected in block <eep.i2c_eep>.
WARNING:Xst:2677 - Node <regs_o_11_7> of sequential type is unconnected in block <eep.i2c_eep>.
WARNING:Xst:2677 - Node <regs_o_12_0> of sequential type is unconnected in block <eep.i2c_eep>.
WARNING:Xst:2677 - Node <regs_o_12_1> of sequential type is unconnected in block <eep.i2c_eep>.
WARNING:Xst:2677 - Node <regs_o_12_2> of sequential type is unconnected in block <eep.i2c_eep>.
WARNING:Xst:2677 - Node <regs_o_12_3> of sequential type is unconnected in block <eep.i2c_eep>.
WARNING:Xst:2677 - Node <regs_o_12_4> of sequential type is unconnected in block <eep.i2c_eep>.
WARNING:Xst:2677 - Node <regs_o_12_5> of sequential type is unconnected in block <eep.i2c_eep>.
WARNING:Xst:2677 - Node <regs_o_12_6> of sequential type is unconnected in block <eep.i2c_eep>.
WARNING:Xst:2677 - Node <regs_o_12_7> of sequential type is unconnected in block <eep.i2c_eep>.
WARNING:Xst:2677 - Node <regs_o_13_0> of sequential type is unconnected in block <eep.i2c_eep>.
WARNING:Xst:2677 - Node <regs_o_13_1> of sequential type is unconnected in block <eep.i2c_eep>.
WARNING:Xst:2677 - Node <regs_o_13_2> of sequential type is unconnected in block <eep.i2c_eep>.
WARNING:Xst:2677 - Node <regs_o_13_3> of sequential type is unconnected in block <eep.i2c_eep>.
WARNING:Xst:2677 - Node <regs_o_13_4> of sequential type is unconnected in block <eep.i2c_eep>.
WARNING:Xst:2677 - Node <regs_o_13_5> of sequential type is unconnected in block <eep.i2c_eep>.
WARNING:Xst:2677 - Node <regs_o_13_6> of sequential type is unconnected in block <eep.i2c_eep>.
WARNING:Xst:2677 - Node <regs_o_13_7> of sequential type is unconnected in block <eep.i2c_eep>.
WARNING:Xst:2677 - Node <regs_o_14_0> of sequential type is unconnected in block <eep.i2c_eep>.
WARNING:Xst:2677 - Node <regs_o_14_1> of sequential type is unconnected in block <eep.i2c_eep>.
WARNING:Xst:2677 - Node <regs_o_14_2> of sequential type is unconnected in block <eep.i2c_eep>.
WARNING:Xst:2677 - Node <regs_o_14_3> of sequential type is unconnected in block <eep.i2c_eep>.
WARNING:Xst:2677 - Node <regs_o_14_4> of sequential type is unconnected in block <eep.i2c_eep>.
WARNING:Xst:2677 - Node <regs_o_14_5> of sequential type is unconnected in block <eep.i2c_eep>.
WARNING:Xst:2677 - Node <regs_o_14_6> of sequential type is unconnected in block <eep.i2c_eep>.
WARNING:Xst:2677 - Node <regs_o_14_7> of sequential type is unconnected in block <eep.i2c_eep>.
WARNING:Xst:2677 - Node <regs_o_15_0> of sequential type is unconnected in block <eep.i2c_eep>.
WARNING:Xst:2677 - Node <regs_o_15_1> of sequential type is unconnected in block <eep.i2c_eep>.
WARNING:Xst:2677 - Node <regs_o_15_2> of sequential type is unconnected in block <eep.i2c_eep>.
WARNING:Xst:2677 - Node <regs_o_15_3> of sequential type is unconnected in block <eep.i2c_eep>.
WARNING:Xst:2677 - Node <regs_o_15_4> of sequential type is unconnected in block <eep.i2c_eep>.
WARNING:Xst:2677 - Node <regs_o_15_5> of sequential type is unconnected in block <eep.i2c_eep>.
WARNING:Xst:2677 - Node <regs_o_15_6> of sequential type is unconnected in block <eep.i2c_eep>.
WARNING:Xst:2677 - Node <regs_o_15_7> of sequential type is unconnected in block <eep.i2c_eep>.
WARNING:Xst:2677 - Node <clean_block.clean_i_0> of sequential type is unconnected in block <rx_ram_selector>.
WARNING:Xst:2677 - Node <clean_block.clean_i_1> of sequential type is unconnected in block <rx_ram_selector>.
WARNING:Xst:2677 - Node <clean_block.clean_i_2> of sequential type is unconnected in block <rx_ram_selector>.
WARNING:Xst:2677 - Node <clean_block.clean_i_3> of sequential type is unconnected in block <rx_ram_selector>.
WARNING:Xst:2677 - Node <clean_block.clean_i_4> of sequential type is unconnected in block <rx_ram_selector>.
WARNING:Xst:2677 - Node <clean_block.clean_i_5> of sequential type is unconnected in block <rx_ram_selector>.
WARNING:Xst:2677 - Node <clean_block.clean_i_6> of sequential type is unconnected in block <rx_ram_selector>.
WARNING:Xst:2677 - Node <clean_block.clean_i_7> of sequential type is unconnected in block <rx_ram_selector>.
WARNING:Xst:2677 - Node <clean_block.clean_i_8> of sequential type is unconnected in block <rx_ram_selector>.
WARNING:Xst:2677 - Node <clean_block.clean_i_9> of sequential type is unconnected in block <rx_ram_selector>.
WARNING:Xst:2677 - Node <clean_block.clean_i_10> of sequential type is unconnected in block <rx_ram_selector>.
WARNING:Xst:2677 - Node <clean_block.clean_i_11> of sequential type is unconnected in block <rx_ram_selector>.
WARNING:Xst:2677 - Node <clean_block.clean_i_12> of sequential type is unconnected in block <rx_ram_selector>.
WARNING:Xst:2677 - Node <clean_block.clean_i_13> of sequential type is unconnected in block <rx_ram_selector>.
WARNING:Xst:2677 - Node <clean_block.clean_i_14> of sequential type is unconnected in block <rx_ram_selector>.
WARNING:Xst:2677 - Node <clean_block.clean_i_15> of sequential type is unconnected in block <rx_ram_selector>.
WARNING:Xst:2677 - Node <vec_out_80> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <clean_block.clean_i_0> of sequential type is unconnected in block <rx_ram_selector>.
WARNING:Xst:2677 - Node <clean_block.clean_i_1> of sequential type is unconnected in block <rx_ram_selector>.
WARNING:Xst:2677 - Node <clean_block.clean_i_2> of sequential type is unconnected in block <rx_ram_selector>.
WARNING:Xst:2677 - Node <clean_block.clean_i_3> of sequential type is unconnected in block <rx_ram_selector>.
WARNING:Xst:2677 - Node <clean_block.clean_i_4> of sequential type is unconnected in block <rx_ram_selector>.
WARNING:Xst:2677 - Node <clean_block.clean_i_5> of sequential type is unconnected in block <rx_ram_selector>.
WARNING:Xst:2677 - Node <clean_block.clean_i_6> of sequential type is unconnected in block <rx_ram_selector>.
WARNING:Xst:2677 - Node <clean_block.clean_i_7> of sequential type is unconnected in block <rx_ram_selector>.
WARNING:Xst:2677 - Node <clean_block.clean_i_8> of sequential type is unconnected in block <rx_ram_selector>.
WARNING:Xst:2677 - Node <clean_block.clean_i_9> of sequential type is unconnected in block <rx_ram_selector>.
WARNING:Xst:2677 - Node <clean_block.clean_i_10> of sequential type is unconnected in block <rx_ram_selector>.
WARNING:Xst:2677 - Node <clean_block.clean_i_11> of sequential type is unconnected in block <rx_ram_selector>.
WARNING:Xst:2677 - Node <clean_block.clean_i_12> of sequential type is unconnected in block <rx_ram_selector>.
WARNING:Xst:2677 - Node <clean_block.clean_i_13> of sequential type is unconnected in block <rx_ram_selector>.
WARNING:Xst:2677 - Node <clean_block.clean_i_14> of sequential type is unconnected in block <rx_ram_selector>.
WARNING:Xst:2677 - Node <clean_block.clean_i_15> of sequential type is unconnected in block <rx_ram_selector>.
WARNING:Xst:2677 - Node <vec_out_80> of sequential type is unconnected in block <cfg>.
WARNING:Xst:1293 - FF/Latch <presc.timer_20> has a constant value of 0 in block <eep.i2c_eep>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <presc.timer_21> has a constant value of 0 in block <eep.i2c_eep>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <presc.timer_22> has a constant value of 0 in block <eep.i2c_eep>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <presc.timer_23> has a constant value of 0 in block <eep.i2c_eep>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <presc.timer_24> has a constant value of 0 in block <eep.i2c_eep>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <presc.timer_25> has a constant value of 0 in block <eep.i2c_eep>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <presc.timer_26> has a constant value of 0 in block <eep.i2c_eep>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <presc.timer_27> has a constant value of 0 in block <eep.i2c_eep>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <presc.timer_28> has a constant value of 0 in block <eep.i2c_eep>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <presc.timer_29> has a constant value of 0 in block <eep.i2c_eep>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <presc.timer_30> has a constant value of 0 in block <eep.i2c_eep>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <master_transactions.sbitcnt_3> has a constant value of 0 in block <eep.i2c_eep>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <master_transactions.rbitcnt_3> has a constant value of 0 in block <eep.i2c_eep>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <cs_rrr> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.addressEnable> 
INFO:Xst:2261 - The FF/Latch <main_process.errorCounter_1> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <ERRORCOUNTER_O_1> 
INFO:Xst:2261 - The FF/Latch <main_process.errorCounter_2> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <ERRORCOUNTER_O_2> 
INFO:Xst:2261 - The FF/Latch <main_process.errorCounter_3> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <ERRORCOUNTER_O_3> 
INFO:Xst:2261 - The FF/Latch <main_process.errorCounter_4> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <ERRORCOUNTER_O_4> 
INFO:Xst:2261 - The FF/Latch <main_process.errorCounter_5> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <ERRORCOUNTER_O_5> 
INFO:Xst:2261 - The FF/Latch <main_process.errorCounter_6> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <ERRORCOUNTER_O_6> 
INFO:Xst:2261 - The FF/Latch <main_process.errorCounter_7> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <ERRORCOUNTER_O_7> 
INFO:Xst:3203 - The FF/Latch <control_process.dataToSram> in Unit <sramInterface> is the opposite to the following FF/Latch, which will be removed : <TRISTATECTRL_O> 
INFO:Xst:3203 - The FF/Latch <control_process.writeState_FSM_FFd2> in Unit <sramInterface> is the opposite to the following FF/Latch, which will be removed : <WE_B_O> 
INFO:Xst:3203 - The FF/Latch <control_process.dataFromSram> in Unit <sramInterface> is the opposite to the following FF/Latch, which will be removed : <OE_B_O> 
INFO:Xst:2261 - The FF/Latch <cs_rrr> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.addressEnable> 
INFO:Xst:2261 - The FF/Latch <main_process.errorCounter_1> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <ERRORCOUNTER_O_1> 
INFO:Xst:2261 - The FF/Latch <main_process.errorCounter_2> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <ERRORCOUNTER_O_2> 
INFO:Xst:2261 - The FF/Latch <main_process.errorCounter_3> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <ERRORCOUNTER_O_3> 
INFO:Xst:2261 - The FF/Latch <main_process.errorCounter_4> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <ERRORCOUNTER_O_4> 
INFO:Xst:2261 - The FF/Latch <main_process.errorCounter_5> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <ERRORCOUNTER_O_5> 
INFO:Xst:2261 - The FF/Latch <main_process.errorCounter_6> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <ERRORCOUNTER_O_6> 
INFO:Xst:2261 - The FF/Latch <main_process.errorCounter_7> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <ERRORCOUNTER_O_7> 
INFO:Xst:3203 - The FF/Latch <control_process.dataToSram> in Unit <sramInterface> is the opposite to the following FF/Latch, which will be removed : <TRISTATECTRL_O> 
INFO:Xst:3203 - The FF/Latch <control_process.writeState_FSM_FFd2> in Unit <sramInterface> is the opposite to the following FF/Latch, which will be removed : <WE_B_O> 
INFO:Xst:3203 - The FF/Latch <control_process.dataFromSram> in Unit <sramInterface> is the opposite to the following FF/Latch, which will be removed : <OE_B_O> 
INFO:Xst:2261 - The FF/Latch <sckgen.state> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <busy> 
INFO:Xst:2261 - The FF/Latch <rarp_end_addr_0> in Unit <RARP_block> is equivalent to the following FF/Latch, which will be removed : <rarp_send> 
INFO:Xst:2261 - The FF/Latch <arp_send> in Unit <ARP> is equivalent to the following FF/Latch, which will be removed : <arp_end_addr_0> 
INFO:Xst:2261 - The FF/Latch <ip_pkt.pkt_mask_10> in Unit <rx_packet_parser> is equivalent to the following FF/Latch, which will be removed : <arp.pkt_mask_10> 
INFO:Xst:2261 - The FF/Latch <ip_pkt.pkt_mask_11> in Unit <rx_packet_parser> is equivalent to the following FF/Latch, which will be removed : <arp.pkt_mask_11> 
INFO:Xst:2261 - The FF/Latch <ip_pkt.pkt_mask_7> in Unit <rx_packet_parser> is equivalent to the following FF/Latch, which will be removed : <arp.pkt_mask_7> 
INFO:Xst:2261 - The FF/Latch <ip_pkt.pkt_mask_8> in Unit <rx_packet_parser> is equivalent to the following FF/Latch, which will be removed : <arp.pkt_mask_8> 
INFO:Xst:2261 - The FF/Latch <ip_pkt.pkt_mask_9> in Unit <rx_packet_parser> is equivalent to the following FF/Latch, which will be removed : <arp.pkt_mask_9> 
INFO:Xst:2261 - The FF/Latch <ping.pkt_mask_7> in Unit <rx_packet_parser> is equivalent to the following FF/Latch, which will be removed : <ipbus_pkt.pkt_mask_7> 
INFO:Xst:2261 - The FF/Latch <ping.pkt_mask_8> in Unit <rx_packet_parser> is equivalent to the following FF/Latch, which will be removed : <ipbus_pkt.pkt_mask_8> 
INFO:Xst:2261 - The FF/Latch <ping.pkt_mask_9> in Unit <rx_packet_parser> is equivalent to the following FF/Latch, which will be removed : <ipbus_pkt.pkt_mask_9> 
INFO:Xst:2261 - The FF/Latch <ping.pkt_mask_10> in Unit <rx_packet_parser> is equivalent to the following FF/Latch, which will be removed : <ipbus_pkt.pkt_mask_10> 
INFO:Xst:2261 - The FF/Latch <ping.pkt_mask_11> in Unit <rx_packet_parser> is equivalent to the following FF/Latch, which will be removed : <ipbus_pkt.pkt_mask_11> 
INFO:Xst:2261 - The FF/Latch <next_addr_block.addr_to_set_buf_1> in Unit <payload> is equivalent to the following FF/Latch, which will be removed : <address_block.addr_to_set_buf_1> 
INFO:Xst:2261 - The FF/Latch <next_addr_block.addr_to_set_buf_2> in Unit <payload> is equivalent to the following FF/Latch, which will be removed : <address_block.addr_to_set_buf_2> 
INFO:Xst:2261 - The FF/Latch <next_addr_block.addr_to_set_buf_3> in Unit <payload> is equivalent to the following FF/Latch, which will be removed : <address_block.addr_to_set_buf_3> 
INFO:Xst:2261 - The FF/Latch <next_addr_block.addr_to_set_buf_4> in Unit <payload> is equivalent to the following FF/Latch, which will be removed : <address_block.addr_to_set_buf_4> 
INFO:Xst:2261 - The FF/Latch <next_addr_block.addr_to_set_buf_5> in Unit <payload> is equivalent to the following FF/Latch, which will be removed : <address_block.addr_to_set_buf_5> 
INFO:Xst:2261 - The FF/Latch <send_packet.next_state_0> in Unit <payload> is equivalent to the following FF/Latch, which will be removed : <send_packet.send_pending_i> 
INFO:Xst:2261 - The FF/Latch <next_addr_block.addr_int_10> in Unit <payload> is equivalent to the following FF/Latch, which will be removed : <address_block.addr_int_10> 
INFO:Xst:2261 - The FF/Latch <next_addr_block.addr_int_0> in Unit <payload> is equivalent to the following FF/Latch, which will be removed : <address_block.addr_int_0> 
INFO:Xst:2261 - The FF/Latch <next_addr_block.addr_int_1> in Unit <payload> is equivalent to the following FF/Latch, which will be removed : <address_block.addr_int_1> 
INFO:Xst:2261 - The FF/Latch <next_addr_block.addr_int_2> in Unit <payload> is equivalent to the following FF/Latch, which will be removed : <address_block.addr_int_2> 
INFO:Xst:2261 - The FF/Latch <next_addr_block.addr_int_3> in Unit <payload> is equivalent to the following FF/Latch, which will be removed : <address_block.addr_int_3> 
INFO:Xst:2261 - The FF/Latch <next_addr_block.addr_int_4> in Unit <payload> is equivalent to the following FF/Latch, which will be removed : <address_block.addr_int_4> 
INFO:Xst:2261 - The FF/Latch <next_addr_block.addr_int_5> in Unit <payload> is equivalent to the following FF/Latch, which will be removed : <address_block.addr_int_5> 
INFO:Xst:2261 - The FF/Latch <next_addr_block.addr_int_6> in Unit <payload> is equivalent to the following FF/Latch, which will be removed : <address_block.addr_int_6> 
INFO:Xst:2261 - The FF/Latch <next_addr_block.addr_int_7> in Unit <payload> is equivalent to the following FF/Latch, which will be removed : <address_block.addr_int_7> 
INFO:Xst:2261 - The FF/Latch <next_addr_block.addr_int_8> in Unit <payload> is equivalent to the following FF/Latch, which will be removed : <address_block.addr_int_8> 
INFO:Xst:2261 - The FF/Latch <next_addr_block.addr_int_9> in Unit <payload> is equivalent to the following FF/Latch, which will be removed : <address_block.addr_int_9> 
INFO:Xst:2261 - The FF/Latch <next_addr_block.set_addr_buf> in Unit <payload> is equivalent to the following 2 FFs/Latches, which will be removed : <address_block.set_addr_buf> <byteswap_block.set_addr_buf> 
INFO:Xst:2261 - The FF/Latch <status_send> in Unit <status> is equivalent to the following FF/Latch, which will be removed : <status_end_addr_0> 
INFO:Xst:2261 - The FF/Latch <lo_byte_calc.clr_sum_buf> in Unit <tx_byte_sum> is equivalent to the following FF/Latch, which will be removed : <hi_byte_calc.clr_sum_buf> 
INFO:Xst:2261 - The FF/Latch <lo_byte_calc.clr_sum_buf> in Unit <rx_byte_sum> is equivalent to the following FF/Latch, which will be removed : <hi_byte_calc.clr_sum_buf> 
INFO:Xst:2261 - The FF/Latch <header_block.next_pkt_id_int_0> in Unit <status_buffer> is equivalent to the following FF/Latch, which will be removed : <header_8> 
INFO:Xst:2261 - The FF/Latch <header_block.next_pkt_id_int_1> in Unit <status_buffer> is equivalent to the following FF/Latch, which will be removed : <header_9> 
INFO:Xst:2261 - The FF/Latch <header_block.next_pkt_id_int_2> in Unit <status_buffer> is equivalent to the following FF/Latch, which will be removed : <header_10> 
INFO:Xst:2261 - The FF/Latch <header_block.next_pkt_id_int_3> in Unit <status_buffer> is equivalent to the following FF/Latch, which will be removed : <header_11> 
INFO:Xst:2261 - The FF/Latch <header_block.next_pkt_id_int_4> in Unit <status_buffer> is equivalent to the following FF/Latch, which will be removed : <header_12> 
INFO:Xst:2261 - The FF/Latch <header_block.next_pkt_id_int_5> in Unit <status_buffer> is equivalent to the following FF/Latch, which will be removed : <header_13> 
INFO:Xst:2261 - The FF/Latch <header_block.next_pkt_id_int_6> in Unit <status_buffer> is equivalent to the following FF/Latch, which will be removed : <header_14> 
INFO:Xst:2261 - The FF/Latch <header_block.next_pkt_id_int_7> in Unit <status_buffer> is equivalent to the following FF/Latch, which will be removed : <header_15> 
INFO:Xst:2261 - The FF/Latch <header_block.next_pkt_id_int_8> in Unit <status_buffer> is equivalent to the following FF/Latch, which will be removed : <header_16> 
INFO:Xst:2261 - The FF/Latch <header_block.next_pkt_id_int_9> in Unit <status_buffer> is equivalent to the following FF/Latch, which will be removed : <header_17> 
INFO:Xst:2261 - The FF/Latch <async_event> in Unit <status_buffer> is equivalent to the following FF/Latch, which will be removed : <async_data_3> 
INFO:Xst:2261 - The FF/Latch <header_block.next_pkt_id_int_10> in Unit <status_buffer> is equivalent to the following FF/Latch, which will be removed : <header_18> 
INFO:Xst:2261 - The FF/Latch <header_block.next_pkt_id_int_11> in Unit <status_buffer> is equivalent to the following FF/Latch, which will be removed : <header_19> 
INFO:Xst:2261 - The FF/Latch <header_block.next_pkt_id_int_12> in Unit <status_buffer> is equivalent to the following FF/Latch, which will be removed : <header_20> 
INFO:Xst:2261 - The FF/Latch <header_block.next_pkt_id_int_13> in Unit <status_buffer> is equivalent to the following FF/Latch, which will be removed : <header_21> 
INFO:Xst:2261 - The FF/Latch <header_block.next_pkt_id_int_14> in Unit <status_buffer> is equivalent to the following FF/Latch, which will be removed : <header_22> 
INFO:Xst:2261 - The FF/Latch <header_block.next_pkt_id_int_15> in Unit <status_buffer> is equivalent to the following FF/Latch, which will be removed : <header_23> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_0> in Unit <internal_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_0> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_1> in Unit <internal_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_1> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_0> in Unit <tx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_0> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_1> in Unit <tx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_1> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_2> in Unit <tx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_2> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_3> in Unit <tx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_3> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_4> in Unit <tx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_4> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_5> in Unit <tx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_5> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_6> in Unit <tx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_6> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_7> in Unit <tx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_7> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_8> in Unit <tx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_8> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_9> in Unit <tx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_9> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_10> in Unit <tx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_10> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_11> in Unit <tx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_11> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_12> in Unit <tx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_12> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_13> in Unit <tx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_13> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_14> in Unit <tx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_14> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_15> in Unit <tx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_15> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_0> in Unit <rx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_0> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_1> in Unit <rx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_1> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_2> in Unit <rx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_2> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_3> in Unit <rx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_3> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_4> in Unit <rx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_4> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_5> in Unit <rx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_5> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_6> in Unit <rx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_6> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_7> in Unit <rx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_7> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_8> in Unit <rx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_8> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_9> in Unit <rx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_9> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_10> in Unit <rx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_10> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_11> in Unit <rx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_11> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_12> in Unit <rx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_12> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_13> in Unit <rx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_13> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_14> in Unit <rx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_14> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_15> in Unit <rx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_15> 
INFO:Xst:2261 - The FF/Latch <err_d_1> in Unit <sm> is equivalent to the following FF/Latch, which will be removed : <err_d_2> 
INFO:Xst:2261 - The FF/Latch <rarp_end_addr_0> in Unit <RARP_block> is equivalent to the following FF/Latch, which will be removed : <rarp_send> 
INFO:Xst:2261 - The FF/Latch <arp_send> in Unit <ARP> is equivalent to the following FF/Latch, which will be removed : <arp_end_addr_0> 
INFO:Xst:2261 - The FF/Latch <ip_pkt.pkt_mask_10> in Unit <rx_packet_parser> is equivalent to the following FF/Latch, which will be removed : <arp.pkt_mask_10> 
INFO:Xst:2261 - The FF/Latch <ip_pkt.pkt_mask_11> in Unit <rx_packet_parser> is equivalent to the following FF/Latch, which will be removed : <arp.pkt_mask_11> 
INFO:Xst:2261 - The FF/Latch <ip_pkt.pkt_mask_7> in Unit <rx_packet_parser> is equivalent to the following FF/Latch, which will be removed : <arp.pkt_mask_7> 
INFO:Xst:2261 - The FF/Latch <ip_pkt.pkt_mask_8> in Unit <rx_packet_parser> is equivalent to the following FF/Latch, which will be removed : <arp.pkt_mask_8> 
INFO:Xst:2261 - The FF/Latch <ip_pkt.pkt_mask_9> in Unit <rx_packet_parser> is equivalent to the following FF/Latch, which will be removed : <arp.pkt_mask_9> 
INFO:Xst:2261 - The FF/Latch <ping.pkt_mask_7> in Unit <rx_packet_parser> is equivalent to the following FF/Latch, which will be removed : <ipbus_pkt.pkt_mask_7> 
INFO:Xst:2261 - The FF/Latch <ping.pkt_mask_8> in Unit <rx_packet_parser> is equivalent to the following FF/Latch, which will be removed : <ipbus_pkt.pkt_mask_8> 
INFO:Xst:2261 - The FF/Latch <ping.pkt_mask_9> in Unit <rx_packet_parser> is equivalent to the following FF/Latch, which will be removed : <ipbus_pkt.pkt_mask_9> 
INFO:Xst:2261 - The FF/Latch <ping.pkt_mask_10> in Unit <rx_packet_parser> is equivalent to the following FF/Latch, which will be removed : <ipbus_pkt.pkt_mask_10> 
INFO:Xst:2261 - The FF/Latch <ping.pkt_mask_11> in Unit <rx_packet_parser> is equivalent to the following FF/Latch, which will be removed : <ipbus_pkt.pkt_mask_11> 
INFO:Xst:2261 - The FF/Latch <next_addr_block.addr_to_set_buf_1> in Unit <payload> is equivalent to the following FF/Latch, which will be removed : <address_block.addr_to_set_buf_1> 
INFO:Xst:2261 - The FF/Latch <next_addr_block.addr_to_set_buf_2> in Unit <payload> is equivalent to the following FF/Latch, which will be removed : <address_block.addr_to_set_buf_2> 
INFO:Xst:2261 - The FF/Latch <next_addr_block.addr_to_set_buf_3> in Unit <payload> is equivalent to the following FF/Latch, which will be removed : <address_block.addr_to_set_buf_3> 
INFO:Xst:2261 - The FF/Latch <next_addr_block.addr_to_set_buf_4> in Unit <payload> is equivalent to the following FF/Latch, which will be removed : <address_block.addr_to_set_buf_4> 
INFO:Xst:2261 - The FF/Latch <next_addr_block.addr_to_set_buf_5> in Unit <payload> is equivalent to the following FF/Latch, which will be removed : <address_block.addr_to_set_buf_5> 
INFO:Xst:2261 - The FF/Latch <send_packet.next_state_0> in Unit <payload> is equivalent to the following FF/Latch, which will be removed : <send_packet.send_pending_i> 
INFO:Xst:2261 - The FF/Latch <next_addr_block.addr_int_10> in Unit <payload> is equivalent to the following FF/Latch, which will be removed : <address_block.addr_int_10> 
INFO:Xst:2261 - The FF/Latch <next_addr_block.addr_int_0> in Unit <payload> is equivalent to the following FF/Latch, which will be removed : <address_block.addr_int_0> 
INFO:Xst:2261 - The FF/Latch <next_addr_block.addr_int_1> in Unit <payload> is equivalent to the following FF/Latch, which will be removed : <address_block.addr_int_1> 
INFO:Xst:2261 - The FF/Latch <next_addr_block.addr_int_2> in Unit <payload> is equivalent to the following FF/Latch, which will be removed : <address_block.addr_int_2> 
INFO:Xst:2261 - The FF/Latch <next_addr_block.addr_int_3> in Unit <payload> is equivalent to the following FF/Latch, which will be removed : <address_block.addr_int_3> 
INFO:Xst:2261 - The FF/Latch <next_addr_block.addr_int_4> in Unit <payload> is equivalent to the following FF/Latch, which will be removed : <address_block.addr_int_4> 
INFO:Xst:2261 - The FF/Latch <next_addr_block.addr_int_5> in Unit <payload> is equivalent to the following FF/Latch, which will be removed : <address_block.addr_int_5> 
INFO:Xst:2261 - The FF/Latch <next_addr_block.addr_int_6> in Unit <payload> is equivalent to the following FF/Latch, which will be removed : <address_block.addr_int_6> 
INFO:Xst:2261 - The FF/Latch <next_addr_block.addr_int_7> in Unit <payload> is equivalent to the following FF/Latch, which will be removed : <address_block.addr_int_7> 
INFO:Xst:2261 - The FF/Latch <next_addr_block.addr_int_8> in Unit <payload> is equivalent to the following FF/Latch, which will be removed : <address_block.addr_int_8> 
INFO:Xst:2261 - The FF/Latch <next_addr_block.addr_int_9> in Unit <payload> is equivalent to the following FF/Latch, which will be removed : <address_block.addr_int_9> 
INFO:Xst:2261 - The FF/Latch <next_addr_block.set_addr_buf> in Unit <payload> is equivalent to the following 2 FFs/Latches, which will be removed : <address_block.set_addr_buf> <byteswap_block.set_addr_buf> 
INFO:Xst:2261 - The FF/Latch <status_send> in Unit <status> is equivalent to the following FF/Latch, which will be removed : <status_end_addr_0> 
INFO:Xst:2261 - The FF/Latch <lo_byte_calc.clr_sum_buf> in Unit <tx_byte_sum> is equivalent to the following FF/Latch, which will be removed : <hi_byte_calc.clr_sum_buf> 
INFO:Xst:2261 - The FF/Latch <lo_byte_calc.clr_sum_buf> in Unit <rx_byte_sum> is equivalent to the following FF/Latch, which will be removed : <hi_byte_calc.clr_sum_buf> 
INFO:Xst:2261 - The FF/Latch <header_block.next_pkt_id_int_0> in Unit <status_buffer> is equivalent to the following FF/Latch, which will be removed : <header_8> 
INFO:Xst:2261 - The FF/Latch <header_block.next_pkt_id_int_1> in Unit <status_buffer> is equivalent to the following FF/Latch, which will be removed : <header_9> 
INFO:Xst:2261 - The FF/Latch <header_block.next_pkt_id_int_2> in Unit <status_buffer> is equivalent to the following FF/Latch, which will be removed : <header_10> 
INFO:Xst:2261 - The FF/Latch <header_block.next_pkt_id_int_3> in Unit <status_buffer> is equivalent to the following FF/Latch, which will be removed : <header_11> 
INFO:Xst:2261 - The FF/Latch <header_block.next_pkt_id_int_4> in Unit <status_buffer> is equivalent to the following FF/Latch, which will be removed : <header_12> 
INFO:Xst:2261 - The FF/Latch <header_block.next_pkt_id_int_5> in Unit <status_buffer> is equivalent to the following FF/Latch, which will be removed : <header_13> 
INFO:Xst:2261 - The FF/Latch <header_block.next_pkt_id_int_6> in Unit <status_buffer> is equivalent to the following FF/Latch, which will be removed : <header_14> 
INFO:Xst:2261 - The FF/Latch <header_block.next_pkt_id_int_7> in Unit <status_buffer> is equivalent to the following FF/Latch, which will be removed : <header_15> 
INFO:Xst:2261 - The FF/Latch <header_block.next_pkt_id_int_8> in Unit <status_buffer> is equivalent to the following FF/Latch, which will be removed : <header_16> 
INFO:Xst:2261 - The FF/Latch <header_block.next_pkt_id_int_9> in Unit <status_buffer> is equivalent to the following FF/Latch, which will be removed : <header_17> 
INFO:Xst:2261 - The FF/Latch <async_event> in Unit <status_buffer> is equivalent to the following FF/Latch, which will be removed : <async_data_3> 
INFO:Xst:2261 - The FF/Latch <header_block.next_pkt_id_int_10> in Unit <status_buffer> is equivalent to the following FF/Latch, which will be removed : <header_18> 
INFO:Xst:2261 - The FF/Latch <header_block.next_pkt_id_int_11> in Unit <status_buffer> is equivalent to the following FF/Latch, which will be removed : <header_19> 
INFO:Xst:2261 - The FF/Latch <header_block.next_pkt_id_int_12> in Unit <status_buffer> is equivalent to the following FF/Latch, which will be removed : <header_20> 
INFO:Xst:2261 - The FF/Latch <header_block.next_pkt_id_int_13> in Unit <status_buffer> is equivalent to the following FF/Latch, which will be removed : <header_21> 
INFO:Xst:2261 - The FF/Latch <header_block.next_pkt_id_int_14> in Unit <status_buffer> is equivalent to the following FF/Latch, which will be removed : <header_22> 
INFO:Xst:2261 - The FF/Latch <header_block.next_pkt_id_int_15> in Unit <status_buffer> is equivalent to the following FF/Latch, which will be removed : <header_23> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_0> in Unit <internal_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_0> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_1> in Unit <internal_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_1> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_0> in Unit <tx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_0> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_1> in Unit <tx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_1> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_2> in Unit <tx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_2> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_3> in Unit <tx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_3> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_4> in Unit <tx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_4> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_5> in Unit <tx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_5> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_6> in Unit <tx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_6> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_7> in Unit <tx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_7> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_8> in Unit <tx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_8> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_9> in Unit <tx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_9> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_10> in Unit <tx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_10> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_11> in Unit <tx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_11> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_12> in Unit <tx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_12> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_13> in Unit <tx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_13> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_14> in Unit <tx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_14> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_15> in Unit <tx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_15> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_0> in Unit <rx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_0> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_1> in Unit <rx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_1> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_2> in Unit <rx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_2> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_3> in Unit <rx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_3> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_4> in Unit <rx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_4> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_5> in Unit <rx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_5> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_6> in Unit <rx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_6> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_7> in Unit <rx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_7> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_8> in Unit <rx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_8> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_9> in Unit <rx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_9> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_10> in Unit <rx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_10> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_11> in Unit <rx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_11> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_12> in Unit <rx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_12> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_13> in Unit <rx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_13> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_14> in Unit <rx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_14> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_15> in Unit <rx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_15> 
INFO:Xst:2261 - The FF/Latch <err_d_1> in Unit <sm> is equivalent to the following FF/Latch, which will be removed : <err_d_2> 
INFO:Xst:2261 - The FF/Latch <FLASH_O_w_b> in Unit <flashInterface> is equivalent to the following FF/Latch, which will be removed : <FLASH_O_tristate> 
INFO:Xst:2261 - The FF/Latch <exec> in Unit <u2> is equivalent to the following FF/Latch, which will be removed : <chopexecfsm_FSM_FFd2> 

Mapping all equations...
WARNING:Xst:1710 - FF/Latch <history_block.async_payload_3> (without init value) has a constant value of 1 in block <status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <history_block.async_payload_3> (without init value) has a constant value of 1 in block <status_buffer>. This FF/Latch will be trimmed during the optimization process.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block glib_top, actual ratio is 2.
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[24].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope_vio_inst> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[24].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[24].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[25].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope_vio_inst> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[25].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[25].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[24].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope_vio_inst> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[24].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[24].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[25].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope_vio_inst> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[25].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[25].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[24].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope_vio_inst> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[24].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[24].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[25].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <chipscope_vio_inst> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[25].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[25].SYNC_IN_CELL/USER_CLK_REG> 

Final Macro Processing ...

Processing Unit <IPADDR> :
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <IP_addr_rx_block.pkt_mask_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 38-bit shift register was found for signal <IP_addr_rx_block.pkt_mask_41> and currently occupies 38 logic cells (19 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <IP_addr_rx_block.pkt_mask_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 38-bit shift register was found for signal <IP_addr_rx_block.pkt_mask_41> and currently occupies 38 logic cells (19 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <IPADDR> processed.

Processing Unit <gtx0_double_reset_i> :
	Found 2-bit shift register for signal <plllkdet_sync>.
	Found 2-bit shift register for signal <plllkdet_sync>.
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <testdone_f_0> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <testdone_f_0> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <gtx0_double_reset_i> processed.

Processing Unit <rst> :
	Found 2-bit shift register for signal <nuke_d2>.
Unit <rst> processed.

Processing Unit <rx_packet_parser> :
INFO:Xst:741 - HDL ADVISOR - A 6-bit shift register was found for signal <broadcast.pkt_mask_5> and currently occupies 6 logic cells (3 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 6-bit shift register was found for signal <broadcast.pkt_mask_5> and currently occupies 6 logic cells (3 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <rx_packet_parser> processed.

Processing Unit <u2> :
	Found 5-bit shift register for signal <executestrobe_reg>.
Unit <u2> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 9784
 Flip-Flops                                            : 9784
# Shift Registers                                      : 4
 2-bit shift register                                  : 3
 5-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : glib_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 13237
#      GND                         : 76
#      INV                         : 291
#      LUT1                        : 376
#      LUT2                        : 2358
#      LUT3                        : 2054
#      LUT4                        : 1499
#      LUT5                        : 1488
#      LUT6                        : 2894
#      MUXCY                       : 1108
#      MUXCY_L                     : 15
#      MUXF5                       : 2
#      MUXF6                       : 1
#      MUXF7                       : 92
#      MUXF8                       : 18
#      VCC                         : 69
#      XORCY                       : 896
# FlipFlops/Latches                : 10576
#      FD                          : 2227
#      FDC                         : 1181
#      FDCE                        : 1104
#      FDE                         : 2848
#      FDP                         : 102
#      FDPE                        : 47
#      FDR                         : 738
#      FDRE                        : 2143
#      FDS                         : 58
#      FDSE                        : 117
#      LDC                         : 9
#      ODDR                        : 2
# RAMS                             : 62
#      RAM32M                      : 20
#      RAM32X1D                    : 8
#      RAMB36E1                    : 34
# Shift Registers                  : 11
#      SRL16                       : 5
#      SRLC16E                     : 6
# Clock Buffers                    : 15
#      BUFHCE                      : 2
#      BUFG                        : 10
#      BUFGCTRL                    : 3
# IO Buffers                       : 606
#      IBUF                        : 34
#      IBUFDS_GTXE1                : 2
#      IBUFGDS                     : 1
#      IOBUF                       : 74
#      OBUF                        : 494
#      OBUFDS                      : 1
# GigabitIOs                       : 3
#      GTXE1                       : 3
# Clock Buffers                    : 2
#      BUFHCE                      : 2
# Others                           : 10
#      BSCAN_VIRTEX6               : 1
#      BUFR                        : 4
#      ICAP_VIRTEX6                : 1
#      MMCM_ADV                    : 2
#      TEMAC_SINGLE                : 2

Device utilization summary:
---------------------------

Selected Device : 6vlx130tff1156-1 


Slice Logic Utilization: 
 Number of Slice Registers:           10576  out of  160000     6%  
 Number of Slice LUTs:                11067  out of  80000    13%  
    Number used as Logic:             10960  out of  80000    13%  
    Number used as Memory:              107  out of  27840     0%  
       Number used as RAM:               96
       Number used as SRL:               11

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  14893
   Number with an unused Flip Flop:    4317  out of  14893    28%  
   Number with an unused LUT:          3826  out of  14893    25%  
   Number of fully used LUT-FF pairs:  6750  out of  14893    45%  
   Number of unique control sets:       626

IO Utilization: 
 Number of IOs:                         698
 Number of bonded IOBs:                 604  out of    600   100% (*) 

Specific Feature Utilization:
 Number of Block RAM/FIFO:               34  out of    264    12%  
    Number using Block RAM only:         34
 Number of BUFG/BUFGCTRLs:               13  out of     32    40%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------+
Clock Signal                                                                                              | Clock buffer(FF name)                                                       | Load  |
----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------+
usr/chipscope_icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                                            | BUFG                                                                        | 249   |
clk125_2_p                                                                                                | MMCM_ADV:CLKOUT1                                                            | 3530  |
usr/ipb_miso_o[0]_ipb_err                                                                                 | NONE(usr/chipscope_vio_inst/U0/I_VIO/GEN_SYNC_IN[25].SYNC_IN_CELL/U_FALLING)| 54    |
usr/chipscope_icon_inst/U0/iUPDATE_OUT                                                                    | NONE(usr/chipscope_icon_inst/U0/U_ICON/U_iDATA_CMD)                         | 1     |
system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o(system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1:O) | NONE(*)(system/ip_mac/mac_addr_3_LDC)                                       | 1     |
system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o(system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1:O) | NONE(*)(system/ip_mac/mac_addr_2_LDC)                                       | 1     |
system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o(system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1:O) | NONE(*)(system/ip_mac/mac_addr_1_LDC)                                       | 1     |
system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o(system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1:O) | NONE(*)(system/ip_mac/mac_addr_0_LDC)                                       | 1     |
system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/TXOUTCLK_OUT| BUFR                                                                        | 3278  |
clk125_2_p                                                                                                | IBUF+IBUFDS_GTXE1+BUFR                                                      | 111   |
system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/TXOUTCLK_OUT      | BUFR                                                                        | 3277  |
system/spi/reset_i_cpol_i_AND_908_o(system/spi/reset_i_cpol_i_AND_908_o1:O)                               | NONE(*)(system/spi/sck_LDC)                                                 | 1     |
xpoint1_clk1_p                                                                                            | IBUFGDS+BUFG+BUFGCTRL                                                       | 25    |
system/gbt_phase_monitoring/ttclk_pll/CLK_OUT1                                                            | BUFHCE                                                                      | 152   |
xpoint1_clk1_p                                                                                            | MMCM_ADV:CLKOUT0                                                            | 1     |
system/i2c_s/reset_regs_i[6][1]_AND_745_o(system/i2c_s/reset_regs_i[6][1]_AND_745_o1:O)                   | NONE(*)(system/i2c_s/regs_6_1_LDC)                                          | 1     |
system/i2c_s/reset_regs_i[6][3]_AND_741_o(system/i2c_s/reset_regs_i[6][3]_AND_741_o1:O)                   | NONE(*)(system/i2c_s/regs_6_3_LDC)                                          | 1     |
system/i2c_s/reset_regs_i[6][2]_AND_743_o(system/i2c_s/reset_regs_i[6][2]_AND_743_o1:O)                   | NONE(*)(system/i2c_s/regs_6_2_LDC)                                          | 1     |
system/i2c_s/reset_regs_i[6][0]_AND_747_o(system/i2c_s/reset_regs_i[6][0]_AND_747_o1:O)                   | NONE(*)(system/i2c_s/regs_6_0_LDC)                                          | 1     |
----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------+
(*) These 9 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
Control Signal                                                                                                                     | Buffer(FF name)                                                          | Load  |
-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
system/amc_p0_en.amc_p0_eth/N0(system/amc_p0_en.amc_p0_eth/XST_VCC:P)                                                              | NONE(system/amc_p0_en.amc_p0_eth/clkbuf)                                 | 1     |
system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/N1(system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/XST_VCC:P)      | NONE(system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/bufr_clk_ds)| 1     |
system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/n0017<0>(system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/XST_GND:G)| NONE(system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/bufr_clk_ds)| 1     |
system/amc_p0_en.amc_p0_eth/hostbus_out_hostmiimrdy(system/amc_p0_en.amc_p0_eth/XST_GND:G)                                         | NONE(system/amc_p0_en.amc_p0_eth/clkbuf)                                 | 1     |
system/phy_en.phy_eth/N0(system/phy_en.phy_eth/XST_VCC:P)                                                                          | NONE(system/phy_en.phy_eth/clkbuf)                                       | 1     |
system/phy_en.phy_eth/hostbus_out_hostmiimrdy(system/phy_en.phy_eth/XST_GND:G)                                                     | NONE(system/phy_en.phy_eth/clkbuf)                                       | 1     |
system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/N1(system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/XST_VCC:P)                  | NONE(system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds)      | 1     |
system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/n0017<0>(system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/XST_GND:G)            | NONE(system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds)      | 1     |
-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 4.451ns (Maximum Frequency: 224.692MHz)
   Minimum input arrival time before clock: 3.904ns
   Maximum output required time after clock: 5.121ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'usr/chipscope_icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Clock period: 4.451ns (frequency: 224.692MHz)
  Total number of paths / destination ports: 2967 / 389
-------------------------------------------------------------------------
Delay:               4.451ns (Levels of Logic = 6)
  Source:            usr/chipscope_icon_inst/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:       usr/chipscope_vio_inst/U0/I_VIO/U_STATUS/U_TDO (FF)
  Source Clock:      usr/chipscope_icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising
  Destination Clock: usr/chipscope_icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: usr/chipscope_icon_inst/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to usr/chipscope_vio_inst/U0/I_VIO/U_STATUS/U_TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            18   0.375   0.750  U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (U0/U_ICON/iCORE_ID<0>)
     LUT4:I0->O           32   0.068   0.644  U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT (U0/U_ICON/iCORE_ID_SEL<0>)
     LUT4:I2->O            1   0.068   0.778  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_LCE (CONTROL0<15>)
     end scope: 'usr/chipscope_icon_inst:CONTROL0<15>'
     begin scope: 'usr/chipscope_vio_inst:CONTROL<15>'
     LUT6:I0->O            1   0.068   0.778  U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O23 (U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O22)
     LUT6:I0->O            1   0.068   0.775  U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O29 (U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O28)
     LUT5:I0->O            1   0.068   0.000  U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O210 (U0/I_VIO/U_STATUS/TDO_next)
     FDE:D                     0.011          U0/I_VIO/U_STATUS/U_TDO
    ----------------------------------------
    Total                      4.451ns (0.726ns logic, 3.725ns route)
                                       (16.3% logic, 83.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk125_2_p'
  Clock period: 3.180ns (frequency: 314.480MHz)
  Total number of paths / destination ports: 575356 / 8697
-------------------------------------------------------------------------
Delay:               3.180ns (Levels of Logic = 5)
  Source:            system/rst/rst_fabric_o (FF)
  Destination:       system/sram2_if/sramInterface/DATA_O_0 (FF)
  Source Clock:      clk125_2_p rising
  Destination Clock: clk125_2_p rising 0.3X

  Data Path: system/rst/rst_fabric_o to system/sram2_if/sramInterface/DATA_O_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q           870   0.375   0.688  rst_fabric_o (rst_fabric_o)
     end scope: 'system/rst:rst_fabric_o'
     begin scope: 'system/sram2_if:RESET_I'
     begin scope: 'system/sram2_if/sramInterfaceIoControl:IPBUS_RESET_I'
     LUT2:I1->O          323   0.068   0.994  Mmux_reset_from_mux11 (SRAMINT_RESET_O)
     end scope: 'system/sram2_if/sramInterfaceIoControl:SRAMINT_RESET_O'
     begin scope: 'system/sram2_if/sramInterface:RESET_I'
     LUT6:I0->O           36   0.068   0.552  _n01471 (_n0147)
     FDRE:R                    0.434          DATA_O_0
    ----------------------------------------
    Total                      3.180ns (0.945ns logic, 2.235ns route)
                                       (29.7% logic, 70.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'usr/chipscope_icon_inst/U0/iUPDATE_OUT'
  Clock period: 1.284ns (frequency: 778.816MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.284ns (Levels of Logic = 1)
  Source:            usr/chipscope_icon_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:       usr/chipscope_icon_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Source Clock:      usr/chipscope_icon_inst/U0/iUPDATE_OUT rising
  Destination Clock: usr/chipscope_icon_inst/U0/iUPDATE_OUT rising

  Data Path: usr/chipscope_icon_inst/U0/U_ICON/U_iDATA_CMD to usr/chipscope_icon_inst/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.375   0.413  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.086   0.399  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                     0.011          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.284ns (0.472ns logic, 0.812ns route)
                                       (36.8% logic, 63.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/TXOUTCLK_OUT'
  Clock period: 4.183ns (frequency: 239.046MHz)
  Total number of paths / destination ports: 44246 / 6731
-------------------------------------------------------------------------
Delay:               4.183ns (Levels of Logic = 17)
  Source:            system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Source Clock:      system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/TXOUTCLK_OUT rising
  Destination Clock: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/TXOUTCLK_OUT rising

  Data Path: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q            204   0.375   0.607  U0/rx_axi_shim/rx_mac_tvalid (rx_axis_mac_tvalid)
     end scope: 'system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2:rx_axis_mac_tvalid'
     end scope: 'system/amc_p0_en.amc_p0_eth/basex/v6emac_core:rx_axis_mac_tvalid'
     end scope: 'system/amc_p0_en.amc_p0_eth/basex:rx_axis_mac_tvalid'
     end scope: 'system/amc_p0_en.amc_p0_eth:rx_valid'
     begin scope: 'system/amc_p0_en.amc_p0_ipb_ctrl:mac_rx_valid'
     begin scope: 'system/amc_p0_en.amc_p0_ipb_ctrl/udp_if:mac_rx_valid'
     begin scope: 'system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block:mac_rx_valid'
     LUT2:I1->O         1039   0.068   0.696  rx_reset1 (rx_reset)
     end scope: 'system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block:rx_reset'
     begin scope: 'system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping:rx_reset'
     LUT6:I5->O            6   0.068   0.614  Mmux_n0190531_1 (Mmux_n01905311)
     LUT6:I3->O            1   0.068   0.000  Mmux_n0190532 (Mmux_n0190531)
     MUXCY:S->O            1   0.290   0.000  Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<1> (Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<1>)
     MUXCY:CI->O           1   0.020   0.000  Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<2> (Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<2>)
     MUXCY:CI->O           1   0.020   0.000  Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3> (Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>)
     MUXCY:CI->O           1   0.020   0.000  Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<4> (Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<4>)
     MUXCY:CI->O           1   0.020   0.000  Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<5> (Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<5>)
     MUXCY:CI->O           1   0.020   0.000  Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<6> (Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<6>)
     XORCY:CI->O           2   0.239   0.497  Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_xor<7> (next_addr.addr_int[12]_GND_186_o_add_55_OUT<7>)
     LUT2:I0->O            1   0.068   0.417  next_addr.addr_int[12]_GND_186_o_equal_57_o<12>_SW0 (N01)
     LUT6:I5->O            1   0.068   0.000  next_addr.addr_int[12]_GND_186_o_equal_57_o<12> (next_addr.addr_int[12]_GND_186_o_equal_57_o)
     FD:D                      0.011          next_addr.next_low
    ----------------------------------------
    Total                      4.183ns (1.353ns logic, 2.831ns route)
                                       (32.3% logic, 67.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/TXOUTCLK_OUT'
  Clock period: 4.183ns (frequency: 239.046MHz)
  Total number of paths / destination ports: 44202 / 6739
-------------------------------------------------------------------------
Delay:               4.183ns (Levels of Logic = 17)
  Source:            system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Source Clock:      system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/TXOUTCLK_OUT rising
  Destination Clock: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/TXOUTCLK_OUT rising

  Data Path: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q            204   0.375   0.607  U0/rx_axi_shim/rx_mac_tvalid (rx_axis_mac_tvalid)
     end scope: 'system/phy_en.phy_eth/sgmii/v6emac_core/BU2:rx_axis_mac_tvalid'
     end scope: 'system/phy_en.phy_eth/sgmii/v6emac_core:rx_axis_mac_tvalid'
     end scope: 'system/phy_en.phy_eth/sgmii:rx_axis_mac_tvalid'
     end scope: 'system/phy_en.phy_eth:rx_valid'
     begin scope: 'system/phy_en.phy_ipb_ctrl:mac_rx_valid'
     begin scope: 'system/phy_en.phy_ipb_ctrl/udp_if:mac_rx_valid'
     begin scope: 'system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block:mac_rx_valid'
     LUT2:I1->O         1039   0.068   0.696  rx_reset1 (rx_reset)
     end scope: 'system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block:rx_reset'
     begin scope: 'system/phy_en.phy_ipb_ctrl/udp_if/ping:rx_reset'
     LUT6:I5->O            6   0.068   0.614  Mmux_n0190531_1 (Mmux_n01905311)
     LUT6:I3->O            1   0.068   0.000  Mmux_n0190532 (Mmux_n0190531)
     MUXCY:S->O            1   0.290   0.000  Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<1> (Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<1>)
     MUXCY:CI->O           1   0.020   0.000  Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<2> (Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<2>)
     MUXCY:CI->O           1   0.020   0.000  Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3> (Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>)
     MUXCY:CI->O           1   0.020   0.000  Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<4> (Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<4>)
     MUXCY:CI->O           1   0.020   0.000  Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<5> (Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<5>)
     MUXCY:CI->O           1   0.020   0.000  Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<6> (Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<6>)
     XORCY:CI->O           2   0.239   0.497  Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_xor<7> (next_addr.addr_int[12]_GND_186_o_add_55_OUT<7>)
     LUT2:I0->O            1   0.068   0.417  next_addr.addr_int[12]_GND_186_o_equal_57_o<12>_SW0 (N01)
     LUT6:I5->O            1   0.068   0.000  next_addr.addr_int[12]_GND_186_o_equal_57_o<12> (next_addr.addr_int[12]_GND_186_o_equal_57_o)
     FD:D                      0.011          next_addr.next_low
    ----------------------------------------
    Total                      4.183ns (1.353ns logic, 2.831ns route)
                                       (32.3% logic, 67.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'xpoint1_clk1_p'
  Clock period: 2.931ns (frequency: 341.180MHz)
  Total number of paths / destination ports: 721 / 26
-------------------------------------------------------------------------
Delay:               2.931ns (Levels of Logic = 3)
  Source:            system/cdce_synch/cdce_control.timer_13 (FF)
  Destination:       system/cdce_synch/cdce_control.timer_18 (FF)
  Source Clock:      xpoint1_clk1_p rising
  Destination Clock: xpoint1_clk1_p rising

  Data Path: system/cdce_synch/cdce_control.timer_13 to system/cdce_synch/cdce_control.timer_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.375   0.792  cdce_control.timer_13 (cdce_control.timer_13)
     LUT6:I0->O            1   0.068   0.775  GND_442_o_cdce_control.timer[19]_equal_5_o<19>3 (GND_442_o_cdce_control.timer[19]_equal_5_o<19>2)
     LUT5:I0->O           22   0.068   0.774  GND_442_o_cdce_control.timer[19]_equal_5_o<19>4 (GND_442_o_cdce_control.timer[19]_equal_5_o)
     LUT5:I1->O            1   0.068   0.000  Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT101 (cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT<18>)
     FDC:D                     0.011          cdce_control.timer_18
    ----------------------------------------
    Total                      2.931ns (0.590ns logic, 2.341ns route)
                                       (20.1% logic, 79.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'system/gbt_phase_monitoring/ttclk_pll/CLK_OUT1'
  Clock period: 3.556ns (frequency: 281.215MHz)
  Total number of paths / destination ports: 1922 / 174
-------------------------------------------------------------------------
Delay:               3.556ns (Levels of Logic = 5)
  Source:            system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10 (FF)
  Destination:       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Source Clock:      system/gbt_phase_monitoring/ttclk_pll/CLK_OUT1 rising
  Destination Clock: system/gbt_phase_monitoring/ttclk_pll/CLK_OUT1 rising

  Data Path: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.375   0.798  monitoring_stats_10 (monitoring_stats_10)
     LUT6:I0->O            1   0.068   0.417  monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2 (monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1)
     LUT3:I2->O            1   0.068   0.417  monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11 (monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11)
     LUT5:I4->O            2   0.068   0.781  monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12 (monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2)
     LUT5:I0->O            1   0.068   0.417  Mmux_GND_478_o_monitoring_stats[15]_MUX_2503_o12 (Mmux_GND_478_o_monitoring_stats[15]_MUX_2503_o11)
     LUT6:I5->O            1   0.068   0.000  Mmux_GND_478_o_monitoring_stats[15]_MUX_2503_o13 (GND_478_o_monitoring_stats[15]_MUX_2503_o)
     FDC:D                     0.011          phase_ok
    ----------------------------------------
    Total                      3.556ns (0.726ns logic, 2.830ns route)
                                       (20.4% logic, 79.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'usr/chipscope_icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 256 / 225
-------------------------------------------------------------------------
Offset:              3.904ns (Levels of Logic = 6)
  Source:            usr/chipscope_icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       usr/chipscope_vio_inst/U0/I_VIO/U_STATUS/U_TDO (FF)
  Destination Clock: usr/chipscope_icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: usr/chipscope_icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to usr/chipscope_vio_inst/U0/I_VIO/U_STATUS/U_TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX6:SHIFT    3   0.000   0.431  U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           32   0.068   0.791  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O            1   0.068   0.778  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_LCE (CONTROL0<15>)
     end scope: 'usr/chipscope_icon_inst:CONTROL0<15>'
     begin scope: 'usr/chipscope_vio_inst:CONTROL<15>'
     LUT6:I0->O            1   0.068   0.778  U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O23 (U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O22)
     LUT6:I0->O            1   0.068   0.775  U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O29 (U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O28)
     LUT5:I0->O            1   0.068   0.000  U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O210 (U0/I_VIO/U_STATUS/TDO_next)
     FDE:D                     0.011          U0/I_VIO/U_STATUS/U_TDO
    ----------------------------------------
    Total                      3.904ns (0.351ns logic, 3.553ns route)
                                       (9.0% logic, 91.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk125_2_p'
  Total number of paths / destination ports: 113 / 113
-------------------------------------------------------------------------
Offset:              2.847ns (Levels of Logic = 4)
  Source:            usr/chipscope_icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       usr/chipscope_vio_inst/U0/I_VIO/GEN_TRANS.U_ARM/U_RFDRE (FF)
  Destination Clock: clk125_2_p rising 0.3X

  Data Path: usr/chipscope_icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to usr/chipscope_vio_inst/U0/I_VIO/GEN_TRANS.U_ARM/U_RFDRE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX6:SHIFT    3   0.000   0.431  U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           32   0.068   0.791  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O           28   0.068   0.569  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE (CONTROL0<6>)
     end scope: 'usr/chipscope_icon_inst:CONTROL0<6>'
     begin scope: 'usr/chipscope_vio_inst:CONTROL<6>'
     LUT2:I1->O            4   0.068   0.419  U0/I_VIO/GEN_TRANS.U_ARM/U_CLEAR (U0/I_VIO/GEN_TRANS.U_ARM/iCLR)
     FDCE:CLR                  0.434          U0/I_VIO/GEN_TRANS.U_ARM/U_RFDRE
    ----------------------------------------
    Total                      2.847ns (0.638ns logic, 2.209ns route)
                                       (22.4% logic, 77.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'usr/chipscope_icon_inst/U0/iUPDATE_OUT'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.324ns (Levels of Logic = 1)
  Source:            usr/chipscope_icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SEL (PAD)
  Destination:       usr/chipscope_icon_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Destination Clock: usr/chipscope_icon_inst/U0/iUPDATE_OUT rising

  Data Path: usr/chipscope_icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SEL to usr/chipscope_icon_inst/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX6:SEL      2   0.000   0.405  U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/U_ICON/iSEL)
     INV:I->O              1   0.086   0.399  U0/U_ICON/U_iSEL_n (U0/U_ICON/iSEL_n)
     FDC:CLR                   0.434          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.324ns (0.520ns logic, 0.804ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.428ns (Levels of Logic = 4)
  Source:            v6_cpld<3> (PAD)
  Destination:       system/ip_mac/mac_addr_3_LDC (LATCH)
  Destination Clock: system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Data Path: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.003   0.518  v6_cpld_3_IBUF (v6_cpld_3_IBUF)
     begin scope: 'usr:amc_slot_i<3>'
     end scope: 'usr:mac_addr_o<3>'
     begin scope: 'system:user_mac_addr_i<3>'
     begin scope: 'system/ip_mac:user_mac_addr_i<3>'
     LUT2:I0->O            2   0.068   0.405  reset_i_user_mac_addr_i[3]_AND_110_o1 (reset_i_user_mac_addr_i[3]_AND_110_o)
     LDC:CLR                   0.434          mac_addr_3_LDC
    ----------------------------------------
    Total                      1.428ns (0.505ns logic, 0.923ns route)
                                       (35.4% logic, 64.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.428ns (Levels of Logic = 4)
  Source:            v6_cpld<2> (PAD)
  Destination:       system/ip_mac/mac_addr_2_LDC (LATCH)
  Destination Clock: system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Data Path: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.003   0.518  v6_cpld_2_IBUF (v6_cpld_2_IBUF)
     begin scope: 'usr:amc_slot_i<2>'
     end scope: 'usr:mac_addr_o<2>'
     begin scope: 'system:user_mac_addr_i<2>'
     begin scope: 'system/ip_mac:user_mac_addr_i<2>'
     LUT2:I0->O            2   0.068   0.405  reset_i_user_mac_addr_i[2]_AND_112_o1 (reset_i_user_mac_addr_i[2]_AND_112_o)
     LDC:CLR                   0.434          mac_addr_2_LDC
    ----------------------------------------
    Total                      1.428ns (0.505ns logic, 0.923ns route)
                                       (35.4% logic, 64.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.428ns (Levels of Logic = 4)
  Source:            v6_cpld<1> (PAD)
  Destination:       system/ip_mac/mac_addr_1_LDC (LATCH)
  Destination Clock: system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Data Path: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.003   0.518  v6_cpld_1_IBUF (v6_cpld_1_IBUF)
     begin scope: 'usr:amc_slot_i<1>'
     end scope: 'usr:mac_addr_o<1>'
     begin scope: 'system:user_mac_addr_i<1>'
     begin scope: 'system/ip_mac:user_mac_addr_i<1>'
     LUT2:I0->O            2   0.068   0.405  reset_i_user_mac_addr_i[1]_AND_114_o1 (reset_i_user_mac_addr_i[1]_AND_114_o)
     LDC:CLR                   0.434          mac_addr_1_LDC
    ----------------------------------------
    Total                      1.428ns (0.505ns logic, 0.923ns route)
                                       (35.4% logic, 64.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.428ns (Levels of Logic = 4)
  Source:            v6_cpld<0> (PAD)
  Destination:       system/ip_mac/mac_addr_0_LDC (LATCH)
  Destination Clock: system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Data Path: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.003   0.518  v6_cpld_0_IBUF (v6_cpld_0_IBUF)
     begin scope: 'usr:amc_slot_i<0>'
     end scope: 'usr:mac_addr_o<0>'
     begin scope: 'system:user_mac_addr_i<0>'
     begin scope: 'system/ip_mac:user_mac_addr_i<0>'
     LUT2:I0->O            2   0.068   0.405  reset_i_user_mac_addr_i[0]_AND_116_o1 (reset_i_user_mac_addr_i[0]_AND_116_o)
     LDC:CLR                   0.434          mac_addr_0_LDC
    ----------------------------------------
    Total                      1.428ns (0.505ns logic, 0.923ns route)
                                       (35.4% logic, 64.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/TXOUTCLK_OUT'
  Total number of paths / destination ports: 171 / 118
-------------------------------------------------------------------------
Offset:              1.848ns (Levels of Logic = 3)
  Source:            system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac:EMACSPEEDIS10100 (PAD)
  Destination:       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/tx_axi_shim/tx_mac_tready_reg (FF)
  Destination Clock: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/TXOUTCLK_OUT rising

  Data Path: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac:EMACSPEEDIS10100 to system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/tx_axi_shim/tx_mac_tready_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    TEMAC_SINGLE:EMACSPEEDIS10100    7   0.000   0.621  U0/v6_emac (speed_is_10_100)
     LUT3:I0->O           16   0.068   0.589  U0/tx_axi_shim/Mmux_tx_ack_wire11 (U0/tx_axi_shim/tx_ack_wire)
     LUT6:I4->O            2   0.068   0.423  U0/tx_axi_shim/tx_state_FSM_FFd4-In (U0/tx_axi_shim/next_tx_state[3]_PWR_18_o_equal_74_o)
     LUT6:I5->O            1   0.068   0.000  U0/tx_axi_shim/next_tx_state[3]_ignore_packet_OR_45_o (U0/tx_axi_shim/next_tx_state[3]_ignore_packet_OR_45_o)
     FDR:D                     0.011          U0/tx_axi_shim/tx_mac_tready_reg
    ----------------------------------------
    Total                      1.848ns (0.215ns logic, 1.633ns route)
                                       (11.6% logic, 88.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/TXOUTCLK_OUT'
  Total number of paths / destination ports: 138 / 125
-------------------------------------------------------------------------
Offset:              1.535ns (Levels of Logic = 2)
  Source:            system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac:EMACCLIENTTXACK (PAD)
  Destination:       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tx_mac_tready_reg (FF)
  Destination Clock: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/TXOUTCLK_OUT rising

  Data Path: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac:EMACCLIENTTXACK to system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tx_mac_tready_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    TEMAC_SINGLE:EMACCLIENTTXACK   18   0.000   0.750  U0/v6_emac (U0/TX_ACK)
     LUT6:I2->O            1   0.068   0.638  U0/tx_axi_shim/next_tx_state[3]_ignore_packet_OR_45_o2 (U0/tx_axi_shim/next_tx_state[3]_ignore_packet_OR_45_o2)
     LUT5:I1->O            1   0.068   0.000  U0/tx_axi_shim/next_tx_state[3]_ignore_packet_OR_45_o7 (U0/tx_axi_shim/next_tx_state[3]_ignore_packet_OR_45_o)
     FDR:D                     0.011          U0/tx_axi_shim/tx_mac_tready_reg
    ----------------------------------------
    Total                      1.535ns (0.147ns logic, 1.388ns route)
                                       (9.6% logic, 90.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'system/i2c_s/reset_regs_i[6][1]_AND_745_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.428ns (Levels of Logic = 4)
  Source:            v6_cpld<1> (PAD)
  Destination:       system/i2c_s/regs_6_1_LDC (LATCH)
  Destination Clock: system/i2c_s/reset_regs_i[6][1]_AND_745_o falling

  Data Path: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.003   0.518  v6_cpld_1_IBUF (v6_cpld_1_IBUF)
     begin scope: 'usr:amc_slot_i<1>'
     end scope: 'usr:mac_addr_o<1>'
     begin scope: 'system:user_mac_addr_i<1>'
     begin scope: 'system/i2c_s:regs_i<6><1>'
     LUT2:I0->O            2   0.068   0.405  reset_regs_i[6][1]_AND_746_o1 (reset_regs_i[6][1]_AND_746_o)
     LDC:CLR                   0.434          regs_6_1_LDC
    ----------------------------------------
    Total                      1.428ns (0.505ns logic, 0.923ns route)
                                       (35.4% logic, 64.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'system/i2c_s/reset_regs_i[6][3]_AND_741_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.428ns (Levels of Logic = 4)
  Source:            v6_cpld<3> (PAD)
  Destination:       system/i2c_s/regs_6_3_LDC (LATCH)
  Destination Clock: system/i2c_s/reset_regs_i[6][3]_AND_741_o falling

  Data Path: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.003   0.518  v6_cpld_3_IBUF (v6_cpld_3_IBUF)
     begin scope: 'usr:amc_slot_i<3>'
     end scope: 'usr:mac_addr_o<3>'
     begin scope: 'system:user_mac_addr_i<3>'
     begin scope: 'system/i2c_s:regs_i<6><3>'
     LUT2:I0->O            2   0.068   0.405  reset_regs_i[6][3]_AND_742_o1 (reset_regs_i[6][3]_AND_742_o)
     LDC:CLR                   0.434          regs_6_3_LDC
    ----------------------------------------
    Total                      1.428ns (0.505ns logic, 0.923ns route)
                                       (35.4% logic, 64.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'system/i2c_s/reset_regs_i[6][2]_AND_743_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.428ns (Levels of Logic = 4)
  Source:            v6_cpld<2> (PAD)
  Destination:       system/i2c_s/regs_6_2_LDC (LATCH)
  Destination Clock: system/i2c_s/reset_regs_i[6][2]_AND_743_o falling

  Data Path: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.003   0.518  v6_cpld_2_IBUF (v6_cpld_2_IBUF)
     begin scope: 'usr:amc_slot_i<2>'
     end scope: 'usr:mac_addr_o<2>'
     begin scope: 'system:user_mac_addr_i<2>'
     begin scope: 'system/i2c_s:regs_i<6><2>'
     LUT2:I0->O            2   0.068   0.405  reset_regs_i[6][2]_AND_744_o1 (reset_regs_i[6][2]_AND_744_o)
     LDC:CLR                   0.434          regs_6_2_LDC
    ----------------------------------------
    Total                      1.428ns (0.505ns logic, 0.923ns route)
                                       (35.4% logic, 64.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'system/i2c_s/reset_regs_i[6][0]_AND_747_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.428ns (Levels of Logic = 4)
  Source:            v6_cpld<0> (PAD)
  Destination:       system/i2c_s/regs_6_0_LDC (LATCH)
  Destination Clock: system/i2c_s/reset_regs_i[6][0]_AND_747_o falling

  Data Path: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.003   0.518  v6_cpld_0_IBUF (v6_cpld_0_IBUF)
     begin scope: 'usr:amc_slot_i<0>'
     end scope: 'usr:mac_addr_o<0>'
     begin scope: 'system:user_mac_addr_i<0>'
     begin scope: 'system/i2c_s:regs_i<6><0>'
     LUT2:I0->O            2   0.068   0.405  reset_regs_i[6][0]_AND_748_o1 (reset_regs_i[6][0]_AND_748_o)
     LDC:CLR                   0.434          regs_6_0_LDC
    ----------------------------------------
    Total                      1.428ns (0.505ns logic, 0.923ns route)
                                       (35.4% logic, 64.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk125_2_p'
  Total number of paths / destination ports: 1062 / 187
-------------------------------------------------------------------------
Offset:              5.121ns (Levels of Logic = 13)
  Source:            system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42 (RAM)
  Destination:       system/icap_if/icapInterface/icap:I27 (PAD)
  Source Clock:      clk125_2_p rising 0.3X

  Data Path: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42 to system/icap_if/icapInterface/icap:I27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB36E1:CLKARDCLK->DOBDO0    3   2.073   0.431  Mram_ram42 (rx_dob<28>)
     end scope: 'system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram:rx_dob<28>'
     end scope: 'system/amc_p0_en.amc_p0_ipb_ctrl/udp_if:rdata<28>'
     begin scope: 'system/amc_p0_en.amc_p0_ipb_ctrl/trans:trans_in_rdata<28>'
     begin scope: 'system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface:trans_in_rdata<28>'
     LUT3:I2->O           10   0.068   0.834  Mmux_rxd211 (rx_data<28>)
     end scope: 'system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface:rx_data<28>'
     begin scope: 'system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm:rx_data<28>'
     LUT5:I0->O            1   0.068   0.491  Mmux_ipb_out_ipb_wdata211 (ipb_out_ipb_wdata<28>)
     end scope: 'system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm:ipb_out_ipb_wdata<28>'
     end scope: 'system/amc_p0_en.amc_p0_ipb_ctrl/trans:ipb_out_ipb_wdata<28>'
     end scope: 'system/amc_p0_en.amc_p0_ipb_ctrl:ipb_out_ipb_wdata<28>'
     begin scope: 'system/ipb_arb:ipb_m_out[0]_ipb_wdata<28>'
     LUT4:I2->O           21   0.068   0.621  Mmux_ipb_out_ipb_wdata211 (ipb_out_ipb_wdata<28>)
     end scope: 'system/ipb_arb:ipb_out_ipb_wdata<28>'
     begin scope: 'system/ipb_fabric:ipb_in_ipb_wdata<28>'
     end scope: 'system/ipb_fabric:ipb_to_slaves[7]_ipb_wdata<28>'
     begin scope: 'system/icap_if:IPBUS_I_ipb_wdata<28>'
     begin scope: 'system/icap_if/ioControl:IPBUS_I_ipb_wdata<28>'
     LUT3:I1->O            1   0.068   0.399  Mmux_ICAP_DATA_O211 (ICAP_DATA_O<28>)
     end scope: 'system/icap_if/ioControl:ICAP_DATA_O<28>'
     begin scope: 'system/icap_if/icapInterface:DATA_I<28>'
    ICAP_VIRTEX6:I27           0.000          icap
    ----------------------------------------
    Total                      5.121ns (2.345ns logic, 2.776ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'xpoint1_clk1_p'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.426ns (Levels of Logic = 3)
  Source:            system/cdce_synch/fsm_pwrdown (FF)
  Destination:       cdce_pwr_down (PAD)
  Source Clock:      xpoint1_clk1_p rising

  Data Path: system/cdce_synch/fsm_pwrdown to cdce_pwr_down
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             1   0.375   0.581  fsm_pwrdown (fsm_pwrdown)
     LUT3:I0->O            1   0.068   0.399  PWRDOWN_O1 (PWRDOWN_O)
     end scope: 'system/cdce_synch:PWRDOWN_O'
     end scope: 'system:cdce_pwr_down'
     OBUF:I->O                 0.003          cdce_pwr_down_OBUF (cdce_pwr_down)
    ----------------------------------------
    Total                      1.426ns (0.446ns logic, 0.980ns route)
                                       (31.3% logic, 68.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'system/spi/reset_i_cpol_i_AND_908_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.464ns (Levels of Logic = 3)
  Source:            system/spi/sck_LDC (LATCH)
  Destination:       cdce_spi_clk (PAD)
  Source Clock:      system/spi/reset_i_cpol_i_AND_908_o falling

  Data Path: system/spi/sck_LDC to cdce_spi_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.387   0.601  sck_LDC (sck_LDC)
     LUT3:I0->O            2   0.068   0.405  sck1 (sck_o)
     end scope: 'system/spi:sck_o'
     end scope: 'system:cdce_spi_clk'
     OBUF:I->O                 0.003          cdce_spi_clk_OBUF (cdce_spi_clk)
    ----------------------------------------
    Total                      1.464ns (0.458ns logic, 1.006ns route)
                                       (31.3% logic, 68.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'usr/chipscope_icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.375ns (Levels of Logic = 0)
  Source:            usr/chipscope_icon_inst/U0/U_ICON/U_TDO_reg (FF)
  Destination:       usr/chipscope_icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO (PAD)
  Source Clock:      usr/chipscope_icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: usr/chipscope_icon_inst/U0/U_ICON/U_TDO_reg to usr/chipscope_icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.375   0.000  U0/U_ICON/U_TDO_reg (U0/U_ICON/iTDO)
    BSCAN_VIRTEX6:TDO          0.000          U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS
    ----------------------------------------
    Total                      0.375ns (0.375ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/TXOUTCLK_OUT'
  Total number of paths / destination ports: 62 / 44
-------------------------------------------------------------------------
Offset:              1.592ns (Levels of Logic = 1)
  Source:            system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/PAUSESHIM_8_GEN.pausereq_shim_inst/pausereq_mux_slt_FSM_FFd1 (FF)
  Destination:       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac:CLIENTEMACPAUSEREQ (PAD)
  Source Clock:      system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/TXOUTCLK_OUT rising

  Data Path: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/PAUSESHIM_8_GEN.pausereq_shim_inst/pausereq_mux_slt_FSM_FFd1 to system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac:CLIENTEMACPAUSEREQ
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              18   0.375   0.750  U0/PAUSESHIM_8_GEN.pausereq_shim_inst/pausereq_mux_slt_FSM_FFd1 (U0/PAUSESHIM_8_GEN.pausereq_shim_inst/pausereq_mux_slt_FSM_FFd1)
     LUT4:I0->O            1   0.068   0.399  U0/PAUSESHIM_8_GEN.pausereq_shim_inst/PAUSE_REQ_out1 (U0/PAUSE_REQ_INT)
    TEMAC_SINGLE:CLIENTEMACPAUSEREQ        0.000          U0/v6_emac
    ----------------------------------------
    Total                      1.592ns (0.443ns logic, 1.149ns route)
                                       (27.8% logic, 72.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/TXOUTCLK_OUT'
  Total number of paths / destination ports: 62 / 44
-------------------------------------------------------------------------
Offset:              1.592ns (Levels of Logic = 1)
  Source:            system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/PAUSESHIM_8_GEN.pausereq_shim_inst/pausereq_mux_slt_FSM_FFd1 (FF)
  Destination:       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac:CLIENTEMACPAUSEREQ (PAD)
  Source Clock:      system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/TXOUTCLK_OUT rising

  Data Path: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/PAUSESHIM_8_GEN.pausereq_shim_inst/pausereq_mux_slt_FSM_FFd1 to system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac:CLIENTEMACPAUSEREQ
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              18   0.375   0.750  U0/PAUSESHIM_8_GEN.pausereq_shim_inst/pausereq_mux_slt_FSM_FFd1 (U0/PAUSESHIM_8_GEN.pausereq_shim_inst/pausereq_mux_slt_FSM_FFd1)
     LUT4:I0->O            1   0.068   0.399  U0/PAUSESHIM_8_GEN.pausereq_shim_inst/PAUSE_REQ_out1 (U0/PAUSE_REQ_INT)
    TEMAC_SINGLE:CLIENTEMACPAUSEREQ        0.000          U0/v6_emac
    ----------------------------------------
    Total                      1.592ns (0.443ns logic, 1.149ns route)
                                       (27.8% logic, 72.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk125_2_p
----------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
clk125_2_p                                                                                                |   10.105|         |         |         |
system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/TXOUTCLK_OUT|    3.385|         |         |         |
system/gbt_phase_monitoring/ttclk_pll/CLK_OUT1                                                            |    2.078|         |         |         |
system/i2c_s/reset_regs_i[6][0]_AND_747_o                                                                 |         |    2.188|         |         |
system/i2c_s/reset_regs_i[6][1]_AND_745_o                                                                 |         |    2.188|         |         |
system/i2c_s/reset_regs_i[6][2]_AND_743_o                                                                 |         |    2.188|         |         |
system/i2c_s/reset_regs_i[6][3]_AND_741_o                                                                 |         |    2.188|         |         |
system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o                                                        |         |    1.759|         |         |
system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o                                                        |         |    1.759|         |         |
system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o                                                        |         |    1.759|         |         |
system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o                                                        |         |    1.759|         |         |
system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/TXOUTCLK_OUT      |    3.385|         |         |         |
system/spi/reset_i_cpol_i_AND_908_o                                                                       |         |    1.124|         |         |
usr/chipscope_icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                                            |    3.394|         |         |         |
----------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/TXOUTCLK_OUT
----------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
clk125_2_p                                                                                                |    4.192|         |         |         |
system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/TXOUTCLK_OUT|    4.183|         |         |         |
----------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock system/gbt_phase_monitoring/ttclk_pll/CLK_OUT1
----------------------------------------------+---------+---------+---------+---------+
                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------+---------+---------+---------+---------+
clk125_2_p                                    |    2.199|         |         |         |
system/gbt_phase_monitoring/ttclk_pll/CLK_OUT1|    3.556|         |         |         |
usr/ipb_miso_o[0]_ipb_err                     |    0.871|         |         |         |
----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock system/i2c_s/reset_regs_i[6][0]_AND_747_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_p     |         |         |    1.970|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock system/i2c_s/reset_regs_i[6][1]_AND_745_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_p     |         |         |    1.970|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock system/i2c_s/reset_regs_i[6][2]_AND_743_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_p     |         |         |    1.970|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock system/i2c_s/reset_regs_i[6][3]_AND_741_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_p     |         |         |    1.970|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_p     |         |         |    1.970|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_p     |         |         |    1.970|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_p     |         |         |    1.970|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_p     |         |         |    1.970|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/TXOUTCLK_OUT
----------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
clk125_2_p                                                                                          |    4.192|         |         |         |
system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/TXOUTCLK_OUT|    4.183|         |         |         |
----------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock system/spi/reset_i_cpol_i_AND_908_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_p     |         |         |    1.970|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock usr/chipscope_icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL
--------------------------------------------------------------+---------+---------+---------+---------+
                                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------+---------+---------+---------+---------+
clk125_2_p                                                    |    1.787|         |         |         |
usr/chipscope_icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    4.451|         |         |         |
usr/chipscope_icon_inst/U0/iUPDATE_OUT                        |    1.753|         |         |         |
usr/ipb_miso_o[0]_ipb_err                                     |    1.035|    1.035|         |         |
--------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock usr/chipscope_icon_inst/U0/iUPDATE_OUT
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
usr/chipscope_icon_inst/U0/iUPDATE_OUT|    1.284|         |         |         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock usr/ipb_miso_o[0]_ipb_err
--------------------------------------------------------------+---------+---------+---------+---------+
                                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------+---------+---------+---------+---------+
usr/chipscope_icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.366|         |    1.366|         |
--------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_p     |    2.424|         |         |         |
xpoint1_clk1_p |    2.931|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 94.00 secs
Total CPU time to Xst completion: 94.18 secs
 
--> 

Total memory usage is 459904 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1670 (   0 filtered)
Number of infos    :  521 (   0 filtered)

