INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Vivado/2020.2/project_traffic_controller/project_traffic_controller.sim/sim_1/impl/timing/xsim/controller_TB_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_controller
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Vivado/2020.2/project_traffic_controller/project_traffic_controller.srcs/sim_1/new/controller_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_TB
