WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500088 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5000088 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6250089 cumulative IPC: 4 (Simulation time: 00 hr 01 min 32 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6250089 cumulative IPC: 4 (Simulation time: 00 hr 01 min 32 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 9567033 heartbeat IPC: 2.19 cumulative IPC: 1.507 (Simulation time: 00 hr 02 min 05 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 18396447 heartbeat IPC: 1.133 cumulative IPC: 1.235 (Simulation time: 00 hr 03 min 24 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 27361897 heartbeat IPC: 1.115 cumulative IPC: 1.184 (Simulation time: 00 hr 04 min 44 sec)
Simulation finished CPU 0 instructions: 25000001 cycles: 21111810 cumulative IPC: 1.184 (Simulation time: 00 hr 04 min 44 sec)
Simulation complete CPU 0 instructions: 25000001 cycles: 21111810 cumulative IPC: 1.184 (Simulation time: 00 hr 04 min 44 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ./traces/623.xalancbmk_s-202B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.184 instructions: 25000001 cycles: 21111810
CPU 0 Branch Prediction Accuracy: 95.19% MPKI: 13.3 Average ROB Occupancy at Mispredict: 44.45
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 13.3
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     673878 HIT:     371916 MISS:     301962
LLC LOAD         ACCESS:      85319 HIT:      49570 MISS:      35749
LLC RFO          ACCESS:          0 HIT:          0 MISS:          0
LLC PREFETCH     ACCESS:     588529 HIT:     322345 MISS:     266184
LLC WRITE        ACCESS:          0 HIT:          0 MISS:          0
LLC TRANSLATION  ACCESS:         30 HIT:          1 MISS:         29
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 320.2 cycles
cpu0_DTLB TOTAL        ACCESS:    5681150 HIT:    5634531 MISS:      46619
cpu0_DTLB LOAD         ACCESS:    5681150 HIT:    5634531 MISS:      46619
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 0.9354 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:   12113858 HIT:    9466770 MISS:    2647088
cpu0_L1D LOAD         ACCESS:    6743583 HIT:    5128325 MISS:    1615258
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:    4926541 HIT:    3894742 MISS:    1031799
cpu0_L1D WRITE        ACCESS:     443625 HIT:     443625 MISS:          0
cpu0_L1D TRANSLATION  ACCESS:        109 HIT:         78 MISS:         31
cpu0_L1D PREFETCH REQUESTED:    6743618 ISSUED:    4926538 USEFUL:     114177 USELESS:      51424
cpu0_L1D AVERAGE MISS LATENCY: 11.55 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:    1621717 HIT:     756608 MISS:     865109
cpu0_L2C LOAD         ACCESS:     514211 HIT:     366384 MISS:     147827
cpu0_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C PREFETCH     ACCESS:    1107475 HIT:     390223 MISS:     717252
cpu0_L2C WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:         31 HIT:          1 MISS:         30
cpu0_L2C PREFETCH REQUESTED:     941793 ISSUED:     941793 USEFUL:     471107 USELESS:       6647
cpu0_L2C AVERAGE MISS LATENCY: 109.8 cycles
cpu0_STLB TOTAL        ACCESS:      10922 HIT:      10813 MISS:        109
cpu0_STLB LOAD         ACCESS:      10922 HIT:      10813 MISS:        109
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 291 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     285338
  ROW_BUFFER_MISS:      16155
 AVG DBUS CONGESTED CYCLE: 3.903
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
