// Seed: 1648637954
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign module_2.id_5 = 0;
  logic id_6;
  ;
endmodule
module module_1 (
    output tri0 id_0
    , id_2
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_2,
      id_3
  );
  wire id_4;
endmodule
module module_2 (
    input tri id_0,
    output supply0 id_1,
    input tri1 id_2,
    input wire id_3,
    input wor id_4,
    output wor id_5,
    output uwire id_6,
    input supply0 id_7
    , id_13,
    output uwire id_8,
    output wire id_9,
    input tri id_10,
    output tri0 id_11
);
  wire id_14;
  localparam id_15 = 1'b0;
  module_0 modCall_1 (
      id_14,
      id_15,
      id_15,
      id_14,
      id_13
  );
endmodule
