Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Jun  4 14:05:22 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file RV32I_MCU_control_sets_placed.rpt
| Design       : RV32I_MCU
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    39 |
|    Minimum number of control sets                        |    39 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    39 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    37 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            4 |
| No           | No                    | Yes                    |              32 |           11 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1128 |          511 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+-------------------------------------------------+------------------+------------------+----------------+--------------+
|                  Clock Signal                 |                  Enable Signal                  | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------+-------------------------------------------------+------------------+------------------+----------------+--------------+
|  U_CPUCore/U_DP/U_PC/regFiles[4][13]_i_2_0[0] |                                                 |                  |                2 |              4 |         2.00 |
|  U_CPUCore/U_DP/U_PC/E[0]                     |                                                 |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                | U_CPUCore/U_DP/U_PC/o_data_reg[2]_33[0]         | reset_IBUF       |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                                | U_CPUCore/U_DP/U_PC/o_data_reg[2]_25[0]         | reset_IBUF       |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG                                | U_CPUCore/U_DP/U_PC/o_data_reg[2]_26[0]         | reset_IBUF       |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                                | U_CPUCore/U_DP/U_PC/o_data_reg[2]_27[0]         | reset_IBUF       |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG                                | U_CPUCore/U_DP/U_PC/o_data_reg[2]_28[0]         | reset_IBUF       |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                                | U_CPUCore/U_DP/U_PC/o_data_reg[2]_29[0]         | reset_IBUF       |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                                | U_CPUCore/U_DP/U_PC/o_data_reg[2]_30[0]         | reset_IBUF       |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG                                | U_CPUCore/U_DP/U_PC/o_data_reg[2]_31[0]         | reset_IBUF       |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                                | U_CPUCore/U_DP/U_PC/o_data_reg[2]_32[0]         | reset_IBUF       |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG                                | U_CPUCore/U_DP/U_PC/o_data_reg[3]_8[0]          | reset_IBUF       |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                                | U_CPUCore/U_DP/U_PC/o_data_reg[2]_34[0]         | reset_IBUF       |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                                | U_CPUCore/U_DP/U_PC/o_data_reg[2]_4[0]          | reset_IBUF       |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                                | U_CPUCore/U_DP/U_PC/o_data_reg[3]_3[0]          | reset_IBUF       |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                                | U_CPUCore/U_DP/U_PC/o_data_reg[3]_5[0]          | reset_IBUF       |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                                | U_CPUCore/U_DP/U_PC/o_data_reg[3]_7[0]          | reset_IBUF       |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG                                | U_CPUCore/U_DP/U_PC/o_data_reg[3]_2[0]          | reset_IBUF       |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG                                | U_CPUCore/U_DP/U_PC/o_data_reg[3]_4[0]          | reset_IBUF       |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG                                | U_CPUCore/U_DP/U_PC/o_data_reg[3]_6[0]          | reset_IBUF       |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                                | U_CPUCore/U_DP/U_PC/o_data_reg[2]_15[0]         | reset_IBUF       |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                                |                                                 | reset_IBUF       |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                                | U_CPUCore/U_DP/U_PC/mem_reg_0_255_0_0_i_10_1[0] | reset_IBUF       |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                                | U_CPUCore/U_DP/U_PC/mem_reg_0_255_0_0_i_10_2[0] | reset_IBUF       |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                                | U_CPUCore/U_DP/U_PC/o_data_reg[2]_12[0]         | reset_IBUF       |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                                | U_CPUCore/U_DP/U_PC/o_data_reg[2]_13[0]         | reset_IBUF       |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                                | U_CPUCore/U_DP/U_PC/o_data_reg[2]_14[0]         | reset_IBUF       |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                                | U_CPUCore/U_DP/U_PC/o_data_reg[2]_24[0]         | reset_IBUF       |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG                                | U_CPUCore/U_DP/U_PC/o_data_reg[2]_16[0]         | reset_IBUF       |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                                | U_CPUCore/U_DP/U_PC/o_data_reg[2]_17[0]         | reset_IBUF       |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                                | U_CPUCore/U_DP/U_PC/o_data_reg[2]_18[0]         | reset_IBUF       |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                                | U_CPUCore/U_DP/U_PC/o_data_reg[2]_19[0]         | reset_IBUF       |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                                | U_CPUCore/U_DP/U_PC/o_data_reg[2]_20[0]         | reset_IBUF       |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                                | U_CPUCore/U_DP/U_PC/o_data_reg[2]_21[0]         | reset_IBUF       |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                                | U_CPUCore/U_DP/U_PC/o_data_reg[2]_22[0]         | reset_IBUF       |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                                | U_CPUCore/U_DP/U_PC/o_data_reg[2]_23[0]         | reset_IBUF       |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                                | U_CPUCore/U_DP/U_PC/mem_reg_0_255_0_0_i_10_3[0] | reset_IBUF       |               11 |             36 |         3.27 |
|  clk_IBUF_BUFG                                | U_CPUCore/U_DP/U_PC/mem_reg_0_255_0_0_i_10_0[0] | reset_IBUF       |               10 |             36 |         3.60 |
|  clk_IBUF_BUFG                                | U_CPUCore/U_DP/U_PC/p_0_in                      |                  |               32 |            128 |         4.00 |
+-----------------------------------------------+-------------------------------------------------+------------------+------------------+----------------+--------------+


