#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Dec 20 21:24:36 2023
# Process ID: 10252
# Current directory: C:/Users/3ddev/Documents/1st sem-Mtech/Digital System Design/Project/dsd_new1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10040 C:\Users\3ddev\Documents\1st sem-Mtech\Digital System Design\Project\dsd_new1\dsd_new1.xpr
# Log file: C:/Users/3ddev/Documents/1st sem-Mtech/Digital System Design/Project/dsd_new1/vivado.log
# Journal file: C:/Users/3ddev/Documents/1st sem-Mtech/Digital System Design/Project/dsd_new1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/3ddev/Documents/1st sem-Mtech/Digital System Design/Project/dsd_new1/dsd_new1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 837.887 ; gain = 50.355
update_compile_order -fileset sources_1
set_property top rpUnit [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/3ddev/Documents/1st sem-Mtech/Digital System Design/Project/dsd_new1/dsd_new1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'rpUnit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/3ddev/Documents/1st sem-Mtech/Digital System Design/Project/dsd_new1/dsd_new1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rpUnit_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/3ddev/Documents/1st sem-Mtech/Digital System Design/Project/dsd_new1/dsd_new1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9c521384bfa24453acb02f64d84931f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rpUnit_tb_behav xil_defaultlib.rpUnit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 9 for port A [C:/Users/3ddev/Documents/1st sem-Mtech/Digital System Design/Project/dsd_new1/dsd_new1.srcs/sources_1/new/updateUnit.v:28]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/3ddev/Documents/1st sem-Mtech/Digital System Design/Project/dsd_new1/dsd_new1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rpUnit_tb_behav -key {Behavioral:sim_1:Functional:rpUnit_tb} -tclbatch {rpUnit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source rpUnit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time	X1	X2	X3	X4	Y1	Y2	Y3	Y4	FL1	FL2	R1	R2
5000	11001100	10101010	01010101	11110000	0010101110	000011010	0000011110	001100000	1	1	0	1
15000	11001100	10101010	01010101	11110000	0010101110	000011010	0000110111	001100000	1	1	0	0
25000	00110011	10101010	01010101	11110000	0000010001	001100110	0000100100	010101100	1	1	1	0
35000	00110011	10101010	01010101	11110000	0000010001	001100110	0000010001	010101100	1	1	1	0
45000	00110011	01010101	01010101	11110000	0000000100	000010001	0000010001	010101100	1	1	0	0
55000	00110011	01010101	01010101	11110000	0000000100	000010001	0000100110	010101100	1	1	0	0
65000	00110011	01010101	11001100	11110000	0000100010	000101010	0000111101	001110001	0	1	0	0
75000	00110011	01010101	11001100	11110000	0000100010	000101010	0010111011	001110001	0	1	0	0
85000	00110011	01010101	11001100	00001111	0001011001	000101010	0011110010	001110000	0	0	0	0
$finish called at time : 185 ns : File "C:/Users/3ddev/Documents/1st sem-Mtech/Digital System Design/Project/dsd_new1/dsd_new1.srcs/sim_1/new/rpUnit_tb.v" Line 61
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rpUnit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 891.797 ; gain = 6.668
