// Seed: 955593659
module module_0;
  wire id_1;
  wire id_2;
  tri  id_4 = 1;
  wire id_5, id_6;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    output tri id_3,
    input tri1 id_4
    , id_12,
    output tri1 id_5,
    input supply1 id_6,
    input tri1 id_7,
    input supply0 id_8,
    input wor id_9,
    output wor id_10
);
  assign id_12 = id_4 ? 1 : 1;
  module_0();
  always @(!1 or 1) #1;
  and (id_10, id_12, id_2, id_4, id_6, id_7, id_8, id_9);
endmodule
