<stg><name>compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3</name>


<trans_list>

<trans id="70" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i12 0, i12 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i7 0, i7 %j_5

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %for.inc17

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc17:0 %indvar_flatten_load = load i12 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc17:1 %icmp_ln140 = icmp_eq  i12 %indvar_flatten_load, i12 2048

]]></Node>
<StgValue><ssdm name="icmp_ln140"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc17:2 %add_ln140 = add i12 %indvar_flatten_load, i12 1

]]></Node>
<StgValue><ssdm name="add_ln140"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc17:3 %br_ln140 = br i1 %icmp_ln140, void %for.inc20, void %VITIS_LOOP_150_4.exitStub

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc20:0 %j_5_load = load i7 %j_5

]]></Node>
<StgValue><ssdm name="j_5_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc20:1 %i_load = load i7 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
for.inc20:4 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_5_load, i32 6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc20:5 %select_ln146 = select i1 %tmp, i7 0, i7 %j_5_load

]]></Node>
<StgValue><ssdm name="select_ln146"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc20:6 %add_ln140_1 = add i7 %i_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln140_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc20:7 %select_ln146_1 = select i1 %tmp, i7 %add_ln140_1, i7 %i_load

]]></Node>
<StgValue><ssdm name="select_ln146_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc20:10 %lshr_ln7 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln146, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln7"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="5">
<![CDATA[
for.inc20:11 %zext_ln145 = zext i5 %lshr_ln7

]]></Node>
<StgValue><ssdm name="zext_ln145"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc20:12 %reg_file_4_0_addr = getelementptr i16 %reg_file_4_0, i64 0, i64 %zext_ln145

]]></Node>
<StgValue><ssdm name="reg_file_4_0_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="11">
<![CDATA[
for.inc20:13 %val1 = load i11 %reg_file_4_0_addr

]]></Node>
<StgValue><ssdm name="val1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="7">
<![CDATA[
for.inc20:14 %trunc_ln146 = trunc i7 %select_ln146_1

]]></Node>
<StgValue><ssdm name="trunc_ln146"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
for.inc20:15 %add_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln146, i5 %lshr_ln7

]]></Node>
<StgValue><ssdm name="add_ln"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="11">
<![CDATA[
for.inc20:16 %zext_ln146 = zext i11 %add_ln

]]></Node>
<StgValue><ssdm name="zext_ln146"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc20:17 %reg_file_2_0_addr = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln146

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="11">
<![CDATA[
for.inc20:18 %val2 = load i11 %reg_file_2_0_addr

]]></Node>
<StgValue><ssdm name="val2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc20:21 %reg_file_4_1_addr = getelementptr i16 %reg_file_4_1, i64 0, i64 %zext_ln145

]]></Node>
<StgValue><ssdm name="reg_file_4_1_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="11">
<![CDATA[
for.inc20:22 %val1_4 = load i11 %reg_file_4_1_addr

]]></Node>
<StgValue><ssdm name="val1_4"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc20:23 %reg_file_2_1_addr = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln146

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="11">
<![CDATA[
for.inc20:24 %val2_2 = load i11 %reg_file_2_1_addr

]]></Node>
<StgValue><ssdm name="val2_2"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc20:27 %add_ln141 = add i7 %select_ln146, i7 2

]]></Node>
<StgValue><ssdm name="add_ln141"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc20:28 %store_ln141 = store i12 %add_ln140, i12 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc20:29 %store_ln141 = store i7 %select_ln146_1, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc20:30 %store_ln141 = store i7 %add_ln141, i7 %j_5

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="44" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="11">
<![CDATA[
for.inc20:13 %val1 = load i11 %reg_file_4_0_addr

]]></Node>
<StgValue><ssdm name="val1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="11">
<![CDATA[
for.inc20:18 %val2 = load i11 %reg_file_2_0_addr

]]></Node>
<StgValue><ssdm name="val2"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc20:19 %add = hadd i16 %val1, i16 %val2

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="11">
<![CDATA[
for.inc20:22 %val1_4 = load i11 %reg_file_4_1_addr

]]></Node>
<StgValue><ssdm name="val1_4"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="11">
<![CDATA[
for.inc20:24 %val2_2 = load i11 %reg_file_2_1_addr

]]></Node>
<StgValue><ssdm name="val2_2"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc20:25 %add_1 = hadd i16 %val1_4, i16 %val2_2

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0">
<![CDATA[
VITIS_LOOP_150_4.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc20:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_140_2_VITIS_LOOP_141_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc20:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc20:8 %specpipeline_ln144 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2

]]></Node>
<StgValue><ssdm name="specpipeline_ln144"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc20:9 %specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln132"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc20:19 %add = hadd i16 %val1, i16 %val2

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
for.inc20:20 %store_ln147 = store i16 %add, i11 %reg_file_4_0_addr

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc20:25 %add_1 = hadd i16 %val1_4, i16 %val2_2

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
for.inc20:26 %store_ln147 = store i16 %add_1, i11 %reg_file_4_1_addr

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
for.inc20:31 %br_ln141 = br void %for.inc17

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="71" name="reg_file_4_1" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_4_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="72" name="reg_file_4_0" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_4_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="73" name="reg_file_2_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="74" name="reg_file_2_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="76" from="StgValue_75" to="j_5" fromId="75" toId="6">
</dataflow>
<dataflow id="77" from="StgValue_75" to="i" fromId="75" toId="7">
</dataflow>
<dataflow id="78" from="StgValue_75" to="indvar_flatten" fromId="75" toId="8">
</dataflow>
<dataflow id="80" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="79" toId="9">
</dataflow>
<dataflow id="81" from="reg_file_4_1" to="specmemcore_ln0" fromId="71" toId="9">
</dataflow>
<dataflow id="83" from="StgValue_82" to="specmemcore_ln0" fromId="82" toId="9">
</dataflow>
<dataflow id="85" from="StgValue_84" to="specmemcore_ln0" fromId="84" toId="9">
</dataflow>
<dataflow id="87" from="StgValue_86" to="specmemcore_ln0" fromId="86" toId="9">
</dataflow>
<dataflow id="88" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="79" toId="10">
</dataflow>
<dataflow id="89" from="reg_file_4_0" to="specmemcore_ln0" fromId="72" toId="10">
</dataflow>
<dataflow id="90" from="StgValue_82" to="specmemcore_ln0" fromId="82" toId="10">
</dataflow>
<dataflow id="91" from="StgValue_84" to="specmemcore_ln0" fromId="84" toId="10">
</dataflow>
<dataflow id="92" from="StgValue_86" to="specmemcore_ln0" fromId="86" toId="10">
</dataflow>
<dataflow id="93" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="79" toId="11">
</dataflow>
<dataflow id="94" from="reg_file_2_1" to="specmemcore_ln0" fromId="73" toId="11">
</dataflow>
<dataflow id="95" from="StgValue_82" to="specmemcore_ln0" fromId="82" toId="11">
</dataflow>
<dataflow id="96" from="StgValue_84" to="specmemcore_ln0" fromId="84" toId="11">
</dataflow>
<dataflow id="97" from="StgValue_86" to="specmemcore_ln0" fromId="86" toId="11">
</dataflow>
<dataflow id="98" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="79" toId="12">
</dataflow>
<dataflow id="99" from="reg_file_2_0" to="specmemcore_ln0" fromId="74" toId="12">
</dataflow>
<dataflow id="100" from="StgValue_82" to="specmemcore_ln0" fromId="82" toId="12">
</dataflow>
<dataflow id="101" from="StgValue_84" to="specmemcore_ln0" fromId="84" toId="12">
</dataflow>
<dataflow id="102" from="StgValue_86" to="specmemcore_ln0" fromId="86" toId="12">
</dataflow>
<dataflow id="104" from="StgValue_103" to="store_ln0" fromId="103" toId="13">
</dataflow>
<dataflow id="105" from="indvar_flatten" to="store_ln0" fromId="8" toId="13">
</dataflow>
<dataflow id="107" from="StgValue_106" to="store_ln0" fromId="106" toId="14">
</dataflow>
<dataflow id="108" from="i" to="store_ln0" fromId="7" toId="14">
</dataflow>
<dataflow id="109" from="StgValue_106" to="store_ln0" fromId="106" toId="15">
</dataflow>
<dataflow id="110" from="j_5" to="store_ln0" fromId="6" toId="15">
</dataflow>
<dataflow id="111" from="indvar_flatten" to="indvar_flatten_load" fromId="8" toId="17">
</dataflow>
<dataflow id="112" from="indvar_flatten_load" to="icmp_ln140" fromId="17" toId="18">
</dataflow>
<dataflow id="114" from="StgValue_113" to="icmp_ln140" fromId="113" toId="18">
</dataflow>
<dataflow id="115" from="indvar_flatten_load" to="add_ln140" fromId="17" toId="19">
</dataflow>
<dataflow id="117" from="StgValue_116" to="add_ln140" fromId="116" toId="19">
</dataflow>
<dataflow id="118" from="icmp_ln140" to="br_ln140" fromId="18" toId="20">
</dataflow>
<dataflow id="119" from="j_5" to="j_5_load" fromId="6" toId="21">
</dataflow>
<dataflow id="120" from="i" to="i_load" fromId="7" toId="22">
</dataflow>
<dataflow id="122" from="_ssdm_op_BitSelect.i1.i7.i32" to="tmp" fromId="121" toId="23">
</dataflow>
<dataflow id="123" from="j_5_load" to="tmp" fromId="21" toId="23">
</dataflow>
<dataflow id="125" from="StgValue_124" to="tmp" fromId="124" toId="23">
</dataflow>
<dataflow id="126" from="tmp" to="select_ln146" fromId="23" toId="24">
</dataflow>
<dataflow id="127" from="StgValue_106" to="select_ln146" fromId="106" toId="24">
</dataflow>
<dataflow id="128" from="j_5_load" to="select_ln146" fromId="21" toId="24">
</dataflow>
<dataflow id="129" from="i_load" to="add_ln140_1" fromId="22" toId="25">
</dataflow>
<dataflow id="131" from="StgValue_130" to="add_ln140_1" fromId="130" toId="25">
</dataflow>
<dataflow id="132" from="tmp" to="select_ln146_1" fromId="23" toId="26">
</dataflow>
<dataflow id="133" from="add_ln140_1" to="select_ln146_1" fromId="25" toId="26">
</dataflow>
<dataflow id="134" from="i_load" to="select_ln146_1" fromId="22" toId="26">
</dataflow>
<dataflow id="136" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln7" fromId="135" toId="27">
</dataflow>
<dataflow id="137" from="select_ln146" to="lshr_ln7" fromId="24" toId="27">
</dataflow>
<dataflow id="138" from="StgValue_75" to="lshr_ln7" fromId="75" toId="27">
</dataflow>
<dataflow id="140" from="StgValue_139" to="lshr_ln7" fromId="139" toId="27">
</dataflow>
<dataflow id="141" from="lshr_ln7" to="zext_ln145" fromId="27" toId="28">
</dataflow>
<dataflow id="142" from="reg_file_4_0" to="reg_file_4_0_addr" fromId="72" toId="29">
</dataflow>
<dataflow id="144" from="StgValue_143" to="reg_file_4_0_addr" fromId="143" toId="29">
</dataflow>
<dataflow id="145" from="zext_ln145" to="reg_file_4_0_addr" fromId="28" toId="29">
</dataflow>
<dataflow id="146" from="reg_file_4_0_addr" to="val1" fromId="29" toId="30">
</dataflow>
<dataflow id="147" from="select_ln146_1" to="trunc_ln146" fromId="26" toId="31">
</dataflow>
<dataflow id="149" from="_ssdm_op_BitConcatenate.i11.i6.i5" to="add_ln" fromId="148" toId="32">
</dataflow>
<dataflow id="150" from="trunc_ln146" to="add_ln" fromId="31" toId="32">
</dataflow>
<dataflow id="151" from="lshr_ln7" to="add_ln" fromId="27" toId="32">
</dataflow>
<dataflow id="152" from="add_ln" to="zext_ln146" fromId="32" toId="33">
</dataflow>
<dataflow id="153" from="reg_file_2_0" to="reg_file_2_0_addr" fromId="74" toId="34">
</dataflow>
<dataflow id="154" from="StgValue_143" to="reg_file_2_0_addr" fromId="143" toId="34">
</dataflow>
<dataflow id="155" from="zext_ln146" to="reg_file_2_0_addr" fromId="33" toId="34">
</dataflow>
<dataflow id="156" from="reg_file_2_0_addr" to="val2" fromId="34" toId="35">
</dataflow>
<dataflow id="157" from="reg_file_4_1" to="reg_file_4_1_addr" fromId="71" toId="36">
</dataflow>
<dataflow id="158" from="StgValue_143" to="reg_file_4_1_addr" fromId="143" toId="36">
</dataflow>
<dataflow id="159" from="zext_ln145" to="reg_file_4_1_addr" fromId="28" toId="36">
</dataflow>
<dataflow id="160" from="reg_file_4_1_addr" to="val1_4" fromId="36" toId="37">
</dataflow>
<dataflow id="161" from="reg_file_2_1" to="reg_file_2_1_addr" fromId="73" toId="38">
</dataflow>
<dataflow id="162" from="StgValue_143" to="reg_file_2_1_addr" fromId="143" toId="38">
</dataflow>
<dataflow id="163" from="zext_ln146" to="reg_file_2_1_addr" fromId="33" toId="38">
</dataflow>
<dataflow id="164" from="reg_file_2_1_addr" to="val2_2" fromId="38" toId="39">
</dataflow>
<dataflow id="165" from="select_ln146" to="add_ln141" fromId="24" toId="40">
</dataflow>
<dataflow id="167" from="StgValue_166" to="add_ln141" fromId="166" toId="40">
</dataflow>
<dataflow id="168" from="add_ln140" to="store_ln141" fromId="19" toId="41">
</dataflow>
<dataflow id="169" from="indvar_flatten" to="store_ln141" fromId="8" toId="41">
</dataflow>
<dataflow id="170" from="select_ln146_1" to="store_ln141" fromId="26" toId="42">
</dataflow>
<dataflow id="171" from="i" to="store_ln141" fromId="7" toId="42">
</dataflow>
<dataflow id="172" from="add_ln141" to="store_ln141" fromId="40" toId="43">
</dataflow>
<dataflow id="173" from="j_5" to="store_ln141" fromId="6" toId="43">
</dataflow>
<dataflow id="174" from="reg_file_4_0_addr" to="val1" fromId="29" toId="44">
</dataflow>
<dataflow id="175" from="reg_file_2_0_addr" to="val2" fromId="34" toId="45">
</dataflow>
<dataflow id="176" from="val1" to="add" fromId="44" toId="46">
</dataflow>
<dataflow id="177" from="val2" to="add" fromId="45" toId="46">
</dataflow>
<dataflow id="178" from="reg_file_4_1_addr" to="val1_4" fromId="36" toId="47">
</dataflow>
<dataflow id="179" from="reg_file_2_1_addr" to="val2_2" fromId="38" toId="48">
</dataflow>
<dataflow id="180" from="val1_4" to="add_1" fromId="47" toId="49">
</dataflow>
<dataflow id="181" from="val2_2" to="add_1" fromId="48" toId="49">
</dataflow>
<dataflow id="183" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="182" toId="50">
</dataflow>
<dataflow id="185" from="VITIS_LOOP_140_2_VITIS_LOOP_141_3_str" to="specloopname_ln0" fromId="184" toId="50">
</dataflow>
<dataflow id="187" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="186" toId="51">
</dataflow>
<dataflow id="189" from="StgValue_188" to="empty" fromId="188" toId="51">
</dataflow>
<dataflow id="190" from="StgValue_188" to="empty" fromId="188" toId="51">
</dataflow>
<dataflow id="191" from="StgValue_188" to="empty" fromId="188" toId="51">
</dataflow>
<dataflow id="193" from="_ssdm_op_SpecPipeline" to="specpipeline_ln144" fromId="192" toId="52">
</dataflow>
<dataflow id="194" from="StgValue_75" to="specpipeline_ln144" fromId="75" toId="52">
</dataflow>
<dataflow id="196" from="StgValue_195" to="specpipeline_ln144" fromId="195" toId="52">
</dataflow>
<dataflow id="197" from="StgValue_195" to="specpipeline_ln144" fromId="195" toId="52">
</dataflow>
<dataflow id="198" from="StgValue_195" to="specpipeline_ln144" fromId="195" toId="52">
</dataflow>
<dataflow id="200" from="empty_2" to="specpipeline_ln144" fromId="199" toId="52">
</dataflow>
<dataflow id="201" from="_ssdm_op_SpecLoopName" to="specloopname_ln132" fromId="182" toId="53">
</dataflow>
<dataflow id="203" from="empty_16" to="specloopname_ln132" fromId="202" toId="53">
</dataflow>
<dataflow id="204" from="val1" to="add" fromId="44" toId="54">
</dataflow>
<dataflow id="205" from="val2" to="add" fromId="45" toId="54">
</dataflow>
<dataflow id="206" from="add" to="store_ln147" fromId="54" toId="55">
</dataflow>
<dataflow id="207" from="reg_file_4_0_addr" to="store_ln147" fromId="29" toId="55">
</dataflow>
<dataflow id="208" from="val1_4" to="add_1" fromId="47" toId="56">
</dataflow>
<dataflow id="209" from="val2_2" to="add_1" fromId="48" toId="56">
</dataflow>
<dataflow id="210" from="add_1" to="store_ln147" fromId="56" toId="57">
</dataflow>
<dataflow id="211" from="reg_file_4_1_addr" to="store_ln147" fromId="36" toId="57">
</dataflow>
<dataflow id="212" from="icmp_ln140" to="StgValue_2" fromId="18" toId="2">
</dataflow>
<dataflow id="213" from="icmp_ln140" to="StgValue_3" fromId="18" toId="3">
</dataflow>
</dataflows>


</stg>
