0.6
2019.1
May 24 2019
15:06:07
C:/Verilog HDL/Vivado project/lab_2/lab_2_2/lab_2_2.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Verilog HDL/Vivado project/lab_2/lab_2_2/lab_2_2.srcs/sim_1/new/Top.v,1695629466,verilog,,,,Top,,,,,,,,
C:/Verilog HDL/Vivado project/lab_2/lab_2_2/lab_2_2.srcs/sources_1/new/BCDtoDecimal.v,1695630038,verilog,,C:/Verilog HDL/Vivado project/lab_2/lab_2_2/lab_2_2.srcs/sim_1/new/Top.v,,BCDtoDecimal,,,,,,,,
