/* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */

(* dynports =  1  *)
(* top =  1  *)
(* src = "dut.sv:1.1-23.10" *)
module simple_always_ifelse(clk, rst_n, unit_result, result);
  (* src = "dut.sv:4.33-4.36" *)
  input clk;
  wire clk;
  (* src = "dut.sv:5.33-5.38" *)
  input rst_n;
  wire rst_n;
  (* src = "dut.sv:6.35-6.46" *)
  input [7:0] unit_result;
  wire [7:0] unit_result;
  (* src = "dut.sv:7.33-7.39" *)
  output [31:0] result;
  wire [31:0] result;
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:13.13-19.16" *)
  \$_DFF_PN0_  \result_reg[0]  /* _0_ */ (
    .C(clk),
    .D(unit_result[0]),
    .Q(result[0]),
    .R(rst_n)
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:13.13-19.16" *)
  \$_DFF_PN0_  \result_reg[1]  /* _1_ */ (
    .C(clk),
    .D(unit_result[1]),
    .Q(result[1]),
    .R(rst_n)
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:13.13-19.16" *)
  \$_DFF_PN0_  \result_reg[2]  /* _2_ */ (
    .C(clk),
    .D(unit_result[2]),
    .Q(result[2]),
    .R(rst_n)
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:13.13-19.16" *)
  \$_DFF_PN0_  \result_reg[3]  /* _3_ */ (
    .C(clk),
    .D(unit_result[3]),
    .Q(result[3]),
    .R(rst_n)
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:13.13-19.16" *)
  \$_DFF_PN0_  \result_reg[4]  /* _4_ */ (
    .C(clk),
    .D(unit_result[4]),
    .Q(result[4]),
    .R(rst_n)
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:13.13-19.16" *)
  \$_DFF_PN0_  \result_reg[5]  /* _5_ */ (
    .C(clk),
    .D(unit_result[5]),
    .Q(result[5]),
    .R(rst_n)
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:13.13-19.16" *)
  \$_DFF_PN0_  \result_reg[6]  /* _6_ */ (
    .C(clk),
    .D(unit_result[6]),
    .Q(result[6]),
    .R(rst_n)
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:13.13-19.16" *)
  \$_DFF_PN0_  \result_reg[7]  /* _7_ */ (
    .C(clk),
    .D(unit_result[7]),
    .Q(result[7]),
    .R(rst_n)
  );
  assign result[31:8] = { result[7:0], result[7:0], result[7:0] };
endmodule
