package edu.depauw.emulator_ide.verilog_interpreter.interpreter.value;

public interface Unsigned {
    
}
