#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Oct 21 15:02:55 2019
# Process ID: 7000
# Current directory: D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.runs/impl_1
# Command line: vivado.exe -log MIROIR_5B_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source MIROIR_5B_wrapper.tcl -notrace
# Log file: D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.runs/impl_1/MIROIR_5B_wrapper.vdi
# Journal file: D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source MIROIR_5B_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Users/Nathan/Documents/INF1500/Labo/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Users/Nathan/Xilinx/Vivado/2019.1/data/ip'.
Command: link_design -top MIROIR_5B_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'd:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.srcs/sources_1/bd/MIROIR_5B/ip/MIROIR_5B_ATAD_SPLIT_5_0_2/MIROIR_5B_ATAD_SPLIT_5_0_2.dcp' for cell 'MIROIR_5B_i/ATAD_SPLIT_5_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.srcs/sources_1/bd/MIROIR_5B/ip/MIROIR_5B_ATAD_SPLIT_5_1_0/MIROIR_5B_ATAD_SPLIT_5_1_0.dcp' for cell 'MIROIR_5B_i/ATAD_SPLIT_5_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.srcs/sources_1/bd/MIROIR_5B/ip/MIROIR_5B_xup_nor5_0_1/MIROIR_5B_xup_nor5_0_1.dcp' for cell 'MIROIR_5B_i/xup_nor5_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.srcs/sources_1/bd/MIROIR_5B/ip/MIROIR_5B_xup_xor2_0_5/MIROIR_5B_xup_xor2_0_5.dcp' for cell 'MIROIR_5B_i/xup_xor2_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.srcs/sources_1/bd/MIROIR_5B/ip/MIROIR_5B_xup_xor2_0_1/MIROIR_5B_xup_xor2_0_1.dcp' for cell 'MIROIR_5B_i/xup_xor2_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.srcs/sources_1/bd/MIROIR_5B/ip/MIROIR_5B_xup_xor2_0_2/MIROIR_5B_xup_xor2_0_2.dcp' for cell 'MIROIR_5B_i/xup_xor2_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.srcs/sources_1/bd/MIROIR_5B/ip/MIROIR_5B_xup_xor2_0_3/MIROIR_5B_xup_xor2_0_3.dcp' for cell 'MIROIR_5B_i/xup_xor2_3'
INFO: [Project 1-454] Reading design checkpoint 'd:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.srcs/sources_1/bd/MIROIR_5B/ip/MIROIR_5B_xup_xor2_0_4/MIROIR_5B_xup_xor2_0_4.dcp' for cell 'MIROIR_5B_i/xup_xor2_4'
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.srcs/constrs_1/new/lab2.xdc]
WARNING: [Vivado 12-584] No ports matched 'cout'. [D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.srcs/constrs_1/new/lab2.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.srcs/constrs_1/new/lab2.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's'. [D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.srcs/constrs_1/new/lab2.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.srcs/constrs_1/new/lab2.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a'. [D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.srcs/constrs_1/new/lab2.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.srcs/constrs_1/new/lab2.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b'. [D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.srcs/constrs_1/new/lab2.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.srcs/constrs_1/new/lab2.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cin'. [D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.srcs/constrs_1/new/lab2.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.srcs/constrs_1/new/lab2.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.srcs/constrs_1/new/lab2.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 685.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

16 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 685.402 ; gain = 388.938
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.946 . Memory (MB): peak = 708.836 ; gain = 23.434

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 107d9fec9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1255.082 ; gain = 546.246

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 107d9fec9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1397.777 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 107d9fec9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1397.777 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 107d9fec9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1397.777 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 107d9fec9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1397.777 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 107d9fec9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1397.777 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 107d9fec9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1397.777 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1397.777 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 107d9fec9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1397.777 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 107d9fec9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1397.777 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 107d9fec9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1397.777 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1397.777 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 107d9fec9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1397.777 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1397.777 ; gain = 712.375
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1397.777 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.runs/impl_1/MIROIR_5B_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file MIROIR_5B_wrapper_drc_opted.rpt -pb MIROIR_5B_wrapper_drc_opted.pb -rpx MIROIR_5B_wrapper_drc_opted.rpx
Command: report_drc -file MIROIR_5B_wrapper_drc_opted.rpt -pb MIROIR_5B_wrapper_drc_opted.pb -rpx MIROIR_5B_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.runs/impl_1/MIROIR_5B_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1397.777 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 2d61cddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1397.777 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1397.777 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 520fa542

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1397.777 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f6767217

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1397.777 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f6767217

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1397.777 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: f6767217

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1397.777 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f6767217

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1397.777 ; gain = 0.000

Phase 2.2 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.2 Global Placement Core | Checksum: aff615ea

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1397.777 ; gain = 0.000
Phase 2 Global Placement | Checksum: aff615ea

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1397.777 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: aff615ea

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1397.777 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: c244546c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1397.777 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: eaed71f2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1397.777 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: eaed71f2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1397.777 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 153afff2c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1397.777 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 153afff2c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1397.777 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 153afff2c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1397.777 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 153afff2c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1397.777 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 153afff2c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1397.777 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 153afff2c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1397.777 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 153afff2c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1397.777 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1397.777 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 153afff2c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1397.777 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 153afff2c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1397.777 ; gain = 0.000
Ending Placer Task | Checksum: 64087efd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1397.777 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 6 Warnings, 5 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1397.777 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1401.461 ; gain = 3.684
INFO: [Common 17-1381] The checkpoint 'D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.runs/impl_1/MIROIR_5B_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file MIROIR_5B_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1401.461 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file MIROIR_5B_wrapper_utilization_placed.rpt -pb MIROIR_5B_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file MIROIR_5B_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1401.461 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 36a6b120 ConstDB: 0 ShapeSum: 2d61cddd RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 13fc89877

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1529.016 ; gain = 117.992
Post Restoration Checksum: NetGraph: d8e1848d NumContArr: 66e713ea Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 13fc89877

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1534.672 ; gain = 123.648

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 13fc89877

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1534.672 ; gain = 123.648
Phase 2 Router Initialization | Checksum: 13fc89877

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1538.738 ; gain = 127.715

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 16
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 16
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 8c26a5eb

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1541.648 ; gain = 130.625

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 9ede7d3d

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1541.648 ; gain = 130.625
Phase 4 Rip-up And Reroute | Checksum: 9ede7d3d

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1541.648 ; gain = 130.625

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 9ede7d3d

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1541.648 ; gain = 130.625

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 9ede7d3d

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1541.648 ; gain = 130.625
Phase 6 Post Hold Fix | Checksum: 9ede7d3d

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1541.648 ; gain = 130.625

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00156678 %
  Global Horizontal Routing Utilization  = 0.00163399 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 1.8018%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 9ede7d3d

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1541.648 ; gain = 130.625

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 9ede7d3d

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1543.656 ; gain = 132.633

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: a08a2d41

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1543.656 ; gain = 132.633
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1543.656 ; gain = 132.633

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 6 Warnings, 5 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 1543.656 ; gain = 142.195
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1543.656 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1553.539 ; gain = 9.883
INFO: [Common 17-1381] The checkpoint 'D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.runs/impl_1/MIROIR_5B_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file MIROIR_5B_wrapper_drc_routed.rpt -pb MIROIR_5B_wrapper_drc_routed.pb -rpx MIROIR_5B_wrapper_drc_routed.rpx
Command: report_drc -file MIROIR_5B_wrapper_drc_routed.rpt -pb MIROIR_5B_wrapper_drc_routed.pb -rpx MIROIR_5B_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.runs/impl_1/MIROIR_5B_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file MIROIR_5B_wrapper_methodology_drc_routed.rpt -pb MIROIR_5B_wrapper_methodology_drc_routed.pb -rpx MIROIR_5B_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file MIROIR_5B_wrapper_methodology_drc_routed.rpt -pb MIROIR_5B_wrapper_methodology_drc_routed.pb -rpx MIROIR_5B_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.runs/impl_1/MIROIR_5B_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file MIROIR_5B_wrapper_power_routed.rpt -pb MIROIR_5B_wrapper_power_summary_routed.pb -rpx MIROIR_5B_wrapper_power_routed.rpx
Command: report_power -file MIROIR_5B_wrapper_power_routed.rpt -pb MIROIR_5B_wrapper_power_summary_routed.pb -rpx MIROIR_5B_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
74 Infos, 7 Warnings, 5 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file MIROIR_5B_wrapper_route_status.rpt -pb MIROIR_5B_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file MIROIR_5B_wrapper_timing_summary_routed.rpt -pb MIROIR_5B_wrapper_timing_summary_routed.pb -rpx MIROIR_5B_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file MIROIR_5B_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file MIROIR_5B_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file MIROIR_5B_wrapper_bus_skew_routed.rpt -pb MIROIR_5B_wrapper_bus_skew_routed.pb -rpx MIROIR_5B_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Oct 21 15:04:05 2019...
