14:00:30 DEBUG : Logs will be stored at 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/IDE.log'.
14:00:39 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\temp_xsdb_launch_script.tcl
14:00:39 INFO  : Registering command handlers for Vitis TCF services
14:00:39 INFO  : Platform repository initialization has completed.
14:00:39 ERROR : (XSDB Server)'\gnu\microblaze\lin\bin\' is not recognized as an internal or external command,
operable program or batch file.

14:00:39 ERROR : (XSDB Server)'\gnu\microblaze\nt\bin\' is not recognized as an internal or external command,
operable program or batch file.

14:00:39 ERROR : (XSDB Server)'\gnuwin\bin\' is not recognized as an internal or external command,
operable program or batch file.

14:00:43 INFO  : XSCT server has started successfully.
14:00:43 INFO  : Successfully done setting XSCT server connection channel  
14:00:45 INFO  : plnx-install-location is set to ''
14:00:45 INFO  : Successfully done setting workspace for the tool. 
14:00:45 INFO  : Successfully done query RDI_DATADIR 
14:06:09 DEBUG : Logs will be stored at 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/IDE.log'.
14:06:13 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\temp_xsdb_launch_script.tcl
14:06:13 ERROR : (XSDB Server)'\gnu\microblaze\lin\bin\' is not recognized as an internal or external command,
operable program or batch file.

14:06:13 ERROR : (XSDB Server)'\gnu\microblaze\nt\bin\' is not recognized as an internal or external command,
operable program or batch file.

14:06:13 ERROR : (XSDB Server)'\gnuwin\bin\' is not recognized as an internal or external command,
operable program or batch file.

14:06:13 INFO  : Registering command handlers for Vitis TCF services
14:06:13 INFO  : Platform repository initialization has completed.
14:06:15 INFO  : XSCT server has started successfully.
14:06:15 INFO  : plnx-install-location is set to ''
14:06:15 INFO  : Successfully done setting XSCT server connection channel  
14:06:15 INFO  : Successfully done query RDI_DATADIR 
14:06:15 INFO  : Successfully done setting workspace for the tool. 
14:12:08 DEBUG : Logs will be stored at 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/IDE.log'.
14:12:25 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\temp_xsdb_launch_script.tcl
14:12:26 ERROR : (XSDB Server)'\gnu\microblaze\lin\bin\' is not recognized as an internal or external command,
operable program or batch file.

14:12:26 ERROR : (XSDB Server)'\gnu\microblaze\nt\bin\' is not recognized as an internal or external command,
operable program or batch file.

14:12:26 ERROR : (XSDB Server)'\gnuwin\bin\' is not recognized as an internal or external command,
operable program or batch file.

14:12:26 INFO  : Registering command handlers for Vitis TCF services
14:12:26 INFO  : Platform repository initialization has completed.
14:12:27 INFO  : XSCT server has started successfully.
14:12:28 INFO  : Successfully done setting XSCT server connection channel  
14:12:28 INFO  : plnx-install-location is set to ''
14:12:28 INFO  : Successfully done setting workspace for the tool. 
14:12:28 INFO  : Successfully done query RDI_DATADIR 
14:19:03 DEBUG : Logs will be stored at 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/IDE.log'.
14:19:15 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\temp_xsdb_launch_script.tcl
14:19:15 ERROR : (XSDB Server)'\gnu\microblaze\lin\bin\' is not recognized as an internal or external command,
operable program or batch file.

14:19:15 ERROR : (XSDB Server)'\gnu\microblaze\nt\bin\' is not recognized as an internal or external command,
operable program or batch file.

14:19:15 ERROR : (XSDB Server)'\gnuwin\bin\' is not recognized as an internal or external command,
operable program or batch file.

14:19:15 INFO  : Registering command handlers for Vitis TCF services
14:19:15 INFO  : Platform repository initialization has completed.
14:19:17 INFO  : XSCT server has started successfully.
14:19:17 INFO  : Successfully done setting XSCT server connection channel  
14:19:17 INFO  : plnx-install-location is set to ''
14:19:17 INFO  : Successfully done setting workspace for the tool. 
14:19:17 INFO  : Successfully done query RDI_DATADIR 
14:20:11 INFO  : Result from executing command 'getProjects': VDMA_Pynq-Z2-Video
14:20:11 INFO  : Result from executing command 'getPlatforms': 
14:20:12 WARN  : An unexpected exception occurred in the module 'platform project logging'
14:20:12 INFO  : Platform 'VDMA_Pynq-Z2-Video' is added to custom repositories.
14:20:25 INFO  : Platform 'VDMA_Pynq-Z2-Video' is added to custom repositories.
14:48:25 INFO  : Result from executing command 'getProjects': VDMA_Pynq-Z2-Video
14:48:25 INFO  : Result from executing command 'getPlatforms': VDMA_Pynq-Z2-Video|C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_Pynq-Z2-Video/export/VDMA_Pynq-Z2-Video/VDMA_Pynq-Z2-Video.xpfm
14:48:25 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_test'...
14:50:15 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_test'...
14:50:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:50:31 INFO  : 'jtag frequency' command is executed.
14:50:31 INFO  : Context for 'APU' is selected.
14:50:31 INFO  : System reset is completed.
14:50:34 INFO  : 'after 3000' command is executed.
14:50:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:50:37 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/bitstream/VDMA_Pynq-Z2-Video.bit"
14:50:37 INFO  : Context for 'APU' is selected.
14:50:37 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_Pynq-Z2-Video/export/VDMA_Pynq-Z2-Video/hw/VDMA_Pynq-Z2-Video.xsa'.
14:50:37 INFO  : 'configparams force-mem-access 1' command is executed.
14:50:37 INFO  : Context for 'APU' is selected.
14:50:37 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/psinit/ps7_init.tcl' is done.
14:50:37 INFO  : 'ps7_init' command is executed.
14:50:37 INFO  : 'ps7_post_config' command is executed.
14:50:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:38 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/Debug/VDMA_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:50:38 INFO  : 'configparams force-mem-access 0' command is executed.
14:50:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/bitstream/VDMA_Pynq-Z2-Video.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_Pynq-Z2-Video/export/VDMA_Pynq-Z2-Video/hw/VDMA_Pynq-Z2-Video.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/Debug/VDMA_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:50:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:38 INFO  : 'con' command is executed.
14:50:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:50:38 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_test_system\_ide\scripts\debugger_vdma_test-default.tcl'
14:50:57 INFO  : Disconnected from the channel tcfchan#2.
14:50:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:50:58 INFO  : 'jtag frequency' command is executed.
14:50:58 INFO  : Context for 'APU' is selected.
14:50:58 INFO  : System reset is completed.
14:51:01 INFO  : 'after 3000' command is executed.
14:51:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:51:04 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/bitstream/VDMA_Pynq-Z2-Video.bit"
14:51:04 INFO  : Context for 'APU' is selected.
14:51:04 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_Pynq-Z2-Video/export/VDMA_Pynq-Z2-Video/hw/VDMA_Pynq-Z2-Video.xsa'.
14:51:04 INFO  : 'configparams force-mem-access 1' command is executed.
14:51:04 INFO  : Context for 'APU' is selected.
14:51:04 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/psinit/ps7_init.tcl' is done.
14:51:04 INFO  : 'ps7_init' command is executed.
14:51:04 INFO  : 'ps7_post_config' command is executed.
14:51:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:05 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/Debug/VDMA_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:51:05 INFO  : 'configparams force-mem-access 0' command is executed.
14:51:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/bitstream/VDMA_Pynq-Z2-Video.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_Pynq-Z2-Video/export/VDMA_Pynq-Z2-Video/hw/VDMA_Pynq-Z2-Video.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/Debug/VDMA_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:51:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:05 INFO  : 'con' command is executed.
14:51:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:51:05 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_test_system\_ide\scripts\debugger_vdma_test-default.tcl'
16:05:34 INFO  : Disconnected from the channel tcfchan#3.
14:37:23 DEBUG : Logs will be stored at 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/IDE.log'.
14:37:24 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\temp_xsdb_launch_script.tcl
14:37:24 ERROR : (XSDB Server)'\gnu\microblaze\lin\bin\' is not recognized as an internal or external command,
operable program or batch file.

14:37:24 ERROR : (XSDB Server)'\gnu\microblaze\nt\bin\' is not recognized as an internal or external command,
operable program or batch file.

14:37:24 ERROR : (XSDB Server)'\gnuwin\bin\' is not recognized as an internal or external command,
operable program or batch file.

14:37:28 INFO  : XSCT server has started successfully.
14:37:28 INFO  : plnx-install-location is set to ''
14:37:28 INFO  : Successfully done setting XSCT server connection channel  
14:37:28 INFO  : Successfully done setting workspace for the tool. 
14:37:28 INFO  : Platform repository initialization has completed.
14:37:29 INFO  : Registering command handlers for Vitis TCF services
14:37:34 INFO  : Successfully done query RDI_DATADIR 
14:42:45 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_test'...
14:42:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:43:00 INFO  : 'jtag frequency' command is executed.
14:43:00 INFO  : Context for 'APU' is selected.
14:43:00 INFO  : System reset is completed.
14:43:03 INFO  : 'after 3000' command is executed.
14:43:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:43:06 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/bitstream/VDMA_Pynq-Z2-Video.bit"
14:43:06 INFO  : Context for 'APU' is selected.
14:43:06 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_Pynq-Z2-Video/export/VDMA_Pynq-Z2-Video/hw/VDMA_Pynq-Z2-Video.xsa'.
14:43:06 INFO  : 'configparams force-mem-access 1' command is executed.
14:43:06 INFO  : Context for 'APU' is selected.
14:43:06 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/psinit/ps7_init.tcl' is done.
14:43:06 INFO  : 'ps7_init' command is executed.
14:43:06 INFO  : 'ps7_post_config' command is executed.
14:43:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:07 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/Debug/VDMA_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:43:07 INFO  : 'configparams force-mem-access 0' command is executed.
14:43:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/bitstream/VDMA_Pynq-Z2-Video.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_Pynq-Z2-Video/export/VDMA_Pynq-Z2-Video/hw/VDMA_Pynq-Z2-Video.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/Debug/VDMA_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:43:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:07 INFO  : 'con' command is executed.
14:43:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:43:07 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_test_system\_ide\scripts\debugger_vdma_test-default.tcl'
15:11:30 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_test'...
15:14:11 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_test'...
15:14:24 INFO  : Disconnected from the channel tcfchan#1.
15:14:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:14:34 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:14:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:14:38 INFO  : 'jtag frequency' command is executed.
15:14:39 INFO  : Context for 'APU' is selected.
15:14:39 INFO  : System reset is completed.
15:14:42 INFO  : 'after 3000' command is executed.
15:14:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:14:44 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/bitstream/VDMA_Pynq-Z2-Video.bit"
15:14:44 INFO  : Context for 'APU' is selected.
15:14:47 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_Pynq-Z2-Video/export/VDMA_Pynq-Z2-Video/hw/VDMA_Pynq-Z2-Video.xsa'.
15:14:47 INFO  : 'configparams force-mem-access 1' command is executed.
15:14:47 INFO  : Context for 'APU' is selected.
15:14:47 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/psinit/ps7_init.tcl' is done.
15:14:47 INFO  : 'ps7_init' command is executed.
15:14:47 INFO  : 'ps7_post_config' command is executed.
15:14:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:48 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/Debug/VDMA_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:14:48 INFO  : 'configparams force-mem-access 0' command is executed.
15:14:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/bitstream/VDMA_Pynq-Z2-Video.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_Pynq-Z2-Video/export/VDMA_Pynq-Z2-Video/hw/VDMA_Pynq-Z2-Video.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/Debug/VDMA_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:14:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:48 INFO  : 'con' command is executed.
15:14:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:14:48 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_test_system\_ide\scripts\debugger_vdma_test-default.tcl'
15:15:12 INFO  : Disconnected from the channel tcfchan#2.
15:15:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:15:13 INFO  : 'jtag frequency' command is executed.
15:15:13 INFO  : Context for 'APU' is selected.
15:15:13 INFO  : System reset is completed.
15:15:16 INFO  : 'after 3000' command is executed.
15:15:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:15:19 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/bitstream/VDMA_Pynq-Z2-Video.bit"
15:15:19 INFO  : Context for 'APU' is selected.
15:15:21 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_Pynq-Z2-Video/export/VDMA_Pynq-Z2-Video/hw/VDMA_Pynq-Z2-Video.xsa'.
15:15:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:15:21 INFO  : Context for 'APU' is selected.
15:15:21 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/psinit/ps7_init.tcl' is done.
15:15:21 INFO  : 'ps7_init' command is executed.
15:15:21 INFO  : 'ps7_post_config' command is executed.
15:15:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:22 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/Debug/VDMA_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:15:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:15:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/bitstream/VDMA_Pynq-Z2-Video.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_Pynq-Z2-Video/export/VDMA_Pynq-Z2-Video/hw/VDMA_Pynq-Z2-Video.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/Debug/VDMA_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:15:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:22 INFO  : 'con' command is executed.
15:15:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:15:22 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_test_system\_ide\scripts\debugger_vdma_test-default.tcl'
16:22:48 INFO  : Hardware specification for platform project 'VDMA_Pynq-Z2-Video' is updated.
16:23:39 INFO  : Result from executing command 'getProjects': VDMA_Pynq-Z2-Video
16:23:39 INFO  : Result from executing command 'getPlatforms': VDMA_Pynq-Z2-Video|C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_Pynq-Z2-Video/export/VDMA_Pynq-Z2-Video/VDMA_Pynq-Z2-Video.xpfm
16:23:40 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_test'...
16:23:43 INFO  : Updating application flags with new BSP settings...
16:23:44 INFO  : Successfully updated application flags for project VDMA_test.
16:24:03 INFO  : Disconnected from the channel tcfchan#3.
16:24:04 INFO  : The hardware specification used by project 'VDMA_test' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
16:24:04 INFO  : The file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_test\_ide\bitstream\VDMA_Pynq-Z2-Video.bit' stored in project is removed.
16:24:04 INFO  : The updated bitstream files are copied from platform to folder 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_test\_ide\bitstream' in project 'VDMA_test'.
16:24:04 INFO  : The file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_test\_ide\psinit\ps7_init.tcl' stored in project is removed.
16:24:11 INFO  : The updated ps init files are copied from platform to folder 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_test\_ide\psinit' in project 'VDMA_test'.
16:24:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:24:12 INFO  : 'jtag frequency' command is executed.
16:24:12 INFO  : Context for 'APU' is selected.
16:24:12 INFO  : System reset is completed.
16:24:15 INFO  : 'after 3000' command is executed.
16:24:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:24:15 ERROR : couldn't open "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/bitstream/VDMA_Pynq-Z2-Video.bit": no such file or directory
16:24:15 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: couldn't open "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/bitstream/VDMA_Pynq-Z2-Video.bit": no such file or directory
16:24:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

16:24:15 ERROR : couldn't open "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/bitstream/VDMA_Pynq-Z2-Video.bit": no such file or directory
16:24:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:24:23 INFO  : 'jtag frequency' command is executed.
16:24:23 INFO  : Context for 'APU' is selected.
16:24:23 INFO  : System reset is completed.
16:24:26 INFO  : 'after 3000' command is executed.
16:24:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:24:26 ERROR : couldn't open "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/bitstream/VDMA_Pynq-Z2-Video.bit": no such file or directory
16:24:26 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: couldn't open "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/bitstream/VDMA_Pynq-Z2-Video.bit": no such file or directory
16:24:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

16:24:26 ERROR : couldn't open "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/bitstream/VDMA_Pynq-Z2-Video.bit": no such file or directory
16:24:51 INFO  : Hardware specification for platform project 'VDMA_Pynq-Z2-Video' is updated.
16:25:10 INFO  : Result from executing command 'getProjects': VDMA_Pynq-Z2-Video
16:25:10 INFO  : Result from executing command 'getPlatforms': VDMA_Pynq-Z2-Video|C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_Pynq-Z2-Video/export/VDMA_Pynq-Z2-Video/VDMA_Pynq-Z2-Video.xpfm
16:25:10 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_test'...
16:25:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:25:14 INFO  : 'jtag frequency' command is executed.
16:25:14 INFO  : Context for 'APU' is selected.
16:25:14 INFO  : System reset is completed.
16:25:17 INFO  : 'after 3000' command is executed.
16:25:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:25:17 ERROR : couldn't open "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/bitstream/VDMA_Pynq-Z2-Video.bit": no such file or directory
16:25:17 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: couldn't open "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/bitstream/VDMA_Pynq-Z2-Video.bit": no such file or directory
16:25:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

16:25:17 ERROR : couldn't open "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/bitstream/VDMA_Pynq-Z2-Video.bit": no such file or directory
16:26:35 DEBUG : Logs will be stored at 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/IDE.log'.
16:26:36 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\temp_xsdb_launch_script.tcl
16:26:37 ERROR : (XSDB Server)'\gnu\microblaze\lin\bin\' is not recognized as an internal or external command,
operable program or batch file.

16:26:37 ERROR : (XSDB Server)'\gnu\microblaze\nt\bin\' is not recognized as an internal or external command,
operable program or batch file.

16:26:37 ERROR : (XSDB Server)'\gnuwin\bin\' is not recognized as an internal or external command,
operable program or batch file.

16:26:39 INFO  : XSCT server has started successfully.
16:26:39 INFO  : Successfully done setting XSCT server connection channel  
16:26:39 INFO  : plnx-install-location is set to ''
16:26:39 INFO  : Successfully done setting workspace for the tool. 
16:27:17 INFO  : Registering command handlers for Vitis TCF services
16:27:17 INFO  : Platform repository initialization has completed.
16:27:23 INFO  : Successfully done query RDI_DATADIR 
16:28:31 INFO  : Result from executing command 'getProjects': VDMA_Pynq-Z2-Video;design_1_wrapper
16:28:31 INFO  : Result from executing command 'getPlatforms': VDMA_Pynq-Z2-Video|C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_Pynq-Z2-Video/export/VDMA_Pynq-Z2-Video/VDMA_Pynq-Z2-Video.xpfm
16:28:31 WARN  : An unexpected exception occurred in the module 'platform project logging'
16:28:31 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
16:28:43 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
16:30:41 INFO  : Result from executing command 'getProjects': design_1_wrapper
16:30:41 INFO  : Result from executing command 'getPlatforms': VDMA_Pynq-Z2-Video|C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_Pynq-Z2-Video/export/VDMA_Pynq-Z2-Video/VDMA_Pynq-Z2-Video.xpfm;design_1_wrapper|C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
16:30:41 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
16:30:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:30:48 INFO  : 'jtag frequency' command is executed.
16:30:48 INFO  : Context for 'APU' is selected.
16:30:48 INFO  : System reset is completed.
16:30:51 INFO  : 'after 3000' command is executed.
16:30:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:30:54 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
16:30:54 INFO  : Context for 'APU' is selected.
16:30:54 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:30:54 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:54 INFO  : Context for 'APU' is selected.
16:30:54 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
16:30:54 INFO  : 'ps7_init' command is executed.
16:30:54 INFO  : 'ps7_post_config' command is executed.
16:30:54 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

16:30:54 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
16:31:41 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
16:31:48 INFO  : Disconnected from the channel tcfchan#2.
16:31:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:31:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:31:58 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:32:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:32:05 INFO  : 'jtag frequency' command is executed.
16:32:05 INFO  : Context for 'APU' is selected.
16:32:05 INFO  : System reset is completed.
16:32:08 INFO  : 'after 3000' command is executed.
16:32:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:32:10 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
16:32:10 INFO  : Context for 'APU' is selected.
16:32:10 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:32:10 INFO  : 'configparams force-mem-access 1' command is executed.
16:32:10 INFO  : Context for 'APU' is selected.
16:32:10 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
16:32:11 INFO  : 'ps7_init' command is executed.
16:32:11 INFO  : 'ps7_post_config' command is executed.
16:32:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:11 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:32:11 INFO  : 'configparams force-mem-access 0' command is executed.
16:32:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:32:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:11 INFO  : 'con' command is executed.
16:32:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:32:11 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
16:39:15 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
16:39:41 INFO  : Disconnected from the channel tcfchan#3.
16:39:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:39:43 INFO  : 'jtag frequency' command is executed.
16:39:43 INFO  : Context for 'APU' is selected.
16:39:43 INFO  : System reset is completed.
16:39:46 INFO  : 'after 3000' command is executed.
16:39:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:39:48 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
16:39:49 INFO  : Context for 'APU' is selected.
16:39:49 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:39:49 INFO  : 'configparams force-mem-access 1' command is executed.
16:39:49 INFO  : Context for 'APU' is selected.
16:39:49 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
16:39:49 INFO  : 'ps7_init' command is executed.
16:39:49 INFO  : 'ps7_post_config' command is executed.
16:39:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:49 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:39:49 INFO  : 'configparams force-mem-access 0' command is executed.
16:39:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:39:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:49 INFO  : 'con' command is executed.
16:39:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:39:49 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
21:30:03 INFO  : Disconnected from the channel tcfchan#4.
10:14:17 DEBUG : Logs will be stored at 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/IDE.log'.
10:14:17 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\temp_xsdb_launch_script.tcl
10:14:18 ERROR : (XSDB Server)'\gnu\microblaze\lin\bin\' is not recognized as an internal or external command,
operable program or batch file.

10:14:18 ERROR : (XSDB Server)'\gnu\microblaze\nt\bin\' is not recognized as an internal or external command,
operable program or batch file.

10:14:18 ERROR : (XSDB Server)'\gnuwin\bin\' is not recognized as an internal or external command,
operable program or batch file.

10:14:21 INFO  : Registering command handlers for Vitis TCF services
10:14:22 INFO  : Platform repository initialization has completed.
10:14:22 INFO  : XSCT server has started successfully.
10:14:28 INFO  : plnx-install-location is set to ''
10:14:28 INFO  : Successfully done setting XSCT server connection channel  
10:14:28 INFO  : Successfully done query RDI_DATADIR 
10:14:28 INFO  : Successfully done setting workspace for the tool. 
10:14:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:14:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:14:59 INFO  : 'jtag frequency' command is executed.
10:14:59 INFO  : Context for 'APU' is selected.
10:14:59 INFO  : System reset is completed.
10:15:02 INFO  : 'after 3000' command is executed.
10:15:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:15:04 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
10:15:04 INFO  : Context for 'APU' is selected.
10:15:04 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
10:15:04 INFO  : 'configparams force-mem-access 1' command is executed.
10:15:04 INFO  : Context for 'APU' is selected.
10:15:04 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
10:15:05 INFO  : 'ps7_init' command is executed.
10:15:05 INFO  : 'ps7_post_config' command is executed.
10:15:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:15:05 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:15:05 INFO  : 'configparams force-mem-access 0' command is executed.
10:15:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:15:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:15:05 INFO  : 'con' command is executed.
10:15:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:15:05 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
10:17:15 INFO  : Result from executing command 'getProjects': design_1_wrapper;video_out_pynq_z2_wrapper
10:17:15 INFO  : Result from executing command 'getPlatforms': VDMA_Pynq-Z2-Video|C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_Pynq-Z2-Video/export/VDMA_Pynq-Z2-Video/VDMA_Pynq-Z2-Video.xpfm;design_1_wrapper|C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
10:17:15 WARN  : An unexpected exception occurred in the module 'platform project logging'
10:17:15 INFO  : Platform 'video_out_pynq_z2_wrapper' is added to custom repositories.
10:17:26 INFO  : Platform 'video_out_pynq_z2_wrapper' is added to custom repositories.
10:19:30 INFO  : Result from executing command 'getProjects': design_1_wrapper;video_out_pynq_z2_wrapper
10:19:30 INFO  : Result from executing command 'getPlatforms': VDMA_Pynq-Z2-Video|C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_Pynq-Z2-Video/export/VDMA_Pynq-Z2-Video/VDMA_Pynq-Z2-Video.xpfm;design_1_wrapper|C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;video_out_pynq_z2_wrapper|C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/video_out_pynq_z2_wrapper/export/video_out_pynq_z2_wrapper/video_out_pynq_z2_wrapper.xpfm
10:19:31 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_3'...
10:20:00 INFO  : Disconnected from the channel tcfchan#1.
10:20:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:20:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:20:19 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:20:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:20:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:20:37 INFO  : 'jtag frequency' command is executed.
10:20:37 INFO  : Context for 'APU' is selected.
10:20:37 INFO  : System reset is completed.
10:20:40 INFO  : 'after 3000' command is executed.
10:20:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:20:43 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_3/_ide/bitstream/video_out_pynq_z2_wrapper.bit"
10:20:43 INFO  : Context for 'APU' is selected.
10:20:43 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/video_out_pynq_z2_wrapper/export/video_out_pynq_z2_wrapper/hw/video_out_pynq_z2_wrapper.xsa'.
10:20:43 INFO  : 'configparams force-mem-access 1' command is executed.
10:20:43 INFO  : Context for 'APU' is selected.
10:20:43 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_3/_ide/psinit/ps7_init.tcl' is done.
10:20:44 INFO  : 'ps7_init' command is executed.
10:20:44 INFO  : 'ps7_post_config' command is executed.
10:20:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:20:44 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_3/Debug/VDMA_TEST_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:20:44 INFO  : 'configparams force-mem-access 0' command is executed.
10:20:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_3/_ide/bitstream/video_out_pynq_z2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/video_out_pynq_z2_wrapper/export/video_out_pynq_z2_wrapper/hw/video_out_pynq_z2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_3/Debug/VDMA_TEST_3.elf
configparams force-mem-access 0
----------------End of Script----------------

10:20:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:20:44 INFO  : 'con' command is executed.
10:20:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:20:44 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_3_system\_ide\scripts\debugger_vdma_test_3-default.tcl'
10:21:04 INFO  : Disconnected from the channel tcfchan#3.
10:21:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:21:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:21:14 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:21:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:21:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:21:31 INFO  : 'jtag frequency' command is executed.
10:21:31 INFO  : Context for 'APU' is selected.
10:21:31 INFO  : System reset is completed.
10:21:34 INFO  : 'after 3000' command is executed.
10:21:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:21:37 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_3/_ide/bitstream/video_out_pynq_z2_wrapper.bit"
10:21:37 INFO  : Context for 'APU' is selected.
10:21:37 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/video_out_pynq_z2_wrapper/export/video_out_pynq_z2_wrapper/hw/video_out_pynq_z2_wrapper.xsa'.
10:21:37 INFO  : 'configparams force-mem-access 1' command is executed.
10:21:37 INFO  : Context for 'APU' is selected.
10:21:37 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_3/_ide/psinit/ps7_init.tcl' is done.
10:21:38 INFO  : 'ps7_init' command is executed.
10:21:38 INFO  : 'ps7_post_config' command is executed.
10:21:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:21:38 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_3/Debug/VDMA_TEST_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:21:38 INFO  : 'configparams force-mem-access 0' command is executed.
10:21:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_3/_ide/bitstream/video_out_pynq_z2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/video_out_pynq_z2_wrapper/export/video_out_pynq_z2_wrapper/hw/video_out_pynq_z2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_3/Debug/VDMA_TEST_3.elf
configparams force-mem-access 0
----------------End of Script----------------

10:21:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:21:38 INFO  : 'con' command is executed.
10:21:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:21:38 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_3_system\_ide\scripts\debugger_vdma_test_3-default.tcl'
10:22:21 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
10:22:34 INFO  : Disconnected from the channel tcfchan#4.
10:22:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:22:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:22:35 INFO  : 'jtag frequency' command is executed.
10:22:35 INFO  : Context for 'APU' is selected.
10:22:35 INFO  : System reset is completed.
10:22:38 INFO  : 'after 3000' command is executed.
10:22:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:22:40 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
10:22:40 INFO  : Context for 'APU' is selected.
10:22:41 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
10:22:41 INFO  : 'configparams force-mem-access 1' command is executed.
10:22:41 INFO  : Context for 'APU' is selected.
10:22:41 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
10:22:41 INFO  : 'ps7_init' command is executed.
10:22:41 INFO  : 'ps7_post_config' command is executed.
10:22:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:22:41 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:22:41 INFO  : 'configparams force-mem-access 0' command is executed.
10:22:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:22:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:22:42 INFO  : 'con' command is executed.
10:22:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:22:42 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
10:26:31 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
10:26:36 INFO  : Disconnected from the channel tcfchan#5.
10:26:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:26:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:26:41 INFO  : 'jtag frequency' command is executed.
10:26:41 INFO  : Context for 'APU' is selected.
10:26:41 INFO  : System reset is completed.
10:26:44 INFO  : 'after 3000' command is executed.
10:26:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:26:46 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
10:26:46 INFO  : Context for 'APU' is selected.
10:26:46 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
10:26:46 INFO  : 'configparams force-mem-access 1' command is executed.
10:26:46 INFO  : Context for 'APU' is selected.
10:26:46 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
10:26:47 INFO  : 'ps7_init' command is executed.
10:26:47 INFO  : 'ps7_post_config' command is executed.
10:26:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:26:47 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:26:47 INFO  : 'configparams force-mem-access 0' command is executed.
10:26:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:26:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:26:48 INFO  : 'con' command is executed.
10:26:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:26:48 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
10:29:32 INFO  : Disconnected from the channel tcfchan#6.
10:29:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:29:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:29:42 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:30:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:30:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:30:17 INFO  : 'jtag frequency' command is executed.
10:30:17 INFO  : Context for 'APU' is selected.
10:30:17 INFO  : System reset is completed.
10:30:20 INFO  : 'after 3000' command is executed.
10:30:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:30:23 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
10:30:23 INFO  : Context for 'APU' is selected.
10:30:23 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
10:30:23 INFO  : 'configparams force-mem-access 1' command is executed.
10:30:23 INFO  : Context for 'APU' is selected.
10:30:23 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
10:30:23 INFO  : 'ps7_init' command is executed.
10:30:23 INFO  : 'ps7_post_config' command is executed.
10:30:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:30:24 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:30:24 INFO  : 'configparams force-mem-access 0' command is executed.
10:30:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:30:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:30:24 INFO  : 'con' command is executed.
10:30:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:30:24 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
10:37:47 INFO  : Disconnected from the channel tcfchan#7.
10:37:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:37:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:37:58 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:38:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:38:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:38:14 INFO  : 'jtag frequency' command is executed.
10:38:14 INFO  : Context for 'APU' is selected.
10:38:14 INFO  : System reset is completed.
10:38:17 INFO  : 'after 3000' command is executed.
10:38:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:38:20 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
10:38:20 INFO  : Context for 'APU' is selected.
10:38:20 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
10:38:20 INFO  : 'configparams force-mem-access 1' command is executed.
10:38:20 INFO  : Context for 'APU' is selected.
10:38:20 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
10:38:20 INFO  : 'ps7_init' command is executed.
10:38:20 INFO  : 'ps7_post_config' command is executed.
10:38:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:21 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:38:21 INFO  : 'configparams force-mem-access 0' command is executed.
10:38:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:38:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:21 INFO  : 'con' command is executed.
10:38:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:38:21 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
10:53:38 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
10:54:00 INFO  : Disconnected from the channel tcfchan#8.
10:54:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:54:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:54:10 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:54:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:54:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:54:15 INFO  : 'jtag frequency' command is executed.
10:54:15 INFO  : Context for 'APU' is selected.
10:54:15 INFO  : System reset is completed.
10:54:18 INFO  : 'after 3000' command is executed.
10:54:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:54:20 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
10:54:20 INFO  : Context for 'APU' is selected.
10:54:20 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
10:54:20 INFO  : 'configparams force-mem-access 1' command is executed.
10:54:20 INFO  : Context for 'APU' is selected.
10:54:20 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
10:54:21 INFO  : 'ps7_init' command is executed.
10:54:21 INFO  : 'ps7_post_config' command is executed.
10:54:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:54:21 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:54:21 INFO  : 'configparams force-mem-access 0' command is executed.
10:54:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:54:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:54:21 INFO  : 'con' command is executed.
10:54:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:54:21 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
10:57:25 WARN  : channel "tcfchan#9" closed
11:05:12 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
11:14:18 DEBUG : Logs will be stored at 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/IDE.log'.
11:14:19 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\temp_xsdb_launch_script.tcl
11:14:19 ERROR : (XSDB Server)'\gnu\microblaze\lin\bin\' is not recognized as an internal or external command,
operable program or batch file.

11:14:19 ERROR : (XSDB Server)'\gnu\microblaze\nt\bin\' is not recognized as an internal or external command,
operable program or batch file.
'\gnuwin\bin\' is not recognized as an internal or external command,
operable program or batch file.

11:14:22 INFO  : XSCT server has started successfully.
11:14:22 INFO  : plnx-install-location is set to ''
11:14:22 INFO  : Successfully done setting XSCT server connection channel  
11:14:22 INFO  : Successfully done setting workspace for the tool. 
11:14:26 INFO  : Registering command handlers for Vitis TCF services
11:14:26 INFO  : Platform repository initialization has completed.
11:14:26 INFO  : Successfully done query RDI_DATADIR 
11:15:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:15:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:15:02 INFO  : 'jtag frequency' command is executed.
11:15:02 INFO  : Context for 'APU' is selected.
11:15:02 INFO  : System reset is completed.
11:15:05 INFO  : 'after 3000' command is executed.
11:15:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:15:08 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
11:15:08 INFO  : Context for 'APU' is selected.
11:15:08 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:15:08 INFO  : 'configparams force-mem-access 1' command is executed.
11:15:08 INFO  : Context for 'APU' is selected.
11:15:08 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
11:15:08 INFO  : 'ps7_init' command is executed.
11:15:08 INFO  : 'ps7_post_config' command is executed.
11:15:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:15:09 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:15:09 INFO  : 'configparams force-mem-access 0' command is executed.
11:15:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:15:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:15:09 INFO  : 'con' command is executed.
11:15:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:15:09 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
11:21:14 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
11:21:19 INFO  : Disconnected from the channel tcfchan#1.
11:21:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:21:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:21:25 INFO  : 'jtag frequency' command is executed.
11:21:25 INFO  : Context for 'APU' is selected.
11:21:25 INFO  : System reset is completed.
11:21:28 INFO  : 'after 3000' command is executed.
11:21:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:21:30 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
11:21:30 INFO  : Context for 'APU' is selected.
11:21:33 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:21:33 INFO  : 'configparams force-mem-access 1' command is executed.
11:21:33 INFO  : Context for 'APU' is selected.
11:21:33 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
11:21:33 INFO  : 'ps7_init' command is executed.
11:21:33 INFO  : 'ps7_post_config' command is executed.
11:21:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:33 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:21:34 INFO  : 'configparams force-mem-access 0' command is executed.
11:21:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:21:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:34 INFO  : 'con' command is executed.
11:21:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:21:34 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
11:24:47 INFO  : Disconnected from the channel tcfchan#2.
11:24:55 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
11:25:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:25:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:25:05 INFO  : 'jtag frequency' command is executed.
11:25:05 INFO  : Context for 'APU' is selected.
11:25:05 INFO  : System reset is completed.
11:25:08 INFO  : 'after 3000' command is executed.
11:25:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:25:11 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
11:25:11 INFO  : Context for 'APU' is selected.
11:25:11 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:25:11 INFO  : 'configparams force-mem-access 1' command is executed.
11:25:11 INFO  : Context for 'APU' is selected.
11:25:11 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
11:25:11 INFO  : 'ps7_init' command is executed.
11:25:11 INFO  : 'ps7_post_config' command is executed.
11:25:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:25:12 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:25:12 INFO  : 'configparams force-mem-access 0' command is executed.
11:25:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:25:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:25:12 INFO  : 'con' command is executed.
11:25:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:25:12 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
11:26:57 INFO  : Disconnected from the channel tcfchan#3.
11:27:10 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
11:27:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:27:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:27:19 INFO  : 'jtag frequency' command is executed.
11:27:19 INFO  : Context for 'APU' is selected.
11:27:19 INFO  : System reset is completed.
11:27:22 INFO  : 'after 3000' command is executed.
11:27:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:27:24 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
11:27:24 INFO  : Context for 'APU' is selected.
11:27:25 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:27:25 INFO  : 'configparams force-mem-access 1' command is executed.
11:27:25 INFO  : Context for 'APU' is selected.
11:27:25 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
11:27:25 INFO  : 'ps7_init' command is executed.
11:27:25 INFO  : 'ps7_post_config' command is executed.
11:27:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:26 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:27:26 INFO  : 'configparams force-mem-access 0' command is executed.
11:27:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:27:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:26 INFO  : 'con' command is executed.
11:27:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:27:26 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
11:28:33 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
11:28:47 INFO  : Disconnected from the channel tcfchan#4.
11:28:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:28:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:28:57 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:29:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:29:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:29:09 INFO  : 'jtag frequency' command is executed.
11:29:09 INFO  : Context for 'APU' is selected.
11:29:09 INFO  : System reset is completed.
11:29:12 INFO  : 'after 3000' command is executed.
11:29:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:29:14 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
11:29:14 INFO  : Context for 'APU' is selected.
11:29:17 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:29:17 INFO  : 'configparams force-mem-access 1' command is executed.
11:29:17 INFO  : Context for 'APU' is selected.
11:29:17 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
11:29:17 INFO  : 'ps7_init' command is executed.
11:29:17 INFO  : 'ps7_post_config' command is executed.
11:29:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:18 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:29:18 INFO  : 'configparams force-mem-access 0' command is executed.
11:29:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:29:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:18 INFO  : 'con' command is executed.
11:29:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:29:18 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
11:35:33 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
11:36:28 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
11:36:47 INFO  : Disconnected from the channel tcfchan#5.
11:36:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:36:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:36:57 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:37:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:37:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:37:02 INFO  : 'jtag frequency' command is executed.
11:37:02 INFO  : Context for 'APU' is selected.
11:37:03 INFO  : System reset is completed.
11:37:06 INFO  : 'after 3000' command is executed.
11:37:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:37:08 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
11:37:08 INFO  : Context for 'APU' is selected.
11:37:10 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:37:10 INFO  : 'configparams force-mem-access 1' command is executed.
11:37:10 INFO  : Context for 'APU' is selected.
11:37:10 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
11:37:11 INFO  : 'ps7_init' command is executed.
11:37:11 INFO  : 'ps7_post_config' command is executed.
11:37:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:11 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:37:11 INFO  : 'configparams force-mem-access 0' command is executed.
11:37:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:37:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:11 INFO  : 'con' command is executed.
11:37:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:37:11 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
11:40:57 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
11:43:27 DEBUG : Logs will be stored at 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/IDE.log'.
11:43:27 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\temp_xsdb_launch_script.tcl
11:43:28 ERROR : (XSDB Server)'\gnu\microblaze\lin\bin\' is not recognized as an internal or external command,
operable program or batch file.

11:43:28 ERROR : (XSDB Server)'\gnu\microblaze\nt\bin\' is not recognized as an internal or external command,
operable program or batch file.

11:43:28 ERROR : (XSDB Server)'\gnuwin\bin\' is not recognized as an internal or external command,
operable program or batch file.

11:43:30 INFO  : XSCT server has started successfully.
11:43:30 INFO  : plnx-install-location is set to ''
11:43:30 INFO  : Successfully done setting XSCT server connection channel  
11:43:30 INFO  : Successfully done setting workspace for the tool. 
11:43:32 INFO  : Registering command handlers for Vitis TCF services
11:43:32 INFO  : Platform repository initialization has completed.
11:43:32 INFO  : Successfully done query RDI_DATADIR 
11:43:59 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
11:44:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:44:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:44:12 INFO  : 'jtag frequency' command is executed.
11:44:12 INFO  : Context for 'APU' is selected.
11:44:12 INFO  : System reset is completed.
11:44:15 INFO  : 'after 3000' command is executed.
11:44:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:44:17 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
11:44:17 INFO  : Context for 'APU' is selected.
11:44:18 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:44:18 INFO  : 'configparams force-mem-access 1' command is executed.
11:44:18 INFO  : Context for 'APU' is selected.
11:44:18 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
11:44:18 INFO  : 'ps7_init' command is executed.
11:44:18 INFO  : 'ps7_post_config' command is executed.
11:44:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:44:18 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:44:18 INFO  : 'configparams force-mem-access 0' command is executed.
11:44:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:44:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:44:19 INFO  : 'con' command is executed.
11:44:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:44:19 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
13:58:30 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
14:00:40 DEBUG : Logs will be stored at 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/IDE.log'.
14:00:40 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\temp_xsdb_launch_script.tcl
14:00:41 ERROR : (XSDB Server)'\gnu\microblaze\lin\bin\' is not recognized as an internal or external command,
operable program or batch file.

14:00:41 ERROR : (XSDB Server)'\gnu\microblaze\nt\bin\' is not recognized as an internal or external command,
operable program or batch file.

14:00:41 ERROR : (XSDB Server)'\gnuwin\bin\' is not recognized as an internal or external command,
operable program or batch file.

14:00:44 INFO  : XSCT server has started successfully.
14:00:44 INFO  : plnx-install-location is set to ''
14:00:44 INFO  : Successfully done setting XSCT server connection channel  
14:00:44 INFO  : Successfully done setting workspace for the tool. 
14:00:51 INFO  : Registering command handlers for Vitis TCF services
14:00:51 INFO  : Platform repository initialization has completed.
14:00:56 INFO  : Successfully done query RDI_DATADIR 
14:01:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:01:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:01:25 INFO  : 'jtag frequency' command is executed.
14:01:25 INFO  : Context for 'APU' is selected.
14:01:25 INFO  : System reset is completed.
14:01:28 INFO  : 'after 3000' command is executed.
14:01:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:01:30 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
14:01:31 INFO  : Context for 'APU' is selected.
14:01:31 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:01:31 INFO  : 'configparams force-mem-access 1' command is executed.
14:01:31 INFO  : Context for 'APU' is selected.
14:01:31 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
14:01:31 INFO  : 'ps7_init' command is executed.
14:01:31 INFO  : 'ps7_post_config' command is executed.
14:01:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:32 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:01:32 INFO  : 'configparams force-mem-access 0' command is executed.
14:01:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:01:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:32 INFO  : 'con' command is executed.
14:01:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:01:32 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
14:02:33 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
14:02:39 INFO  : Disconnected from the channel tcfchan#1.
14:02:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:02:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:02:49 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:15:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:15:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:15:06 INFO  : 'jtag frequency' command is executed.
14:15:06 INFO  : Context for 'APU' is selected.
14:15:06 INFO  : System reset is completed.
14:15:09 INFO  : 'after 3000' command is executed.
14:15:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:15:12 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
14:15:12 INFO  : Context for 'APU' is selected.
14:15:14 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:15:14 INFO  : 'configparams force-mem-access 1' command is executed.
14:15:14 INFO  : Context for 'APU' is selected.
14:15:14 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
14:15:15 INFO  : 'ps7_init' command is executed.
14:15:15 INFO  : 'ps7_post_config' command is executed.
14:15:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:15:15 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:15:15 INFO  : 'configparams force-mem-access 0' command is executed.
14:15:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:15:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:15:15 INFO  : 'con' command is executed.
14:15:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:15:15 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
14:18:06 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
14:18:16 INFO  : Disconnected from the channel tcfchan#2.
14:18:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:18:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:18:19 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:18:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:18:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:18:25 INFO  : 'jtag frequency' command is executed.
14:18:25 INFO  : Context for 'APU' is selected.
14:18:25 INFO  : System reset is completed.
14:18:28 INFO  : 'after 3000' command is executed.
14:18:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:18:31 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
14:18:31 INFO  : Context for 'APU' is selected.
14:18:33 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:18:33 INFO  : 'configparams force-mem-access 1' command is executed.
14:18:33 INFO  : Context for 'APU' is selected.
14:18:33 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
14:18:34 INFO  : 'ps7_init' command is executed.
14:18:34 INFO  : 'ps7_post_config' command is executed.
14:18:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:34 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:18:34 INFO  : 'configparams force-mem-access 0' command is executed.
14:18:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:18:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:34 INFO  : 'con' command is executed.
14:18:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:18:34 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
14:18:58 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
14:19:02 INFO  : Disconnected from the channel tcfchan#3.
14:19:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:19:03 INFO  : 'jtag frequency' command is executed.
14:19:03 INFO  : Context for 'APU' is selected.
14:19:03 INFO  : System reset is completed.
14:19:06 INFO  : 'after 3000' command is executed.
14:19:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:19:09 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
14:19:09 INFO  : Context for 'APU' is selected.
14:19:11 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:19:11 INFO  : 'configparams force-mem-access 1' command is executed.
14:19:11 INFO  : Context for 'APU' is selected.
14:19:11 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
14:19:12 INFO  : 'ps7_init' command is executed.
14:19:12 INFO  : 'ps7_post_config' command is executed.
14:19:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:12 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:19:12 INFO  : 'configparams force-mem-access 0' command is executed.
14:19:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:19:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:12 INFO  : 'con' command is executed.
14:19:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:19:12 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
14:19:29 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
14:19:33 INFO  : Disconnected from the channel tcfchan#4.
14:19:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:19:35 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:19:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:19:43 INFO  : 'jtag frequency' command is executed.
14:19:43 INFO  : Context for 'APU' is selected.
14:19:43 INFO  : System reset is completed.
14:19:46 INFO  : 'after 3000' command is executed.
14:19:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:19:49 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
14:19:49 INFO  : Context for 'APU' is selected.
14:19:51 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:19:51 INFO  : 'configparams force-mem-access 1' command is executed.
14:19:51 INFO  : Context for 'APU' is selected.
14:19:51 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
14:19:51 INFO  : 'ps7_init' command is executed.
14:19:52 INFO  : 'ps7_post_config' command is executed.
14:19:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:52 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:19:52 INFO  : 'configparams force-mem-access 0' command is executed.
14:19:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:19:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:52 INFO  : 'con' command is executed.
14:19:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:19:52 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
14:23:16 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
14:23:22 INFO  : Disconnected from the channel tcfchan#5.
14:23:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:23:33 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:23:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:23:33 INFO  : 'jtag frequency' command is executed.
14:23:33 INFO  : Context for 'APU' is selected.
14:23:33 INFO  : System reset is completed.
14:23:36 INFO  : 'after 3000' command is executed.
14:23:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:23:38 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
14:23:38 INFO  : Context for 'APU' is selected.
14:23:41 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:23:41 INFO  : 'configparams force-mem-access 1' command is executed.
14:23:41 INFO  : Context for 'APU' is selected.
14:23:41 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
14:23:41 INFO  : 'ps7_init' command is executed.
14:23:41 INFO  : 'ps7_post_config' command is executed.
14:23:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:41 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:23:41 INFO  : 'configparams force-mem-access 0' command is executed.
14:23:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:23:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:41 INFO  : 'con' command is executed.
14:23:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:23:41 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
14:23:50 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
14:24:02 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
14:24:10 INFO  : Disconnected from the channel tcfchan#6.
14:24:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:24:20 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:24:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:24:26 INFO  : 'jtag frequency' command is executed.
14:24:26 INFO  : Context for 'APU' is selected.
14:24:26 INFO  : System reset is completed.
14:24:29 INFO  : 'after 3000' command is executed.
14:24:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:24:31 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
14:24:31 INFO  : Context for 'APU' is selected.
14:24:34 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:24:34 INFO  : 'configparams force-mem-access 1' command is executed.
14:24:34 INFO  : Context for 'APU' is selected.
14:24:34 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
14:24:34 INFO  : 'ps7_init' command is executed.
14:24:34 INFO  : 'ps7_post_config' command is executed.
14:24:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:35 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:24:35 INFO  : 'configparams force-mem-access 0' command is executed.
14:24:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:24:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:35 INFO  : 'con' command is executed.
14:24:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:24:35 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
14:25:17 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
14:25:25 INFO  : Disconnected from the channel tcfchan#7.
14:25:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:25:35 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:25:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:25:39 INFO  : 'jtag frequency' command is executed.
14:25:39 INFO  : Context for 'APU' is selected.
14:25:39 INFO  : System reset is completed.
14:25:42 INFO  : 'after 3000' command is executed.
14:25:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:25:45 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
14:25:45 INFO  : Context for 'APU' is selected.
14:25:47 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:25:47 INFO  : 'configparams force-mem-access 1' command is executed.
14:25:47 INFO  : Context for 'APU' is selected.
14:25:47 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
14:25:48 INFO  : 'ps7_init' command is executed.
14:25:48 INFO  : 'ps7_post_config' command is executed.
14:25:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:48 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:25:48 INFO  : 'configparams force-mem-access 0' command is executed.
14:25:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:25:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:48 INFO  : 'con' command is executed.
14:25:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:25:48 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
14:26:43 INFO  : Disconnected from the channel tcfchan#8.
14:26:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:26:46 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:26:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:26:51 INFO  : 'jtag frequency' command is executed.
14:26:51 INFO  : Context for 'APU' is selected.
14:26:51 INFO  : System reset is completed.
14:26:54 INFO  : 'after 3000' command is executed.
14:26:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:26:56 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
14:26:56 INFO  : Context for 'APU' is selected.
14:26:59 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:26:59 INFO  : 'configparams force-mem-access 1' command is executed.
14:26:59 INFO  : Context for 'APU' is selected.
14:26:59 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
14:26:59 INFO  : 'ps7_init' command is executed.
14:26:59 INFO  : 'ps7_post_config' command is executed.
14:26:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:59 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:26:59 INFO  : 'configparams force-mem-access 0' command is executed.
14:26:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:26:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:59 INFO  : 'con' command is executed.
14:26:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:26:59 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
14:27:52 INFO  : Disconnected from the channel tcfchan#9.
14:27:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:28:02 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:28:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:28:32 INFO  : 'jtag frequency' command is executed.
14:28:32 INFO  : Context for 'APU' is selected.
14:28:32 INFO  : System reset is completed.
14:28:35 INFO  : 'after 3000' command is executed.
14:28:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:28:37 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
14:28:37 INFO  : Context for 'APU' is selected.
14:28:40 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:28:40 INFO  : 'configparams force-mem-access 1' command is executed.
14:28:40 INFO  : Context for 'APU' is selected.
14:28:40 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
14:28:40 INFO  : 'ps7_init' command is executed.
14:28:40 INFO  : 'ps7_post_config' command is executed.
14:28:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:40 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:28:41 INFO  : 'configparams force-mem-access 0' command is executed.
14:28:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:28:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:41 INFO  : 'con' command is executed.
14:28:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:28:41 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
14:30:08 INFO  : Disconnected from the channel tcfchan#10.
14:30:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:30:11 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:30:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:30:18 INFO  : 'jtag frequency' command is executed.
14:30:18 INFO  : Context for 'APU' is selected.
14:30:18 INFO  : System reset is completed.
14:30:21 INFO  : 'after 3000' command is executed.
14:30:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:30:24 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
14:30:24 INFO  : Context for 'APU' is selected.
14:30:26 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:30:26 INFO  : 'configparams force-mem-access 1' command is executed.
14:30:26 INFO  : Context for 'APU' is selected.
14:30:26 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
14:30:27 INFO  : 'ps7_init' command is executed.
14:30:27 INFO  : 'ps7_post_config' command is executed.
14:30:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:27 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:30:27 INFO  : 'configparams force-mem-access 0' command is executed.
14:30:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:30:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:27 INFO  : 'con' command is executed.
14:30:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:30:27 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
14:32:11 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
14:32:19 INFO  : Disconnected from the channel tcfchan#11.
14:32:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:32:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:32:23 INFO  : 'jtag frequency' command is executed.
14:32:23 INFO  : Context for 'APU' is selected.
14:32:23 INFO  : System reset is completed.
14:32:26 INFO  : 'after 3000' command is executed.
14:32:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:32:29 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
14:32:29 INFO  : Context for 'APU' is selected.
14:32:31 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:32:31 INFO  : 'configparams force-mem-access 1' command is executed.
14:32:31 INFO  : Context for 'APU' is selected.
14:32:31 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
14:32:32 INFO  : 'ps7_init' command is executed.
14:32:32 INFO  : 'ps7_post_config' command is executed.
14:32:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:32 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:32:32 INFO  : 'configparams force-mem-access 0' command is executed.
14:32:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:32:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:32 INFO  : 'con' command is executed.
14:32:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:32:32 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
14:33:51 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_3'...
14:33:57 INFO  : Disconnected from the channel tcfchan#12.
14:33:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:33:59 INFO  : 'jtag frequency' command is executed.
14:33:59 INFO  : Context for 'APU' is selected.
14:33:59 INFO  : System reset is completed.
14:34:02 INFO  : 'after 3000' command is executed.
14:34:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:34:04 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_3/_ide/bitstream/video_out_pynq_z2_wrapper.bit"
14:34:04 INFO  : Context for 'APU' is selected.
14:34:05 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/video_out_pynq_z2_wrapper/export/video_out_pynq_z2_wrapper/hw/video_out_pynq_z2_wrapper.xsa'.
14:34:05 INFO  : 'configparams force-mem-access 1' command is executed.
14:34:05 INFO  : Context for 'APU' is selected.
14:34:05 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_3/_ide/psinit/ps7_init.tcl' is done.
14:34:05 INFO  : 'ps7_init' command is executed.
14:34:05 INFO  : 'ps7_post_config' command is executed.
14:34:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:05 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_3/Debug/VDMA_TEST_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:34:05 INFO  : 'configparams force-mem-access 0' command is executed.
14:34:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_3/_ide/bitstream/video_out_pynq_z2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/video_out_pynq_z2_wrapper/export/video_out_pynq_z2_wrapper/hw/video_out_pynq_z2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_3/Debug/VDMA_TEST_3.elf
configparams force-mem-access 0
----------------End of Script----------------

14:34:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:05 INFO  : 'con' command is executed.
14:34:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:34:05 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_3_system\_ide\scripts\debugger_vdma_test_3-default.tcl'
14:34:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:34:39 INFO  : 'jtag frequency' command is executed.
14:34:39 INFO  : Context for 'APU' is selected.
14:34:39 INFO  : System reset is completed.
14:34:42 INFO  : 'after 3000' command is executed.
14:34:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:34:44 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
14:34:44 INFO  : Context for 'APU' is selected.
14:34:47 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:34:47 INFO  : 'configparams force-mem-access 1' command is executed.
14:34:47 INFO  : Context for 'APU' is selected.
14:34:47 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
14:34:47 INFO  : 'ps7_init' command is executed.
14:34:47 INFO  : 'ps7_post_config' command is executed.
14:34:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:48 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:34:48 INFO  : 'configparams force-mem-access 0' command is executed.
14:34:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:34:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:48 INFO  : 'con' command is executed.
14:34:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:34:48 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
15:03:47 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\temp_xsdb_launch_script.tcl
15:08:31 DEBUG : Logs will be stored at 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/IDE.log'.
15:08:32 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\temp_xsdb_launch_script.tcl
15:08:32 ERROR : (XSDB Server)'\gnu\microblaze\lin\bin\' is not recognized as an internal or external command,
operable program or batch file.

15:08:32 ERROR : (XSDB Server)'\gnu\microblaze\nt\bin\' is not recognized as an internal or external command,
operable program or batch file.

15:08:32 ERROR : (XSDB Server)'\gnuwin\bin\' is not recognized as an internal or external command,
operable program or batch file.

15:08:36 INFO  : XSCT server has started successfully.
15:08:36 INFO  : plnx-install-location is set to ''
15:08:36 INFO  : Successfully done setting XSCT server connection channel  
15:08:36 INFO  : Successfully done setting workspace for the tool. 
15:08:38 INFO  : Registering command handlers for Vitis TCF services
15:08:38 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


15:08:38 INFO  : Platform repository initialization has completed.
15:08:44 INFO  : Successfully done query RDI_DATADIR 
15:10:04 INFO  : Result from executing command 'getProjects': design_1_wrapper;video_out_pynq_z2_wrapper
15:10:04 INFO  : Result from executing command 'getPlatforms': 
15:10:05 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
15:10:51 INFO  : Result from executing command 'getProjects': design_1_wrapper;video_out_pynq_z2_wrapper
15:10:51 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
15:11:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:11:57 INFO  : 'jtag frequency' command is executed.
15:11:57 INFO  : Context for 'APU' is selected.
15:11:57 INFO  : System reset is completed.
15:12:00 INFO  : 'after 3000' command is executed.
15:12:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:12:03 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
15:12:03 INFO  : Context for 'APU' is selected.
15:12:03 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:12:03 INFO  : 'configparams force-mem-access 1' command is executed.
15:12:03 INFO  : Context for 'APU' is selected.
15:12:03 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
15:12:04 INFO  : 'ps7_init' command is executed.
15:12:04 INFO  : 'ps7_post_config' command is executed.
15:12:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:04 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:12:04 INFO  : 'configparams force-mem-access 0' command is executed.
15:12:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:12:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:04 INFO  : 'con' command is executed.
15:12:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:12:04 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
15:13:38 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
15:14:03 INFO  : Disconnected from the channel tcfchan#4.
15:14:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:14:13 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:14:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:14:21 INFO  : 'jtag frequency' command is executed.
15:14:21 INFO  : Context for 'APU' is selected.
15:14:21 INFO  : System reset is completed.
15:14:24 INFO  : 'after 3000' command is executed.
15:14:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:14:27 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
15:14:27 INFO  : Context for 'APU' is selected.
15:14:27 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:14:27 INFO  : 'configparams force-mem-access 1' command is executed.
15:14:27 INFO  : Context for 'APU' is selected.
15:14:27 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
15:14:27 INFO  : 'ps7_init' command is executed.
15:14:27 INFO  : 'ps7_post_config' command is executed.
15:14:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:28 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:14:28 INFO  : 'configparams force-mem-access 0' command is executed.
15:14:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:14:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:28 INFO  : 'con' command is executed.
15:14:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:14:28 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
15:18:49 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
15:26:00 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
15:26:42 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
15:27:19 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
15:28:41 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
15:29:10 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
15:29:36 INFO  : Disconnected from the channel tcfchan#6.
15:29:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:29:37 INFO  : 'jtag frequency' command is executed.
15:29:37 INFO  : Context for 'APU' is selected.
15:29:37 INFO  : System reset is completed.
15:29:40 INFO  : 'after 3000' command is executed.
15:29:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:29:43 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
15:29:43 INFO  : Context for 'APU' is selected.
15:29:43 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:29:43 INFO  : 'configparams force-mem-access 1' command is executed.
15:29:43 INFO  : Context for 'APU' is selected.
15:29:43 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
15:29:43 INFO  : 'ps7_init' command is executed.
15:29:43 INFO  : 'ps7_post_config' command is executed.
15:29:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:43 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:29:43 INFO  : 'configparams force-mem-access 0' command is executed.
15:29:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:29:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:44 INFO  : 'con' command is executed.
15:29:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:29:44 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
15:32:27 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
15:32:45 INFO  : Disconnected from the channel tcfchan#8.
15:32:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:32:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:32:46 INFO  : 'jtag frequency' command is executed.
15:32:46 INFO  : Context for 'APU' is selected.
15:32:46 INFO  : System reset is completed.
15:32:49 INFO  : 'after 3000' command is executed.
15:32:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:32:51 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
15:32:51 INFO  : Context for 'APU' is selected.
15:32:52 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:32:52 INFO  : 'configparams force-mem-access 1' command is executed.
15:32:52 INFO  : Context for 'APU' is selected.
15:32:52 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
15:32:52 INFO  : 'ps7_init' command is executed.
15:32:52 INFO  : 'ps7_post_config' command is executed.
15:32:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:52 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:32:52 INFO  : 'configparams force-mem-access 0' command is executed.
15:32:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:32:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:52 INFO  : 'con' command is executed.
15:32:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:32:52 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
15:35:27 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
15:36:20 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
15:36:37 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
15:36:53 INFO  : Disconnected from the channel tcfchan#10.
15:36:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:36:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:36:55 INFO  : 'jtag frequency' command is executed.
15:36:55 INFO  : Context for 'APU' is selected.
15:36:55 INFO  : System reset is completed.
15:36:58 INFO  : 'after 3000' command is executed.
15:36:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:37:00 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
15:37:00 INFO  : Context for 'APU' is selected.
15:37:00 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:37:00 INFO  : 'configparams force-mem-access 1' command is executed.
15:37:00 INFO  : Context for 'APU' is selected.
15:37:00 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
15:37:00 INFO  : 'ps7_init' command is executed.
15:37:00 INFO  : 'ps7_post_config' command is executed.
15:37:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:01 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:37:01 INFO  : 'configparams force-mem-access 0' command is executed.
15:37:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:37:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:01 INFO  : 'con' command is executed.
15:37:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:37:01 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
15:37:22 INFO  : Disconnected from the channel tcfchan#12.
15:37:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:37:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:37:23 INFO  : 'jtag frequency' command is executed.
15:37:23 INFO  : Context for 'APU' is selected.
15:37:23 INFO  : System reset is completed.
15:37:26 INFO  : 'after 3000' command is executed.
15:37:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:37:29 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
15:37:29 INFO  : Context for 'APU' is selected.
15:37:29 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:37:29 INFO  : 'configparams force-mem-access 1' command is executed.
15:37:29 INFO  : Context for 'APU' is selected.
15:37:29 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
15:37:29 INFO  : 'ps7_init' command is executed.
15:37:29 INFO  : 'ps7_post_config' command is executed.
15:37:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:30 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:37:30 INFO  : 'configparams force-mem-access 0' command is executed.
15:37:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:37:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:30 INFO  : 'con' command is executed.
15:37:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:37:30 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
15:38:10 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
15:38:32 INFO  : Disconnected from the channel tcfchan#13.
15:38:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:38:42 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:38:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:38:47 INFO  : 'jtag frequency' command is executed.
15:38:47 INFO  : Context for 'APU' is selected.
15:38:47 INFO  : System reset is completed.
15:38:50 INFO  : 'after 3000' command is executed.
15:38:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:38:53 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
15:38:53 INFO  : Context for 'APU' is selected.
15:38:53 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:38:53 INFO  : 'configparams force-mem-access 1' command is executed.
15:38:53 INFO  : Context for 'APU' is selected.
15:38:53 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
15:38:53 INFO  : 'ps7_init' command is executed.
15:38:53 INFO  : 'ps7_post_config' command is executed.
15:38:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:53 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:38:53 INFO  : 'configparams force-mem-access 0' command is executed.
15:38:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:38:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:54 INFO  : 'con' command is executed.
15:38:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:38:54 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
15:39:23 INFO  : Disconnected from the channel tcfchan#15.
15:39:31 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
15:39:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:39:55 INFO  : 'jtag frequency' command is executed.
15:39:55 INFO  : Context for 'APU' is selected.
15:39:55 INFO  : System reset is completed.
15:39:58 INFO  : 'after 3000' command is executed.
15:39:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:40:00 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
15:40:00 INFO  : Context for 'APU' is selected.
15:40:00 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:40:00 INFO  : 'configparams force-mem-access 1' command is executed.
15:40:00 INFO  : Context for 'APU' is selected.
15:40:00 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
15:40:01 INFO  : 'ps7_init' command is executed.
15:40:01 INFO  : 'ps7_post_config' command is executed.
15:40:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:01 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:40:01 INFO  : 'configparams force-mem-access 0' command is executed.
15:40:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:40:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:01 INFO  : 'con' command is executed.
15:40:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:40:01 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
15:44:23 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
15:44:44 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
15:45:30 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
15:45:59 INFO  : Disconnected from the channel tcfchan#17.
15:46:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:46:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:46:00 INFO  : 'jtag frequency' command is executed.
15:46:00 INFO  : Context for 'APU' is selected.
15:46:00 INFO  : System reset is completed.
15:46:03 INFO  : 'after 3000' command is executed.
15:46:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:46:06 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
15:46:06 INFO  : Context for 'APU' is selected.
15:46:06 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:46:06 INFO  : 'configparams force-mem-access 1' command is executed.
15:46:06 INFO  : Context for 'APU' is selected.
15:46:06 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
15:46:06 INFO  : 'ps7_init' command is executed.
15:46:06 INFO  : 'ps7_post_config' command is executed.
15:46:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:06 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:46:06 INFO  : 'configparams force-mem-access 0' command is executed.
15:46:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:46:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:07 INFO  : 'con' command is executed.
15:46:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:46:07 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
15:46:20 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
15:47:00 INFO  : Disconnected from the channel tcfchan#19.
15:47:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:47:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:47:10 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:47:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:47:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:47:56 INFO  : 'jtag frequency' command is executed.
15:47:56 INFO  : Context for 'APU' is selected.
15:47:56 INFO  : System reset is completed.
15:47:59 INFO  : 'after 3000' command is executed.
15:47:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:48:01 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
15:48:02 INFO  : Context for 'APU' is selected.
15:48:02 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:48:02 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:02 INFO  : Context for 'APU' is selected.
15:48:02 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
15:48:02 INFO  : 'ps7_init' command is executed.
15:48:02 INFO  : 'ps7_post_config' command is executed.
15:48:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:02 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:48:02 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:02 INFO  : 'con' command is executed.
15:48:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:48:02 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
15:59:10 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
16:00:32 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
16:00:51 INFO  : Disconnected from the channel tcfchan#21.
16:00:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:00:52 INFO  : 'jtag frequency' command is executed.
16:00:52 INFO  : Context for 'APU' is selected.
16:00:52 INFO  : System reset is completed.
16:00:55 INFO  : 'after 3000' command is executed.
16:00:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:00:58 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
16:00:58 INFO  : Context for 'APU' is selected.
16:00:58 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:00:58 INFO  : 'configparams force-mem-access 1' command is executed.
16:00:58 INFO  : Context for 'APU' is selected.
16:00:58 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
16:00:58 INFO  : 'ps7_init' command is executed.
16:00:58 INFO  : 'ps7_post_config' command is executed.
16:00:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:59 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:00:59 INFO  : 'configparams force-mem-access 0' command is executed.
16:00:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:00:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:59 INFO  : 'con' command is executed.
16:00:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:00:59 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
16:12:14 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
16:13:31 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
16:13:45 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
16:14:34 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
16:15:21 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
16:15:53 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
16:16:48 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
16:17:08 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
16:17:25 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
16:17:48 INFO  : Disconnected from the channel tcfchan#23.
16:17:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:17:49 INFO  : 'jtag frequency' command is executed.
16:17:49 INFO  : Context for 'APU' is selected.
16:17:49 INFO  : System reset is completed.
16:17:52 INFO  : 'after 3000' command is executed.
16:17:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:17:55 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
16:17:55 INFO  : Context for 'APU' is selected.
16:17:55 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:17:55 INFO  : 'configparams force-mem-access 1' command is executed.
16:17:55 INFO  : Context for 'APU' is selected.
16:17:55 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
16:17:55 INFO  : 'ps7_init' command is executed.
16:17:55 INFO  : 'ps7_post_config' command is executed.
16:17:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:55 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:17:55 INFO  : 'configparams force-mem-access 0' command is executed.
16:17:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:17:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:56 INFO  : 'con' command is executed.
16:17:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:17:56 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
16:18:35 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
16:18:58 INFO  : Disconnected from the channel tcfchan#25.
16:18:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:19:00 INFO  : 'jtag frequency' command is executed.
16:19:00 INFO  : Context for 'APU' is selected.
16:19:00 INFO  : System reset is completed.
16:19:03 INFO  : 'after 3000' command is executed.
16:19:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:19:05 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
16:19:05 INFO  : Context for 'APU' is selected.
16:19:05 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:19:05 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:05 INFO  : Context for 'APU' is selected.
16:19:05 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
16:19:06 INFO  : 'ps7_init' command is executed.
16:19:06 INFO  : 'ps7_post_config' command is executed.
16:19:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:06 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:19:06 INFO  : 'configparams force-mem-access 0' command is executed.
16:19:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:19:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:06 INFO  : 'con' command is executed.
16:19:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:19:06 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
16:29:55 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
16:30:17 INFO  : Disconnected from the channel tcfchan#27.
16:30:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:30:18 INFO  : 'jtag frequency' command is executed.
16:30:18 INFO  : Context for 'APU' is selected.
16:30:18 INFO  : System reset is completed.
16:30:21 INFO  : 'after 3000' command is executed.
16:30:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:30:23 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
16:30:23 INFO  : Context for 'APU' is selected.
16:30:23 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:30:23 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:23 INFO  : Context for 'APU' is selected.
16:30:24 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
16:30:24 INFO  : 'ps7_init' command is executed.
16:30:24 INFO  : 'ps7_post_config' command is executed.
16:30:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:24 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:24 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:24 INFO  : 'con' command is executed.
16:30:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:30:24 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
16:42:56 DEBUG : Logs will be stored at 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/IDE.log'.
16:42:57 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\temp_xsdb_launch_script.tcl
16:42:57 ERROR : (XSDB Server)'\gnu\microblaze\lin\bin\' is not recognized as an internal or external command,
operable program or batch file.

16:42:57 ERROR : (XSDB Server)'\gnu\microblaze\nt\bin\' is not recognized as an internal or external command,
operable program or batch file.

16:42:57 ERROR : (XSDB Server)'\gnuwin\bin\' is not recognized as an internal or external command,
operable program or batch file.

16:43:02 INFO  : XSCT server has started successfully.
16:43:02 INFO  : plnx-install-location is set to ''
16:43:02 INFO  : Successfully done setting XSCT server connection channel  
16:43:02 INFO  : Successfully done setting workspace for the tool. 
17:01:14 INFO  : Registering command handlers for Vitis TCF services
17:01:14 INFO  : Platform repository initialization has completed.
17:01:14 INFO  : Successfully done query RDI_DATADIR 
17:13:44 DEBUG : Logs will be stored at 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/IDE.log'.
17:13:44 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\temp_xsdb_launch_script.tcl
17:13:45 ERROR : (XSDB Server)'\gnu\microblaze\lin\bin\' is not recognized as an internal or external command,
operable program or batch file.

17:13:45 ERROR : (XSDB Server)'\gnu\microblaze\nt\bin\' is not recognized as an internal or external command,
operable program or batch file.

17:13:45 ERROR : (XSDB Server)'\gnuwin\bin\' is not recognized as an internal or external command,
operable program or batch file.

17:13:51 INFO  : XSCT server has started successfully.
17:13:52 INFO  : plnx-install-location is set to ''
17:13:52 INFO  : Successfully done setting XSCT server connection channel  
17:13:52 INFO  : Successfully done setting workspace for the tool. 
17:13:52 INFO  : Registering command handlers for Vitis TCF services
17:13:52 INFO  : Platform repository initialization has completed.
17:13:54 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
17:14:01 INFO  : Successfully done query RDI_DATADIR 
17:14:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

17:14:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:14:33 INFO  : 'jtag frequency' command is executed.
17:14:33 INFO  : Context for 'APU' is selected.
17:14:33 INFO  : System reset is completed.
17:14:36 INFO  : 'after 3000' command is executed.
17:14:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:14:39 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
17:14:39 INFO  : Context for 'APU' is selected.
17:14:39 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:14:39 INFO  : 'configparams force-mem-access 1' command is executed.
17:14:39 INFO  : Context for 'APU' is selected.
17:14:39 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
17:14:39 INFO  : 'ps7_init' command is executed.
17:14:39 INFO  : 'ps7_post_config' command is executed.
17:14:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:40 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:14:40 INFO  : 'configparams force-mem-access 0' command is executed.
17:14:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:14:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:40 INFO  : 'con' command is executed.
17:14:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:14:40 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
17:16:25 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
17:16:45 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
17:17:00 INFO  : Disconnected from the channel tcfchan#2.
17:17:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:17:01 INFO  : 'jtag frequency' command is executed.
17:17:01 INFO  : Context for 'APU' is selected.
17:17:01 INFO  : System reset is completed.
17:17:04 INFO  : 'after 3000' command is executed.
17:17:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:17:07 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
17:17:07 INFO  : Context for 'APU' is selected.
17:17:11 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:17:11 INFO  : 'configparams force-mem-access 1' command is executed.
17:17:11 INFO  : Context for 'APU' is selected.
17:17:11 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
17:17:12 INFO  : 'ps7_init' command is executed.
17:17:12 INFO  : 'ps7_post_config' command is executed.
17:17:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:12 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:17:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:17:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:17:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:12 INFO  : 'con' command is executed.
17:17:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:17:12 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
17:25:10 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
17:25:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

17:25:41 INFO  : Disconnected from the channel tcfchan#3.
17:25:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:25:51 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:25:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:25:59 INFO  : 'jtag frequency' command is executed.
17:25:59 INFO  : Context for 'APU' is selected.
17:25:59 INFO  : System reset is completed.
17:26:02 INFO  : 'after 3000' command is executed.
17:26:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:26:04 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
17:26:04 INFO  : Context for 'APU' is selected.
17:26:08 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:26:08 INFO  : 'configparams force-mem-access 1' command is executed.
17:26:08 INFO  : Context for 'APU' is selected.
17:26:08 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
17:26:09 INFO  : 'ps7_init' command is executed.
17:26:09 INFO  : 'ps7_post_config' command is executed.
17:26:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:09 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:26:09 INFO  : 'configparams force-mem-access 0' command is executed.
17:26:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:26:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:09 INFO  : 'con' command is executed.
17:26:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:26:09 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
17:26:36 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
17:26:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

17:27:13 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
17:27:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

17:27:24 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
17:27:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

17:28:23 INFO  : Disconnected from the channel tcfchan#5.
17:28:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:28:24 INFO  : 'jtag frequency' command is executed.
17:28:24 INFO  : Context for 'APU' is selected.
17:28:24 INFO  : System reset is completed.
17:28:27 INFO  : 'after 3000' command is executed.
17:28:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:28:30 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
17:28:30 INFO  : Context for 'APU' is selected.
17:28:34 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:28:34 INFO  : 'configparams force-mem-access 1' command is executed.
17:28:34 INFO  : Context for 'APU' is selected.
17:28:34 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
17:28:34 INFO  : 'ps7_init' command is executed.
17:28:34 INFO  : 'ps7_post_config' command is executed.
17:28:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:35 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:28:35 INFO  : 'configparams force-mem-access 0' command is executed.
17:28:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:28:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:35 INFO  : 'con' command is executed.
17:28:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:28:35 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
17:28:58 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
17:29:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

17:29:22 INFO  : Disconnected from the channel tcfchan#9.
17:29:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:29:33 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:29:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:29:38 INFO  : 'jtag frequency' command is executed.
17:29:38 INFO  : Context for 'APU' is selected.
17:29:38 INFO  : System reset is completed.
17:29:41 INFO  : 'after 3000' command is executed.
17:29:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:29:43 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
17:29:43 INFO  : Context for 'APU' is selected.
17:29:47 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:29:47 INFO  : 'configparams force-mem-access 1' command is executed.
17:29:47 INFO  : Context for 'APU' is selected.
17:29:47 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
17:29:48 INFO  : 'ps7_init' command is executed.
17:29:48 INFO  : 'ps7_post_config' command is executed.
17:29:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:48 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:29:48 INFO  : 'configparams force-mem-access 0' command is executed.
17:29:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:29:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:48 INFO  : 'con' command is executed.
17:29:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:29:48 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
17:32:33 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
17:32:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

17:33:00 INFO  : Disconnected from the channel tcfchan#11.
17:33:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:33:11 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:33:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:33:49 INFO  : 'jtag frequency' command is executed.
17:33:49 INFO  : Context for 'APU' is selected.
17:33:49 INFO  : System reset is completed.
17:33:52 INFO  : 'after 3000' command is executed.
17:33:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:33:54 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
17:33:54 INFO  : Context for 'APU' is selected.
17:33:58 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:33:58 INFO  : 'configparams force-mem-access 1' command is executed.
17:33:58 INFO  : Context for 'APU' is selected.
17:33:58 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
17:33:58 INFO  : 'ps7_init' command is executed.
17:33:58 INFO  : 'ps7_post_config' command is executed.
17:33:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:59 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:33:59 INFO  : 'configparams force-mem-access 0' command is executed.
17:33:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:33:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:59 INFO  : 'con' command is executed.
17:33:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:33:59 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
17:34:31 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
17:34:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

17:35:36 INFO  : Disconnected from the channel tcfchan#13.
17:35:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:35:37 INFO  : 'jtag frequency' command is executed.
17:35:37 INFO  : Context for 'APU' is selected.
17:35:37 INFO  : System reset is completed.
17:35:40 INFO  : 'after 3000' command is executed.
17:35:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:35:43 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
17:35:43 INFO  : Context for 'APU' is selected.
17:35:47 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:35:47 INFO  : 'configparams force-mem-access 1' command is executed.
17:35:47 INFO  : Context for 'APU' is selected.
17:35:47 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
17:35:47 INFO  : 'ps7_init' command is executed.
17:35:47 INFO  : 'ps7_post_config' command is executed.
17:35:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:47 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:35:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:35:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:35:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:47 INFO  : 'con' command is executed.
17:35:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:35:47 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
17:36:25 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
17:36:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

17:36:49 INFO  : Disconnected from the channel tcfchan#15.
17:36:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:36:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:36:51 INFO  : 'jtag frequency' command is executed.
17:36:51 INFO  : Context for 'APU' is selected.
17:36:51 INFO  : System reset is completed.
17:36:54 INFO  : 'after 3000' command is executed.
17:36:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:36:56 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
17:36:56 INFO  : Context for 'APU' is selected.
17:37:00 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:37:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:37:00 INFO  : Context for 'APU' is selected.
17:37:00 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
17:37:01 INFO  : 'ps7_init' command is executed.
17:37:01 INFO  : 'ps7_post_config' command is executed.
17:37:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:01 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:37:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:37:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:37:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:01 INFO  : 'con' command is executed.
17:37:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:37:01 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
18:31:41 INFO  : Disconnected from the channel tcfchan#17.
21:03:43 DEBUG : Logs will be stored at 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/IDE.log'.
21:03:43 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\temp_xsdb_launch_script.tcl
21:03:43 ERROR : (XSDB Server)'\gnu\microblaze\lin\bin\' is not recognized as an internal or external command,
operable program or batch file.

21:03:43 ERROR : (XSDB Server)'\gnu\microblaze\nt\bin\' is not recognized as an internal or external command,
operable program or batch file.

21:03:43 ERROR : (XSDB Server)'\gnuwin\bin\' is not recognized as an internal or external command,
operable program or batch file.

21:03:46 INFO  : XSCT server has started successfully.
21:03:46 INFO  : Successfully done setting XSCT server connection channel  
21:03:46 INFO  : plnx-install-location is set to ''
21:03:46 INFO  : Successfully done setting workspace for the tool. 
21:03:48 INFO  : Registering command handlers for Vitis TCF services
21:03:48 INFO  : Platform repository initialization has completed.
21:03:48 INFO  : Successfully done query RDI_DATADIR 
21:29:54 INFO  : Build configuration of 'VDMA_TEST_2_system' is updated to 'Release'
21:29:54 INFO  : Build configuration of system project is automatically updated to 'Release'.
21:29:56 INFO  : Result from executing command 'getProjects': design_1_wrapper;video_out_pynq_z2_wrapper
21:29:56 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;video_out_pynq_z2_wrapper|C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/video_out_pynq_z2_wrapper/export/video_out_pynq_z2_wrapper/video_out_pynq_z2_wrapper.xpfm
21:29:57 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
21:34:12 INFO  : Build configuration of 'VDMA_TEST_2_system' is updated to 'Debug'
21:34:12 INFO  : Build configuration of system project is automatically updated to 'Debug'.
21:34:12 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
21:34:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:34:20 INFO  : 'jtag frequency' command is executed.
21:34:20 INFO  : Context for 'APU' is selected.
21:34:20 INFO  : System reset is completed.
21:34:23 INFO  : 'after 3000' command is executed.
21:34:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:34:26 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
21:34:26 INFO  : Context for 'APU' is selected.
21:34:26 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:34:26 INFO  : 'configparams force-mem-access 1' command is executed.
21:34:26 INFO  : Context for 'APU' is selected.
21:34:26 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
21:34:26 INFO  : 'ps7_init' command is executed.
21:34:26 INFO  : 'ps7_post_config' command is executed.
21:34:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:26 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:34:26 INFO  : 'configparams force-mem-access 0' command is executed.
21:34:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:34:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:27 INFO  : 'con' command is executed.
21:34:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:34:27 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
21:34:52 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
21:35:02 INFO  : Result from executing command 'getProjects': design_1_wrapper;video_out_pynq_z2_wrapper
21:35:02 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;video_out_pynq_z2_wrapper|C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/video_out_pynq_z2_wrapper/export/video_out_pynq_z2_wrapper/video_out_pynq_z2_wrapper.xpfm
21:35:06 INFO  : Disconnected from the channel tcfchan#2.
21:35:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:35:07 INFO  : 'jtag frequency' command is executed.
21:35:07 INFO  : Context for 'APU' is selected.
21:35:07 INFO  : System reset is completed.
21:35:10 INFO  : 'after 3000' command is executed.
21:35:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:35:12 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
21:35:12 INFO  : Context for 'APU' is selected.
21:35:12 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:35:12 INFO  : 'configparams force-mem-access 1' command is executed.
21:35:12 INFO  : Context for 'APU' is selected.
21:35:12 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
21:35:13 INFO  : 'ps7_init' command is executed.
21:35:13 INFO  : 'ps7_post_config' command is executed.
21:35:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:13 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:35:13 INFO  : 'configparams force-mem-access 0' command is executed.
21:35:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:35:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:13 INFO  : 'con' command is executed.
21:35:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:35:13 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
21:35:37 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
21:35:56 INFO  : Disconnected from the channel tcfchan#5.
21:35:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:35:57 INFO  : 'jtag frequency' command is executed.
21:35:59 INFO  : Context for 'APU' is selected.
21:35:59 INFO  : System reset is completed.
21:36:02 INFO  : 'after 3000' command is executed.
21:36:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:36:05 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
21:36:05 INFO  : Context for 'APU' is selected.
21:36:05 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:36:05 INFO  : 'configparams force-mem-access 1' command is executed.
21:36:05 INFO  : Context for 'APU' is selected.
21:36:05 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
21:36:05 INFO  : 'ps7_init' command is executed.
21:36:05 INFO  : 'ps7_post_config' command is executed.
21:36:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:05 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:36:05 INFO  : 'configparams force-mem-access 0' command is executed.
21:36:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:36:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:05 INFO  : 'con' command is executed.
21:36:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:36:05 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
21:36:19 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
21:36:30 INFO  : Disconnected from the channel tcfchan#7.
21:36:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:36:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:36:31 INFO  : 'jtag frequency' command is executed.
21:36:31 INFO  : Context for 'APU' is selected.
21:36:31 INFO  : System reset is completed.
21:36:34 INFO  : 'after 3000' command is executed.
21:36:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:36:37 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
21:36:37 INFO  : Context for 'APU' is selected.
21:36:37 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:36:37 INFO  : 'configparams force-mem-access 1' command is executed.
21:36:37 INFO  : Context for 'APU' is selected.
21:36:37 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
21:36:37 INFO  : 'ps7_init' command is executed.
21:36:37 INFO  : 'ps7_post_config' command is executed.
21:36:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:37 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:36:37 INFO  : 'configparams force-mem-access 0' command is executed.
21:36:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:36:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:37 INFO  : 'con' command is executed.
21:36:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:36:37 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
21:37:29 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
21:37:44 INFO  : Disconnected from the channel tcfchan#9.
21:37:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:37:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:37:45 INFO  : 'jtag frequency' command is executed.
21:37:45 INFO  : Context for 'APU' is selected.
21:37:45 INFO  : System reset is completed.
21:37:48 INFO  : 'after 3000' command is executed.
21:37:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:37:51 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
21:37:51 INFO  : Context for 'APU' is selected.
21:37:51 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:37:51 INFO  : 'configparams force-mem-access 1' command is executed.
21:37:51 INFO  : Context for 'APU' is selected.
21:37:51 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
21:37:51 INFO  : 'ps7_init' command is executed.
21:37:51 INFO  : 'ps7_post_config' command is executed.
21:37:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:51 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:37:51 INFO  : 'configparams force-mem-access 0' command is executed.
21:37:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:37:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:51 INFO  : 'con' command is executed.
21:37:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:37:51 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
22:33:33 INFO  : Projects exported to 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis_export_archive.ide.zip'
23:02:30 INFO  : Projects exported to 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis_export_archive.ide.zip'
23:02:41 INFO  : Disconnected from the channel tcfchan#11.
12:51:29 DEBUG : Logs will be stored at 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/IDE.log'.
12:51:30 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\temp_xsdb_launch_script.tcl
12:51:30 ERROR : (XSDB Server)'\gnu\microblaze\lin\bin\' is not recognized as an internal or external command,
operable program or batch file.

12:51:30 ERROR : (XSDB Server)'\gnu\microblaze\nt\bin\' is not recognized as an internal or external command,
operable program or batch file.

12:51:30 ERROR : (XSDB Server)'\gnuwin\bin\' is not recognized as an internal or external command,
operable program or batch file.

12:51:33 INFO  : XSCT server has started successfully.
12:51:33 INFO  : Successfully done setting XSCT server connection channel  
12:51:33 INFO  : plnx-install-location is set to ''
12:51:33 INFO  : Successfully done setting workspace for the tool. 
12:51:37 INFO  : Registering command handlers for Vitis TCF services
12:51:38 INFO  : Platform repository initialization has completed.
12:51:38 INFO  : Successfully done query RDI_DATADIR 
14:26:20 DEBUG : Logs will be stored at 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/IDE.log'.
14:26:20 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\temp_xsdb_launch_script.tcl
14:26:20 ERROR : (XSDB Server)'\gnu\microblaze\lin\bin\' is not recognized as an internal or external command,
operable program or batch file.

14:26:20 ERROR : (XSDB Server)'\gnu\microblaze\nt\bin\' is not recognized as an internal or external command,
operable program or batch file.

14:26:20 ERROR : (XSDB Server)'\gnuwin\bin\' is not recognized as an internal or external command,
operable program or batch file.

14:26:23 INFO  : XSCT server has started successfully.
14:26:23 INFO  : Successfully done setting XSCT server connection channel  
14:26:23 INFO  : plnx-install-location is set to ''
14:26:23 INFO  : Successfully done setting workspace for the tool. 
14:26:24 INFO  : Registering command handlers for Vitis TCF services
14:26:24 INFO  : Platform repository initialization has completed.
14:26:25 INFO  : Successfully done query RDI_DATADIR 
14:31:36 DEBUG : Logs will be stored at 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/IDE.log'.
14:31:37 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\temp_xsdb_launch_script.tcl
14:31:37 ERROR : (XSDB Server)'\gnu\microblaze\lin\bin\' is not recognized as an internal or external command,
operable program or batch file.

14:31:37 ERROR : (XSDB Server)'\gnu\microblaze\nt\bin\' is not recognized as an internal or external command,
operable program or batch file.

14:31:37 ERROR : (XSDB Server)'\gnuwin\bin\' is not recognized as an internal or external command,
operable program or batch file.

14:31:40 INFO  : XSCT server has started successfully.
14:31:40 INFO  : Successfully done setting XSCT server connection channel  
14:31:40 INFO  : plnx-install-location is set to ''
14:31:40 INFO  : Successfully done setting workspace for the tool. 
14:31:41 INFO  : Registering command handlers for Vitis TCF services
14:31:41 INFO  : Platform repository initialization has completed.
14:31:41 INFO  : Successfully done query RDI_DATADIR 
15:11:15 DEBUG : Logs will be stored at 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/IDE.log'.
15:11:16 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\temp_xsdb_launch_script.tcl
15:11:16 ERROR : (XSDB Server)'\gnu\microblaze\lin\bin\' is not recognized as an internal or external command,
operable program or batch file.

15:11:16 ERROR : (XSDB Server)'\gnu\microblaze\nt\bin\' is not recognized as an internal or external command,
operable program or batch file.

15:11:16 ERROR : (XSDB Server)'\gnuwin\bin\' is not recognized as an internal or external command,
operable program or batch file.

15:11:19 INFO  : XSCT server has started successfully.
15:11:19 INFO  : Successfully done setting XSCT server connection channel  
15:11:19 INFO  : plnx-install-location is set to ''
15:11:19 INFO  : Successfully done setting workspace for the tool. 
15:11:25 INFO  : Registering command handlers for Vitis TCF services
15:11:25 INFO  : Platform repository initialization has completed.
15:11:25 INFO  : Successfully done query RDI_DATADIR 
15:11:44 INFO  : Result from executing command 'getProjects': design_1_wrapper;video_out_pynq_z2_wrapper
15:11:44 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;video_out_pynq_z2_wrapper|C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/video_out_pynq_z2_wrapper/export/video_out_pynq_z2_wrapper/video_out_pynq_z2_wrapper.xpfm
15:11:44 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
15:15:44 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
15:18:56 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
15:19:15 INFO  : Result from executing command 'getProjects': design_1_wrapper;video_out_pynq_z2_wrapper
15:19:15 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;video_out_pynq_z2_wrapper|C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/video_out_pynq_z2_wrapper/export/video_out_pynq_z2_wrapper/video_out_pynq_z2_wrapper.xpfm
15:22:02 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
15:24:02 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
15:24:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:24:11 INFO  : 'jtag frequency' command is executed.
15:24:11 INFO  : Context for 'APU' is selected.
15:24:11 INFO  : System reset is completed.
15:24:14 INFO  : 'after 3000' command is executed.
15:24:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:24:17 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
15:24:17 INFO  : Context for 'APU' is selected.
15:24:17 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:24:17 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:17 INFO  : Context for 'APU' is selected.
15:24:17 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
15:24:17 INFO  : 'ps7_init' command is executed.
15:24:17 INFO  : 'ps7_post_config' command is executed.
15:24:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:18 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:24:18 INFO  : 'configparams force-mem-access 0' command is executed.
15:24:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:24:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:18 INFO  : 'con' command is executed.
15:24:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:24:18 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
15:25:51 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
15:25:55 INFO  : Disconnected from the channel tcfchan#4.
15:25:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:25:56 INFO  : 'jtag frequency' command is executed.
15:25:57 INFO  : Context for 'APU' is selected.
15:25:57 INFO  : System reset is completed.
15:26:00 INFO  : 'after 3000' command is executed.
15:26:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:26:03 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
15:26:03 INFO  : Context for 'APU' is selected.
15:26:03 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:26:03 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:03 INFO  : Context for 'APU' is selected.
15:26:03 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
15:26:03 INFO  : 'ps7_init' command is executed.
15:26:03 INFO  : 'ps7_post_config' command is executed.
15:26:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:03 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:26:03 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:03 INFO  : 'con' command is executed.
15:26:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:26:03 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
15:26:15 INFO  : Disconnected from the channel tcfchan#5.
15:26:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:26:16 INFO  : 'jtag frequency' command is executed.
15:26:16 INFO  : Context for 'APU' is selected.
15:26:16 INFO  : System reset is completed.
15:26:19 INFO  : 'after 3000' command is executed.
15:26:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:26:22 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
15:26:22 INFO  : Context for 'APU' is selected.
15:26:22 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:26:22 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:22 INFO  : Context for 'APU' is selected.
15:26:22 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
15:26:22 INFO  : 'ps7_init' command is executed.
15:26:22 INFO  : 'ps7_post_config' command is executed.
15:26:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:22 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:26:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:22 INFO  : 'con' command is executed.
15:26:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:26:22 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
15:27:17 INFO  : Disconnected from the channel tcfchan#6.
15:27:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:27:18 INFO  : 'jtag frequency' command is executed.
15:27:18 INFO  : Context for 'APU' is selected.
15:27:18 INFO  : System reset is completed.
15:27:21 INFO  : 'after 3000' command is executed.
15:27:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:27:23 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
15:27:23 INFO  : Context for 'APU' is selected.
15:27:23 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:27:23 INFO  : 'configparams force-mem-access 1' command is executed.
15:27:23 INFO  : Context for 'APU' is selected.
15:27:23 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
15:27:23 INFO  : 'ps7_init' command is executed.
15:27:23 INFO  : 'ps7_post_config' command is executed.
15:27:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:24 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:27:24 INFO  : 'configparams force-mem-access 0' command is executed.
15:27:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:27:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:24 INFO  : 'con' command is executed.
15:27:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:27:24 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
15:27:36 INFO  : Disconnected from the channel tcfchan#7.
15:27:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:27:37 INFO  : 'jtag frequency' command is executed.
15:27:37 INFO  : Context for 'APU' is selected.
15:27:37 INFO  : System reset is completed.
15:27:40 INFO  : 'after 3000' command is executed.
15:27:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:27:43 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
15:27:43 INFO  : Context for 'APU' is selected.
15:27:43 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:27:43 INFO  : 'configparams force-mem-access 1' command is executed.
15:27:43 INFO  : Context for 'APU' is selected.
15:27:43 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
15:27:43 INFO  : 'ps7_init' command is executed.
15:27:43 INFO  : 'ps7_post_config' command is executed.
15:27:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:43 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:27:43 INFO  : 'configparams force-mem-access 0' command is executed.
15:27:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:27:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:43 INFO  : 'con' command is executed.
15:27:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:27:43 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
15:29:33 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
15:29:39 INFO  : Disconnected from the channel tcfchan#8.
15:29:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:29:41 INFO  : 'jtag frequency' command is executed.
15:29:41 INFO  : Context for 'APU' is selected.
15:29:41 INFO  : System reset is completed.
15:29:44 INFO  : 'after 3000' command is executed.
15:29:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:29:46 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
15:29:46 INFO  : Context for 'APU' is selected.
15:29:46 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:29:46 INFO  : 'configparams force-mem-access 1' command is executed.
15:29:46 INFO  : Context for 'APU' is selected.
15:29:46 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
15:29:46 INFO  : 'ps7_init' command is executed.
15:29:46 INFO  : 'ps7_post_config' command is executed.
15:29:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:47 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:29:47 INFO  : 'configparams force-mem-access 0' command is executed.
15:29:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:29:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:47 INFO  : 'con' command is executed.
15:29:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:29:47 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
15:30:16 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
15:30:20 INFO  : Disconnected from the channel tcfchan#9.
15:30:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:30:22 ERROR : port closed
15:30:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:30:22 ERROR : port closed
15:30:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:30:27 INFO  : 'jtag frequency' command is executed.
15:30:27 INFO  : Context for 'APU' is selected.
15:30:27 INFO  : System reset is completed.
15:30:30 INFO  : 'after 3000' command is executed.
15:30:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:30:32 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
15:30:32 INFO  : Context for 'APU' is selected.
15:30:32 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:30:32 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:32 INFO  : Context for 'APU' is selected.
15:30:32 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
15:30:32 INFO  : 'ps7_init' command is executed.
15:30:32 INFO  : 'ps7_post_config' command is executed.
15:30:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:33 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:30:33 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:33 INFO  : 'con' command is executed.
15:30:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:30:33 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
15:34:16 INFO  : Disconnected from the channel tcfchan#10.
15:34:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:34:17 INFO  : 'jtag frequency' command is executed.
15:34:17 INFO  : Context for 'APU' is selected.
15:34:17 INFO  : System reset is completed.
15:34:20 INFO  : 'after 3000' command is executed.
15:34:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:34:23 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
15:34:23 INFO  : Context for 'APU' is selected.
15:34:23 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:34:23 INFO  : 'configparams force-mem-access 1' command is executed.
15:34:23 INFO  : Context for 'APU' is selected.
15:34:23 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
15:34:23 INFO  : 'ps7_init' command is executed.
15:34:23 INFO  : 'ps7_post_config' command is executed.
15:34:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:23 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:34:23 INFO  : 'configparams force-mem-access 0' command is executed.
15:34:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:34:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:23 INFO  : 'con' command is executed.
15:34:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:34:23 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
15:35:08 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
15:35:15 INFO  : Disconnected from the channel tcfchan#11.
15:35:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:35:16 INFO  : 'jtag frequency' command is executed.
15:35:17 INFO  : Context for 'APU' is selected.
15:35:18 INFO  : System reset is completed.
15:35:21 INFO  : 'after 3000' command is executed.
15:35:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:35:23 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
15:35:23 INFO  : Context for 'APU' is selected.
15:35:23 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:35:23 INFO  : 'configparams force-mem-access 1' command is executed.
15:35:23 INFO  : Context for 'APU' is selected.
15:35:23 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
15:35:23 INFO  : 'ps7_init' command is executed.
15:35:23 INFO  : 'ps7_post_config' command is executed.
15:35:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:23 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:35:23 INFO  : 'configparams force-mem-access 0' command is executed.
15:35:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:35:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:24 INFO  : 'con' command is executed.
15:35:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:35:24 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
15:38:06 INFO  : Disconnected from the channel tcfchan#12.
15:39:47 DEBUG : Logs will be stored at 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/IDE.log'.
15:39:48 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\temp_xsdb_launch_script.tcl
15:39:48 ERROR : (XSDB Server)'\gnu\microblaze\lin\bin\' is not recognized as an internal or external command,
operable program or batch file.

15:39:48 ERROR : (XSDB Server)'\gnu\microblaze\nt\bin\' is not recognized as an internal or external command,
operable program or batch file.

15:39:48 ERROR : (XSDB Server)'\gnuwin\bin\' is not recognized as an internal or external command,
operable program or batch file.

15:39:52 INFO  : XSCT server has started successfully.
15:39:52 INFO  : Successfully done setting XSCT server connection channel  
15:39:52 INFO  : plnx-install-location is set to ''
15:39:52 INFO  : Successfully done setting workspace for the tool. 
15:39:52 INFO  : Registering command handlers for Vitis TCF services
15:39:52 INFO  : Platform repository initialization has completed.
15:39:54 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
15:39:57 INFO  : Successfully done query RDI_DATADIR 
15:40:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

15:40:30 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
15:40:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:40:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:40:37 INFO  : 'jtag frequency' command is executed.
15:40:37 INFO  : Context for 'APU' is selected.
15:40:37 INFO  : System reset is completed.
15:40:40 INFO  : 'after 3000' command is executed.
15:40:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:40:43 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
15:40:43 INFO  : Context for 'APU' is selected.
15:40:43 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:40:43 INFO  : 'configparams force-mem-access 1' command is executed.
15:40:43 INFO  : Context for 'APU' is selected.
15:40:43 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
15:40:43 INFO  : 'ps7_init' command is executed.
15:40:43 INFO  : 'ps7_post_config' command is executed.
15:40:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:44 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:40:44 INFO  : 'configparams force-mem-access 0' command is executed.
15:40:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:40:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:44 INFO  : 'con' command is executed.
15:40:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:40:44 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
15:43:10 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
15:43:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

15:43:24 INFO  : Disconnected from the channel tcfchan#2.
15:43:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:43:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:43:26 INFO  : 'jtag frequency' command is executed.
15:43:27 INFO  : Context for 'APU' is selected.
15:43:27 INFO  : System reset is completed.
15:43:30 INFO  : 'after 3000' command is executed.
15:43:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:43:32 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
15:43:32 INFO  : Context for 'APU' is selected.
15:43:34 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:43:34 INFO  : 'configparams force-mem-access 1' command is executed.
15:43:34 INFO  : Context for 'APU' is selected.
15:43:34 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
15:43:35 INFO  : 'ps7_init' command is executed.
15:43:35 INFO  : 'ps7_post_config' command is executed.
15:43:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:35 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:43:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:43:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:43:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:35 INFO  : 'con' command is executed.
15:43:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:43:35 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
16:03:58 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
16:04:02 INFO  : Disconnected from the channel tcfchan#4.
16:04:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:04:03 INFO  : 'jtag frequency' command is executed.
16:04:03 INFO  : Context for 'APU' is selected.
16:04:03 INFO  : System reset is completed.
16:04:06 INFO  : 'after 3000' command is executed.
16:04:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:04:09 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
16:04:09 INFO  : Context for 'APU' is selected.
16:04:11 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:04:11 INFO  : 'configparams force-mem-access 1' command is executed.
16:04:11 INFO  : Context for 'APU' is selected.
16:04:11 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
16:04:11 INFO  : 'ps7_init' command is executed.
16:04:11 INFO  : 'ps7_post_config' command is executed.
16:04:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:11 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:04:11 INFO  : 'configparams force-mem-access 0' command is executed.
16:04:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:04:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:11 INFO  : 'con' command is executed.
16:04:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:04:11 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
16:04:32 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
16:04:37 INFO  : Disconnected from the channel tcfchan#5.
16:04:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:04:38 INFO  : 'jtag frequency' command is executed.
16:04:40 INFO  : Context for 'APU' is selected.
16:04:40 INFO  : System reset is completed.
16:04:43 INFO  : 'after 3000' command is executed.
16:04:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:04:45 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
16:04:45 INFO  : Context for 'APU' is selected.
16:04:47 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:04:47 INFO  : 'configparams force-mem-access 1' command is executed.
16:04:47 INFO  : Context for 'APU' is selected.
16:04:47 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
16:04:48 INFO  : 'ps7_init' command is executed.
16:04:48 INFO  : 'ps7_post_config' command is executed.
16:04:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:48 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:04:48 INFO  : 'configparams force-mem-access 0' command is executed.
16:04:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:04:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:48 INFO  : 'con' command is executed.
16:04:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:04:48 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
16:06:16 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
16:06:49 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
16:06:53 INFO  : Disconnected from the channel tcfchan#6.
16:06:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:06:55 INFO  : 'jtag frequency' command is executed.
16:06:55 INFO  : Context for 'APU' is selected.
16:06:55 INFO  : System reset is completed.
16:06:58 INFO  : 'after 3000' command is executed.
16:06:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:07:00 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
16:07:00 INFO  : Context for 'APU' is selected.
16:07:02 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:07:02 INFO  : 'configparams force-mem-access 1' command is executed.
16:07:02 INFO  : Context for 'APU' is selected.
16:07:02 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
16:07:02 INFO  : 'ps7_init' command is executed.
16:07:02 INFO  : 'ps7_post_config' command is executed.
16:07:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:03 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:07:03 INFO  : 'configparams force-mem-access 0' command is executed.
16:07:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:07:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:03 INFO  : 'con' command is executed.
16:07:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:07:03 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
16:08:04 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
16:08:11 INFO  : Disconnected from the channel tcfchan#7.
16:08:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:08:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:08:12 INFO  : 'jtag frequency' command is executed.
16:08:12 INFO  : Context for 'APU' is selected.
16:08:12 INFO  : System reset is completed.
16:08:15 INFO  : 'after 3000' command is executed.
16:08:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:08:17 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
16:08:17 INFO  : Context for 'APU' is selected.
16:08:19 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:08:19 INFO  : 'configparams force-mem-access 1' command is executed.
16:08:19 INFO  : Context for 'APU' is selected.
16:08:19 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
16:08:20 INFO  : 'ps7_init' command is executed.
16:08:20 INFO  : 'ps7_post_config' command is executed.
16:08:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:20 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:08:20 INFO  : 'configparams force-mem-access 0' command is executed.
16:08:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:08:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:20 INFO  : 'con' command is executed.
16:08:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:08:20 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
16:09:11 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
16:09:15 INFO  : Disconnected from the channel tcfchan#8.
16:09:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:09:16 INFO  : 'jtag frequency' command is executed.
16:09:16 INFO  : Context for 'APU' is selected.
16:09:17 INFO  : System reset is completed.
16:09:20 INFO  : 'after 3000' command is executed.
16:09:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:09:22 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
16:09:22 INFO  : Context for 'APU' is selected.
16:09:24 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:09:24 INFO  : 'configparams force-mem-access 1' command is executed.
16:09:24 INFO  : Context for 'APU' is selected.
16:09:24 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
16:09:24 INFO  : 'ps7_init' command is executed.
16:09:24 INFO  : 'ps7_post_config' command is executed.
16:09:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:24 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:09:24 INFO  : 'configparams force-mem-access 0' command is executed.
16:09:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:09:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:24 INFO  : 'con' command is executed.
16:09:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:09:24 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
16:12:00 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
16:12:25 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
16:13:55 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
16:14:12 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
16:14:41 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
16:15:18 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
16:15:22 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
16:15:26 INFO  : Disconnected from the channel tcfchan#9.
16:15:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:15:27 INFO  : 'jtag frequency' command is executed.
16:15:29 INFO  : Context for 'APU' is selected.
16:15:29 INFO  : System reset is completed.
16:15:32 INFO  : 'after 3000' command is executed.
16:15:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:15:35 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
16:15:35 INFO  : Context for 'APU' is selected.
16:15:37 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:15:37 INFO  : 'configparams force-mem-access 1' command is executed.
16:15:37 INFO  : Context for 'APU' is selected.
16:15:37 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
16:15:37 INFO  : 'ps7_init' command is executed.
16:15:37 INFO  : 'ps7_post_config' command is executed.
16:15:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:37 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:15:37 INFO  : 'configparams force-mem-access 0' command is executed.
16:15:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:15:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:37 INFO  : 'con' command is executed.
16:15:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:15:37 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
16:17:21 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
16:17:27 INFO  : Disconnected from the channel tcfchan#10.
16:17:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:17:28 INFO  : 'jtag frequency' command is executed.
16:17:28 INFO  : Context for 'APU' is selected.
16:17:28 INFO  : System reset is completed.
16:17:31 INFO  : 'after 3000' command is executed.
16:17:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:17:34 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
16:17:34 INFO  : Context for 'APU' is selected.
16:17:36 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:17:36 INFO  : 'configparams force-mem-access 1' command is executed.
16:17:36 INFO  : Context for 'APU' is selected.
16:17:36 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
16:17:36 INFO  : 'ps7_init' command is executed.
16:17:36 INFO  : 'ps7_post_config' command is executed.
16:17:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:36 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:17:36 INFO  : 'configparams force-mem-access 0' command is executed.
16:17:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:17:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:36 INFO  : 'con' command is executed.
16:17:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:17:36 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
16:26:20 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
16:27:29 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
16:27:36 INFO  : Disconnected from the channel tcfchan#11.
16:27:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:27:37 INFO  : 'jtag frequency' command is executed.
16:27:39 INFO  : Context for 'APU' is selected.
16:27:39 INFO  : System reset is completed.
16:27:42 INFO  : 'after 3000' command is executed.
16:27:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:27:44 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
16:27:44 INFO  : Context for 'APU' is selected.
16:27:46 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:27:46 INFO  : 'configparams force-mem-access 1' command is executed.
16:27:46 INFO  : Context for 'APU' is selected.
16:27:46 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
16:27:46 INFO  : 'ps7_init' command is executed.
16:27:46 INFO  : 'ps7_post_config' command is executed.
16:27:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:47 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:27:47 INFO  : 'configparams force-mem-access 0' command is executed.
16:27:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:27:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:47 INFO  : 'con' command is executed.
16:27:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:27:47 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
16:29:43 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
16:29:48 INFO  : Disconnected from the channel tcfchan#12.
16:29:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:29:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:29:49 INFO  : 'jtag frequency' command is executed.
16:29:49 INFO  : Context for 'APU' is selected.
16:29:50 INFO  : System reset is completed.
16:29:53 INFO  : 'after 3000' command is executed.
16:29:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:29:55 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
16:29:55 INFO  : Context for 'APU' is selected.
16:29:57 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:29:57 INFO  : 'configparams force-mem-access 1' command is executed.
16:29:57 INFO  : Context for 'APU' is selected.
16:29:57 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
16:29:57 INFO  : 'ps7_init' command is executed.
16:29:57 INFO  : 'ps7_post_config' command is executed.
16:29:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:57 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:29:57 INFO  : 'configparams force-mem-access 0' command is executed.
16:29:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:29:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:57 INFO  : 'con' command is executed.
16:29:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:29:57 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
16:31:23 INFO  : Disconnected from the channel tcfchan#13.
16:49:11 DEBUG : Logs will be stored at 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/IDE.log'.
16:49:12 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\temp_xsdb_launch_script.tcl
16:49:12 ERROR : (XSDB Server)'\gnu\microblaze\lin\bin\' is not recognized as an internal or external command,
operable program or batch file.

16:49:12 ERROR : (XSDB Server)'\gnu\microblaze\nt\bin\' is not recognized as an internal or external command,
operable program or batch file.
'\gnuwin\bin\' is not recognized as an internal or external command,
operable program or batch file.

16:49:15 INFO  : XSCT server has started successfully.
16:49:15 INFO  : plnx-install-location is set to ''
16:49:15 INFO  : Successfully done setting XSCT server connection channel  
16:49:15 INFO  : Successfully done setting workspace for the tool. 
16:49:17 INFO  : Registering command handlers for Vitis TCF services
16:49:17 INFO  : Platform repository initialization has completed.
16:49:20 INFO  : Successfully done query RDI_DATADIR 
16:49:20 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
16:50:21 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
16:51:01 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
16:51:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:51:08 INFO  : 'jtag frequency' command is executed.
16:51:08 INFO  : Context for 'APU' is selected.
16:51:08 INFO  : System reset is completed.
16:51:11 INFO  : 'after 3000' command is executed.
16:51:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:51:14 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
16:51:14 INFO  : Context for 'APU' is selected.
16:51:14 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:51:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:51:14 INFO  : Context for 'APU' is selected.
16:51:14 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
16:51:14 INFO  : 'ps7_init' command is executed.
16:51:14 INFO  : 'ps7_post_config' command is executed.
16:51:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:15 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:51:15 INFO  : 'configparams force-mem-access 0' command is executed.
16:51:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:51:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:15 INFO  : 'con' command is executed.
16:51:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:51:15 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
16:52:07 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
16:52:11 INFO  : Disconnected from the channel tcfchan#1.
16:52:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:52:12 INFO  : 'jtag frequency' command is executed.
16:52:12 INFO  : Context for 'APU' is selected.
16:52:12 INFO  : System reset is completed.
16:52:15 INFO  : 'after 3000' command is executed.
16:52:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:52:18 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
16:52:18 INFO  : Context for 'APU' is selected.
16:52:20 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:52:20 INFO  : 'configparams force-mem-access 1' command is executed.
16:52:20 INFO  : Context for 'APU' is selected.
16:52:20 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
16:52:20 INFO  : 'ps7_init' command is executed.
16:52:20 INFO  : 'ps7_post_config' command is executed.
16:52:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:20 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:52:20 INFO  : 'configparams force-mem-access 0' command is executed.
16:52:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:52:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:20 INFO  : 'con' command is executed.
16:52:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:52:20 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
16:59:18 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
16:59:22 INFO  : Disconnected from the channel tcfchan#2.
16:59:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:59:24 INFO  : 'jtag frequency' command is executed.
16:59:24 INFO  : Context for 'APU' is selected.
16:59:24 INFO  : System reset is completed.
16:59:27 INFO  : 'after 3000' command is executed.
16:59:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:59:29 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
16:59:29 INFO  : Context for 'APU' is selected.
16:59:31 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:59:31 INFO  : 'configparams force-mem-access 1' command is executed.
16:59:31 INFO  : Context for 'APU' is selected.
16:59:31 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
16:59:31 INFO  : 'ps7_init' command is executed.
16:59:31 INFO  : 'ps7_post_config' command is executed.
16:59:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:31 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:59:31 INFO  : 'configparams force-mem-access 0' command is executed.
16:59:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:59:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:31 INFO  : 'con' command is executed.
16:59:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:59:31 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
17:00:00 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
17:00:31 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
17:00:35 INFO  : Disconnected from the channel tcfchan#3.
17:00:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:00:36 INFO  : 'jtag frequency' command is executed.
17:00:36 INFO  : Context for 'APU' is selected.
17:00:36 INFO  : System reset is completed.
17:00:39 INFO  : 'after 3000' command is executed.
17:00:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:00:41 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
17:00:41 INFO  : Context for 'APU' is selected.
17:00:44 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:00:44 INFO  : 'configparams force-mem-access 1' command is executed.
17:00:44 INFO  : Context for 'APU' is selected.
17:00:44 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
17:00:44 INFO  : 'ps7_init' command is executed.
17:00:44 INFO  : 'ps7_post_config' command is executed.
17:00:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:44 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:00:44 INFO  : 'configparams force-mem-access 0' command is executed.
17:00:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:00:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:44 INFO  : 'con' command is executed.
17:00:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:00:44 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
17:01:48 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
17:01:52 INFO  : Disconnected from the channel tcfchan#4.
17:01:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:01:53 INFO  : 'jtag frequency' command is executed.
17:01:53 INFO  : Context for 'APU' is selected.
17:01:53 INFO  : System reset is completed.
17:01:56 INFO  : 'after 3000' command is executed.
17:01:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:01:58 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
17:01:58 INFO  : Context for 'APU' is selected.
17:02:00 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:02:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:00 INFO  : Context for 'APU' is selected.
17:02:00 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
17:02:00 INFO  : 'ps7_init' command is executed.
17:02:00 INFO  : 'ps7_post_config' command is executed.
17:02:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:01 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:02:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:02:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:02:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:01 INFO  : 'con' command is executed.
17:02:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:02:01 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
17:03:46 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
17:03:52 INFO  : Disconnected from the channel tcfchan#5.
17:03:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:03:54 INFO  : 'jtag frequency' command is executed.
17:03:54 INFO  : Context for 'APU' is selected.
17:03:54 INFO  : System reset is completed.
17:03:57 INFO  : 'after 3000' command is executed.
17:03:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:03:59 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
17:03:59 INFO  : Context for 'APU' is selected.
17:04:01 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:04:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:04:01 INFO  : Context for 'APU' is selected.
17:04:01 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
17:04:01 INFO  : 'ps7_init' command is executed.
17:04:01 INFO  : 'ps7_post_config' command is executed.
17:04:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:01 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:04:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:04:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:04:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:01 INFO  : 'con' command is executed.
17:04:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:04:01 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
17:05:06 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
17:05:09 INFO  : Disconnected from the channel tcfchan#6.
17:05:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:05:10 INFO  : 'jtag frequency' command is executed.
17:05:10 INFO  : Context for 'APU' is selected.
17:05:10 INFO  : System reset is completed.
17:05:13 INFO  : 'after 3000' command is executed.
17:05:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:05:16 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
17:05:16 INFO  : Context for 'APU' is selected.
17:05:18 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:05:18 INFO  : 'configparams force-mem-access 1' command is executed.
17:05:18 INFO  : Context for 'APU' is selected.
17:05:18 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
17:05:18 INFO  : 'ps7_init' command is executed.
17:05:18 INFO  : 'ps7_post_config' command is executed.
17:05:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:18 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:05:18 INFO  : 'configparams force-mem-access 0' command is executed.
17:05:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:05:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:18 INFO  : 'con' command is executed.
17:05:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:05:18 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
17:05:38 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
17:05:42 INFO  : Disconnected from the channel tcfchan#7.
17:05:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:05:43 ERROR : port closed
17:05:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:05:43 ERROR : port closed
17:05:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:05:52 INFO  : 'jtag frequency' command is executed.
17:05:52 INFO  : Context for 'APU' is selected.
17:05:52 INFO  : System reset is completed.
17:05:55 INFO  : 'after 3000' command is executed.
17:05:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:05:57 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
17:05:57 INFO  : Context for 'APU' is selected.
17:05:59 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:05:59 INFO  : 'configparams force-mem-access 1' command is executed.
17:05:59 INFO  : Context for 'APU' is selected.
17:05:59 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
17:05:59 INFO  : 'ps7_init' command is executed.
17:05:59 INFO  : 'ps7_post_config' command is executed.
17:05:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:59 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:05:59 INFO  : 'configparams force-mem-access 0' command is executed.
17:05:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:06:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:00 INFO  : 'con' command is executed.
17:06:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:06:00 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
17:08:51 INFO  : Disconnected from the channel tcfchan#8.
17:08:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:08:52 INFO  : 'jtag frequency' command is executed.
17:08:52 INFO  : Context for 'APU' is selected.
17:08:52 INFO  : System reset is completed.
17:08:55 INFO  : 'after 3000' command is executed.
17:08:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:08:58 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
17:08:58 INFO  : Context for 'APU' is selected.
17:08:59 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
17:09:00 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:09:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:00 INFO  : Context for 'APU' is selected.
17:09:00 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
17:09:00 INFO  : 'ps7_init' command is executed.
17:09:00 INFO  : 'ps7_post_config' command is executed.
17:09:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:00 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:00 INFO  : 'con' command is executed.
17:09:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:09:00 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
17:09:10 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
17:09:14 INFO  : Disconnected from the channel tcfchan#9.
17:09:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:09:15 INFO  : 'jtag frequency' command is executed.
17:09:15 INFO  : Context for 'APU' is selected.
17:09:15 INFO  : System reset is completed.
17:09:18 INFO  : 'after 3000' command is executed.
17:09:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:09:20 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
17:09:20 INFO  : Context for 'APU' is selected.
17:09:22 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:09:22 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:22 INFO  : Context for 'APU' is selected.
17:09:22 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
17:09:23 INFO  : 'ps7_init' command is executed.
17:09:23 INFO  : 'ps7_post_config' command is executed.
17:09:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:23 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:23 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:23 INFO  : 'con' command is executed.
17:09:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:09:23 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
17:14:16 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
17:14:22 INFO  : Disconnected from the channel tcfchan#10.
17:14:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:14:23 INFO  : 'jtag frequency' command is executed.
17:14:23 INFO  : Context for 'APU' is selected.
17:14:23 INFO  : System reset is completed.
17:14:26 INFO  : 'after 3000' command is executed.
17:14:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:14:29 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
17:14:29 INFO  : Context for 'APU' is selected.
17:14:31 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:14:31 INFO  : 'configparams force-mem-access 1' command is executed.
17:14:31 INFO  : Context for 'APU' is selected.
17:14:31 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
17:14:31 INFO  : 'ps7_init' command is executed.
17:14:31 INFO  : 'ps7_post_config' command is executed.
17:14:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:31 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:14:31 INFO  : 'configparams force-mem-access 0' command is executed.
17:14:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:14:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:31 INFO  : 'con' command is executed.
17:14:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:14:31 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
17:24:12 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
17:25:09 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
17:25:31 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
17:26:05 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
17:26:09 INFO  : Disconnected from the channel tcfchan#11.
17:26:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:26:11 INFO  : 'jtag frequency' command is executed.
17:26:13 INFO  : Context for 'APU' is selected.
17:26:13 INFO  : System reset is completed.
17:26:16 INFO  : 'after 3000' command is executed.
17:26:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:26:18 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
17:26:18 INFO  : Context for 'APU' is selected.
17:26:20 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:26:20 INFO  : 'configparams force-mem-access 1' command is executed.
17:26:20 INFO  : Context for 'APU' is selected.
17:26:20 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
17:26:20 INFO  : 'ps7_init' command is executed.
17:26:20 INFO  : 'ps7_post_config' command is executed.
17:26:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:20 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:26:20 INFO  : 'configparams force-mem-access 0' command is executed.
17:26:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:26:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:21 INFO  : 'con' command is executed.
17:26:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:26:21 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
17:27:33 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
17:27:38 INFO  : Disconnected from the channel tcfchan#12.
17:27:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:27:39 INFO  : 'jtag frequency' command is executed.
17:27:39 INFO  : Context for 'APU' is selected.
17:27:39 INFO  : System reset is completed.
17:27:42 INFO  : 'after 3000' command is executed.
17:27:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:27:44 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
17:27:44 INFO  : Context for 'APU' is selected.
17:27:46 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:27:46 INFO  : 'configparams force-mem-access 1' command is executed.
17:27:46 INFO  : Context for 'APU' is selected.
17:27:46 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
17:27:46 INFO  : 'ps7_init' command is executed.
17:27:46 INFO  : 'ps7_post_config' command is executed.
17:27:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:47 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:27:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:27:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:27:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:47 INFO  : 'con' command is executed.
17:27:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:27:47 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
17:40:39 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
17:40:54 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
17:40:58 INFO  : Disconnected from the channel tcfchan#13.
17:40:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:40:59 INFO  : 'jtag frequency' command is executed.
17:40:59 INFO  : Context for 'APU' is selected.
17:40:59 INFO  : System reset is completed.
17:41:02 INFO  : 'after 3000' command is executed.
17:41:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:41:05 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
17:41:05 INFO  : Context for 'APU' is selected.
17:41:07 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:41:07 INFO  : 'configparams force-mem-access 1' command is executed.
17:41:07 INFO  : Context for 'APU' is selected.
17:41:07 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
17:41:07 INFO  : 'ps7_init' command is executed.
17:41:07 INFO  : 'ps7_post_config' command is executed.
17:41:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:07 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:41:07 INFO  : 'configparams force-mem-access 0' command is executed.
17:41:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:41:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:07 INFO  : 'con' command is executed.
17:41:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:41:07 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
17:42:59 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
17:43:05 INFO  : Disconnected from the channel tcfchan#14.
17:43:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:43:06 INFO  : 'jtag frequency' command is executed.
17:43:06 INFO  : Context for 'APU' is selected.
17:43:06 INFO  : System reset is completed.
17:43:09 INFO  : 'after 3000' command is executed.
17:43:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:43:12 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
17:43:12 INFO  : Context for 'APU' is selected.
17:43:14 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:43:14 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:14 INFO  : Context for 'APU' is selected.
17:43:14 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
17:43:14 INFO  : 'ps7_init' command is executed.
17:43:14 INFO  : 'ps7_post_config' command is executed.
17:43:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:14 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:43:14 INFO  : 'configparams force-mem-access 0' command is executed.
17:43:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:43:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:14 INFO  : 'con' command is executed.
17:43:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:43:14 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
17:51:06 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
17:51:28 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
17:51:32 INFO  : Disconnected from the channel tcfchan#15.
17:51:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:51:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:51:34 INFO  : 'jtag frequency' command is executed.
17:51:36 INFO  : Context for 'APU' is selected.
17:51:36 INFO  : System reset is completed.
17:51:39 INFO  : 'after 3000' command is executed.
17:51:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:51:41 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
17:51:41 INFO  : Context for 'APU' is selected.
17:51:43 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:51:43 INFO  : 'configparams force-mem-access 1' command is executed.
17:51:43 INFO  : Context for 'APU' is selected.
17:51:43 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
17:51:43 INFO  : 'ps7_init' command is executed.
17:51:43 INFO  : 'ps7_post_config' command is executed.
17:51:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:44 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:51:44 INFO  : 'configparams force-mem-access 0' command is executed.
17:51:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:51:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:44 INFO  : 'con' command is executed.
17:51:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:51:44 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
17:54:10 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
17:54:48 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
17:54:53 INFO  : Disconnected from the channel tcfchan#16.
17:54:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:54:54 INFO  : 'jtag frequency' command is executed.
17:54:54 INFO  : Context for 'APU' is selected.
17:54:54 INFO  : System reset is completed.
17:54:57 INFO  : 'after 3000' command is executed.
17:54:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:54:59 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
17:54:59 INFO  : Context for 'APU' is selected.
17:55:01 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:55:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:55:01 INFO  : Context for 'APU' is selected.
17:55:01 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
17:55:02 INFO  : 'ps7_init' command is executed.
17:55:02 INFO  : 'ps7_post_config' command is executed.
17:55:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:02 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:55:02 INFO  : 'configparams force-mem-access 0' command is executed.
17:55:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:55:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:02 INFO  : 'con' command is executed.
17:55:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:55:02 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
17:56:29 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
17:56:36 INFO  : Disconnected from the channel tcfchan#17.
17:56:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:56:37 INFO  : 'jtag frequency' command is executed.
17:56:39 INFO  : Context for 'APU' is selected.
17:56:39 INFO  : System reset is completed.
17:56:42 INFO  : 'after 3000' command is executed.
17:56:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:56:45 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
17:56:45 INFO  : Context for 'APU' is selected.
17:56:47 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:56:47 INFO  : 'configparams force-mem-access 1' command is executed.
17:56:47 INFO  : Context for 'APU' is selected.
17:56:47 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
17:56:47 INFO  : 'ps7_init' command is executed.
17:56:47 INFO  : 'ps7_post_config' command is executed.
17:56:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:47 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:56:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:56:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:56:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:47 INFO  : 'con' command is executed.
17:56:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:56:47 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
17:57:19 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
17:57:22 INFO  : Disconnected from the channel tcfchan#18.
17:57:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:57:23 INFO  : 'jtag frequency' command is executed.
17:57:26 INFO  : Context for 'APU' is selected.
17:57:26 INFO  : System reset is completed.
17:57:29 INFO  : 'after 3000' command is executed.
17:57:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:57:31 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
17:57:31 INFO  : Context for 'APU' is selected.
17:57:33 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:57:33 INFO  : 'configparams force-mem-access 1' command is executed.
17:57:33 INFO  : Context for 'APU' is selected.
17:57:33 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
17:57:33 INFO  : 'ps7_init' command is executed.
17:57:33 INFO  : 'ps7_post_config' command is executed.
17:57:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:33 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:57:33 INFO  : 'configparams force-mem-access 0' command is executed.
17:57:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:57:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:33 INFO  : 'con' command is executed.
17:57:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:57:33 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
17:57:53 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
17:57:58 INFO  : Disconnected from the channel tcfchan#19.
17:57:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:57:59 INFO  : 'jtag frequency' command is executed.
17:57:59 INFO  : Context for 'APU' is selected.
17:57:59 INFO  : System reset is completed.
17:58:02 INFO  : 'after 3000' command is executed.
17:58:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:58:04 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
17:58:04 INFO  : Context for 'APU' is selected.
17:58:06 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:58:06 INFO  : 'configparams force-mem-access 1' command is executed.
17:58:06 INFO  : Context for 'APU' is selected.
17:58:06 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
17:58:07 INFO  : 'ps7_init' command is executed.
17:58:07 INFO  : 'ps7_post_config' command is executed.
17:58:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:07 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:58:07 INFO  : 'configparams force-mem-access 0' command is executed.
17:58:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:58:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:07 INFO  : 'con' command is executed.
17:58:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:58:07 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
17:58:51 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
17:58:56 INFO  : Disconnected from the channel tcfchan#20.
17:58:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:58:57 INFO  : 'jtag frequency' command is executed.
17:58:59 INFO  : Context for 'APU' is selected.
17:58:59 INFO  : System reset is completed.
17:59:02 INFO  : 'after 3000' command is executed.
17:59:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:59:04 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
17:59:04 INFO  : Context for 'APU' is selected.
17:59:06 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:59:06 INFO  : 'configparams force-mem-access 1' command is executed.
17:59:06 INFO  : Context for 'APU' is selected.
17:59:06 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
17:59:06 INFO  : 'ps7_init' command is executed.
17:59:06 INFO  : 'ps7_post_config' command is executed.
17:59:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:07 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:59:07 INFO  : 'configparams force-mem-access 0' command is executed.
17:59:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:59:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:07 INFO  : 'con' command is executed.
17:59:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:59:07 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
17:59:45 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
17:59:49 INFO  : Disconnected from the channel tcfchan#21.
17:59:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:59:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:59:50 INFO  : 'jtag frequency' command is executed.
17:59:50 INFO  : Context for 'APU' is selected.
17:59:50 INFO  : System reset is completed.
17:59:53 INFO  : 'after 3000' command is executed.
17:59:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:59:56 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
17:59:56 INFO  : Context for 'APU' is selected.
17:59:58 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:59:58 INFO  : 'configparams force-mem-access 1' command is executed.
17:59:58 INFO  : Context for 'APU' is selected.
17:59:58 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
17:59:58 INFO  : 'ps7_init' command is executed.
17:59:58 INFO  : 'ps7_post_config' command is executed.
17:59:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:58 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:59:58 INFO  : 'configparams force-mem-access 0' command is executed.
17:59:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:59:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:58 INFO  : 'con' command is executed.
17:59:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:59:58 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
18:00:41 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
18:00:57 INFO  : Disconnected from the channel tcfchan#22.
18:00:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:00:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:00:58 INFO  : 'jtag frequency' command is executed.
18:00:58 INFO  : Context for 'APU' is selected.
18:00:58 INFO  : System reset is completed.
18:01:01 INFO  : 'after 3000' command is executed.
18:01:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:01:03 INFO  : Device configured successfully with "C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
18:01:03 INFO  : Context for 'APU' is selected.
18:01:05 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:01:05 INFO  : 'configparams force-mem-access 1' command is executed.
18:01:05 INFO  : Context for 'APU' is selected.
18:01:05 INFO  : Sourcing of 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
18:01:06 INFO  : 'ps7_init' command is executed.
18:01:06 INFO  : 'ps7_post_config' command is executed.
18:01:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:06 INFO  : The application 'C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:01:06 INFO  : 'configparams force-mem-access 0' command is executed.
18:01:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/PBEAI3/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

18:01:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:06 INFO  : 'con' command is executed.
18:01:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:01:06 INFO  : Launch script is exported to file 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
21:02:07 DEBUG : Logs will be stored at 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/IDE.log'.
21:02:08 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\temp_xsdb_launch_script.tcl
21:02:09 ERROR : (XSDB Server)'\gnu\microblaze\lin\bin\' is not recognized as an internal or external command,
operable program or batch file.

21:02:09 ERROR : (XSDB Server)'\gnu\microblaze\nt\bin\' is not recognized as an internal or external command,
operable program or batch file.

21:02:09 ERROR : (XSDB Server)'\gnuwin\bin\' is not recognized as an internal or external command,
operable program or batch file.

21:02:14 INFO  : Registering command handlers for Vitis TCF services
21:02:14 INFO  : XSCT server has started successfully.
21:02:14 INFO  : plnx-install-location is set to ''
21:02:14 INFO  : Successfully done setting XSCT server connection channel  
21:02:14 INFO  : Platform repository initialization has completed.
21:02:21 INFO  : Successfully done setting workspace for the tool. 
21:02:21 INFO  : Successfully done query RDI_DATADIR 
21:03:07 INFO  : Result from executing command 'getProjects': design_1_wrapper;video_out_pynq_z2_wrapper
21:03:07 INFO  : Result from executing command 'getPlatforms': VDMA_Pynq-Z2-Video|C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_Pynq-Z2-Video/export/VDMA_Pynq-Z2-Video/VDMA_Pynq-Z2-Video.xpfm;design_1_wrapper|C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;video_out_pynq_z2_wrapper|C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/video_out_pynq_z2_wrapper/export/video_out_pynq_z2_wrapper/video_out_pynq_z2_wrapper.xpfm;xilinx_zcu102_base_202410_1|C:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|C:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|C:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
21:03:08 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
21:04:34 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
21:06:13 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
21:07:19 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
21:08:06 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
21:11:03 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
21:11:17 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
21:14:03 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
21:14:37 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
21:15:51 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
21:16:15 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
21:17:32 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
21:17:58 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
21:19:36 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
21:19:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:20:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:20:00 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:20:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:20:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:20:27 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:21:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:21:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:21:20 INFO  : 'jtag frequency' command is executed.
21:21:20 INFO  : Context for 'APU' is selected.
21:21:20 INFO  : System reset is completed.
21:21:23 INFO  : 'after 3000' command is executed.
21:21:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:21:26 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
21:21:26 INFO  : Context for 'APU' is selected.
21:21:26 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:21:26 INFO  : 'configparams force-mem-access 1' command is executed.
21:21:26 INFO  : Context for 'APU' is selected.
21:21:26 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
21:21:26 INFO  : 'ps7_init' command is executed.
21:21:26 INFO  : 'ps7_post_config' command is executed.
21:21:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:27 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:21:27 INFO  : 'configparams force-mem-access 0' command is executed.
21:21:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:21:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:27 INFO  : 'con' command is executed.
21:21:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:21:27 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
21:22:20 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
21:22:28 INFO  : Disconnected from the channel tcfchan#2.
21:22:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:22:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:22:29 INFO  : 'jtag frequency' command is executed.
21:22:29 INFO  : Context for 'APU' is selected.
21:22:29 INFO  : System reset is completed.
21:22:32 INFO  : 'after 3000' command is executed.
21:22:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:22:35 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
21:22:35 INFO  : Context for 'APU' is selected.
21:22:35 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:22:35 INFO  : 'configparams force-mem-access 1' command is executed.
21:22:35 INFO  : Context for 'APU' is selected.
21:22:35 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
21:22:35 INFO  : 'ps7_init' command is executed.
21:22:35 INFO  : 'ps7_post_config' command is executed.
21:22:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:22:36 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:22:36 INFO  : 'configparams force-mem-access 0' command is executed.
21:22:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:22:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:22:36 INFO  : 'con' command is executed.
21:22:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:22:36 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
21:23:05 INFO  : Disconnected from the channel tcfchan#3.
21:23:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:23:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:23:08 INFO  : 'jtag frequency' command is executed.
21:23:08 INFO  : Context for 'APU' is selected.
21:23:08 INFO  : System reset is completed.
21:23:11 INFO  : 'after 3000' command is executed.
21:23:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:23:14 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
21:23:14 INFO  : Context for 'APU' is selected.
21:23:14 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:23:14 INFO  : 'configparams force-mem-access 1' command is executed.
21:23:14 INFO  : Context for 'APU' is selected.
21:23:14 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
21:23:14 INFO  : 'ps7_init' command is executed.
21:23:14 INFO  : 'ps7_post_config' command is executed.
21:23:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:23:15 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:23:15 INFO  : 'configparams force-mem-access 0' command is executed.
21:23:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:23:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:23:15 INFO  : 'con' command is executed.
21:23:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:23:15 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
21:24:07 INFO  : Disconnected from the channel tcfchan#4.
21:24:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:24:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:24:37 INFO  : 'jtag frequency' command is executed.
21:24:37 INFO  : Context for 'APU' is selected.
21:24:37 INFO  : System reset is completed.
21:24:40 INFO  : 'after 3000' command is executed.
21:24:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:24:43 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
21:24:43 INFO  : Context for 'APU' is selected.
21:24:43 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:24:43 INFO  : 'configparams force-mem-access 1' command is executed.
21:24:43 INFO  : Context for 'APU' is selected.
21:24:43 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
21:24:43 INFO  : 'ps7_init' command is executed.
21:24:43 INFO  : 'ps7_post_config' command is executed.
21:24:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:24:44 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:24:44 INFO  : 'configparams force-mem-access 0' command is executed.
21:24:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:24:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:24:44 INFO  : 'con' command is executed.
21:24:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:24:44 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
21:24:54 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
21:25:03 INFO  : Disconnected from the channel tcfchan#5.
21:25:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:25:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:25:13 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:25:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:25:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:25:21 INFO  : 'jtag frequency' command is executed.
21:25:21 INFO  : Context for 'APU' is selected.
21:25:21 INFO  : System reset is completed.
21:25:24 INFO  : 'after 3000' command is executed.
21:25:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:25:26 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
21:25:26 INFO  : Context for 'APU' is selected.
21:25:26 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:25:26 INFO  : 'configparams force-mem-access 1' command is executed.
21:25:26 INFO  : Context for 'APU' is selected.
21:25:26 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
21:25:27 INFO  : 'ps7_init' command is executed.
21:25:27 INFO  : 'ps7_post_config' command is executed.
21:25:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:27 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:25:27 INFO  : 'configparams force-mem-access 0' command is executed.
21:25:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:25:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:27 INFO  : 'con' command is executed.
21:25:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:25:27 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
21:25:42 INFO  : Disconnected from the channel tcfchan#6.
21:26:34 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
21:26:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:26:45 INFO  : 'jtag frequency' command is executed.
21:26:45 INFO  : Context for 'APU' is selected.
21:26:45 INFO  : System reset is completed.
21:26:48 INFO  : 'after 3000' command is executed.
21:26:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:26:51 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
21:26:51 INFO  : Context for 'APU' is selected.
21:26:51 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:26:51 INFO  : 'configparams force-mem-access 1' command is executed.
21:26:51 INFO  : Context for 'APU' is selected.
21:26:51 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
21:26:51 INFO  : 'ps7_init' command is executed.
21:26:51 INFO  : 'ps7_post_config' command is executed.
21:26:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:52 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:26:52 INFO  : 'configparams force-mem-access 0' command is executed.
21:26:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:26:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:52 INFO  : 'con' command is executed.
21:26:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:26:52 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
21:27:25 INFO  : Disconnected from the channel tcfchan#7.
21:27:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:27:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:27:27 INFO  : 'jtag frequency' command is executed.
21:27:27 INFO  : Context for 'APU' is selected.
21:27:27 INFO  : System reset is completed.
21:27:30 INFO  : 'after 3000' command is executed.
21:27:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:27:32 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
21:27:32 INFO  : Context for 'APU' is selected.
21:27:32 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:27:32 INFO  : 'configparams force-mem-access 1' command is executed.
21:27:32 INFO  : Context for 'APU' is selected.
21:27:32 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
21:27:33 INFO  : 'ps7_init' command is executed.
21:27:33 INFO  : 'ps7_post_config' command is executed.
21:27:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:33 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:27:33 INFO  : 'configparams force-mem-access 0' command is executed.
21:27:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:27:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:33 INFO  : 'con' command is executed.
21:27:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:27:33 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
21:29:08 INFO  : Disconnected from the channel tcfchan#8.
21:29:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:29:09 INFO  : 'jtag frequency' command is executed.
21:29:09 INFO  : Context for 'APU' is selected.
21:29:09 INFO  : System reset is completed.
21:29:12 INFO  : 'after 3000' command is executed.
21:29:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:29:14 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
21:29:14 INFO  : Context for 'APU' is selected.
21:29:14 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:29:14 INFO  : 'configparams force-mem-access 1' command is executed.
21:29:14 INFO  : Context for 'APU' is selected.
21:29:14 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
21:29:15 INFO  : 'ps7_init' command is executed.
21:29:15 INFO  : 'ps7_post_config' command is executed.
21:29:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:15 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:29:15 INFO  : 'configparams force-mem-access 0' command is executed.
21:29:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:29:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:15 INFO  : 'con' command is executed.
21:29:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:29:15 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
21:31:15 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
21:31:34 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
21:33:17 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
21:33:25 INFO  : Disconnected from the channel tcfchan#9.
21:33:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:33:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:33:26 INFO  : 'jtag frequency' command is executed.
21:33:26 INFO  : Context for 'APU' is selected.
21:33:26 INFO  : System reset is completed.
21:33:29 INFO  : 'after 3000' command is executed.
21:33:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:33:31 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
21:33:31 INFO  : Context for 'APU' is selected.
21:33:31 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:33:31 INFO  : 'configparams force-mem-access 1' command is executed.
21:33:31 INFO  : Context for 'APU' is selected.
21:33:31 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
21:33:32 INFO  : 'ps7_init' command is executed.
21:33:32 INFO  : 'ps7_post_config' command is executed.
21:33:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:32 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:33:32 INFO  : 'configparams force-mem-access 0' command is executed.
21:33:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:33:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:32 INFO  : 'con' command is executed.
21:33:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:33:32 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
21:33:58 INFO  : Disconnected from the channel tcfchan#10.
21:34:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:34:04 INFO  : 'jtag frequency' command is executed.
21:34:04 INFO  : Context for 'APU' is selected.
21:34:04 INFO  : System reset is completed.
21:34:08 INFO  : 'after 3000' command is executed.
21:34:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:34:10 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
21:34:10 INFO  : Context for 'APU' is selected.
21:34:10 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:34:10 INFO  : 'configparams force-mem-access 1' command is executed.
21:34:10 INFO  : Context for 'APU' is selected.
21:34:10 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
21:34:10 INFO  : 'ps7_init' command is executed.
21:34:10 INFO  : 'ps7_post_config' command is executed.
21:34:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:11 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:34:11 INFO  : 'configparams force-mem-access 0' command is executed.
21:34:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:34:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:11 INFO  : 'con' command is executed.
21:34:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:34:11 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
21:35:57 INFO  : Disconnected from the channel tcfchan#11.
21:35:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:36:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:36:08 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:36:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:36:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:36:12 INFO  : 'jtag frequency' command is executed.
21:36:12 INFO  : Context for 'APU' is selected.
21:36:12 INFO  : System reset is completed.
21:36:15 INFO  : 'after 3000' command is executed.
21:36:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:36:18 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
21:36:18 INFO  : Context for 'APU' is selected.
21:36:18 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:36:18 INFO  : 'configparams force-mem-access 1' command is executed.
21:36:18 INFO  : Context for 'APU' is selected.
21:36:18 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
21:36:18 INFO  : 'ps7_init' command is executed.
21:36:18 INFO  : 'ps7_post_config' command is executed.
21:36:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:19 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:36:19 INFO  : 'configparams force-mem-access 0' command is executed.
21:36:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:36:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:19 INFO  : 'con' command is executed.
21:36:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:36:19 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
21:37:18 INFO  : Result from executing command 'getProjects': design_1_wrapper;video_out_pynq_z2_wrapper
21:37:18 INFO  : Result from executing command 'getPlatforms': VDMA_Pynq-Z2-Video|C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_Pynq-Z2-Video/export/VDMA_Pynq-Z2-Video/VDMA_Pynq-Z2-Video.xpfm;design_1_wrapper|C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;video_out_pynq_z2_wrapper|C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/video_out_pynq_z2_wrapper/export/video_out_pynq_z2_wrapper/video_out_pynq_z2_wrapper.xpfm;xilinx_zcu102_base_202410_1|C:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|C:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|C:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
21:37:19 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
21:37:33 INFO  : Disconnected from the channel tcfchan#12.
21:37:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:37:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:37:34 INFO  : 'jtag frequency' command is executed.
21:37:34 INFO  : Context for 'APU' is selected.
21:37:34 INFO  : System reset is completed.
21:37:37 INFO  : 'after 3000' command is executed.
21:37:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:37:40 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
21:37:40 INFO  : Context for 'APU' is selected.
21:37:40 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:37:40 INFO  : 'configparams force-mem-access 1' command is executed.
21:37:40 INFO  : Context for 'APU' is selected.
21:37:40 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
21:37:40 INFO  : 'ps7_init' command is executed.
21:37:40 INFO  : 'ps7_post_config' command is executed.
21:37:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:41 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:37:41 INFO  : 'configparams force-mem-access 0' command is executed.
21:37:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:37:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:41 INFO  : 'con' command is executed.
21:37:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:37:41 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
21:38:31 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
21:38:40 INFO  : Disconnected from the channel tcfchan#14.
21:38:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:38:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:38:41 INFO  : 'jtag frequency' command is executed.
21:38:41 INFO  : Context for 'APU' is selected.
21:38:41 INFO  : System reset is completed.
21:38:44 INFO  : 'after 3000' command is executed.
21:38:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:38:47 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
21:38:47 INFO  : Context for 'APU' is selected.
21:38:47 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:38:47 INFO  : 'configparams force-mem-access 1' command is executed.
21:38:47 INFO  : Context for 'APU' is selected.
21:38:47 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
21:38:47 INFO  : 'ps7_init' command is executed.
21:38:47 INFO  : 'ps7_post_config' command is executed.
21:38:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:47 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:38:47 INFO  : 'configparams force-mem-access 0' command is executed.
21:38:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:38:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:48 INFO  : 'con' command is executed.
21:38:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:38:48 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
21:45:13 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
21:45:38 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
21:45:52 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
21:46:23 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
21:46:28 INFO  : Disconnected from the channel tcfchan#15.
21:46:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:46:38 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:46:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:46:52 INFO  : 'jtag frequency' command is executed.
21:46:52 INFO  : Context for 'APU' is selected.
21:46:52 INFO  : System reset is completed.
21:46:55 INFO  : 'after 3000' command is executed.
21:46:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:46:58 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
21:46:58 INFO  : Context for 'APU' is selected.
21:46:58 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:46:58 INFO  : 'configparams force-mem-access 1' command is executed.
21:46:58 INFO  : Context for 'APU' is selected.
21:46:58 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
21:46:58 INFO  : 'ps7_init' command is executed.
21:46:58 INFO  : 'ps7_post_config' command is executed.
21:46:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:59 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:46:59 INFO  : 'configparams force-mem-access 0' command is executed.
21:46:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:46:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:59 INFO  : 'con' command is executed.
21:46:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:46:59 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
21:47:43 INFO  : Disconnected from the channel tcfchan#16.
21:52:16 DEBUG : Logs will be stored at 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/IDE.log'.
21:52:17 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\temp_xsdb_launch_script.tcl
21:52:17 ERROR : (XSDB Server)'\gnu\microblaze\lin\bin\' is not recognized as an internal or external command,
operable program or batch file.

21:52:17 ERROR : (XSDB Server)'\gnu\microblaze\nt\bin\' is not recognized as an internal or external command,
operable program or batch file.

21:52:17 ERROR : (XSDB Server)'\gnuwin\bin\' is not recognized as an internal or external command,
operable program or batch file.

21:52:20 INFO  : XSCT server has started successfully.
21:52:20 INFO  : plnx-install-location is set to ''
21:52:20 INFO  : Successfully done setting XSCT server connection channel  
21:52:20 INFO  : Successfully done setting workspace for the tool. 
21:52:22 INFO  : Successfully done query RDI_DATADIR 
21:52:22 INFO  : Platform repository initialization has completed.
21:52:22 INFO  : Registering command handlers for Vitis TCF services
21:52:36 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
21:52:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:52:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:52:47 INFO  : 'jtag frequency' command is executed.
21:52:47 INFO  : Context for 'APU' is selected.
21:52:47 INFO  : System reset is completed.
21:52:50 INFO  : 'after 3000' command is executed.
21:52:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:52:52 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
21:52:52 INFO  : Context for 'APU' is selected.
21:52:53 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:52:53 INFO  : 'configparams force-mem-access 1' command is executed.
21:52:53 INFO  : Context for 'APU' is selected.
21:52:53 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
21:52:53 INFO  : 'ps7_init' command is executed.
21:52:53 INFO  : 'ps7_post_config' command is executed.
21:52:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:54 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:52:54 INFO  : 'configparams force-mem-access 0' command is executed.
21:52:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:52:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:54 INFO  : 'con' command is executed.
21:52:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:52:54 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
21:54:18 INFO  : Disconnected from the channel tcfchan#1.
21:55:56 DEBUG : Logs will be stored at 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/IDE.log'.
21:55:56 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\temp_xsdb_launch_script.tcl
21:55:57 ERROR : (XSDB Server)'\gnu\microblaze\lin\bin\' is not recognized as an internal or external command,
operable program or batch file.

21:55:57 ERROR : (XSDB Server)'\gnu\microblaze\nt\bin\' is not recognized as an internal or external command,
operable program or batch file.

21:55:57 ERROR : (XSDB Server)'\gnuwin\bin\' is not recognized as an internal or external command,
operable program or batch file.

21:55:59 INFO  : XSCT server has started successfully.
21:55:59 INFO  : plnx-install-location is set to ''
21:55:59 INFO  : Successfully done setting XSCT server connection channel  
21:55:59 INFO  : Successfully done setting workspace for the tool. 
21:56:02 INFO  : Successfully done query RDI_DATADIR 
21:56:02 INFO  : Platform repository initialization has completed.
21:56:03 INFO  : Registering command handlers for Vitis TCF services
21:56:46 INFO  : Projects exported to 'C:\XilinxDev\PBEAI3\EOS_PXL_2025\Pynq-Z2-Video\vitis_export_archive.ide.zip'
13:41:04 DEBUG : Logs will be stored at 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/IDE.log'.
13:41:05 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\temp_xsdb_launch_script.tcl
13:41:05 ERROR : (XSDB Server)'\gnu\microblaze\lin\bin\' is not recognized as an internal or external command,
operable program or batch file.

13:41:05 ERROR : (XSDB Server)'\gnu\microblaze\nt\bin\' is not recognized as an internal or external command,
operable program or batch file.

13:41:05 ERROR : (XSDB Server)'\gnuwin\bin\' is not recognized as an internal or external command,
operable program or batch file.

13:41:12 INFO  : XSCT server has started successfully.
13:41:12 INFO  : Successfully done setting XSCT server connection channel  
13:41:12 INFO  : plnx-install-location is set to ''
13:41:12 INFO  : Successfully done setting workspace for the tool. 
13:41:13 INFO  : Platform repository initialization has completed.
13:41:14 INFO  : Registering command handlers for Vitis TCF services
13:41:20 INFO  : Successfully done query RDI_DATADIR 
13:41:43 INFO  : Result from executing command 'getProjects': design_1_wrapper;video_out_pynq_z2_wrapper
13:41:43 INFO  : Result from executing command 'getPlatforms': VDMA_Pynq-Z2-Video|C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_Pynq-Z2-Video/export/VDMA_Pynq-Z2-Video/VDMA_Pynq-Z2-Video.xpfm;design_1_wrapper|C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;video_out_pynq_z2_wrapper|C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/video_out_pynq_z2_wrapper/export/video_out_pynq_z2_wrapper/video_out_pynq_z2_wrapper.xpfm;xilinx_zcu102_base_202410_1|C:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|C:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|C:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
13:41:43 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
13:41:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:41:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:41:57 INFO  : 'jtag frequency' command is executed.
13:41:57 INFO  : Context for 'APU' is selected.
13:41:57 INFO  : System reset is completed.
13:42:00 INFO  : 'after 3000' command is executed.
13:42:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:42:03 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
13:42:03 INFO  : Context for 'APU' is selected.
13:42:03 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:42:03 INFO  : 'configparams force-mem-access 1' command is executed.
13:42:03 INFO  : Context for 'APU' is selected.
13:42:03 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
13:42:04 INFO  : 'ps7_init' command is executed.
13:42:04 INFO  : 'ps7_post_config' command is executed.
13:42:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:05 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:42:05 INFO  : 'configparams force-mem-access 0' command is executed.
13:42:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:42:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:05 INFO  : 'con' command is executed.
13:42:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:42:05 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
13:55:46 INFO  : Disconnected from the channel tcfchan#2.
14:02:54 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
14:04:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:04:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:04:04 INFO  : 'jtag frequency' command is executed.
14:04:04 INFO  : Context for 'APU' is selected.
14:04:04 INFO  : System reset is completed.
14:04:07 INFO  : 'after 3000' command is executed.
14:04:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:04:10 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
14:04:10 INFO  : Context for 'APU' is selected.
14:04:10 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:04:10 INFO  : 'configparams force-mem-access 1' command is executed.
14:04:10 INFO  : Context for 'APU' is selected.
14:04:10 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
14:04:11 INFO  : 'ps7_init' command is executed.
14:04:11 INFO  : 'ps7_post_config' command is executed.
14:04:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:04:12 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:04:12 INFO  : 'configparams force-mem-access 0' command is executed.
14:04:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:04:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:04:12 INFO  : 'con' command is executed.
14:04:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:04:12 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
14:14:53 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
14:15:47 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
14:15:55 INFO  : Disconnected from the channel tcfchan#3.
14:15:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:15:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:15:56 INFO  : 'jtag frequency' command is executed.
14:15:56 INFO  : Context for 'APU' is selected.
14:15:56 INFO  : System reset is completed.
14:15:59 INFO  : 'after 3000' command is executed.
14:15:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:16:02 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
14:16:02 INFO  : Context for 'APU' is selected.
14:16:02 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:16:02 INFO  : 'configparams force-mem-access 1' command is executed.
14:16:02 INFO  : Context for 'APU' is selected.
14:16:02 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
14:16:03 INFO  : 'ps7_init' command is executed.
14:16:03 INFO  : 'ps7_post_config' command is executed.
14:16:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:05 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:16:05 INFO  : 'configparams force-mem-access 0' command is executed.
14:16:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:16:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:05 INFO  : 'con' command is executed.
14:16:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:16:05 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
14:20:33 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
14:21:05 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
14:21:15 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
14:22:39 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
14:24:31 INFO  : Result from executing command 'getProjects': design_1_wrapper;video_out_pynq_z2_wrapper
14:24:31 INFO  : Result from executing command 'getPlatforms': VDMA_Pynq-Z2-Video|C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_Pynq-Z2-Video/export/VDMA_Pynq-Z2-Video/VDMA_Pynq-Z2-Video.xpfm;design_1_wrapper|C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;video_out_pynq_z2_wrapper|C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/video_out_pynq_z2_wrapper/export/video_out_pynq_z2_wrapper/video_out_pynq_z2_wrapper.xpfm;xilinx_zcu102_base_202410_1|C:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|C:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|C:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
14:24:32 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
14:29:31 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
14:30:02 INFO  : Disconnected from the channel tcfchan#4.
14:33:38 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
14:35:07 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
14:35:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:35:16 INFO  : 'jtag frequency' command is executed.
14:35:16 INFO  : Context for 'APU' is selected.
14:35:16 INFO  : System reset is completed.
14:35:19 INFO  : 'after 3000' command is executed.
14:35:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:35:21 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
14:35:22 INFO  : Context for 'APU' is selected.
14:35:22 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:35:22 INFO  : 'configparams force-mem-access 1' command is executed.
14:35:22 INFO  : Context for 'APU' is selected.
14:35:22 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
14:35:23 INFO  : 'ps7_init' command is executed.
14:35:23 INFO  : 'ps7_post_config' command is executed.
14:35:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:24 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:35:24 INFO  : 'configparams force-mem-access 0' command is executed.
14:35:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:35:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:24 INFO  : 'con' command is executed.
14:35:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:35:24 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
14:44:04 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
14:44:47 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
14:45:13 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
14:46:32 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
14:46:42 INFO  : Disconnected from the channel tcfchan#6.
14:46:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:46:52 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:46:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:46:58 INFO  : 'jtag frequency' command is executed.
14:46:58 INFO  : Context for 'APU' is selected.
14:46:58 INFO  : System reset is completed.
14:47:01 INFO  : 'after 3000' command is executed.
14:47:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:47:04 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
14:47:04 INFO  : Context for 'APU' is selected.
14:47:04 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:47:04 INFO  : 'configparams force-mem-access 1' command is executed.
14:47:04 INFO  : Context for 'APU' is selected.
14:47:04 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
14:47:05 INFO  : 'ps7_init' command is executed.
14:47:05 INFO  : 'ps7_post_config' command is executed.
14:47:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:06 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:47:06 INFO  : 'configparams force-mem-access 0' command is executed.
14:47:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:47:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:06 INFO  : 'con' command is executed.
14:47:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:47:06 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
14:47:47 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
14:47:55 INFO  : Disconnected from the channel tcfchan#7.
14:47:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:47:57 INFO  : 'jtag frequency' command is executed.
14:47:57 INFO  : Context for 'APU' is selected.
14:47:57 INFO  : System reset is completed.
14:48:00 INFO  : 'after 3000' command is executed.
14:48:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:48:03 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
14:48:03 INFO  : Context for 'APU' is selected.
14:48:03 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:48:03 INFO  : 'configparams force-mem-access 1' command is executed.
14:48:03 INFO  : Context for 'APU' is selected.
14:48:03 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
14:48:04 INFO  : 'ps7_init' command is executed.
14:48:04 INFO  : 'ps7_post_config' command is executed.
14:48:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:05 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:48:06 INFO  : 'configparams force-mem-access 0' command is executed.
14:48:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:48:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:06 INFO  : 'con' command is executed.
14:48:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:48:06 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
14:54:50 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
14:59:49 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
15:04:07 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
15:07:03 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
15:07:10 INFO  : Disconnected from the channel tcfchan#8.
15:07:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:07:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:07:13 INFO  : 'jtag frequency' command is executed.
15:07:13 INFO  : Context for 'APU' is selected.
15:07:13 INFO  : System reset is completed.
15:07:16 INFO  : 'after 3000' command is executed.
15:07:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:07:18 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
15:07:18 INFO  : Context for 'APU' is selected.
15:07:18 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:07:18 INFO  : 'configparams force-mem-access 1' command is executed.
15:07:19 INFO  : Context for 'APU' is selected.
15:07:19 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
15:07:20 INFO  : 'ps7_init' command is executed.
15:07:20 INFO  : 'ps7_post_config' command is executed.
15:07:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:07:20 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:07:20 INFO  : 'configparams force-mem-access 0' command is executed.
15:07:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:07:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:07:20 INFO  : 'con' command is executed.
15:07:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:07:20 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
15:07:52 INFO  : Disconnected from the channel tcfchan#9.
15:07:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:07:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:07:55 INFO  : 'jtag frequency' command is executed.
15:07:55 INFO  : Context for 'APU' is selected.
15:07:55 INFO  : System reset is completed.
15:07:58 INFO  : 'after 3000' command is executed.
15:07:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:08:01 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
15:08:01 INFO  : Context for 'APU' is selected.
15:08:01 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:08:01 INFO  : 'configparams force-mem-access 1' command is executed.
15:08:01 INFO  : Context for 'APU' is selected.
15:08:01 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
15:08:02 INFO  : 'ps7_init' command is executed.
15:08:02 INFO  : 'ps7_post_config' command is executed.
15:08:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:03 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:08:03 INFO  : 'configparams force-mem-access 0' command is executed.
15:08:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:08:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:03 INFO  : 'con' command is executed.
15:08:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:08:03 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
15:08:51 INFO  : Disconnected from the channel tcfchan#10.
15:08:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:08:55 INFO  : 'jtag frequency' command is executed.
15:08:55 INFO  : Context for 'APU' is selected.
15:08:55 INFO  : System reset is completed.
15:08:58 INFO  : 'after 3000' command is executed.
15:08:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:09:00 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
15:09:01 INFO  : Context for 'APU' is selected.
15:09:01 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:09:01 INFO  : 'configparams force-mem-access 1' command is executed.
15:09:01 INFO  : Context for 'APU' is selected.
15:09:01 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
15:09:02 INFO  : 'ps7_init' command is executed.
15:09:02 INFO  : 'ps7_post_config' command is executed.
15:09:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:02 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:09:02 INFO  : 'configparams force-mem-access 0' command is executed.
15:09:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:09:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:03 INFO  : 'con' command is executed.
15:09:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:09:03 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
15:09:32 INFO  : Disconnected from the channel tcfchan#11.
15:09:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:09:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:09:42 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:09:45 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
15:09:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:09:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:09:52 INFO  : 'jtag frequency' command is executed.
15:09:52 INFO  : Context for 'APU' is selected.
15:09:52 INFO  : System reset is completed.
15:09:55 INFO  : 'after 3000' command is executed.
15:09:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:09:58 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
15:09:58 INFO  : Context for 'APU' is selected.
15:09:58 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:09:58 INFO  : 'configparams force-mem-access 1' command is executed.
15:09:58 INFO  : Context for 'APU' is selected.
15:09:58 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
15:09:59 INFO  : 'ps7_init' command is executed.
15:09:59 INFO  : 'ps7_post_config' command is executed.
15:09:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:00 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:10:00 INFO  : 'configparams force-mem-access 0' command is executed.
15:10:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:10:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:00 INFO  : 'con' command is executed.
15:10:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:10:00 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
15:10:08 INFO  : Disconnected from the channel tcfchan#12.
15:10:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:10:11 INFO  : 'jtag frequency' command is executed.
15:10:11 INFO  : Context for 'APU' is selected.
15:10:11 INFO  : System reset is completed.
15:10:14 INFO  : 'after 3000' command is executed.
15:10:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:10:17 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
15:10:17 INFO  : Context for 'APU' is selected.
15:10:17 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:10:17 INFO  : 'configparams force-mem-access 1' command is executed.
15:10:17 INFO  : Context for 'APU' is selected.
15:10:17 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
15:10:18 INFO  : 'ps7_init' command is executed.
15:10:18 INFO  : 'ps7_post_config' command is executed.
15:10:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:19 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:10:19 INFO  : 'configparams force-mem-access 0' command is executed.
15:10:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:10:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:19 INFO  : 'con' command is executed.
15:10:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:10:19 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
15:10:52 INFO  : Disconnected from the channel tcfchan#13.
15:11:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:11:24 INFO  : 'jtag frequency' command is executed.
15:11:24 INFO  : Context for 'APU' is selected.
15:11:24 INFO  : System reset is completed.
15:11:27 INFO  : 'after 3000' command is executed.
15:11:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:11:30 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
15:11:30 INFO  : Context for 'APU' is selected.
15:11:30 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:11:30 INFO  : 'configparams force-mem-access 1' command is executed.
15:11:30 INFO  : Context for 'APU' is selected.
15:11:30 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
15:11:31 INFO  : 'ps7_init' command is executed.
15:11:31 INFO  : 'ps7_post_config' command is executed.
15:11:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:32 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
15:11:32 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:11:32 INFO  : 'configparams force-mem-access 0' command is executed.
15:11:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:11:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:32 INFO  : 'con' command is executed.
15:11:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:11:32 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
15:13:20 INFO  : Disconnected from the channel tcfchan#14.
15:13:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:13:24 INFO  : 'jtag frequency' command is executed.
15:13:24 INFO  : Context for 'APU' is selected.
15:13:24 INFO  : System reset is completed.
15:13:27 INFO  : 'after 3000' command is executed.
15:13:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:13:29 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
15:13:29 INFO  : Context for 'APU' is selected.
15:13:29 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:13:29 INFO  : 'configparams force-mem-access 1' command is executed.
15:13:29 INFO  : Context for 'APU' is selected.
15:13:29 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
15:13:30 INFO  : 'ps7_init' command is executed.
15:13:30 INFO  : 'ps7_post_config' command is executed.
15:13:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:31 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:13:31 INFO  : 'configparams force-mem-access 0' command is executed.
15:13:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:13:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:31 INFO  : 'con' command is executed.
15:13:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:13:31 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
15:14:23 INFO  : Disconnected from the channel tcfchan#15.
15:14:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:14:38 INFO  : 'jtag frequency' command is executed.
15:14:38 INFO  : Context for 'APU' is selected.
15:14:38 INFO  : System reset is completed.
15:14:41 INFO  : 'after 3000' command is executed.
15:14:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:14:44 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
15:14:44 INFO  : Context for 'APU' is selected.
15:14:44 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:14:44 INFO  : 'configparams force-mem-access 1' command is executed.
15:14:44 INFO  : Context for 'APU' is selected.
15:14:44 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
15:14:45 INFO  : 'ps7_init' command is executed.
15:14:45 INFO  : 'ps7_post_config' command is executed.
15:14:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:46 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:14:46 INFO  : 'configparams force-mem-access 0' command is executed.
15:14:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:14:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:46 INFO  : 'con' command is executed.
15:14:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:14:46 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
15:16:32 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
15:17:36 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
15:17:43 INFO  : Disconnected from the channel tcfchan#16.
15:17:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:17:44 INFO  : 'jtag frequency' command is executed.
15:17:44 INFO  : Context for 'APU' is selected.
15:17:44 INFO  : System reset is completed.
15:17:47 INFO  : 'after 3000' command is executed.
15:17:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:17:50 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
15:17:50 INFO  : Context for 'APU' is selected.
15:17:50 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:17:50 INFO  : 'configparams force-mem-access 1' command is executed.
15:17:50 INFO  : Context for 'APU' is selected.
15:17:50 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
15:17:51 INFO  : 'ps7_init' command is executed.
15:17:51 INFO  : 'ps7_post_config' command is executed.
15:17:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:52 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:17:52 INFO  : 'configparams force-mem-access 0' command is executed.
15:17:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:17:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:52 INFO  : 'con' command is executed.
15:17:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:17:52 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
15:18:22 INFO  : Disconnected from the channel tcfchan#17.
15:19:23 DEBUG : Logs will be stored at 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/IDE.log'.
15:19:24 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\temp_xsdb_launch_script.tcl
15:19:24 ERROR : (XSDB Server)'\gnu\microblaze\lin\bin\' is not recognized as an internal or external command,
operable program or batch file.

15:19:24 ERROR : (XSDB Server)'\gnu\microblaze\nt\bin\' is not recognized as an internal or external command,
operable program or batch file.

15:19:24 ERROR : (XSDB Server)'\gnuwin\bin\' is not recognized as an internal or external command,
operable program or batch file.

15:19:28 INFO  : XSCT server has started successfully.
15:19:28 INFO  : Successfully done setting XSCT server connection channel  
15:19:28 INFO  : plnx-install-location is set to ''
15:19:28 INFO  : Successfully done setting workspace for the tool. 
15:19:32 INFO  : Registering command handlers for Vitis TCF services
15:19:32 INFO  : Successfully done query RDI_DATADIR 
15:19:32 INFO  : Platform repository initialization has completed.
15:19:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:19:46 INFO  : 'jtag frequency' command is executed.
15:19:46 INFO  : Context for 'APU' is selected.
15:19:46 INFO  : System reset is completed.
15:19:49 INFO  : 'after 3000' command is executed.
15:19:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:19:52 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
15:19:52 INFO  : Context for 'APU' is selected.
15:19:52 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:19:52 INFO  : 'configparams force-mem-access 1' command is executed.
15:19:52 INFO  : Context for 'APU' is selected.
15:19:52 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
15:19:53 INFO  : 'ps7_init' command is executed.
15:19:53 INFO  : 'ps7_post_config' command is executed.
15:19:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:54 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:19:54 INFO  : 'configparams force-mem-access 0' command is executed.
15:19:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:19:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:54 INFO  : 'con' command is executed.
15:19:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:19:54 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
15:20:41 INFO  : Disconnected from the channel tcfchan#1.
15:20:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:20:45 INFO  : 'jtag frequency' command is executed.
15:20:45 INFO  : Context for 'APU' is selected.
15:20:45 INFO  : System reset is completed.
15:20:48 INFO  : 'after 3000' command is executed.
15:20:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:20:51 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
15:20:51 INFO  : Context for 'APU' is selected.
15:20:55 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:20:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:20:55 INFO  : Context for 'APU' is selected.
15:20:55 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
15:20:56 INFO  : 'ps7_init' command is executed.
15:20:56 INFO  : 'ps7_post_config' command is executed.
15:20:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:57 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:20:57 INFO  : 'configparams force-mem-access 0' command is executed.
15:20:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:20:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:57 INFO  : 'con' command is executed.
15:20:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:20:57 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
15:21:03 INFO  : Disconnected from the channel tcfchan#2.
15:21:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:21:06 INFO  : 'jtag frequency' command is executed.
15:21:06 INFO  : Context for 'APU' is selected.
15:21:06 INFO  : System reset is completed.
15:21:09 INFO  : 'after 3000' command is executed.
15:21:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:21:12 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
15:21:12 INFO  : Context for 'APU' is selected.
15:21:16 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:21:16 INFO  : 'configparams force-mem-access 1' command is executed.
15:21:16 INFO  : Context for 'APU' is selected.
15:21:16 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
15:21:17 INFO  : 'ps7_init' command is executed.
15:21:17 INFO  : 'ps7_post_config' command is executed.
15:21:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:17 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:21:18 INFO  : 'configparams force-mem-access 0' command is executed.
15:21:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:21:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:18 INFO  : 'con' command is executed.
15:21:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:21:18 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
15:22:08 INFO  : Disconnected from the channel tcfchan#3.
15:22:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:22:15 INFO  : 'jtag frequency' command is executed.
15:22:15 INFO  : Context for 'APU' is selected.
15:22:15 INFO  : System reset is completed.
15:22:18 INFO  : 'after 3000' command is executed.
15:22:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:22:20 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
15:22:20 INFO  : Context for 'APU' is selected.
15:22:24 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:22:24 INFO  : 'configparams force-mem-access 1' command is executed.
15:22:25 INFO  : Context for 'APU' is selected.
15:22:25 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
15:22:26 INFO  : 'ps7_init' command is executed.
15:22:26 INFO  : 'ps7_post_config' command is executed.
15:22:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:26 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:22:27 INFO  : 'configparams force-mem-access 0' command is executed.
15:22:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:22:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:27 INFO  : 'con' command is executed.
15:22:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:22:27 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
15:22:55 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
15:23:04 INFO  : Disconnected from the channel tcfchan#4.
15:23:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:23:05 INFO  : 'jtag frequency' command is executed.
15:23:05 INFO  : Context for 'APU' is selected.
15:23:05 INFO  : System reset is completed.
15:23:08 INFO  : 'after 3000' command is executed.
15:23:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:23:10 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
15:23:10 INFO  : Context for 'APU' is selected.
15:23:14 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:23:14 INFO  : 'configparams force-mem-access 1' command is executed.
15:23:15 INFO  : Context for 'APU' is selected.
15:23:15 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
15:23:16 INFO  : 'ps7_init' command is executed.
15:23:16 INFO  : 'ps7_post_config' command is executed.
15:23:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:16 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:23:16 INFO  : 'configparams force-mem-access 0' command is executed.
15:23:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:23:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:16 INFO  : 'con' command is executed.
15:23:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:23:16 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
15:27:49 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
15:31:36 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
15:31:47 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
17:42:44 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\temp_xsdb_launch_script.tcl
19:44:15 DEBUG : Logs will be stored at 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/IDE.log'.
19:44:16 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\temp_xsdb_launch_script.tcl
19:44:16 ERROR : (XSDB Server)'\gnu\microblaze\lin\bin\' is not recognized as an internal or external command,
operable program or batch file.

19:44:16 ERROR : (XSDB Server)'\gnu\microblaze\nt\bin\' is not recognized as an internal or external command,
operable program or batch file.

19:44:16 ERROR : (XSDB Server)'\gnuwin\bin\' is not recognized as an internal or external command,
operable program or batch file.

19:44:21 INFO  : XSCT server has started successfully.
19:44:21 INFO  : Successfully done setting XSCT server connection channel  
19:44:21 INFO  : Registering command handlers for Vitis TCF services
19:44:21 INFO  : Platform repository initialization has completed.
19:44:26 INFO  : plnx-install-location is set to ''
19:44:26 INFO  : Successfully done setting workspace for the tool. 
19:44:26 INFO  : Successfully done query RDI_DATADIR 
19:45:04 WARN  : An unexpected exception occurred in the module 'platform project logging'
19:47:40 INFO  : Result from executing command 'getProjects': design_1_wrapper;design_1_wrapper_1_AND_LWIP
19:47:40 INFO  : Result from executing command 'getPlatforms': VDMA_Pynq-Z2-Video|C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_Pynq-Z2-Video/export/VDMA_Pynq-Z2-Video/VDMA_Pynq-Z2-Video.xpfm;design_1_wrapper|C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;xilinx_zcu102_base_202410_1|C:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|C:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|C:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
19:47:41 WARN  : An unexpected exception occurred in the module 'platform project logging'
19:47:41 INFO  : Platform 'design_1_wrapper_1_AND_LWIP' is added to custom repositories.
19:47:53 INFO  : Platform 'design_1_wrapper_1_AND_LWIP' is added to custom repositories.
19:50:23 INFO  : Result from executing command 'getProjects': design_1_wrapper;design_1_wrapper_1_AND_LWIP
19:50:23 INFO  : Result from executing command 'getPlatforms': VDMA_Pynq-Z2-Video|C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_Pynq-Z2-Video/export/VDMA_Pynq-Z2-Video/VDMA_Pynq-Z2-Video.xpfm;design_1_wrapper_1_AND_LWIP|C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper_1_AND_LWIP/export/design_1_wrapper_1_AND_LWIP/design_1_wrapper_1_AND_LWIP.xpfm;design_1_wrapper|C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;xilinx_zcu102_base_202410_1|C:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|C:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|C:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
19:50:24 INFO  : Checking for BSP changes to sync application flags for project 'UDP_Server'...
19:51:45 INFO  : Checking for BSP changes to sync application flags for project 'UDP_Server'...
19:52:22 INFO  : Checking for BSP changes to sync application flags for project 'UDP_Server'...
19:53:11 INFO  : Checking for BSP changes to sync application flags for project 'UDP_Server'...
19:54:55 INFO  : Checking for BSP changes to sync application flags for project 'UDP_Server'...
19:55:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:55:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:55:29 INFO  : 'jtag frequency' command is executed.
19:55:29 INFO  : Context for 'APU' is selected.
19:55:29 INFO  : System reset is completed.
19:55:32 INFO  : 'after 3000' command is executed.
19:55:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:55:34 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/bitstream/design_1_wrapper.bit"
19:55:34 INFO  : Context for 'APU' is selected.
19:55:34 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper_1_AND_LWIP/export/design_1_wrapper_1_AND_LWIP/hw/design_1_wrapper.xsa'.
19:55:34 INFO  : 'configparams force-mem-access 1' command is executed.
19:55:34 INFO  : Context for 'APU' is selected.
19:55:34 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/psinit/ps7_init.tcl' is done.
19:55:35 INFO  : 'ps7_init' command is executed.
19:55:35 INFO  : 'ps7_post_config' command is executed.
19:55:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:35 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/Debug/UDP_Server.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:55:35 INFO  : 'configparams force-mem-access 0' command is executed.
19:55:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper_1_AND_LWIP/export/design_1_wrapper_1_AND_LWIP/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/Debug/UDP_Server.elf
configparams force-mem-access 0
----------------End of Script----------------

19:55:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:35 INFO  : 'con' command is executed.
19:55:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:55:35 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\UDP_Server_system\_ide\scripts\debugger_udp_server-default.tcl'
19:55:38 INFO  : Disconnected from the channel tcfchan#2.
19:55:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:55:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:55:39 INFO  : 'jtag frequency' command is executed.
19:55:39 INFO  : Context for 'APU' is selected.
19:55:39 INFO  : System reset is completed.
19:55:42 INFO  : 'after 3000' command is executed.
19:55:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:55:44 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/bitstream/design_1_wrapper.bit"
19:55:44 INFO  : Context for 'APU' is selected.
19:55:44 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper_1_AND_LWIP/export/design_1_wrapper_1_AND_LWIP/hw/design_1_wrapper.xsa'.
19:55:44 INFO  : 'configparams force-mem-access 1' command is executed.
19:55:44 INFO  : Context for 'APU' is selected.
19:55:44 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/psinit/ps7_init.tcl' is done.
19:55:45 INFO  : 'ps7_init' command is executed.
19:55:45 INFO  : 'ps7_post_config' command is executed.
19:55:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:45 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/Debug/UDP_Server.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:55:45 INFO  : 'configparams force-mem-access 0' command is executed.
19:55:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper_1_AND_LWIP/export/design_1_wrapper_1_AND_LWIP/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/Debug/UDP_Server.elf
configparams force-mem-access 0
----------------End of Script----------------

19:55:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:45 INFO  : 'con' command is executed.
19:55:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:55:45 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\UDP_Server_system\_ide\scripts\debugger_udp_server-default.tcl'
19:56:26 INFO  : Disconnected from the channel tcfchan#3.
19:56:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:56:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:56:27 INFO  : 'jtag frequency' command is executed.
19:56:27 INFO  : Context for 'APU' is selected.
19:56:27 INFO  : System reset is completed.
19:56:30 INFO  : 'after 3000' command is executed.
19:56:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:56:32 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/bitstream/design_1_wrapper.bit"
19:56:33 INFO  : Context for 'APU' is selected.
19:56:33 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper_1_AND_LWIP/export/design_1_wrapper_1_AND_LWIP/hw/design_1_wrapper.xsa'.
19:56:33 INFO  : 'configparams force-mem-access 1' command is executed.
19:56:33 INFO  : Context for 'APU' is selected.
19:56:33 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/psinit/ps7_init.tcl' is done.
19:56:33 INFO  : 'ps7_init' command is executed.
19:56:33 INFO  : 'ps7_post_config' command is executed.
19:56:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:33 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/Debug/UDP_Server.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:56:34 INFO  : 'configparams force-mem-access 0' command is executed.
19:56:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper_1_AND_LWIP/export/design_1_wrapper_1_AND_LWIP/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/Debug/UDP_Server.elf
configparams force-mem-access 0
----------------End of Script----------------

19:56:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:34 INFO  : 'con' command is executed.
19:56:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:56:34 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\UDP_Server_system\_ide\scripts\debugger_udp_server-default.tcl'
20:02:41 INFO  : Disconnected from the channel tcfchan#4.
20:06:35 INFO  : Checking for BSP changes to sync application flags for project 'UDP_Server'...
20:07:21 INFO  : Checking for BSP changes to sync application flags for project 'UDP_Server'...
20:07:55 INFO  : Checking for BSP changes to sync application flags for project 'UDP_Server'...
20:08:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:08:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:08:01 INFO  : 'jtag frequency' command is executed.
20:08:01 INFO  : Context for 'APU' is selected.
20:08:01 INFO  : System reset is completed.
20:08:04 INFO  : 'after 3000' command is executed.
20:08:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
20:08:07 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/bitstream/design_1_wrapper.bit"
20:08:07 INFO  : Context for 'APU' is selected.
20:08:07 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper_1_AND_LWIP/export/design_1_wrapper_1_AND_LWIP/hw/design_1_wrapper.xsa'.
20:08:07 INFO  : 'configparams force-mem-access 1' command is executed.
20:08:07 INFO  : Context for 'APU' is selected.
20:08:07 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/psinit/ps7_init.tcl' is done.
20:08:07 INFO  : 'ps7_init' command is executed.
20:08:07 INFO  : 'ps7_post_config' command is executed.
20:08:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:08:08 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/Debug/UDP_Server.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:08:08 INFO  : 'configparams force-mem-access 0' command is executed.
20:08:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper_1_AND_LWIP/export/design_1_wrapper_1_AND_LWIP/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/Debug/UDP_Server.elf
configparams force-mem-access 0
----------------End of Script----------------

20:08:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:08:08 INFO  : 'con' command is executed.
20:08:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:08:08 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\UDP_Server_system\_ide\scripts\debugger_udp_server-default.tcl'
20:09:20 INFO  : Checking for BSP changes to sync application flags for project 'UDP_Server'...
20:09:33 INFO  : Checking for BSP changes to sync application flags for project 'UDP_Server'...
20:09:38 INFO  : Disconnected from the channel tcfchan#5.
20:09:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:09:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:09:40 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:09:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:09:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:09:45 INFO  : 'jtag frequency' command is executed.
20:09:45 INFO  : Context for 'APU' is selected.
20:09:45 INFO  : System reset is completed.
20:09:48 INFO  : 'after 3000' command is executed.
20:09:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
20:09:50 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/bitstream/design_1_wrapper.bit"
20:09:50 INFO  : Context for 'APU' is selected.
20:09:50 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper_1_AND_LWIP/export/design_1_wrapper_1_AND_LWIP/hw/design_1_wrapper.xsa'.
20:09:50 INFO  : 'configparams force-mem-access 1' command is executed.
20:09:50 INFO  : Context for 'APU' is selected.
20:09:50 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/psinit/ps7_init.tcl' is done.
20:09:50 INFO  : 'ps7_init' command is executed.
20:09:50 INFO  : 'ps7_post_config' command is executed.
20:09:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:51 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/Debug/UDP_Server.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:09:51 INFO  : 'configparams force-mem-access 0' command is executed.
20:09:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper_1_AND_LWIP/export/design_1_wrapper_1_AND_LWIP/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/Debug/UDP_Server.elf
configparams force-mem-access 0
----------------End of Script----------------

20:09:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:51 INFO  : 'con' command is executed.
20:09:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:09:51 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\UDP_Server_system\_ide\scripts\debugger_udp_server-default.tcl'
20:14:02 INFO  : Checking for BSP changes to sync application flags for project 'UDP_Server'...
20:14:35 INFO  : Checking for BSP changes to sync application flags for project 'UDP_Server'...
20:14:56 INFO  : Checking for BSP changes to sync application flags for project 'UDP_Server'...
20:15:49 INFO  : Checking for BSP changes to sync application flags for project 'UDP_Server'...
20:16:26 INFO  : Checking for BSP changes to sync application flags for project 'UDP_Server'...
20:17:07 INFO  : Disconnected from the channel tcfchan#6.
20:17:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:17:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:17:17 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:17:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:17:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:17:23 INFO  : 'jtag frequency' command is executed.
20:17:23 INFO  : Context for 'APU' is selected.
20:17:23 INFO  : System reset is completed.
20:17:26 INFO  : 'after 3000' command is executed.
20:17:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
20:17:28 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/bitstream/design_1_wrapper.bit"
20:17:28 INFO  : Context for 'APU' is selected.
20:17:28 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper_1_AND_LWIP/export/design_1_wrapper_1_AND_LWIP/hw/design_1_wrapper.xsa'.
20:17:28 INFO  : 'configparams force-mem-access 1' command is executed.
20:17:28 INFO  : Context for 'APU' is selected.
20:17:28 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/psinit/ps7_init.tcl' is done.
20:17:28 INFO  : 'ps7_init' command is executed.
20:17:29 INFO  : 'ps7_post_config' command is executed.
20:17:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:29 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/Debug/UDP_Server.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:17:29 INFO  : 'configparams force-mem-access 0' command is executed.
20:17:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper_1_AND_LWIP/export/design_1_wrapper_1_AND_LWIP/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/Debug/UDP_Server.elf
configparams force-mem-access 0
----------------End of Script----------------

20:17:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:29 INFO  : 'con' command is executed.
20:17:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:17:29 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\UDP_Server_system\_ide\scripts\debugger_udp_server-default.tcl'
20:18:48 INFO  : Checking for BSP changes to sync application flags for project 'UDP_Server'...
20:20:34 INFO  : Checking for BSP changes to sync application flags for project 'UDP_Server'...
20:20:48 INFO  : Disconnected from the channel tcfchan#7.
20:20:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:20:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:20:49 INFO  : 'jtag frequency' command is executed.
20:20:49 INFO  : Context for 'APU' is selected.
20:20:49 INFO  : System reset is completed.
20:20:52 INFO  : 'after 3000' command is executed.
20:20:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
20:20:54 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/bitstream/design_1_wrapper.bit"
20:20:54 INFO  : Context for 'APU' is selected.
20:20:54 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper_1_AND_LWIP/export/design_1_wrapper_1_AND_LWIP/hw/design_1_wrapper.xsa'.
20:20:54 INFO  : 'configparams force-mem-access 1' command is executed.
20:20:54 INFO  : Context for 'APU' is selected.
20:20:54 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/psinit/ps7_init.tcl' is done.
20:20:55 INFO  : 'ps7_init' command is executed.
20:20:55 INFO  : 'ps7_post_config' command is executed.
20:20:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:55 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/Debug/UDP_Server.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:20:55 INFO  : 'configparams force-mem-access 0' command is executed.
20:20:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper_1_AND_LWIP/export/design_1_wrapper_1_AND_LWIP/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/Debug/UDP_Server.elf
configparams force-mem-access 0
----------------End of Script----------------

20:20:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:55 INFO  : 'con' command is executed.
20:20:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:20:55 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\UDP_Server_system\_ide\scripts\debugger_udp_server-default.tcl'
20:25:18 INFO  : Checking for BSP changes to sync application flags for project 'UDP_Server'...
20:25:44 INFO  : Checking for BSP changes to sync application flags for project 'UDP_Server'...
20:26:03 INFO  : Disconnected from the channel tcfchan#8.
20:26:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:26:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:26:13 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:33:56 INFO  : Checking for BSP changes to sync application flags for project 'UDP_Server'...
20:34:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:34:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:34:02 INFO  : 'jtag frequency' command is executed.
20:34:02 INFO  : Context for 'APU' is selected.
20:34:02 INFO  : System reset is completed.
20:34:05 INFO  : 'after 3000' command is executed.
20:34:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
20:34:07 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/bitstream/design_1_wrapper.bit"
20:34:07 INFO  : Context for 'APU' is selected.
20:34:07 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper_1_AND_LWIP/export/design_1_wrapper_1_AND_LWIP/hw/design_1_wrapper.xsa'.
20:34:07 INFO  : 'configparams force-mem-access 1' command is executed.
20:34:07 INFO  : Context for 'APU' is selected.
20:34:07 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/psinit/ps7_init.tcl' is done.
20:34:07 INFO  : 'ps7_init' command is executed.
20:34:07 INFO  : 'ps7_post_config' command is executed.
20:34:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:08 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/Debug/UDP_Server.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:34:08 INFO  : 'configparams force-mem-access 0' command is executed.
20:34:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper_1_AND_LWIP/export/design_1_wrapper_1_AND_LWIP/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/Debug/UDP_Server.elf
configparams force-mem-access 0
----------------End of Script----------------

20:34:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:08 INFO  : 'con' command is executed.
20:34:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:34:08 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\UDP_Server_system\_ide\scripts\debugger_udp_server-default.tcl'
20:58:01 INFO  : Disconnected from the channel tcfchan#9.
20:58:25 INFO  : Checking for BSP changes to sync application flags for project 'UDP_Server'...
20:58:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:58:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:58:40 INFO  : 'jtag frequency' command is executed.
20:58:40 INFO  : Context for 'APU' is selected.
20:58:40 INFO  : System reset is completed.
20:58:43 INFO  : 'after 3000' command is executed.
20:58:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
20:58:45 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/bitstream/design_1_wrapper.bit"
20:58:45 INFO  : Context for 'APU' is selected.
20:58:45 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper_1_AND_LWIP/export/design_1_wrapper_1_AND_LWIP/hw/design_1_wrapper.xsa'.
20:58:45 INFO  : 'configparams force-mem-access 1' command is executed.
20:58:45 INFO  : Context for 'APU' is selected.
20:58:45 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/psinit/ps7_init.tcl' is done.
20:58:46 INFO  : 'ps7_init' command is executed.
20:58:46 INFO  : 'ps7_post_config' command is executed.
20:58:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:46 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/Debug/UDP_Server.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:58:46 INFO  : 'configparams force-mem-access 0' command is executed.
20:58:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper_1_AND_LWIP/export/design_1_wrapper_1_AND_LWIP/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/Debug/UDP_Server.elf
configparams force-mem-access 0
----------------End of Script----------------

20:58:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:46 INFO  : 'con' command is executed.
20:58:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:58:46 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\UDP_Server_system\_ide\scripts\debugger_udp_server-default.tcl'
21:06:54 INFO  : Disconnected from the channel tcfchan#10.
21:09:33 INFO  : Checking for BSP changes to sync application flags for project 'UDP_Server'...
21:09:59 INFO  : Checking for BSP changes to sync application flags for project 'UDP_Server'...
21:10:55 INFO  : Checking for BSP changes to sync application flags for project 'UDP_Server'...
21:11:10 INFO  : Checking for BSP changes to sync application flags for project 'UDP_Server'...
21:11:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:11:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:11:18 INFO  : 'jtag frequency' command is executed.
21:11:18 INFO  : Context for 'APU' is selected.
21:11:18 INFO  : System reset is completed.
21:11:21 INFO  : 'after 3000' command is executed.
21:11:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:11:24 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/bitstream/design_1_wrapper.bit"
21:11:24 INFO  : Context for 'APU' is selected.
21:11:24 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper_1_AND_LWIP/export/design_1_wrapper_1_AND_LWIP/hw/design_1_wrapper.xsa'.
21:11:24 INFO  : 'configparams force-mem-access 1' command is executed.
21:11:24 INFO  : Context for 'APU' is selected.
21:11:24 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/psinit/ps7_init.tcl' is done.
21:11:24 INFO  : 'ps7_init' command is executed.
21:11:24 INFO  : 'ps7_post_config' command is executed.
21:11:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:25 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/Debug/UDP_Server.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:11:25 INFO  : 'configparams force-mem-access 0' command is executed.
21:11:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper_1_AND_LWIP/export/design_1_wrapper_1_AND_LWIP/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/Debug/UDP_Server.elf
configparams force-mem-access 0
----------------End of Script----------------

21:11:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:25 INFO  : 'con' command is executed.
21:11:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:11:25 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\UDP_Server_system\_ide\scripts\debugger_udp_server-default.tcl'
21:12:09 INFO  : Checking for BSP changes to sync application flags for project 'UDP_Server'...
21:12:12 INFO  : Disconnected from the channel tcfchan#11.
21:12:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:12:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:12:20 INFO  : 'jtag frequency' command is executed.
21:12:20 INFO  : Context for 'APU' is selected.
21:12:20 INFO  : System reset is completed.
21:12:23 INFO  : 'after 3000' command is executed.
21:12:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:12:25 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/bitstream/design_1_wrapper.bit"
21:12:25 INFO  : Context for 'APU' is selected.
21:12:25 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper_1_AND_LWIP/export/design_1_wrapper_1_AND_LWIP/hw/design_1_wrapper.xsa'.
21:12:25 INFO  : 'configparams force-mem-access 1' command is executed.
21:12:25 INFO  : Context for 'APU' is selected.
21:12:25 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/psinit/ps7_init.tcl' is done.
21:12:26 INFO  : 'ps7_init' command is executed.
21:12:26 INFO  : 'ps7_post_config' command is executed.
21:12:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:26 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/Debug/UDP_Server.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:12:26 INFO  : 'configparams force-mem-access 0' command is executed.
21:12:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper_1_AND_LWIP/export/design_1_wrapper_1_AND_LWIP/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/Debug/UDP_Server.elf
configparams force-mem-access 0
----------------End of Script----------------

21:12:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:26 INFO  : 'con' command is executed.
21:12:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:12:26 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\UDP_Server_system\_ide\scripts\debugger_udp_server-default.tcl'
21:17:58 INFO  : Disconnected from the channel tcfchan#12.
21:17:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:18:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:18:00 INFO  : 'jtag frequency' command is executed.
21:18:00 INFO  : Context for 'APU' is selected.
21:18:00 INFO  : System reset is completed.
21:18:03 INFO  : 'after 3000' command is executed.
21:18:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:18:05 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/bitstream/design_1_wrapper.bit"
21:18:05 INFO  : Context for 'APU' is selected.
21:18:05 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper_1_AND_LWIP/export/design_1_wrapper_1_AND_LWIP/hw/design_1_wrapper.xsa'.
21:18:05 INFO  : 'configparams force-mem-access 1' command is executed.
21:18:05 INFO  : Context for 'APU' is selected.
21:18:05 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/psinit/ps7_init.tcl' is done.
21:18:05 INFO  : 'ps7_init' command is executed.
21:18:06 INFO  : 'ps7_post_config' command is executed.
21:18:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:18:06 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/Debug/UDP_Server.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:18:06 INFO  : 'configparams force-mem-access 0' command is executed.
21:18:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper_1_AND_LWIP/export/design_1_wrapper_1_AND_LWIP/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/Debug/UDP_Server.elf
configparams force-mem-access 0
----------------End of Script----------------

21:18:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:18:06 INFO  : 'con' command is executed.
21:18:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:18:06 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\UDP_Server_system\_ide\scripts\debugger_udp_server-default.tcl'
21:20:33 INFO  : Checking for BSP changes to sync application flags for project 'UDP_Server'...
21:25:11 INFO  : Checking for BSP changes to sync application flags for project 'UDP_Server'...
21:25:32 INFO  : Checking for BSP changes to sync application flags for project 'UDP_Server'...
21:25:37 INFO  : Disconnected from the channel tcfchan#13.
21:25:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:25:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:25:39 INFO  : 'jtag frequency' command is executed.
21:25:39 INFO  : Context for 'APU' is selected.
21:25:39 INFO  : System reset is completed.
21:25:42 INFO  : 'after 3000' command is executed.
21:25:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:25:44 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/bitstream/design_1_wrapper.bit"
21:25:44 INFO  : Context for 'APU' is selected.
21:25:44 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper_1_AND_LWIP/export/design_1_wrapper_1_AND_LWIP/hw/design_1_wrapper.xsa'.
21:25:44 INFO  : 'configparams force-mem-access 1' command is executed.
21:25:44 INFO  : Context for 'APU' is selected.
21:25:44 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/psinit/ps7_init.tcl' is done.
21:25:45 INFO  : 'ps7_init' command is executed.
21:25:45 INFO  : 'ps7_post_config' command is executed.
21:25:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:45 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/Debug/UDP_Server.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:25:45 INFO  : 'configparams force-mem-access 0' command is executed.
21:25:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper_1_AND_LWIP/export/design_1_wrapper_1_AND_LWIP/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/Debug/UDP_Server.elf
configparams force-mem-access 0
----------------End of Script----------------

21:25:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:45 INFO  : 'con' command is executed.
21:25:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:25:45 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\UDP_Server_system\_ide\scripts\debugger_udp_server-default.tcl'
21:28:17 INFO  : Checking for BSP changes to sync application flags for project 'UDP_Server'...
21:28:24 INFO  : Disconnected from the channel tcfchan#14.
21:28:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:28:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:28:34 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:28:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:28:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:28:51 INFO  : 'jtag frequency' command is executed.
21:28:51 INFO  : Context for 'APU' is selected.
21:28:51 INFO  : System reset is completed.
21:28:54 INFO  : 'after 3000' command is executed.
21:28:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:28:57 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/bitstream/design_1_wrapper.bit"
21:28:57 INFO  : Context for 'APU' is selected.
21:28:57 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper_1_AND_LWIP/export/design_1_wrapper_1_AND_LWIP/hw/design_1_wrapper.xsa'.
21:28:57 INFO  : 'configparams force-mem-access 1' command is executed.
21:28:57 INFO  : Context for 'APU' is selected.
21:28:57 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/psinit/ps7_init.tcl' is done.
21:28:57 INFO  : 'ps7_init' command is executed.
21:28:57 INFO  : 'ps7_post_config' command is executed.
21:28:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:58 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/Debug/UDP_Server.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:28:58 INFO  : 'configparams force-mem-access 0' command is executed.
21:28:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper_1_AND_LWIP/export/design_1_wrapper_1_AND_LWIP/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/Debug/UDP_Server.elf
configparams force-mem-access 0
----------------End of Script----------------

21:28:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:58 INFO  : 'con' command is executed.
21:28:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:28:58 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\UDP_Server_system\_ide\scripts\debugger_udp_server-default.tcl'
21:31:15 INFO  : Checking for BSP changes to sync application flags for project 'UDP_Server'...
21:31:17 INFO  : Disconnected from the channel tcfchan#15.
21:31:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:31:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:31:21 INFO  : 'jtag frequency' command is executed.
21:31:21 INFO  : Context for 'APU' is selected.
21:31:21 INFO  : System reset is completed.
21:31:24 INFO  : 'after 3000' command is executed.
21:31:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:31:26 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/bitstream/design_1_wrapper.bit"
21:31:26 INFO  : Context for 'APU' is selected.
21:31:26 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper_1_AND_LWIP/export/design_1_wrapper_1_AND_LWIP/hw/design_1_wrapper.xsa'.
21:31:26 INFO  : 'configparams force-mem-access 1' command is executed.
21:31:26 INFO  : Context for 'APU' is selected.
21:31:26 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/psinit/ps7_init.tcl' is done.
21:31:27 INFO  : 'ps7_init' command is executed.
21:31:27 INFO  : 'ps7_post_config' command is executed.
21:31:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:28 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/Debug/UDP_Server.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:31:28 INFO  : 'configparams force-mem-access 0' command is executed.
21:31:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper_1_AND_LWIP/export/design_1_wrapper_1_AND_LWIP/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/Debug/UDP_Server.elf
configparams force-mem-access 0
----------------End of Script----------------

21:31:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:28 INFO  : 'con' command is executed.
21:31:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:31:28 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\UDP_Server_system\_ide\scripts\debugger_udp_server-default.tcl'
21:31:52 INFO  : Disconnected from the channel tcfchan#16.
21:32:08 INFO  : Checking for BSP changes to sync application flags for project 'UDP_Server'...
21:32:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:32:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:32:14 INFO  : 'jtag frequency' command is executed.
21:32:14 INFO  : Context for 'APU' is selected.
21:32:14 INFO  : System reset is completed.
21:32:17 INFO  : 'after 3000' command is executed.
21:32:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:32:20 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/bitstream/design_1_wrapper.bit"
21:32:20 INFO  : Context for 'APU' is selected.
21:32:20 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper_1_AND_LWIP/export/design_1_wrapper_1_AND_LWIP/hw/design_1_wrapper.xsa'.
21:32:20 INFO  : 'configparams force-mem-access 1' command is executed.
21:32:20 INFO  : Context for 'APU' is selected.
21:32:20 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/psinit/ps7_init.tcl' is done.
21:32:20 INFO  : 'ps7_init' command is executed.
21:32:20 INFO  : 'ps7_post_config' command is executed.
21:32:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:21 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/Debug/UDP_Server.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:32:21 INFO  : 'configparams force-mem-access 0' command is executed.
21:32:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper_1_AND_LWIP/export/design_1_wrapper_1_AND_LWIP/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/UDP_Server/Debug/UDP_Server.elf
configparams force-mem-access 0
----------------End of Script----------------

21:32:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:21 INFO  : 'con' command is executed.
21:32:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:32:21 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\UDP_Server_system\_ide\scripts\debugger_udp_server-default.tcl'
