Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Feb  1 13:42:17 2025
| Host         : arix8 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 7 -file ./report/lenet5_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xczu7ev-ffvc1156-2-e
| Speed File   : -2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
|                                        Instance                                        |                                         Module                                        | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | URAM | DSP Blocks |
+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
| bd_0_wrapper                                                                           |                                                                                 (top) |       4677 |       4417 |       0 |  260 | 3083 |      7 |      0 |    0 |         37 |
|   bd_0_i                                                                               |                                                                                  bd_0 |       4677 |       4417 |       0 |  260 | 3083 |      7 |      0 |    0 |         37 |
|     hls_inst                                                                           |                                                                       bd_0_hls_inst_0 |       4677 |       4417 |       0 |  260 | 3083 |      7 |      0 |    0 |         37 |
|       (hls_inst)                                                                       |                                                                       bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|       inst                                                                             |                                                                bd_0_hls_inst_0_lenet5 |       4677 |       4417 |       0 |  260 | 3083 |      7 |      0 |    0 |         37 |
|         (inst)                                                                         |                                                                bd_0_hls_inst_0_lenet5 |          1 |          1 |       0 |    0 |    3 |      0 |      0 |    0 |          0 |
|         grp_CONVOLUTION_LAYER_1_fu_24                                                  |                                            bd_0_hls_inst_0_lenet5_CONVOLUTION_LAYER_1 |       4676 |       4416 |       0 |  260 | 3080 |      7 |      0 |    0 |         37 |
|           (grp_CONVOLUTION_LAYER_1_fu_24)                                              |                                            bd_0_hls_inst_0_lenet5_CONVOLUTION_LAYER_1 |          0 |          0 |       0 |    0 |   12 |      0 |      0 |    0 |          0 |
|           IBRAM_U                                                                      |                        bd_0_hls_inst_0_lenet5_CONVOLUTION_LAYER_1_IBRAM_RAM_AUTO_1R1W |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|           OBRAM_1_U                                                                    |                        bd_0_hls_inst_0_lenet5_CONVOLUTION_LAYER_1_OBRAM_RAM_AUTO_1R1W |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|           OBRAM_2_U                                                                    |                      bd_0_hls_inst_0_lenet5_CONVOLUTION_LAYER_1_OBRAM_RAM_AUTO_1R1W_0 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|           OBRAM_3_U                                                                    |                      bd_0_hls_inst_0_lenet5_CONVOLUTION_LAYER_1_OBRAM_RAM_AUTO_1R1W_1 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|           OBRAM_4_U                                                                    |                      bd_0_hls_inst_0_lenet5_CONVOLUTION_LAYER_1_OBRAM_RAM_AUTO_1R1W_2 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|           OBRAM_5_U                                                                    |                      bd_0_hls_inst_0_lenet5_CONVOLUTION_LAYER_1_OBRAM_RAM_AUTO_1R1W_3 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|           OBRAM_U                                                                      |                      bd_0_hls_inst_0_lenet5_CONVOLUTION_LAYER_1_OBRAM_RAM_AUTO_1R1W_4 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|           fadd_32ns_32ns_32_4_full_dsp_1_U48                                           |                                 bd_0_hls_inst_0_lenet5_fadd_32ns_32ns_32_4_full_dsp_1 |        258 |        258 |       0 |    0 |  235 |      0 |      0 |    0 |          2 |
|             (fadd_32ns_32ns_32_4_full_dsp_1_U48)                                       |                                 bd_0_hls_inst_0_lenet5_fadd_32ns_32ns_32_4_full_dsp_1 |          0 |          0 |       0 |    0 |   96 |      0 |      0 |    0 |          0 |
|             lenet5_fadd_32ns_32ns_32_4_full_dsp_1_ip_u                                 |                          bd_0_hls_inst_0_lenet5_fadd_32ns_32ns_32_4_full_dsp_1_ip_503 |        258 |        258 |       0 |    0 |  139 |      0 |      0 |    0 |          2 |
|               (lenet5_fadd_32ns_32ns_32_4_full_dsp_1_ip_u)                             |                          bd_0_hls_inst_0_lenet5_fadd_32ns_32ns_32_4_full_dsp_1_ip_503 |         32 |         32 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|               inst                                                                     |                                             bd_0_hls_inst_0_floating_point_v7_1_19__4 |        226 |        226 |       0 |    0 |  139 |      0 |      0 |    0 |          2 |
|           fadd_32ns_32ns_32_4_full_dsp_1_U49                                           |                               bd_0_hls_inst_0_lenet5_fadd_32ns_32ns_32_4_full_dsp_1_5 |        258 |        258 |       0 |    0 |  235 |      0 |      0 |    0 |          2 |
|             (fadd_32ns_32ns_32_4_full_dsp_1_U49)                                       |                               bd_0_hls_inst_0_lenet5_fadd_32ns_32ns_32_4_full_dsp_1_5 |          0 |          0 |       0 |    0 |   96 |      0 |      0 |    0 |          0 |
|             lenet5_fadd_32ns_32ns_32_4_full_dsp_1_ip_u                                 |                          bd_0_hls_inst_0_lenet5_fadd_32ns_32ns_32_4_full_dsp_1_ip_436 |        258 |        258 |       0 |    0 |  139 |      0 |      0 |    0 |          2 |
|               (lenet5_fadd_32ns_32ns_32_4_full_dsp_1_ip_u)                             |                          bd_0_hls_inst_0_lenet5_fadd_32ns_32ns_32_4_full_dsp_1_ip_436 |         32 |         32 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|               inst                                                                     |                                             bd_0_hls_inst_0_floating_point_v7_1_19__5 |        226 |        226 |       0 |    0 |  139 |      0 |      0 |    0 |          2 |
|           fadd_32ns_32ns_32_4_full_dsp_1_U50                                           |                               bd_0_hls_inst_0_lenet5_fadd_32ns_32ns_32_4_full_dsp_1_6 |        258 |        258 |       0 |    0 |  235 |      0 |      0 |    0 |          2 |
|             (fadd_32ns_32ns_32_4_full_dsp_1_U50)                                       |                               bd_0_hls_inst_0_lenet5_fadd_32ns_32ns_32_4_full_dsp_1_6 |          0 |          0 |       0 |    0 |   96 |      0 |      0 |    0 |          0 |
|             lenet5_fadd_32ns_32ns_32_4_full_dsp_1_ip_u                                 |                          bd_0_hls_inst_0_lenet5_fadd_32ns_32ns_32_4_full_dsp_1_ip_369 |        258 |        258 |       0 |    0 |  139 |      0 |      0 |    0 |          2 |
|               (lenet5_fadd_32ns_32ns_32_4_full_dsp_1_ip_u)                             |                          bd_0_hls_inst_0_lenet5_fadd_32ns_32ns_32_4_full_dsp_1_ip_369 |         32 |         32 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|               inst                                                                     |                                                bd_0_hls_inst_0_floating_point_v7_1_19 |        226 |        226 |       0 |    0 |  139 |      0 |      0 |    0 |          2 |
|           fmul_32ns_32ns_32_3_max_dsp_1_U51                                            |                                  bd_0_hls_inst_0_lenet5_fmul_32ns_32ns_32_3_max_dsp_1 |        173 |        173 |       0 |    0 |   98 |      0 |      0 |    0 |          3 |
|             (fmul_32ns_32ns_32_3_max_dsp_1_U51)                                        |                                  bd_0_hls_inst_0_lenet5_fmul_32ns_32ns_32_3_max_dsp_1 |         32 |         32 |       0 |    0 |   65 |      0 |      0 |    0 |          0 |
|             lenet5_fmul_32ns_32ns_32_3_max_dsp_1_ip_u                                  |                           bd_0_hls_inst_0_lenet5_fmul_32ns_32ns_32_3_max_dsp_1_ip_350 |        141 |        141 |       0 |    0 |   33 |      0 |      0 |    0 |          3 |
|               (lenet5_fmul_32ns_32ns_32_3_max_dsp_1_ip_u)                              |                           bd_0_hls_inst_0_lenet5_fmul_32ns_32ns_32_3_max_dsp_1_ip_350 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|               inst                                                                     |                                bd_0_hls_inst_0_floating_point_v7_1_19__parameterized0 |        141 |        141 |       0 |    0 |   33 |      0 |      0 |    0 |          3 |
|           grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56                   |               bd_0_hls_inst_0_lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL |       1877 |       1663 |       0 |  214 | 1472 |      0 |      0 |    0 |         21 |
|             (grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56)               |               bd_0_hls_inst_0_lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL |        409 |        195 |       0 |  214 |  504 |      0 |      0 |    0 |          0 |
|             fadd_32ns_32ns_32_4_full_dsp_1_U6                                          |                              bd_0_hls_inst_0_lenet5_fadd_32ns_32ns_32_4_full_dsp_1_92 |        242 |        242 |       0 |    0 |  203 |      0 |      0 |    0 |          2 |
|               (fadd_32ns_32ns_32_4_full_dsp_1_U6)                                      |                              bd_0_hls_inst_0_lenet5_fadd_32ns_32ns_32_4_full_dsp_1_92 |          0 |          0 |       0 |    0 |   64 |      0 |      0 |    0 |          0 |
|               lenet5_fadd_32ns_32ns_32_4_full_dsp_1_ip_u                               |                          bd_0_hls_inst_0_lenet5_fadd_32ns_32ns_32_4_full_dsp_1_ip_283 |        242 |        242 |       0 |    0 |  139 |      0 |      0 |    0 |          2 |
|             fadd_32ns_32ns_32_4_full_dsp_1_U7                                          |                              bd_0_hls_inst_0_lenet5_fadd_32ns_32ns_32_4_full_dsp_1_93 |        242 |        242 |       0 |    0 |  203 |      0 |      0 |    0 |          2 |
|               (fadd_32ns_32ns_32_4_full_dsp_1_U7)                                      |                              bd_0_hls_inst_0_lenet5_fadd_32ns_32ns_32_4_full_dsp_1_93 |          0 |          0 |       0 |    0 |   64 |      0 |      0 |    0 |          0 |
|               lenet5_fadd_32ns_32ns_32_4_full_dsp_1_ip_u                               |                          bd_0_hls_inst_0_lenet5_fadd_32ns_32ns_32_4_full_dsp_1_ip_216 |        242 |        242 |       0 |    0 |  139 |      0 |      0 |    0 |          2 |
|             fadd_32ns_32ns_32_4_full_dsp_1_U8                                          |                              bd_0_hls_inst_0_lenet5_fadd_32ns_32ns_32_4_full_dsp_1_94 |        242 |        242 |       0 |    0 |  203 |      0 |      0 |    0 |          2 |
|               (fadd_32ns_32ns_32_4_full_dsp_1_U8)                                      |                              bd_0_hls_inst_0_lenet5_fadd_32ns_32ns_32_4_full_dsp_1_94 |          0 |          0 |       0 |    0 |   64 |      0 |      0 |    0 |          0 |
|               lenet5_fadd_32ns_32ns_32_4_full_dsp_1_ip_u                               |                              bd_0_hls_inst_0_lenet5_fadd_32ns_32ns_32_4_full_dsp_1_ip |        242 |        242 |       0 |    0 |  139 |      0 |      0 |    0 |          2 |
|             flow_control_loop_pipe_sequential_init_U                                   |                      bd_0_hls_inst_0_lenet5_flow_control_loop_pipe_sequential_init_95 |          5 |          5 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|             fmul_32ns_32ns_32_3_max_dsp_1_U10                                          |                               bd_0_hls_inst_0_lenet5_fmul_32ns_32ns_32_3_max_dsp_1_96 |        157 |        157 |       0 |    0 |   97 |      0 |      0 |    0 |          3 |
|               (fmul_32ns_32ns_32_3_max_dsp_1_U10)                                      |                               bd_0_hls_inst_0_lenet5_fmul_32ns_32ns_32_3_max_dsp_1_96 |         16 |         16 |       0 |    0 |   64 |      0 |      0 |    0 |          0 |
|               lenet5_fmul_32ns_32ns_32_3_max_dsp_1_ip_u                                |                           bd_0_hls_inst_0_lenet5_fmul_32ns_32ns_32_3_max_dsp_1_ip_161 |        141 |        141 |       0 |    0 |   33 |      0 |      0 |    0 |          3 |
|             fmul_32ns_32ns_32_3_max_dsp_1_U11                                          |                               bd_0_hls_inst_0_lenet5_fmul_32ns_32ns_32_3_max_dsp_1_97 |        157 |        157 |       0 |    0 |   65 |      0 |      0 |    0 |          3 |
|               (fmul_32ns_32ns_32_3_max_dsp_1_U11)                                      |                               bd_0_hls_inst_0_lenet5_fmul_32ns_32ns_32_3_max_dsp_1_97 |         16 |         16 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|               lenet5_fmul_32ns_32ns_32_3_max_dsp_1_ip_u                                |                           bd_0_hls_inst_0_lenet5_fmul_32ns_32ns_32_3_max_dsp_1_ip_142 |        141 |        141 |       0 |    0 |   33 |      0 |      0 |    0 |          3 |
|             fmul_32ns_32ns_32_3_max_dsp_1_U12                                          |                               bd_0_hls_inst_0_lenet5_fmul_32ns_32ns_32_3_max_dsp_1_98 |        141 |        141 |       0 |    0 |   65 |      0 |      0 |    0 |          3 |
|               (fmul_32ns_32ns_32_3_max_dsp_1_U12)                                      |                               bd_0_hls_inst_0_lenet5_fmul_32ns_32ns_32_3_max_dsp_1_98 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|               lenet5_fmul_32ns_32ns_32_3_max_dsp_1_ip_u                                |                           bd_0_hls_inst_0_lenet5_fmul_32ns_32ns_32_3_max_dsp_1_ip_123 |        141 |        141 |       0 |    0 |   33 |      0 |      0 |    0 |          3 |
|             fmul_32ns_32ns_32_3_max_dsp_1_U13                                          |                               bd_0_hls_inst_0_lenet5_fmul_32ns_32ns_32_3_max_dsp_1_99 |        141 |        141 |       0 |    0 |   65 |      0 |      0 |    0 |          3 |
|               (fmul_32ns_32ns_32_3_max_dsp_1_U13)                                      |                               bd_0_hls_inst_0_lenet5_fmul_32ns_32ns_32_3_max_dsp_1_99 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|               lenet5_fmul_32ns_32ns_32_3_max_dsp_1_ip_u                                |                           bd_0_hls_inst_0_lenet5_fmul_32ns_32ns_32_3_max_dsp_1_ip_104 |        141 |        141 |       0 |    0 |   33 |      0 |      0 |    0 |          3 |
|             fmul_32ns_32ns_32_3_max_dsp_1_U14                                          |                              bd_0_hls_inst_0_lenet5_fmul_32ns_32ns_32_3_max_dsp_1_100 |        141 |        141 |       0 |    0 |   65 |      0 |      0 |    0 |          3 |
|               (fmul_32ns_32ns_32_3_max_dsp_1_U14)                                      |                              bd_0_hls_inst_0_lenet5_fmul_32ns_32ns_32_3_max_dsp_1_100 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|               lenet5_fmul_32ns_32ns_32_3_max_dsp_1_ip_u                                |                               bd_0_hls_inst_0_lenet5_fmul_32ns_32ns_32_3_max_dsp_1_ip |        141 |        141 |       0 |    0 |   33 |      0 |      0 |    0 |          3 |
|           grp_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_fu_67     | bd_0_hls_inst_0_lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3 |       1812 |       1766 |       0 |   46 |  758 |      0 |      0 |    0 |          7 |
|             (grp_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_fu_67) | bd_0_hls_inst_0_lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3 |        149 |        116 |       0 |   33 |  189 |      0 |      0 |    0 |          0 |
|             fdiv_32ns_32ns_32_9_no_dsp_1_U29                                           |                                   bd_0_hls_inst_0_lenet5_fdiv_32ns_32ns_32_9_no_dsp_1 |        678 |        678 |       0 |    0 |  293 |      0 |      0 |    0 |          0 |
|               (fdiv_32ns_32ns_32_9_no_dsp_1_U29)                                       |                                   bd_0_hls_inst_0_lenet5_fdiv_32ns_32ns_32_9_no_dsp_1 |          0 |          0 |       0 |    0 |   64 |      0 |      0 |    0 |          0 |
|               lenet5_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u                                 |                                bd_0_hls_inst_0_lenet5_fdiv_32ns_32ns_32_9_no_dsp_1_ip |        678 |        678 |       0 |    0 |  229 |      0 |      0 |    0 |          0 |
|             fexp_32ns_32ns_32_8_full_dsp_1_U30                                         |                                 bd_0_hls_inst_0_lenet5_fexp_32ns_32ns_32_8_full_dsp_1 |        893 |        880 |       0 |   13 |  274 |      0 |      0 |    0 |          7 |
|               (fexp_32ns_32ns_32_8_full_dsp_1_U30)                                     |                                 bd_0_hls_inst_0_lenet5_fexp_32ns_32ns_32_8_full_dsp_1 |         16 |         16 |       0 |    0 |   64 |      0 |      0 |    0 |          0 |
|               lenet5_fexp_32ns_32ns_32_8_full_dsp_1_ip_u                               |                              bd_0_hls_inst_0_lenet5_fexp_32ns_32ns_32_8_full_dsp_1_ip |        877 |        864 |       0 |   13 |  210 |      0 |      0 |    0 |          7 |
|             flow_control_loop_pipe_sequential_init_U                                   |                       bd_0_hls_inst_0_lenet5_flow_control_loop_pipe_sequential_init_7 |         92 |         92 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3_fu_48             |         bd_0_hls_inst_0_lenet5_CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3 |         40 |         40 |       0 |    0 |   35 |      0 |      0 |    0 |          0 |
|             (grp_CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3_fu_48)         |         bd_0_hls_inst_0_lenet5_CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3 |          1 |          1 |       0 |    0 |   33 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                   |                         bd_0_hls_inst_0_lenet5_flow_control_loop_pipe_sequential_init |         39 |         39 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+


