----
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
use ieee.std_logic_unsigned.all;
USE work.cond_compilation_package_pipeline.all;
USE work.aux_package_pipeline.all;


ENTITY tb_RV32IM_pipeline IS
	generic( 
		WORD_GRANULARITY 	: boolean 	:= G_WORD_GRANULARITY;
		MODELSIM 					: integer 	:= G_MODELSIM;
		DATA_BUS_WIDTH 		: integer 	:= 32;
		ITCM_ADDR_WIDTH 	: integer 	:= G_ADDRWIDTH;
		DTCM_ADDR_WIDTH 	: integer 	:= G_ADDRWIDTH;
		PC_WIDTH 					: integer 	:= G_PC_WIDTH;
		MA_WIDTH 					: integer 	:= G_MA_WIDTH;
		DATA_WORDS_NUM 		: integer 	:= G_DATA_WORDSNUM;
		CLK_CNT_WIDTH 		: integer 	:= 16
	);
END tb_RV32IM_pipeline ;


ARCHITECTURE struct OF tb_RV32IM_pipeline IS
	--Inputs
	SIGNAL rst_i		 					:	STD_LOGIC;
	SIGNAL clk_i							:	STD_LOGIC;
	
	--Outputs (used for Verification and FPGA Velidation(Signal-TAP))
	SIGNAL clkcnt_o	:STD_LOGIC_VECTOR(CLK_CNT_WIDTH-1 DOWNTO 0);
	signal IFpc_o	:STD_LOGIC_VECTOR(PC_WIDTH-1 DOWNTO 0);
	SIGNAL IFinstruction_o :STD_LOGIC_VECTOR(DATA_BUS_WIDTH-1 DOWNTO 0);
	SIGNAL IDinstruction_o	:STD_LOGIC_VECTOR(DATA_BUS_WIDTH-1 DOWNTO 0);
	signal IDpc_o	:STD_LOGIC_VECTOR(PC_WIDTH-1 DOWNTO 0);
	SIGNAL EXinstruction_o	:STD_LOGIC_VECTOR(DATA_BUS_WIDTH-1 DOWNTO 0);
	signal EXpc_o	:STD_LOGIC_VECTOR(PC_WIDTH-1 DOWNTO 0);
	SIGNAL MEMinstruction_o	:STD_LOGIC_VECTOR(DATA_BUS_WIDTH-1 DOWNTO 0);
	signal MEMpc_o	:STD_LOGIC_VECTOR(PC_WIDTH-1 DOWNTO 0);
	SIGNAL WBinstruction_o	:STD_LOGIC_VECTOR(DATA_BUS_WIDTH-1 DOWNTO 0);
	signal WBpc_o		:STD_LOGIC_VECTOR(PC_WIDTH-1 DOWNTO 0);
	SIGNAL STRIGGER_o : STD_LOGIC;
	SIGNAL FHCNT_o	:STD_LOGIC_VECTOR(7 DOWNTO 0);
	SIGNAL STCNT_o : STD_LOGIC_VECTOR(7 DOWNTO 0);
	SIGNAL BPADDR_i 		: STD_LOGIC_VECTOR(7 DOWNTO 0) := x"FF";

   
BEGIN
	CORE : RV32I_CORE_pipeline
	generic map(
		WORD_GRANULARITY 	=> WORD_GRANULARITY,
		MODELSIM 					=> MODELSIM,
		DATA_BUS_WIDTH		=> DATA_BUS_WIDTH,
		ITCM_ADDR_WIDTH		=> ITCM_ADDR_WIDTH,
		DTCM_ADDR_WIDTH		=> DTCM_ADDR_WIDTH,
		PC_WIDTH					=> PC_WIDTH,
		MA_WIDTH					=> MA_WIDTH,
		DATA_WORDS_NUM		=> DATA_WORDS_NUM,
		CLK_CNT_WIDTH			=> CLK_CNT_WIDTH
	)
	PORT MAP (
		--Inputs
		rst_i           	=> rst_i,
		clk_i           	=> clk_i,
		BPADDR_i			=> BPADDR_i,
		--Outputs
		clkcnt_o		=>clkcnt_o,
		IFpc_o			=> IFpc_o,
		IFinstruction_o =>IFinstruction_o,
		IDpc_o			=> IDpc_o,
		IDinstruction_o	=> IDinstruction_o,
		EXpc_o			=> EXpc_o,
		EXinstruction_o =>EXinstruction_o,
		MEMpc_o 		=> MEMpc_o,
		MEMinstruction_o=> MEMinstruction_o,
		WBpc_o			=> WBpc_o,
		WBinstruction_o =>WBinstruction_o,
		STRIGGER_o 		=> 		STRIGGER_o	,										
		FHCNT_o			=> FHCNT_o,
		STCNT_o			=>STCNT_o
	);	
--------------------------------------------------------------------	
	gen_clk : -- MCLK cycle = 100nsec = 0.1usec
	process
  begin
		clk_i <= '1';
		wait for 50 ns;
		clk_i <= not clk_i;
		wait for 50 ns;
  end process;
	
	gen_rst : 
	process
  begin
		rst_i <='1','0' after 150 ns;
		wait;
  end process;
--------------------------------------------------------------------		
END struct;