/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [8:0] _01_;
  reg [7:0] _02_;
  reg [6:0] _03_;
  reg [22:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire [16:0] celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [9:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [8:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [28:0] celloutsig_0_38z;
  wire [16:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [10:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [11:0] celloutsig_0_44z;
  wire [10:0] celloutsig_0_45z;
  wire [6:0] celloutsig_0_46z;
  wire [7:0] celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire [7:0] celloutsig_0_57z;
  wire [3:0] celloutsig_0_59z;
  wire [6:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_60z;
  wire [4:0] celloutsig_0_64z;
  wire [21:0] celloutsig_0_6z;
  wire celloutsig_0_73z;
  wire celloutsig_0_75z;
  wire [4:0] celloutsig_0_76z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_88z;
  wire [2:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [16:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_31z = in_data[65] ? celloutsig_0_2z : celloutsig_0_6z[8];
  assign celloutsig_0_16z = celloutsig_0_0z ? in_data[50] : celloutsig_0_2z;
  assign celloutsig_0_43z = celloutsig_0_26z ? celloutsig_0_23z : celloutsig_0_37z;
  assign celloutsig_1_5z = celloutsig_1_4z[7] ? celloutsig_1_0z : celloutsig_1_3z;
  assign celloutsig_0_10z = in_data[23] ? celloutsig_0_3z[4] : celloutsig_0_3z[12];
  assign celloutsig_0_17z = celloutsig_0_2z ? celloutsig_0_3z[3] : celloutsig_0_6z[1];
  assign celloutsig_0_18z = celloutsig_0_10z ? celloutsig_0_0z : celloutsig_0_6z[19];
  assign celloutsig_0_25z = in_data[11] ? celloutsig_0_3z[15] : celloutsig_0_11z[0];
  assign celloutsig_0_34z = ~_00_;
  assign celloutsig_0_40z = ~in_data[77];
  assign celloutsig_0_54z = ~celloutsig_0_33z;
  assign celloutsig_0_7z = ~in_data[38];
  assign celloutsig_1_3z = ~in_data[178];
  assign celloutsig_1_11z = ~celloutsig_1_0z;
  assign celloutsig_0_12z = ~celloutsig_0_1z[0];
  assign celloutsig_0_13z = ~celloutsig_0_16z;
  assign celloutsig_0_22z = ~celloutsig_0_19z[3];
  assign celloutsig_0_35z = celloutsig_0_1z[14:6] + { celloutsig_0_3z[11:8], celloutsig_0_34z, _00_, _01_[2:0] };
  assign celloutsig_0_45z = { celloutsig_0_44z[11:6], celloutsig_0_18z, celloutsig_0_40z, celloutsig_0_15z, celloutsig_0_43z, celloutsig_0_7z } + { celloutsig_0_3z[15:6], celloutsig_0_42z };
  assign celloutsig_0_5z = { celloutsig_0_1z[6:1], celloutsig_0_0z } + celloutsig_0_1z[10:4];
  assign celloutsig_0_88z = { celloutsig_0_76z[3:2], celloutsig_0_59z } + celloutsig_0_53z[5:0];
  assign celloutsig_1_4z = { in_data[144:140], celloutsig_1_1z, celloutsig_1_1z } + { in_data[182:173], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_1z = { in_data[25:11], celloutsig_0_0z, celloutsig_0_0z } + in_data[49:33];
  always_ff @(posedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _02_ <= 8'h00;
    else _02_ <= { celloutsig_0_11z[2:1], _00_, _01_[2:0], celloutsig_0_25z, celloutsig_0_36z };
  reg [3:0] _29_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _29_ <= 4'h0;
    else _29_ <= { celloutsig_0_53z[7:5], celloutsig_0_75z };
  assign out_data[3:0] = _29_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _03_ <= 7'h00;
    else _03_ <= { in_data[44:39], celloutsig_0_2z };
  reg [3:0] _31_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _31_ <= 4'h0;
    else _31_ <= { celloutsig_0_8z[1], celloutsig_0_9z };
  assign { _00_, _01_[2:0] } = _31_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _04_ <= 23'h000000;
    else _04_ <= { in_data[86:66], celloutsig_0_0z, celloutsig_0_26z };
  assign celloutsig_0_37z = { celloutsig_0_32z[8:1], celloutsig_0_34z, celloutsig_0_31z } && { celloutsig_0_35z, celloutsig_0_36z };
  assign celloutsig_0_73z = { celloutsig_0_57z[7:2], celloutsig_0_18z, celloutsig_0_27z, celloutsig_0_54z, celloutsig_0_43z } && { celloutsig_0_44z[10:5], _00_, _01_[2:0] };
  assign celloutsig_0_75z = { _02_[6], _00_, _01_[2:0], celloutsig_0_26z } && _02_[7:2];
  assign celloutsig_0_15z = { celloutsig_0_3z[13:11], celloutsig_0_7z } && celloutsig_0_3z[4:1];
  assign celloutsig_0_23z = celloutsig_0_5z[6:3] && { celloutsig_0_6z[3:1], celloutsig_0_16z };
  assign celloutsig_0_26z = in_data[91:83] && { _01_[1], celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_0_27z = celloutsig_0_3z[14:4] && { in_data[91:82], celloutsig_0_22z };
  assign celloutsig_0_0z = in_data[14:12] !== in_data[77:75];
  assign celloutsig_0_33z = { celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_31z, celloutsig_0_5z, celloutsig_0_23z, celloutsig_0_22z, celloutsig_0_17z, celloutsig_0_26z } !== { in_data[21:15], celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_32z, celloutsig_0_17z };
  assign celloutsig_0_36z = { _03_[1:0], celloutsig_0_26z, celloutsig_0_10z } !== { _03_[2:0], celloutsig_0_12z };
  assign celloutsig_0_42z = { celloutsig_0_41z[8:0], celloutsig_0_26z, celloutsig_0_33z } !== celloutsig_0_41z;
  assign celloutsig_1_0z = in_data[113:108] !== in_data[107:102];
  assign celloutsig_1_2z = in_data[171:159] !== { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_19z = { in_data[124:113], celloutsig_1_0z } !== { celloutsig_1_4z[14:4], celloutsig_1_11z, celloutsig_1_5z };
  assign celloutsig_0_2z = celloutsig_0_1z[11:9] !== in_data[24:22];
  assign celloutsig_0_44z = { celloutsig_0_30z[3:1], celloutsig_0_35z } >> { celloutsig_0_38z[13:4], celloutsig_0_31z, celloutsig_0_18z };
  assign celloutsig_0_46z = { celloutsig_0_41z[6:1], celloutsig_0_34z } >> celloutsig_0_5z;
  assign celloutsig_0_53z = { celloutsig_0_1z[6:0], celloutsig_0_23z } >> { celloutsig_0_45z[9], celloutsig_0_34z, celloutsig_0_19z, celloutsig_0_26z };
  assign celloutsig_0_57z = { celloutsig_0_41z[9:8], celloutsig_0_26z, celloutsig_0_10z, celloutsig_0_30z } >> { celloutsig_0_35z[6:2], celloutsig_0_9z };
  assign celloutsig_0_60z = { celloutsig_0_9z, celloutsig_0_13z } >> { celloutsig_0_46z[5:3], celloutsig_0_13z };
  assign celloutsig_0_64z = celloutsig_0_11z[5:1] >> { celloutsig_0_45z[4], celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_0_76z = { celloutsig_0_12z, celloutsig_0_60z } >> { celloutsig_0_64z[4:1], celloutsig_0_73z };
  assign celloutsig_0_8z = celloutsig_0_3z[13:11] >> celloutsig_0_5z[2:0];
  assign celloutsig_0_9z = { celloutsig_0_8z[1:0], celloutsig_0_0z } >> { celloutsig_0_3z[4], celloutsig_0_16z, celloutsig_0_16z };
  assign celloutsig_1_1z = { in_data[107:104], celloutsig_1_0z, celloutsig_1_0z } >> { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_11z = { celloutsig_0_3z[9:4], celloutsig_0_7z } >> { celloutsig_0_6z[20:15], celloutsig_0_16z };
  assign celloutsig_0_19z = { _03_[6:5], celloutsig_0_9z } >> celloutsig_0_1z[7:3];
  assign celloutsig_0_30z = { celloutsig_0_11z[5:3], celloutsig_0_10z } >> { celloutsig_0_1z[5:3], celloutsig_0_18z };
  assign celloutsig_0_3z = celloutsig_0_1z << in_data[71:55];
  assign celloutsig_0_32z = { _04_[19:11], celloutsig_0_22z } << { celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_27z, celloutsig_0_12z };
  assign celloutsig_0_38z = { celloutsig_0_11z[0], _04_, celloutsig_0_25z, celloutsig_0_30z } << { celloutsig_0_3z[13:0], celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_23z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_17z };
  assign celloutsig_0_41z = { celloutsig_0_19z[2], celloutsig_0_16z, celloutsig_0_35z } << { celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_22z, celloutsig_0_15z, celloutsig_0_22z };
  assign celloutsig_0_59z = celloutsig_0_35z[6:3] << celloutsig_0_5z[3:0];
  assign celloutsig_0_6z = { in_data[32:18], celloutsig_0_5z } << { celloutsig_0_5z[0], celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_2z };
  assign _01_[8:3] = { celloutsig_0_3z[11:8], celloutsig_0_34z, _00_ };
  assign { out_data[128], out_data[96], out_data[37:32] } = { celloutsig_1_1z[0], celloutsig_1_19z, celloutsig_0_88z };
endmodule
