glabel cpuCompile_W_CVT_SD
/* 80034314 0002F834  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 80034318 0002F838  7C 08 02 A6 */	mflr r0
/* 8003431C 0002F83C  3C A0 30 00 */	lis r5, 0x30000038@ha
/* 80034320 0002F840  90 01 00 24 */	stw r0, 0x24(r1)
/* 80034324 0002F844  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 80034328 0002F848  7C 9F 23 78 */	mr r31, r4
/* 8003432C 0002F84C  38 85 00 38 */	addi r4, r5, 0x30000038@l
/* 80034330 0002F850  93 C1 00 18 */	stw r30, 0x18(r1)
/* 80034334 0002F854  7C 7E 1B 78 */	mr r30, r3
/* 80034338 0002F858  38 61 00 08 */	addi r3, r1, 8
/* 8003433C 0002F85C  48 05 1C 0D */	bl xlHeapTake
/* 80034340 0002F860  2C 03 00 00 */	cmpwi r3, 0
/* 80034344 0002F864  40 82 00 0C */	bne lbl_80034350
/* 80034348 0002F868  38 60 00 00 */	li r3, 0
/* 8003434C 0002F86C  48 00 00 E4 */	b lbl_80034430
lbl_80034350:
/* 80034350 0002F870  80 61 00 08 */	lwz r3, 8(r1)
/* 80034354 0002F874  38 1E 00 48 */	addi r0, r30, 0x48
/* 80034358 0002F878  7D 9E 00 50 */	subf r12, r30, r0
/* 8003435C 0002F87C  3C 80 6C A6 */	lis r4, 0x6CA58000@ha
/* 80034360 0002F880  90 7F 00 00 */	stw r3, 0(r31)
/* 80034364 0002F884  38 04 80 00 */	addi r0, r4, 0x6CA58000@l
/* 80034368 0002F888  3C 6C 90 A3 */	addis r3, r12, 0x90a3
/* 8003436C 0002F88C  3C C0 3C A1 */	lis r6, 0x3CA08000@ha
/* 80034370 0002F890  81 01 00 08 */	lwz r8, 8(r1)
/* 80034374 0002F894  39 46 80 00 */	addi r10, r6, 0x3CA08000@l
/* 80034378 0002F898  3C E0 3C C0 */	lis r7, 0x3CC04330@ha
/* 8003437C 0002F89C  3C A0 FC 20 */	lis r5, 0xFC200828@ha
/* 80034380 0002F8A0  90 08 00 00 */	stw r0, 0(r8)
/* 80034384 0002F8A4  38 07 43 30 */	addi r0, r7, 0x3CC04330@l
/* 80034388 0002F8A8  39 05 08 28 */	addi r8, r5, 0xFC200828@l
/* 8003438C 0002F8AC  38 63 00 04 */	addi r3, r3, 4
/* 80034390 0002F8B0  80 E1 00 08 */	lwz r7, 8(r1)
/* 80034394 0002F8B4  3F EC 90 C3 */	addis r31, r12, 0x90c3
/* 80034398 0002F8B8  3D 6C C8 03 */	addis r11, r12, 0xc803
/* 8003439C 0002F8BC  3D 2C C8 23 */	addis r9, r12, 0xc823
/* 800343A0 0002F8C0  90 07 00 04 */	stw r0, 4(r7)
/* 800343A4 0002F8C4  3C 80 4E 80 */	lis r4, 0x4E800020@ha
/* 800343A8 0002F8C8  38 04 00 20 */	addi r0, r4, 0x4E800020@l
/* 800343AC 0002F8CC  3C E0 38 A0 */	lis r7, 0x38a0
/* 800343B0 0002F8D0  80 A1 00 08 */	lwz r5, 8(r1)
/* 800343B4 0002F8D4  3C CC 90 A3 */	addis r6, r12, 0x90a3
/* 800343B8 0002F8D8  38 80 00 38 */	li r4, 0x38
/* 800343BC 0002F8DC  90 65 00 08 */	stw r3, 8(r5)
/* 800343C0 0002F8E0  80 A1 00 08 */	lwz r5, 8(r1)
/* 800343C4 0002F8E4  93 E5 00 0C */	stw r31, 0xc(r5)
/* 800343C8 0002F8E8  80 A1 00 08 */	lwz r5, 8(r1)
/* 800343CC 0002F8EC  91 65 00 10 */	stw r11, 0x10(r5)
/* 800343D0 0002F8F0  80 A1 00 08 */	lwz r5, 8(r1)
/* 800343D4 0002F8F4  93 E5 00 14 */	stw r31, 0x14(r5)
/* 800343D8 0002F8F8  80 A1 00 08 */	lwz r5, 8(r1)
/* 800343DC 0002F8FC  91 45 00 18 */	stw r10, 0x18(r5)
/* 800343E0 0002F900  80 A1 00 08 */	lwz r5, 8(r1)
/* 800343E4 0002F904  90 65 00 1C */	stw r3, 0x1c(r5)
/* 800343E8 0002F908  80 A1 00 08 */	lwz r5, 8(r1)
/* 800343EC 0002F90C  91 25 00 20 */	stw r9, 0x20(r5)
/* 800343F0 0002F910  80 A1 00 08 */	lwz r5, 8(r1)
/* 800343F4 0002F914  91 05 00 24 */	stw r8, 0x24(r5)
/* 800343F8 0002F918  80 A1 00 08 */	lwz r5, 8(r1)
/* 800343FC 0002F91C  90 E5 00 28 */	stw r7, 0x28(r5)
/* 80034400 0002F920  80 A1 00 08 */	lwz r5, 8(r1)
/* 80034404 0002F924  90 C5 00 2C */	stw r6, 0x2c(r5)
/* 80034408 0002F928  80 A1 00 08 */	lwz r5, 8(r1)
/* 8003440C 0002F92C  90 65 00 30 */	stw r3, 0x30(r5)
/* 80034410 0002F930  80 61 00 08 */	lwz r3, 8(r1)
/* 80034414 0002F934  90 03 00 34 */	stw r0, 0x34(r3)
/* 80034418 0002F938  80 61 00 08 */	lwz r3, 8(r1)
/* 8003441C 0002F93C  48 05 C8 81 */	bl DCStoreRange
/* 80034420 0002F940  80 61 00 08 */	lwz r3, 8(r1)
/* 80034424 0002F944  38 80 00 38 */	li r4, 0x38
/* 80034428 0002F948  48 05 C8 FD */	bl ICInvalidateRange
/* 8003442C 0002F94C  38 60 00 01 */	li r3, 1
lbl_80034430:
/* 80034430 0002F950  80 01 00 24 */	lwz r0, 0x24(r1)
/* 80034434 0002F954  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 80034438 0002F958  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 8003443C 0002F95C  7C 08 03 A6 */	mtlr r0
/* 80034440 0002F960  38 21 00 20 */	addi r1, r1, 0x20
/* 80034444 0002F964  4E 80 00 20 */	blr 

