<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [PATCH 6/7] semihosting: add armv7m semihosting support
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-development/2010-February/index.html" >
   <LINK REL="made" HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BPATCH%206/7%5D%20semihosting%3A%20add%20armv7m%20semihosting%20support&In-Reply-To=%3Cmailman.124.1331735960.7537.openocd-development%40lists.berlios.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="014983.html">
   <LINK REL="Next"  HREF="014991.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[PATCH 6/7] semihosting: add armv7m semihosting support</H1>
    <B>Spencer Oliver</B> 
    <A HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BPATCH%206/7%5D%20semihosting%3A%20add%20armv7m%20semihosting%20support&In-Reply-To=%3Cmailman.124.1331735960.7537.openocd-development%40lists.berlios.de%3E"
       TITLE="[PATCH 6/7] semihosting: add armv7m semihosting support">ntfreak at users.sourceforge.net
       </A><BR>
    <I>Fri Feb 26 00:46:31 CET 2010</I>
    <P><UL>
        <LI>Previous message: <A HREF="014983.html">[PATCH 5/7] docs: rename arm7_9 semihosting to arm semihosting
</A></li>
        <LI>Next message: <A HREF="014991.html">[PATCH 7/7] armv7m: armv7m_arch_state shows semihosting status
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#14989">[ date ]</a>
              <a href="thread.html#14989">[ thread ]</a>
              <a href="subject.html#14989">[ subject ]</a>
              <a href="author.html#14989">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>do_semihosting and arm_semihosting now check the core type and
use the generic arm structure.

Signed-off-by: Spencer Oliver &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">ntfreak at users.sourceforge.net</A>&gt;
---
 src/target/arm_semihosting.c |  196 ++++++++++++++++++++++++++----------------
 src/target/armv7m.c          |   10 ++
 src/target/cortex_m3.c       |    5 +-
 3 files changed, 137 insertions(+), 74 deletions(-)

diff --git a/src/target/arm_semihosting.c b/src/target/arm_semihosting.c
index 24a4de5..2f50a4a 100644
--- a/src/target/arm_semihosting.c
+++ b/src/target/arm_semihosting.c
@@ -39,6 +39,9 @@
 
 #include &quot;arm.h&quot;
 #include &quot;armv4_5.h&quot;
+#include &quot;arm7_9_common.h&quot;
+#include &quot;armv7m.h&quot;
+#include &quot;cortex_m3.h&quot;
 #include &quot;register.h&quot;
 #include &quot;arm_semihosting.h&quot;
 #include &lt;helper/binarybuffer.h&gt;
@@ -62,14 +65,19 @@ static int open_modeflags[12] = {
 
 static int do_semihosting(struct target *target)
 {
-	struct arm *armv4_5 = target_to_arm(target);
-	uint32_t r0 = buf_get_u32(armv4_5-&gt;core_cache-&gt;reg_list[0].value, 0, 32);
-	uint32_t r1 = buf_get_u32(armv4_5-&gt;core_cache-&gt;reg_list[1].value, 0, 32);
-	uint32_t lr = buf_get_u32(ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, ARM_MODE_SVC, 14).value, 0, 32);
-	uint32_t spsr = buf_get_u32(armv4_5-&gt;spsr-&gt;value, 0, 32);;
+	struct arm *arm = target_to_arm(target);
+	uint32_t r0 = buf_get_u32(arm-&gt;core_cache-&gt;reg_list[0].value, 0, 32);
+	uint32_t r1 = buf_get_u32(arm-&gt;core_cache-&gt;reg_list[1].value, 0, 32);
+	uint32_t lr, spsr;
 	uint8_t params[16];
 	int retval, result;
 
+	if (is_arm7_9(target_to_arm7_9(target)))
+	{
+		lr = buf_get_u32(ARMV4_5_CORE_REG_MODE(arm-&gt;core_cache, ARM_MODE_SVC, 14).value, 0, 32);
+		spsr = buf_get_u32(arm-&gt;spsr-&gt;value, 0, 32);;
+	}
+
 	/*
 	 * TODO: lots of security issues are not considered yet, such as:
 	 * - no validation on target provided file descriptors
@@ -105,10 +113,10 @@ static int do_semihosting(struct target *target)
 					 * written file */
 					result = open((char *)fn, open_modeflags[m], 0644);
 				}
-				armv4_5-&gt;semihosting_errno =  errno;
+				arm-&gt;semihosting_errno =  errno;
 			} else {
 				result = -1;
-				armv4_5-&gt;semihosting_errno = EINVAL;
+				arm-&gt;semihosting_errno = EINVAL;
 			}
 		}
 		break;
@@ -120,7 +128,7 @@ static int do_semihosting(struct target *target)
 		else {
 			int fd = target_buffer_get_u32(target, params+0);
 			result = close(fd);
-			armv4_5-&gt;semihosting_errno = errno;
+			arm-&gt;semihosting_errno = errno;
 		}
 		break;
 
@@ -159,7 +167,7 @@ static int do_semihosting(struct target *target)
 			uint8_t *buf = malloc(l);
 			if (!buf) {
 				result = -1;
-				armv4_5-&gt;semihosting_errno = ENOMEM;
+				arm-&gt;semihosting_errno = ENOMEM;
 			} else {
 				retval = target_read_buffer(target, a, l, buf);
 				if (retval != ERROR_OK) {
@@ -167,7 +175,7 @@ static int do_semihosting(struct target *target)
 					return retval;
 				}
 				result = write(fd, buf, l);
-				armv4_5-&gt;semihosting_errno = errno;
+				arm-&gt;semihosting_errno = errno;
 				if (result &gt;= 0)
 					result = l - result;
 				free(buf);
@@ -186,10 +194,10 @@ static int do_semihosting(struct target *target)
 			uint8_t *buf = malloc(l);
 			if (!buf) {
 				result = -1;
-				armv4_5-&gt;semihosting_errno = ENOMEM;
+				arm-&gt;semihosting_errno = ENOMEM;
 			} else {
 				result = read(fd, buf, l);
-				armv4_5-&gt;semihosting_errno = errno;
+				arm-&gt;semihosting_errno = errno;
 				if (result &gt;= 0) {
 					retval = target_write_buffer(target, a, result, buf);
 					if (retval != ERROR_OK) {
@@ -229,7 +237,7 @@ static int do_semihosting(struct target *target)
 			int fd = target_buffer_get_u32(target, params+0);
 			off_t pos = target_buffer_get_u32(target, params+4);
 			result = lseek(fd, pos, SEEK_SET);
-			armv4_5-&gt;semihosting_errno = errno;
+			arm-&gt;semihosting_errno = errno;
 			if (result == pos)
 				result = 0;
 		}
@@ -244,7 +252,7 @@ static int do_semihosting(struct target *target)
 			struct stat buf;
 			result = fstat(fd, &amp;buf);
 			if (result == -1) {
-				armv4_5-&gt;semihosting_errno = errno;
+				arm-&gt;semihosting_errno = errno;
 				result = -1;
 				break;
 			}
@@ -266,10 +274,10 @@ static int do_semihosting(struct target *target)
 					return retval;
 				fn[l] = 0;
 				result = remove((char *)fn);
-				armv4_5-&gt;semihosting_errno =  errno;
+				arm-&gt;semihosting_errno =  errno;
 			} else {
 				result = -1;
-				armv4_5-&gt;semihosting_errno = EINVAL;
+				arm-&gt;semihosting_errno = EINVAL;
 			}
 		}
 		break;
@@ -294,10 +302,10 @@ static int do_semihosting(struct target *target)
 				fn1[l1] = 0;
 				fn2[l2] = 0;
 				result = rename((char *)fn1, (char *)fn2);
-				armv4_5-&gt;semihosting_errno =  errno;
+				arm-&gt;semihosting_errno =  errno;
 			} else {
 				result = -1;
-				armv4_5-&gt;semihosting_errno = EINVAL;
+				arm-&gt;semihosting_errno = EINVAL;
 			}
 		}
 		break;
@@ -307,7 +315,7 @@ static int do_semihosting(struct target *target)
 		break;
 
 	case 0x13:	/* SYS_ERRNO */
-		result = armv4_5-&gt;semihosting_errno;
+		result = arm-&gt;semihosting_errno;
 		break;
 
 	case 0x15:	/* SYS_GET_CMDLINE */
@@ -383,25 +391,37 @@ static int do_semihosting(struct target *target)
 		fprintf(stderr, &quot;semihosting: unsupported call %#x\n&quot;,
 				(unsigned) r0);
 		result = -1;
-		armv4_5-&gt;semihosting_errno = ENOTSUP;
+		arm-&gt;semihosting_errno = ENOTSUP;
 	}
 
 	/* resume execution to the original mode */
 
-	/* return value in R0 */
-	buf_set_u32(armv4_5-&gt;core_cache-&gt;reg_list[0].value, 0, 32, result);
-	armv4_5-&gt;core_cache-&gt;reg_list[0].dirty = 1;
-
-	/* LR --&gt; PC */
-	buf_set_u32(armv4_5-&gt;pc-&gt;value, 0, 32, lr);
-	armv4_5-&gt;pc-&gt;dirty = 1;
-
-	/* saved PSR --&gt; current PSR */
-	buf_set_u32(armv4_5-&gt;cpsr-&gt;value, 0, 32, spsr);
-	armv4_5-&gt;cpsr-&gt;dirty = 1;
-	armv4_5-&gt;core_mode = spsr &amp; 0x1f;
-	if (spsr &amp; 0x20)
-		armv4_5-&gt;core_state = ARM_STATE_THUMB;
+	if (is_arm7_9(target_to_arm7_9(target)))
+	{
+		/* return value in R0 */
+		buf_set_u32(arm-&gt;core_cache-&gt;reg_list[0].value, 0, 32, result);
+		arm-&gt;core_cache-&gt;reg_list[0].dirty = 1;
+
+		/* LR --&gt; PC */
+		buf_set_u32(arm-&gt;core_cache-&gt;reg_list[15].value, 0, 32, lr);
+		arm-&gt;core_cache-&gt;reg_list[15].dirty = 1;
+
+		/* saved PSR --&gt; current PSR */
+		buf_set_u32(arm-&gt;cpsr-&gt;value, 0, 32, spsr);
+		arm-&gt;cpsr-&gt;dirty = 1;
+		arm-&gt;core_mode = spsr &amp; 0x1f;
+		if (spsr &amp; 0x20)
+			arm-&gt;core_state = ARM_STATE_THUMB;
+	}
+	else
+	{
+		/* resume execution, this will be pc+2 to skip over the
+		 * bkpt instruction */
+
+		/* return result in R0 */
+		buf_set_u32(arm-&gt;core_cache-&gt;reg_list[0].value, 0, 32, result);
+		arm-&gt;core_cache-&gt;reg_list[0].dirty = 1;
+	}
 
 	return target_resume(target, 1, 0, 0, 0);
 }
@@ -425,60 +445,90 @@ int arm_semihosting(struct target *target, int *retval)
 	uint32_t pc, lr, spsr;
 	struct reg *r;
 
-	if (!arm-&gt;is_semihosting || arm-&gt;core_mode != ARM_MODE_SVC)
+	if (!arm-&gt;is_semihosting)
 		return 0;
 
-	/* Check for PC == 0x00000008 or 0xffff0008: Supervisor Call vector. */
-	r = arm-&gt;pc;
-	pc = buf_get_u32(r-&gt;value, 0, 32);
-	if (pc != 0x00000008 &amp;&amp; pc != 0xffff0008)
-		return 0;
+	if (is_arm7_9(target_to_arm7_9(target)))
+	{
+		if (arm-&gt;core_mode != ARM_MODE_SVC)
+			return 0;
 
-	r = arm_reg_current(arm, 14);
-	lr = buf_get_u32(r-&gt;value, 0, 32);
+		/* Check for PC == 0x00000008 or 0xffff0008: Supervisor Call vector. */
+		r = arm-&gt;pc;
+		pc = buf_get_u32(r-&gt;value, 0, 32);
+		if (pc != 0x00000008 &amp;&amp; pc != 0xffff0008)
+			return 0;
 
-	/* Core-specific code should make sure SPSR is retrieved
-	 * when the above checks pass...
-	 */
-	if (!arm-&gt;spsr-&gt;valid) {
-		LOG_ERROR(&quot;SPSR not valid!&quot;);
-		*retval = ERROR_FAIL;
-		return 1;
-	}
+		r = arm_reg_current(arm, 14);
+		lr = buf_get_u32(r-&gt;value, 0, 32);
 
-	spsr = buf_get_u32(arm-&gt;spsr-&gt;value, 0, 32);
+		/* Core-specific code should make sure SPSR is retrieved
+		 * when the above checks pass...
+		 */
+		if (!arm-&gt;spsr-&gt;valid) {
+			LOG_ERROR(&quot;SPSR not valid!&quot;);
+			*retval = ERROR_FAIL;
+			return 1;
+		}
 
-	/* check instruction that triggered this trap */
-	if (spsr &amp; (1 &lt;&lt; 5)) {
-		/* was in Thumb (or ThumbEE) mode */
-		uint8_t insn_buf[2];
-		uint16_t insn;
+		spsr = buf_get_u32(arm-&gt;spsr-&gt;value, 0, 32);
 
-		*retval = target_read_memory(target, lr-2, 2, 1, insn_buf);
-		if (*retval != ERROR_OK)
-			return 1;
-		insn = target_buffer_get_u16(target, insn_buf);
+		/* check instruction that triggered this trap */
+		if (spsr &amp; (1 &lt;&lt; 5)) {
+			/* was in Thumb (or ThumbEE) mode */
+			uint8_t insn_buf[2];
+			uint16_t insn;
+
+			*retval = target_read_memory(target, lr-2, 2, 1, insn_buf);
+			if (*retval != ERROR_OK)
+				return 1;
+			insn = target_buffer_get_u16(target, insn_buf);
 
-		/* SVC 0xab */
-		if (insn != 0xDFAB)
+			/* SVC 0xab */
+			if (insn != 0xDFAB)
+				return 0;
+		} else if (spsr &amp; (1 &lt;&lt; 24)) {
+			/* was in Jazelle mode */
+			return 0;
+		} else {
+			/* was in ARM mode */
+			uint8_t insn_buf[4];
+			uint32_t insn;
+
+			*retval = target_read_memory(target, lr-4, 4, 1, insn_buf);
+			if (*retval != ERROR_OK)
+				return 1;
+			insn = target_buffer_get_u32(target, insn_buf);
+
+			/* SVC 0x123456 */
+			if (insn != 0xEF123456)
+				return 0;
+		}
+	}
+	else if (is_armv7m(target_to_armv7m(target)))
+	{
+		uint16_t insn;
+
+		if (target-&gt;debug_reason != DBG_REASON_BREAKPOINT)
 			return 0;
-	} else if (spsr &amp; (1 &lt;&lt; 24)) {
-		/* was in Jazelle mode */
-		return 0;
-	} else {
-		/* was in ARM mode */
-		uint8_t insn_buf[4];
-		uint32_t insn;
 
-		*retval = target_read_memory(target, lr-4, 4, 1, insn_buf);
+		r = arm-&gt;pc;
+		pc = buf_get_u32(r-&gt;value, 0, 32);
+
+		pc &amp;= ~1;
+		*retval = target_read_u16(target, pc, &amp;insn);
 		if (*retval != ERROR_OK)
 			return 1;
-		insn = target_buffer_get_u32(target, insn_buf);
 
-		/* SVC 0x123456 */
-		if (insn != 0xEF123456)
+		/* bkpt 0xAB */
+		if (insn != 0xBEAB)
 			return 0;
 	}
+	else
+	{
+		LOG_ERROR(&quot;Unsupported semi-hosting Target&quot;);
+		return 0;
+	}
 
 	*retval = do_semihosting(target);
 	return 1;
diff --git a/src/target/armv7m.c b/src/target/armv7m.c
index 056ac7b..3149f03 100644
--- a/src/target/armv7m.c
+++ b/src/target/armv7m.c
@@ -529,6 +529,12 @@ struct reg_cache *armv7m_build_reg_cache(struct target *target)
 	return cache;
 }
 
+int armv7m_setup_semihosting(struct target *target, int enable)
+{
+	/* nothing todo for armv7m */
+	return ERROR_OK;
+}
+
 /** Sets up target as a generic ARMv7-M core */
 int armv7m_init_arch_info(struct target *target, struct armv7m_common *armv7m)
 {
@@ -538,6 +544,7 @@ int armv7m_init_arch_info(struct target *target, struct armv7m_common *armv7m)
 
 	arm-&gt;core_type = ARM_MODE_THREAD;
 	arm-&gt;arch_info = armv7m;
+	arm-&gt;setup_semihosting = armv7m_setup_semihosting;
 
 	/* FIXME remove v7m-specific r/w core_reg functions;
 	 * use the generic ARM core support..
@@ -878,6 +885,9 @@ static const struct command_registration armv7m_exec_command_handlers[] = {
 };
 const struct command_registration armv7m_command_handlers[] = {
 	{
+		.chain = arm_command_handlers,
+	},
+	{
 		.name = &quot;dap&quot;,
 		.mode = COMMAND_EXEC,
 		.help = &quot;Cortex DAP command group&quot;,
diff --git a/src/target/cortex_m3.c b/src/target/cortex_m3.c
index 3ebc34a..26bcde6 100644
--- a/src/target/cortex_m3.c
+++ b/src/target/cortex_m3.c
@@ -38,7 +38,7 @@
 #include &quot;arm_disassembler.h&quot;
 #include &quot;register.h&quot;
 #include &quot;arm_opcodes.h&quot;
-
+#include &quot;arm_semihosting.h&quot;
 
 /* NOTE:  most of this should work fine for the Cortex-M1 and
  * Cortex-M0 cores too, although they're ARMv6-M not ARMv7-M.
@@ -495,6 +495,9 @@ static int cortex_m3_poll(struct target *target)
 			if ((retval = cortex_m3_debug_entry(target)) != ERROR_OK)
 				return retval;
 
+			if (arm_semihosting(target, &amp;retval) != 0)
+				return retval;
+
 			target_call_event_callbacks(target, TARGET_EVENT_HALTED);
 		}
 		if (prev_target_state == TARGET_DEBUG_RUNNING)
-- 
1.6.5.1.1367.gcd48


--------------020400060603060201090909--

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="014983.html">[PATCH 5/7] docs: rename arm7_9 semihosting to arm semihosting
</A></li>
	<LI>Next message: <A HREF="014991.html">[PATCH 7/7] armv7m: armv7m_arch_state shows semihosting status
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#14989">[ date ]</a>
              <a href="thread.html#14989">[ thread ]</a>
              <a href="subject.html#14989">[ subject ]</a>
              <a href="author.html#14989">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-development">More information about the Openocd-development
mailing list</a><br>
</body></html>
