{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586977623414 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586977623421 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 15 22:07:03 2020 " "Processing started: Wed Apr 15 22:07:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586977623421 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586977623421 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off l3 -c l3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off l3 -c l3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586977623421 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1586977624178 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1586977624178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg8bit-archi " "Found design unit 1: reg8bit-archi" {  } { { "reg8bit.vhd" "" { Text "C:/intelFPGA_lite/18.1/l3/reg8bit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586977639049 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg8bit " "Found entity 1: reg8bit" {  } { { "reg8bit.vhd" "" { Text "C:/intelFPGA_lite/18.1/l3/reg8bit.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586977639049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586977639049 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "example_3.vhd " "Can't analyze file -- file example_3.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1586977639056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg8-ex_reg " "Found design unit 1: reg8-ex_reg" {  } { { "reg8.vhd" "" { Text "C:/intelFPGA_lite/18.1/l3/reg8.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586977639063 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg8 " "Found entity 1: reg8" {  } { { "reg8.vhd" "" { Text "C:/intelFPGA_lite/18.1/l3/reg8.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586977639063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586977639063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8_depl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg8_depl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg8_depl-reg_depl " "Found design unit 1: reg8_depl-reg_depl" {  } { { "reg8_depl.vhd" "" { Text "C:/intelFPGA_lite/18.1/l3/reg8_depl.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586977639069 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg8_depl " "Found entity 1: reg8_depl" {  } { { "reg8_depl.vhd" "" { Text "C:/intelFPGA_lite/18.1/l3/reg8_depl.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586977639069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586977639069 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "example_r.vhd " "Can't analyze file -- file example_r.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1586977639086 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "dff " "Entity \"dff\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "dff.vhd" "" { Text "C:/intelFPGA_lite/18.1/l3/dff.vhd" 4 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1586977639096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff-example_r " "Found design unit 1: dff-example_r" {  } { { "dff.vhd" "" { Text "C:/intelFPGA_lite/18.1/l3/dff.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586977639097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586977639097 ""}
{ "Error" "EVRFX_VHDL_ERROR_INDEXED_NAME_TYPE_MISMATCH" "std_logic_vector reg8bit.vhd(35) " "VHDL Type Mismatch error at reg8bit.vhd(35): indexed name returns a value whose type does not match \"std_logic_vector\", the type of the target expression" {  } { { "reg8bit.vhd" "" { Text "C:/intelFPGA_lite/18.1/l3/reg8bit.vhd" 35 0 0 } }  } 0 10381 "VHDL Type Mismatch error at %2!s!: indexed name returns a value whose type does not match \"%1!s!\", the type of the target expression" 0 0 "Analysis & Synthesis" 0 -1 1586977639098 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586977639291 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 15 22:07:19 2020 " "Processing ended: Wed Apr 15 22:07:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586977639291 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586977639291 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586977639291 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586977639291 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586977639966 ""}
