0.6
2018.1
Apr  4 2018
18:43:17
/home/VLSI-24/17P61A0405/All_Logic_Gates_HDL/All_Logic_Gates_HDL.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,,,,,,,
/home/VLSI-24/17P61A0405/All_Logic_Gates_HDL/All_Logic_Gates_HDL.srcs/sim_1/new/AND_tb.v,1612420890,verilog,,,,AND_tb,,,,,,,,
/home/VLSI-24/17P61A0405/All_Logic_Gates_HDL/All_Logic_Gates_HDL.srcs/sources_1/new/AND.v,1612420694,verilog,,/home/VLSI-24/17P61A0405/All_Logic_Gates_HDL/All_Logic_Gates_HDL.srcs/sim_1/new/AND_tb.v,,AND,,,,,,,,
