{
    "Nodo0": {
        "FPGA": [
            [
                {
                    "Modelo": "M",
                    "Part0": {
                        "CLBs": 19200,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part1": {
                        "CLBs": 20160,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part2": {
                        "CLBs": 10440,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part3": {
                        "CLBs": 3060,
                        "BRAM": 108,
                        "DSP": 0
                    },
                    "Part4": {
                        "CLBs": 3060,
                        "BRAM": 144,
                        "DSP": 72
                    },
                    "Part5": {
                        "CLBs": 3060,
                        "BRAM": 72,
                        "DSP": 72
                    }
                }
            ]
        ],
        "Links": [
            {
                "29": {
                    "Lat": 159,
                    "Throughput": 200
                }
            },
            {
                "14": {
                    "Lat": 29,
                    "Throughput": 40
                }
            }
        ]
    },
    "Nodo1": {
        "FPGA": [
            [
                {
                    "Modelo": "G",
                    "Part0": {
                        "CLBs": 19800,
                        "BRAM": 504,
                        "DSP": 288
                    },
                    "Part1": {
                        "CLBs": 19080,
                        "BRAM": 576,
                        "DSP": 288
                    },
                    "Part2": {
                        "CLBs": 22140,
                        "BRAM": 540,
                        "DSP": 216
                    },
                    "Part3": {
                        "CLBs": 19440,
                        "BRAM": 540,
                        "DSP": 216
                    },
                    "Part4": {
                        "CLBs": 10980,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part5": {
                        "CLBs": 10800,
                        "BRAM": 360,
                        "DSP": 144
                    },
                    "Part6": {
                        "CLBs": 2940,
                        "BRAM": 72,
                        "DSP": 0
                    },
                    "Part7": {
                        "CLBs": 2940,
                        "BRAM": 72,
                        "DSP": 0
                    },
                    "Part8": {
                        "CLBs": 2940,
                        "BRAM": 84,
                        "DSP": 24
                    }
                }
            ]
        ],
        "Links": [
            {
                "16": {
                    "Lat": 192,
                    "Throughput": 200
                }
            }
        ]
    },
    "Nodo2": {
        "FPGA": [],
        "Links": [
            {
                "34": {
                    "Lat": 77,
                    "Throughput": 40
                }
            },
            {
                "17": {
                    "Lat": 194,
                    "Throughput": 200
                }
            }
        ]
    },
    "Nodo3": {
        "FPGA": [
            [
                {
                    "Modelo": "M",
                    "Part0": {
                        "CLBs": 19200,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part1": {
                        "CLBs": 20160,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part2": {
                        "CLBs": 10440,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part3": {
                        "CLBs": 3060,
                        "BRAM": 108,
                        "DSP": 0
                    },
                    "Part4": {
                        "CLBs": 3060,
                        "BRAM": 144,
                        "DSP": 72
                    },
                    "Part5": {
                        "CLBs": 3060,
                        "BRAM": 72,
                        "DSP": 72
                    }
                },
                {
                    "Modelo": "M",
                    "Part0": {
                        "CLBs": 19200,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part1": {
                        "CLBs": 20160,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part2": {
                        "CLBs": 10440,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part3": {
                        "CLBs": 3060,
                        "BRAM": 108,
                        "DSP": 0
                    },
                    "Part4": {
                        "CLBs": 3060,
                        "BRAM": 144,
                        "DSP": 72
                    },
                    "Part5": {
                        "CLBs": 3060,
                        "BRAM": 72,
                        "DSP": 72
                    }
                }
            ]
        ],
        "Links": [
            {
                "11": {
                    "Lat": 134,
                    "Throughput": 100
                }
            }
        ]
    },
    "Nodo4": {
        "FPGA": [
            [
                {
                    "Modelo": "M",
                    "Part0": {
                        "CLBs": 19200,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part1": {
                        "CLBs": 20160,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part2": {
                        "CLBs": 10440,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part3": {
                        "CLBs": 3060,
                        "BRAM": 108,
                        "DSP": 0
                    },
                    "Part4": {
                        "CLBs": 3060,
                        "BRAM": 144,
                        "DSP": 72
                    },
                    "Part5": {
                        "CLBs": 3060,
                        "BRAM": 72,
                        "DSP": 72
                    }
                },
                {
                    "Modelo": "P",
                    "Part0": {
                        "CLBs": 10800,
                        "BRAM": 300,
                        "DSP": 600
                    },
                    "Part1": {
                        "CLBs": 10800,
                        "BRAM": 180,
                        "DSP": 600
                    },
                    "Part2": {
                        "CLBs": 2958,
                        "BRAM": 40,
                        "DSP": 240
                    }
                }
            ]
        ],
        "Links": [
            {
                "24": {
                    "Lat": 134,
                    "Throughput": 40
                }
            },
            {
                "32": {
                    "Lat": 22,
                    "Throughput": 200
                }
            },
            {
                "15": {
                    "Lat": 189,
                    "Throughput": 400
                }
            }
        ]
    },
    "Nodo5": {
        "FPGA": [],
        "Links": [
            {
                "15": {
                    "Lat": 26,
                    "Throughput": 100
                }
            },
            {
                "22": {
                    "Lat": 86,
                    "Throughput": 40
                }
            },
            {
                "25": {
                    "Lat": 162,
                    "Throughput": 200
                }
            }
        ]
    },
    "Nodo6": {
        "FPGA": [
            [
                {
                    "Modelo": "P",
                    "Part0": {
                        "CLBs": 22200,
                        "BRAM": 480,
                        "DSP": 1560
                    }
                },
                {
                    "Modelo": "G",
                    "Part0": {
                        "CLBs": 19800,
                        "BRAM": 504,
                        "DSP": 288
                    },
                    "Part1": {
                        "CLBs": 19080,
                        "BRAM": 576,
                        "DSP": 288
                    },
                    "Part2": {
                        "CLBs": 22140,
                        "BRAM": 540,
                        "DSP": 216
                    },
                    "Part3": {
                        "CLBs": 19440,
                        "BRAM": 540,
                        "DSP": 216
                    },
                    "Part4": {
                        "CLBs": 10980,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part5": {
                        "CLBs": 10800,
                        "BRAM": 360,
                        "DSP": 144
                    },
                    "Part6": {
                        "CLBs": 2940,
                        "BRAM": 72,
                        "DSP": 0
                    },
                    "Part7": {
                        "CLBs": 2940,
                        "BRAM": 72,
                        "DSP": 0
                    },
                    "Part8": {
                        "CLBs": 2940,
                        "BRAM": 84,
                        "DSP": 24
                    }
                }
            ]
        ],
        "Links": [
            {
                "13": {
                    "Lat": 186,
                    "Throughput": 40
                }
            }
        ]
    },
    "Nodo7": {
        "FPGA": [
            [
                {
                    "Modelo": "M",
                    "Part0": {
                        "CLBs": 19200,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part1": {
                        "CLBs": 20160,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part2": {
                        "CLBs": 10440,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part3": {
                        "CLBs": 3060,
                        "BRAM": 108,
                        "DSP": 0
                    },
                    "Part4": {
                        "CLBs": 3060,
                        "BRAM": 144,
                        "DSP": 72
                    },
                    "Part5": {
                        "CLBs": 3060,
                        "BRAM": 72,
                        "DSP": 72
                    }
                }
            ]
        ],
        "Links": [
            {
                "25": {
                    "Lat": 24,
                    "Throughput": 400
                }
            },
            {
                "11": {
                    "Lat": 165,
                    "Throughput": 40
                }
            }
        ]
    },
    "Nodo8": {
        "FPGA": [],
        "Links": [
            {
                "34": {
                    "Lat": 110,
                    "Throughput": 40
                }
            },
            {
                "30": {
                    "Lat": 33,
                    "Throughput": 40
                }
            },
            {
                "33": {
                    "Lat": 172,
                    "Throughput": 40
                }
            },
            {
                "20": {
                    "Lat": 135,
                    "Throughput": 200
                }
            }
        ]
    },
    "Nodo9": {
        "FPGA": [
            [
                {
                    "Modelo": "G",
                    "Part0": {
                        "CLBs": 19800,
                        "BRAM": 504,
                        "DSP": 288
                    },
                    "Part1": {
                        "CLBs": 19080,
                        "BRAM": 576,
                        "DSP": 288
                    },
                    "Part2": {
                        "CLBs": 22140,
                        "BRAM": 540,
                        "DSP": 216
                    },
                    "Part3": {
                        "CLBs": 19440,
                        "BRAM": 540,
                        "DSP": 216
                    },
                    "Part4": {
                        "CLBs": 10980,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part5": {
                        "CLBs": 10800,
                        "BRAM": 360,
                        "DSP": 144
                    },
                    "Part6": {
                        "CLBs": 2940,
                        "BRAM": 72,
                        "DSP": 0
                    },
                    "Part7": {
                        "CLBs": 2940,
                        "BRAM": 72,
                        "DSP": 0
                    },
                    "Part8": {
                        "CLBs": 2940,
                        "BRAM": 84,
                        "DSP": 24
                    }
                },
                {
                    "Modelo": "M",
                    "Part0": {
                        "CLBs": 19200,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part1": {
                        "CLBs": 20160,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part2": {
                        "CLBs": 10440,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part3": {
                        "CLBs": 3060,
                        "BRAM": 108,
                        "DSP": 0
                    },
                    "Part4": {
                        "CLBs": 3060,
                        "BRAM": 144,
                        "DSP": 72
                    },
                    "Part5": {
                        "CLBs": 3060,
                        "BRAM": 72,
                        "DSP": 72
                    }
                }
            ]
        ],
        "Links": [
            {
                "26": {
                    "Lat": 147,
                    "Throughput": 100
                }
            }
        ]
    },
    "Nodo10": {
        "FPGA": [
            [
                {
                    "Modelo": "P",
                    "Part0": {
                        "CLBs": 22200,
                        "BRAM": 480,
                        "DSP": 1560
                    }
                },
                {
                    "Modelo": "M",
                    "Part0": {
                        "CLBs": 19200,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part1": {
                        "CLBs": 20160,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part2": {
                        "CLBs": 10440,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part3": {
                        "CLBs": 3060,
                        "BRAM": 108,
                        "DSP": 0
                    },
                    "Part4": {
                        "CLBs": 3060,
                        "BRAM": 144,
                        "DSP": 72
                    },
                    "Part5": {
                        "CLBs": 3060,
                        "BRAM": 72,
                        "DSP": 72
                    }
                }
            ]
        ],
        "Links": [
            {
                "15": {
                    "Lat": 162,
                    "Throughput": 400
                }
            }
        ]
    },
    "Nodo11": {
        "FPGA": [
            [
                {
                    "Modelo": "G",
                    "Part0": {
                        "CLBs": 19800,
                        "BRAM": 504,
                        "DSP": 288
                    },
                    "Part1": {
                        "CLBs": 19080,
                        "BRAM": 576,
                        "DSP": 288
                    },
                    "Part2": {
                        "CLBs": 22140,
                        "BRAM": 540,
                        "DSP": 216
                    },
                    "Part3": {
                        "CLBs": 19440,
                        "BRAM": 540,
                        "DSP": 216
                    },
                    "Part4": {
                        "CLBs": 10980,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part5": {
                        "CLBs": 10800,
                        "BRAM": 360,
                        "DSP": 144
                    },
                    "Part6": {
                        "CLBs": 2940,
                        "BRAM": 72,
                        "DSP": 0
                    },
                    "Part7": {
                        "CLBs": 2940,
                        "BRAM": 72,
                        "DSP": 0
                    },
                    "Part8": {
                        "CLBs": 2940,
                        "BRAM": 84,
                        "DSP": 24
                    }
                },
                {
                    "Modelo": "M",
                    "Part0": {
                        "CLBs": 19200,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part1": {
                        "CLBs": 20160,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part2": {
                        "CLBs": 10440,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part3": {
                        "CLBs": 3060,
                        "BRAM": 108,
                        "DSP": 0
                    },
                    "Part4": {
                        "CLBs": 3060,
                        "BRAM": 144,
                        "DSP": 72
                    },
                    "Part5": {
                        "CLBs": 3060,
                        "BRAM": 72,
                        "DSP": 72
                    }
                }
            ]
        ],
        "Links": [
            {
                "3": {
                    "Lat": 134,
                    "Throughput": 100
                }
            },
            {
                "7": {
                    "Lat": 165,
                    "Throughput": 40
                }
            },
            {
                "20": {
                    "Lat": 75,
                    "Throughput": 40
                }
            }
        ]
    },
    "Nodo12": {
        "FPGA": [
            [
                {
                    "Modelo": "P",
                    "Part0": {
                        "CLBs": 10800,
                        "BRAM": 300,
                        "DSP": 600
                    },
                    "Part1": {
                        "CLBs": 10800,
                        "BRAM": 180,
                        "DSP": 600
                    },
                    "Part2": {
                        "CLBs": 2958,
                        "BRAM": 40,
                        "DSP": 240
                    }
                }
            ]
        ],
        "Links": [
            {
                "21": {
                    "Lat": 31,
                    "Throughput": 100
                }
            },
            {
                "33": {
                    "Lat": 73,
                    "Throughput": 100
                }
            }
        ]
    },
    "Nodo13": {
        "FPGA": [],
        "Links": [
            {
                "6": {
                    "Lat": 186,
                    "Throughput": 40
                }
            },
            {
                "26": {
                    "Lat": 173,
                    "Throughput": 40
                }
            },
            {
                "27": {
                    "Lat": 178,
                    "Throughput": 200
                }
            },
            {
                "23": {
                    "Lat": 42,
                    "Throughput": 100
                }
            }
        ]
    },
    "Nodo14": {
        "FPGA": [
            [
                {
                    "Modelo": "M",
                    "Part0": {
                        "CLBs": 19200,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part1": {
                        "CLBs": 20160,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part2": {
                        "CLBs": 10440,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part3": {
                        "CLBs": 3060,
                        "BRAM": 108,
                        "DSP": 0
                    },
                    "Part4": {
                        "CLBs": 3060,
                        "BRAM": 144,
                        "DSP": 72
                    },
                    "Part5": {
                        "CLBs": 3060,
                        "BRAM": 72,
                        "DSP": 72
                    }
                }
            ]
        ],
        "Links": [
            {
                "0": {
                    "Lat": 29,
                    "Throughput": 40
                }
            },
            {
                "26": {
                    "Lat": 22,
                    "Throughput": 100
                }
            }
        ]
    },
    "Nodo15": {
        "FPGA": [
            [
                {
                    "Modelo": "M",
                    "Part0": {
                        "CLBs": 19200,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part1": {
                        "CLBs": 20160,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part2": {
                        "CLBs": 10440,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part3": {
                        "CLBs": 3060,
                        "BRAM": 108,
                        "DSP": 0
                    },
                    "Part4": {
                        "CLBs": 3060,
                        "BRAM": 144,
                        "DSP": 72
                    },
                    "Part5": {
                        "CLBs": 3060,
                        "BRAM": 72,
                        "DSP": 72
                    }
                }
            ]
        ],
        "Links": [
            {
                "4": {
                    "Lat": 189,
                    "Throughput": 400
                }
            },
            {
                "5": {
                    "Lat": 26,
                    "Throughput": 100
                }
            },
            {
                "10": {
                    "Lat": 162,
                    "Throughput": 400
                }
            },
            {
                "30": {
                    "Lat": 112,
                    "Throughput": 200
                }
            }
        ]
    },
    "Nodo16": {
        "FPGA": [
            [
                {
                    "Modelo": "G",
                    "Part0": {
                        "CLBs": 19800,
                        "BRAM": 504,
                        "DSP": 288
                    },
                    "Part1": {
                        "CLBs": 19080,
                        "BRAM": 576,
                        "DSP": 288
                    },
                    "Part2": {
                        "CLBs": 22140,
                        "BRAM": 540,
                        "DSP": 216
                    },
                    "Part3": {
                        "CLBs": 19440,
                        "BRAM": 540,
                        "DSP": 216
                    },
                    "Part4": {
                        "CLBs": 10980,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part5": {
                        "CLBs": 10800,
                        "BRAM": 360,
                        "DSP": 144
                    },
                    "Part6": {
                        "CLBs": 2940,
                        "BRAM": 72,
                        "DSP": 0
                    },
                    "Part7": {
                        "CLBs": 2940,
                        "BRAM": 72,
                        "DSP": 0
                    },
                    "Part8": {
                        "CLBs": 2940,
                        "BRAM": 84,
                        "DSP": 24
                    }
                }
            ]
        ],
        "Links": [
            {
                "1": {
                    "Lat": 192,
                    "Throughput": 200
                }
            },
            {
                "20": {
                    "Lat": 101,
                    "Throughput": 40
                }
            }
        ]
    },
    "Nodo17": {
        "FPGA": [],
        "Links": [
            {
                "2": {
                    "Lat": 194,
                    "Throughput": 200
                }
            }
        ]
    },
    "Nodo18": {
        "FPGA": [
            [
                {
                    "Modelo": "M",
                    "Part0": {
                        "CLBs": 19200,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part1": {
                        "CLBs": 20160,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part2": {
                        "CLBs": 10440,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part3": {
                        "CLBs": 3060,
                        "BRAM": 108,
                        "DSP": 0
                    },
                    "Part4": {
                        "CLBs": 3060,
                        "BRAM": 144,
                        "DSP": 72
                    },
                    "Part5": {
                        "CLBs": 3060,
                        "BRAM": 72,
                        "DSP": 72
                    }
                }
            ]
        ],
        "Links": [
            {
                "34": {
                    "Lat": 117,
                    "Throughput": 40
                }
            },
            {
                "21": {
                    "Lat": 184,
                    "Throughput": 40
                }
            },
            {
                "27": {
                    "Lat": 54,
                    "Throughput": 40
                }
            }
        ]
    },
    "Nodo19": {
        "FPGA": [
            [
                {
                    "Modelo": "P",
                    "Part0": {
                        "CLBs": 22200,
                        "BRAM": 480,
                        "DSP": 1560
                    }
                },
                {
                    "Modelo": "G",
                    "Part0": {
                        "CLBs": 19800,
                        "BRAM": 504,
                        "DSP": 288
                    },
                    "Part1": {
                        "CLBs": 19080,
                        "BRAM": 576,
                        "DSP": 288
                    },
                    "Part2": {
                        "CLBs": 22140,
                        "BRAM": 540,
                        "DSP": 216
                    },
                    "Part3": {
                        "CLBs": 19440,
                        "BRAM": 540,
                        "DSP": 216
                    },
                    "Part4": {
                        "CLBs": 10980,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part5": {
                        "CLBs": 10800,
                        "BRAM": 360,
                        "DSP": 144
                    },
                    "Part6": {
                        "CLBs": 2940,
                        "BRAM": 72,
                        "DSP": 0
                    },
                    "Part7": {
                        "CLBs": 2940,
                        "BRAM": 72,
                        "DSP": 0
                    },
                    "Part8": {
                        "CLBs": 2940,
                        "BRAM": 84,
                        "DSP": 24
                    }
                }
            ]
        ],
        "Links": [
            {
                "29": {
                    "Lat": 126,
                    "Throughput": 100
                }
            },
            {
                "34": {
                    "Lat": 165,
                    "Throughput": 400
                }
            }
        ]
    },
    "Nodo20": {
        "FPGA": [
            [
                {
                    "Modelo": "M",
                    "Part0": {
                        "CLBs": 19200,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part1": {
                        "CLBs": 20160,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part2": {
                        "CLBs": 10440,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part3": {
                        "CLBs": 3060,
                        "BRAM": 108,
                        "DSP": 0
                    },
                    "Part4": {
                        "CLBs": 3060,
                        "BRAM": 144,
                        "DSP": 72
                    },
                    "Part5": {
                        "CLBs": 3060,
                        "BRAM": 72,
                        "DSP": 72
                    }
                },
                {
                    "Modelo": "M",
                    "Part0": {
                        "CLBs": 19200,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part1": {
                        "CLBs": 20160,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part2": {
                        "CLBs": 10440,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part3": {
                        "CLBs": 3060,
                        "BRAM": 108,
                        "DSP": 0
                    },
                    "Part4": {
                        "CLBs": 3060,
                        "BRAM": 144,
                        "DSP": 72
                    },
                    "Part5": {
                        "CLBs": 3060,
                        "BRAM": 72,
                        "DSP": 72
                    }
                }
            ]
        ],
        "Links": [
            {
                "8": {
                    "Lat": 135,
                    "Throughput": 200
                }
            },
            {
                "11": {
                    "Lat": 75,
                    "Throughput": 40
                }
            },
            {
                "16": {
                    "Lat": 101,
                    "Throughput": 40
                }
            },
            {
                "28": {
                    "Lat": 27,
                    "Throughput": 100
                }
            },
            {
                "24": {
                    "Lat": 130,
                    "Throughput": 400
                }
            },
            {
                "22": {
                    "Lat": 114,
                    "Throughput": 400
                }
            }
        ]
    },
    "Nodo21": {
        "FPGA": [
            [
                {
                    "Modelo": "P",
                    "Part0": {
                        "CLBs": 10800,
                        "BRAM": 300,
                        "DSP": 600
                    },
                    "Part1": {
                        "CLBs": 10800,
                        "BRAM": 180,
                        "DSP": 600
                    },
                    "Part2": {
                        "CLBs": 2958,
                        "BRAM": 40,
                        "DSP": 240
                    }
                }
            ]
        ],
        "Links": [
            {
                "12": {
                    "Lat": 31,
                    "Throughput": 100
                }
            },
            {
                "18": {
                    "Lat": 184,
                    "Throughput": 40
                }
            },
            {
                "31": {
                    "Lat": 143,
                    "Throughput": 200
                }
            },
            {
                "28": {
                    "Lat": 138,
                    "Throughput": 40
                }
            }
        ]
    },
    "Nodo22": {
        "FPGA": [
            [
                {
                    "Modelo": "P",
                    "Part0": {
                        "CLBs": 22200,
                        "BRAM": 480,
                        "DSP": 1560
                    }
                },
                {
                    "Modelo": "M",
                    "Part0": {
                        "CLBs": 19200,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part1": {
                        "CLBs": 20160,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part2": {
                        "CLBs": 10440,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part3": {
                        "CLBs": 3060,
                        "BRAM": 108,
                        "DSP": 0
                    },
                    "Part4": {
                        "CLBs": 3060,
                        "BRAM": 144,
                        "DSP": 72
                    },
                    "Part5": {
                        "CLBs": 3060,
                        "BRAM": 72,
                        "DSP": 72
                    }
                }
            ]
        ],
        "Links": [
            {
                "5": {
                    "Lat": 86,
                    "Throughput": 40
                }
            },
            {
                "20": {
                    "Lat": 114,
                    "Throughput": 400
                }
            },
            {
                "27": {
                    "Lat": 122,
                    "Throughput": 100
                }
            }
        ]
    },
    "Nodo23": {
        "FPGA": [
            [
                {
                    "Modelo": "P",
                    "Part0": {
                        "CLBs": 22200,
                        "BRAM": 480,
                        "DSP": 1560
                    }
                }
            ]
        ],
        "Links": [
            {
                "13": {
                    "Lat": 42,
                    "Throughput": 100
                }
            },
            {
                "34": {
                    "Lat": 104,
                    "Throughput": 200
                }
            }
        ]
    },
    "Nodo24": {
        "FPGA": [],
        "Links": [
            {
                "4": {
                    "Lat": 134,
                    "Throughput": 40
                }
            },
            {
                "20": {
                    "Lat": 130,
                    "Throughput": 400
                }
            }
        ]
    },
    "Nodo25": {
        "FPGA": [
            [
                {
                    "Modelo": "M",
                    "Part0": {
                        "CLBs": 19200,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part1": {
                        "CLBs": 20160,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part2": {
                        "CLBs": 10440,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part3": {
                        "CLBs": 3060,
                        "BRAM": 108,
                        "DSP": 0
                    },
                    "Part4": {
                        "CLBs": 3060,
                        "BRAM": 144,
                        "DSP": 72
                    },
                    "Part5": {
                        "CLBs": 3060,
                        "BRAM": 72,
                        "DSP": 72
                    }
                },
                {
                    "Modelo": "P",
                    "Part0": {
                        "CLBs": 10800,
                        "BRAM": 300,
                        "DSP": 600
                    },
                    "Part1": {
                        "CLBs": 10800,
                        "BRAM": 180,
                        "DSP": 600
                    },
                    "Part2": {
                        "CLBs": 2958,
                        "BRAM": 40,
                        "DSP": 240
                    }
                }
            ]
        ],
        "Links": [
            {
                "5": {
                    "Lat": 162,
                    "Throughput": 200
                }
            },
            {
                "7": {
                    "Lat": 24,
                    "Throughput": 400
                }
            }
        ]
    },
    "Nodo26": {
        "FPGA": [
            [
                {
                    "Modelo": "P",
                    "Part0": {
                        "CLBs": 22200,
                        "BRAM": 480,
                        "DSP": 1560
                    }
                }
            ]
        ],
        "Links": [
            {
                "9": {
                    "Lat": 147,
                    "Throughput": 100
                }
            },
            {
                "13": {
                    "Lat": 173,
                    "Throughput": 40
                }
            },
            {
                "14": {
                    "Lat": 22,
                    "Throughput": 100
                }
            },
            {
                "29": {
                    "Lat": 82,
                    "Throughput": 200
                }
            }
        ]
    },
    "Nodo27": {
        "FPGA": [
            [
                {
                    "Modelo": "P",
                    "Part0": {
                        "CLBs": 22200,
                        "BRAM": 480,
                        "DSP": 1560
                    }
                }
            ]
        ],
        "Links": [
            {
                "13": {
                    "Lat": 178,
                    "Throughput": 200
                }
            },
            {
                "18": {
                    "Lat": 54,
                    "Throughput": 40
                }
            },
            {
                "22": {
                    "Lat": 122,
                    "Throughput": 100
                }
            },
            {
                "30": {
                    "Lat": 196,
                    "Throughput": 400
                }
            }
        ]
    },
    "Nodo28": {
        "FPGA": [
            [
                {
                    "Modelo": "M",
                    "Part0": {
                        "CLBs": 19200,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part1": {
                        "CLBs": 20160,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part2": {
                        "CLBs": 10440,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part3": {
                        "CLBs": 3060,
                        "BRAM": 108,
                        "DSP": 0
                    },
                    "Part4": {
                        "CLBs": 3060,
                        "BRAM": 144,
                        "DSP": 72
                    },
                    "Part5": {
                        "CLBs": 3060,
                        "BRAM": 72,
                        "DSP": 72
                    }
                },
                {
                    "Modelo": "M",
                    "Part0": {
                        "CLBs": 19200,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part1": {
                        "CLBs": 20160,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part2": {
                        "CLBs": 10440,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part3": {
                        "CLBs": 3060,
                        "BRAM": 108,
                        "DSP": 0
                    },
                    "Part4": {
                        "CLBs": 3060,
                        "BRAM": 144,
                        "DSP": 72
                    },
                    "Part5": {
                        "CLBs": 3060,
                        "BRAM": 72,
                        "DSP": 72
                    }
                }
            ]
        ],
        "Links": [
            {
                "20": {
                    "Lat": 27,
                    "Throughput": 100
                }
            },
            {
                "21": {
                    "Lat": 138,
                    "Throughput": 40
                }
            },
            {
                "32": {
                    "Lat": 148,
                    "Throughput": 400
                }
            }
        ]
    },
    "Nodo29": {
        "FPGA": [],
        "Links": [
            {
                "0": {
                    "Lat": 159,
                    "Throughput": 200
                }
            },
            {
                "19": {
                    "Lat": 126,
                    "Throughput": 100
                }
            },
            {
                "26": {
                    "Lat": 82,
                    "Throughput": 200
                }
            }
        ]
    },
    "Nodo30": {
        "FPGA": [],
        "Links": [
            {
                "8": {
                    "Lat": 33,
                    "Throughput": 40
                }
            },
            {
                "15": {
                    "Lat": 112,
                    "Throughput": 200
                }
            },
            {
                "27": {
                    "Lat": 196,
                    "Throughput": 400
                }
            }
        ]
    },
    "Nodo31": {
        "FPGA": [
            [
                {
                    "Modelo": "P",
                    "Part0": {
                        "CLBs": 10800,
                        "BRAM": 300,
                        "DSP": 600
                    },
                    "Part1": {
                        "CLBs": 10800,
                        "BRAM": 180,
                        "DSP": 600
                    },
                    "Part2": {
                        "CLBs": 2958,
                        "BRAM": 40,
                        "DSP": 240
                    }
                }
            ]
        ],
        "Links": [
            {
                "21": {
                    "Lat": 143,
                    "Throughput": 200
                }
            }
        ]
    },
    "Nodo32": {
        "FPGA": [
            [
                {
                    "Modelo": "P",
                    "Part0": {
                        "CLBs": 22200,
                        "BRAM": 480,
                        "DSP": 1560
                    }
                },
                {
                    "Modelo": "P",
                    "Part0": {
                        "CLBs": 22200,
                        "BRAM": 480,
                        "DSP": 1560
                    }
                }
            ]
        ],
        "Links": [
            {
                "4": {
                    "Lat": 22,
                    "Throughput": 200
                }
            },
            {
                "28": {
                    "Lat": 148,
                    "Throughput": 400
                }
            }
        ]
    },
    "Nodo33": {
        "FPGA": [],
        "Links": [
            {
                "8": {
                    "Lat": 172,
                    "Throughput": 40
                }
            },
            {
                "12": {
                    "Lat": 73,
                    "Throughput": 100
                }
            }
        ]
    },
    "Nodo34": {
        "FPGA": [
            [
                {
                    "Modelo": "G",
                    "Part0": {
                        "CLBs": 19800,
                        "BRAM": 504,
                        "DSP": 288
                    },
                    "Part1": {
                        "CLBs": 19080,
                        "BRAM": 576,
                        "DSP": 288
                    },
                    "Part2": {
                        "CLBs": 22140,
                        "BRAM": 540,
                        "DSP": 216
                    },
                    "Part3": {
                        "CLBs": 19440,
                        "BRAM": 540,
                        "DSP": 216
                    },
                    "Part4": {
                        "CLBs": 10980,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part5": {
                        "CLBs": 10800,
                        "BRAM": 360,
                        "DSP": 144
                    },
                    "Part6": {
                        "CLBs": 2940,
                        "BRAM": 72,
                        "DSP": 0
                    },
                    "Part7": {
                        "CLBs": 2940,
                        "BRAM": 72,
                        "DSP": 0
                    },
                    "Part8": {
                        "CLBs": 2940,
                        "BRAM": 84,
                        "DSP": 24
                    }
                }
            ]
        ],
        "Links": [
            {
                "2": {
                    "Lat": 77,
                    "Throughput": 40
                }
            },
            {
                "8": {
                    "Lat": 110,
                    "Throughput": 40
                }
            },
            {
                "18": {
                    "Lat": 117,
                    "Throughput": 40
                }
            },
            {
                "19": {
                    "Lat": 165,
                    "Throughput": 400
                }
            },
            {
                "23": {
                    "Lat": 104,
                    "Throughput": 200
                }
            }
        ]
    }
}