C:/lscc/radiant/2024.2/questasim/win64/VisualizerRls/bin/viscom.exe -nolock -quiet -jmem_size 393216 work.seg_disp_testbench(fast) -quiet -auto_acc_if_foreign -work work -L iCE40UP +acc -allow_unnamed -o _opt -id 5-00be43e604b8-68bb77f6-350-3e84 +__design_bin_path+C:/Users/wchan/Documents/GitHub/e155Lab2/fpga/sim +__betafsm