--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Sign_Extended.twx Sign_Extended.ncd -o Sign_Extended.twr
Sign_Extended.pcf

Design file:              Sign_Extended.ncd
Physical constraint file: Sign_Extended.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Input<0>       |Output<15>     |    4.853|
Input<1>       |Output<14>     |    4.853|
Input<2>       |Output<13>     |    4.837|
Input<3>       |Output<12>     |    4.853|
Input<4>       |Output<11>     |    5.410|
Input<5>       |Output<10>     |    4.835|
Input<6>       |Output<9>      |    4.853|
Input<7>       |Output<8>      |    4.837|
Input<8>       |Output<7>      |    4.835|
Input<9>       |Output<6>      |    4.853|
Input<10>      |Output<0>      |    4.953|
Input<10>      |Output<1>      |    5.493|
Input<10>      |Output<2>      |    4.945|
Input<10>      |Output<3>      |    5.230|
Input<10>      |Output<4>      |    4.949|
Input<10>      |Output<5>      |    5.511|
---------------+---------------+---------+


Analysis completed Wed Oct 29 23:28:45 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 161 MB



