-- Copyright (C) 1991-2009 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II"
-- VERSION "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition"

-- DATE "10/21/2024 11:01:08"

-- 
-- Device: Altera EP3C120F780C8 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim (VHDL) only
-- 

LIBRARY IEEE, cycloneiii;
LIBRARY altera;
USE IEEE.std_logic_1164.all;
USE altera.altera_primitives_components.all;
USE cycloneiii.cycloneiii_components.all;

ENTITY 	\RISC-V_32bit\ IS
    PORT (
	C0 : OUT std_logic;
	CLK : IN std_logic;
	\CLK1/2\ : IN std_logic;
	WREN : IN std_logic;
	PC_INPUT : IN std_logic_vector(31 DOWNTO 0);
	count : OUT std_logic_vector(3 DOWNTO 0);
	\EX/MEM_ADDR\ : OUT std_logic_vector(31 DOWNTO 0);
	\EX/MEM_DATA\ : OUT std_logic_vector(31 DOWNTO 0);
	EX_READ_DATA : OUT std_logic_vector(31 DOWNTO 0);
	EX_RESULT : OUT std_logic_vector(31 DOWNTO 0);
	\ID/EX_IMMI\ : OUT std_logic_vector(31 DOWNTO 0);
	\ID/EX_INS\ : OUT std_logic_vector(31 DOWNTO 0);
	\ID/EX_PC\ : OUT std_logic_vector(31 DOWNTO 0);
	ID_CTL : OUT std_logic_vector(7 DOWNTO 0);
	ID_IMMI : OUT std_logic_vector(31 DOWNTO 0);
	\IF/ID_INS\ : OUT std_logic_vector(31 DOWNTO 0);
	\IF/ID_PC\ : OUT std_logic_vector(31 DOWNTO 0);
	IF_INS : OUT std_logic_vector(31 DOWNTO 0);
	IF_PC : OUT std_logic_vector(31 DOWNTO 0);
	MEM_OUT_DATA : OUT std_logic_vector(31 DOWNTO 0);
	WB_WBADDR : OUT std_logic_vector(4 DOWNTO 0);
	WB_WBDATA : OUT std_logic_vector(31 DOWNTO 0)
	);
END \RISC-V_32bit\;

ARCHITECTURE structure OF \RISC-V_32bit\ IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_C0 : std_logic;
SIGNAL ww_CLK : std_logic;
SIGNAL \ww_CLK1/2\ : std_logic;
SIGNAL ww_WREN : std_logic;
SIGNAL ww_PC_INPUT : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_count : std_logic_vector(3 DOWNTO 0);
SIGNAL \ww_EX/MEM_ADDR\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ww_EX/MEM_DATA\ : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_EX_READ_DATA : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_EX_RESULT : std_logic_vector(31 DOWNTO 0);
SIGNAL \ww_ID/EX_IMMI\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ww_ID/EX_INS\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ww_ID/EX_PC\ : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_ID_CTL : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_ID_IMMI : std_logic_vector(31 DOWNTO 0);
SIGNAL \ww_IF/ID_INS\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ww_IF/ID_PC\ : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_IF_INS : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_IF_PC : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_MEM_OUT_DATA : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_WB_WBADDR : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_WB_WBDATA : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|inst3|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|inst3|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|inst3|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|inst3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|inst3|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|inst3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|inst3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|inst3|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|inst3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|inst3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|inst3|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|inst3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|inst3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|inst3|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|inst3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|inst3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|inst3|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|inst3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|inst3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|inst3|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|inst3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|inst3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|inst3|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|inst3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|inst3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|inst3|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|inst3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|inst3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|inst3|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|inst3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|inst3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|inst3|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|inst3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|inst3|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|inst3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|inst3|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|inst3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|inst3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|inst3|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|inst3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|inst3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|inst3|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|inst3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst12|inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst12|inst|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst12|inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst12|inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst12|inst|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst12|inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst12|inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst12|inst|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst12|inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst12|inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst12|inst|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst12|inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst12|inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst12|inst|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst12|inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst12|inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst12|inst|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst12|inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst12|inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst12|inst|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst12|inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst12|inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst12|inst|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst12|inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst12|inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst12|inst|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst12|inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst12|inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst12|inst|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst12|inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst12|inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst12|inst|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst12|inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst12|inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst12|inst|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst12|inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst12|inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst12|inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst12|inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst12|inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst12|inst|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst12|inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst12|inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst12|inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst12|inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst12|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst12|inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst12|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a14_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \CLK~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst3|inst1|Mux9~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLK1/2~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst3|inst|Add7~0_combout\ : std_logic;
SIGNAL \inst3|inst|Add7~2_combout\ : std_logic;
SIGNAL \inst3|inst|Add7~16_combout\ : std_logic;
SIGNAL \inst3|inst|Add7~20_combout\ : std_logic;
SIGNAL \inst3|inst|Add7~26_combout\ : std_logic;
SIGNAL \inst3|inst|Add7~28_combout\ : std_logic;
SIGNAL \inst3|inst|Add7~34_combout\ : std_logic;
SIGNAL \inst3|inst|Add7~36_combout\ : std_logic;
SIGNAL \inst3|inst|Add7~38_combout\ : std_logic;
SIGNAL \inst3|inst|Add7~42_combout\ : std_logic;
SIGNAL \inst3|inst|Add7~48_combout\ : std_logic;
SIGNAL \inst3|inst|Add7~50_combout\ : std_logic;
SIGNAL \inst3|inst|Add7~52_combout\ : std_logic;
SIGNAL \inst3|inst|Add7~56_combout\ : std_logic;
SIGNAL \inst3|inst|Add12~2_combout\ : std_logic;
SIGNAL \inst3|inst|Add12~6_combout\ : std_logic;
SIGNAL \inst3|inst|Add12~8_combout\ : std_logic;
SIGNAL \inst3|inst|Add12~12_combout\ : std_logic;
SIGNAL \inst3|inst|Add12~42_combout\ : std_logic;
SIGNAL \inst3|inst|Add17~0_combout\ : std_logic;
SIGNAL \inst3|inst|Add17~24_combout\ : std_logic;
SIGNAL \inst3|inst|Add17~26_combout\ : std_logic;
SIGNAL \inst3|inst|Add17~28_combout\ : std_logic;
SIGNAL \inst3|inst|Add17~30_combout\ : std_logic;
SIGNAL \inst3|inst|Add17~32_combout\ : std_logic;
SIGNAL \inst3|inst|Add17~36_combout\ : std_logic;
SIGNAL \inst3|inst|Add17~44_combout\ : std_logic;
SIGNAL \inst3|inst|Add17~48_combout\ : std_logic;
SIGNAL \inst3|inst|Add17~52_combout\ : std_logic;
SIGNAL \inst3|inst|Add17~54_combout\ : std_logic;
SIGNAL \inst3|inst|Add10~4_combout\ : std_logic;
SIGNAL \inst3|inst|Add10~12_combout\ : std_logic;
SIGNAL \inst3|inst|Add10~14_combout\ : std_logic;
SIGNAL \inst3|inst|Add10~24_combout\ : std_logic;
SIGNAL \inst3|inst|Add10~36_combout\ : std_logic;
SIGNAL \inst3|inst|Add10~40_combout\ : std_logic;
SIGNAL \inst3|inst|Add10~44_combout\ : std_logic;
SIGNAL \inst3|inst|Add10~54_combout\ : std_logic;
SIGNAL \inst3|inst|Add10~56_combout\ : std_logic;
SIGNAL \inst3|inst|Add18~2_combout\ : std_logic;
SIGNAL \inst3|inst|Add18~4_combout\ : std_logic;
SIGNAL \inst3|inst|Add18~8_combout\ : std_logic;
SIGNAL \inst3|inst|Add18~10_combout\ : std_logic;
SIGNAL \inst3|inst|Add18~14_combout\ : std_logic;
SIGNAL \inst3|inst|Add18~18_combout\ : std_logic;
SIGNAL \inst3|inst|Add18~20_combout\ : std_logic;
SIGNAL \inst3|inst|Add18~24_combout\ : std_logic;
SIGNAL \inst3|inst|Add18~34_combout\ : std_logic;
SIGNAL \inst3|inst|Add18~46_combout\ : std_logic;
SIGNAL \inst3|inst|Add18~54_combout\ : std_logic;
SIGNAL \inst3|inst|Add18~58_combout\ : std_logic;
SIGNAL \inst3|inst|Add18~62_combout\ : std_logic;
SIGNAL \inst3|inst|Add5~0_combout\ : std_logic;
SIGNAL \inst3|inst|Add5~2_combout\ : std_logic;
SIGNAL \inst3|inst|Add5~6_combout\ : std_logic;
SIGNAL \inst3|inst|Add5~8_combout\ : std_logic;
SIGNAL \inst3|inst|Add5~12_combout\ : std_logic;
SIGNAL \inst3|inst|Add5~14_combout\ : std_logic;
SIGNAL \inst3|inst|Add5~16_combout\ : std_logic;
SIGNAL \inst3|inst|Add5~28_combout\ : std_logic;
SIGNAL \inst3|inst|Add5~36_combout\ : std_logic;
SIGNAL \inst3|inst|Add5~40_combout\ : std_logic;
SIGNAL \inst3|inst|Add5~44_combout\ : std_logic;
SIGNAL \inst3|inst|Add5~52_combout\ : std_logic;
SIGNAL \inst3|inst|Add5~63\ : std_logic;
SIGNAL \inst3|inst|Add5~64_combout\ : std_logic;
SIGNAL \inst3|inst|Add20~0_combout\ : std_logic;
SIGNAL \inst3|inst|Add20~2_combout\ : std_logic;
SIGNAL \inst3|inst|Add20~6_combout\ : std_logic;
SIGNAL \inst3|inst|Add20~10_combout\ : std_logic;
SIGNAL \inst3|inst|Add20~14_combout\ : std_logic;
SIGNAL \inst3|inst|Add20~16_combout\ : std_logic;
SIGNAL \inst3|inst|Add20~22_combout\ : std_logic;
SIGNAL \inst3|inst|Add20~24_combout\ : std_logic;
SIGNAL \inst3|inst|Add20~30_combout\ : std_logic;
SIGNAL \inst3|inst|Add20~32_combout\ : std_logic;
SIGNAL \inst3|inst|Add20~34_combout\ : std_logic;
SIGNAL \inst3|inst|Add20~36_combout\ : std_logic;
SIGNAL \inst3|inst|Add20~48_combout\ : std_logic;
SIGNAL \inst3|inst|Add20~50_combout\ : std_logic;
SIGNAL \inst3|inst|Add20~52_combout\ : std_logic;
SIGNAL \inst3|inst|Add20~54_combout\ : std_logic;
SIGNAL \inst3|inst|Add20~56_combout\ : std_logic;
SIGNAL \inst3|inst|Add20~60_combout\ : std_logic;
SIGNAL \inst3|inst|Add14~0_combout\ : std_logic;
SIGNAL \inst3|inst|Add14~2_combout\ : std_logic;
SIGNAL \inst3|inst|Add14~4_combout\ : std_logic;
SIGNAL \inst3|inst|Add14~12_combout\ : std_logic;
SIGNAL \inst3|inst|Add14~16_combout\ : std_logic;
SIGNAL \inst3|inst|Add14~20_combout\ : std_logic;
SIGNAL \inst3|inst|Add14~28_combout\ : std_logic;
SIGNAL \inst3|inst|Add14~34_combout\ : std_logic;
SIGNAL \inst3|inst|Add14~36_combout\ : std_logic;
SIGNAL \inst3|inst|Add14~48_combout\ : std_logic;
SIGNAL \inst3|inst|Add14~50_combout\ : std_logic;
SIGNAL \inst3|inst|Add14~52_combout\ : std_logic;
SIGNAL \inst3|inst|Add3~0_combout\ : std_logic;
SIGNAL \inst3|inst|Add3~14_combout\ : std_logic;
SIGNAL \inst3|inst3|LPM_MUX_component|auto_generated|result_node[25]~70_combout\ : std_logic;
SIGNAL \inst3|inst3|LPM_MUX_component|auto_generated|result_node[13]~82_combout\ : std_logic;
SIGNAL \inst3|inst3|LPM_MUX_component|auto_generated|result_node[11]~84_combout\ : std_logic;
SIGNAL \inst3|inst3|LPM_MUX_component|auto_generated|result_node[1]~94_combout\ : std_logic;
SIGNAL \inst3|inst|F9~647_combout\ : std_logic;
SIGNAL \inst3|inst|F9~645_combout\ : std_logic;
SIGNAL \inst3|inst|F9~644_combout\ : std_logic;
SIGNAL \inst3|inst|F9~639_combout\ : std_logic;
SIGNAL \inst3|inst|F9~631_combout\ : std_logic;
SIGNAL \inst3|inst|F9~845_combout\ : std_logic;
SIGNAL \inst3|inst|F9~753_combout\ : std_logic;
SIGNAL \inst3|inst|F9~226_combout\ : std_logic;
SIGNAL \inst3|inst|F9~224_combout\ : std_logic;
SIGNAL \inst3|inst|F9~222_combout\ : std_logic;
SIGNAL \inst3|inst|F9~219_combout\ : std_logic;
SIGNAL \inst3|inst|F9~216_combout\ : std_logic;
SIGNAL \inst3|inst|F9~215_combout\ : std_logic;
SIGNAL \inst3|inst|F9~214_combout\ : std_logic;
SIGNAL \inst3|inst|F9~213_combout\ : std_logic;
SIGNAL \inst3|inst|F9~212_combout\ : std_logic;
SIGNAL \inst3|inst|F9~211_combout\ : std_logic;
SIGNAL \inst3|inst|F9~210_combout\ : std_logic;
SIGNAL \inst3|inst|F9~207_combout\ : std_logic;
SIGNAL \inst3|inst|F9~204_combout\ : std_logic;
SIGNAL \inst3|inst|F9~203_combout\ : std_logic;
SIGNAL \inst3|inst|F9~198_combout\ : std_logic;
SIGNAL \inst3|inst|F9~197_combout\ : std_logic;
SIGNAL \inst3|inst|F9~196_combout\ : std_logic;
SIGNAL \inst3|inst|Mux0~5_combout\ : std_logic;
SIGNAL \inst3|inst|F9~844_combout\ : std_logic;
SIGNAL \inst3|inst|F9~837_combout\ : std_logic;
SIGNAL \inst3|inst|F9~835_combout\ : std_logic;
SIGNAL \inst3|inst|F9~832_combout\ : std_logic;
SIGNAL \inst3|inst|F9~831_combout\ : std_logic;
SIGNAL \inst3|inst|F9~822_combout\ : std_logic;
SIGNAL \inst3|inst|F9~821_combout\ : std_logic;
SIGNAL \inst3|inst|F9~815_combout\ : std_logic;
SIGNAL \inst3|inst|F9~813_combout\ : std_logic;
SIGNAL \inst3|inst|Mux6~0_combout\ : std_logic;
SIGNAL \inst3|inst|Mux6~1_combout\ : std_logic;
SIGNAL \inst3|inst|Mux7~0_combout\ : std_logic;
SIGNAL \inst3|inst|Mux7~1_combout\ : std_logic;
SIGNAL \inst3|inst|Mux8~0_combout\ : std_logic;
SIGNAL \inst3|inst|Mux8~1_combout\ : std_logic;
SIGNAL \inst3|inst|Mux11~0_combout\ : std_logic;
SIGNAL \inst3|inst|Mux13~0_combout\ : std_logic;
SIGNAL \inst3|inst|Mux14~0_combout\ : std_logic;
SIGNAL \inst3|inst|Mux14~1_combout\ : std_logic;
SIGNAL \inst3|inst|Mux15~0_combout\ : std_logic;
SIGNAL \inst3|inst|Mux15~1_combout\ : std_logic;
SIGNAL \inst3|inst|Mux19~0_combout\ : std_logic;
SIGNAL \inst3|inst|Mux24~0_combout\ : std_logic;
SIGNAL \inst3|inst|Mux24~1_combout\ : std_logic;
SIGNAL \inst3|inst|F9~139_combout\ : std_logic;
SIGNAL \inst3|inst|Mux28~2_combout\ : std_logic;
SIGNAL \inst3|inst|Mux28~3_combout\ : std_logic;
SIGNAL \inst3|inst|Mux31~0_combout\ : std_logic;
SIGNAL \inst3|inst|Mux31~1_combout\ : std_logic;
SIGNAL \inst3|inst|Mux31~2_combout\ : std_logic;
SIGNAL \inst3|inst|Mux31~3_combout\ : std_logic;
SIGNAL \inst3|inst|Mux32~0_combout\ : std_logic;
SIGNAL \inst3|inst|Mux32~3_combout\ : std_logic;
SIGNAL \inst3|inst|Mux32~4_combout\ : std_logic;
SIGNAL \inst3|inst|Mux32~6_combout\ : std_logic;
SIGNAL \inst3|inst|Equal0~2_combout\ : std_logic;
SIGNAL \inst3|inst|Equal0~3_combout\ : std_logic;
SIGNAL \inst3|inst|Equal0~4_combout\ : std_logic;
SIGNAL \inst3|inst|Equal0~5_combout\ : std_logic;
SIGNAL \inst3|inst|Equal0~8_combout\ : std_logic;
SIGNAL \WREN~input_o\ : std_logic;
SIGNAL \C0~output_o\ : std_logic;
SIGNAL \count[3]~output_o\ : std_logic;
SIGNAL \count[2]~output_o\ : std_logic;
SIGNAL \count[1]~output_o\ : std_logic;
SIGNAL \count[0]~output_o\ : std_logic;
SIGNAL \EX/MEM_ADDR[31]~output_o\ : std_logic;
SIGNAL \EX/MEM_ADDR[30]~output_o\ : std_logic;
SIGNAL \EX/MEM_ADDR[29]~output_o\ : std_logic;
SIGNAL \EX/MEM_ADDR[28]~output_o\ : std_logic;
SIGNAL \EX/MEM_ADDR[27]~output_o\ : std_logic;
SIGNAL \EX/MEM_ADDR[26]~output_o\ : std_logic;
SIGNAL \EX/MEM_ADDR[25]~output_o\ : std_logic;
SIGNAL \EX/MEM_ADDR[24]~output_o\ : std_logic;
SIGNAL \EX/MEM_ADDR[23]~output_o\ : std_logic;
SIGNAL \EX/MEM_ADDR[22]~output_o\ : std_logic;
SIGNAL \EX/MEM_ADDR[21]~output_o\ : std_logic;
SIGNAL \EX/MEM_ADDR[20]~output_o\ : std_logic;
SIGNAL \EX/MEM_ADDR[19]~output_o\ : std_logic;
SIGNAL \EX/MEM_ADDR[18]~output_o\ : std_logic;
SIGNAL \EX/MEM_ADDR[17]~output_o\ : std_logic;
SIGNAL \EX/MEM_ADDR[16]~output_o\ : std_logic;
SIGNAL \EX/MEM_ADDR[15]~output_o\ : std_logic;
SIGNAL \EX/MEM_ADDR[14]~output_o\ : std_logic;
SIGNAL \EX/MEM_ADDR[13]~output_o\ : std_logic;
SIGNAL \EX/MEM_ADDR[12]~output_o\ : std_logic;
SIGNAL \EX/MEM_ADDR[11]~output_o\ : std_logic;
SIGNAL \EX/MEM_ADDR[10]~output_o\ : std_logic;
SIGNAL \EX/MEM_ADDR[9]~output_o\ : std_logic;
SIGNAL \EX/MEM_ADDR[8]~output_o\ : std_logic;
SIGNAL \EX/MEM_ADDR[7]~output_o\ : std_logic;
SIGNAL \EX/MEM_ADDR[6]~output_o\ : std_logic;
SIGNAL \EX/MEM_ADDR[5]~output_o\ : std_logic;
SIGNAL \EX/MEM_ADDR[4]~output_o\ : std_logic;
SIGNAL \EX/MEM_ADDR[3]~output_o\ : std_logic;
SIGNAL \EX/MEM_ADDR[2]~output_o\ : std_logic;
SIGNAL \EX/MEM_ADDR[1]~output_o\ : std_logic;
SIGNAL \EX/MEM_ADDR[0]~output_o\ : std_logic;
SIGNAL \EX/MEM_DATA[31]~output_o\ : std_logic;
SIGNAL \EX/MEM_DATA[30]~output_o\ : std_logic;
SIGNAL \EX/MEM_DATA[29]~output_o\ : std_logic;
SIGNAL \EX/MEM_DATA[28]~output_o\ : std_logic;
SIGNAL \EX/MEM_DATA[27]~output_o\ : std_logic;
SIGNAL \EX/MEM_DATA[26]~output_o\ : std_logic;
SIGNAL \EX/MEM_DATA[25]~output_o\ : std_logic;
SIGNAL \EX/MEM_DATA[24]~output_o\ : std_logic;
SIGNAL \EX/MEM_DATA[23]~output_o\ : std_logic;
SIGNAL \EX/MEM_DATA[22]~output_o\ : std_logic;
SIGNAL \EX/MEM_DATA[21]~output_o\ : std_logic;
SIGNAL \EX/MEM_DATA[20]~output_o\ : std_logic;
SIGNAL \EX/MEM_DATA[19]~output_o\ : std_logic;
SIGNAL \EX/MEM_DATA[18]~output_o\ : std_logic;
SIGNAL \EX/MEM_DATA[17]~output_o\ : std_logic;
SIGNAL \EX/MEM_DATA[16]~output_o\ : std_logic;
SIGNAL \EX/MEM_DATA[15]~output_o\ : std_logic;
SIGNAL \EX/MEM_DATA[14]~output_o\ : std_logic;
SIGNAL \EX/MEM_DATA[13]~output_o\ : std_logic;
SIGNAL \EX/MEM_DATA[12]~output_o\ : std_logic;
SIGNAL \EX/MEM_DATA[11]~output_o\ : std_logic;
SIGNAL \EX/MEM_DATA[10]~output_o\ : std_logic;
SIGNAL \EX/MEM_DATA[9]~output_o\ : std_logic;
SIGNAL \EX/MEM_DATA[8]~output_o\ : std_logic;
SIGNAL \EX/MEM_DATA[7]~output_o\ : std_logic;
SIGNAL \EX/MEM_DATA[6]~output_o\ : std_logic;
SIGNAL \EX/MEM_DATA[5]~output_o\ : std_logic;
SIGNAL \EX/MEM_DATA[4]~output_o\ : std_logic;
SIGNAL \EX/MEM_DATA[3]~output_o\ : std_logic;
SIGNAL \EX/MEM_DATA[2]~output_o\ : std_logic;
SIGNAL \EX/MEM_DATA[1]~output_o\ : std_logic;
SIGNAL \EX/MEM_DATA[0]~output_o\ : std_logic;
SIGNAL \EX_READ_DATA[31]~output_o\ : std_logic;
SIGNAL \EX_READ_DATA[30]~output_o\ : std_logic;
SIGNAL \EX_READ_DATA[29]~output_o\ : std_logic;
SIGNAL \EX_READ_DATA[28]~output_o\ : std_logic;
SIGNAL \EX_READ_DATA[27]~output_o\ : std_logic;
SIGNAL \EX_READ_DATA[26]~output_o\ : std_logic;
SIGNAL \EX_READ_DATA[25]~output_o\ : std_logic;
SIGNAL \EX_READ_DATA[24]~output_o\ : std_logic;
SIGNAL \EX_READ_DATA[23]~output_o\ : std_logic;
SIGNAL \EX_READ_DATA[22]~output_o\ : std_logic;
SIGNAL \EX_READ_DATA[21]~output_o\ : std_logic;
SIGNAL \EX_READ_DATA[20]~output_o\ : std_logic;
SIGNAL \EX_READ_DATA[19]~output_o\ : std_logic;
SIGNAL \EX_READ_DATA[18]~output_o\ : std_logic;
SIGNAL \EX_READ_DATA[17]~output_o\ : std_logic;
SIGNAL \EX_READ_DATA[16]~output_o\ : std_logic;
SIGNAL \EX_READ_DATA[15]~output_o\ : std_logic;
SIGNAL \EX_READ_DATA[14]~output_o\ : std_logic;
SIGNAL \EX_READ_DATA[13]~output_o\ : std_logic;
SIGNAL \EX_READ_DATA[12]~output_o\ : std_logic;
SIGNAL \EX_READ_DATA[11]~output_o\ : std_logic;
SIGNAL \EX_READ_DATA[10]~output_o\ : std_logic;
SIGNAL \EX_READ_DATA[9]~output_o\ : std_logic;
SIGNAL \EX_READ_DATA[8]~output_o\ : std_logic;
SIGNAL \EX_READ_DATA[7]~output_o\ : std_logic;
SIGNAL \EX_READ_DATA[6]~output_o\ : std_logic;
SIGNAL \EX_READ_DATA[5]~output_o\ : std_logic;
SIGNAL \EX_READ_DATA[4]~output_o\ : std_logic;
SIGNAL \EX_READ_DATA[3]~output_o\ : std_logic;
SIGNAL \EX_READ_DATA[2]~output_o\ : std_logic;
SIGNAL \EX_READ_DATA[1]~output_o\ : std_logic;
SIGNAL \EX_READ_DATA[0]~output_o\ : std_logic;
SIGNAL \EX_RESULT[31]~output_o\ : std_logic;
SIGNAL \EX_RESULT[30]~output_o\ : std_logic;
SIGNAL \EX_RESULT[29]~output_o\ : std_logic;
SIGNAL \EX_RESULT[28]~output_o\ : std_logic;
SIGNAL \EX_RESULT[27]~output_o\ : std_logic;
SIGNAL \EX_RESULT[26]~output_o\ : std_logic;
SIGNAL \EX_RESULT[25]~output_o\ : std_logic;
SIGNAL \EX_RESULT[24]~output_o\ : std_logic;
SIGNAL \EX_RESULT[23]~output_o\ : std_logic;
SIGNAL \EX_RESULT[22]~output_o\ : std_logic;
SIGNAL \EX_RESULT[21]~output_o\ : std_logic;
SIGNAL \EX_RESULT[20]~output_o\ : std_logic;
SIGNAL \EX_RESULT[19]~output_o\ : std_logic;
SIGNAL \EX_RESULT[18]~output_o\ : std_logic;
SIGNAL \EX_RESULT[17]~output_o\ : std_logic;
SIGNAL \EX_RESULT[16]~output_o\ : std_logic;
SIGNAL \EX_RESULT[15]~output_o\ : std_logic;
SIGNAL \EX_RESULT[14]~output_o\ : std_logic;
SIGNAL \EX_RESULT[13]~output_o\ : std_logic;
SIGNAL \EX_RESULT[12]~output_o\ : std_logic;
SIGNAL \EX_RESULT[11]~output_o\ : std_logic;
SIGNAL \EX_RESULT[10]~output_o\ : std_logic;
SIGNAL \EX_RESULT[9]~output_o\ : std_logic;
SIGNAL \EX_RESULT[8]~output_o\ : std_logic;
SIGNAL \EX_RESULT[7]~output_o\ : std_logic;
SIGNAL \EX_RESULT[6]~output_o\ : std_logic;
SIGNAL \EX_RESULT[5]~output_o\ : std_logic;
SIGNAL \EX_RESULT[4]~output_o\ : std_logic;
SIGNAL \EX_RESULT[3]~output_o\ : std_logic;
SIGNAL \EX_RESULT[2]~output_o\ : std_logic;
SIGNAL \EX_RESULT[1]~output_o\ : std_logic;
SIGNAL \EX_RESULT[0]~output_o\ : std_logic;
SIGNAL \ID/EX_IMMI[31]~output_o\ : std_logic;
SIGNAL \ID/EX_IMMI[30]~output_o\ : std_logic;
SIGNAL \ID/EX_IMMI[29]~output_o\ : std_logic;
SIGNAL \ID/EX_IMMI[28]~output_o\ : std_logic;
SIGNAL \ID/EX_IMMI[27]~output_o\ : std_logic;
SIGNAL \ID/EX_IMMI[26]~output_o\ : std_logic;
SIGNAL \ID/EX_IMMI[25]~output_o\ : std_logic;
SIGNAL \ID/EX_IMMI[24]~output_o\ : std_logic;
SIGNAL \ID/EX_IMMI[23]~output_o\ : std_logic;
SIGNAL \ID/EX_IMMI[22]~output_o\ : std_logic;
SIGNAL \ID/EX_IMMI[21]~output_o\ : std_logic;
SIGNAL \ID/EX_IMMI[20]~output_o\ : std_logic;
SIGNAL \ID/EX_IMMI[19]~output_o\ : std_logic;
SIGNAL \ID/EX_IMMI[18]~output_o\ : std_logic;
SIGNAL \ID/EX_IMMI[17]~output_o\ : std_logic;
SIGNAL \ID/EX_IMMI[16]~output_o\ : std_logic;
SIGNAL \ID/EX_IMMI[15]~output_o\ : std_logic;
SIGNAL \ID/EX_IMMI[14]~output_o\ : std_logic;
SIGNAL \ID/EX_IMMI[13]~output_o\ : std_logic;
SIGNAL \ID/EX_IMMI[12]~output_o\ : std_logic;
SIGNAL \ID/EX_IMMI[11]~output_o\ : std_logic;
SIGNAL \ID/EX_IMMI[10]~output_o\ : std_logic;
SIGNAL \ID/EX_IMMI[9]~output_o\ : std_logic;
SIGNAL \ID/EX_IMMI[8]~output_o\ : std_logic;
SIGNAL \ID/EX_IMMI[7]~output_o\ : std_logic;
SIGNAL \ID/EX_IMMI[6]~output_o\ : std_logic;
SIGNAL \ID/EX_IMMI[5]~output_o\ : std_logic;
SIGNAL \ID/EX_IMMI[4]~output_o\ : std_logic;
SIGNAL \ID/EX_IMMI[3]~output_o\ : std_logic;
SIGNAL \ID/EX_IMMI[2]~output_o\ : std_logic;
SIGNAL \ID/EX_IMMI[1]~output_o\ : std_logic;
SIGNAL \ID/EX_IMMI[0]~output_o\ : std_logic;
SIGNAL \ID/EX_INS[31]~output_o\ : std_logic;
SIGNAL \ID/EX_INS[30]~output_o\ : std_logic;
SIGNAL \ID/EX_INS[29]~output_o\ : std_logic;
SIGNAL \ID/EX_INS[28]~output_o\ : std_logic;
SIGNAL \ID/EX_INS[27]~output_o\ : std_logic;
SIGNAL \ID/EX_INS[26]~output_o\ : std_logic;
SIGNAL \ID/EX_INS[25]~output_o\ : std_logic;
SIGNAL \ID/EX_INS[24]~output_o\ : std_logic;
SIGNAL \ID/EX_INS[23]~output_o\ : std_logic;
SIGNAL \ID/EX_INS[22]~output_o\ : std_logic;
SIGNAL \ID/EX_INS[21]~output_o\ : std_logic;
SIGNAL \ID/EX_INS[20]~output_o\ : std_logic;
SIGNAL \ID/EX_INS[19]~output_o\ : std_logic;
SIGNAL \ID/EX_INS[18]~output_o\ : std_logic;
SIGNAL \ID/EX_INS[17]~output_o\ : std_logic;
SIGNAL \ID/EX_INS[16]~output_o\ : std_logic;
SIGNAL \ID/EX_INS[15]~output_o\ : std_logic;
SIGNAL \ID/EX_INS[14]~output_o\ : std_logic;
SIGNAL \ID/EX_INS[13]~output_o\ : std_logic;
SIGNAL \ID/EX_INS[12]~output_o\ : std_logic;
SIGNAL \ID/EX_INS[11]~output_o\ : std_logic;
SIGNAL \ID/EX_INS[10]~output_o\ : std_logic;
SIGNAL \ID/EX_INS[9]~output_o\ : std_logic;
SIGNAL \ID/EX_INS[8]~output_o\ : std_logic;
SIGNAL \ID/EX_INS[7]~output_o\ : std_logic;
SIGNAL \ID/EX_INS[6]~output_o\ : std_logic;
SIGNAL \ID/EX_INS[5]~output_o\ : std_logic;
SIGNAL \ID/EX_INS[4]~output_o\ : std_logic;
SIGNAL \ID/EX_INS[3]~output_o\ : std_logic;
SIGNAL \ID/EX_INS[2]~output_o\ : std_logic;
SIGNAL \ID/EX_INS[1]~output_o\ : std_logic;
SIGNAL \ID/EX_INS[0]~output_o\ : std_logic;
SIGNAL \ID/EX_PC[31]~output_o\ : std_logic;
SIGNAL \ID/EX_PC[30]~output_o\ : std_logic;
SIGNAL \ID/EX_PC[29]~output_o\ : std_logic;
SIGNAL \ID/EX_PC[28]~output_o\ : std_logic;
SIGNAL \ID/EX_PC[27]~output_o\ : std_logic;
SIGNAL \ID/EX_PC[26]~output_o\ : std_logic;
SIGNAL \ID/EX_PC[25]~output_o\ : std_logic;
SIGNAL \ID/EX_PC[24]~output_o\ : std_logic;
SIGNAL \ID/EX_PC[23]~output_o\ : std_logic;
SIGNAL \ID/EX_PC[22]~output_o\ : std_logic;
SIGNAL \ID/EX_PC[21]~output_o\ : std_logic;
SIGNAL \ID/EX_PC[20]~output_o\ : std_logic;
SIGNAL \ID/EX_PC[19]~output_o\ : std_logic;
SIGNAL \ID/EX_PC[18]~output_o\ : std_logic;
SIGNAL \ID/EX_PC[17]~output_o\ : std_logic;
SIGNAL \ID/EX_PC[16]~output_o\ : std_logic;
SIGNAL \ID/EX_PC[15]~output_o\ : std_logic;
SIGNAL \ID/EX_PC[14]~output_o\ : std_logic;
SIGNAL \ID/EX_PC[13]~output_o\ : std_logic;
SIGNAL \ID/EX_PC[12]~output_o\ : std_logic;
SIGNAL \ID/EX_PC[11]~output_o\ : std_logic;
SIGNAL \ID/EX_PC[10]~output_o\ : std_logic;
SIGNAL \ID/EX_PC[9]~output_o\ : std_logic;
SIGNAL \ID/EX_PC[8]~output_o\ : std_logic;
SIGNAL \ID/EX_PC[7]~output_o\ : std_logic;
SIGNAL \ID/EX_PC[6]~output_o\ : std_logic;
SIGNAL \ID/EX_PC[5]~output_o\ : std_logic;
SIGNAL \ID/EX_PC[4]~output_o\ : std_logic;
SIGNAL \ID/EX_PC[3]~output_o\ : std_logic;
SIGNAL \ID/EX_PC[2]~output_o\ : std_logic;
SIGNAL \ID/EX_PC[1]~output_o\ : std_logic;
SIGNAL \ID/EX_PC[0]~output_o\ : std_logic;
SIGNAL \ID_CTL[7]~output_o\ : std_logic;
SIGNAL \ID_CTL[6]~output_o\ : std_logic;
SIGNAL \ID_CTL[5]~output_o\ : std_logic;
SIGNAL \ID_CTL[4]~output_o\ : std_logic;
SIGNAL \ID_CTL[3]~output_o\ : std_logic;
SIGNAL \ID_CTL[2]~output_o\ : std_logic;
SIGNAL \ID_CTL[1]~output_o\ : std_logic;
SIGNAL \ID_CTL[0]~output_o\ : std_logic;
SIGNAL \ID_IMMI[31]~output_o\ : std_logic;
SIGNAL \ID_IMMI[30]~output_o\ : std_logic;
SIGNAL \ID_IMMI[29]~output_o\ : std_logic;
SIGNAL \ID_IMMI[28]~output_o\ : std_logic;
SIGNAL \ID_IMMI[27]~output_o\ : std_logic;
SIGNAL \ID_IMMI[26]~output_o\ : std_logic;
SIGNAL \ID_IMMI[25]~output_o\ : std_logic;
SIGNAL \ID_IMMI[24]~output_o\ : std_logic;
SIGNAL \ID_IMMI[23]~output_o\ : std_logic;
SIGNAL \ID_IMMI[22]~output_o\ : std_logic;
SIGNAL \ID_IMMI[21]~output_o\ : std_logic;
SIGNAL \ID_IMMI[20]~output_o\ : std_logic;
SIGNAL \ID_IMMI[19]~output_o\ : std_logic;
SIGNAL \ID_IMMI[18]~output_o\ : std_logic;
SIGNAL \ID_IMMI[17]~output_o\ : std_logic;
SIGNAL \ID_IMMI[16]~output_o\ : std_logic;
SIGNAL \ID_IMMI[15]~output_o\ : std_logic;
SIGNAL \ID_IMMI[14]~output_o\ : std_logic;
SIGNAL \ID_IMMI[13]~output_o\ : std_logic;
SIGNAL \ID_IMMI[12]~output_o\ : std_logic;
SIGNAL \ID_IMMI[11]~output_o\ : std_logic;
SIGNAL \ID_IMMI[10]~output_o\ : std_logic;
SIGNAL \ID_IMMI[9]~output_o\ : std_logic;
SIGNAL \ID_IMMI[8]~output_o\ : std_logic;
SIGNAL \ID_IMMI[7]~output_o\ : std_logic;
SIGNAL \ID_IMMI[6]~output_o\ : std_logic;
SIGNAL \ID_IMMI[5]~output_o\ : std_logic;
SIGNAL \ID_IMMI[4]~output_o\ : std_logic;
SIGNAL \ID_IMMI[3]~output_o\ : std_logic;
SIGNAL \ID_IMMI[2]~output_o\ : std_logic;
SIGNAL \ID_IMMI[1]~output_o\ : std_logic;
SIGNAL \ID_IMMI[0]~output_o\ : std_logic;
SIGNAL \IF/ID_INS[31]~output_o\ : std_logic;
SIGNAL \IF/ID_INS[30]~output_o\ : std_logic;
SIGNAL \IF/ID_INS[29]~output_o\ : std_logic;
SIGNAL \IF/ID_INS[28]~output_o\ : std_logic;
SIGNAL \IF/ID_INS[27]~output_o\ : std_logic;
SIGNAL \IF/ID_INS[26]~output_o\ : std_logic;
SIGNAL \IF/ID_INS[25]~output_o\ : std_logic;
SIGNAL \IF/ID_INS[24]~output_o\ : std_logic;
SIGNAL \IF/ID_INS[23]~output_o\ : std_logic;
SIGNAL \IF/ID_INS[22]~output_o\ : std_logic;
SIGNAL \IF/ID_INS[21]~output_o\ : std_logic;
SIGNAL \IF/ID_INS[20]~output_o\ : std_logic;
SIGNAL \IF/ID_INS[19]~output_o\ : std_logic;
SIGNAL \IF/ID_INS[18]~output_o\ : std_logic;
SIGNAL \IF/ID_INS[17]~output_o\ : std_logic;
SIGNAL \IF/ID_INS[16]~output_o\ : std_logic;
SIGNAL \IF/ID_INS[15]~output_o\ : std_logic;
SIGNAL \IF/ID_INS[14]~output_o\ : std_logic;
SIGNAL \IF/ID_INS[13]~output_o\ : std_logic;
SIGNAL \IF/ID_INS[12]~output_o\ : std_logic;
SIGNAL \IF/ID_INS[11]~output_o\ : std_logic;
SIGNAL \IF/ID_INS[10]~output_o\ : std_logic;
SIGNAL \IF/ID_INS[9]~output_o\ : std_logic;
SIGNAL \IF/ID_INS[8]~output_o\ : std_logic;
SIGNAL \IF/ID_INS[7]~output_o\ : std_logic;
SIGNAL \IF/ID_INS[6]~output_o\ : std_logic;
SIGNAL \IF/ID_INS[5]~output_o\ : std_logic;
SIGNAL \IF/ID_INS[4]~output_o\ : std_logic;
SIGNAL \IF/ID_INS[3]~output_o\ : std_logic;
SIGNAL \IF/ID_INS[2]~output_o\ : std_logic;
SIGNAL \IF/ID_INS[1]~output_o\ : std_logic;
SIGNAL \IF/ID_INS[0]~output_o\ : std_logic;
SIGNAL \IF/ID_PC[31]~output_o\ : std_logic;
SIGNAL \IF/ID_PC[30]~output_o\ : std_logic;
SIGNAL \IF/ID_PC[29]~output_o\ : std_logic;
SIGNAL \IF/ID_PC[28]~output_o\ : std_logic;
SIGNAL \IF/ID_PC[27]~output_o\ : std_logic;
SIGNAL \IF/ID_PC[26]~output_o\ : std_logic;
SIGNAL \IF/ID_PC[25]~output_o\ : std_logic;
SIGNAL \IF/ID_PC[24]~output_o\ : std_logic;
SIGNAL \IF/ID_PC[23]~output_o\ : std_logic;
SIGNAL \IF/ID_PC[22]~output_o\ : std_logic;
SIGNAL \IF/ID_PC[21]~output_o\ : std_logic;
SIGNAL \IF/ID_PC[20]~output_o\ : std_logic;
SIGNAL \IF/ID_PC[19]~output_o\ : std_logic;
SIGNAL \IF/ID_PC[18]~output_o\ : std_logic;
SIGNAL \IF/ID_PC[17]~output_o\ : std_logic;
SIGNAL \IF/ID_PC[16]~output_o\ : std_logic;
SIGNAL \IF/ID_PC[15]~output_o\ : std_logic;
SIGNAL \IF/ID_PC[14]~output_o\ : std_logic;
SIGNAL \IF/ID_PC[13]~output_o\ : std_logic;
SIGNAL \IF/ID_PC[12]~output_o\ : std_logic;
SIGNAL \IF/ID_PC[11]~output_o\ : std_logic;
SIGNAL \IF/ID_PC[10]~output_o\ : std_logic;
SIGNAL \IF/ID_PC[9]~output_o\ : std_logic;
SIGNAL \IF/ID_PC[8]~output_o\ : std_logic;
SIGNAL \IF/ID_PC[7]~output_o\ : std_logic;
SIGNAL \IF/ID_PC[6]~output_o\ : std_logic;
SIGNAL \IF/ID_PC[5]~output_o\ : std_logic;
SIGNAL \IF/ID_PC[4]~output_o\ : std_logic;
SIGNAL \IF/ID_PC[3]~output_o\ : std_logic;
SIGNAL \IF/ID_PC[2]~output_o\ : std_logic;
SIGNAL \IF/ID_PC[1]~output_o\ : std_logic;
SIGNAL \IF/ID_PC[0]~output_o\ : std_logic;
SIGNAL \IF_INS[31]~output_o\ : std_logic;
SIGNAL \IF_INS[30]~output_o\ : std_logic;
SIGNAL \IF_INS[29]~output_o\ : std_logic;
SIGNAL \IF_INS[28]~output_o\ : std_logic;
SIGNAL \IF_INS[27]~output_o\ : std_logic;
SIGNAL \IF_INS[26]~output_o\ : std_logic;
SIGNAL \IF_INS[25]~output_o\ : std_logic;
SIGNAL \IF_INS[24]~output_o\ : std_logic;
SIGNAL \IF_INS[23]~output_o\ : std_logic;
SIGNAL \IF_INS[22]~output_o\ : std_logic;
SIGNAL \IF_INS[21]~output_o\ : std_logic;
SIGNAL \IF_INS[20]~output_o\ : std_logic;
SIGNAL \IF_INS[19]~output_o\ : std_logic;
SIGNAL \IF_INS[18]~output_o\ : std_logic;
SIGNAL \IF_INS[17]~output_o\ : std_logic;
SIGNAL \IF_INS[16]~output_o\ : std_logic;
SIGNAL \IF_INS[15]~output_o\ : std_logic;
SIGNAL \IF_INS[14]~output_o\ : std_logic;
SIGNAL \IF_INS[13]~output_o\ : std_logic;
SIGNAL \IF_INS[12]~output_o\ : std_logic;
SIGNAL \IF_INS[11]~output_o\ : std_logic;
SIGNAL \IF_INS[10]~output_o\ : std_logic;
SIGNAL \IF_INS[9]~output_o\ : std_logic;
SIGNAL \IF_INS[8]~output_o\ : std_logic;
SIGNAL \IF_INS[7]~output_o\ : std_logic;
SIGNAL \IF_INS[6]~output_o\ : std_logic;
SIGNAL \IF_INS[5]~output_o\ : std_logic;
SIGNAL \IF_INS[4]~output_o\ : std_logic;
SIGNAL \IF_INS[3]~output_o\ : std_logic;
SIGNAL \IF_INS[2]~output_o\ : std_logic;
SIGNAL \IF_INS[1]~output_o\ : std_logic;
SIGNAL \IF_INS[0]~output_o\ : std_logic;
SIGNAL \IF_PC[31]~output_o\ : std_logic;
SIGNAL \IF_PC[30]~output_o\ : std_logic;
SIGNAL \IF_PC[29]~output_o\ : std_logic;
SIGNAL \IF_PC[28]~output_o\ : std_logic;
SIGNAL \IF_PC[27]~output_o\ : std_logic;
SIGNAL \IF_PC[26]~output_o\ : std_logic;
SIGNAL \IF_PC[25]~output_o\ : std_logic;
SIGNAL \IF_PC[24]~output_o\ : std_logic;
SIGNAL \IF_PC[23]~output_o\ : std_logic;
SIGNAL \IF_PC[22]~output_o\ : std_logic;
SIGNAL \IF_PC[21]~output_o\ : std_logic;
SIGNAL \IF_PC[20]~output_o\ : std_logic;
SIGNAL \IF_PC[19]~output_o\ : std_logic;
SIGNAL \IF_PC[18]~output_o\ : std_logic;
SIGNAL \IF_PC[17]~output_o\ : std_logic;
SIGNAL \IF_PC[16]~output_o\ : std_logic;
SIGNAL \IF_PC[15]~output_o\ : std_logic;
SIGNAL \IF_PC[14]~output_o\ : std_logic;
SIGNAL \IF_PC[13]~output_o\ : std_logic;
SIGNAL \IF_PC[12]~output_o\ : std_logic;
SIGNAL \IF_PC[11]~output_o\ : std_logic;
SIGNAL \IF_PC[10]~output_o\ : std_logic;
SIGNAL \IF_PC[9]~output_o\ : std_logic;
SIGNAL \IF_PC[8]~output_o\ : std_logic;
SIGNAL \IF_PC[7]~output_o\ : std_logic;
SIGNAL \IF_PC[6]~output_o\ : std_logic;
SIGNAL \IF_PC[5]~output_o\ : std_logic;
SIGNAL \IF_PC[4]~output_o\ : std_logic;
SIGNAL \IF_PC[3]~output_o\ : std_logic;
SIGNAL \IF_PC[2]~output_o\ : std_logic;
SIGNAL \IF_PC[1]~output_o\ : std_logic;
SIGNAL \IF_PC[0]~output_o\ : std_logic;
SIGNAL \MEM_OUT_DATA[31]~output_o\ : std_logic;
SIGNAL \MEM_OUT_DATA[30]~output_o\ : std_logic;
SIGNAL \MEM_OUT_DATA[29]~output_o\ : std_logic;
SIGNAL \MEM_OUT_DATA[28]~output_o\ : std_logic;
SIGNAL \MEM_OUT_DATA[27]~output_o\ : std_logic;
SIGNAL \MEM_OUT_DATA[26]~output_o\ : std_logic;
SIGNAL \MEM_OUT_DATA[25]~output_o\ : std_logic;
SIGNAL \MEM_OUT_DATA[24]~output_o\ : std_logic;
SIGNAL \MEM_OUT_DATA[23]~output_o\ : std_logic;
SIGNAL \MEM_OUT_DATA[22]~output_o\ : std_logic;
SIGNAL \MEM_OUT_DATA[21]~output_o\ : std_logic;
SIGNAL \MEM_OUT_DATA[20]~output_o\ : std_logic;
SIGNAL \MEM_OUT_DATA[19]~output_o\ : std_logic;
SIGNAL \MEM_OUT_DATA[18]~output_o\ : std_logic;
SIGNAL \MEM_OUT_DATA[17]~output_o\ : std_logic;
SIGNAL \MEM_OUT_DATA[16]~output_o\ : std_logic;
SIGNAL \MEM_OUT_DATA[15]~output_o\ : std_logic;
SIGNAL \MEM_OUT_DATA[14]~output_o\ : std_logic;
SIGNAL \MEM_OUT_DATA[13]~output_o\ : std_logic;
SIGNAL \MEM_OUT_DATA[12]~output_o\ : std_logic;
SIGNAL \MEM_OUT_DATA[11]~output_o\ : std_logic;
SIGNAL \MEM_OUT_DATA[10]~output_o\ : std_logic;
SIGNAL \MEM_OUT_DATA[9]~output_o\ : std_logic;
SIGNAL \MEM_OUT_DATA[8]~output_o\ : std_logic;
SIGNAL \MEM_OUT_DATA[7]~output_o\ : std_logic;
SIGNAL \MEM_OUT_DATA[6]~output_o\ : std_logic;
SIGNAL \MEM_OUT_DATA[5]~output_o\ : std_logic;
SIGNAL \MEM_OUT_DATA[4]~output_o\ : std_logic;
SIGNAL \MEM_OUT_DATA[3]~output_o\ : std_logic;
SIGNAL \MEM_OUT_DATA[2]~output_o\ : std_logic;
SIGNAL \MEM_OUT_DATA[1]~output_o\ : std_logic;
SIGNAL \MEM_OUT_DATA[0]~output_o\ : std_logic;
SIGNAL \WB_WBADDR[4]~output_o\ : std_logic;
SIGNAL \WB_WBADDR[3]~output_o\ : std_logic;
SIGNAL \WB_WBADDR[2]~output_o\ : std_logic;
SIGNAL \WB_WBADDR[1]~output_o\ : std_logic;
SIGNAL \WB_WBADDR[0]~output_o\ : std_logic;
SIGNAL \WB_WBDATA[31]~output_o\ : std_logic;
SIGNAL \WB_WBDATA[30]~output_o\ : std_logic;
SIGNAL \WB_WBDATA[29]~output_o\ : std_logic;
SIGNAL \WB_WBDATA[28]~output_o\ : std_logic;
SIGNAL \WB_WBDATA[27]~output_o\ : std_logic;
SIGNAL \WB_WBDATA[26]~output_o\ : std_logic;
SIGNAL \WB_WBDATA[25]~output_o\ : std_logic;
SIGNAL \WB_WBDATA[24]~output_o\ : std_logic;
SIGNAL \WB_WBDATA[23]~output_o\ : std_logic;
SIGNAL \WB_WBDATA[22]~output_o\ : std_logic;
SIGNAL \WB_WBDATA[21]~output_o\ : std_logic;
SIGNAL \WB_WBDATA[20]~output_o\ : std_logic;
SIGNAL \WB_WBDATA[19]~output_o\ : std_logic;
SIGNAL \WB_WBDATA[18]~output_o\ : std_logic;
SIGNAL \WB_WBDATA[17]~output_o\ : std_logic;
SIGNAL \WB_WBDATA[16]~output_o\ : std_logic;
SIGNAL \WB_WBDATA[15]~output_o\ : std_logic;
SIGNAL \WB_WBDATA[14]~output_o\ : std_logic;
SIGNAL \WB_WBDATA[13]~output_o\ : std_logic;
SIGNAL \WB_WBDATA[12]~output_o\ : std_logic;
SIGNAL \WB_WBDATA[11]~output_o\ : std_logic;
SIGNAL \WB_WBDATA[10]~output_o\ : std_logic;
SIGNAL \WB_WBDATA[9]~output_o\ : std_logic;
SIGNAL \WB_WBDATA[8]~output_o\ : std_logic;
SIGNAL \WB_WBDATA[7]~output_o\ : std_logic;
SIGNAL \WB_WBDATA[6]~output_o\ : std_logic;
SIGNAL \WB_WBDATA[5]~output_o\ : std_logic;
SIGNAL \WB_WBDATA[4]~output_o\ : std_logic;
SIGNAL \WB_WBDATA[3]~output_o\ : std_logic;
SIGNAL \WB_WBDATA[2]~output_o\ : std_logic;
SIGNAL \WB_WBDATA[1]~output_o\ : std_logic;
SIGNAL \WB_WBDATA[0]~output_o\ : std_logic;
SIGNAL \CLK1/2~input_o\ : std_logic;
SIGNAL \CLK1/2~inputclkctrl_outclk\ : std_logic;
SIGNAL \PC_INPUT[30]~input_o\ : std_logic;
SIGNAL \PC_INPUT[4]~input_o\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[1]~31_combout\ : std_logic;
SIGNAL \PC_INPUT[20]~input_o\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[1]~32\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[2]~33_combout\ : std_logic;
SIGNAL \PC_INPUT[22]~input_o\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[2]~34\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[3]~35_combout\ : std_logic;
SIGNAL \PC_INPUT[10]~input_o\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[3]~36\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[4]~37_combout\ : std_logic;
SIGNAL \inst5|inst|Q_internal[4]~feeder_combout\ : std_logic;
SIGNAL \inst7|inst4|Q_internal[4]~feeder_combout\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[0]~33\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[1]~35\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[2]~37\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[3]~39\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[4]~40_combout\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[4]~38\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[5]~39_combout\ : std_logic;
SIGNAL \inst5|inst|Q_internal[5]~feeder_combout\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[4]~41\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[5]~42_combout\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[5]~40\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[6]~41_combout\ : std_logic;
SIGNAL \PC_INPUT[26]~input_o\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[6]~42\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[7]~43_combout\ : std_logic;
SIGNAL \inst5|inst|Q_internal[7]~feeder_combout\ : std_logic;
SIGNAL \inst7|inst4|Q_internal[7]~feeder_combout\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[5]~43\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[6]~45\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[7]~46_combout\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[7]~44\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[8]~45_combout\ : std_logic;
SIGNAL \PC_INPUT[28]~input_o\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[8]~46\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[9]~47_combout\ : std_logic;
SIGNAL \inst5|inst|Q_internal[9]~feeder_combout\ : std_logic;
SIGNAL \inst7|inst4|Q_internal[9]~feeder_combout\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[7]~47\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[8]~49\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[9]~50_combout\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[9]~48\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[10]~49_combout\ : std_logic;
SIGNAL \inst5|inst|Q_internal[10]~feeder_combout\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[9]~51\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[10]~52_combout\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[10]~50\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[11]~51_combout\ : std_logic;
SIGNAL \inst5|inst|Q_internal[11]~feeder_combout\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[10]~53\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[11]~54_combout\ : std_logic;
SIGNAL \PC_INPUT[29]~input_o\ : std_logic;
SIGNAL \PC_INPUT[6]~input_o\ : std_logic;
SIGNAL \PC_INPUT[7]~input_o\ : std_logic;
SIGNAL \PC_INPUT[2]~input_o\ : std_logic;
SIGNAL \PC_INPUT[3]~input_o\ : std_logic;
SIGNAL \PC_INPUT[0]~input_o\ : std_logic;
SIGNAL \PC_INPUT[1]~input_o\ : std_logic;
SIGNAL \inst5|inst1|Q_internal[1]~feeder_combout\ : std_logic;
SIGNAL \inst|inst1|Mux0~0_combout\ : std_logic;
SIGNAL \inst|inst2|Mux26~0_combout\ : std_logic;
SIGNAL \inst|inst2|Mux23~0_combout\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[8]~48_combout\ : std_logic;
SIGNAL \PC_INPUT[27]~input_o\ : std_logic;
SIGNAL \inst5|inst1|Q_internal[26]~feeder_combout\ : std_logic;
SIGNAL \inst|inst2|Mux25~0_combout\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[6]~44_combout\ : std_logic;
SIGNAL \PC_INPUT[5]~input_o\ : std_logic;
SIGNAL \inst|inst1|Mux4~0_combout\ : std_logic;
SIGNAL \CLK~input_o\ : std_logic;
SIGNAL \CLK~inputclkctrl_outclk\ : std_logic;
SIGNAL \PC_INPUT[14]~input_o\ : std_logic;
SIGNAL \PC_INPUT[15]~input_o\ : std_logic;
SIGNAL \inst5|inst1|Q_internal[15]~feeder_combout\ : std_logic;
SIGNAL \PC_INPUT[16]~input_o\ : std_logic;
SIGNAL \PC_INPUT[17]~input_o\ : std_logic;
SIGNAL \inst5|inst1|Q_internal[16]~feeder_combout\ : std_logic;
SIGNAL \inst5|inst1|Q_internal[17]~feeder_combout\ : std_logic;
SIGNAL \PC_INPUT[18]~input_o\ : std_logic;
SIGNAL \PC_INPUT[19]~input_o\ : std_logic;
SIGNAL \inst5|inst1|Q_internal[18]~feeder_combout\ : std_logic;
SIGNAL \inst5|inst1|Q_internal[19]~feeder_combout\ : std_logic;
SIGNAL \PC_INPUT[21]~input_o\ : std_logic;
SIGNAL \inst5|inst1|Q_internal[20]~feeder_combout\ : std_logic;
SIGNAL \PC_INPUT[23]~input_o\ : std_logic;
SIGNAL \inst5|inst1|Q_internal[23]~feeder_combout\ : std_logic;
SIGNAL \PC_INPUT[24]~input_o\ : std_logic;
SIGNAL \PC_INPUT[25]~input_o\ : std_logic;
SIGNAL \inst5|inst1|Q_internal[24]~feeder_combout\ : std_logic;
SIGNAL \inst|inst1|Mux6~0_combout\ : std_logic;
SIGNAL \PC_INPUT[31]~input_o\ : std_logic;
SIGNAL \inst5|inst1|Q_internal[14]~feeder_combout\ : std_logic;
SIGNAL \PC_INPUT[12]~input_o\ : std_logic;
SIGNAL \PC_INPUT[13]~input_o\ : std_logic;
SIGNAL \inst5|inst1|Q_internal[12]~feeder_combout\ : std_logic;
SIGNAL \inst3|inst1|Mux2~0_combout\ : std_logic;
SIGNAL \inst3|inst1|Mux1~1_combout\ : std_logic;
SIGNAL \inst3|inst1|Mux1~0_combout\ : std_logic;
SIGNAL \inst3|inst1|Mux1~2_combout\ : std_logic;
SIGNAL \inst7|inst7|Q_internal[31]~feeder_combout\ : std_logic;
SIGNAL \inst5|inst1|Q_internal[29]~feeder_combout\ : std_logic;
SIGNAL \inst7|inst7|Q_internal[29]~feeder_combout\ : std_logic;
SIGNAL \inst3|inst1|Equal0~0_combout\ : std_logic;
SIGNAL \inst5|inst1|Q_internal[25]~feeder_combout\ : std_logic;
SIGNAL \inst3|inst1|Equal0~1_combout\ : std_logic;
SIGNAL \inst3|inst1|Mux9~0_combout\ : std_logic;
SIGNAL \inst3|inst1|Mux9~0clkctrl_outclk\ : std_logic;
SIGNAL \inst3|inst1|Mux2~1_combout\ : std_logic;
SIGNAL \inst3|inst1|Mux5~0_combout\ : std_logic;
SIGNAL \inst3|inst1|Mux3~0_combout\ : std_logic;
SIGNAL \inst3|inst1|Mux3~1_combout\ : std_logic;
SIGNAL \inst3|inst|Mux20~3_combout\ : std_logic;
SIGNAL \inst3|inst1|Mux8~0_combout\ : std_logic;
SIGNAL \inst3|inst|Mux20~5_combout\ : std_logic;
SIGNAL \inst|inst1|Mux0~2_combout\ : std_logic;
SIGNAL \inst3|inst3|LPM_MUX_component|auto_generated|result_node[28]~67_combout\ : std_logic;
SIGNAL \inst3|inst3|LPM_MUX_component|auto_generated|result_node[27]~68_combout\ : std_logic;
SIGNAL \inst3|inst3|LPM_MUX_component|auto_generated|result_node[26]~69_combout\ : std_logic;
SIGNAL \inst3|inst3|LPM_MUX_component|auto_generated|result_node[24]~71_combout\ : std_logic;
SIGNAL \inst3|inst3|LPM_MUX_component|auto_generated|result_node[23]~72_combout\ : std_logic;
SIGNAL \inst3|inst3|LPM_MUX_component|auto_generated|result_node[22]~73_combout\ : std_logic;
SIGNAL \inst3|inst3|LPM_MUX_component|auto_generated|result_node[21]~74_combout\ : std_logic;
SIGNAL \inst3|inst3|LPM_MUX_component|auto_generated|result_node[19]~76_combout\ : std_logic;
SIGNAL \inst3|inst3|LPM_MUX_component|auto_generated|result_node[18]~77_combout\ : std_logic;
SIGNAL \inst3|inst3|LPM_MUX_component|auto_generated|result_node[17]~78_combout\ : std_logic;
SIGNAL \inst3|inst3|LPM_MUX_component|auto_generated|result_node[16]~79_combout\ : std_logic;
SIGNAL \inst3|inst3|LPM_MUX_component|auto_generated|result_node[15]~80_combout\ : std_logic;
SIGNAL \inst3|inst3|LPM_MUX_component|auto_generated|result_node[14]~81_combout\ : std_logic;
SIGNAL \inst|inst2|Mux21~0_combout\ : std_logic;
SIGNAL \inst3|inst3|LPM_MUX_component|auto_generated|result_node[10]~85_combout\ : std_logic;
SIGNAL \inst|inst2|Mux22~0_combout\ : std_logic;
SIGNAL \inst3|inst3|LPM_MUX_component|auto_generated|result_node[9]~86_combout\ : std_logic;
SIGNAL \inst3|inst3|LPM_MUX_component|auto_generated|result_node[8]~87_combout\ : std_logic;
SIGNAL \inst5|inst1|Q_internal[27]~feeder_combout\ : std_logic;
SIGNAL \inst|inst2|Mux24~0_combout\ : std_logic;
SIGNAL \inst3|inst3|LPM_MUX_component|auto_generated|result_node[7]~88_combout\ : std_logic;
SIGNAL \inst3|inst3|LPM_MUX_component|auto_generated|result_node[6]~89_combout\ : std_logic;
SIGNAL \inst3|inst3|LPM_MUX_component|auto_generated|result_node[3]~92_combout\ : std_logic;
SIGNAL \inst3|inst3|LPM_MUX_component|auto_generated|result_node[0]~95_combout\ : std_logic;
SIGNAL \inst3|inst|Add12~1\ : std_logic;
SIGNAL \inst3|inst|Add12~3\ : std_logic;
SIGNAL \inst3|inst|Add12~5\ : std_logic;
SIGNAL \inst3|inst|Add12~7\ : std_logic;
SIGNAL \inst3|inst|Add12~9\ : std_logic;
SIGNAL \inst3|inst|Add12~11\ : std_logic;
SIGNAL \inst3|inst|Add12~13\ : std_logic;
SIGNAL \inst3|inst|Add12~15\ : std_logic;
SIGNAL \inst3|inst|Add12~17\ : std_logic;
SIGNAL \inst3|inst|Add12~19\ : std_logic;
SIGNAL \inst3|inst|Add12~21\ : std_logic;
SIGNAL \inst3|inst|Add12~23\ : std_logic;
SIGNAL \inst3|inst|Add12~25\ : std_logic;
SIGNAL \inst3|inst|Add12~27\ : std_logic;
SIGNAL \inst3|inst|Add12~29\ : std_logic;
SIGNAL \inst3|inst|Add12~31\ : std_logic;
SIGNAL \inst3|inst|Add12~33\ : std_logic;
SIGNAL \inst3|inst|Add12~35\ : std_logic;
SIGNAL \inst3|inst|Add12~37\ : std_logic;
SIGNAL \inst3|inst|Add12~39\ : std_logic;
SIGNAL \inst3|inst|Add12~41\ : std_logic;
SIGNAL \inst3|inst|Add12~43\ : std_logic;
SIGNAL \inst3|inst|Add12~45\ : std_logic;
SIGNAL \inst3|inst|Add12~47\ : std_logic;
SIGNAL \inst3|inst|Add12~49\ : std_logic;
SIGNAL \inst3|inst|Add12~51\ : std_logic;
SIGNAL \inst3|inst|Add12~53\ : std_logic;
SIGNAL \inst3|inst|Add12~55\ : std_logic;
SIGNAL \inst3|inst|Add12~56_combout\ : std_logic;
SIGNAL \inst3|inst|F9~777_combout\ : std_logic;
SIGNAL \inst3|inst|F9~776_combout\ : std_logic;
SIGNAL \inst3|inst|F9~775_combout\ : std_logic;
SIGNAL \inst3|inst|F9~774_combout\ : std_logic;
SIGNAL \inst3|inst|F9~771_combout\ : std_logic;
SIGNAL \inst3|inst|F9~770_combout\ : std_logic;
SIGNAL \inst3|inst|F9~768_combout\ : std_logic;
SIGNAL \inst3|inst|F9~766_combout\ : std_logic;
SIGNAL \inst3|inst|F9~765_combout\ : std_logic;
SIGNAL \inst3|inst|F9~764_combout\ : std_logic;
SIGNAL \inst3|inst|F9~763_combout\ : std_logic;
SIGNAL \inst3|inst|F9~759_combout\ : std_logic;
SIGNAL \inst3|inst|F9~758_combout\ : std_logic;
SIGNAL \inst3|inst|F9~757_combout\ : std_logic;
SIGNAL \inst3|inst|F9~750_combout\ : std_logic;
SIGNAL \inst3|inst|F9~749_combout\ : std_logic;
SIGNAL \inst3|inst|Add18~1\ : std_logic;
SIGNAL \inst3|inst|Add18~3\ : std_logic;
SIGNAL \inst3|inst|Add18~5\ : std_logic;
SIGNAL \inst3|inst|Add18~7\ : std_logic;
SIGNAL \inst3|inst|Add18~9\ : std_logic;
SIGNAL \inst3|inst|Add18~11\ : std_logic;
SIGNAL \inst3|inst|Add18~13\ : std_logic;
SIGNAL \inst3|inst|Add18~15\ : std_logic;
SIGNAL \inst3|inst|Add18~17\ : std_logic;
SIGNAL \inst3|inst|Add18~19\ : std_logic;
SIGNAL \inst3|inst|Add18~21\ : std_logic;
SIGNAL \inst3|inst|Add18~23\ : std_logic;
SIGNAL \inst3|inst|Add18~25\ : std_logic;
SIGNAL \inst3|inst|Add18~27\ : std_logic;
SIGNAL \inst3|inst|Add18~29\ : std_logic;
SIGNAL \inst3|inst|Add18~31\ : std_logic;
SIGNAL \inst3|inst|Add18~33\ : std_logic;
SIGNAL \inst3|inst|Add18~35\ : std_logic;
SIGNAL \inst3|inst|Add18~37\ : std_logic;
SIGNAL \inst3|inst|Add18~39\ : std_logic;
SIGNAL \inst3|inst|Add18~41\ : std_logic;
SIGNAL \inst3|inst|Add18~43\ : std_logic;
SIGNAL \inst3|inst|Add18~45\ : std_logic;
SIGNAL \inst3|inst|Add18~47\ : std_logic;
SIGNAL \inst3|inst|Add18~49\ : std_logic;
SIGNAL \inst3|inst|Add18~51\ : std_logic;
SIGNAL \inst3|inst|Add18~53\ : std_logic;
SIGNAL \inst3|inst|Add18~55\ : std_logic;
SIGNAL \inst3|inst|Add18~56_combout\ : std_logic;
SIGNAL \inst3|inst|F9~223_combout\ : std_logic;
SIGNAL \inst3|inst|F9~221_combout\ : std_logic;
SIGNAL \inst3|inst|F9~220_combout\ : std_logic;
SIGNAL \inst3|inst|F9~772_combout\ : std_logic;
SIGNAL \inst3|inst|F9~218_combout\ : std_logic;
SIGNAL \inst3|inst|F9~217_combout\ : std_logic;
SIGNAL \inst3|inst|F9~769_combout\ : std_logic;
SIGNAL \inst3|inst|F9~767_combout\ : std_logic;
SIGNAL \inst3|inst|F9~209_combout\ : std_logic;
SIGNAL \inst3|inst|F9~208_combout\ : std_logic;
SIGNAL \inst3|inst|F9~760_combout\ : std_logic;
SIGNAL \inst3|inst|F9~206_combout\ : std_logic;
SIGNAL \inst3|inst|F9~205_combout\ : std_logic;
SIGNAL \inst3|inst|F9~756_combout\ : std_logic;
SIGNAL \inst3|inst|F9~202_combout\ : std_logic;
SIGNAL \inst|inst2|Mux26~1_combout\ : std_logic;
SIGNAL \inst3|inst|F9~201_combout\ : std_logic;
SIGNAL \PC_INPUT[11]~input_o\ : std_logic;
SIGNAL \inst5|inst1|Q_internal[11]~feeder_combout\ : std_logic;
SIGNAL \inst|inst2|Mux27~0_combout\ : std_logic;
SIGNAL \inst3|inst|F9~200_combout\ : std_logic;
SIGNAL \inst3|inst|F9~199_combout\ : std_logic;
SIGNAL \inst3|inst|F9~751_combout\ : std_logic;
SIGNAL \inst3|inst|Add5~1\ : std_logic;
SIGNAL \inst3|inst|Add5~3\ : std_logic;
SIGNAL \inst3|inst|Add5~5\ : std_logic;
SIGNAL \inst3|inst|Add5~7\ : std_logic;
SIGNAL \inst3|inst|Add5~9\ : std_logic;
SIGNAL \inst3|inst|Add5~11\ : std_logic;
SIGNAL \inst3|inst|Add5~13\ : std_logic;
SIGNAL \inst3|inst|Add5~15\ : std_logic;
SIGNAL \inst3|inst|Add5~17\ : std_logic;
SIGNAL \inst3|inst|Add5~19\ : std_logic;
SIGNAL \inst3|inst|Add5~21\ : std_logic;
SIGNAL \inst3|inst|Add5~23\ : std_logic;
SIGNAL \inst3|inst|Add5~25\ : std_logic;
SIGNAL \inst3|inst|Add5~27\ : std_logic;
SIGNAL \inst3|inst|Add5~29\ : std_logic;
SIGNAL \inst3|inst|Add5~31\ : std_logic;
SIGNAL \inst3|inst|Add5~33\ : std_logic;
SIGNAL \inst3|inst|Add5~35\ : std_logic;
SIGNAL \inst3|inst|Add5~37\ : std_logic;
SIGNAL \inst3|inst|Add5~39\ : std_logic;
SIGNAL \inst3|inst|Add5~41\ : std_logic;
SIGNAL \inst3|inst|Add5~43\ : std_logic;
SIGNAL \inst3|inst|Add5~45\ : std_logic;
SIGNAL \inst3|inst|Add5~47\ : std_logic;
SIGNAL \inst3|inst|Add5~49\ : std_logic;
SIGNAL \inst3|inst|Add5~51\ : std_logic;
SIGNAL \inst3|inst|Add5~53\ : std_logic;
SIGNAL \inst3|inst|Add5~55\ : std_logic;
SIGNAL \inst3|inst|Add5~56_combout\ : std_logic;
SIGNAL \inst3|inst|Mux4~2_combout\ : std_logic;
SIGNAL \inst3|inst|Mux4~3_combout\ : std_logic;
SIGNAL \inst3|inst|Mux0~2_combout\ : std_logic;
SIGNAL \inst3|inst3|LPM_MUX_component|auto_generated|result_node[12]~83_combout\ : std_logic;
SIGNAL \inst3|inst3|LPM_MUX_component|auto_generated|result_node[5]~90_combout\ : std_logic;
SIGNAL \inst3|inst3|LPM_MUX_component|auto_generated|result_node[4]~91_combout\ : std_logic;
SIGNAL \inst3|inst|Add3~1\ : std_logic;
SIGNAL \inst3|inst|Add3~3\ : std_logic;
SIGNAL \inst3|inst|Add3~5\ : std_logic;
SIGNAL \inst3|inst|Add3~7\ : std_logic;
SIGNAL \inst3|inst|Add3~9\ : std_logic;
SIGNAL \inst3|inst|Add3~11\ : std_logic;
SIGNAL \inst3|inst|Add3~13\ : std_logic;
SIGNAL \inst3|inst|Add3~15\ : std_logic;
SIGNAL \inst3|inst|Add3~17\ : std_logic;
SIGNAL \inst3|inst|Add3~19\ : std_logic;
SIGNAL \inst3|inst|Add3~21\ : std_logic;
SIGNAL \inst3|inst|Add3~23\ : std_logic;
SIGNAL \inst3|inst|Add3~25\ : std_logic;
SIGNAL \inst3|inst|Add3~27\ : std_logic;
SIGNAL \inst3|inst|Add3~29\ : std_logic;
SIGNAL \inst3|inst|Add3~31\ : std_logic;
SIGNAL \inst3|inst|Add3~33\ : std_logic;
SIGNAL \inst3|inst|Add3~35\ : std_logic;
SIGNAL \inst3|inst|Add3~37\ : std_logic;
SIGNAL \inst3|inst|Add3~39\ : std_logic;
SIGNAL \inst3|inst|Add3~41\ : std_logic;
SIGNAL \inst3|inst|Add3~43\ : std_logic;
SIGNAL \inst3|inst|Add3~45\ : std_logic;
SIGNAL \inst3|inst|Add3~47\ : std_logic;
SIGNAL \inst3|inst|Add3~49\ : std_logic;
SIGNAL \inst3|inst|Add3~51\ : std_logic;
SIGNAL \inst3|inst|Add3~53\ : std_logic;
SIGNAL \inst3|inst|Add3~55\ : std_logic;
SIGNAL \inst3|inst|Add3~56_combout\ : std_logic;
SIGNAL \inst3|inst|F9~160_combout\ : std_logic;
SIGNAL \inst3|inst|Mux4~4_combout\ : std_logic;
SIGNAL \inst3|inst|Mux4~5_combout\ : std_logic;
SIGNAL \inst3|inst|Mux20~2_combout\ : std_logic;
SIGNAL \inst3|inst|F9~646_combout\ : std_logic;
SIGNAL \inst3|inst|Mux20~1_combout\ : std_logic;
SIGNAL \inst3|inst|Mux4~0_combout\ : std_logic;
SIGNAL \inst3|inst|Mux20~0_combout\ : std_logic;
SIGNAL \inst3|inst|F9~841_combout\ : std_logic;
SIGNAL \inst3|inst|F9~840_combout\ : std_logic;
SIGNAL \inst3|inst|F9~839_combout\ : std_logic;
SIGNAL \inst3|inst|F9~838_combout\ : std_logic;
SIGNAL \inst3|inst|F9~642_combout\ : std_logic;
SIGNAL \inst3|inst|F9~641_combout\ : std_logic;
SIGNAL \inst3|inst|F9~640_combout\ : std_logic;
SIGNAL \inst3|inst|F9~834_combout\ : std_logic;
SIGNAL \inst3|inst|F9~638_combout\ : std_logic;
SIGNAL \inst3|inst|F9~637_combout\ : std_logic;
SIGNAL \inst3|inst|F9~636_combout\ : std_logic;
SIGNAL \inst3|inst|F9~635_combout\ : std_logic;
SIGNAL \inst3|inst|F9~829_combout\ : std_logic;
SIGNAL \inst3|inst|F9~633_combout\ : std_logic;
SIGNAL \inst3|inst|F9~827_combout\ : std_logic;
SIGNAL \inst3|inst|F9~826_combout\ : std_logic;
SIGNAL \inst3|inst|F9~825_combout\ : std_logic;
SIGNAL \inst3|inst|F9~629_combout\ : std_logic;
SIGNAL \inst3|inst|F9~823_combout\ : std_logic;
SIGNAL \inst3|inst|F9~627_combout\ : std_logic;
SIGNAL \inst3|inst|F9~626_combout\ : std_logic;
SIGNAL \inst3|inst|F9~625_combout\ : std_logic;
SIGNAL \inst3|inst|F9~624_combout\ : std_logic;
SIGNAL \inst3|inst|F9~623_combout\ : std_logic;
SIGNAL \inst3|inst|F9~817_combout\ : std_logic;
SIGNAL \inst3|inst|F9~816_combout\ : std_logic;
SIGNAL \inst3|inst|F9~620_combout\ : std_logic;
SIGNAL \inst3|inst|F9~619_combout\ : std_logic;
SIGNAL \inst3|inst|F9~618_combout\ : std_logic;
SIGNAL \inst3|inst|Add14~1\ : std_logic;
SIGNAL \inst3|inst|Add14~3\ : std_logic;
SIGNAL \inst3|inst|Add14~5\ : std_logic;
SIGNAL \inst3|inst|Add14~7\ : std_logic;
SIGNAL \inst3|inst|Add14~9\ : std_logic;
SIGNAL \inst3|inst|Add14~11\ : std_logic;
SIGNAL \inst3|inst|Add14~13\ : std_logic;
SIGNAL \inst3|inst|Add14~15\ : std_logic;
SIGNAL \inst3|inst|Add14~17\ : std_logic;
SIGNAL \inst3|inst|Add14~19\ : std_logic;
SIGNAL \inst3|inst|Add14~21\ : std_logic;
SIGNAL \inst3|inst|Add14~23\ : std_logic;
SIGNAL \inst3|inst|Add14~25\ : std_logic;
SIGNAL \inst3|inst|Add14~27\ : std_logic;
SIGNAL \inst3|inst|Add14~29\ : std_logic;
SIGNAL \inst3|inst|Add14~31\ : std_logic;
SIGNAL \inst3|inst|Add14~33\ : std_logic;
SIGNAL \inst3|inst|Add14~35\ : std_logic;
SIGNAL \inst3|inst|Add14~37\ : std_logic;
SIGNAL \inst3|inst|Add14~39\ : std_logic;
SIGNAL \inst3|inst|Add14~41\ : std_logic;
SIGNAL \inst3|inst|Add14~43\ : std_logic;
SIGNAL \inst3|inst|Add14~45\ : std_logic;
SIGNAL \inst3|inst|Add14~47\ : std_logic;
SIGNAL \inst3|inst|Add14~49\ : std_logic;
SIGNAL \inst3|inst|Add14~51\ : std_logic;
SIGNAL \inst3|inst|Add14~53\ : std_logic;
SIGNAL \inst3|inst|Add14~55\ : std_logic;
SIGNAL \inst3|inst|Add14~56_combout\ : std_logic;
SIGNAL \inst3|inst|Mux4~1_combout\ : std_logic;
SIGNAL \inst3|inst|Mux4~6_combout\ : std_logic;
SIGNAL \inst3|inst|Mux4~7_combout\ : std_logic;
SIGNAL \inst3|inst|Mux20~4_combout\ : std_logic;
SIGNAL \inst3|inst|Add17~1\ : std_logic;
SIGNAL \inst3|inst|Add17~3\ : std_logic;
SIGNAL \inst3|inst|Add17~5\ : std_logic;
SIGNAL \inst3|inst|Add17~7\ : std_logic;
SIGNAL \inst3|inst|Add17~9\ : std_logic;
SIGNAL \inst3|inst|Add17~11\ : std_logic;
SIGNAL \inst3|inst|Add17~13\ : std_logic;
SIGNAL \inst3|inst|Add17~15\ : std_logic;
SIGNAL \inst3|inst|Add17~17\ : std_logic;
SIGNAL \inst3|inst|Add17~19\ : std_logic;
SIGNAL \inst3|inst|Add17~21\ : std_logic;
SIGNAL \inst3|inst|Add17~23\ : std_logic;
SIGNAL \inst3|inst|Add17~25\ : std_logic;
SIGNAL \inst3|inst|Add17~27\ : std_logic;
SIGNAL \inst3|inst|Add17~29\ : std_logic;
SIGNAL \inst3|inst|Add17~31\ : std_logic;
SIGNAL \inst3|inst|Add17~33\ : std_logic;
SIGNAL \inst3|inst|Add17~35\ : std_logic;
SIGNAL \inst3|inst|Add17~37\ : std_logic;
SIGNAL \inst3|inst|Add17~39\ : std_logic;
SIGNAL \inst3|inst|Add17~41\ : std_logic;
SIGNAL \inst3|inst|Add17~43\ : std_logic;
SIGNAL \inst3|inst|Add17~45\ : std_logic;
SIGNAL \inst3|inst|Add17~47\ : std_logic;
SIGNAL \inst3|inst|Add17~49\ : std_logic;
SIGNAL \inst3|inst|Add17~50_combout\ : std_logic;
SIGNAL \inst3|inst|Add12~52_combout\ : std_logic;
SIGNAL \inst3|inst|Mux6~2_combout\ : std_logic;
SIGNAL \inst3|inst|Add18~52_combout\ : std_logic;
SIGNAL \inst3|inst|Mux6~3_combout\ : std_logic;
SIGNAL \inst3|inst|F9~643_combout\ : std_logic;
SIGNAL \inst3|inst|F9~634_combout\ : std_logic;
SIGNAL \inst3|inst|F9~630_combout\ : std_logic;
SIGNAL \inst3|inst|F9~622_combout\ : std_logic;
SIGNAL \inst3|inst|Add10~1\ : std_logic;
SIGNAL \inst3|inst|Add10~3\ : std_logic;
SIGNAL \inst3|inst|Add10~5\ : std_logic;
SIGNAL \inst3|inst|Add10~7\ : std_logic;
SIGNAL \inst3|inst|Add10~9\ : std_logic;
SIGNAL \inst3|inst|Add10~11\ : std_logic;
SIGNAL \inst3|inst|Add10~13\ : std_logic;
SIGNAL \inst3|inst|Add10~15\ : std_logic;
SIGNAL \inst3|inst|Add10~17\ : std_logic;
SIGNAL \inst3|inst|Add10~19\ : std_logic;
SIGNAL \inst3|inst|Add10~21\ : std_logic;
SIGNAL \inst3|inst|Add10~23\ : std_logic;
SIGNAL \inst3|inst|Add10~25\ : std_logic;
SIGNAL \inst3|inst|Add10~27\ : std_logic;
SIGNAL \inst3|inst|Add10~29\ : std_logic;
SIGNAL \inst3|inst|Add10~31\ : std_logic;
SIGNAL \inst3|inst|Add10~33\ : std_logic;
SIGNAL \inst3|inst|Add10~35\ : std_logic;
SIGNAL \inst3|inst|Add10~37\ : std_logic;
SIGNAL \inst3|inst|Add10~39\ : std_logic;
SIGNAL \inst3|inst|Add10~41\ : std_logic;
SIGNAL \inst3|inst|Add10~43\ : std_logic;
SIGNAL \inst3|inst|Add10~45\ : std_logic;
SIGNAL \inst3|inst|Add10~47\ : std_logic;
SIGNAL \inst3|inst|Add10~49\ : std_logic;
SIGNAL \inst3|inst|Add10~51\ : std_logic;
SIGNAL \inst3|inst|Add10~52_combout\ : std_logic;
SIGNAL \inst3|inst|Add3~52_combout\ : std_logic;
SIGNAL \inst3|inst|F9~158_combout\ : std_logic;
SIGNAL \inst3|inst|Mux6~4_combout\ : std_logic;
SIGNAL \inst3|inst|Mux6~5_combout\ : std_logic;
SIGNAL \inst3|inst|Mux6~6_combout\ : std_logic;
SIGNAL \inst3|inst|Mux6~7_combout\ : std_logic;
SIGNAL \inst3|inst3|LPM_MUX_component|auto_generated|result_node[2]~93_combout\ : std_logic;
SIGNAL \inst3|inst|Add7~1\ : std_logic;
SIGNAL \inst3|inst|Add7~3\ : std_logic;
SIGNAL \inst3|inst|Add7~5\ : std_logic;
SIGNAL \inst3|inst|Add7~7\ : std_logic;
SIGNAL \inst3|inst|Add7~9\ : std_logic;
SIGNAL \inst3|inst|Add7~11\ : std_logic;
SIGNAL \inst3|inst|Add7~13\ : std_logic;
SIGNAL \inst3|inst|Add7~15\ : std_logic;
SIGNAL \inst3|inst|Add7~17\ : std_logic;
SIGNAL \inst3|inst|Add7~19\ : std_logic;
SIGNAL \inst3|inst|Add7~21\ : std_logic;
SIGNAL \inst3|inst|Add7~23\ : std_logic;
SIGNAL \inst3|inst|Add7~25\ : std_logic;
SIGNAL \inst3|inst|Add7~27\ : std_logic;
SIGNAL \inst3|inst|Add7~29\ : std_logic;
SIGNAL \inst3|inst|Add7~31\ : std_logic;
SIGNAL \inst3|inst|Add7~33\ : std_logic;
SIGNAL \inst3|inst|Add7~35\ : std_logic;
SIGNAL \inst3|inst|Add7~37\ : std_logic;
SIGNAL \inst3|inst|Add7~39\ : std_logic;
SIGNAL \inst3|inst|Add7~41\ : std_logic;
SIGNAL \inst3|inst|Add7~43\ : std_logic;
SIGNAL \inst3|inst|Add7~45\ : std_logic;
SIGNAL \inst3|inst|Add7~47\ : std_logic;
SIGNAL \inst3|inst|Add7~49\ : std_logic;
SIGNAL \inst3|inst|Add7~51\ : std_logic;
SIGNAL \inst3|inst|Add7~53\ : std_logic;
SIGNAL \inst3|inst|Add7~54_combout\ : std_logic;
SIGNAL \inst3|inst|Mux5~0_combout\ : std_logic;
SIGNAL \inst3|inst|Add14~54_combout\ : std_logic;
SIGNAL \inst3|inst|Mux5~1_combout\ : std_logic;
SIGNAL \inst3|inst|Add3~54_combout\ : std_logic;
SIGNAL \inst3|inst|F9~159_combout\ : std_logic;
SIGNAL \inst3|inst|Add12~54_combout\ : std_logic;
SIGNAL \inst3|inst|Add5~54_combout\ : std_logic;
SIGNAL \inst3|inst|Mux5~2_combout\ : std_logic;
SIGNAL \inst3|inst|Mux5~3_combout\ : std_logic;
SIGNAL \inst3|inst|Mux5~4_combout\ : std_logic;
SIGNAL \inst3|inst|Mux5~5_combout\ : std_logic;
SIGNAL \inst3|inst|Mux5~6_combout\ : std_logic;
SIGNAL \inst3|inst|Mux5~7_combout\ : std_logic;
SIGNAL \inst3|inst|Equal0~1_combout\ : std_logic;
SIGNAL \inst3|inst|F9~649_combout\ : std_logic;
SIGNAL \inst3|inst3|LPM_MUX_component|auto_generated|result_node[30]~65_combout\ : std_logic;
SIGNAL \inst3|inst3|LPM_MUX_component|auto_generated|result_node[29]~66_combout\ : std_logic;
SIGNAL \inst3|inst|Add7~55\ : std_logic;
SIGNAL \inst3|inst|Add7~57\ : std_logic;
SIGNAL \inst3|inst|Add7~59\ : std_logic;
SIGNAL \inst3|inst|Add7~61\ : std_logic;
SIGNAL \inst3|inst|Add7~62_combout\ : std_logic;
SIGNAL \inst3|inst|Mux1~0_combout\ : std_logic;
SIGNAL \inst3|inst|F9~843_combout\ : std_logic;
SIGNAL \inst3|inst|F9~842_combout\ : std_logic;
SIGNAL \inst3|inst|Add14~57\ : std_logic;
SIGNAL \inst3|inst|Add14~59\ : std_logic;
SIGNAL \inst3|inst|Add14~61\ : std_logic;
SIGNAL \inst3|inst|Add14~62_combout\ : std_logic;
SIGNAL \inst3|inst|F9~833_combout\ : std_logic;
SIGNAL \inst3|inst|F9~824_combout\ : std_logic;
SIGNAL \inst3|inst|F9~820_combout\ : std_logic;
SIGNAL \inst3|inst|F9~819_combout\ : std_logic;
SIGNAL \inst3|inst|Add20~1\ : std_logic;
SIGNAL \inst3|inst|Add20~3\ : std_logic;
SIGNAL \inst3|inst|Add20~5\ : std_logic;
SIGNAL \inst3|inst|Add20~7\ : std_logic;
SIGNAL \inst3|inst|Add20~9\ : std_logic;
SIGNAL \inst3|inst|Add20~11\ : std_logic;
SIGNAL \inst3|inst|Add20~13\ : std_logic;
SIGNAL \inst3|inst|Add20~15\ : std_logic;
SIGNAL \inst3|inst|Add20~17\ : std_logic;
SIGNAL \inst3|inst|Add20~19\ : std_logic;
SIGNAL \inst3|inst|Add20~21\ : std_logic;
SIGNAL \inst3|inst|Add20~23\ : std_logic;
SIGNAL \inst3|inst|Add20~25\ : std_logic;
SIGNAL \inst3|inst|Add20~27\ : std_logic;
SIGNAL \inst3|inst|Add20~29\ : std_logic;
SIGNAL \inst3|inst|Add20~31\ : std_logic;
SIGNAL \inst3|inst|Add20~33\ : std_logic;
SIGNAL \inst3|inst|Add20~35\ : std_logic;
SIGNAL \inst3|inst|Add20~37\ : std_logic;
SIGNAL \inst3|inst|Add20~39\ : std_logic;
SIGNAL \inst3|inst|Add20~41\ : std_logic;
SIGNAL \inst3|inst|Add20~43\ : std_logic;
SIGNAL \inst3|inst|Add20~45\ : std_logic;
SIGNAL \inst3|inst|Add20~47\ : std_logic;
SIGNAL \inst3|inst|Add20~49\ : std_logic;
SIGNAL \inst3|inst|Add20~51\ : std_logic;
SIGNAL \inst3|inst|Add20~53\ : std_logic;
SIGNAL \inst3|inst|Add20~55\ : std_logic;
SIGNAL \inst3|inst|Add20~57\ : std_logic;
SIGNAL \inst3|inst|Add20~59\ : std_logic;
SIGNAL \inst3|inst|Add20~61\ : std_logic;
SIGNAL \inst3|inst|Add20~62_combout\ : std_logic;
SIGNAL \inst3|inst|Mux1~1_combout\ : std_logic;
SIGNAL \inst3|inst|Add17~51\ : std_logic;
SIGNAL \inst3|inst|Add17~53\ : std_logic;
SIGNAL \inst3|inst|Add17~55\ : std_logic;
SIGNAL \inst3|inst|Add17~57\ : std_logic;
SIGNAL \inst3|inst|Add17~59\ : std_logic;
SIGNAL \inst3|inst|Add17~60_combout\ : std_logic;
SIGNAL \inst3|inst|Add12~57\ : std_logic;
SIGNAL \inst3|inst|Add12~59\ : std_logic;
SIGNAL \inst3|inst|Add12~61\ : std_logic;
SIGNAL \inst3|inst|Add12~62_combout\ : std_logic;
SIGNAL \inst3|inst|F9~389_combout\ : std_logic;
SIGNAL \inst3|inst|F9~779_combout\ : std_logic;
SIGNAL \inst3|inst|F9~225_combout\ : std_logic;
SIGNAL \inst3|inst|Add5~57\ : std_logic;
SIGNAL \inst3|inst|Add5~59\ : std_logic;
SIGNAL \inst3|inst|Add5~61\ : std_logic;
SIGNAL \inst3|inst|Add5~62_combout\ : std_logic;
SIGNAL \inst3|inst|Mux1~2_combout\ : std_logic;
SIGNAL \inst3|inst|Mux1~3_combout\ : std_logic;
SIGNAL \inst3|inst|F9~648_combout\ : std_logic;
SIGNAL \inst3|inst|Add10~53\ : std_logic;
SIGNAL \inst3|inst|Add10~55\ : std_logic;
SIGNAL \inst3|inst|Add10~57\ : std_logic;
SIGNAL \inst3|inst|Add10~59\ : std_logic;
SIGNAL \inst3|inst|Add10~61\ : std_logic;
SIGNAL \inst3|inst|Add10~62_combout\ : std_logic;
SIGNAL \inst3|inst|Add3~57\ : std_logic;
SIGNAL \inst3|inst|Add3~59\ : std_logic;
SIGNAL \inst3|inst|Add3~61\ : std_logic;
SIGNAL \inst3|inst|Add3~62_combout\ : std_logic;
SIGNAL \inst3|inst|F9~163_combout\ : std_logic;
SIGNAL \inst3|inst|Mux1~4_combout\ : std_logic;
SIGNAL \inst3|inst|Mux1~5_combout\ : std_logic;
SIGNAL \inst3|inst|Mux1~6_combout\ : std_logic;
SIGNAL \inst3|inst|Mux1~7_combout\ : std_logic;
SIGNAL \inst3|inst|Add7~58_combout\ : std_logic;
SIGNAL \inst3|inst|Mux3~0_combout\ : std_logic;
SIGNAL \inst3|inst|Add20~58_combout\ : std_logic;
SIGNAL \inst3|inst|Add14~58_combout\ : std_logic;
SIGNAL \inst3|inst|Mux3~1_combout\ : std_logic;
SIGNAL \inst3|inst|Add17~56_combout\ : std_logic;
SIGNAL \inst3|inst|Add3~58_combout\ : std_logic;
SIGNAL \inst3|inst|F9~161_combout\ : std_logic;
SIGNAL \inst3|inst|Add10~58_combout\ : std_logic;
SIGNAL \inst3|inst|Add12~58_combout\ : std_logic;
SIGNAL \inst3|inst|F9~778_combout\ : std_logic;
SIGNAL \inst3|inst|Add5~58_combout\ : std_logic;
SIGNAL \inst3|inst|Mux3~2_combout\ : std_logic;
SIGNAL \inst3|inst|Mux3~3_combout\ : std_logic;
SIGNAL \inst3|inst|Mux3~4_combout\ : std_logic;
SIGNAL \inst3|inst|Mux3~5_combout\ : std_logic;
SIGNAL \inst3|inst|Mux3~6_combout\ : std_logic;
SIGNAL \inst3|inst|Mux3~7_combout\ : std_logic;
SIGNAL \inst3|inst|Equal0~0_combout\ : std_logic;
SIGNAL \inst3|inst|Mux32~7_combout\ : std_logic;
SIGNAL \inst3|inst|Add12~0_combout\ : std_logic;
SIGNAL \inst3|inst|Add10~0_combout\ : std_logic;
SIGNAL \inst3|inst|Mux32~1_combout\ : std_logic;
SIGNAL \inst3|inst|Add18~0_combout\ : std_logic;
SIGNAL \inst3|inst|Mux32~2_combout\ : std_logic;
SIGNAL \inst3|inst|Mux32~5_combout\ : std_logic;
SIGNAL \inst3|inst|Mux32~8_combout\ : std_logic;
SIGNAL \inst3|inst|Add20~20_combout\ : std_logic;
SIGNAL \inst3|inst|F9~628_combout\ : std_logic;
SIGNAL \inst3|inst|Mux22~0_combout\ : std_logic;
SIGNAL \inst3|inst|Mux22~1_combout\ : std_logic;
SIGNAL \inst3|inst|Add3~20_combout\ : std_logic;
SIGNAL \inst3|inst|F9~142_combout\ : std_logic;
SIGNAL \inst3|inst|Add10~20_combout\ : std_logic;
SIGNAL \inst3|inst|Mux22~4_combout\ : std_logic;
SIGNAL \inst3|inst|Add17~18_combout\ : std_logic;
SIGNAL \inst3|inst|Add5~20_combout\ : std_logic;
SIGNAL \inst3|inst|Add12~20_combout\ : std_logic;
SIGNAL \inst3|inst|Mux22~2_combout\ : std_logic;
SIGNAL \inst3|inst|Mux22~3_combout\ : std_logic;
SIGNAL \inst3|inst|Mux22~5_combout\ : std_logic;
SIGNAL \inst3|inst|Mux22~6_combout\ : std_logic;
SIGNAL \inst3|inst|Mux22~7_combout\ : std_logic;
SIGNAL \inst3|inst|Add14~18_combout\ : std_logic;
SIGNAL \inst3|inst|Add7~18_combout\ : std_logic;
SIGNAL \inst3|inst|Mux23~0_combout\ : std_logic;
SIGNAL \inst3|inst|Add20~18_combout\ : std_logic;
SIGNAL \inst3|inst|Mux23~1_combout\ : std_logic;
SIGNAL \inst3|inst|Add17~16_combout\ : std_logic;
SIGNAL \inst3|inst|Add10~18_combout\ : std_logic;
SIGNAL \inst3|inst|Add12~18_combout\ : std_logic;
SIGNAL \inst3|inst|Add5~18_combout\ : std_logic;
SIGNAL \inst3|inst|Mux23~2_combout\ : std_logic;
SIGNAL \inst3|inst|Mux23~3_combout\ : std_logic;
SIGNAL \inst3|inst|Mux23~4_combout\ : std_logic;
SIGNAL \inst3|inst|Add3~18_combout\ : std_logic;
SIGNAL \inst3|inst|F9~141_combout\ : std_logic;
SIGNAL \inst3|inst|Mux23~5_combout\ : std_logic;
SIGNAL \inst3|inst|Mux23~6_combout\ : std_logic;
SIGNAL \inst3|inst|Mux23~7_combout\ : std_logic;
SIGNAL \inst3|inst|Add17~22_combout\ : std_logic;
SIGNAL \inst3|inst|Add5~24_combout\ : std_logic;
SIGNAL \inst3|inst|F9~761_combout\ : std_logic;
SIGNAL \inst3|inst|Add12~24_combout\ : std_logic;
SIGNAL \inst3|inst|Mux20~8_combout\ : std_logic;
SIGNAL \inst3|inst|Mux20~9_combout\ : std_logic;
SIGNAL \inst3|inst|Add3~24_combout\ : std_logic;
SIGNAL \inst3|inst|F9~144_combout\ : std_logic;
SIGNAL \inst3|inst|Mux20~10_combout\ : std_logic;
SIGNAL \inst3|inst|Mux20~11_combout\ : std_logic;
SIGNAL \inst3|inst|Add14~24_combout\ : std_logic;
SIGNAL \inst3|inst|Add7~24_combout\ : std_logic;
SIGNAL \inst3|inst|Mux20~6_combout\ : std_logic;
SIGNAL \inst3|inst|Mux20~7_combout\ : std_logic;
SIGNAL \inst3|inst|Mux20~12_combout\ : std_logic;
SIGNAL \inst3|inst|Mux20~13_combout\ : std_logic;
SIGNAL \inst3|inst|Equal0~6_combout\ : std_logic;
SIGNAL \inst3|inst|Add17~14_combout\ : std_logic;
SIGNAL \inst3|inst|Add10~16_combout\ : std_logic;
SIGNAL \inst3|inst|Add3~16_combout\ : std_logic;
SIGNAL \inst3|inst|F9~140_combout\ : std_logic;
SIGNAL \inst3|inst|Mux24~4_combout\ : std_logic;
SIGNAL \inst3|inst|Add18~16_combout\ : std_logic;
SIGNAL \inst3|inst|Add12~16_combout\ : std_logic;
SIGNAL \inst3|inst|Mux24~2_combout\ : std_logic;
SIGNAL \inst3|inst|Mux24~3_combout\ : std_logic;
SIGNAL \inst3|inst|Mux24~5_combout\ : std_logic;
SIGNAL \inst3|inst|Mux24~6_combout\ : std_logic;
SIGNAL \inst3|inst|Mux24~7_combout\ : std_logic;
SIGNAL \inst3|inst|Add14~10_combout\ : std_logic;
SIGNAL \inst3|inst|Add7~10_combout\ : std_logic;
SIGNAL \inst3|inst|Mux27~0_combout\ : std_logic;
SIGNAL \inst3|inst|Mux27~1_combout\ : std_logic;
SIGNAL \inst3|inst|F9~818_combout\ : std_logic;
SIGNAL \inst3|inst|Add3~10_combout\ : std_logic;
SIGNAL \inst3|inst|F9~137_combout\ : std_logic;
SIGNAL \inst3|inst|Add17~8_combout\ : std_logic;
SIGNAL \inst3|inst|Add10~10_combout\ : std_logic;
SIGNAL \inst3|inst|Add12~10_combout\ : std_logic;
SIGNAL \inst3|inst|F9~754_combout\ : std_logic;
SIGNAL \inst3|inst|Add5~10_combout\ : std_logic;
SIGNAL \inst3|inst|Mux27~2_combout\ : std_logic;
SIGNAL \inst3|inst|Mux27~3_combout\ : std_logic;
SIGNAL \inst3|inst|Mux27~4_combout\ : std_logic;
SIGNAL \inst3|inst|Mux27~5_combout\ : std_logic;
SIGNAL \inst3|inst|Mux27~6_combout\ : std_logic;
SIGNAL \inst3|inst|Mux27~7_combout\ : std_logic;
SIGNAL \inst3|inst|Add20~12_combout\ : std_logic;
SIGNAL \inst3|inst|Add7~12_combout\ : std_logic;
SIGNAL \inst3|inst|Mux26~0_combout\ : std_logic;
SIGNAL \inst3|inst|Mux26~1_combout\ : std_logic;
SIGNAL \inst3|inst|Add17~10_combout\ : std_logic;
SIGNAL \inst3|inst|Add3~12_combout\ : std_logic;
SIGNAL \inst3|inst|F9~138_combout\ : std_logic;
SIGNAL \inst3|inst|Mux26~4_combout\ : std_logic;
SIGNAL \inst3|inst|Add18~12_combout\ : std_logic;
SIGNAL \inst3|inst|F9~755_combout\ : std_logic;
SIGNAL \inst3|inst|Mux26~2_combout\ : std_logic;
SIGNAL \inst3|inst|Mux26~3_combout\ : std_logic;
SIGNAL \inst3|inst|Mux26~5_combout\ : std_logic;
SIGNAL \inst3|inst|Mux26~6_combout\ : std_logic;
SIGNAL \inst3|inst|Mux26~7_combout\ : std_logic;
SIGNAL \inst3|inst|Equal0~7_combout\ : std_logic;
SIGNAL \inst3|inst|Add7~14_combout\ : std_logic;
SIGNAL \inst3|inst|Mux25~0_combout\ : std_logic;
SIGNAL \inst3|inst|Add14~14_combout\ : std_logic;
SIGNAL \inst3|inst|Mux25~1_combout\ : std_logic;
SIGNAL \inst3|inst|Add17~12_combout\ : std_logic;
SIGNAL \inst3|inst|Add12~14_combout\ : std_logic;
SIGNAL \inst3|inst|Mux25~2_combout\ : std_logic;
SIGNAL \inst3|inst|Mux25~3_combout\ : std_logic;
SIGNAL \inst3|inst|Mux25~4_combout\ : std_logic;
SIGNAL \inst3|inst|Mux25~5_combout\ : std_logic;
SIGNAL \inst3|inst|Mux25~6_combout\ : std_logic;
SIGNAL \inst3|inst|Mux25~7_combout\ : std_logic;
SIGNAL \inst3|inst|Equal0~9_combout\ : std_logic;
SIGNAL \inst3|inst|Equal0~10_combout\ : std_logic;
SIGNAL \inst3|inst|Equal0~11_combout\ : std_logic;
SIGNAL \inst8|inst2|Q1~q\ : std_logic;
SIGNAL \inst12|inst2~combout\ : std_logic;
SIGNAL \inst5|inst1|Q_internal[10]~feeder_combout\ : std_logic;
SIGNAL \inst|inst2|Mux28~0_combout\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[3]~38_combout\ : std_logic;
SIGNAL \inst5|inst1|Q_internal[22]~feeder_combout\ : std_logic;
SIGNAL \PC_INPUT[8]~input_o\ : std_logic;
SIGNAL \PC_INPUT[9]~input_o\ : std_logic;
SIGNAL \inst5|inst1|Q_internal[9]~feeder_combout\ : std_logic;
SIGNAL \inst|inst2|Mux29~0_combout\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[2]~36_combout\ : std_logic;
SIGNAL \inst5|inst1|Q_internal[21]~feeder_combout\ : std_logic;
SIGNAL \inst|inst2|Mux30~0_combout\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[1]~34_combout\ : std_logic;
SIGNAL \inst5|inst1|Q_internal[5]~feeder_combout\ : std_logic;
SIGNAL \inst5|inst1|Q_internal[7]~feeder_combout\ : std_logic;
SIGNAL \inst|inst2|Mux31~0_combout\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[0]~32_combout\ : std_logic;
SIGNAL \inst2|inst|LPM_MUX_component|auto_generated|result_node[0]~64_combout\ : std_logic;
SIGNAL \inst5|inst1|Q_internal[31]~feeder_combout\ : std_logic;
SIGNAL \inst|inst2|Mux0~0_combout\ : std_logic;
SIGNAL \inst3|inst3|LPM_MUX_component|auto_generated|result_node[31]~64_combout\ : std_logic;
SIGNAL \inst3|inst|Add7~63\ : std_logic;
SIGNAL \inst3|inst|Add7~64_combout\ : std_logic;
SIGNAL \inst3|inst|Mux0~9_combout\ : std_logic;
SIGNAL \inst3|inst|Add20~63\ : std_logic;
SIGNAL \inst3|inst|Add20~64_combout\ : std_logic;
SIGNAL \inst3|inst|Add14~63\ : std_logic;
SIGNAL \inst3|inst|Add14~64_combout\ : std_logic;
SIGNAL \inst3|inst|Mux0~7_combout\ : std_logic;
SIGNAL \inst3|inst|Add12~63\ : std_logic;
SIGNAL \inst3|inst|Add12~64_combout\ : std_logic;
SIGNAL \inst3|inst|Add18~57\ : std_logic;
SIGNAL \inst3|inst|Add18~59\ : std_logic;
SIGNAL \inst3|inst|Add18~61\ : std_logic;
SIGNAL \inst3|inst|Add18~63\ : std_logic;
SIGNAL \inst3|inst|Add18~64_combout\ : std_logic;
SIGNAL \inst3|inst|Add10~63\ : std_logic;
SIGNAL \inst3|inst|Add10~64_combout\ : std_logic;
SIGNAL \inst3|inst|Add17~61\ : std_logic;
SIGNAL \inst3|inst|Add17~62_combout\ : std_logic;
SIGNAL \inst3|inst|Mux0~3_combout\ : std_logic;
SIGNAL \inst3|inst|Mux0~4_combout\ : std_logic;
SIGNAL \inst3|inst|Mux0~6_combout\ : std_logic;
SIGNAL \inst3|inst|Mux0~8_combout\ : std_logic;
SIGNAL \inst3|inst|Add14~60_combout\ : std_logic;
SIGNAL \inst3|inst|Add7~60_combout\ : std_logic;
SIGNAL \inst3|inst|Mux2~0_combout\ : std_logic;
SIGNAL \inst3|inst|Mux2~1_combout\ : std_logic;
SIGNAL \inst3|inst|Add17~58_combout\ : std_logic;
SIGNAL \inst3|inst|Add10~60_combout\ : std_logic;
SIGNAL \inst3|inst|Add3~60_combout\ : std_logic;
SIGNAL \inst3|inst|F9~162_combout\ : std_logic;
SIGNAL \inst3|inst|Mux2~4_combout\ : std_logic;
SIGNAL \inst3|inst|Add18~60_combout\ : std_logic;
SIGNAL \inst3|inst|Add12~60_combout\ : std_logic;
SIGNAL \inst3|inst|Add5~60_combout\ : std_logic;
SIGNAL \inst3|inst|Mux2~2_combout\ : std_logic;
SIGNAL \inst3|inst|Mux2~3_combout\ : std_logic;
SIGNAL \inst3|inst|Mux2~5_combout\ : std_logic;
SIGNAL \inst3|inst|Mux2~6_combout\ : std_logic;
SIGNAL \inst3|inst|Mux2~7_combout\ : std_logic;
SIGNAL \inst3|inst|Add3~50_combout\ : std_logic;
SIGNAL \inst3|inst|F9~157_combout\ : std_logic;
SIGNAL \inst3|inst|Add10~50_combout\ : std_logic;
SIGNAL \inst3|inst|Add12~50_combout\ : std_logic;
SIGNAL \inst3|inst|Add5~50_combout\ : std_logic;
SIGNAL \inst3|inst|Mux7~2_combout\ : std_logic;
SIGNAL \inst3|inst|Add18~50_combout\ : std_logic;
SIGNAL \inst3|inst|Mux7~3_combout\ : std_logic;
SIGNAL \inst3|inst|Mux7~4_combout\ : std_logic;
SIGNAL \inst3|inst|Mux7~5_combout\ : std_logic;
SIGNAL \inst3|inst|Mux7~6_combout\ : std_logic;
SIGNAL \inst3|inst|Mux7~7_combout\ : std_logic;
SIGNAL \inst3|inst|Add17~46_combout\ : std_logic;
SIGNAL \inst3|inst|Add5~48_combout\ : std_logic;
SIGNAL \inst3|inst|F9~773_combout\ : std_logic;
SIGNAL \inst3|inst|Add12~48_combout\ : std_logic;
SIGNAL \inst3|inst|Mux8~2_combout\ : std_logic;
SIGNAL \inst3|inst|Add18~48_combout\ : std_logic;
SIGNAL \inst3|inst|Mux8~3_combout\ : std_logic;
SIGNAL \inst3|inst|Add10~48_combout\ : std_logic;
SIGNAL \inst3|inst|Add3~48_combout\ : std_logic;
SIGNAL \inst3|inst|F9~156_combout\ : std_logic;
SIGNAL \inst3|inst|Mux8~4_combout\ : std_logic;
SIGNAL \inst3|inst|Mux8~5_combout\ : std_logic;
SIGNAL \inst3|inst|Mux8~6_combout\ : std_logic;
SIGNAL \inst3|inst|Mux8~7_combout\ : std_logic;
SIGNAL \inst3|inst|F9~836_combout\ : std_logic;
SIGNAL \inst3|inst|Add7~46_combout\ : std_logic;
SIGNAL \inst3|inst|Mux9~0_combout\ : std_logic;
SIGNAL \inst3|inst|Add20~46_combout\ : std_logic;
SIGNAL \inst3|inst|Add14~46_combout\ : std_logic;
SIGNAL \inst3|inst|Mux9~1_combout\ : std_logic;
SIGNAL \inst3|inst|Add3~46_combout\ : std_logic;
SIGNAL \inst3|inst|F9~155_combout\ : std_logic;
SIGNAL \inst3|inst|Add10~46_combout\ : std_logic;
SIGNAL \inst3|inst|Add12~46_combout\ : std_logic;
SIGNAL \inst3|inst|Add5~46_combout\ : std_logic;
SIGNAL \inst3|inst|Mux9~2_combout\ : std_logic;
SIGNAL \inst3|inst|Mux9~3_combout\ : std_logic;
SIGNAL \inst3|inst|Mux9~4_combout\ : std_logic;
SIGNAL \inst3|inst|Mux9~5_combout\ : std_logic;
SIGNAL \inst3|inst|Mux9~6_combout\ : std_logic;
SIGNAL \inst3|inst|Mux9~7_combout\ : std_logic;
SIGNAL \inst3|inst|Add14~44_combout\ : std_logic;
SIGNAL \inst3|inst|Add20~44_combout\ : std_logic;
SIGNAL \inst3|inst|Add7~44_combout\ : std_logic;
SIGNAL \inst3|inst|Mux10~0_combout\ : std_logic;
SIGNAL \inst3|inst|Mux10~1_combout\ : std_logic;
SIGNAL \inst3|inst|Add17~42_combout\ : std_logic;
SIGNAL \inst3|inst|Add18~44_combout\ : std_logic;
SIGNAL \inst3|inst|Add12~44_combout\ : std_logic;
SIGNAL \inst3|inst|Mux10~2_combout\ : std_logic;
SIGNAL \inst3|inst|Mux10~3_combout\ : std_logic;
SIGNAL \inst3|inst|Add3~44_combout\ : std_logic;
SIGNAL \inst3|inst|F9~154_combout\ : std_logic;
SIGNAL \inst3|inst|Mux10~4_combout\ : std_logic;
SIGNAL \inst3|inst|Mux10~5_combout\ : std_logic;
SIGNAL \inst3|inst|Mux10~6_combout\ : std_logic;
SIGNAL \inst3|inst|Mux10~7_combout\ : std_logic;
SIGNAL \inst3|inst|Add20~42_combout\ : std_logic;
SIGNAL \inst3|inst|Add14~42_combout\ : std_logic;
SIGNAL \inst3|inst|Mux11~1_combout\ : std_logic;
SIGNAL \inst3|inst|Add17~40_combout\ : std_logic;
SIGNAL \inst3|inst|Add3~42_combout\ : std_logic;
SIGNAL \inst3|inst|F9~153_combout\ : std_logic;
SIGNAL \inst3|inst|Add10~42_combout\ : std_logic;
SIGNAL \inst3|inst|Add5~42_combout\ : std_logic;
SIGNAL \inst3|inst|Mux11~2_combout\ : std_logic;
SIGNAL \inst3|inst|Add18~42_combout\ : std_logic;
SIGNAL \inst3|inst|Mux11~3_combout\ : std_logic;
SIGNAL \inst3|inst|Mux11~4_combout\ : std_logic;
SIGNAL \inst3|inst|Mux11~5_combout\ : std_logic;
SIGNAL \inst3|inst|Mux11~6_combout\ : std_logic;
SIGNAL \inst3|inst|Mux11~7_combout\ : std_logic;
SIGNAL \inst3|inst3|LPM_MUX_component|auto_generated|result_node[20]~75_combout\ : std_logic;
SIGNAL \inst3|inst|Add20~40_combout\ : std_logic;
SIGNAL \inst3|inst|Add7~40_combout\ : std_logic;
SIGNAL \inst3|inst|Mux12~0_combout\ : std_logic;
SIGNAL \inst3|inst|Add14~40_combout\ : std_logic;
SIGNAL \inst3|inst|Mux12~1_combout\ : std_logic;
SIGNAL \inst3|inst|Add17~38_combout\ : std_logic;
SIGNAL \inst3|inst|Add18~40_combout\ : std_logic;
SIGNAL \inst3|inst|Add12~40_combout\ : std_logic;
SIGNAL \inst3|inst|Mux12~2_combout\ : std_logic;
SIGNAL \inst3|inst|Mux12~3_combout\ : std_logic;
SIGNAL \inst3|inst|Add3~40_combout\ : std_logic;
SIGNAL \inst3|inst|F9~152_combout\ : std_logic;
SIGNAL \inst3|inst|Mux12~4_combout\ : std_logic;
SIGNAL \inst3|inst|Mux12~5_combout\ : std_logic;
SIGNAL \inst3|inst|Mux12~6_combout\ : std_logic;
SIGNAL \inst3|inst|Mux12~7_combout\ : std_logic;
SIGNAL \inst3|inst|Add20~38_combout\ : std_logic;
SIGNAL \inst3|inst|Add14~38_combout\ : std_logic;
SIGNAL \inst3|inst|Mux13~1_combout\ : std_logic;
SIGNAL \inst3|inst|Add3~38_combout\ : std_logic;
SIGNAL \inst3|inst|F9~151_combout\ : std_logic;
SIGNAL \inst3|inst|Add10~38_combout\ : std_logic;
SIGNAL \inst3|inst|Add12~38_combout\ : std_logic;
SIGNAL \inst3|inst|Add18~38_combout\ : std_logic;
SIGNAL \inst3|inst|Add5~38_combout\ : std_logic;
SIGNAL \inst3|inst|Mux13~2_combout\ : std_logic;
SIGNAL \inst3|inst|Mux13~3_combout\ : std_logic;
SIGNAL \inst3|inst|Mux13~4_combout\ : std_logic;
SIGNAL \inst3|inst|Mux13~5_combout\ : std_logic;
SIGNAL \inst3|inst|Mux13~6_combout\ : std_logic;
SIGNAL \inst3|inst|Mux13~7_combout\ : std_logic;
SIGNAL \inst3|inst|Add17~34_combout\ : std_logic;
SIGNAL \inst3|inst|Add3~36_combout\ : std_logic;
SIGNAL \inst3|inst|F9~150_combout\ : std_logic;
SIGNAL \inst3|inst|Mux14~4_combout\ : std_logic;
SIGNAL \inst3|inst|Add18~36_combout\ : std_logic;
SIGNAL \inst3|inst|Add12~36_combout\ : std_logic;
SIGNAL \inst3|inst|Mux14~2_combout\ : std_logic;
SIGNAL \inst3|inst|Mux14~3_combout\ : std_logic;
SIGNAL \inst3|inst|Mux14~5_combout\ : std_logic;
SIGNAL \inst3|inst|Mux14~6_combout\ : std_logic;
SIGNAL \inst3|inst|Mux14~7_combout\ : std_logic;
SIGNAL \inst3|inst|F9~830_combout\ : std_logic;
SIGNAL \inst3|inst|Add3~34_combout\ : std_logic;
SIGNAL \inst3|inst|F9~149_combout\ : std_logic;
SIGNAL \inst3|inst|Add10~34_combout\ : std_logic;
SIGNAL \inst3|inst|Add12~34_combout\ : std_logic;
SIGNAL \inst3|inst|Add5~34_combout\ : std_logic;
SIGNAL \inst3|inst|Mux15~2_combout\ : std_logic;
SIGNAL \inst3|inst|Mux15~3_combout\ : std_logic;
SIGNAL \inst3|inst|Mux15~4_combout\ : std_logic;
SIGNAL \inst3|inst|Mux15~5_combout\ : std_logic;
SIGNAL \inst3|inst|Mux15~6_combout\ : std_logic;
SIGNAL \inst3|inst|Mux15~7_combout\ : std_logic;
SIGNAL \inst3|inst|Add14~32_combout\ : std_logic;
SIGNAL \inst3|inst|Add7~32_combout\ : std_logic;
SIGNAL \inst3|inst|Mux16~0_combout\ : std_logic;
SIGNAL \inst3|inst|Mux16~1_combout\ : std_logic;
SIGNAL \inst3|inst|Add18~32_combout\ : std_logic;
SIGNAL \inst3|inst|Add12~32_combout\ : std_logic;
SIGNAL \inst3|inst|Mux16~2_combout\ : std_logic;
SIGNAL \inst3|inst|Add5~32_combout\ : std_logic;
SIGNAL \inst3|inst|Mux16~3_combout\ : std_logic;
SIGNAL \inst3|inst|Add10~32_combout\ : std_logic;
SIGNAL \inst3|inst|Add3~32_combout\ : std_logic;
SIGNAL \inst3|inst|F9~148_combout\ : std_logic;
SIGNAL \inst3|inst|Mux16~4_combout\ : std_logic;
SIGNAL \inst3|inst|Mux16~5_combout\ : std_logic;
SIGNAL \inst3|inst|Mux16~6_combout\ : std_logic;
SIGNAL \inst3|inst|Mux16~7_combout\ : std_logic;
SIGNAL \inst3|inst|Add14~30_combout\ : std_logic;
SIGNAL \inst3|inst|Add7~30_combout\ : std_logic;
SIGNAL \inst3|inst|Mux17~0_combout\ : std_logic;
SIGNAL \inst3|inst|Mux17~1_combout\ : std_logic;
SIGNAL \inst3|inst|F9~828_combout\ : std_logic;
SIGNAL \inst3|inst|Add3~30_combout\ : std_logic;
SIGNAL \inst3|inst|F9~147_combout\ : std_logic;
SIGNAL \inst3|inst|Add10~30_combout\ : std_logic;
SIGNAL \inst3|inst|Add18~30_combout\ : std_logic;
SIGNAL \inst3|inst|Add5~30_combout\ : std_logic;
SIGNAL \inst3|inst|Mux17~2_combout\ : std_logic;
SIGNAL \inst3|inst|Add12~30_combout\ : std_logic;
SIGNAL \inst3|inst|Mux17~3_combout\ : std_logic;
SIGNAL \inst3|inst|Mux17~4_combout\ : std_logic;
SIGNAL \inst3|inst|Mux17~5_combout\ : std_logic;
SIGNAL \inst3|inst|Mux17~6_combout\ : std_logic;
SIGNAL \inst3|inst|Mux17~7_combout\ : std_logic;
SIGNAL \inst3|inst|F9~632_combout\ : std_logic;
SIGNAL \inst3|inst|Mux18~0_combout\ : std_logic;
SIGNAL \inst3|inst|Add20~28_combout\ : std_logic;
SIGNAL \inst3|inst|Mux18~1_combout\ : std_logic;
SIGNAL \inst3|inst|Add18~28_combout\ : std_logic;
SIGNAL \inst3|inst|Add12~28_combout\ : std_logic;
SIGNAL \inst3|inst|Mux18~2_combout\ : std_logic;
SIGNAL \inst3|inst|Mux18~3_combout\ : std_logic;
SIGNAL \inst3|inst|Add10~28_combout\ : std_logic;
SIGNAL \inst3|inst|Add3~28_combout\ : std_logic;
SIGNAL \inst3|inst|F9~146_combout\ : std_logic;
SIGNAL \inst3|inst|Mux18~4_combout\ : std_logic;
SIGNAL \inst3|inst|Mux18~5_combout\ : std_logic;
SIGNAL \inst3|inst|Mux18~6_combout\ : std_logic;
SIGNAL \inst3|inst|Mux18~7_combout\ : std_logic;
SIGNAL \inst3|inst|Add20~26_combout\ : std_logic;
SIGNAL \inst3|inst|Add14~26_combout\ : std_logic;
SIGNAL \inst3|inst|Mux19~1_combout\ : std_logic;
SIGNAL \inst3|inst|Add3~26_combout\ : std_logic;
SIGNAL \inst3|inst|F9~145_combout\ : std_logic;
SIGNAL \inst3|inst|Add10~26_combout\ : std_logic;
SIGNAL \inst3|inst|Add18~26_combout\ : std_logic;
SIGNAL \inst3|inst|Add12~26_combout\ : std_logic;
SIGNAL \inst3|inst|Add5~26_combout\ : std_logic;
SIGNAL \inst3|inst|F9~762_combout\ : std_logic;
SIGNAL \inst3|inst|Mux19~2_combout\ : std_logic;
SIGNAL \inst3|inst|Mux19~3_combout\ : std_logic;
SIGNAL \inst3|inst|Mux19~4_combout\ : std_logic;
SIGNAL \inst3|inst|Mux19~5_combout\ : std_logic;
SIGNAL \inst3|inst|Mux19~6_combout\ : std_logic;
SIGNAL \inst3|inst|Mux19~7_combout\ : std_logic;
SIGNAL \inst3|inst|Add7~22_combout\ : std_logic;
SIGNAL \inst3|inst|Mux21~0_combout\ : std_logic;
SIGNAL \inst3|inst|Add14~22_combout\ : std_logic;
SIGNAL \inst3|inst|Mux21~1_combout\ : std_logic;
SIGNAL \inst3|inst|Add17~20_combout\ : std_logic;
SIGNAL \inst3|inst|Add10~22_combout\ : std_logic;
SIGNAL \inst3|inst|Add12~22_combout\ : std_logic;
SIGNAL \inst3|inst|Add18~22_combout\ : std_logic;
SIGNAL \inst3|inst|Add5~22_combout\ : std_logic;
SIGNAL \inst3|inst|Mux21~2_combout\ : std_logic;
SIGNAL \inst3|inst|Mux21~3_combout\ : std_logic;
SIGNAL \inst3|inst|Mux21~4_combout\ : std_logic;
SIGNAL \inst3|inst|Add3~22_combout\ : std_logic;
SIGNAL \inst3|inst|F9~143_combout\ : std_logic;
SIGNAL \inst3|inst|Mux21~5_combout\ : std_logic;
SIGNAL \inst3|inst|Mux21~6_combout\ : std_logic;
SIGNAL \inst3|inst|Mux21~7_combout\ : std_logic;
SIGNAL \inst3|inst|Add17~6_combout\ : std_logic;
SIGNAL \inst3|inst|Add10~8_combout\ : std_logic;
SIGNAL \inst3|inst|Add3~8_combout\ : std_logic;
SIGNAL \inst3|inst|F9~136_combout\ : std_logic;
SIGNAL \inst3|inst|Mux28~4_combout\ : std_logic;
SIGNAL \inst3|inst|Mux28~5_combout\ : std_logic;
SIGNAL \inst3|inst|Add20~8_combout\ : std_logic;
SIGNAL \inst3|inst|Add14~8_combout\ : std_logic;
SIGNAL \inst3|inst|Add7~8_combout\ : std_logic;
SIGNAL \inst3|inst|Mux28~0_combout\ : std_logic;
SIGNAL \inst3|inst|Mux28~1_combout\ : std_logic;
SIGNAL \inst3|inst|Mux28~6_combout\ : std_logic;
SIGNAL \inst3|inst|Mux28~7_combout\ : std_logic;
SIGNAL \inst3|inst|Add14~6_combout\ : std_logic;
SIGNAL \inst3|inst|F9~621_combout\ : std_logic;
SIGNAL \inst3|inst|Add7~6_combout\ : std_logic;
SIGNAL \inst3|inst|Mux29~0_combout\ : std_logic;
SIGNAL \inst3|inst|Mux29~1_combout\ : std_logic;
SIGNAL \inst3|inst|Add17~4_combout\ : std_logic;
SIGNAL \inst3|inst|Add10~6_combout\ : std_logic;
SIGNAL \inst3|inst|Add18~6_combout\ : std_logic;
SIGNAL \inst3|inst|F9~752_combout\ : std_logic;
SIGNAL \inst3|inst|Mux29~2_combout\ : std_logic;
SIGNAL \inst3|inst|Mux29~3_combout\ : std_logic;
SIGNAL \inst3|inst|Mux29~4_combout\ : std_logic;
SIGNAL \inst3|inst|Add3~6_combout\ : std_logic;
SIGNAL \inst3|inst|F9~135_combout\ : std_logic;
SIGNAL \inst3|inst|Mux29~5_combout\ : std_logic;
SIGNAL \inst3|inst|Mux29~6_combout\ : std_logic;
SIGNAL \inst3|inst|Mux29~7_combout\ : std_logic;
SIGNAL \inst8|inst5|Q_internal[3]~feeder_combout\ : std_logic;
SIGNAL \inst3|inst|Add17~2_combout\ : std_logic;
SIGNAL \inst3|inst|Add5~4_combout\ : std_logic;
SIGNAL \inst3|inst|Add12~4_combout\ : std_logic;
SIGNAL \inst3|inst|Mux30~2_combout\ : std_logic;
SIGNAL \inst3|inst|Mux30~3_combout\ : std_logic;
SIGNAL \inst3|inst|Add3~4_combout\ : std_logic;
SIGNAL \inst3|inst|F9~134_combout\ : std_logic;
SIGNAL \inst3|inst|Mux30~4_combout\ : std_logic;
SIGNAL \inst3|inst|Mux30~5_combout\ : std_logic;
SIGNAL \inst3|inst|Add20~4_combout\ : std_logic;
SIGNAL \inst3|inst|Add7~4_combout\ : std_logic;
SIGNAL \inst3|inst|Mux30~0_combout\ : std_logic;
SIGNAL \inst3|inst|Mux30~1_combout\ : std_logic;
SIGNAL \inst3|inst|Mux30~6_combout\ : std_logic;
SIGNAL \inst3|inst|Mux30~7_combout\ : std_logic;
SIGNAL \inst8|inst5|Q_internal[2]~feeder_combout\ : std_logic;
SIGNAL \inst3|inst|F9~814_combout\ : std_logic;
SIGNAL \inst3|inst|Add3~2_combout\ : std_logic;
SIGNAL \inst3|inst|F9~133_combout\ : std_logic;
SIGNAL \inst3|inst|Add10~2_combout\ : std_logic;
SIGNAL \inst3|inst|Mux31~4_combout\ : std_logic;
SIGNAL \inst3|inst|Mux31~5_combout\ : std_logic;
SIGNAL \inst3|inst|Mux31~6_combout\ : std_logic;
SIGNAL \inst3|inst|Mux31~7_combout\ : std_logic;
SIGNAL \inst8|inst6|Q_internal[31]~feeder_combout\ : std_logic;
SIGNAL \inst8|inst6|Q_internal[27]~feeder_combout\ : std_logic;
SIGNAL \inst8|inst6|Q_internal[26]~feeder_combout\ : std_logic;
SIGNAL \inst8|inst6|Q_internal[23]~feeder_combout\ : std_logic;
SIGNAL \inst8|inst6|Q_internal[22]~feeder_combout\ : std_logic;
SIGNAL \inst8|inst6|Q_internal[21]~feeder_combout\ : std_logic;
SIGNAL \inst8|inst6|Q_internal[20]~feeder_combout\ : std_logic;
SIGNAL \inst8|inst6|Q_internal[19]~feeder_combout\ : std_logic;
SIGNAL \inst8|inst6|Q_internal[15]~feeder_combout\ : std_logic;
SIGNAL \inst8|inst6|Q_internal[13]~feeder_combout\ : std_logic;
SIGNAL \inst8|inst6|Q_internal[11]~feeder_combout\ : std_logic;
SIGNAL \inst8|inst6|Q_internal[10]~feeder_combout\ : std_logic;
SIGNAL \inst8|inst6|Q_internal[9]~feeder_combout\ : std_logic;
SIGNAL \inst8|inst6|Q_internal[8]~feeder_combout\ : std_logic;
SIGNAL \inst8|inst6|Q_internal[7]~feeder_combout\ : std_logic;
SIGNAL \inst8|inst6|Q_internal[6]~feeder_combout\ : std_logic;
SIGNAL \inst8|inst6|Q_internal[5]~feeder_combout\ : std_logic;
SIGNAL \inst8|inst6|Q_internal[3]~feeder_combout\ : std_logic;
SIGNAL \inst8|inst6|Q_internal[1]~feeder_combout\ : std_logic;
SIGNAL \inst7|inst7|Q_internal[27]~feeder_combout\ : std_logic;
SIGNAL \inst7|inst7|Q_internal[24]~feeder_combout\ : std_logic;
SIGNAL \inst7|inst7|Q_internal[23]~feeder_combout\ : std_logic;
SIGNAL \inst7|inst7|Q_internal[21]~feeder_combout\ : std_logic;
SIGNAL \inst7|inst7|Q_internal[19]~feeder_combout\ : std_logic;
SIGNAL \inst7|inst7|Q_internal[18]~feeder_combout\ : std_logic;
SIGNAL \inst7|inst7|Q_internal[15]~feeder_combout\ : std_logic;
SIGNAL \inst7|inst7|Q_internal[11]~feeder_combout\ : std_logic;
SIGNAL \inst7|inst7|Q_internal[9]~feeder_combout\ : std_logic;
SIGNAL \inst7|inst7|Q_internal[7]~feeder_combout\ : std_logic;
SIGNAL \inst7|inst7|Q_internal[5]~feeder_combout\ : std_logic;
SIGNAL \inst7|inst7|Q_internal[4]~feeder_combout\ : std_logic;
SIGNAL \inst7|inst7|Q_internal[3]~feeder_combout\ : std_logic;
SIGNAL \inst7|inst7|Q_internal[2]~feeder_combout\ : std_logic;
SIGNAL \inst7|inst7|Q_internal[1]~feeder_combout\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[11]~52\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[12]~53_combout\ : std_logic;
SIGNAL \inst5|inst|Q_internal[12]~feeder_combout\ : std_logic;
SIGNAL \inst7|inst4|Q_internal[12]~feeder_combout\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[11]~55\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[12]~56_combout\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[12]~54\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[13]~56\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[14]~57_combout\ : std_logic;
SIGNAL \inst7|inst4|Q_internal[14]~feeder_combout\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[13]~55_combout\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[12]~57\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[13]~58_combout\ : std_logic;
SIGNAL \inst5|inst|Q_internal[13]~feeder_combout\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[13]~59\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[14]~60_combout\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[14]~58\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[15]~60\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[16]~61_combout\ : std_logic;
SIGNAL \inst5|inst|Q_internal[16]~feeder_combout\ : std_logic;
SIGNAL \inst7|inst4|Q_internal[16]~feeder_combout\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[15]~59_combout\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[14]~61\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[15]~62_combout\ : std_logic;
SIGNAL \inst7|inst4|Q_internal[15]~feeder_combout\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[15]~63\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[16]~64_combout\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[16]~62\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[17]~63_combout\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[16]~65\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[17]~66_combout\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[17]~64\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[18]~65_combout\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[17]~67\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[18]~68_combout\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[18]~66\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[19]~68\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[20]~69_combout\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[18]~69\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[19]~71\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[20]~72_combout\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[20]~70\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[21]~72\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[22]~74\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[23]~75_combout\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[21]~71_combout\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[20]~73\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[21]~74_combout\ : std_logic;
SIGNAL \inst5|inst|Q_internal[21]~feeder_combout\ : std_logic;
SIGNAL \inst7|inst4|Q_internal[21]~feeder_combout\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[21]~75\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[22]~77\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[23]~78_combout\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[23]~76\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[24]~77_combout\ : std_logic;
SIGNAL \inst5|inst|Q_internal[24]~feeder_combout\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[23]~79\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[24]~80_combout\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[24]~78\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[25]~79_combout\ : std_logic;
SIGNAL \inst7|inst4|Q_internal[25]~feeder_combout\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[24]~81\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[25]~82_combout\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[25]~80\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[26]~81_combout\ : std_logic;
SIGNAL \inst7|inst4|Q_internal[26]~feeder_combout\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[25]~83\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[26]~84_combout\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[26]~82\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[27]~84\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[28]~85_combout\ : std_logic;
SIGNAL \inst7|inst4|Q_internal[28]~feeder_combout\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[26]~85\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[27]~87\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[28]~88_combout\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[28]~86\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[29]~88\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[30]~89_combout\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[29]~87_combout\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[28]~89\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[29]~90_combout\ : std_logic;
SIGNAL \inst5|inst|Q_internal[29]~feeder_combout\ : std_logic;
SIGNAL \inst7|inst4|Q_internal[29]~feeder_combout\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[29]~91\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[30]~92_combout\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[30]~90\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[31]~91_combout\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[30]~93\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[31]~94_combout\ : std_logic;
SIGNAL \inst5|inst|Q_internal[31]~feeder_combout\ : std_logic;
SIGNAL \inst7|inst4|Q_internal[31]~feeder_combout\ : std_logic;
SIGNAL \inst5|inst|Q_internal[30]~feeder_combout\ : std_logic;
SIGNAL \inst7|inst4|Q_internal[30]~feeder_combout\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[27]~83_combout\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[27]~86_combout\ : std_logic;
SIGNAL \inst5|inst|Q_internal[27]~feeder_combout\ : std_logic;
SIGNAL \inst7|inst4|Q_internal[27]~feeder_combout\ : std_logic;
SIGNAL \inst5|inst|Q_internal[23]~feeder_combout\ : std_logic;
SIGNAL \inst7|inst4|Q_internal[23]~feeder_combout\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[22]~73_combout\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[22]~76_combout\ : std_logic;
SIGNAL \inst5|inst|Q_internal[22]~feeder_combout\ : std_logic;
SIGNAL \inst7|inst4|Q_internal[22]~feeder_combout\ : std_logic;
SIGNAL \inst7|inst4|Q_internal[20]~feeder_combout\ : std_logic;
SIGNAL \inst2|inst4|Q_internal[19]~67_combout\ : std_logic;
SIGNAL \inst8|inst4|Q_internal[19]~70_combout\ : std_logic;
SIGNAL \inst7|inst4|Q_internal[19]~feeder_combout\ : std_logic;
SIGNAL \inst7|inst4|Q_internal[18]~feeder_combout\ : std_logic;
SIGNAL \inst5|inst|Q_internal[8]~feeder_combout\ : std_logic;
SIGNAL \inst7|inst4|Q_internal[8]~feeder_combout\ : std_logic;
SIGNAL \inst7|inst4|Q_internal[6]~feeder_combout\ : std_logic;
SIGNAL \inst5|inst|Q_internal[3]~feeder_combout\ : std_logic;
SIGNAL \inst5|inst|Q_internal[2]~feeder_combout\ : std_logic;
SIGNAL \inst7|inst4|Q_internal[2]~feeder_combout\ : std_logic;
SIGNAL \inst5|inst|Q_internal[1]~feeder_combout\ : std_logic;
SIGNAL \inst5|inst|Q_internal[0]~feeder_combout\ : std_logic;
SIGNAL \inst7|inst4|Q_internal[0]~feeder_combout\ : std_logic;
SIGNAL \inst|inst1|Mux0~1_combout\ : std_logic;
SIGNAL \inst|inst1|Mux1~0_combout\ : std_logic;
SIGNAL \inst|inst1|Mux1~1_combout\ : std_logic;
SIGNAL \inst|inst1|Mux3~0_combout\ : std_logic;
SIGNAL \inst8|inst1|Q_internal[1]~feeder_combout\ : std_logic;
SIGNAL \inst8|inst|Q_internal[1]~feeder_combout\ : std_logic;
SIGNAL \inst13|inst|Q_internal[1]~feeder_combout\ : std_logic;
SIGNAL \inst1|LPM_MUX_component|auto_generated|result_node[31]~64_combout\ : std_logic;
SIGNAL \inst1|LPM_MUX_component|auto_generated|result_node[30]~65_combout\ : std_logic;
SIGNAL \inst13|inst6|Q_internal[29]~feeder_combout\ : std_logic;
SIGNAL \inst1|LPM_MUX_component|auto_generated|result_node[29]~66_combout\ : std_logic;
SIGNAL \inst13|inst6|Q_internal[28]~feeder_combout\ : std_logic;
SIGNAL \inst1|LPM_MUX_component|auto_generated|result_node[28]~67_combout\ : std_logic;
SIGNAL \inst13|inst6|Q_internal[27]~feeder_combout\ : std_logic;
SIGNAL \inst1|LPM_MUX_component|auto_generated|result_node[27]~68_combout\ : std_logic;
SIGNAL \inst1|LPM_MUX_component|auto_generated|result_node[26]~69_combout\ : std_logic;
SIGNAL \inst1|LPM_MUX_component|auto_generated|result_node[25]~70_combout\ : std_logic;
SIGNAL \inst1|LPM_MUX_component|auto_generated|result_node[24]~71_combout\ : std_logic;
SIGNAL \inst13|inst6|Q_internal[23]~feeder_combout\ : std_logic;
SIGNAL \inst1|LPM_MUX_component|auto_generated|result_node[23]~72_combout\ : std_logic;
SIGNAL \inst1|LPM_MUX_component|auto_generated|result_node[22]~73_combout\ : std_logic;
SIGNAL \inst1|LPM_MUX_component|auto_generated|result_node[21]~74_combout\ : std_logic;
SIGNAL \inst1|LPM_MUX_component|auto_generated|result_node[20]~75_combout\ : std_logic;
SIGNAL \inst1|LPM_MUX_component|auto_generated|result_node[19]~76_combout\ : std_logic;
SIGNAL \inst13|inst6|Q_internal[18]~feeder_combout\ : std_logic;
SIGNAL \inst1|LPM_MUX_component|auto_generated|result_node[18]~77_combout\ : std_logic;
SIGNAL \inst13|inst6|Q_internal[17]~feeder_combout\ : std_logic;
SIGNAL \inst1|LPM_MUX_component|auto_generated|result_node[17]~78_combout\ : std_logic;
SIGNAL \inst13|inst6|Q_internal[16]~feeder_combout\ : std_logic;
SIGNAL \inst1|LPM_MUX_component|auto_generated|result_node[16]~79_combout\ : std_logic;
SIGNAL \inst13|inst6|Q_internal[15]~feeder_combout\ : std_logic;
SIGNAL \inst1|LPM_MUX_component|auto_generated|result_node[15]~80_combout\ : std_logic;
SIGNAL \inst1|LPM_MUX_component|auto_generated|result_node[14]~81_combout\ : std_logic;
SIGNAL \inst13|inst6|Q_internal[13]~feeder_combout\ : std_logic;
SIGNAL \inst1|LPM_MUX_component|auto_generated|result_node[13]~82_combout\ : std_logic;
SIGNAL \inst13|inst6|Q_internal[12]~feeder_combout\ : std_logic;
SIGNAL \inst1|LPM_MUX_component|auto_generated|result_node[12]~83_combout\ : std_logic;
SIGNAL \inst13|inst6|Q_internal[11]~feeder_combout\ : std_logic;
SIGNAL \inst1|LPM_MUX_component|auto_generated|result_node[11]~84_combout\ : std_logic;
SIGNAL \inst13|inst6|Q_internal[10]~feeder_combout\ : std_logic;
SIGNAL \inst1|LPM_MUX_component|auto_generated|result_node[10]~85_combout\ : std_logic;
SIGNAL \inst13|inst6|Q_internal[9]~feeder_combout\ : std_logic;
SIGNAL \inst1|LPM_MUX_component|auto_generated|result_node[9]~86_combout\ : std_logic;
SIGNAL \inst13|inst6|Q_internal[8]~feeder_combout\ : std_logic;
SIGNAL \inst1|LPM_MUX_component|auto_generated|result_node[8]~87_combout\ : std_logic;
SIGNAL \inst13|inst6|Q_internal[7]~feeder_combout\ : std_logic;
SIGNAL \inst1|LPM_MUX_component|auto_generated|result_node[7]~88_combout\ : std_logic;
SIGNAL \inst13|inst6|Q_internal[6]~feeder_combout\ : std_logic;
SIGNAL \inst1|LPM_MUX_component|auto_generated|result_node[6]~89_combout\ : std_logic;
SIGNAL \inst13|inst6|Q_internal[5]~feeder_combout\ : std_logic;
SIGNAL \inst1|LPM_MUX_component|auto_generated|result_node[5]~90_combout\ : std_logic;
SIGNAL \inst13|inst6|Q_internal[4]~feeder_combout\ : std_logic;
SIGNAL \inst1|LPM_MUX_component|auto_generated|result_node[4]~91_combout\ : std_logic;
SIGNAL \inst13|inst6|Q_internal[3]~feeder_combout\ : std_logic;
SIGNAL \inst1|LPM_MUX_component|auto_generated|result_node[3]~92_combout\ : std_logic;
SIGNAL \inst13|inst6|Q_internal[2]~feeder_combout\ : std_logic;
SIGNAL \inst1|LPM_MUX_component|auto_generated|result_node[2]~93_combout\ : std_logic;
SIGNAL \inst13|inst6|Q_internal[1]~feeder_combout\ : std_logic;
SIGNAL \inst1|LPM_MUX_component|auto_generated|result_node[1]~94_combout\ : std_logic;
SIGNAL \inst13|inst7|Q_internal[0]~feeder_combout\ : std_logic;
SIGNAL \inst1|LPM_MUX_component|auto_generated|result_node[0]~95_combout\ : std_logic;
SIGNAL \inst2|inst3|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|inst4|Q_internal\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst7|inst|Q_internal\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst7|inst2|Q_internal\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst3|inst1|operation\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst5|inst|Q_internal\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst8|inst|Q_internal\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst8|inst1|Q_internal\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst8|inst5|Q_internal\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst13|inst|Q_internal\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst13|inst6|Q_internal\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst7|inst3|Q_internal\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst7|inst1|Q_internal\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst7|inst7|Q_internal\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst12|inst|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst7|inst6|Q_internal\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst5|inst1|Q_internal\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst8|inst6|Q_internal\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst8|inst4|Q_internal\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst13|inst7|Q_internal\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst7|inst5|Q_internal\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst7|inst4|Q_internal\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALT_INV_CLK~inputclkctrl_outclk\ : std_logic;

BEGIN

C0 <= ww_C0;
ww_CLK <= CLK;
\ww_CLK1/2\ <= \CLK1/2\;
ww_WREN <= WREN;
ww_PC_INPUT <= PC_INPUT;
count <= ww_count;
\EX/MEM_ADDR\ <= \ww_EX/MEM_ADDR\;
\EX/MEM_DATA\ <= \ww_EX/MEM_DATA\;
EX_READ_DATA <= ww_EX_READ_DATA;
EX_RESULT <= ww_EX_RESULT;
\ID/EX_IMMI\ <= \ww_ID/EX_IMMI\;
\ID/EX_INS\ <= \ww_ID/EX_INS\;
\ID/EX_PC\ <= \ww_ID/EX_PC\;
ID_CTL <= ww_ID_CTL;
ID_IMMI <= ww_ID_IMMI;
\IF/ID_INS\ <= \ww_IF/ID_INS\;
\IF/ID_PC\ <= \ww_IF/ID_PC\;
IF_INS <= ww_IF_INS;
IF_PC <= ww_IF_PC;
MEM_OUT_DATA <= ww_MEM_OUT_DATA;
WB_WBADDR <= ww_WB_WBADDR;
WB_WBDATA <= ww_WB_WBDATA;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\inst2|inst3|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ <= (\PC_INPUT[31]~input_o\ & \PC_INPUT[30]~input_o\);

\inst2|inst3|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\inst2|inst4|Q_internal\(11) & \inst2|inst4|Q_internal\(10) & \inst2|inst4|Q_internal\(9) & \inst2|inst4|Q_internal\(8) & \inst2|inst4|Q_internal\(7) & 
\inst2|inst4|Q_internal\(6) & \inst2|inst4|Q_internal\(5) & \inst2|inst4|Q_internal\(4) & \inst2|inst4|Q_internal\(3) & \inst2|inst4|Q_internal\(2) & \inst2|inst4|Q_internal\(1) & \inst2|inst4|Q_internal\(0));

\inst2|inst3|altsyncram_component|auto_generated|q_a\(30) <= \inst2|inst3|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);
\inst2|inst3|altsyncram_component|auto_generated|q_a\(31) <= \inst2|inst3|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\(1);

\inst2|inst3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ <= (\PC_INPUT[29]~input_o\ & \PC_INPUT[28]~input_o\);

\inst2|inst3|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\inst2|inst4|Q_internal\(11) & \inst2|inst4|Q_internal\(10) & \inst2|inst4|Q_internal\(9) & \inst2|inst4|Q_internal\(8) & \inst2|inst4|Q_internal\(7) & 
\inst2|inst4|Q_internal\(6) & \inst2|inst4|Q_internal\(5) & \inst2|inst4|Q_internal\(4) & \inst2|inst4|Q_internal\(3) & \inst2|inst4|Q_internal\(2) & \inst2|inst4|Q_internal\(1) & \inst2|inst4|Q_internal\(0));

\inst2|inst3|altsyncram_component|auto_generated|q_a\(28) <= \inst2|inst3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);
\inst2|inst3|altsyncram_component|auto_generated|q_a\(29) <= \inst2|inst3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(1);

\inst2|inst3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ <= (\PC_INPUT[27]~input_o\ & \PC_INPUT[26]~input_o\);

\inst2|inst3|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\inst2|inst4|Q_internal\(11) & \inst2|inst4|Q_internal\(10) & \inst2|inst4|Q_internal\(9) & \inst2|inst4|Q_internal\(8) & \inst2|inst4|Q_internal\(7) & 
\inst2|inst4|Q_internal\(6) & \inst2|inst4|Q_internal\(5) & \inst2|inst4|Q_internal\(4) & \inst2|inst4|Q_internal\(3) & \inst2|inst4|Q_internal\(2) & \inst2|inst4|Q_internal\(1) & \inst2|inst4|Q_internal\(0));

\inst2|inst3|altsyncram_component|auto_generated|q_a\(26) <= \inst2|inst3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);
\inst2|inst3|altsyncram_component|auto_generated|q_a\(27) <= \inst2|inst3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(1);

\inst2|inst3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ <= (\PC_INPUT[25]~input_o\ & \PC_INPUT[24]~input_o\);

\inst2|inst3|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\inst2|inst4|Q_internal\(11) & \inst2|inst4|Q_internal\(10) & \inst2|inst4|Q_internal\(9) & \inst2|inst4|Q_internal\(8) & \inst2|inst4|Q_internal\(7) & 
\inst2|inst4|Q_internal\(6) & \inst2|inst4|Q_internal\(5) & \inst2|inst4|Q_internal\(4) & \inst2|inst4|Q_internal\(3) & \inst2|inst4|Q_internal\(2) & \inst2|inst4|Q_internal\(1) & \inst2|inst4|Q_internal\(0));

\inst2|inst3|altsyncram_component|auto_generated|q_a\(24) <= \inst2|inst3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);
\inst2|inst3|altsyncram_component|auto_generated|q_a\(25) <= \inst2|inst3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(1);

\inst2|inst3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ <= (\PC_INPUT[23]~input_o\ & \PC_INPUT[22]~input_o\);

\inst2|inst3|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\inst2|inst4|Q_internal\(11) & \inst2|inst4|Q_internal\(10) & \inst2|inst4|Q_internal\(9) & \inst2|inst4|Q_internal\(8) & \inst2|inst4|Q_internal\(7) & 
\inst2|inst4|Q_internal\(6) & \inst2|inst4|Q_internal\(5) & \inst2|inst4|Q_internal\(4) & \inst2|inst4|Q_internal\(3) & \inst2|inst4|Q_internal\(2) & \inst2|inst4|Q_internal\(1) & \inst2|inst4|Q_internal\(0));

\inst2|inst3|altsyncram_component|auto_generated|q_a\(22) <= \inst2|inst3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);
\inst2|inst3|altsyncram_component|auto_generated|q_a\(23) <= \inst2|inst3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(1);

\inst2|inst3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ <= (\PC_INPUT[21]~input_o\ & \PC_INPUT[20]~input_o\);

\inst2|inst3|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\inst2|inst4|Q_internal\(11) & \inst2|inst4|Q_internal\(10) & \inst2|inst4|Q_internal\(9) & \inst2|inst4|Q_internal\(8) & \inst2|inst4|Q_internal\(7) & 
\inst2|inst4|Q_internal\(6) & \inst2|inst4|Q_internal\(5) & \inst2|inst4|Q_internal\(4) & \inst2|inst4|Q_internal\(3) & \inst2|inst4|Q_internal\(2) & \inst2|inst4|Q_internal\(1) & \inst2|inst4|Q_internal\(0));

\inst2|inst3|altsyncram_component|auto_generated|q_a\(20) <= \inst2|inst3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);
\inst2|inst3|altsyncram_component|auto_generated|q_a\(21) <= \inst2|inst3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(1);

\inst2|inst3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ <= (\PC_INPUT[19]~input_o\ & \PC_INPUT[18]~input_o\);

\inst2|inst3|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\inst2|inst4|Q_internal\(11) & \inst2|inst4|Q_internal\(10) & \inst2|inst4|Q_internal\(9) & \inst2|inst4|Q_internal\(8) & \inst2|inst4|Q_internal\(7) & 
\inst2|inst4|Q_internal\(6) & \inst2|inst4|Q_internal\(5) & \inst2|inst4|Q_internal\(4) & \inst2|inst4|Q_internal\(3) & \inst2|inst4|Q_internal\(2) & \inst2|inst4|Q_internal\(1) & \inst2|inst4|Q_internal\(0));

\inst2|inst3|altsyncram_component|auto_generated|q_a\(18) <= \inst2|inst3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);
\inst2|inst3|altsyncram_component|auto_generated|q_a\(19) <= \inst2|inst3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(1);

\inst2|inst3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ <= (\PC_INPUT[17]~input_o\ & \PC_INPUT[16]~input_o\);

\inst2|inst3|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\inst2|inst4|Q_internal\(11) & \inst2|inst4|Q_internal\(10) & \inst2|inst4|Q_internal\(9) & \inst2|inst4|Q_internal\(8) & \inst2|inst4|Q_internal\(7) & 
\inst2|inst4|Q_internal\(6) & \inst2|inst4|Q_internal\(5) & \inst2|inst4|Q_internal\(4) & \inst2|inst4|Q_internal\(3) & \inst2|inst4|Q_internal\(2) & \inst2|inst4|Q_internal\(1) & \inst2|inst4|Q_internal\(0));

\inst2|inst3|altsyncram_component|auto_generated|q_a\(16) <= \inst2|inst3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);
\inst2|inst3|altsyncram_component|auto_generated|q_a\(17) <= \inst2|inst3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(1);

\inst2|inst3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ <= (\PC_INPUT[15]~input_o\ & \PC_INPUT[14]~input_o\);

\inst2|inst3|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\inst2|inst4|Q_internal\(11) & \inst2|inst4|Q_internal\(10) & \inst2|inst4|Q_internal\(9) & \inst2|inst4|Q_internal\(8) & \inst2|inst4|Q_internal\(7) & 
\inst2|inst4|Q_internal\(6) & \inst2|inst4|Q_internal\(5) & \inst2|inst4|Q_internal\(4) & \inst2|inst4|Q_internal\(3) & \inst2|inst4|Q_internal\(2) & \inst2|inst4|Q_internal\(1) & \inst2|inst4|Q_internal\(0));

\inst2|inst3|altsyncram_component|auto_generated|q_a\(14) <= \inst2|inst3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);
\inst2|inst3|altsyncram_component|auto_generated|q_a\(15) <= \inst2|inst3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(1);

\inst2|inst3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ <= (\PC_INPUT[13]~input_o\ & \PC_INPUT[12]~input_o\);

\inst2|inst3|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\inst2|inst4|Q_internal\(11) & \inst2|inst4|Q_internal\(10) & \inst2|inst4|Q_internal\(9) & \inst2|inst4|Q_internal\(8) & \inst2|inst4|Q_internal\(7) & 
\inst2|inst4|Q_internal\(6) & \inst2|inst4|Q_internal\(5) & \inst2|inst4|Q_internal\(4) & \inst2|inst4|Q_internal\(3) & \inst2|inst4|Q_internal\(2) & \inst2|inst4|Q_internal\(1) & \inst2|inst4|Q_internal\(0));

\inst2|inst3|altsyncram_component|auto_generated|q_a\(12) <= \inst2|inst3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);
\inst2|inst3|altsyncram_component|auto_generated|q_a\(13) <= \inst2|inst3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(1);

\inst2|inst3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ <= (\PC_INPUT[11]~input_o\ & \PC_INPUT[10]~input_o\);

\inst2|inst3|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\inst2|inst4|Q_internal\(11) & \inst2|inst4|Q_internal\(10) & \inst2|inst4|Q_internal\(9) & \inst2|inst4|Q_internal\(8) & \inst2|inst4|Q_internal\(7) & 
\inst2|inst4|Q_internal\(6) & \inst2|inst4|Q_internal\(5) & \inst2|inst4|Q_internal\(4) & \inst2|inst4|Q_internal\(3) & \inst2|inst4|Q_internal\(2) & \inst2|inst4|Q_internal\(1) & \inst2|inst4|Q_internal\(0));

\inst2|inst3|altsyncram_component|auto_generated|q_a\(10) <= \inst2|inst3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);
\inst2|inst3|altsyncram_component|auto_generated|q_a\(11) <= \inst2|inst3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(1);

\inst2|inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (\PC_INPUT[9]~input_o\ & \PC_INPUT[8]~input_o\);

\inst2|inst3|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\inst2|inst4|Q_internal\(11) & \inst2|inst4|Q_internal\(10) & \inst2|inst4|Q_internal\(9) & \inst2|inst4|Q_internal\(8) & \inst2|inst4|Q_internal\(7) & 
\inst2|inst4|Q_internal\(6) & \inst2|inst4|Q_internal\(5) & \inst2|inst4|Q_internal\(4) & \inst2|inst4|Q_internal\(3) & \inst2|inst4|Q_internal\(2) & \inst2|inst4|Q_internal\(1) & \inst2|inst4|Q_internal\(0));

\inst2|inst3|altsyncram_component|auto_generated|q_a\(8) <= \inst2|inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\inst2|inst3|altsyncram_component|auto_generated|q_a\(9) <= \inst2|inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);

\inst2|inst3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ <= (\PC_INPUT[7]~input_o\ & \PC_INPUT[6]~input_o\);

\inst2|inst3|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\inst2|inst4|Q_internal\(11) & \inst2|inst4|Q_internal\(10) & \inst2|inst4|Q_internal\(9) & \inst2|inst4|Q_internal\(8) & \inst2|inst4|Q_internal\(7) & 
\inst2|inst4|Q_internal\(6) & \inst2|inst4|Q_internal\(5) & \inst2|inst4|Q_internal\(4) & \inst2|inst4|Q_internal\(3) & \inst2|inst4|Q_internal\(2) & \inst2|inst4|Q_internal\(1) & \inst2|inst4|Q_internal\(0));

\inst2|inst3|altsyncram_component|auto_generated|q_a\(6) <= \inst2|inst3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);
\inst2|inst3|altsyncram_component|auto_generated|q_a\(7) <= \inst2|inst3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(1);

\inst2|inst3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ <= (\PC_INPUT[5]~input_o\ & \PC_INPUT[4]~input_o\);

\inst2|inst3|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\inst2|inst4|Q_internal\(11) & \inst2|inst4|Q_internal\(10) & \inst2|inst4|Q_internal\(9) & \inst2|inst4|Q_internal\(8) & \inst2|inst4|Q_internal\(7) & 
\inst2|inst4|Q_internal\(6) & \inst2|inst4|Q_internal\(5) & \inst2|inst4|Q_internal\(4) & \inst2|inst4|Q_internal\(3) & \inst2|inst4|Q_internal\(2) & \inst2|inst4|Q_internal\(1) & \inst2|inst4|Q_internal\(0));

\inst2|inst3|altsyncram_component|auto_generated|q_a\(4) <= \inst2|inst3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);
\inst2|inst3|altsyncram_component|auto_generated|q_a\(5) <= \inst2|inst3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(1);

\inst2|inst3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ <= (\PC_INPUT[3]~input_o\ & \PC_INPUT[2]~input_o\);

\inst2|inst3|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\inst2|inst4|Q_internal\(11) & \inst2|inst4|Q_internal\(10) & \inst2|inst4|Q_internal\(9) & \inst2|inst4|Q_internal\(8) & \inst2|inst4|Q_internal\(7) & 
\inst2|inst4|Q_internal\(6) & \inst2|inst4|Q_internal\(5) & \inst2|inst4|Q_internal\(4) & \inst2|inst4|Q_internal\(3) & \inst2|inst4|Q_internal\(2) & \inst2|inst4|Q_internal\(1) & \inst2|inst4|Q_internal\(0));

\inst2|inst3|altsyncram_component|auto_generated|q_a\(2) <= \inst2|inst3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);
\inst2|inst3|altsyncram_component|auto_generated|q_a\(3) <= \inst2|inst3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(1);

\inst2|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\PC_INPUT[1]~input_o\ & \PC_INPUT[0]~input_o\);

\inst2|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst2|inst4|Q_internal\(11) & \inst2|inst4|Q_internal\(10) & \inst2|inst4|Q_internal\(9) & \inst2|inst4|Q_internal\(8) & \inst2|inst4|Q_internal\(7) & 
\inst2|inst4|Q_internal\(6) & \inst2|inst4|Q_internal\(5) & \inst2|inst4|Q_internal\(4) & \inst2|inst4|Q_internal\(3) & \inst2|inst4|Q_internal\(2) & \inst2|inst4|Q_internal\(1) & \inst2|inst4|Q_internal\(0));

\inst2|inst3|altsyncram_component|auto_generated|q_a\(0) <= \inst2|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst2|inst3|altsyncram_component|auto_generated|q_a\(1) <= \inst2|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);

\inst12|inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ <= (\inst8|inst6|Q_internal\(31) & \inst8|inst6|Q_internal\(30));

\inst12|inst|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\inst8|inst5|Q_internal\(11) & \inst8|inst5|Q_internal\(10) & \inst8|inst5|Q_internal\(9) & \inst8|inst5|Q_internal\(8) & \inst8|inst5|Q_internal\(7) & 
\inst8|inst5|Q_internal\(6) & \inst8|inst5|Q_internal\(5) & \inst8|inst5|Q_internal\(4) & \inst8|inst5|Q_internal\(3) & \inst8|inst5|Q_internal\(2) & \inst8|inst5|Q_internal\(1) & \inst8|inst5|Q_internal\(0));

\inst12|inst|altsyncram_component|auto_generated|q_a\(30) <= \inst12|inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);
\inst12|inst|altsyncram_component|auto_generated|q_a\(31) <= \inst12|inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\(1);

\inst12|inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ <= (\inst8|inst6|Q_internal\(29) & \inst8|inst6|Q_internal\(28));

\inst12|inst|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\inst8|inst5|Q_internal\(11) & \inst8|inst5|Q_internal\(10) & \inst8|inst5|Q_internal\(9) & \inst8|inst5|Q_internal\(8) & \inst8|inst5|Q_internal\(7) & 
\inst8|inst5|Q_internal\(6) & \inst8|inst5|Q_internal\(5) & \inst8|inst5|Q_internal\(4) & \inst8|inst5|Q_internal\(3) & \inst8|inst5|Q_internal\(2) & \inst8|inst5|Q_internal\(1) & \inst8|inst5|Q_internal\(0));

\inst12|inst|altsyncram_component|auto_generated|q_a\(28) <= \inst12|inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);
\inst12|inst|altsyncram_component|auto_generated|q_a\(29) <= \inst12|inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(1);

\inst12|inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ <= (\inst8|inst6|Q_internal\(27) & \inst8|inst6|Q_internal\(26));

\inst12|inst|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\inst8|inst5|Q_internal\(11) & \inst8|inst5|Q_internal\(10) & \inst8|inst5|Q_internal\(9) & \inst8|inst5|Q_internal\(8) & \inst8|inst5|Q_internal\(7) & 
\inst8|inst5|Q_internal\(6) & \inst8|inst5|Q_internal\(5) & \inst8|inst5|Q_internal\(4) & \inst8|inst5|Q_internal\(3) & \inst8|inst5|Q_internal\(2) & \inst8|inst5|Q_internal\(1) & \inst8|inst5|Q_internal\(0));

\inst12|inst|altsyncram_component|auto_generated|q_a\(26) <= \inst12|inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);
\inst12|inst|altsyncram_component|auto_generated|q_a\(27) <= \inst12|inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(1);

\inst12|inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ <= (\inst8|inst6|Q_internal\(25) & \inst8|inst6|Q_internal\(24));

\inst12|inst|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\inst8|inst5|Q_internal\(11) & \inst8|inst5|Q_internal\(10) & \inst8|inst5|Q_internal\(9) & \inst8|inst5|Q_internal\(8) & \inst8|inst5|Q_internal\(7) & 
\inst8|inst5|Q_internal\(6) & \inst8|inst5|Q_internal\(5) & \inst8|inst5|Q_internal\(4) & \inst8|inst5|Q_internal\(3) & \inst8|inst5|Q_internal\(2) & \inst8|inst5|Q_internal\(1) & \inst8|inst5|Q_internal\(0));

\inst12|inst|altsyncram_component|auto_generated|q_a\(24) <= \inst12|inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);
\inst12|inst|altsyncram_component|auto_generated|q_a\(25) <= \inst12|inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(1);

\inst12|inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ <= (\inst8|inst6|Q_internal\(23) & \inst8|inst6|Q_internal\(22));

\inst12|inst|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\inst8|inst5|Q_internal\(11) & \inst8|inst5|Q_internal\(10) & \inst8|inst5|Q_internal\(9) & \inst8|inst5|Q_internal\(8) & \inst8|inst5|Q_internal\(7) & 
\inst8|inst5|Q_internal\(6) & \inst8|inst5|Q_internal\(5) & \inst8|inst5|Q_internal\(4) & \inst8|inst5|Q_internal\(3) & \inst8|inst5|Q_internal\(2) & \inst8|inst5|Q_internal\(1) & \inst8|inst5|Q_internal\(0));

\inst12|inst|altsyncram_component|auto_generated|q_a\(22) <= \inst12|inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);
\inst12|inst|altsyncram_component|auto_generated|q_a\(23) <= \inst12|inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(1);

\inst12|inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ <= (\inst8|inst6|Q_internal\(21) & \inst8|inst6|Q_internal\(20));

\inst12|inst|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\inst8|inst5|Q_internal\(11) & \inst8|inst5|Q_internal\(10) & \inst8|inst5|Q_internal\(9) & \inst8|inst5|Q_internal\(8) & \inst8|inst5|Q_internal\(7) & 
\inst8|inst5|Q_internal\(6) & \inst8|inst5|Q_internal\(5) & \inst8|inst5|Q_internal\(4) & \inst8|inst5|Q_internal\(3) & \inst8|inst5|Q_internal\(2) & \inst8|inst5|Q_internal\(1) & \inst8|inst5|Q_internal\(0));

\inst12|inst|altsyncram_component|auto_generated|q_a\(20) <= \inst12|inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);
\inst12|inst|altsyncram_component|auto_generated|q_a\(21) <= \inst12|inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(1);

\inst12|inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ <= (\inst8|inst6|Q_internal\(19) & \inst8|inst6|Q_internal\(18));

\inst12|inst|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\inst8|inst5|Q_internal\(11) & \inst8|inst5|Q_internal\(10) & \inst8|inst5|Q_internal\(9) & \inst8|inst5|Q_internal\(8) & \inst8|inst5|Q_internal\(7) & 
\inst8|inst5|Q_internal\(6) & \inst8|inst5|Q_internal\(5) & \inst8|inst5|Q_internal\(4) & \inst8|inst5|Q_internal\(3) & \inst8|inst5|Q_internal\(2) & \inst8|inst5|Q_internal\(1) & \inst8|inst5|Q_internal\(0));

\inst12|inst|altsyncram_component|auto_generated|q_a\(18) <= \inst12|inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);
\inst12|inst|altsyncram_component|auto_generated|q_a\(19) <= \inst12|inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(1);

\inst12|inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ <= (\inst8|inst6|Q_internal\(17) & \inst8|inst6|Q_internal\(16));

\inst12|inst|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\inst8|inst5|Q_internal\(11) & \inst8|inst5|Q_internal\(10) & \inst8|inst5|Q_internal\(9) & \inst8|inst5|Q_internal\(8) & \inst8|inst5|Q_internal\(7) & 
\inst8|inst5|Q_internal\(6) & \inst8|inst5|Q_internal\(5) & \inst8|inst5|Q_internal\(4) & \inst8|inst5|Q_internal\(3) & \inst8|inst5|Q_internal\(2) & \inst8|inst5|Q_internal\(1) & \inst8|inst5|Q_internal\(0));

\inst12|inst|altsyncram_component|auto_generated|q_a\(16) <= \inst12|inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);
\inst12|inst|altsyncram_component|auto_generated|q_a\(17) <= \inst12|inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(1);

\inst12|inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ <= (\inst8|inst6|Q_internal\(15) & \inst8|inst6|Q_internal\(14));

\inst12|inst|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\inst8|inst5|Q_internal\(11) & \inst8|inst5|Q_internal\(10) & \inst8|inst5|Q_internal\(9) & \inst8|inst5|Q_internal\(8) & \inst8|inst5|Q_internal\(7) & 
\inst8|inst5|Q_internal\(6) & \inst8|inst5|Q_internal\(5) & \inst8|inst5|Q_internal\(4) & \inst8|inst5|Q_internal\(3) & \inst8|inst5|Q_internal\(2) & \inst8|inst5|Q_internal\(1) & \inst8|inst5|Q_internal\(0));

\inst12|inst|altsyncram_component|auto_generated|q_a\(14) <= \inst12|inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);
\inst12|inst|altsyncram_component|auto_generated|q_a\(15) <= \inst12|inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(1);

\inst12|inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ <= (\inst8|inst6|Q_internal\(13) & \inst8|inst6|Q_internal\(12));

\inst12|inst|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\inst8|inst5|Q_internal\(11) & \inst8|inst5|Q_internal\(10) & \inst8|inst5|Q_internal\(9) & \inst8|inst5|Q_internal\(8) & \inst8|inst5|Q_internal\(7) & 
\inst8|inst5|Q_internal\(6) & \inst8|inst5|Q_internal\(5) & \inst8|inst5|Q_internal\(4) & \inst8|inst5|Q_internal\(3) & \inst8|inst5|Q_internal\(2) & \inst8|inst5|Q_internal\(1) & \inst8|inst5|Q_internal\(0));

\inst12|inst|altsyncram_component|auto_generated|q_a\(12) <= \inst12|inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);
\inst12|inst|altsyncram_component|auto_generated|q_a\(13) <= \inst12|inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(1);

\inst12|inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ <= (\inst8|inst6|Q_internal\(11) & \inst8|inst6|Q_internal\(10));

\inst12|inst|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\inst8|inst5|Q_internal\(11) & \inst8|inst5|Q_internal\(10) & \inst8|inst5|Q_internal\(9) & \inst8|inst5|Q_internal\(8) & \inst8|inst5|Q_internal\(7) & 
\inst8|inst5|Q_internal\(6) & \inst8|inst5|Q_internal\(5) & \inst8|inst5|Q_internal\(4) & \inst8|inst5|Q_internal\(3) & \inst8|inst5|Q_internal\(2) & \inst8|inst5|Q_internal\(1) & \inst8|inst5|Q_internal\(0));

\inst12|inst|altsyncram_component|auto_generated|q_a\(10) <= \inst12|inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);
\inst12|inst|altsyncram_component|auto_generated|q_a\(11) <= \inst12|inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(1);

\inst12|inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (\inst8|inst6|Q_internal\(9) & \inst8|inst6|Q_internal\(8));

\inst12|inst|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\inst8|inst5|Q_internal\(11) & \inst8|inst5|Q_internal\(10) & \inst8|inst5|Q_internal\(9) & \inst8|inst5|Q_internal\(8) & \inst8|inst5|Q_internal\(7) & 
\inst8|inst5|Q_internal\(6) & \inst8|inst5|Q_internal\(5) & \inst8|inst5|Q_internal\(4) & \inst8|inst5|Q_internal\(3) & \inst8|inst5|Q_internal\(2) & \inst8|inst5|Q_internal\(1) & \inst8|inst5|Q_internal\(0));

\inst12|inst|altsyncram_component|auto_generated|q_a\(8) <= \inst12|inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\inst12|inst|altsyncram_component|auto_generated|q_a\(9) <= \inst12|inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);

\inst12|inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ <= (\inst8|inst6|Q_internal\(7) & \inst8|inst6|Q_internal\(6));

\inst12|inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\inst8|inst5|Q_internal\(11) & \inst8|inst5|Q_internal\(10) & \inst8|inst5|Q_internal\(9) & \inst8|inst5|Q_internal\(8) & \inst8|inst5|Q_internal\(7) & 
\inst8|inst5|Q_internal\(6) & \inst8|inst5|Q_internal\(5) & \inst8|inst5|Q_internal\(4) & \inst8|inst5|Q_internal\(3) & \inst8|inst5|Q_internal\(2) & \inst8|inst5|Q_internal\(1) & \inst8|inst5|Q_internal\(0));

\inst12|inst|altsyncram_component|auto_generated|q_a\(6) <= \inst12|inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);
\inst12|inst|altsyncram_component|auto_generated|q_a\(7) <= \inst12|inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(1);

\inst12|inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ <= (\inst8|inst6|Q_internal\(5) & \inst8|inst6|Q_internal\(4));

\inst12|inst|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\inst8|inst5|Q_internal\(11) & \inst8|inst5|Q_internal\(10) & \inst8|inst5|Q_internal\(9) & \inst8|inst5|Q_internal\(8) & \inst8|inst5|Q_internal\(7) & 
\inst8|inst5|Q_internal\(6) & \inst8|inst5|Q_internal\(5) & \inst8|inst5|Q_internal\(4) & \inst8|inst5|Q_internal\(3) & \inst8|inst5|Q_internal\(2) & \inst8|inst5|Q_internal\(1) & \inst8|inst5|Q_internal\(0));

\inst12|inst|altsyncram_component|auto_generated|q_a\(4) <= \inst12|inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);
\inst12|inst|altsyncram_component|auto_generated|q_a\(5) <= \inst12|inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(1);

\inst12|inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ <= (\inst8|inst6|Q_internal\(3) & \inst8|inst6|Q_internal\(2));

\inst12|inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\inst8|inst5|Q_internal\(11) & \inst8|inst5|Q_internal\(10) & \inst8|inst5|Q_internal\(9) & \inst8|inst5|Q_internal\(8) & \inst8|inst5|Q_internal\(7) & 
\inst8|inst5|Q_internal\(6) & \inst8|inst5|Q_internal\(5) & \inst8|inst5|Q_internal\(4) & \inst8|inst5|Q_internal\(3) & \inst8|inst5|Q_internal\(2) & \inst8|inst5|Q_internal\(1) & \inst8|inst5|Q_internal\(0));

\inst12|inst|altsyncram_component|auto_generated|q_a\(2) <= \inst12|inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);
\inst12|inst|altsyncram_component|auto_generated|q_a\(3) <= \inst12|inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(1);

\inst12|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\inst8|inst6|Q_internal\(1) & \inst8|inst6|Q_internal\(0));

\inst12|inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst8|inst5|Q_internal\(11) & \inst8|inst5|Q_internal\(10) & \inst8|inst5|Q_internal\(9) & \inst8|inst5|Q_internal\(8) & \inst8|inst5|Q_internal\(7) & 
\inst8|inst5|Q_internal\(6) & \inst8|inst5|Q_internal\(5) & \inst8|inst5|Q_internal\(4) & \inst8|inst5|Q_internal\(3) & \inst8|inst5|Q_internal\(2) & \inst8|inst5|Q_internal\(1) & \inst8|inst5|Q_internal\(0));

\inst12|inst|altsyncram_component|auto_generated|q_a\(0) <= \inst12|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst12|inst|altsyncram_component|auto_generated|q_a\(1) <= \inst12|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);

\inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a14_PORTBDATAIN_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\inst5|inst1|Q_internal\(19) & \inst5|inst1|Q_internal\(18) & \inst5|inst1|Q_internal\(17) & \inst5|inst1|Q_internal\(16) & \inst5|inst1|Q_internal\(15));

\inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (\inst5|inst1|Q_internal\(24) & \inst5|inst1|Q_internal\(23) & \inst5|inst1|Q_internal\(22) & \inst5|inst1|Q_internal\(21) & \inst5|inst1|Q_internal\(20));

\inst7|inst3|Q_internal\(14) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);
\inst7|inst3|Q_internal\(15) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\(1);
\inst7|inst3|Q_internal\(16) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\(2);
\inst7|inst3|Q_internal\(17) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\(3);
\inst7|inst3|Q_internal\(18) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\(4);
\inst7|inst3|Q_internal\(19) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\(5);
\inst7|inst3|Q_internal\(20) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\(6);
\inst7|inst3|Q_internal\(21) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\(7);
\inst7|inst3|Q_internal\(22) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\(8);
\inst7|inst3|Q_internal\(23) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\(9);
\inst7|inst3|Q_internal\(24) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\(10);
\inst7|inst3|Q_internal\(25) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\(11);
\inst7|inst3|Q_internal\(26) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\(12);
\inst7|inst3|Q_internal\(27) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\(13);
\inst7|inst3|Q_internal\(28) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\(14);
\inst7|inst3|Q_internal\(29) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\(15);
\inst7|inst3|Q_internal\(30) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\(16);
\inst7|inst3|Q_internal\(31) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\(17);

\inst7|inst5|Q_internal\(14) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);
\inst7|inst5|Q_internal\(15) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(1);
\inst7|inst5|Q_internal\(16) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(2);
\inst7|inst5|Q_internal\(17) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(3);
\inst7|inst5|Q_internal\(18) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(4);
\inst7|inst5|Q_internal\(19) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(5);
\inst7|inst5|Q_internal\(20) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(6);
\inst7|inst5|Q_internal\(21) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(7);
\inst7|inst5|Q_internal\(22) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(8);
\inst7|inst5|Q_internal\(23) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(9);
\inst7|inst5|Q_internal\(24) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(10);
\inst7|inst5|Q_internal\(25) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(11);
\inst7|inst5|Q_internal\(26) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(12);
\inst7|inst5|Q_internal\(27) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(13);
\inst7|inst5|Q_internal\(28) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(14);
\inst7|inst5|Q_internal\(29) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(15);
\inst7|inst5|Q_internal\(30) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(16);
\inst7|inst5|Q_internal\(31) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(17);

\inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAIN_bus\ <= (gnd & gnd & gnd & gnd & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst5|inst1|Q_internal\(19) & \inst5|inst1|Q_internal\(18) & \inst5|inst1|Q_internal\(17) & \inst5|inst1|Q_internal\(16) & \inst5|inst1|Q_internal\(15));

\inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst5|inst1|Q_internal\(24) & \inst5|inst1|Q_internal\(23) & \inst5|inst1|Q_internal\(22) & \inst5|inst1|Q_internal\(21) & \inst5|inst1|Q_internal\(20));

\inst7|inst3|Q_internal\(0) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst7|inst3|Q_internal\(1) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\inst7|inst3|Q_internal\(2) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\inst7|inst3|Q_internal\(3) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\inst7|inst3|Q_internal\(4) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\inst7|inst3|Q_internal\(5) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\inst7|inst3|Q_internal\(6) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\inst7|inst3|Q_internal\(7) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\inst7|inst3|Q_internal\(8) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\inst7|inst3|Q_internal\(9) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\inst7|inst3|Q_internal\(10) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\inst7|inst3|Q_internal\(11) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\inst7|inst3|Q_internal\(12) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\inst7|inst3|Q_internal\(13) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);

\inst7|inst5|Q_internal\(0) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst7|inst5|Q_internal\(1) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\inst7|inst5|Q_internal\(2) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\inst7|inst5|Q_internal\(3) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\inst7|inst5|Q_internal\(4) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\inst7|inst5|Q_internal\(5) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\inst7|inst5|Q_internal\(6) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\inst7|inst5|Q_internal\(7) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\inst7|inst5|Q_internal\(8) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\inst7|inst5|Q_internal\(9) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\inst7|inst5|Q_internal\(10) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\inst7|inst5|Q_internal\(11) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\inst7|inst5|Q_internal\(12) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\inst7|inst5|Q_internal\(13) <= \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);

\CLK~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLK~input_o\);

\inst3|inst1|Mux9~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst3|inst1|Mux9~0_combout\);

\CLK1/2~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLK1/2~input_o\);
\ALT_INV_CLK~inputclkctrl_outclk\ <= NOT \CLK~inputclkctrl_outclk\;

\inst3|inst|Add7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add7~0_combout\ = \inst7|inst3|Q_internal\(0) & (GND # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[0]~95_combout\) # !\inst7|inst3|Q_internal\(0) & (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[0]~95_combout\ $ GND)
-- \inst3|inst|Add7~1\ = CARRY(\inst7|inst3|Q_internal\(0) # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[0]~95_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(0),
	datab => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[0]~95_combout\,
	datad => VCC,
	combout => \inst3|inst|Add7~0_combout\,
	cout => \inst3|inst|Add7~1\);

\inst3|inst|Add7~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add7~2_combout\ = \inst3|inst3|LPM_MUX_component|auto_generated|result_node[1]~94_combout\ & (\inst7|inst3|Q_internal\(1) & !\inst3|inst|Add7~1\ # !\inst7|inst3|Q_internal\(1) & (\inst3|inst|Add7~1\ # GND)) # 
-- !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[1]~94_combout\ & (\inst7|inst3|Q_internal\(1) & \inst3|inst|Add7~1\ & VCC # !\inst7|inst3|Q_internal\(1) & !\inst3|inst|Add7~1\)
-- \inst3|inst|Add7~3\ = CARRY(\inst3|inst3|LPM_MUX_component|auto_generated|result_node[1]~94_combout\ & (!\inst3|inst|Add7~1\ # !\inst7|inst3|Q_internal\(1)) # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[1]~94_combout\ & 
-- !\inst7|inst3|Q_internal\(1) & !\inst3|inst|Add7~1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[1]~94_combout\,
	datab => \inst7|inst3|Q_internal\(1),
	datad => VCC,
	cin => \inst3|inst|Add7~1\,
	combout => \inst3|inst|Add7~2_combout\,
	cout => \inst3|inst|Add7~3\);

\inst3|inst|Add7~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add7~16_combout\ = (\inst7|inst3|Q_internal\(8) $ \inst3|inst3|LPM_MUX_component|auto_generated|result_node[8]~87_combout\ $ \inst3|inst|Add7~15\) # GND
-- \inst3|inst|Add7~17\ = CARRY(\inst7|inst3|Q_internal\(8) & (!\inst3|inst|Add7~15\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[8]~87_combout\) # !\inst7|inst3|Q_internal\(8) & 
-- !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[8]~87_combout\ & !\inst3|inst|Add7~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(8),
	datab => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[8]~87_combout\,
	datad => VCC,
	cin => \inst3|inst|Add7~15\,
	combout => \inst3|inst|Add7~16_combout\,
	cout => \inst3|inst|Add7~17\);

\inst3|inst|Add7~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add7~20_combout\ = (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[10]~85_combout\ $ \inst7|inst3|Q_internal\(10) $ \inst3|inst|Add7~19\) # GND
-- \inst3|inst|Add7~21\ = CARRY(\inst3|inst3|LPM_MUX_component|auto_generated|result_node[10]~85_combout\ & \inst7|inst3|Q_internal\(10) & !\inst3|inst|Add7~19\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[10]~85_combout\ & 
-- (\inst7|inst3|Q_internal\(10) # !\inst3|inst|Add7~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[10]~85_combout\,
	datab => \inst7|inst3|Q_internal\(10),
	datad => VCC,
	cin => \inst3|inst|Add7~19\,
	combout => \inst3|inst|Add7~20_combout\,
	cout => \inst3|inst|Add7~21\);

\inst3|inst|Add7~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add7~26_combout\ = \inst3|inst3|LPM_MUX_component|auto_generated|result_node[13]~82_combout\ & (\inst7|inst3|Q_internal\(13) & !\inst3|inst|Add7~25\ # !\inst7|inst3|Q_internal\(13) & (\inst3|inst|Add7~25\ # GND)) # 
-- !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[13]~82_combout\ & (\inst7|inst3|Q_internal\(13) & \inst3|inst|Add7~25\ & VCC # !\inst7|inst3|Q_internal\(13) & !\inst3|inst|Add7~25\)
-- \inst3|inst|Add7~27\ = CARRY(\inst3|inst3|LPM_MUX_component|auto_generated|result_node[13]~82_combout\ & (!\inst3|inst|Add7~25\ # !\inst7|inst3|Q_internal\(13)) # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[13]~82_combout\ & 
-- !\inst7|inst3|Q_internal\(13) & !\inst3|inst|Add7~25\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[13]~82_combout\,
	datab => \inst7|inst3|Q_internal\(13),
	datad => VCC,
	cin => \inst3|inst|Add7~25\,
	combout => \inst3|inst|Add7~26_combout\,
	cout => \inst3|inst|Add7~27\);

\inst3|inst|Add7~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add7~28_combout\ = (\inst7|inst3|Q_internal\(14) $ \inst3|inst3|LPM_MUX_component|auto_generated|result_node[14]~81_combout\ $ \inst3|inst|Add7~27\) # GND
-- \inst3|inst|Add7~29\ = CARRY(\inst7|inst3|Q_internal\(14) & (!\inst3|inst|Add7~27\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[14]~81_combout\) # !\inst7|inst3|Q_internal\(14) & 
-- !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[14]~81_combout\ & !\inst3|inst|Add7~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(14),
	datab => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[14]~81_combout\,
	datad => VCC,
	cin => \inst3|inst|Add7~27\,
	combout => \inst3|inst|Add7~28_combout\,
	cout => \inst3|inst|Add7~29\);

\inst3|inst|Add7~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add7~34_combout\ = \inst3|inst3|LPM_MUX_component|auto_generated|result_node[17]~78_combout\ & (\inst7|inst3|Q_internal\(17) & !\inst3|inst|Add7~33\ # !\inst7|inst3|Q_internal\(17) & (\inst3|inst|Add7~33\ # GND)) # 
-- !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[17]~78_combout\ & (\inst7|inst3|Q_internal\(17) & \inst3|inst|Add7~33\ & VCC # !\inst7|inst3|Q_internal\(17) & !\inst3|inst|Add7~33\)
-- \inst3|inst|Add7~35\ = CARRY(\inst3|inst3|LPM_MUX_component|auto_generated|result_node[17]~78_combout\ & (!\inst3|inst|Add7~33\ # !\inst7|inst3|Q_internal\(17)) # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[17]~78_combout\ & 
-- !\inst7|inst3|Q_internal\(17) & !\inst3|inst|Add7~33\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[17]~78_combout\,
	datab => \inst7|inst3|Q_internal\(17),
	datad => VCC,
	cin => \inst3|inst|Add7~33\,
	combout => \inst3|inst|Add7~34_combout\,
	cout => \inst3|inst|Add7~35\);

\inst3|inst|Add7~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add7~36_combout\ = (\inst7|inst3|Q_internal\(18) $ \inst3|inst3|LPM_MUX_component|auto_generated|result_node[18]~77_combout\ $ \inst3|inst|Add7~35\) # GND
-- \inst3|inst|Add7~37\ = CARRY(\inst7|inst3|Q_internal\(18) & (!\inst3|inst|Add7~35\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[18]~77_combout\) # !\inst7|inst3|Q_internal\(18) & 
-- !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[18]~77_combout\ & !\inst3|inst|Add7~35\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(18),
	datab => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[18]~77_combout\,
	datad => VCC,
	cin => \inst3|inst|Add7~35\,
	combout => \inst3|inst|Add7~36_combout\,
	cout => \inst3|inst|Add7~37\);

\inst3|inst|Add7~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add7~38_combout\ = \inst7|inst3|Q_internal\(19) & (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[19]~76_combout\ & !\inst3|inst|Add7~37\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[19]~76_combout\ & 
-- \inst3|inst|Add7~37\ & VCC) # !\inst7|inst3|Q_internal\(19) & (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[19]~76_combout\ & (\inst3|inst|Add7~37\ # GND) # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[19]~76_combout\ & 
-- !\inst3|inst|Add7~37\)
-- \inst3|inst|Add7~39\ = CARRY(\inst7|inst3|Q_internal\(19) & \inst3|inst3|LPM_MUX_component|auto_generated|result_node[19]~76_combout\ & !\inst3|inst|Add7~37\ # !\inst7|inst3|Q_internal\(19) & 
-- (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[19]~76_combout\ # !\inst3|inst|Add7~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(19),
	datab => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[19]~76_combout\,
	datad => VCC,
	cin => \inst3|inst|Add7~37\,
	combout => \inst3|inst|Add7~38_combout\,
	cout => \inst3|inst|Add7~39\);

\inst3|inst|Add7~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add7~42_combout\ = \inst3|inst3|LPM_MUX_component|auto_generated|result_node[21]~74_combout\ & (\inst7|inst3|Q_internal\(21) & !\inst3|inst|Add7~41\ # !\inst7|inst3|Q_internal\(21) & (\inst3|inst|Add7~41\ # GND)) # 
-- !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[21]~74_combout\ & (\inst7|inst3|Q_internal\(21) & \inst3|inst|Add7~41\ & VCC # !\inst7|inst3|Q_internal\(21) & !\inst3|inst|Add7~41\)
-- \inst3|inst|Add7~43\ = CARRY(\inst3|inst3|LPM_MUX_component|auto_generated|result_node[21]~74_combout\ & (!\inst3|inst|Add7~41\ # !\inst7|inst3|Q_internal\(21)) # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[21]~74_combout\ & 
-- !\inst7|inst3|Q_internal\(21) & !\inst3|inst|Add7~41\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[21]~74_combout\,
	datab => \inst7|inst3|Q_internal\(21),
	datad => VCC,
	cin => \inst3|inst|Add7~41\,
	combout => \inst3|inst|Add7~42_combout\,
	cout => \inst3|inst|Add7~43\);

\inst3|inst|Add7~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add7~48_combout\ = (\inst7|inst3|Q_internal\(24) $ \inst3|inst3|LPM_MUX_component|auto_generated|result_node[24]~71_combout\ $ \inst3|inst|Add7~47\) # GND
-- \inst3|inst|Add7~49\ = CARRY(\inst7|inst3|Q_internal\(24) & (!\inst3|inst|Add7~47\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[24]~71_combout\) # !\inst7|inst3|Q_internal\(24) & 
-- !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[24]~71_combout\ & !\inst3|inst|Add7~47\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(24),
	datab => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[24]~71_combout\,
	datad => VCC,
	cin => \inst3|inst|Add7~47\,
	combout => \inst3|inst|Add7~48_combout\,
	cout => \inst3|inst|Add7~49\);

\inst3|inst|Add7~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add7~50_combout\ = \inst3|inst3|LPM_MUX_component|auto_generated|result_node[25]~70_combout\ & (\inst7|inst3|Q_internal\(25) & !\inst3|inst|Add7~49\ # !\inst7|inst3|Q_internal\(25) & (\inst3|inst|Add7~49\ # GND)) # 
-- !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[25]~70_combout\ & (\inst7|inst3|Q_internal\(25) & \inst3|inst|Add7~49\ & VCC # !\inst7|inst3|Q_internal\(25) & !\inst3|inst|Add7~49\)
-- \inst3|inst|Add7~51\ = CARRY(\inst3|inst3|LPM_MUX_component|auto_generated|result_node[25]~70_combout\ & (!\inst3|inst|Add7~49\ # !\inst7|inst3|Q_internal\(25)) # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[25]~70_combout\ & 
-- !\inst7|inst3|Q_internal\(25) & !\inst3|inst|Add7~49\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[25]~70_combout\,
	datab => \inst7|inst3|Q_internal\(25),
	datad => VCC,
	cin => \inst3|inst|Add7~49\,
	combout => \inst3|inst|Add7~50_combout\,
	cout => \inst3|inst|Add7~51\);

\inst3|inst|Add7~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add7~52_combout\ = (\inst7|inst3|Q_internal\(26) $ \inst3|inst3|LPM_MUX_component|auto_generated|result_node[26]~69_combout\ $ \inst3|inst|Add7~51\) # GND
-- \inst3|inst|Add7~53\ = CARRY(\inst7|inst3|Q_internal\(26) & (!\inst3|inst|Add7~51\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[26]~69_combout\) # !\inst7|inst3|Q_internal\(26) & 
-- !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[26]~69_combout\ & !\inst3|inst|Add7~51\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(26),
	datab => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[26]~69_combout\,
	datad => VCC,
	cin => \inst3|inst|Add7~51\,
	combout => \inst3|inst|Add7~52_combout\,
	cout => \inst3|inst|Add7~53\);

\inst3|inst|Add7~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add7~56_combout\ = (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[28]~67_combout\ $ \inst7|inst3|Q_internal\(28) $ \inst3|inst|Add7~55\) # GND
-- \inst3|inst|Add7~57\ = CARRY(\inst3|inst3|LPM_MUX_component|auto_generated|result_node[28]~67_combout\ & \inst7|inst3|Q_internal\(28) & !\inst3|inst|Add7~55\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[28]~67_combout\ & 
-- (\inst7|inst3|Q_internal\(28) # !\inst3|inst|Add7~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[28]~67_combout\,
	datab => \inst7|inst3|Q_internal\(28),
	datad => VCC,
	cin => \inst3|inst|Add7~55\,
	combout => \inst3|inst|Add7~56_combout\,
	cout => \inst3|inst|Add7~57\);

\inst3|inst|Add12~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add12~2_combout\ = \inst3|inst3|LPM_MUX_component|auto_generated|result_node[1]~94_combout\ & (\inst7|inst3|Q_internal\(1) & \inst3|inst|Add12~1\ & VCC # !\inst7|inst3|Q_internal\(1) & !\inst3|inst|Add12~1\) # 
-- !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[1]~94_combout\ & (\inst7|inst3|Q_internal\(1) & !\inst3|inst|Add12~1\ # !\inst7|inst3|Q_internal\(1) & (\inst3|inst|Add12~1\ # GND))
-- \inst3|inst|Add12~3\ = CARRY(\inst3|inst3|LPM_MUX_component|auto_generated|result_node[1]~94_combout\ & !\inst7|inst3|Q_internal\(1) & !\inst3|inst|Add12~1\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[1]~94_combout\ & 
-- (!\inst3|inst|Add12~1\ # !\inst7|inst3|Q_internal\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[1]~94_combout\,
	datab => \inst7|inst3|Q_internal\(1),
	datad => VCC,
	cin => \inst3|inst|Add12~1\,
	combout => \inst3|inst|Add12~2_combout\,
	cout => \inst3|inst|Add12~3\);

\inst3|inst|Add12~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add12~6_combout\ = \inst7|inst3|Q_internal\(3) & (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[3]~92_combout\ & \inst3|inst|Add12~5\ & VCC # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[3]~92_combout\ & 
-- !\inst3|inst|Add12~5\) # !\inst7|inst3|Q_internal\(3) & (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[3]~92_combout\ & !\inst3|inst|Add12~5\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[3]~92_combout\ & (\inst3|inst|Add12~5\ # 
-- GND))
-- \inst3|inst|Add12~7\ = CARRY(\inst7|inst3|Q_internal\(3) & !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[3]~92_combout\ & !\inst3|inst|Add12~5\ # !\inst7|inst3|Q_internal\(3) & (!\inst3|inst|Add12~5\ # 
-- !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[3]~92_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(3),
	datab => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[3]~92_combout\,
	datad => VCC,
	cin => \inst3|inst|Add12~5\,
	combout => \inst3|inst|Add12~6_combout\,
	cout => \inst3|inst|Add12~7\);

\inst3|inst|Add12~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add12~8_combout\ = (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[4]~91_combout\ $ \inst7|inst3|Q_internal\(4) $ !\inst3|inst|Add12~7\) # GND
-- \inst3|inst|Add12~9\ = CARRY(\inst3|inst3|LPM_MUX_component|auto_generated|result_node[4]~91_combout\ & (\inst7|inst3|Q_internal\(4) # !\inst3|inst|Add12~7\) # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[4]~91_combout\ & 
-- \inst7|inst3|Q_internal\(4) & !\inst3|inst|Add12~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[4]~91_combout\,
	datab => \inst7|inst3|Q_internal\(4),
	datad => VCC,
	cin => \inst3|inst|Add12~7\,
	combout => \inst3|inst|Add12~8_combout\,
	cout => \inst3|inst|Add12~9\);

\inst3|inst|Add12~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add12~12_combout\ = (\inst7|inst3|Q_internal\(6) $ \inst3|inst3|LPM_MUX_component|auto_generated|result_node[6]~89_combout\ $ !\inst3|inst|Add12~11\) # GND
-- \inst3|inst|Add12~13\ = CARRY(\inst7|inst3|Q_internal\(6) & (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[6]~89_combout\ # !\inst3|inst|Add12~11\) # !\inst7|inst3|Q_internal\(6) & 
-- \inst3|inst3|LPM_MUX_component|auto_generated|result_node[6]~89_combout\ & !\inst3|inst|Add12~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(6),
	datab => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[6]~89_combout\,
	datad => VCC,
	cin => \inst3|inst|Add12~11\,
	combout => \inst3|inst|Add12~12_combout\,
	cout => \inst3|inst|Add12~13\);

\inst3|inst|Add12~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add12~42_combout\ = \inst7|inst3|Q_internal\(21) & (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[21]~74_combout\ & \inst3|inst|Add12~41\ & VCC # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[21]~74_combout\ & 
-- !\inst3|inst|Add12~41\) # !\inst7|inst3|Q_internal\(21) & (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[21]~74_combout\ & !\inst3|inst|Add12~41\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[21]~74_combout\ & 
-- (\inst3|inst|Add12~41\ # GND))
-- \inst3|inst|Add12~43\ = CARRY(\inst7|inst3|Q_internal\(21) & !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[21]~74_combout\ & !\inst3|inst|Add12~41\ # !\inst7|inst3|Q_internal\(21) & (!\inst3|inst|Add12~41\ # 
-- !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[21]~74_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(21),
	datab => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[21]~74_combout\,
	datad => VCC,
	cin => \inst3|inst|Add12~41\,
	combout => \inst3|inst|Add12~42_combout\,
	cout => \inst3|inst|Add12~43\);

\inst3|inst|Add17~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add17~0_combout\ = \inst7|inst3|Q_internal\(0) & (\inst7|inst3|Q_internal\(1) $ VCC) # !\inst7|inst3|Q_internal\(0) & \inst7|inst3|Q_internal\(1) & VCC
-- \inst3|inst|Add17~1\ = CARRY(\inst7|inst3|Q_internal\(0) & \inst7|inst3|Q_internal\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(0),
	datab => \inst7|inst3|Q_internal\(1),
	datad => VCC,
	combout => \inst3|inst|Add17~0_combout\,
	cout => \inst3|inst|Add17~1\);

\inst3|inst|Add17~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add17~24_combout\ = (\inst7|inst3|Q_internal\(12) $ \inst7|inst3|Q_internal\(13) $ !\inst3|inst|Add17~23\) # GND
-- \inst3|inst|Add17~25\ = CARRY(\inst7|inst3|Q_internal\(12) & (\inst7|inst3|Q_internal\(13) # !\inst3|inst|Add17~23\) # !\inst7|inst3|Q_internal\(12) & \inst7|inst3|Q_internal\(13) & !\inst3|inst|Add17~23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(12),
	datab => \inst7|inst3|Q_internal\(13),
	datad => VCC,
	cin => \inst3|inst|Add17~23\,
	combout => \inst3|inst|Add17~24_combout\,
	cout => \inst3|inst|Add17~25\);

\inst3|inst|Add17~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add17~26_combout\ = \inst7|inst3|Q_internal\(14) & (\inst7|inst3|Q_internal\(13) & \inst3|inst|Add17~25\ & VCC # !\inst7|inst3|Q_internal\(13) & !\inst3|inst|Add17~25\) # !\inst7|inst3|Q_internal\(14) & (\inst7|inst3|Q_internal\(13) & 
-- !\inst3|inst|Add17~25\ # !\inst7|inst3|Q_internal\(13) & (\inst3|inst|Add17~25\ # GND))
-- \inst3|inst|Add17~27\ = CARRY(\inst7|inst3|Q_internal\(14) & !\inst7|inst3|Q_internal\(13) & !\inst3|inst|Add17~25\ # !\inst7|inst3|Q_internal\(14) & (!\inst3|inst|Add17~25\ # !\inst7|inst3|Q_internal\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(14),
	datab => \inst7|inst3|Q_internal\(13),
	datad => VCC,
	cin => \inst3|inst|Add17~25\,
	combout => \inst3|inst|Add17~26_combout\,
	cout => \inst3|inst|Add17~27\);

\inst3|inst|Add17~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add17~28_combout\ = (\inst7|inst3|Q_internal\(14) $ \inst7|inst3|Q_internal\(15) $ !\inst3|inst|Add17~27\) # GND
-- \inst3|inst|Add17~29\ = CARRY(\inst7|inst3|Q_internal\(14) & (\inst7|inst3|Q_internal\(15) # !\inst3|inst|Add17~27\) # !\inst7|inst3|Q_internal\(14) & \inst7|inst3|Q_internal\(15) & !\inst3|inst|Add17~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(14),
	datab => \inst7|inst3|Q_internal\(15),
	datad => VCC,
	cin => \inst3|inst|Add17~27\,
	combout => \inst3|inst|Add17~28_combout\,
	cout => \inst3|inst|Add17~29\);

\inst3|inst|Add17~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add17~30_combout\ = \inst7|inst3|Q_internal\(16) & (\inst7|inst3|Q_internal\(15) & \inst3|inst|Add17~29\ & VCC # !\inst7|inst3|Q_internal\(15) & !\inst3|inst|Add17~29\) # !\inst7|inst3|Q_internal\(16) & (\inst7|inst3|Q_internal\(15) & 
-- !\inst3|inst|Add17~29\ # !\inst7|inst3|Q_internal\(15) & (\inst3|inst|Add17~29\ # GND))
-- \inst3|inst|Add17~31\ = CARRY(\inst7|inst3|Q_internal\(16) & !\inst7|inst3|Q_internal\(15) & !\inst3|inst|Add17~29\ # !\inst7|inst3|Q_internal\(16) & (!\inst3|inst|Add17~29\ # !\inst7|inst3|Q_internal\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(16),
	datab => \inst7|inst3|Q_internal\(15),
	datad => VCC,
	cin => \inst3|inst|Add17~29\,
	combout => \inst3|inst|Add17~30_combout\,
	cout => \inst3|inst|Add17~31\);

\inst3|inst|Add17~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add17~32_combout\ = (\inst7|inst3|Q_internal\(16) $ \inst7|inst3|Q_internal\(17) $ !\inst3|inst|Add17~31\) # GND
-- \inst3|inst|Add17~33\ = CARRY(\inst7|inst3|Q_internal\(16) & (\inst7|inst3|Q_internal\(17) # !\inst3|inst|Add17~31\) # !\inst7|inst3|Q_internal\(16) & \inst7|inst3|Q_internal\(17) & !\inst3|inst|Add17~31\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(16),
	datab => \inst7|inst3|Q_internal\(17),
	datad => VCC,
	cin => \inst3|inst|Add17~31\,
	combout => \inst3|inst|Add17~32_combout\,
	cout => \inst3|inst|Add17~33\);

\inst3|inst|Add17~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add17~36_combout\ = (\inst7|inst3|Q_internal\(19) $ \inst7|inst3|Q_internal\(18) $ !\inst3|inst|Add17~35\) # GND
-- \inst3|inst|Add17~37\ = CARRY(\inst7|inst3|Q_internal\(19) & (\inst7|inst3|Q_internal\(18) # !\inst3|inst|Add17~35\) # !\inst7|inst3|Q_internal\(19) & \inst7|inst3|Q_internal\(18) & !\inst3|inst|Add17~35\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(19),
	datab => \inst7|inst3|Q_internal\(18),
	datad => VCC,
	cin => \inst3|inst|Add17~35\,
	combout => \inst3|inst|Add17~36_combout\,
	cout => \inst3|inst|Add17~37\);

\inst3|inst|Add17~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add17~44_combout\ = (\inst7|inst3|Q_internal\(22) $ \inst7|inst3|Q_internal\(23) $ !\inst3|inst|Add17~43\) # GND
-- \inst3|inst|Add17~45\ = CARRY(\inst7|inst3|Q_internal\(22) & (\inst7|inst3|Q_internal\(23) # !\inst3|inst|Add17~43\) # !\inst7|inst3|Q_internal\(22) & \inst7|inst3|Q_internal\(23) & !\inst3|inst|Add17~43\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(22),
	datab => \inst7|inst3|Q_internal\(23),
	datad => VCC,
	cin => \inst3|inst|Add17~43\,
	combout => \inst3|inst|Add17~44_combout\,
	cout => \inst3|inst|Add17~45\);

\inst3|inst|Add17~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add17~48_combout\ = (\inst7|inst3|Q_internal\(24) $ \inst7|inst3|Q_internal\(25) $ !\inst3|inst|Add17~47\) # GND
-- \inst3|inst|Add17~49\ = CARRY(\inst7|inst3|Q_internal\(24) & (\inst7|inst3|Q_internal\(25) # !\inst3|inst|Add17~47\) # !\inst7|inst3|Q_internal\(24) & \inst7|inst3|Q_internal\(25) & !\inst3|inst|Add17~47\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(24),
	datab => \inst7|inst3|Q_internal\(25),
	datad => VCC,
	cin => \inst3|inst|Add17~47\,
	combout => \inst3|inst|Add17~48_combout\,
	cout => \inst3|inst|Add17~49\);

\inst3|inst|Add17~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add17~52_combout\ = (\inst7|inst3|Q_internal\(26) $ \inst7|inst3|Q_internal\(27) $ !\inst3|inst|Add17~51\) # GND
-- \inst3|inst|Add17~53\ = CARRY(\inst7|inst3|Q_internal\(26) & (\inst7|inst3|Q_internal\(27) # !\inst3|inst|Add17~51\) # !\inst7|inst3|Q_internal\(26) & \inst7|inst3|Q_internal\(27) & !\inst3|inst|Add17~51\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(26),
	datab => \inst7|inst3|Q_internal\(27),
	datad => VCC,
	cin => \inst3|inst|Add17~51\,
	combout => \inst3|inst|Add17~52_combout\,
	cout => \inst3|inst|Add17~53\);

\inst3|inst|Add17~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add17~54_combout\ = \inst7|inst3|Q_internal\(28) & (\inst7|inst3|Q_internal\(27) & \inst3|inst|Add17~53\ & VCC # !\inst7|inst3|Q_internal\(27) & !\inst3|inst|Add17~53\) # !\inst7|inst3|Q_internal\(28) & (\inst7|inst3|Q_internal\(27) & 
-- !\inst3|inst|Add17~53\ # !\inst7|inst3|Q_internal\(27) & (\inst3|inst|Add17~53\ # GND))
-- \inst3|inst|Add17~55\ = CARRY(\inst7|inst3|Q_internal\(28) & !\inst7|inst3|Q_internal\(27) & !\inst3|inst|Add17~53\ # !\inst7|inst3|Q_internal\(28) & (!\inst3|inst|Add17~53\ # !\inst7|inst3|Q_internal\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(28),
	datab => \inst7|inst3|Q_internal\(27),
	datad => VCC,
	cin => \inst3|inst|Add17~53\,
	combout => \inst3|inst|Add17~54_combout\,
	cout => \inst3|inst|Add17~55\);

\inst3|inst|Add10~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add10~4_combout\ = (\inst7|inst3|Q_internal\(2) $ \inst3|inst|F9~620_combout\ $ !\inst3|inst|Add10~3\) # GND
-- \inst3|inst|Add10~5\ = CARRY(\inst7|inst3|Q_internal\(2) & (\inst3|inst|F9~620_combout\ # !\inst3|inst|Add10~3\) # !\inst7|inst3|Q_internal\(2) & \inst3|inst|F9~620_combout\ & !\inst3|inst|Add10~3\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(2),
	datab => \inst3|inst|F9~620_combout\,
	datad => VCC,
	cin => \inst3|inst|Add10~3\,
	combout => \inst3|inst|Add10~4_combout\,
	cout => \inst3|inst|Add10~5\);

\inst3|inst|Add10~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add10~12_combout\ = (\inst3|inst|F9~624_combout\ $ \inst7|inst3|Q_internal\(6) $ !\inst3|inst|Add10~11\) # GND
-- \inst3|inst|Add10~13\ = CARRY(\inst3|inst|F9~624_combout\ & (\inst7|inst3|Q_internal\(6) # !\inst3|inst|Add10~11\) # !\inst3|inst|F9~624_combout\ & \inst7|inst3|Q_internal\(6) & !\inst3|inst|Add10~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~624_combout\,
	datab => \inst7|inst3|Q_internal\(6),
	datad => VCC,
	cin => \inst3|inst|Add10~11\,
	combout => \inst3|inst|Add10~12_combout\,
	cout => \inst3|inst|Add10~13\);

\inst3|inst|Add10~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add10~14_combout\ = \inst3|inst|F9~625_combout\ & (\inst7|inst3|Q_internal\(7) & \inst3|inst|Add10~13\ & VCC # !\inst7|inst3|Q_internal\(7) & !\inst3|inst|Add10~13\) # !\inst3|inst|F9~625_combout\ & (\inst7|inst3|Q_internal\(7) & 
-- !\inst3|inst|Add10~13\ # !\inst7|inst3|Q_internal\(7) & (\inst3|inst|Add10~13\ # GND))
-- \inst3|inst|Add10~15\ = CARRY(\inst3|inst|F9~625_combout\ & !\inst7|inst3|Q_internal\(7) & !\inst3|inst|Add10~13\ # !\inst3|inst|F9~625_combout\ & (!\inst3|inst|Add10~13\ # !\inst7|inst3|Q_internal\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~625_combout\,
	datab => \inst7|inst3|Q_internal\(7),
	datad => VCC,
	cin => \inst3|inst|Add10~13\,
	combout => \inst3|inst|Add10~14_combout\,
	cout => \inst3|inst|Add10~15\);

\inst3|inst|Add10~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add10~24_combout\ = (\inst7|inst3|Q_internal\(12) $ \inst3|inst|F9~630_combout\ $ !\inst3|inst|Add10~23\) # GND
-- \inst3|inst|Add10~25\ = CARRY(\inst7|inst3|Q_internal\(12) & (\inst3|inst|F9~630_combout\ # !\inst3|inst|Add10~23\) # !\inst7|inst3|Q_internal\(12) & \inst3|inst|F9~630_combout\ & !\inst3|inst|Add10~23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(12),
	datab => \inst3|inst|F9~630_combout\,
	datad => VCC,
	cin => \inst3|inst|Add10~23\,
	combout => \inst3|inst|Add10~24_combout\,
	cout => \inst3|inst|Add10~25\);

\inst3|inst|Add10~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add10~36_combout\ = (\inst7|inst3|Q_internal\(18) $ \inst3|inst|F9~636_combout\ $ !\inst3|inst|Add10~35\) # GND
-- \inst3|inst|Add10~37\ = CARRY(\inst7|inst3|Q_internal\(18) & (\inst3|inst|F9~636_combout\ # !\inst3|inst|Add10~35\) # !\inst7|inst3|Q_internal\(18) & \inst3|inst|F9~636_combout\ & !\inst3|inst|Add10~35\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(18),
	datab => \inst3|inst|F9~636_combout\,
	datad => VCC,
	cin => \inst3|inst|Add10~35\,
	combout => \inst3|inst|Add10~36_combout\,
	cout => \inst3|inst|Add10~37\);

\inst3|inst|Add10~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add10~40_combout\ = (\inst7|inst3|Q_internal\(20) $ \inst3|inst|F9~638_combout\ $ !\inst3|inst|Add10~39\) # GND
-- \inst3|inst|Add10~41\ = CARRY(\inst7|inst3|Q_internal\(20) & (\inst3|inst|F9~638_combout\ # !\inst3|inst|Add10~39\) # !\inst7|inst3|Q_internal\(20) & \inst3|inst|F9~638_combout\ & !\inst3|inst|Add10~39\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(20),
	datab => \inst3|inst|F9~638_combout\,
	datad => VCC,
	cin => \inst3|inst|Add10~39\,
	combout => \inst3|inst|Add10~40_combout\,
	cout => \inst3|inst|Add10~41\);

\inst3|inst|Add10~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add10~44_combout\ = (\inst7|inst3|Q_internal\(22) $ \inst3|inst|F9~640_combout\ $ !\inst3|inst|Add10~43\) # GND
-- \inst3|inst|Add10~45\ = CARRY(\inst7|inst3|Q_internal\(22) & (\inst3|inst|F9~640_combout\ # !\inst3|inst|Add10~43\) # !\inst7|inst3|Q_internal\(22) & \inst3|inst|F9~640_combout\ & !\inst3|inst|Add10~43\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(22),
	datab => \inst3|inst|F9~640_combout\,
	datad => VCC,
	cin => \inst3|inst|Add10~43\,
	combout => \inst3|inst|Add10~44_combout\,
	cout => \inst3|inst|Add10~45\);

\inst3|inst|Add10~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add10~54_combout\ = \inst3|inst|F9~645_combout\ & (\inst7|inst3|Q_internal\(27) & \inst3|inst|Add10~53\ & VCC # !\inst7|inst3|Q_internal\(27) & !\inst3|inst|Add10~53\) # !\inst3|inst|F9~645_combout\ & (\inst7|inst3|Q_internal\(27) & 
-- !\inst3|inst|Add10~53\ # !\inst7|inst3|Q_internal\(27) & (\inst3|inst|Add10~53\ # GND))
-- \inst3|inst|Add10~55\ = CARRY(\inst3|inst|F9~645_combout\ & !\inst7|inst3|Q_internal\(27) & !\inst3|inst|Add10~53\ # !\inst3|inst|F9~645_combout\ & (!\inst3|inst|Add10~53\ # !\inst7|inst3|Q_internal\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~645_combout\,
	datab => \inst7|inst3|Q_internal\(27),
	datad => VCC,
	cin => \inst3|inst|Add10~53\,
	combout => \inst3|inst|Add10~54_combout\,
	cout => \inst3|inst|Add10~55\);

\inst3|inst|Add10~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add10~56_combout\ = (\inst7|inst3|Q_internal\(28) $ \inst3|inst|F9~646_combout\ $ !\inst3|inst|Add10~55\) # GND
-- \inst3|inst|Add10~57\ = CARRY(\inst7|inst3|Q_internal\(28) & (\inst3|inst|F9~646_combout\ # !\inst3|inst|Add10~55\) # !\inst7|inst3|Q_internal\(28) & \inst3|inst|F9~646_combout\ & !\inst3|inst|Add10~55\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(28),
	datab => \inst3|inst|F9~646_combout\,
	datad => VCC,
	cin => \inst3|inst|Add10~55\,
	combout => \inst3|inst|Add10~56_combout\,
	cout => \inst3|inst|Add10~57\);

\inst3|inst|Add18~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add18~2_combout\ = \inst7|inst3|Q_internal\(1) & (\inst3|inst|F9~750_combout\ & \inst3|inst|Add18~1\ & VCC # !\inst3|inst|F9~750_combout\ & !\inst3|inst|Add18~1\) # !\inst7|inst3|Q_internal\(1) & (\inst3|inst|F9~750_combout\ & 
-- !\inst3|inst|Add18~1\ # !\inst3|inst|F9~750_combout\ & (\inst3|inst|Add18~1\ # GND))
-- \inst3|inst|Add18~3\ = CARRY(\inst7|inst3|Q_internal\(1) & !\inst3|inst|F9~750_combout\ & !\inst3|inst|Add18~1\ # !\inst7|inst3|Q_internal\(1) & (!\inst3|inst|Add18~1\ # !\inst3|inst|F9~750_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(1),
	datab => \inst3|inst|F9~750_combout\,
	datad => VCC,
	cin => \inst3|inst|Add18~1\,
	combout => \inst3|inst|Add18~2_combout\,
	cout => \inst3|inst|Add18~3\);

\inst3|inst|Add18~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add18~4_combout\ = (\inst3|inst|F9~751_combout\ $ \inst7|inst3|Q_internal\(2) $ !\inst3|inst|Add18~3\) # GND
-- \inst3|inst|Add18~5\ = CARRY(\inst3|inst|F9~751_combout\ & (\inst7|inst3|Q_internal\(2) # !\inst3|inst|Add18~3\) # !\inst3|inst|F9~751_combout\ & \inst7|inst3|Q_internal\(2) & !\inst3|inst|Add18~3\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~751_combout\,
	datab => \inst7|inst3|Q_internal\(2),
	datad => VCC,
	cin => \inst3|inst|Add18~3\,
	combout => \inst3|inst|Add18~4_combout\,
	cout => \inst3|inst|Add18~5\);

\inst3|inst|Add18~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add18~8_combout\ = (\inst3|inst|F9~753_combout\ $ \inst7|inst3|Q_internal\(4) $ !\inst3|inst|Add18~7\) # GND
-- \inst3|inst|Add18~9\ = CARRY(\inst3|inst|F9~753_combout\ & (\inst7|inst3|Q_internal\(4) # !\inst3|inst|Add18~7\) # !\inst3|inst|F9~753_combout\ & \inst7|inst3|Q_internal\(4) & !\inst3|inst|Add18~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~753_combout\,
	datab => \inst7|inst3|Q_internal\(4),
	datad => VCC,
	cin => \inst3|inst|Add18~7\,
	combout => \inst3|inst|Add18~8_combout\,
	cout => \inst3|inst|Add18~9\);

\inst3|inst|Add18~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add18~10_combout\ = \inst3|inst|F9~754_combout\ & (\inst7|inst3|Q_internal\(5) & \inst3|inst|Add18~9\ & VCC # !\inst7|inst3|Q_internal\(5) & !\inst3|inst|Add18~9\) # !\inst3|inst|F9~754_combout\ & (\inst7|inst3|Q_internal\(5) & 
-- !\inst3|inst|Add18~9\ # !\inst7|inst3|Q_internal\(5) & (\inst3|inst|Add18~9\ # GND))
-- \inst3|inst|Add18~11\ = CARRY(\inst3|inst|F9~754_combout\ & !\inst7|inst3|Q_internal\(5) & !\inst3|inst|Add18~9\ # !\inst3|inst|F9~754_combout\ & (!\inst3|inst|Add18~9\ # !\inst7|inst3|Q_internal\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~754_combout\,
	datab => \inst7|inst3|Q_internal\(5),
	datad => VCC,
	cin => \inst3|inst|Add18~9\,
	combout => \inst3|inst|Add18~10_combout\,
	cout => \inst3|inst|Add18~11\);

\inst3|inst|Add18~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add18~14_combout\ = \inst3|inst|F9~756_combout\ & (\inst7|inst3|Q_internal\(7) & \inst3|inst|Add18~13\ & VCC # !\inst7|inst3|Q_internal\(7) & !\inst3|inst|Add18~13\) # !\inst3|inst|F9~756_combout\ & (\inst7|inst3|Q_internal\(7) & 
-- !\inst3|inst|Add18~13\ # !\inst7|inst3|Q_internal\(7) & (\inst3|inst|Add18~13\ # GND))
-- \inst3|inst|Add18~15\ = CARRY(\inst3|inst|F9~756_combout\ & !\inst7|inst3|Q_internal\(7) & !\inst3|inst|Add18~13\ # !\inst3|inst|F9~756_combout\ & (!\inst3|inst|Add18~13\ # !\inst7|inst3|Q_internal\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~756_combout\,
	datab => \inst7|inst3|Q_internal\(7),
	datad => VCC,
	cin => \inst3|inst|Add18~13\,
	combout => \inst3|inst|Add18~14_combout\,
	cout => \inst3|inst|Add18~15\);

\inst3|inst|Add18~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add18~18_combout\ = \inst7|inst3|Q_internal\(9) & (\inst3|inst|F9~758_combout\ & \inst3|inst|Add18~17\ & VCC # !\inst3|inst|F9~758_combout\ & !\inst3|inst|Add18~17\) # !\inst7|inst3|Q_internal\(9) & (\inst3|inst|F9~758_combout\ & 
-- !\inst3|inst|Add18~17\ # !\inst3|inst|F9~758_combout\ & (\inst3|inst|Add18~17\ # GND))
-- \inst3|inst|Add18~19\ = CARRY(\inst7|inst3|Q_internal\(9) & !\inst3|inst|F9~758_combout\ & !\inst3|inst|Add18~17\ # !\inst7|inst3|Q_internal\(9) & (!\inst3|inst|Add18~17\ # !\inst3|inst|F9~758_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(9),
	datab => \inst3|inst|F9~758_combout\,
	datad => VCC,
	cin => \inst3|inst|Add18~17\,
	combout => \inst3|inst|Add18~18_combout\,
	cout => \inst3|inst|Add18~19\);

\inst3|inst|Add18~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add18~20_combout\ = (\inst7|inst3|Q_internal\(10) $ \inst3|inst|F9~759_combout\ $ !\inst3|inst|Add18~19\) # GND
-- \inst3|inst|Add18~21\ = CARRY(\inst7|inst3|Q_internal\(10) & (\inst3|inst|F9~759_combout\ # !\inst3|inst|Add18~19\) # !\inst7|inst3|Q_internal\(10) & \inst3|inst|F9~759_combout\ & !\inst3|inst|Add18~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(10),
	datab => \inst3|inst|F9~759_combout\,
	datad => VCC,
	cin => \inst3|inst|Add18~19\,
	combout => \inst3|inst|Add18~20_combout\,
	cout => \inst3|inst|Add18~21\);

\inst3|inst|Add18~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add18~24_combout\ = (\inst3|inst|F9~761_combout\ $ \inst7|inst3|Q_internal\(12) $ !\inst3|inst|Add18~23\) # GND
-- \inst3|inst|Add18~25\ = CARRY(\inst3|inst|F9~761_combout\ & (\inst7|inst3|Q_internal\(12) # !\inst3|inst|Add18~23\) # !\inst3|inst|F9~761_combout\ & \inst7|inst3|Q_internal\(12) & !\inst3|inst|Add18~23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~761_combout\,
	datab => \inst7|inst3|Q_internal\(12),
	datad => VCC,
	cin => \inst3|inst|Add18~23\,
	combout => \inst3|inst|Add18~24_combout\,
	cout => \inst3|inst|Add18~25\);

\inst3|inst|Add18~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add18~34_combout\ = \inst7|inst3|Q_internal\(17) & (\inst3|inst|F9~766_combout\ & \inst3|inst|Add18~33\ & VCC # !\inst3|inst|F9~766_combout\ & !\inst3|inst|Add18~33\) # !\inst7|inst3|Q_internal\(17) & (\inst3|inst|F9~766_combout\ & 
-- !\inst3|inst|Add18~33\ # !\inst3|inst|F9~766_combout\ & (\inst3|inst|Add18~33\ # GND))
-- \inst3|inst|Add18~35\ = CARRY(\inst7|inst3|Q_internal\(17) & !\inst3|inst|F9~766_combout\ & !\inst3|inst|Add18~33\ # !\inst7|inst3|Q_internal\(17) & (!\inst3|inst|Add18~33\ # !\inst3|inst|F9~766_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(17),
	datab => \inst3|inst|F9~766_combout\,
	datad => VCC,
	cin => \inst3|inst|Add18~33\,
	combout => \inst3|inst|Add18~34_combout\,
	cout => \inst3|inst|Add18~35\);

\inst3|inst|Add18~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add18~46_combout\ = \inst3|inst|F9~772_combout\ & (\inst7|inst3|Q_internal\(23) & \inst3|inst|Add18~45\ & VCC # !\inst7|inst3|Q_internal\(23) & !\inst3|inst|Add18~45\) # !\inst3|inst|F9~772_combout\ & (\inst7|inst3|Q_internal\(23) & 
-- !\inst3|inst|Add18~45\ # !\inst7|inst3|Q_internal\(23) & (\inst3|inst|Add18~45\ # GND))
-- \inst3|inst|Add18~47\ = CARRY(\inst3|inst|F9~772_combout\ & !\inst7|inst3|Q_internal\(23) & !\inst3|inst|Add18~45\ # !\inst3|inst|F9~772_combout\ & (!\inst3|inst|Add18~45\ # !\inst7|inst3|Q_internal\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~772_combout\,
	datab => \inst7|inst3|Q_internal\(23),
	datad => VCC,
	cin => \inst3|inst|Add18~45\,
	combout => \inst3|inst|Add18~46_combout\,
	cout => \inst3|inst|Add18~47\);

\inst3|inst|Add18~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add18~54_combout\ = \inst7|inst3|Q_internal\(27) & (\inst3|inst|F9~776_combout\ & \inst3|inst|Add18~53\ & VCC # !\inst3|inst|F9~776_combout\ & !\inst3|inst|Add18~53\) # !\inst7|inst3|Q_internal\(27) & (\inst3|inst|F9~776_combout\ & 
-- !\inst3|inst|Add18~53\ # !\inst3|inst|F9~776_combout\ & (\inst3|inst|Add18~53\ # GND))
-- \inst3|inst|Add18~55\ = CARRY(\inst7|inst3|Q_internal\(27) & !\inst3|inst|F9~776_combout\ & !\inst3|inst|Add18~53\ # !\inst7|inst3|Q_internal\(27) & (!\inst3|inst|Add18~53\ # !\inst3|inst|F9~776_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(27),
	datab => \inst3|inst|F9~776_combout\,
	datad => VCC,
	cin => \inst3|inst|Add18~53\,
	combout => \inst3|inst|Add18~54_combout\,
	cout => \inst3|inst|Add18~55\);

\inst3|inst|Add18~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add18~58_combout\ = \inst7|inst3|Q_internal\(29) & (\inst3|inst|F9~778_combout\ & \inst3|inst|Add18~57\ & VCC # !\inst3|inst|F9~778_combout\ & !\inst3|inst|Add18~57\) # !\inst7|inst3|Q_internal\(29) & (\inst3|inst|F9~778_combout\ & 
-- !\inst3|inst|Add18~57\ # !\inst3|inst|F9~778_combout\ & (\inst3|inst|Add18~57\ # GND))
-- \inst3|inst|Add18~59\ = CARRY(\inst7|inst3|Q_internal\(29) & !\inst3|inst|F9~778_combout\ & !\inst3|inst|Add18~57\ # !\inst7|inst3|Q_internal\(29) & (!\inst3|inst|Add18~57\ # !\inst3|inst|F9~778_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(29),
	datab => \inst3|inst|F9~778_combout\,
	datad => VCC,
	cin => \inst3|inst|Add18~57\,
	combout => \inst3|inst|Add18~58_combout\,
	cout => \inst3|inst|Add18~59\);

\inst3|inst|Add18~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add18~62_combout\ = \inst3|inst|F9~845_combout\ & (\inst7|inst3|Q_internal\(31) & \inst3|inst|Add18~61\ & VCC # !\inst7|inst3|Q_internal\(31) & !\inst3|inst|Add18~61\) # !\inst3|inst|F9~845_combout\ & (\inst7|inst3|Q_internal\(31) & 
-- !\inst3|inst|Add18~61\ # !\inst7|inst3|Q_internal\(31) & (\inst3|inst|Add18~61\ # GND))
-- \inst3|inst|Add18~63\ = CARRY(\inst3|inst|F9~845_combout\ & !\inst7|inst3|Q_internal\(31) & !\inst3|inst|Add18~61\ # !\inst3|inst|F9~845_combout\ & (!\inst3|inst|Add18~61\ # !\inst7|inst3|Q_internal\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~845_combout\,
	datab => \inst7|inst3|Q_internal\(31),
	datad => VCC,
	cin => \inst3|inst|Add18~61\,
	combout => \inst3|inst|Add18~62_combout\,
	cout => \inst3|inst|Add18~63\);

\inst3|inst|Add5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add5~0_combout\ = \inst3|inst|F9~196_combout\ & (\inst3|inst|F9~749_combout\ $ VCC) # !\inst3|inst|F9~196_combout\ & \inst3|inst|F9~749_combout\ & VCC
-- \inst3|inst|Add5~1\ = CARRY(\inst3|inst|F9~196_combout\ & \inst3|inst|F9~749_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~196_combout\,
	datab => \inst3|inst|F9~749_combout\,
	datad => VCC,
	combout => \inst3|inst|Add5~0_combout\,
	cout => \inst3|inst|Add5~1\);

\inst3|inst|Add5~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add5~2_combout\ = \inst3|inst|F9~197_combout\ & (\inst3|inst|F9~750_combout\ & \inst3|inst|Add5~1\ & VCC # !\inst3|inst|F9~750_combout\ & !\inst3|inst|Add5~1\) # !\inst3|inst|F9~197_combout\ & (\inst3|inst|F9~750_combout\ & 
-- !\inst3|inst|Add5~1\ # !\inst3|inst|F9~750_combout\ & (\inst3|inst|Add5~1\ # GND))
-- \inst3|inst|Add5~3\ = CARRY(\inst3|inst|F9~197_combout\ & !\inst3|inst|F9~750_combout\ & !\inst3|inst|Add5~1\ # !\inst3|inst|F9~197_combout\ & (!\inst3|inst|Add5~1\ # !\inst3|inst|F9~750_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~197_combout\,
	datab => \inst3|inst|F9~750_combout\,
	datad => VCC,
	cin => \inst3|inst|Add5~1\,
	combout => \inst3|inst|Add5~2_combout\,
	cout => \inst3|inst|Add5~3\);

\inst3|inst|Add5~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add5~6_combout\ = \inst3|inst|F9~752_combout\ & (\inst3|inst|F9~199_combout\ & \inst3|inst|Add5~5\ & VCC # !\inst3|inst|F9~199_combout\ & !\inst3|inst|Add5~5\) # !\inst3|inst|F9~752_combout\ & (\inst3|inst|F9~199_combout\ & 
-- !\inst3|inst|Add5~5\ # !\inst3|inst|F9~199_combout\ & (\inst3|inst|Add5~5\ # GND))
-- \inst3|inst|Add5~7\ = CARRY(\inst3|inst|F9~752_combout\ & !\inst3|inst|F9~199_combout\ & !\inst3|inst|Add5~5\ # !\inst3|inst|F9~752_combout\ & (!\inst3|inst|Add5~5\ # !\inst3|inst|F9~199_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~752_combout\,
	datab => \inst3|inst|F9~199_combout\,
	datad => VCC,
	cin => \inst3|inst|Add5~5\,
	combout => \inst3|inst|Add5~6_combout\,
	cout => \inst3|inst|Add5~7\);

\inst3|inst|Add5~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add5~8_combout\ = (\inst3|inst|F9~753_combout\ $ \inst3|inst|F9~200_combout\ $ !\inst3|inst|Add5~7\) # GND
-- \inst3|inst|Add5~9\ = CARRY(\inst3|inst|F9~753_combout\ & (\inst3|inst|F9~200_combout\ # !\inst3|inst|Add5~7\) # !\inst3|inst|F9~753_combout\ & \inst3|inst|F9~200_combout\ & !\inst3|inst|Add5~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~753_combout\,
	datab => \inst3|inst|F9~200_combout\,
	datad => VCC,
	cin => \inst3|inst|Add5~7\,
	combout => \inst3|inst|Add5~8_combout\,
	cout => \inst3|inst|Add5~9\);

\inst3|inst|Add5~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add5~12_combout\ = (\inst3|inst|F9~755_combout\ $ \inst3|inst|F9~202_combout\ $ !\inst3|inst|Add5~11\) # GND
-- \inst3|inst|Add5~13\ = CARRY(\inst3|inst|F9~755_combout\ & (\inst3|inst|F9~202_combout\ # !\inst3|inst|Add5~11\) # !\inst3|inst|F9~755_combout\ & \inst3|inst|F9~202_combout\ & !\inst3|inst|Add5~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~755_combout\,
	datab => \inst3|inst|F9~202_combout\,
	datad => VCC,
	cin => \inst3|inst|Add5~11\,
	combout => \inst3|inst|Add5~12_combout\,
	cout => \inst3|inst|Add5~13\);

\inst3|inst|Add5~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add5~14_combout\ = \inst3|inst|F9~203_combout\ & (\inst3|inst|F9~756_combout\ & \inst3|inst|Add5~13\ & VCC # !\inst3|inst|F9~756_combout\ & !\inst3|inst|Add5~13\) # !\inst3|inst|F9~203_combout\ & (\inst3|inst|F9~756_combout\ & 
-- !\inst3|inst|Add5~13\ # !\inst3|inst|F9~756_combout\ & (\inst3|inst|Add5~13\ # GND))
-- \inst3|inst|Add5~15\ = CARRY(\inst3|inst|F9~203_combout\ & !\inst3|inst|F9~756_combout\ & !\inst3|inst|Add5~13\ # !\inst3|inst|F9~203_combout\ & (!\inst3|inst|Add5~13\ # !\inst3|inst|F9~756_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~203_combout\,
	datab => \inst3|inst|F9~756_combout\,
	datad => VCC,
	cin => \inst3|inst|Add5~13\,
	combout => \inst3|inst|Add5~14_combout\,
	cout => \inst3|inst|Add5~15\);

\inst3|inst|Add5~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add5~16_combout\ = (\inst3|inst|F9~204_combout\ $ \inst3|inst|F9~757_combout\ $ !\inst3|inst|Add5~15\) # GND
-- \inst3|inst|Add5~17\ = CARRY(\inst3|inst|F9~204_combout\ & (\inst3|inst|F9~757_combout\ # !\inst3|inst|Add5~15\) # !\inst3|inst|F9~204_combout\ & \inst3|inst|F9~757_combout\ & !\inst3|inst|Add5~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~204_combout\,
	datab => \inst3|inst|F9~757_combout\,
	datad => VCC,
	cin => \inst3|inst|Add5~15\,
	combout => \inst3|inst|Add5~16_combout\,
	cout => \inst3|inst|Add5~17\);

\inst3|inst|Add5~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add5~28_combout\ = (\inst3|inst|F9~210_combout\ $ \inst3|inst|F9~763_combout\ $ !\inst3|inst|Add5~27\) # GND
-- \inst3|inst|Add5~29\ = CARRY(\inst3|inst|F9~210_combout\ & (\inst3|inst|F9~763_combout\ # !\inst3|inst|Add5~27\) # !\inst3|inst|F9~210_combout\ & \inst3|inst|F9~763_combout\ & !\inst3|inst|Add5~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~210_combout\,
	datab => \inst3|inst|F9~763_combout\,
	datad => VCC,
	cin => \inst3|inst|Add5~27\,
	combout => \inst3|inst|Add5~28_combout\,
	cout => \inst3|inst|Add5~29\);

\inst3|inst|Add5~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add5~36_combout\ = (\inst3|inst|F9~214_combout\ $ \inst3|inst|F9~767_combout\ $ !\inst3|inst|Add5~35\) # GND
-- \inst3|inst|Add5~37\ = CARRY(\inst3|inst|F9~214_combout\ & (\inst3|inst|F9~767_combout\ # !\inst3|inst|Add5~35\) # !\inst3|inst|F9~214_combout\ & \inst3|inst|F9~767_combout\ & !\inst3|inst|Add5~35\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~214_combout\,
	datab => \inst3|inst|F9~767_combout\,
	datad => VCC,
	cin => \inst3|inst|Add5~35\,
	combout => \inst3|inst|Add5~36_combout\,
	cout => \inst3|inst|Add5~37\);

\inst3|inst|Add5~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add5~40_combout\ = (\inst3|inst|F9~216_combout\ $ \inst3|inst|F9~769_combout\ $ !\inst3|inst|Add5~39\) # GND
-- \inst3|inst|Add5~41\ = CARRY(\inst3|inst|F9~216_combout\ & (\inst3|inst|F9~769_combout\ # !\inst3|inst|Add5~39\) # !\inst3|inst|F9~216_combout\ & \inst3|inst|F9~769_combout\ & !\inst3|inst|Add5~39\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~216_combout\,
	datab => \inst3|inst|F9~769_combout\,
	datad => VCC,
	cin => \inst3|inst|Add5~39\,
	combout => \inst3|inst|Add5~40_combout\,
	cout => \inst3|inst|Add5~41\);

\inst3|inst|Add5~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add5~44_combout\ = (\inst3|inst|F9~771_combout\ $ \inst3|inst|F9~218_combout\ $ !\inst3|inst|Add5~43\) # GND
-- \inst3|inst|Add5~45\ = CARRY(\inst3|inst|F9~771_combout\ & (\inst3|inst|F9~218_combout\ # !\inst3|inst|Add5~43\) # !\inst3|inst|F9~771_combout\ & \inst3|inst|F9~218_combout\ & !\inst3|inst|Add5~43\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~771_combout\,
	datab => \inst3|inst|F9~218_combout\,
	datad => VCC,
	cin => \inst3|inst|Add5~43\,
	combout => \inst3|inst|Add5~44_combout\,
	cout => \inst3|inst|Add5~45\);

\inst3|inst|Add5~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add5~52_combout\ = (\inst3|inst|F9~222_combout\ $ \inst3|inst|F9~775_combout\ $ !\inst3|inst|Add5~51\) # GND
-- \inst3|inst|Add5~53\ = CARRY(\inst3|inst|F9~222_combout\ & (\inst3|inst|F9~775_combout\ # !\inst3|inst|Add5~51\) # !\inst3|inst|F9~222_combout\ & \inst3|inst|F9~775_combout\ & !\inst3|inst|Add5~51\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~222_combout\,
	datab => \inst3|inst|F9~775_combout\,
	datad => VCC,
	cin => \inst3|inst|Add5~51\,
	combout => \inst3|inst|Add5~52_combout\,
	cout => \inst3|inst|Add5~53\);

\inst3|inst|Add5~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add5~62_combout\ = \inst3|inst|F9~845_combout\ & (\inst3|inst|F9~389_combout\ & \inst3|inst|Add5~61\ & VCC # !\inst3|inst|F9~389_combout\ & !\inst3|inst|Add5~61\) # !\inst3|inst|F9~845_combout\ & (\inst3|inst|F9~389_combout\ & 
-- !\inst3|inst|Add5~61\ # !\inst3|inst|F9~389_combout\ & (\inst3|inst|Add5~61\ # GND))
-- \inst3|inst|Add5~63\ = CARRY(\inst3|inst|F9~845_combout\ & !\inst3|inst|F9~389_combout\ & !\inst3|inst|Add5~61\ # !\inst3|inst|F9~845_combout\ & (!\inst3|inst|Add5~61\ # !\inst3|inst|F9~389_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~845_combout\,
	datab => \inst3|inst|F9~389_combout\,
	datad => VCC,
	cin => \inst3|inst|Add5~61\,
	combout => \inst3|inst|Add5~62_combout\,
	cout => \inst3|inst|Add5~63\);

\inst3|inst|Add5~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add5~64_combout\ = !\inst3|inst|Add5~63\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst3|inst|Add5~63\,
	combout => \inst3|inst|Add5~64_combout\);

\inst3|inst|Add20~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add20~0_combout\ = \inst3|inst|F9~813_combout\ & (\inst7|inst3|Q_internal\(0) $ VCC) # !\inst3|inst|F9~813_combout\ & \inst7|inst3|Q_internal\(0) & VCC
-- \inst3|inst|Add20~1\ = CARRY(\inst3|inst|F9~813_combout\ & \inst7|inst3|Q_internal\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~813_combout\,
	datab => \inst7|inst3|Q_internal\(0),
	datad => VCC,
	combout => \inst3|inst|Add20~0_combout\,
	cout => \inst3|inst|Add20~1\);

\inst3|inst|Add20~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add20~2_combout\ = \inst3|inst|F9~814_combout\ & (\inst7|inst3|Q_internal\(1) & \inst3|inst|Add20~1\ & VCC # !\inst7|inst3|Q_internal\(1) & !\inst3|inst|Add20~1\) # !\inst3|inst|F9~814_combout\ & (\inst7|inst3|Q_internal\(1) & 
-- !\inst3|inst|Add20~1\ # !\inst7|inst3|Q_internal\(1) & (\inst3|inst|Add20~1\ # GND))
-- \inst3|inst|Add20~3\ = CARRY(\inst3|inst|F9~814_combout\ & !\inst7|inst3|Q_internal\(1) & !\inst3|inst|Add20~1\ # !\inst3|inst|F9~814_combout\ & (!\inst3|inst|Add20~1\ # !\inst7|inst3|Q_internal\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~814_combout\,
	datab => \inst7|inst3|Q_internal\(1),
	datad => VCC,
	cin => \inst3|inst|Add20~1\,
	combout => \inst3|inst|Add20~2_combout\,
	cout => \inst3|inst|Add20~3\);

\inst3|inst|Add20~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add20~6_combout\ = \inst7|inst3|Q_internal\(3) & (\inst3|inst|F9~816_combout\ & \inst3|inst|Add20~5\ & VCC # !\inst3|inst|F9~816_combout\ & !\inst3|inst|Add20~5\) # !\inst7|inst3|Q_internal\(3) & (\inst3|inst|F9~816_combout\ & 
-- !\inst3|inst|Add20~5\ # !\inst3|inst|F9~816_combout\ & (\inst3|inst|Add20~5\ # GND))
-- \inst3|inst|Add20~7\ = CARRY(\inst7|inst3|Q_internal\(3) & !\inst3|inst|F9~816_combout\ & !\inst3|inst|Add20~5\ # !\inst7|inst3|Q_internal\(3) & (!\inst3|inst|Add20~5\ # !\inst3|inst|F9~816_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(3),
	datab => \inst3|inst|F9~816_combout\,
	datad => VCC,
	cin => \inst3|inst|Add20~5\,
	combout => \inst3|inst|Add20~6_combout\,
	cout => \inst3|inst|Add20~7\);

\inst3|inst|Add20~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add20~10_combout\ = \inst3|inst|F9~818_combout\ & (\inst7|inst3|Q_internal\(5) & \inst3|inst|Add20~9\ & VCC # !\inst7|inst3|Q_internal\(5) & !\inst3|inst|Add20~9\) # !\inst3|inst|F9~818_combout\ & (\inst7|inst3|Q_internal\(5) & 
-- !\inst3|inst|Add20~9\ # !\inst7|inst3|Q_internal\(5) & (\inst3|inst|Add20~9\ # GND))
-- \inst3|inst|Add20~11\ = CARRY(\inst3|inst|F9~818_combout\ & !\inst7|inst3|Q_internal\(5) & !\inst3|inst|Add20~9\ # !\inst3|inst|F9~818_combout\ & (!\inst3|inst|Add20~9\ # !\inst7|inst3|Q_internal\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~818_combout\,
	datab => \inst7|inst3|Q_internal\(5),
	datad => VCC,
	cin => \inst3|inst|Add20~9\,
	combout => \inst3|inst|Add20~10_combout\,
	cout => \inst3|inst|Add20~11\);

\inst3|inst|Add20~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add20~14_combout\ = \inst7|inst3|Q_internal\(7) & (\inst3|inst|F9~820_combout\ & \inst3|inst|Add20~13\ & VCC # !\inst3|inst|F9~820_combout\ & !\inst3|inst|Add20~13\) # !\inst7|inst3|Q_internal\(7) & (\inst3|inst|F9~820_combout\ & 
-- !\inst3|inst|Add20~13\ # !\inst3|inst|F9~820_combout\ & (\inst3|inst|Add20~13\ # GND))
-- \inst3|inst|Add20~15\ = CARRY(\inst7|inst3|Q_internal\(7) & !\inst3|inst|F9~820_combout\ & !\inst3|inst|Add20~13\ # !\inst7|inst3|Q_internal\(7) & (!\inst3|inst|Add20~13\ # !\inst3|inst|F9~820_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(7),
	datab => \inst3|inst|F9~820_combout\,
	datad => VCC,
	cin => \inst3|inst|Add20~13\,
	combout => \inst3|inst|Add20~14_combout\,
	cout => \inst3|inst|Add20~15\);

\inst3|inst|Add20~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add20~16_combout\ = (\inst3|inst|F9~821_combout\ $ \inst7|inst3|Q_internal\(8) $ !\inst3|inst|Add20~15\) # GND
-- \inst3|inst|Add20~17\ = CARRY(\inst3|inst|F9~821_combout\ & (\inst7|inst3|Q_internal\(8) # !\inst3|inst|Add20~15\) # !\inst3|inst|F9~821_combout\ & \inst7|inst3|Q_internal\(8) & !\inst3|inst|Add20~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~821_combout\,
	datab => \inst7|inst3|Q_internal\(8),
	datad => VCC,
	cin => \inst3|inst|Add20~15\,
	combout => \inst3|inst|Add20~16_combout\,
	cout => \inst3|inst|Add20~17\);

\inst3|inst|Add20~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add20~22_combout\ = \inst7|inst3|Q_internal\(11) & (\inst3|inst|F9~824_combout\ & \inst3|inst|Add20~21\ & VCC # !\inst3|inst|F9~824_combout\ & !\inst3|inst|Add20~21\) # !\inst7|inst3|Q_internal\(11) & (\inst3|inst|F9~824_combout\ & 
-- !\inst3|inst|Add20~21\ # !\inst3|inst|F9~824_combout\ & (\inst3|inst|Add20~21\ # GND))
-- \inst3|inst|Add20~23\ = CARRY(\inst7|inst3|Q_internal\(11) & !\inst3|inst|F9~824_combout\ & !\inst3|inst|Add20~21\ # !\inst7|inst3|Q_internal\(11) & (!\inst3|inst|Add20~21\ # !\inst3|inst|F9~824_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(11),
	datab => \inst3|inst|F9~824_combout\,
	datad => VCC,
	cin => \inst3|inst|Add20~21\,
	combout => \inst3|inst|Add20~22_combout\,
	cout => \inst3|inst|Add20~23\);

\inst3|inst|Add20~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add20~24_combout\ = (\inst3|inst|F9~825_combout\ $ \inst7|inst3|Q_internal\(12) $ !\inst3|inst|Add20~23\) # GND
-- \inst3|inst|Add20~25\ = CARRY(\inst3|inst|F9~825_combout\ & (\inst7|inst3|Q_internal\(12) # !\inst3|inst|Add20~23\) # !\inst3|inst|F9~825_combout\ & \inst7|inst3|Q_internal\(12) & !\inst3|inst|Add20~23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~825_combout\,
	datab => \inst7|inst3|Q_internal\(12),
	datad => VCC,
	cin => \inst3|inst|Add20~23\,
	combout => \inst3|inst|Add20~24_combout\,
	cout => \inst3|inst|Add20~25\);

\inst3|inst|Add20~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add20~30_combout\ = \inst3|inst|F9~828_combout\ & (\inst7|inst3|Q_internal\(15) & \inst3|inst|Add20~29\ & VCC # !\inst7|inst3|Q_internal\(15) & !\inst3|inst|Add20~29\) # !\inst3|inst|F9~828_combout\ & (\inst7|inst3|Q_internal\(15) & 
-- !\inst3|inst|Add20~29\ # !\inst7|inst3|Q_internal\(15) & (\inst3|inst|Add20~29\ # GND))
-- \inst3|inst|Add20~31\ = CARRY(\inst3|inst|F9~828_combout\ & !\inst7|inst3|Q_internal\(15) & !\inst3|inst|Add20~29\ # !\inst3|inst|F9~828_combout\ & (!\inst3|inst|Add20~29\ # !\inst7|inst3|Q_internal\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~828_combout\,
	datab => \inst7|inst3|Q_internal\(15),
	datad => VCC,
	cin => \inst3|inst|Add20~29\,
	combout => \inst3|inst|Add20~30_combout\,
	cout => \inst3|inst|Add20~31\);

\inst3|inst|Add20~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add20~32_combout\ = (\inst3|inst|F9~829_combout\ $ \inst7|inst3|Q_internal\(16) $ !\inst3|inst|Add20~31\) # GND
-- \inst3|inst|Add20~33\ = CARRY(\inst3|inst|F9~829_combout\ & (\inst7|inst3|Q_internal\(16) # !\inst3|inst|Add20~31\) # !\inst3|inst|F9~829_combout\ & \inst7|inst3|Q_internal\(16) & !\inst3|inst|Add20~31\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~829_combout\,
	datab => \inst7|inst3|Q_internal\(16),
	datad => VCC,
	cin => \inst3|inst|Add20~31\,
	combout => \inst3|inst|Add20~32_combout\,
	cout => \inst3|inst|Add20~33\);

\inst3|inst|Add20~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add20~34_combout\ = \inst3|inst|F9~830_combout\ & (\inst7|inst3|Q_internal\(17) & \inst3|inst|Add20~33\ & VCC # !\inst7|inst3|Q_internal\(17) & !\inst3|inst|Add20~33\) # !\inst3|inst|F9~830_combout\ & (\inst7|inst3|Q_internal\(17) & 
-- !\inst3|inst|Add20~33\ # !\inst7|inst3|Q_internal\(17) & (\inst3|inst|Add20~33\ # GND))
-- \inst3|inst|Add20~35\ = CARRY(\inst3|inst|F9~830_combout\ & !\inst7|inst3|Q_internal\(17) & !\inst3|inst|Add20~33\ # !\inst3|inst|F9~830_combout\ & (!\inst3|inst|Add20~33\ # !\inst7|inst3|Q_internal\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~830_combout\,
	datab => \inst7|inst3|Q_internal\(17),
	datad => VCC,
	cin => \inst3|inst|Add20~33\,
	combout => \inst3|inst|Add20~34_combout\,
	cout => \inst3|inst|Add20~35\);

\inst3|inst|Add20~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add20~36_combout\ = (\inst3|inst|F9~831_combout\ $ \inst7|inst3|Q_internal\(18) $ !\inst3|inst|Add20~35\) # GND
-- \inst3|inst|Add20~37\ = CARRY(\inst3|inst|F9~831_combout\ & (\inst7|inst3|Q_internal\(18) # !\inst3|inst|Add20~35\) # !\inst3|inst|F9~831_combout\ & \inst7|inst3|Q_internal\(18) & !\inst3|inst|Add20~35\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~831_combout\,
	datab => \inst7|inst3|Q_internal\(18),
	datad => VCC,
	cin => \inst3|inst|Add20~35\,
	combout => \inst3|inst|Add20~36_combout\,
	cout => \inst3|inst|Add20~37\);

\inst3|inst|Add20~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add20~48_combout\ = (\inst3|inst|F9~837_combout\ $ \inst7|inst3|Q_internal\(24) $ !\inst3|inst|Add20~47\) # GND
-- \inst3|inst|Add20~49\ = CARRY(\inst3|inst|F9~837_combout\ & (\inst7|inst3|Q_internal\(24) # !\inst3|inst|Add20~47\) # !\inst3|inst|F9~837_combout\ & \inst7|inst3|Q_internal\(24) & !\inst3|inst|Add20~47\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~837_combout\,
	datab => \inst7|inst3|Q_internal\(24),
	datad => VCC,
	cin => \inst3|inst|Add20~47\,
	combout => \inst3|inst|Add20~48_combout\,
	cout => \inst3|inst|Add20~49\);

\inst3|inst|Add20~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add20~50_combout\ = \inst3|inst|F9~838_combout\ & (\inst7|inst3|Q_internal\(25) & \inst3|inst|Add20~49\ & VCC # !\inst7|inst3|Q_internal\(25) & !\inst3|inst|Add20~49\) # !\inst3|inst|F9~838_combout\ & (\inst7|inst3|Q_internal\(25) & 
-- !\inst3|inst|Add20~49\ # !\inst7|inst3|Q_internal\(25) & (\inst3|inst|Add20~49\ # GND))
-- \inst3|inst|Add20~51\ = CARRY(\inst3|inst|F9~838_combout\ & !\inst7|inst3|Q_internal\(25) & !\inst3|inst|Add20~49\ # !\inst3|inst|F9~838_combout\ & (!\inst3|inst|Add20~49\ # !\inst7|inst3|Q_internal\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~838_combout\,
	datab => \inst7|inst3|Q_internal\(25),
	datad => VCC,
	cin => \inst3|inst|Add20~49\,
	combout => \inst3|inst|Add20~50_combout\,
	cout => \inst3|inst|Add20~51\);

\inst3|inst|Add20~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add20~52_combout\ = (\inst3|inst|F9~839_combout\ $ \inst7|inst3|Q_internal\(26) $ !\inst3|inst|Add20~51\) # GND
-- \inst3|inst|Add20~53\ = CARRY(\inst3|inst|F9~839_combout\ & (\inst7|inst3|Q_internal\(26) # !\inst3|inst|Add20~51\) # !\inst3|inst|F9~839_combout\ & \inst7|inst3|Q_internal\(26) & !\inst3|inst|Add20~51\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~839_combout\,
	datab => \inst7|inst3|Q_internal\(26),
	datad => VCC,
	cin => \inst3|inst|Add20~51\,
	combout => \inst3|inst|Add20~52_combout\,
	cout => \inst3|inst|Add20~53\);

\inst3|inst|Add20~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add20~54_combout\ = \inst7|inst3|Q_internal\(27) & (\inst3|inst|F9~840_combout\ & \inst3|inst|Add20~53\ & VCC # !\inst3|inst|F9~840_combout\ & !\inst3|inst|Add20~53\) # !\inst7|inst3|Q_internal\(27) & (\inst3|inst|F9~840_combout\ & 
-- !\inst3|inst|Add20~53\ # !\inst3|inst|F9~840_combout\ & (\inst3|inst|Add20~53\ # GND))
-- \inst3|inst|Add20~55\ = CARRY(\inst7|inst3|Q_internal\(27) & !\inst3|inst|F9~840_combout\ & !\inst3|inst|Add20~53\ # !\inst7|inst3|Q_internal\(27) & (!\inst3|inst|Add20~53\ # !\inst3|inst|F9~840_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(27),
	datab => \inst3|inst|F9~840_combout\,
	datad => VCC,
	cin => \inst3|inst|Add20~53\,
	combout => \inst3|inst|Add20~54_combout\,
	cout => \inst3|inst|Add20~55\);

\inst3|inst|Add20~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add20~56_combout\ = (\inst7|inst3|Q_internal\(28) $ \inst3|inst|F9~841_combout\ $ !\inst3|inst|Add20~55\) # GND
-- \inst3|inst|Add20~57\ = CARRY(\inst7|inst3|Q_internal\(28) & (\inst3|inst|F9~841_combout\ # !\inst3|inst|Add20~55\) # !\inst7|inst3|Q_internal\(28) & \inst3|inst|F9~841_combout\ & !\inst3|inst|Add20~55\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(28),
	datab => \inst3|inst|F9~841_combout\,
	datad => VCC,
	cin => \inst3|inst|Add20~55\,
	combout => \inst3|inst|Add20~56_combout\,
	cout => \inst3|inst|Add20~57\);

\inst3|inst|Add20~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add20~60_combout\ = (\inst7|inst3|Q_internal\(30) $ \inst3|inst|F9~843_combout\ $ !\inst3|inst|Add20~59\) # GND
-- \inst3|inst|Add20~61\ = CARRY(\inst7|inst3|Q_internal\(30) & (\inst3|inst|F9~843_combout\ # !\inst3|inst|Add20~59\) # !\inst7|inst3|Q_internal\(30) & \inst3|inst|F9~843_combout\ & !\inst3|inst|Add20~59\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(30),
	datab => \inst3|inst|F9~843_combout\,
	datad => VCC,
	cin => \inst3|inst|Add20~59\,
	combout => \inst3|inst|Add20~60_combout\,
	cout => \inst3|inst|Add20~61\);

\inst3|inst|Add14~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add14~0_combout\ = \inst3|inst|F9~813_combout\ & (\inst3|inst|F9~618_combout\ $ VCC) # !\inst3|inst|F9~813_combout\ & \inst3|inst|F9~618_combout\ & VCC
-- \inst3|inst|Add14~1\ = CARRY(\inst3|inst|F9~813_combout\ & \inst3|inst|F9~618_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~813_combout\,
	datab => \inst3|inst|F9~618_combout\,
	datad => VCC,
	combout => \inst3|inst|Add14~0_combout\,
	cout => \inst3|inst|Add14~1\);

\inst3|inst|Add14~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add14~2_combout\ = \inst3|inst|F9~814_combout\ & (\inst3|inst|F9~619_combout\ & \inst3|inst|Add14~1\ & VCC # !\inst3|inst|F9~619_combout\ & !\inst3|inst|Add14~1\) # !\inst3|inst|F9~814_combout\ & (\inst3|inst|F9~619_combout\ & 
-- !\inst3|inst|Add14~1\ # !\inst3|inst|F9~619_combout\ & (\inst3|inst|Add14~1\ # GND))
-- \inst3|inst|Add14~3\ = CARRY(\inst3|inst|F9~814_combout\ & !\inst3|inst|F9~619_combout\ & !\inst3|inst|Add14~1\ # !\inst3|inst|F9~814_combout\ & (!\inst3|inst|Add14~1\ # !\inst3|inst|F9~619_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~814_combout\,
	datab => \inst3|inst|F9~619_combout\,
	datad => VCC,
	cin => \inst3|inst|Add14~1\,
	combout => \inst3|inst|Add14~2_combout\,
	cout => \inst3|inst|Add14~3\);

\inst3|inst|Add14~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add14~4_combout\ = (\inst3|inst|F9~815_combout\ $ \inst3|inst|F9~620_combout\ $ !\inst3|inst|Add14~3\) # GND
-- \inst3|inst|Add14~5\ = CARRY(\inst3|inst|F9~815_combout\ & (\inst3|inst|F9~620_combout\ # !\inst3|inst|Add14~3\) # !\inst3|inst|F9~815_combout\ & \inst3|inst|F9~620_combout\ & !\inst3|inst|Add14~3\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~815_combout\,
	datab => \inst3|inst|F9~620_combout\,
	datad => VCC,
	cin => \inst3|inst|Add14~3\,
	combout => \inst3|inst|Add14~4_combout\,
	cout => \inst3|inst|Add14~5\);

\inst3|inst|Add14~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add14~12_combout\ = (\inst3|inst|F9~819_combout\ $ \inst3|inst|F9~624_combout\ $ !\inst3|inst|Add14~11\) # GND
-- \inst3|inst|Add14~13\ = CARRY(\inst3|inst|F9~819_combout\ & (\inst3|inst|F9~624_combout\ # !\inst3|inst|Add14~11\) # !\inst3|inst|F9~819_combout\ & \inst3|inst|F9~624_combout\ & !\inst3|inst|Add14~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~819_combout\,
	datab => \inst3|inst|F9~624_combout\,
	datad => VCC,
	cin => \inst3|inst|Add14~11\,
	combout => \inst3|inst|Add14~12_combout\,
	cout => \inst3|inst|Add14~13\);

\inst3|inst|Add14~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add14~16_combout\ = (\inst3|inst|F9~821_combout\ $ \inst3|inst|F9~626_combout\ $ !\inst3|inst|Add14~15\) # GND
-- \inst3|inst|Add14~17\ = CARRY(\inst3|inst|F9~821_combout\ & (\inst3|inst|F9~626_combout\ # !\inst3|inst|Add14~15\) # !\inst3|inst|F9~821_combout\ & \inst3|inst|F9~626_combout\ & !\inst3|inst|Add14~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~821_combout\,
	datab => \inst3|inst|F9~626_combout\,
	datad => VCC,
	cin => \inst3|inst|Add14~15\,
	combout => \inst3|inst|Add14~16_combout\,
	cout => \inst3|inst|Add14~17\);

\inst3|inst|Add14~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add14~20_combout\ = (\inst3|inst|F9~628_combout\ $ \inst3|inst|F9~823_combout\ $ !\inst3|inst|Add14~19\) # GND
-- \inst3|inst|Add14~21\ = CARRY(\inst3|inst|F9~628_combout\ & (\inst3|inst|F9~823_combout\ # !\inst3|inst|Add14~19\) # !\inst3|inst|F9~628_combout\ & \inst3|inst|F9~823_combout\ & !\inst3|inst|Add14~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~628_combout\,
	datab => \inst3|inst|F9~823_combout\,
	datad => VCC,
	cin => \inst3|inst|Add14~19\,
	combout => \inst3|inst|Add14~20_combout\,
	cout => \inst3|inst|Add14~21\);

\inst3|inst|Add14~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add14~28_combout\ = (\inst3|inst|F9~632_combout\ $ \inst3|inst|F9~827_combout\ $ !\inst3|inst|Add14~27\) # GND
-- \inst3|inst|Add14~29\ = CARRY(\inst3|inst|F9~632_combout\ & (\inst3|inst|F9~827_combout\ # !\inst3|inst|Add14~27\) # !\inst3|inst|F9~632_combout\ & \inst3|inst|F9~827_combout\ & !\inst3|inst|Add14~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~632_combout\,
	datab => \inst3|inst|F9~827_combout\,
	datad => VCC,
	cin => \inst3|inst|Add14~27\,
	combout => \inst3|inst|Add14~28_combout\,
	cout => \inst3|inst|Add14~29\);

\inst3|inst|Add14~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add14~34_combout\ = \inst3|inst|F9~830_combout\ & (\inst3|inst|F9~635_combout\ & \inst3|inst|Add14~33\ & VCC # !\inst3|inst|F9~635_combout\ & !\inst3|inst|Add14~33\) # !\inst3|inst|F9~830_combout\ & (\inst3|inst|F9~635_combout\ & 
-- !\inst3|inst|Add14~33\ # !\inst3|inst|F9~635_combout\ & (\inst3|inst|Add14~33\ # GND))
-- \inst3|inst|Add14~35\ = CARRY(\inst3|inst|F9~830_combout\ & !\inst3|inst|F9~635_combout\ & !\inst3|inst|Add14~33\ # !\inst3|inst|F9~830_combout\ & (!\inst3|inst|Add14~33\ # !\inst3|inst|F9~635_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~830_combout\,
	datab => \inst3|inst|F9~635_combout\,
	datad => VCC,
	cin => \inst3|inst|Add14~33\,
	combout => \inst3|inst|Add14~34_combout\,
	cout => \inst3|inst|Add14~35\);

\inst3|inst|Add14~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add14~36_combout\ = (\inst3|inst|F9~831_combout\ $ \inst3|inst|F9~636_combout\ $ !\inst3|inst|Add14~35\) # GND
-- \inst3|inst|Add14~37\ = CARRY(\inst3|inst|F9~831_combout\ & (\inst3|inst|F9~636_combout\ # !\inst3|inst|Add14~35\) # !\inst3|inst|F9~831_combout\ & \inst3|inst|F9~636_combout\ & !\inst3|inst|Add14~35\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~831_combout\,
	datab => \inst3|inst|F9~636_combout\,
	datad => VCC,
	cin => \inst3|inst|Add14~35\,
	combout => \inst3|inst|Add14~36_combout\,
	cout => \inst3|inst|Add14~37\);

\inst3|inst|Add14~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add14~48_combout\ = (\inst3|inst|F9~837_combout\ $ \inst3|inst|F9~642_combout\ $ !\inst3|inst|Add14~47\) # GND
-- \inst3|inst|Add14~49\ = CARRY(\inst3|inst|F9~837_combout\ & (\inst3|inst|F9~642_combout\ # !\inst3|inst|Add14~47\) # !\inst3|inst|F9~837_combout\ & \inst3|inst|F9~642_combout\ & !\inst3|inst|Add14~47\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~837_combout\,
	datab => \inst3|inst|F9~642_combout\,
	datad => VCC,
	cin => \inst3|inst|Add14~47\,
	combout => \inst3|inst|Add14~48_combout\,
	cout => \inst3|inst|Add14~49\);

\inst3|inst|Add14~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add14~50_combout\ = \inst3|inst|F9~643_combout\ & (\inst3|inst|F9~838_combout\ & \inst3|inst|Add14~49\ & VCC # !\inst3|inst|F9~838_combout\ & !\inst3|inst|Add14~49\) # !\inst3|inst|F9~643_combout\ & (\inst3|inst|F9~838_combout\ & 
-- !\inst3|inst|Add14~49\ # !\inst3|inst|F9~838_combout\ & (\inst3|inst|Add14~49\ # GND))
-- \inst3|inst|Add14~51\ = CARRY(\inst3|inst|F9~643_combout\ & !\inst3|inst|F9~838_combout\ & !\inst3|inst|Add14~49\ # !\inst3|inst|F9~643_combout\ & (!\inst3|inst|Add14~49\ # !\inst3|inst|F9~838_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~643_combout\,
	datab => \inst3|inst|F9~838_combout\,
	datad => VCC,
	cin => \inst3|inst|Add14~49\,
	combout => \inst3|inst|Add14~50_combout\,
	cout => \inst3|inst|Add14~51\);

\inst3|inst|Add14~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add14~52_combout\ = (\inst3|inst|F9~644_combout\ $ \inst3|inst|F9~839_combout\ $ !\inst3|inst|Add14~51\) # GND
-- \inst3|inst|Add14~53\ = CARRY(\inst3|inst|F9~644_combout\ & (\inst3|inst|F9~839_combout\ # !\inst3|inst|Add14~51\) # !\inst3|inst|F9~644_combout\ & \inst3|inst|F9~839_combout\ & !\inst3|inst|Add14~51\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~644_combout\,
	datab => \inst3|inst|F9~839_combout\,
	datad => VCC,
	cin => \inst3|inst|Add14~51\,
	combout => \inst3|inst|Add14~52_combout\,
	cout => \inst3|inst|Add14~53\);

\inst3|inst|Add3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add3~0_combout\ = \inst7|inst3|Q_internal\(0) & (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[0]~95_combout\ $ GND) # !\inst7|inst3|Q_internal\(0) & !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[0]~95_combout\ & VCC
-- \inst3|inst|Add3~1\ = CARRY(\inst7|inst3|Q_internal\(0) & !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[0]~95_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(0),
	datab => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[0]~95_combout\,
	datad => VCC,
	combout => \inst3|inst|Add3~0_combout\,
	cout => \inst3|inst|Add3~1\);

\inst3|inst|Add3~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add3~14_combout\ = \inst3|inst3|LPM_MUX_component|auto_generated|result_node[7]~88_combout\ & (\inst7|inst3|Q_internal\(7) & !\inst3|inst|Add3~13\ # !\inst7|inst3|Q_internal\(7) & (\inst3|inst|Add3~13\ # GND)) # 
-- !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[7]~88_combout\ & (\inst7|inst3|Q_internal\(7) & \inst3|inst|Add3~13\ & VCC # !\inst7|inst3|Q_internal\(7) & !\inst3|inst|Add3~13\)
-- \inst3|inst|Add3~15\ = CARRY(\inst3|inst3|LPM_MUX_component|auto_generated|result_node[7]~88_combout\ & (!\inst3|inst|Add3~13\ # !\inst7|inst3|Q_internal\(7)) # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[7]~88_combout\ & 
-- !\inst7|inst3|Q_internal\(7) & !\inst3|inst|Add3~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[7]~88_combout\,
	datab => \inst7|inst3|Q_internal\(7),
	datad => VCC,
	cin => \inst3|inst|Add3~13\,
	combout => \inst3|inst|Add3~14_combout\,
	cout => \inst3|inst|Add3~15\);

\inst3|inst3|LPM_MUX_component|auto_generated|result_node[25]~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst3|LPM_MUX_component|auto_generated|result_node[25]~70_combout\ = \inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst6|Q_internal\(11),
	datab => \inst7|inst5|Q_internal\(25),
	datad => \inst7|inst2|Q_internal\(2),
	combout => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[25]~70_combout\);

\inst3|inst3|LPM_MUX_component|auto_generated|result_node[13]~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst3|LPM_MUX_component|auto_generated|result_node[13]~82_combout\ = \inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst6|Q_internal\(11),
	datad => \inst7|inst5|Q_internal\(13),
	combout => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[13]~82_combout\);

\inst3|inst3|LPM_MUX_component|auto_generated|result_node[11]~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst3|LPM_MUX_component|auto_generated|result_node[11]~84_combout\ = \inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst6|Q_internal\(11),
	datad => \inst7|inst5|Q_internal\(11),
	combout => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[11]~84_combout\);

\inst3|inst3|LPM_MUX_component|auto_generated|result_node[1]~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst3|LPM_MUX_component|auto_generated|result_node[1]~94_combout\ = \inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(1) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst6|Q_internal\(1),
	datad => \inst7|inst5|Q_internal\(1),
	combout => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[1]~94_combout\);

\inst3|inst|F9~647\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~647_combout\ = \inst7|inst3|Q_internal\(29) & (\inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|Q_internal\(2),
	datab => \inst7|inst6|Q_internal\(11),
	datac => \inst7|inst5|Q_internal\(29),
	datad => \inst7|inst3|Q_internal\(29),
	combout => \inst3|inst|F9~647_combout\);

\inst3|inst|F9~645\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~645_combout\ = \inst7|inst3|Q_internal\(27) & (\inst7|inst2|Q_internal\(2) & (\inst7|inst6|Q_internal\(11)) # !\inst7|inst2|Q_internal\(2) & \inst7|inst5|Q_internal\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|Q_internal\(27),
	datab => \inst7|inst6|Q_internal\(11),
	datac => \inst7|inst3|Q_internal\(27),
	datad => \inst7|inst2|Q_internal\(2),
	combout => \inst3|inst|F9~645_combout\);

\inst3|inst|F9~644\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~644_combout\ = \inst7|inst3|Q_internal\(26) & (\inst7|inst2|Q_internal\(2) & (\inst7|inst6|Q_internal\(11)) # !\inst7|inst2|Q_internal\(2) & \inst7|inst5|Q_internal\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|Q_internal\(26),
	datab => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst6|Q_internal\(11),
	datad => \inst7|inst3|Q_internal\(26),
	combout => \inst3|inst|F9~644_combout\);

\inst3|inst|F9~639\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~639_combout\ = \inst7|inst3|Q_internal\(21) & (\inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|Q_internal\(2),
	datab => \inst7|inst3|Q_internal\(21),
	datac => \inst7|inst6|Q_internal\(11),
	datad => \inst7|inst5|Q_internal\(21),
	combout => \inst3|inst|F9~639_combout\);

\inst3|inst|F9~631\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~631_combout\ = \inst7|inst3|Q_internal\(13) & (\inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|Q_internal\(2),
	datab => \inst7|inst6|Q_internal\(11),
	datac => \inst7|inst3|Q_internal\(13),
	datad => \inst7|inst5|Q_internal\(13),
	combout => \inst3|inst|F9~631_combout\);

\inst3|inst|F9~845\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~845_combout\ = \inst7|inst3|Q_internal\(31) # \inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(31),
	datab => \inst7|inst6|Q_internal\(11),
	datac => \inst7|inst2|Q_internal\(2),
	datad => \inst7|inst5|Q_internal\(31),
	combout => \inst3|inst|F9~845_combout\);

\inst3|inst|F9~753\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~753_combout\ = \inst7|inst3|Q_internal\(4) # \inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(4) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst6|Q_internal\(4),
	datab => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst5|Q_internal\(4),
	datad => \inst7|inst3|Q_internal\(4),
	combout => \inst3|inst|F9~753_combout\);

\inst3|inst|F9~226\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~226_combout\ = \inst7|inst3|Q_internal\(30) & (\inst7|inst2|Q_internal\(2) & (!\inst7|inst6|Q_internal\(11)) # !\inst7|inst2|Q_internal\(2) & !\inst7|inst5|Q_internal\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(30),
	datab => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst5|Q_internal\(30),
	datad => \inst7|inst6|Q_internal\(11),
	combout => \inst3|inst|F9~226_combout\);

\inst3|inst|F9~224\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~224_combout\ = \inst7|inst3|Q_internal\(28) & (\inst7|inst2|Q_internal\(2) & !\inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (!\inst7|inst5|Q_internal\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(28),
	datab => \inst7|inst6|Q_internal\(11),
	datac => \inst7|inst5|Q_internal\(28),
	datad => \inst7|inst2|Q_internal\(2),
	combout => \inst3|inst|F9~224_combout\);

\inst3|inst|F9~222\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~222_combout\ = \inst7|inst3|Q_internal\(26) & (\inst7|inst2|Q_internal\(2) & (!\inst7|inst6|Q_internal\(11)) # !\inst7|inst2|Q_internal\(2) & !\inst7|inst5|Q_internal\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|Q_internal\(26),
	datab => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst6|Q_internal\(11),
	datad => \inst7|inst3|Q_internal\(26),
	combout => \inst3|inst|F9~222_combout\);

\inst3|inst|F9~219\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~219_combout\ = \inst7|inst3|Q_internal\(23) & (\inst7|inst2|Q_internal\(2) & !\inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (!\inst7|inst5|Q_internal\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(23),
	datab => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst6|Q_internal\(11),
	datad => \inst7|inst5|Q_internal\(23),
	combout => \inst3|inst|F9~219_combout\);

\inst3|inst|F9~216\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~216_combout\ = \inst7|inst3|Q_internal\(20) & (\inst7|inst2|Q_internal\(2) & !\inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (!\inst7|inst5|Q_internal\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst6|Q_internal\(11),
	datab => \inst7|inst5|Q_internal\(20),
	datac => \inst7|inst2|Q_internal\(2),
	datad => \inst7|inst3|Q_internal\(20),
	combout => \inst3|inst|F9~216_combout\);

\inst3|inst|F9~215\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~215_combout\ = \inst7|inst3|Q_internal\(19) & (\inst7|inst2|Q_internal\(2) & !\inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (!\inst7|inst5|Q_internal\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|Q_internal\(2),
	datab => \inst7|inst3|Q_internal\(19),
	datac => \inst7|inst6|Q_internal\(11),
	datad => \inst7|inst5|Q_internal\(19),
	combout => \inst3|inst|F9~215_combout\);

\inst3|inst|F9~214\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~214_combout\ = \inst7|inst3|Q_internal\(18) & (\inst7|inst2|Q_internal\(2) & (!\inst7|inst6|Q_internal\(11)) # !\inst7|inst2|Q_internal\(2) & !\inst7|inst5|Q_internal\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|Q_internal\(18),
	datab => \inst7|inst3|Q_internal\(18),
	datac => \inst7|inst6|Q_internal\(11),
	datad => \inst7|inst2|Q_internal\(2),
	combout => \inst3|inst|F9~214_combout\);

\inst3|inst|F9~213\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~213_combout\ = \inst7|inst3|Q_internal\(17) & (\inst7|inst2|Q_internal\(2) & !\inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (!\inst7|inst5|Q_internal\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|Q_internal\(2),
	datab => \inst7|inst6|Q_internal\(11),
	datac => \inst7|inst5|Q_internal\(17),
	datad => \inst7|inst3|Q_internal\(17),
	combout => \inst3|inst|F9~213_combout\);

\inst3|inst|F9~212\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~212_combout\ = \inst7|inst3|Q_internal\(16) & (\inst7|inst2|Q_internal\(2) & !\inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (!\inst7|inst5|Q_internal\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(16),
	datab => \inst7|inst6|Q_internal\(11),
	datac => \inst7|inst5|Q_internal\(16),
	datad => \inst7|inst2|Q_internal\(2),
	combout => \inst3|inst|F9~212_combout\);

\inst3|inst|F9~211\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~211_combout\ = \inst7|inst3|Q_internal\(15) & (\inst7|inst2|Q_internal\(2) & !\inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (!\inst7|inst5|Q_internal\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(15),
	datab => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst6|Q_internal\(11),
	datad => \inst7|inst5|Q_internal\(15),
	combout => \inst3|inst|F9~211_combout\);

\inst3|inst|F9~210\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~210_combout\ = \inst7|inst3|Q_internal\(14) & (\inst7|inst2|Q_internal\(2) & !\inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (!\inst7|inst5|Q_internal\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|Q_internal\(2),
	datab => \inst7|inst6|Q_internal\(11),
	datac => \inst7|inst5|Q_internal\(14),
	datad => \inst7|inst3|Q_internal\(14),
	combout => \inst3|inst|F9~210_combout\);

\inst3|inst|F9~207\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~207_combout\ = \inst7|inst3|Q_internal\(11) & (\inst7|inst2|Q_internal\(2) & !\inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (!\inst7|inst5|Q_internal\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|Q_internal\(2),
	datab => \inst7|inst6|Q_internal\(11),
	datac => \inst7|inst3|Q_internal\(11),
	datad => \inst7|inst5|Q_internal\(11),
	combout => \inst3|inst|F9~207_combout\);

\inst3|inst|F9~204\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~204_combout\ = \inst7|inst3|Q_internal\(8) & (\inst7|inst2|Q_internal\(2) & !\inst7|inst6|Q_internal\(8) # !\inst7|inst2|Q_internal\(2) & (!\inst7|inst5|Q_internal\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(8),
	datab => \inst7|inst6|Q_internal\(8),
	datac => \inst7|inst2|Q_internal\(2),
	datad => \inst7|inst5|Q_internal\(8),
	combout => \inst3|inst|F9~204_combout\);

\inst3|inst|F9~203\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~203_combout\ = \inst7|inst3|Q_internal\(7) & (\inst7|inst2|Q_internal\(2) & (!\inst7|inst6|Q_internal\(7)) # !\inst7|inst2|Q_internal\(2) & !\inst7|inst5|Q_internal\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|Q_internal\(7),
	datab => \inst7|inst6|Q_internal\(7),
	datac => \inst7|inst3|Q_internal\(7),
	datad => \inst7|inst2|Q_internal\(2),
	combout => \inst3|inst|F9~203_combout\);

\inst3|inst|F9~198\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~198_combout\ = \inst7|inst3|Q_internal\(2) & (\inst7|inst2|Q_internal\(2) & !\inst7|inst6|Q_internal\(2) # !\inst7|inst2|Q_internal\(2) & (!\inst7|inst5|Q_internal\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst6|Q_internal\(2),
	datab => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst5|Q_internal\(2),
	datad => \inst7|inst3|Q_internal\(2),
	combout => \inst3|inst|F9~198_combout\);

\inst3|inst|F9~197\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~197_combout\ = \inst7|inst3|Q_internal\(1) & (\inst7|inst2|Q_internal\(2) & (!\inst7|inst6|Q_internal\(1)) # !\inst7|inst2|Q_internal\(2) & !\inst7|inst5|Q_internal\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|Q_internal\(1),
	datab => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst6|Q_internal\(1),
	datad => \inst7|inst3|Q_internal\(1),
	combout => \inst3|inst|F9~197_combout\);

\inst3|inst|F9~196\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~196_combout\ = \inst7|inst3|Q_internal\(0) & (\inst7|inst2|Q_internal\(2) & (!\inst7|inst6|Q_internal\(0)) # !\inst7|inst2|Q_internal\(2) & !\inst7|inst5|Q_internal\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|Q_internal\(2),
	datab => \inst7|inst5|Q_internal\(0),
	datac => \inst7|inst6|Q_internal\(0),
	datad => \inst7|inst3|Q_internal\(0),
	combout => \inst3|inst|F9~196_combout\);

\inst3|inst|Mux0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux0~5_combout\ = \inst3|inst1|operation\(0) & \inst3|inst1|operation\(2) & \inst3|inst|Add5~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst1|operation\(0),
	datab => \inst3|inst1|operation\(2),
	datad => \inst3|inst|Add5~64_combout\,
	combout => \inst3|inst|Mux0~5_combout\);

\inst3|inst|F9~844\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~844_combout\ = \inst7|inst3|Q_internal\(31) # \inst7|inst2|Q_internal\(2) & !\inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (!\inst7|inst5|Q_internal\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(31),
	datab => \inst7|inst6|Q_internal\(11),
	datac => \inst7|inst2|Q_internal\(2),
	datad => \inst7|inst5|Q_internal\(31),
	combout => \inst3|inst|F9~844_combout\);

\inst3|inst|F9~837\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~837_combout\ = \inst7|inst3|Q_internal\(24) # \inst7|inst2|Q_internal\(2) & !\inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (!\inst7|inst5|Q_internal\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|Q_internal\(2),
	datab => \inst7|inst3|Q_internal\(24),
	datac => \inst7|inst6|Q_internal\(11),
	datad => \inst7|inst5|Q_internal\(24),
	combout => \inst3|inst|F9~837_combout\);

\inst3|inst|F9~835\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~835_combout\ = \inst7|inst3|Q_internal\(22) # \inst7|inst2|Q_internal\(2) & !\inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (!\inst7|inst5|Q_internal\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst6|Q_internal\(11),
	datab => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst3|Q_internal\(22),
	datad => \inst7|inst5|Q_internal\(22),
	combout => \inst3|inst|F9~835_combout\);

\inst3|inst|F9~832\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~832_combout\ = \inst7|inst3|Q_internal\(19) # \inst7|inst2|Q_internal\(2) & !\inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (!\inst7|inst5|Q_internal\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|Q_internal\(2),
	datab => \inst7|inst3|Q_internal\(19),
	datac => \inst7|inst6|Q_internal\(11),
	datad => \inst7|inst5|Q_internal\(19),
	combout => \inst3|inst|F9~832_combout\);

\inst3|inst|F9~831\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~831_combout\ = \inst7|inst3|Q_internal\(18) # \inst7|inst2|Q_internal\(2) & (!\inst7|inst6|Q_internal\(11)) # !\inst7|inst2|Q_internal\(2) & !\inst7|inst5|Q_internal\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|Q_internal\(18),
	datab => \inst7|inst3|Q_internal\(18),
	datac => \inst7|inst6|Q_internal\(11),
	datad => \inst7|inst2|Q_internal\(2),
	combout => \inst3|inst|F9~831_combout\);

\inst3|inst|F9~822\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~822_combout\ = \inst7|inst3|Q_internal\(9) # \inst7|inst2|Q_internal\(2) & (!\inst7|inst6|Q_internal\(9)) # !\inst7|inst2|Q_internal\(2) & !\inst7|inst5|Q_internal\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|Q_internal\(9),
	datab => \inst7|inst6|Q_internal\(9),
	datac => \inst7|inst2|Q_internal\(2),
	datad => \inst7|inst3|Q_internal\(9),
	combout => \inst3|inst|F9~822_combout\);

\inst3|inst|F9~821\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~821_combout\ = \inst7|inst3|Q_internal\(8) # \inst7|inst2|Q_internal\(2) & !\inst7|inst6|Q_internal\(8) # !\inst7|inst2|Q_internal\(2) & (!\inst7|inst5|Q_internal\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(8),
	datab => \inst7|inst6|Q_internal\(8),
	datac => \inst7|inst2|Q_internal\(2),
	datad => \inst7|inst5|Q_internal\(8),
	combout => \inst3|inst|F9~821_combout\);

\inst3|inst|F9~815\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~815_combout\ = \inst7|inst3|Q_internal\(2) # \inst7|inst2|Q_internal\(2) & (!\inst7|inst6|Q_internal\(2)) # !\inst7|inst2|Q_internal\(2) & !\inst7|inst5|Q_internal\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|Q_internal\(2),
	datab => \inst7|inst3|Q_internal\(2),
	datac => \inst7|inst6|Q_internal\(2),
	datad => \inst7|inst2|Q_internal\(2),
	combout => \inst3|inst|F9~815_combout\);

\inst3|inst|F9~813\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~813_combout\ = \inst7|inst3|Q_internal\(0) # \inst7|inst2|Q_internal\(2) & (!\inst7|inst6|Q_internal\(0)) # !\inst7|inst2|Q_internal\(2) & !\inst7|inst5|Q_internal\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|Q_internal\(0),
	datab => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst3|Q_internal\(0),
	datad => \inst7|inst6|Q_internal\(0),
	combout => \inst3|inst|F9~813_combout\);

\inst3|inst|Mux6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux6~0_combout\ = \inst3|inst|Mux20~2_combout\ & \inst3|inst|F9~644_combout\ & (!\inst3|inst|Mux20~1_combout\) # !\inst3|inst|Mux20~2_combout\ & (\inst3|inst|Add7~52_combout\ # \inst3|inst|Mux20~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~2_combout\,
	datab => \inst3|inst|F9~644_combout\,
	datac => \inst3|inst|Add7~52_combout\,
	datad => \inst3|inst|Mux20~1_combout\,
	combout => \inst3|inst|Mux6~0_combout\);

\inst3|inst|Mux6~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux6~1_combout\ = \inst3|inst|Mux20~0_combout\ & (\inst3|inst|Mux6~0_combout\) # !\inst3|inst|Mux20~0_combout\ & (\inst3|inst|Mux6~0_combout\ & \inst3|inst|Add14~52_combout\ # !\inst3|inst|Mux6~0_combout\ & (\inst3|inst|Add20~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add14~52_combout\,
	datab => \inst3|inst|Mux20~0_combout\,
	datac => \inst3|inst|Add20~52_combout\,
	datad => \inst3|inst|Mux6~0_combout\,
	combout => \inst3|inst|Mux6~1_combout\);

\inst3|inst|Mux7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux7~0_combout\ = \inst3|inst|Mux20~1_combout\ & (!\inst3|inst|Mux20~2_combout\) # !\inst3|inst|Mux20~1_combout\ & (\inst3|inst|Mux20~2_combout\ & \inst3|inst|F9~643_combout\ # !\inst3|inst|Mux20~2_combout\ & (\inst3|inst|Add7~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~1_combout\,
	datab => \inst3|inst|F9~643_combout\,
	datac => \inst3|inst|Mux20~2_combout\,
	datad => \inst3|inst|Add7~50_combout\,
	combout => \inst3|inst|Mux7~0_combout\);

\inst3|inst|Mux7~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux7~1_combout\ = \inst3|inst|Mux20~0_combout\ & (\inst3|inst|Mux7~0_combout\) # !\inst3|inst|Mux20~0_combout\ & (\inst3|inst|Mux7~0_combout\ & \inst3|inst|Add14~50_combout\ # !\inst3|inst|Mux7~0_combout\ & (\inst3|inst|Add20~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add14~50_combout\,
	datab => \inst3|inst|Mux20~0_combout\,
	datac => \inst3|inst|Add20~50_combout\,
	datad => \inst3|inst|Mux7~0_combout\,
	combout => \inst3|inst|Mux7~1_combout\);

\inst3|inst|Mux8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux8~0_combout\ = \inst3|inst|Mux20~1_combout\ & (!\inst3|inst|Mux20~2_combout\) # !\inst3|inst|Mux20~1_combout\ & (\inst3|inst|Mux20~2_combout\ & \inst3|inst|F9~642_combout\ # !\inst3|inst|Mux20~2_combout\ & (\inst3|inst|Add7~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~1_combout\,
	datab => \inst3|inst|F9~642_combout\,
	datac => \inst3|inst|Mux20~2_combout\,
	datad => \inst3|inst|Add7~48_combout\,
	combout => \inst3|inst|Mux8~0_combout\);

\inst3|inst|Mux8~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux8~1_combout\ = \inst3|inst|Mux20~0_combout\ & (\inst3|inst|Mux8~0_combout\) # !\inst3|inst|Mux20~0_combout\ & (\inst3|inst|Mux8~0_combout\ & \inst3|inst|Add14~48_combout\ # !\inst3|inst|Mux8~0_combout\ & (\inst3|inst|Add20~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add14~48_combout\,
	datab => \inst3|inst|Mux20~0_combout\,
	datac => \inst3|inst|Add20~48_combout\,
	datad => \inst3|inst|Mux8~0_combout\,
	combout => \inst3|inst|Mux8~1_combout\);

\inst3|inst|Mux11~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux11~0_combout\ = \inst3|inst|Mux20~1_combout\ & !\inst3|inst|Mux20~2_combout\ # !\inst3|inst|Mux20~1_combout\ & (\inst3|inst|Mux20~2_combout\ & \inst3|inst|F9~639_combout\ # !\inst3|inst|Mux20~2_combout\ & (\inst3|inst|Add7~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~1_combout\,
	datab => \inst3|inst|Mux20~2_combout\,
	datac => \inst3|inst|F9~639_combout\,
	datad => \inst3|inst|Add7~42_combout\,
	combout => \inst3|inst|Mux11~0_combout\);

\inst3|inst|Mux13~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux13~0_combout\ = \inst3|inst|Mux20~1_combout\ & (!\inst3|inst|Mux20~2_combout\) # !\inst3|inst|Mux20~1_combout\ & (\inst3|inst|Mux20~2_combout\ & \inst3|inst|F9~637_combout\ # !\inst3|inst|Mux20~2_combout\ & (\inst3|inst|Add7~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~1_combout\,
	datab => \inst3|inst|F9~637_combout\,
	datac => \inst3|inst|Mux20~2_combout\,
	datad => \inst3|inst|Add7~38_combout\,
	combout => \inst3|inst|Mux13~0_combout\);

\inst3|inst|Mux14~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux14~0_combout\ = \inst3|inst|Mux20~1_combout\ & (!\inst3|inst|Mux20~2_combout\) # !\inst3|inst|Mux20~1_combout\ & (\inst3|inst|Mux20~2_combout\ & \inst3|inst|F9~636_combout\ # !\inst3|inst|Mux20~2_combout\ & (\inst3|inst|Add7~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~636_combout\,
	datab => \inst3|inst|Add7~36_combout\,
	datac => \inst3|inst|Mux20~1_combout\,
	datad => \inst3|inst|Mux20~2_combout\,
	combout => \inst3|inst|Mux14~0_combout\);

\inst3|inst|Mux14~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux14~1_combout\ = \inst3|inst|Mux20~0_combout\ & (\inst3|inst|Mux14~0_combout\) # !\inst3|inst|Mux20~0_combout\ & (\inst3|inst|Mux14~0_combout\ & (\inst3|inst|Add14~36_combout\) # !\inst3|inst|Mux14~0_combout\ & \inst3|inst|Add20~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~0_combout\,
	datab => \inst3|inst|Add20~36_combout\,
	datac => \inst3|inst|Add14~36_combout\,
	datad => \inst3|inst|Mux14~0_combout\,
	combout => \inst3|inst|Mux14~1_combout\);

\inst3|inst|Mux15~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux15~0_combout\ = \inst3|inst|Mux20~2_combout\ & \inst3|inst|F9~635_combout\ & (!\inst3|inst|Mux20~1_combout\) # !\inst3|inst|Mux20~2_combout\ & (\inst3|inst|Add7~34_combout\ # \inst3|inst|Mux20~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~2_combout\,
	datab => \inst3|inst|F9~635_combout\,
	datac => \inst3|inst|Add7~34_combout\,
	datad => \inst3|inst|Mux20~1_combout\,
	combout => \inst3|inst|Mux15~0_combout\);

\inst3|inst|Mux15~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux15~1_combout\ = \inst3|inst|Mux15~0_combout\ & (\inst3|inst|Mux20~0_combout\ # \inst3|inst|Add14~34_combout\) # !\inst3|inst|Mux15~0_combout\ & \inst3|inst|Add20~34_combout\ & !\inst3|inst|Mux20~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux15~0_combout\,
	datab => \inst3|inst|Add20~34_combout\,
	datac => \inst3|inst|Mux20~0_combout\,
	datad => \inst3|inst|Add14~34_combout\,
	combout => \inst3|inst|Mux15~1_combout\);

\inst3|inst|Mux19~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux19~0_combout\ = \inst3|inst|Mux20~2_combout\ & !\inst3|inst|Mux20~1_combout\ & \inst3|inst|F9~631_combout\ # !\inst3|inst|Mux20~2_combout\ & (\inst3|inst|Mux20~1_combout\ # \inst3|inst|Add7~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~2_combout\,
	datab => \inst3|inst|Mux20~1_combout\,
	datac => \inst3|inst|F9~631_combout\,
	datad => \inst3|inst|Add7~26_combout\,
	combout => \inst3|inst|Mux19~0_combout\);

\inst3|inst|Mux24~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux24~0_combout\ = \inst3|inst|Mux20~2_combout\ & \inst3|inst|F9~626_combout\ & !\inst3|inst|Mux20~1_combout\ # !\inst3|inst|Mux20~2_combout\ & (\inst3|inst|Mux20~1_combout\ # \inst3|inst|Add7~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~2_combout\,
	datab => \inst3|inst|F9~626_combout\,
	datac => \inst3|inst|Mux20~1_combout\,
	datad => \inst3|inst|Add7~16_combout\,
	combout => \inst3|inst|Mux24~0_combout\);

\inst3|inst|Mux24~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux24~1_combout\ = \inst3|inst|Mux20~0_combout\ & (\inst3|inst|Mux24~0_combout\) # !\inst3|inst|Mux20~0_combout\ & (\inst3|inst|Mux24~0_combout\ & \inst3|inst|Add14~16_combout\ # !\inst3|inst|Mux24~0_combout\ & (\inst3|inst|Add20~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add14~16_combout\,
	datab => \inst3|inst|Add20~16_combout\,
	datac => \inst3|inst|Mux20~0_combout\,
	datad => \inst3|inst|Mux24~0_combout\,
	combout => \inst3|inst|Mux24~1_combout\);

\inst3|inst|F9~139\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~139_combout\ = \inst7|inst3|Q_internal\(7) & \inst3|inst|Add3~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst3|Q_internal\(7),
	datad => \inst3|inst|Add3~14_combout\,
	combout => \inst3|inst|F9~139_combout\);

\inst3|inst|Mux28~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux28~2_combout\ = \inst3|inst1|operation\(3) & (\inst3|inst1|operation\(2) # \inst3|inst|Add12~8_combout\) # !\inst3|inst1|operation\(3) & \inst3|inst|F9~753_combout\ & !\inst3|inst1|operation\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~753_combout\,
	datab => \inst3|inst1|operation\(3),
	datac => \inst3|inst1|operation\(2),
	datad => \inst3|inst|Add12~8_combout\,
	combout => \inst3|inst|Mux28~2_combout\);

\inst3|inst|Mux28~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux28~3_combout\ = \inst3|inst1|operation\(2) & (\inst3|inst|Mux28~2_combout\ & (\inst3|inst|Add18~8_combout\) # !\inst3|inst|Mux28~2_combout\ & \inst3|inst|Add5~8_combout\) # !\inst3|inst1|operation\(2) & (\inst3|inst|Mux28~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst1|operation\(2),
	datab => \inst3|inst|Add5~8_combout\,
	datac => \inst3|inst|Add18~8_combout\,
	datad => \inst3|inst|Mux28~2_combout\,
	combout => \inst3|inst|Mux28~3_combout\);

\inst3|inst|Mux31~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux31~0_combout\ = \inst3|inst|Mux20~1_combout\ & (!\inst3|inst|Mux20~2_combout\) # !\inst3|inst|Mux20~1_combout\ & (\inst3|inst|Mux20~2_combout\ & (\inst3|inst|F9~619_combout\) # !\inst3|inst|Mux20~2_combout\ & \inst3|inst|Add7~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~1_combout\,
	datab => \inst3|inst|Add7~2_combout\,
	datac => \inst3|inst|F9~619_combout\,
	datad => \inst3|inst|Mux20~2_combout\,
	combout => \inst3|inst|Mux31~0_combout\);

\inst3|inst|Mux31~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux31~1_combout\ = \inst3|inst|Mux20~0_combout\ & \inst3|inst|Mux31~0_combout\ # !\inst3|inst|Mux20~0_combout\ & (\inst3|inst|Mux31~0_combout\ & \inst3|inst|Add14~2_combout\ # !\inst3|inst|Mux31~0_combout\ & (\inst3|inst|Add20~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~0_combout\,
	datab => \inst3|inst|Mux31~0_combout\,
	datac => \inst3|inst|Add14~2_combout\,
	datad => \inst3|inst|Add20~2_combout\,
	combout => \inst3|inst|Mux31~1_combout\);

\inst3|inst|Mux31~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux31~2_combout\ = \inst3|inst1|operation\(3) & (\inst3|inst1|operation\(2)) # !\inst3|inst1|operation\(3) & (\inst3|inst1|operation\(2) & (\inst3|inst|Add5~2_combout\) # !\inst3|inst1|operation\(2) & \inst3|inst|F9~750_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst1|operation\(3),
	datab => \inst3|inst|F9~750_combout\,
	datac => \inst3|inst|Add5~2_combout\,
	datad => \inst3|inst1|operation\(2),
	combout => \inst3|inst|Mux31~2_combout\);

\inst3|inst|Mux31~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux31~3_combout\ = \inst3|inst1|operation\(3) & (\inst3|inst|Mux31~2_combout\ & (\inst3|inst|Add18~2_combout\) # !\inst3|inst|Mux31~2_combout\ & \inst3|inst|Add12~2_combout\) # !\inst3|inst1|operation\(3) & (\inst3|inst|Mux31~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add12~2_combout\,
	datab => \inst3|inst|Add18~2_combout\,
	datac => \inst3|inst1|operation\(3),
	datad => \inst3|inst|Mux31~2_combout\,
	combout => \inst3|inst|Mux31~3_combout\);

\inst3|inst|Mux32~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux32~0_combout\ = \inst3|inst1|operation\(0) & (\inst3|inst|F9~813_combout\ # !\inst3|inst1|operation\(2)) # !\inst3|inst1|operation\(0) & (\inst3|inst1|operation\(2) & (\inst3|inst|Add7~0_combout\) # !\inst3|inst1|operation\(2) & 
-- \inst3|inst|F9~813_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~813_combout\,
	datab => \inst3|inst|Add7~0_combout\,
	datac => \inst3|inst1|operation\(0),
	datad => \inst3|inst1|operation\(2),
	combout => \inst3|inst|Mux32~0_combout\);

\inst3|inst|Mux32~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux32~3_combout\ = \inst3|inst1|operation\(0) & (\inst3|inst1|operation\(2)) # !\inst3|inst1|operation\(0) & \inst7|inst3|Q_internal\(0) & (\inst3|inst|Add3~0_combout\ # !\inst3|inst1|operation\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst1|operation\(0),
	datab => \inst3|inst|Add3~0_combout\,
	datac => \inst7|inst3|Q_internal\(0),
	datad => \inst3|inst1|operation\(2),
	combout => \inst3|inst|Mux32~3_combout\);

\inst3|inst|Mux32~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux32~4_combout\ = \inst3|inst1|operation\(0) & (\inst3|inst|Mux32~3_combout\ & (\inst3|inst|Add5~0_combout\) # !\inst3|inst|Mux32~3_combout\ & \inst3|inst|F9~749_combout\) # !\inst3|inst1|operation\(0) & (\inst3|inst|Mux32~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~749_combout\,
	datab => \inst3|inst|Add5~0_combout\,
	datac => \inst3|inst1|operation\(0),
	datad => \inst3|inst|Mux32~3_combout\,
	combout => \inst3|inst|Mux32~4_combout\);

\inst3|inst|Mux32~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux32~6_combout\ = \inst3|inst1|operation\(0) & \inst3|inst1|operation\(2) # !\inst3|inst1|operation\(0) & (\inst3|inst1|operation\(2) & \inst3|inst|Add20~0_combout\ # !\inst3|inst1|operation\(2) & (\inst3|inst|Add14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst1|operation\(0),
	datab => \inst3|inst1|operation\(2),
	datac => \inst3|inst|Add20~0_combout\,
	datad => \inst3|inst|Add14~0_combout\,
	combout => \inst3|inst|Mux32~6_combout\);

\inst3|inst|Equal0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Equal0~2_combout\ = !\inst3|inst|Mux11~7_combout\ & !\inst3|inst|Mux10~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst3|inst|Mux11~7_combout\,
	datad => \inst3|inst|Mux10~7_combout\,
	combout => \inst3|inst|Equal0~2_combout\);

\inst3|inst|Equal0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Equal0~3_combout\ = !\inst3|inst|Mux13~7_combout\ & !\inst3|inst|Mux15~7_combout\ & !\inst3|inst|Mux14~7_combout\ & !\inst3|inst|Mux12~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux13~7_combout\,
	datab => \inst3|inst|Mux15~7_combout\,
	datac => \inst3|inst|Mux14~7_combout\,
	datad => \inst3|inst|Mux12~7_combout\,
	combout => \inst3|inst|Equal0~3_combout\);

\inst3|inst|Equal0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Equal0~4_combout\ = \inst3|inst|Equal0~2_combout\ & !\inst3|inst|Mux8~7_combout\ & !\inst3|inst|Mux9~7_combout\ & \inst3|inst|Equal0~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Equal0~2_combout\,
	datab => \inst3|inst|Mux8~7_combout\,
	datac => \inst3|inst|Mux9~7_combout\,
	datad => \inst3|inst|Equal0~3_combout\,
	combout => \inst3|inst|Equal0~4_combout\);

\inst3|inst|Equal0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Equal0~5_combout\ = !\inst3|inst|Mux18~7_combout\ & !\inst3|inst|Mux16~7_combout\ & !\inst3|inst|Mux19~7_combout\ & !\inst3|inst|Mux17~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux18~7_combout\,
	datab => \inst3|inst|Mux16~7_combout\,
	datac => \inst3|inst|Mux19~7_combout\,
	datad => \inst3|inst|Mux17~7_combout\,
	combout => \inst3|inst|Equal0~5_combout\);

\inst3|inst|Equal0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Equal0~8_combout\ = !\inst3|inst|Mux28~7_combout\ & !\inst3|inst|Mux29~7_combout\ & !\inst3|inst|Mux31~7_combout\ & !\inst3|inst|Mux30~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux28~7_combout\,
	datab => \inst3|inst|Mux29~7_combout\,
	datac => \inst3|inst|Mux31~7_combout\,
	datad => \inst3|inst|Mux30~7_combout\,
	combout => \inst3|inst|Equal0~8_combout\);

\WREN~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_WREN,
	o => \WREN~input_o\);

\C0~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|inst|Mux0~8_combout\,
	devoe => ww_devoe,
	o => \C0~output_o\);

\count[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \count[3]~output_o\);

\count[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \count[2]~output_o\);

\count[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \count[1]~output_o\);

\count[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|inst|Mux0~8_combout\,
	devoe => ww_devoe,
	o => \count[0]~output_o\);

\EX/MEM_ADDR[31]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst5|Q_internal\(31),
	devoe => ww_devoe,
	o => \EX/MEM_ADDR[31]~output_o\);

\EX/MEM_ADDR[30]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst5|Q_internal\(30),
	devoe => ww_devoe,
	o => \EX/MEM_ADDR[30]~output_o\);

\EX/MEM_ADDR[29]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst5|Q_internal\(29),
	devoe => ww_devoe,
	o => \EX/MEM_ADDR[29]~output_o\);

\EX/MEM_ADDR[28]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst5|Q_internal\(28),
	devoe => ww_devoe,
	o => \EX/MEM_ADDR[28]~output_o\);

\EX/MEM_ADDR[27]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst5|Q_internal\(27),
	devoe => ww_devoe,
	o => \EX/MEM_ADDR[27]~output_o\);

\EX/MEM_ADDR[26]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst5|Q_internal\(26),
	devoe => ww_devoe,
	o => \EX/MEM_ADDR[26]~output_o\);

\EX/MEM_ADDR[25]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst5|Q_internal\(25),
	devoe => ww_devoe,
	o => \EX/MEM_ADDR[25]~output_o\);

\EX/MEM_ADDR[24]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst5|Q_internal\(24),
	devoe => ww_devoe,
	o => \EX/MEM_ADDR[24]~output_o\);

\EX/MEM_ADDR[23]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst5|Q_internal\(23),
	devoe => ww_devoe,
	o => \EX/MEM_ADDR[23]~output_o\);

\EX/MEM_ADDR[22]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst5|Q_internal\(22),
	devoe => ww_devoe,
	o => \EX/MEM_ADDR[22]~output_o\);

\EX/MEM_ADDR[21]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst5|Q_internal\(21),
	devoe => ww_devoe,
	o => \EX/MEM_ADDR[21]~output_o\);

\EX/MEM_ADDR[20]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst5|Q_internal\(20),
	devoe => ww_devoe,
	o => \EX/MEM_ADDR[20]~output_o\);

\EX/MEM_ADDR[19]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst5|Q_internal\(19),
	devoe => ww_devoe,
	o => \EX/MEM_ADDR[19]~output_o\);

\EX/MEM_ADDR[18]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst5|Q_internal\(18),
	devoe => ww_devoe,
	o => \EX/MEM_ADDR[18]~output_o\);

\EX/MEM_ADDR[17]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst5|Q_internal\(17),
	devoe => ww_devoe,
	o => \EX/MEM_ADDR[17]~output_o\);

\EX/MEM_ADDR[16]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst5|Q_internal\(16),
	devoe => ww_devoe,
	o => \EX/MEM_ADDR[16]~output_o\);

\EX/MEM_ADDR[15]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst5|Q_internal\(15),
	devoe => ww_devoe,
	o => \EX/MEM_ADDR[15]~output_o\);

\EX/MEM_ADDR[14]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst5|Q_internal\(14),
	devoe => ww_devoe,
	o => \EX/MEM_ADDR[14]~output_o\);

\EX/MEM_ADDR[13]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst5|Q_internal\(13),
	devoe => ww_devoe,
	o => \EX/MEM_ADDR[13]~output_o\);

\EX/MEM_ADDR[12]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst5|Q_internal\(12),
	devoe => ww_devoe,
	o => \EX/MEM_ADDR[12]~output_o\);

\EX/MEM_ADDR[11]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst5|Q_internal\(11),
	devoe => ww_devoe,
	o => \EX/MEM_ADDR[11]~output_o\);

\EX/MEM_ADDR[10]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst5|Q_internal\(10),
	devoe => ww_devoe,
	o => \EX/MEM_ADDR[10]~output_o\);

\EX/MEM_ADDR[9]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst5|Q_internal\(9),
	devoe => ww_devoe,
	o => \EX/MEM_ADDR[9]~output_o\);

\EX/MEM_ADDR[8]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst5|Q_internal\(8),
	devoe => ww_devoe,
	o => \EX/MEM_ADDR[8]~output_o\);

\EX/MEM_ADDR[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst5|Q_internal\(7),
	devoe => ww_devoe,
	o => \EX/MEM_ADDR[7]~output_o\);

\EX/MEM_ADDR[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst5|Q_internal\(6),
	devoe => ww_devoe,
	o => \EX/MEM_ADDR[6]~output_o\);

\EX/MEM_ADDR[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst5|Q_internal\(5),
	devoe => ww_devoe,
	o => \EX/MEM_ADDR[5]~output_o\);

\EX/MEM_ADDR[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst5|Q_internal\(4),
	devoe => ww_devoe,
	o => \EX/MEM_ADDR[4]~output_o\);

\EX/MEM_ADDR[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst5|Q_internal\(3),
	devoe => ww_devoe,
	o => \EX/MEM_ADDR[3]~output_o\);

\EX/MEM_ADDR[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst5|Q_internal\(2),
	devoe => ww_devoe,
	o => \EX/MEM_ADDR[2]~output_o\);

\EX/MEM_ADDR[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst5|Q_internal\(1),
	devoe => ww_devoe,
	o => \EX/MEM_ADDR[1]~output_o\);

\EX/MEM_ADDR[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst5|Q_internal\(0),
	devoe => ww_devoe,
	o => \EX/MEM_ADDR[0]~output_o\);

\EX/MEM_DATA[31]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst6|Q_internal\(31),
	devoe => ww_devoe,
	o => \EX/MEM_DATA[31]~output_o\);

\EX/MEM_DATA[30]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst6|Q_internal\(30),
	devoe => ww_devoe,
	o => \EX/MEM_DATA[30]~output_o\);

\EX/MEM_DATA[29]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst6|Q_internal\(29),
	devoe => ww_devoe,
	o => \EX/MEM_DATA[29]~output_o\);

\EX/MEM_DATA[28]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst6|Q_internal\(28),
	devoe => ww_devoe,
	o => \EX/MEM_DATA[28]~output_o\);

\EX/MEM_DATA[27]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst6|Q_internal\(27),
	devoe => ww_devoe,
	o => \EX/MEM_DATA[27]~output_o\);

\EX/MEM_DATA[26]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst6|Q_internal\(26),
	devoe => ww_devoe,
	o => \EX/MEM_DATA[26]~output_o\);

\EX/MEM_DATA[25]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst6|Q_internal\(25),
	devoe => ww_devoe,
	o => \EX/MEM_DATA[25]~output_o\);

\EX/MEM_DATA[24]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst6|Q_internal\(24),
	devoe => ww_devoe,
	o => \EX/MEM_DATA[24]~output_o\);

\EX/MEM_DATA[23]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst6|Q_internal\(23),
	devoe => ww_devoe,
	o => \EX/MEM_DATA[23]~output_o\);

\EX/MEM_DATA[22]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst6|Q_internal\(22),
	devoe => ww_devoe,
	o => \EX/MEM_DATA[22]~output_o\);

\EX/MEM_DATA[21]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst6|Q_internal\(21),
	devoe => ww_devoe,
	o => \EX/MEM_DATA[21]~output_o\);

\EX/MEM_DATA[20]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst6|Q_internal\(20),
	devoe => ww_devoe,
	o => \EX/MEM_DATA[20]~output_o\);

\EX/MEM_DATA[19]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst6|Q_internal\(19),
	devoe => ww_devoe,
	o => \EX/MEM_DATA[19]~output_o\);

\EX/MEM_DATA[18]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst6|Q_internal\(18),
	devoe => ww_devoe,
	o => \EX/MEM_DATA[18]~output_o\);

\EX/MEM_DATA[17]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst6|Q_internal\(17),
	devoe => ww_devoe,
	o => \EX/MEM_DATA[17]~output_o\);

\EX/MEM_DATA[16]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst6|Q_internal\(16),
	devoe => ww_devoe,
	o => \EX/MEM_DATA[16]~output_o\);

\EX/MEM_DATA[15]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst6|Q_internal\(15),
	devoe => ww_devoe,
	o => \EX/MEM_DATA[15]~output_o\);

\EX/MEM_DATA[14]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst6|Q_internal\(14),
	devoe => ww_devoe,
	o => \EX/MEM_DATA[14]~output_o\);

\EX/MEM_DATA[13]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst6|Q_internal\(13),
	devoe => ww_devoe,
	o => \EX/MEM_DATA[13]~output_o\);

\EX/MEM_DATA[12]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst6|Q_internal\(12),
	devoe => ww_devoe,
	o => \EX/MEM_DATA[12]~output_o\);

\EX/MEM_DATA[11]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst6|Q_internal\(11),
	devoe => ww_devoe,
	o => \EX/MEM_DATA[11]~output_o\);

\EX/MEM_DATA[10]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst6|Q_internal\(10),
	devoe => ww_devoe,
	o => \EX/MEM_DATA[10]~output_o\);

\EX/MEM_DATA[9]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst6|Q_internal\(9),
	devoe => ww_devoe,
	o => \EX/MEM_DATA[9]~output_o\);

\EX/MEM_DATA[8]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst6|Q_internal\(8),
	devoe => ww_devoe,
	o => \EX/MEM_DATA[8]~output_o\);

\EX/MEM_DATA[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst6|Q_internal\(7),
	devoe => ww_devoe,
	o => \EX/MEM_DATA[7]~output_o\);

\EX/MEM_DATA[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst6|Q_internal\(6),
	devoe => ww_devoe,
	o => \EX/MEM_DATA[6]~output_o\);

\EX/MEM_DATA[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst6|Q_internal\(5),
	devoe => ww_devoe,
	o => \EX/MEM_DATA[5]~output_o\);

\EX/MEM_DATA[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst6|Q_internal\(4),
	devoe => ww_devoe,
	o => \EX/MEM_DATA[4]~output_o\);

\EX/MEM_DATA[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst6|Q_internal\(3),
	devoe => ww_devoe,
	o => \EX/MEM_DATA[3]~output_o\);

\EX/MEM_DATA[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst6|Q_internal\(2),
	devoe => ww_devoe,
	o => \EX/MEM_DATA[2]~output_o\);

\EX/MEM_DATA[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst6|Q_internal\(1),
	devoe => ww_devoe,
	o => \EX/MEM_DATA[1]~output_o\);

\EX/MEM_DATA[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|inst6|Q_internal\(0),
	devoe => ww_devoe,
	o => \EX/MEM_DATA[0]~output_o\);

\EX_READ_DATA[31]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst5|Q_internal\(31),
	devoe => ww_devoe,
	o => \EX_READ_DATA[31]~output_o\);

\EX_READ_DATA[30]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst5|Q_internal\(30),
	devoe => ww_devoe,
	o => \EX_READ_DATA[30]~output_o\);

\EX_READ_DATA[29]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst5|Q_internal\(29),
	devoe => ww_devoe,
	o => \EX_READ_DATA[29]~output_o\);

\EX_READ_DATA[28]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst5|Q_internal\(28),
	devoe => ww_devoe,
	o => \EX_READ_DATA[28]~output_o\);

\EX_READ_DATA[27]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst5|Q_internal\(27),
	devoe => ww_devoe,
	o => \EX_READ_DATA[27]~output_o\);

\EX_READ_DATA[26]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst5|Q_internal\(26),
	devoe => ww_devoe,
	o => \EX_READ_DATA[26]~output_o\);

\EX_READ_DATA[25]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst5|Q_internal\(25),
	devoe => ww_devoe,
	o => \EX_READ_DATA[25]~output_o\);

\EX_READ_DATA[24]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst5|Q_internal\(24),
	devoe => ww_devoe,
	o => \EX_READ_DATA[24]~output_o\);

\EX_READ_DATA[23]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst5|Q_internal\(23),
	devoe => ww_devoe,
	o => \EX_READ_DATA[23]~output_o\);

\EX_READ_DATA[22]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst5|Q_internal\(22),
	devoe => ww_devoe,
	o => \EX_READ_DATA[22]~output_o\);

\EX_READ_DATA[21]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst5|Q_internal\(21),
	devoe => ww_devoe,
	o => \EX_READ_DATA[21]~output_o\);

\EX_READ_DATA[20]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst5|Q_internal\(20),
	devoe => ww_devoe,
	o => \EX_READ_DATA[20]~output_o\);

\EX_READ_DATA[19]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst5|Q_internal\(19),
	devoe => ww_devoe,
	o => \EX_READ_DATA[19]~output_o\);

\EX_READ_DATA[18]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst5|Q_internal\(18),
	devoe => ww_devoe,
	o => \EX_READ_DATA[18]~output_o\);

\EX_READ_DATA[17]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst5|Q_internal\(17),
	devoe => ww_devoe,
	o => \EX_READ_DATA[17]~output_o\);

\EX_READ_DATA[16]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst5|Q_internal\(16),
	devoe => ww_devoe,
	o => \EX_READ_DATA[16]~output_o\);

\EX_READ_DATA[15]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst5|Q_internal\(15),
	devoe => ww_devoe,
	o => \EX_READ_DATA[15]~output_o\);

\EX_READ_DATA[14]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst5|Q_internal\(14),
	devoe => ww_devoe,
	o => \EX_READ_DATA[14]~output_o\);

\EX_READ_DATA[13]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst5|Q_internal\(13),
	devoe => ww_devoe,
	o => \EX_READ_DATA[13]~output_o\);

\EX_READ_DATA[12]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst5|Q_internal\(12),
	devoe => ww_devoe,
	o => \EX_READ_DATA[12]~output_o\);

\EX_READ_DATA[11]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst5|Q_internal\(11),
	devoe => ww_devoe,
	o => \EX_READ_DATA[11]~output_o\);

\EX_READ_DATA[10]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst5|Q_internal\(10),
	devoe => ww_devoe,
	o => \EX_READ_DATA[10]~output_o\);

\EX_READ_DATA[9]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst5|Q_internal\(9),
	devoe => ww_devoe,
	o => \EX_READ_DATA[9]~output_o\);

\EX_READ_DATA[8]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst5|Q_internal\(8),
	devoe => ww_devoe,
	o => \EX_READ_DATA[8]~output_o\);

\EX_READ_DATA[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst5|Q_internal\(7),
	devoe => ww_devoe,
	o => \EX_READ_DATA[7]~output_o\);

\EX_READ_DATA[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst5|Q_internal\(6),
	devoe => ww_devoe,
	o => \EX_READ_DATA[6]~output_o\);

\EX_READ_DATA[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst5|Q_internal\(5),
	devoe => ww_devoe,
	o => \EX_READ_DATA[5]~output_o\);

\EX_READ_DATA[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst5|Q_internal\(4),
	devoe => ww_devoe,
	o => \EX_READ_DATA[4]~output_o\);

\EX_READ_DATA[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst5|Q_internal\(3),
	devoe => ww_devoe,
	o => \EX_READ_DATA[3]~output_o\);

\EX_READ_DATA[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst5|Q_internal\(2),
	devoe => ww_devoe,
	o => \EX_READ_DATA[2]~output_o\);

\EX_READ_DATA[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst5|Q_internal\(1),
	devoe => ww_devoe,
	o => \EX_READ_DATA[1]~output_o\);

\EX_READ_DATA[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst5|Q_internal\(0),
	devoe => ww_devoe,
	o => \EX_READ_DATA[0]~output_o\);

\EX_RESULT[31]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|inst|Mux1~7_combout\,
	devoe => ww_devoe,
	o => \EX_RESULT[31]~output_o\);

\EX_RESULT[30]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|inst|Mux2~7_combout\,
	devoe => ww_devoe,
	o => \EX_RESULT[30]~output_o\);

\EX_RESULT[29]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|inst|Mux3~7_combout\,
	devoe => ww_devoe,
	o => \EX_RESULT[29]~output_o\);

\EX_RESULT[28]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|inst|Mux4~7_combout\,
	devoe => ww_devoe,
	o => \EX_RESULT[28]~output_o\);

\EX_RESULT[27]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|inst|Mux5~7_combout\,
	devoe => ww_devoe,
	o => \EX_RESULT[27]~output_o\);

\EX_RESULT[26]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|inst|Mux6~7_combout\,
	devoe => ww_devoe,
	o => \EX_RESULT[26]~output_o\);

\EX_RESULT[25]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|inst|Mux7~7_combout\,
	devoe => ww_devoe,
	o => \EX_RESULT[25]~output_o\);

\EX_RESULT[24]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|inst|Mux8~7_combout\,
	devoe => ww_devoe,
	o => \EX_RESULT[24]~output_o\);

\EX_RESULT[23]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|inst|Mux9~7_combout\,
	devoe => ww_devoe,
	o => \EX_RESULT[23]~output_o\);

\EX_RESULT[22]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|inst|Mux10~7_combout\,
	devoe => ww_devoe,
	o => \EX_RESULT[22]~output_o\);

\EX_RESULT[21]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|inst|Mux11~7_combout\,
	devoe => ww_devoe,
	o => \EX_RESULT[21]~output_o\);

\EX_RESULT[20]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|inst|Mux12~7_combout\,
	devoe => ww_devoe,
	o => \EX_RESULT[20]~output_o\);

\EX_RESULT[19]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|inst|Mux13~7_combout\,
	devoe => ww_devoe,
	o => \EX_RESULT[19]~output_o\);

\EX_RESULT[18]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|inst|Mux14~7_combout\,
	devoe => ww_devoe,
	o => \EX_RESULT[18]~output_o\);

\EX_RESULT[17]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|inst|Mux15~7_combout\,
	devoe => ww_devoe,
	o => \EX_RESULT[17]~output_o\);

\EX_RESULT[16]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|inst|Mux16~7_combout\,
	devoe => ww_devoe,
	o => \EX_RESULT[16]~output_o\);

\EX_RESULT[15]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|inst|Mux17~7_combout\,
	devoe => ww_devoe,
	o => \EX_RESULT[15]~output_o\);

\EX_RESULT[14]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|inst|Mux18~7_combout\,
	devoe => ww_devoe,
	o => \EX_RESULT[14]~output_o\);

\EX_RESULT[13]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|inst|Mux19~7_combout\,
	devoe => ww_devoe,
	o => \EX_RESULT[13]~output_o\);

\EX_RESULT[12]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|inst|Mux20~13_combout\,
	devoe => ww_devoe,
	o => \EX_RESULT[12]~output_o\);

\EX_RESULT[11]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|inst|Mux21~7_combout\,
	devoe => ww_devoe,
	o => \EX_RESULT[11]~output_o\);

\EX_RESULT[10]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|inst|Mux22~7_combout\,
	devoe => ww_devoe,
	o => \EX_RESULT[10]~output_o\);

\EX_RESULT[9]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|inst|Mux23~7_combout\,
	devoe => ww_devoe,
	o => \EX_RESULT[9]~output_o\);

\EX_RESULT[8]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|inst|Mux24~7_combout\,
	devoe => ww_devoe,
	o => \EX_RESULT[8]~output_o\);

\EX_RESULT[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|inst|Mux25~7_combout\,
	devoe => ww_devoe,
	o => \EX_RESULT[7]~output_o\);

\EX_RESULT[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|inst|Mux26~7_combout\,
	devoe => ww_devoe,
	o => \EX_RESULT[6]~output_o\);

\EX_RESULT[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|inst|Mux27~7_combout\,
	devoe => ww_devoe,
	o => \EX_RESULT[5]~output_o\);

\EX_RESULT[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|inst|Mux28~7_combout\,
	devoe => ww_devoe,
	o => \EX_RESULT[4]~output_o\);

\EX_RESULT[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|inst|Mux29~7_combout\,
	devoe => ww_devoe,
	o => \EX_RESULT[3]~output_o\);

\EX_RESULT[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|inst|Mux30~7_combout\,
	devoe => ww_devoe,
	o => \EX_RESULT[2]~output_o\);

\EX_RESULT[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|inst|Mux31~7_combout\,
	devoe => ww_devoe,
	o => \EX_RESULT[1]~output_o\);

\EX_RESULT[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|inst|Mux32~8_combout\,
	devoe => ww_devoe,
	o => \EX_RESULT[0]~output_o\);

\ID/EX_IMMI[31]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst6|Q_internal\(11),
	devoe => ww_devoe,
	o => \ID/EX_IMMI[31]~output_o\);

\ID/EX_IMMI[30]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst6|Q_internal\(11),
	devoe => ww_devoe,
	o => \ID/EX_IMMI[30]~output_o\);

\ID/EX_IMMI[29]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst6|Q_internal\(11),
	devoe => ww_devoe,
	o => \ID/EX_IMMI[29]~output_o\);

\ID/EX_IMMI[28]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst6|Q_internal\(11),
	devoe => ww_devoe,
	o => \ID/EX_IMMI[28]~output_o\);

\ID/EX_IMMI[27]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst6|Q_internal\(11),
	devoe => ww_devoe,
	o => \ID/EX_IMMI[27]~output_o\);

\ID/EX_IMMI[26]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst6|Q_internal\(11),
	devoe => ww_devoe,
	o => \ID/EX_IMMI[26]~output_o\);

\ID/EX_IMMI[25]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst6|Q_internal\(11),
	devoe => ww_devoe,
	o => \ID/EX_IMMI[25]~output_o\);

\ID/EX_IMMI[24]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst6|Q_internal\(11),
	devoe => ww_devoe,
	o => \ID/EX_IMMI[24]~output_o\);

\ID/EX_IMMI[23]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst6|Q_internal\(11),
	devoe => ww_devoe,
	o => \ID/EX_IMMI[23]~output_o\);

\ID/EX_IMMI[22]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst6|Q_internal\(11),
	devoe => ww_devoe,
	o => \ID/EX_IMMI[22]~output_o\);

\ID/EX_IMMI[21]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst6|Q_internal\(11),
	devoe => ww_devoe,
	o => \ID/EX_IMMI[21]~output_o\);

\ID/EX_IMMI[20]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst6|Q_internal\(11),
	devoe => ww_devoe,
	o => \ID/EX_IMMI[20]~output_o\);

\ID/EX_IMMI[19]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst6|Q_internal\(11),
	devoe => ww_devoe,
	o => \ID/EX_IMMI[19]~output_o\);

\ID/EX_IMMI[18]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst6|Q_internal\(11),
	devoe => ww_devoe,
	o => \ID/EX_IMMI[18]~output_o\);

\ID/EX_IMMI[17]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst6|Q_internal\(11),
	devoe => ww_devoe,
	o => \ID/EX_IMMI[17]~output_o\);

\ID/EX_IMMI[16]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst6|Q_internal\(11),
	devoe => ww_devoe,
	o => \ID/EX_IMMI[16]~output_o\);

\ID/EX_IMMI[15]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst6|Q_internal\(11),
	devoe => ww_devoe,
	o => \ID/EX_IMMI[15]~output_o\);

\ID/EX_IMMI[14]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst6|Q_internal\(11),
	devoe => ww_devoe,
	o => \ID/EX_IMMI[14]~output_o\);

\ID/EX_IMMI[13]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst6|Q_internal\(11),
	devoe => ww_devoe,
	o => \ID/EX_IMMI[13]~output_o\);

\ID/EX_IMMI[12]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst6|Q_internal\(11),
	devoe => ww_devoe,
	o => \ID/EX_IMMI[12]~output_o\);

\ID/EX_IMMI[11]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst6|Q_internal\(11),
	devoe => ww_devoe,
	o => \ID/EX_IMMI[11]~output_o\);

\ID/EX_IMMI[10]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst6|Q_internal\(10),
	devoe => ww_devoe,
	o => \ID/EX_IMMI[10]~output_o\);

\ID/EX_IMMI[9]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst6|Q_internal\(9),
	devoe => ww_devoe,
	o => \ID/EX_IMMI[9]~output_o\);

\ID/EX_IMMI[8]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst6|Q_internal\(8),
	devoe => ww_devoe,
	o => \ID/EX_IMMI[8]~output_o\);

\ID/EX_IMMI[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst6|Q_internal\(7),
	devoe => ww_devoe,
	o => \ID/EX_IMMI[7]~output_o\);

\ID/EX_IMMI[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst6|Q_internal\(6),
	devoe => ww_devoe,
	o => \ID/EX_IMMI[6]~output_o\);

\ID/EX_IMMI[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst6|Q_internal\(5),
	devoe => ww_devoe,
	o => \ID/EX_IMMI[5]~output_o\);

\ID/EX_IMMI[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst6|Q_internal\(4),
	devoe => ww_devoe,
	o => \ID/EX_IMMI[4]~output_o\);

\ID/EX_IMMI[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst6|Q_internal\(3),
	devoe => ww_devoe,
	o => \ID/EX_IMMI[3]~output_o\);

\ID/EX_IMMI[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst6|Q_internal\(2),
	devoe => ww_devoe,
	o => \ID/EX_IMMI[2]~output_o\);

\ID/EX_IMMI[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst6|Q_internal\(1),
	devoe => ww_devoe,
	o => \ID/EX_IMMI[1]~output_o\);

\ID/EX_IMMI[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst6|Q_internal\(0),
	devoe => ww_devoe,
	o => \ID/EX_IMMI[0]~output_o\);

\ID/EX_INS[31]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst7|Q_internal\(31),
	devoe => ww_devoe,
	o => \ID/EX_INS[31]~output_o\);

\ID/EX_INS[30]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst7|Q_internal\(30),
	devoe => ww_devoe,
	o => \ID/EX_INS[30]~output_o\);

\ID/EX_INS[29]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst7|Q_internal\(29),
	devoe => ww_devoe,
	o => \ID/EX_INS[29]~output_o\);

\ID/EX_INS[28]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst7|Q_internal\(28),
	devoe => ww_devoe,
	o => \ID/EX_INS[28]~output_o\);

\ID/EX_INS[27]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst7|Q_internal\(27),
	devoe => ww_devoe,
	o => \ID/EX_INS[27]~output_o\);

\ID/EX_INS[26]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst7|Q_internal\(26),
	devoe => ww_devoe,
	o => \ID/EX_INS[26]~output_o\);

\ID/EX_INS[25]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst7|Q_internal\(25),
	devoe => ww_devoe,
	o => \ID/EX_INS[25]~output_o\);

\ID/EX_INS[24]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst7|Q_internal\(24),
	devoe => ww_devoe,
	o => \ID/EX_INS[24]~output_o\);

\ID/EX_INS[23]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst7|Q_internal\(23),
	devoe => ww_devoe,
	o => \ID/EX_INS[23]~output_o\);

\ID/EX_INS[22]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst7|Q_internal\(22),
	devoe => ww_devoe,
	o => \ID/EX_INS[22]~output_o\);

\ID/EX_INS[21]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst7|Q_internal\(21),
	devoe => ww_devoe,
	o => \ID/EX_INS[21]~output_o\);

\ID/EX_INS[20]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst7|Q_internal\(20),
	devoe => ww_devoe,
	o => \ID/EX_INS[20]~output_o\);

\ID/EX_INS[19]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst7|Q_internal\(19),
	devoe => ww_devoe,
	o => \ID/EX_INS[19]~output_o\);

\ID/EX_INS[18]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst7|Q_internal\(18),
	devoe => ww_devoe,
	o => \ID/EX_INS[18]~output_o\);

\ID/EX_INS[17]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst7|Q_internal\(17),
	devoe => ww_devoe,
	o => \ID/EX_INS[17]~output_o\);

\ID/EX_INS[16]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst7|Q_internal\(16),
	devoe => ww_devoe,
	o => \ID/EX_INS[16]~output_o\);

\ID/EX_INS[15]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst7|Q_internal\(15),
	devoe => ww_devoe,
	o => \ID/EX_INS[15]~output_o\);

\ID/EX_INS[14]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst7|Q_internal\(14),
	devoe => ww_devoe,
	o => \ID/EX_INS[14]~output_o\);

\ID/EX_INS[13]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst7|Q_internal\(13),
	devoe => ww_devoe,
	o => \ID/EX_INS[13]~output_o\);

\ID/EX_INS[12]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst7|Q_internal\(12),
	devoe => ww_devoe,
	o => \ID/EX_INS[12]~output_o\);

\ID/EX_INS[11]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst7|Q_internal\(11),
	devoe => ww_devoe,
	o => \ID/EX_INS[11]~output_o\);

\ID/EX_INS[10]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst7|Q_internal\(10),
	devoe => ww_devoe,
	o => \ID/EX_INS[10]~output_o\);

\ID/EX_INS[9]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst7|Q_internal\(9),
	devoe => ww_devoe,
	o => \ID/EX_INS[9]~output_o\);

\ID/EX_INS[8]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst7|Q_internal\(8),
	devoe => ww_devoe,
	o => \ID/EX_INS[8]~output_o\);

\ID/EX_INS[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst7|Q_internal\(7),
	devoe => ww_devoe,
	o => \ID/EX_INS[7]~output_o\);

\ID/EX_INS[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst7|Q_internal\(6),
	devoe => ww_devoe,
	o => \ID/EX_INS[6]~output_o\);

\ID/EX_INS[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst7|Q_internal\(5),
	devoe => ww_devoe,
	o => \ID/EX_INS[5]~output_o\);

\ID/EX_INS[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst7|Q_internal\(4),
	devoe => ww_devoe,
	o => \ID/EX_INS[4]~output_o\);

\ID/EX_INS[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst7|Q_internal\(3),
	devoe => ww_devoe,
	o => \ID/EX_INS[3]~output_o\);

\ID/EX_INS[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst7|Q_internal\(2),
	devoe => ww_devoe,
	o => \ID/EX_INS[2]~output_o\);

\ID/EX_INS[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst7|Q_internal\(1),
	devoe => ww_devoe,
	o => \ID/EX_INS[1]~output_o\);

\ID/EX_INS[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst7|Q_internal\(0),
	devoe => ww_devoe,
	o => \ID/EX_INS[0]~output_o\);

\ID/EX_PC[31]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst4|Q_internal\(31),
	devoe => ww_devoe,
	o => \ID/EX_PC[31]~output_o\);

\ID/EX_PC[30]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst4|Q_internal\(30),
	devoe => ww_devoe,
	o => \ID/EX_PC[30]~output_o\);

\ID/EX_PC[29]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst4|Q_internal\(29),
	devoe => ww_devoe,
	o => \ID/EX_PC[29]~output_o\);

\ID/EX_PC[28]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst4|Q_internal\(28),
	devoe => ww_devoe,
	o => \ID/EX_PC[28]~output_o\);

\ID/EX_PC[27]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst4|Q_internal\(27),
	devoe => ww_devoe,
	o => \ID/EX_PC[27]~output_o\);

\ID/EX_PC[26]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst4|Q_internal\(26),
	devoe => ww_devoe,
	o => \ID/EX_PC[26]~output_o\);

\ID/EX_PC[25]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst4|Q_internal\(25),
	devoe => ww_devoe,
	o => \ID/EX_PC[25]~output_o\);

\ID/EX_PC[24]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst4|Q_internal\(24),
	devoe => ww_devoe,
	o => \ID/EX_PC[24]~output_o\);

\ID/EX_PC[23]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst4|Q_internal\(23),
	devoe => ww_devoe,
	o => \ID/EX_PC[23]~output_o\);

\ID/EX_PC[22]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst4|Q_internal\(22),
	devoe => ww_devoe,
	o => \ID/EX_PC[22]~output_o\);

\ID/EX_PC[21]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst4|Q_internal\(21),
	devoe => ww_devoe,
	o => \ID/EX_PC[21]~output_o\);

\ID/EX_PC[20]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst4|Q_internal\(20),
	devoe => ww_devoe,
	o => \ID/EX_PC[20]~output_o\);

\ID/EX_PC[19]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst4|Q_internal\(19),
	devoe => ww_devoe,
	o => \ID/EX_PC[19]~output_o\);

\ID/EX_PC[18]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst4|Q_internal\(18),
	devoe => ww_devoe,
	o => \ID/EX_PC[18]~output_o\);

\ID/EX_PC[17]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst4|Q_internal\(17),
	devoe => ww_devoe,
	o => \ID/EX_PC[17]~output_o\);

\ID/EX_PC[16]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst4|Q_internal\(16),
	devoe => ww_devoe,
	o => \ID/EX_PC[16]~output_o\);

\ID/EX_PC[15]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst4|Q_internal\(15),
	devoe => ww_devoe,
	o => \ID/EX_PC[15]~output_o\);

\ID/EX_PC[14]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst4|Q_internal\(14),
	devoe => ww_devoe,
	o => \ID/EX_PC[14]~output_o\);

\ID/EX_PC[13]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst4|Q_internal\(13),
	devoe => ww_devoe,
	o => \ID/EX_PC[13]~output_o\);

\ID/EX_PC[12]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst4|Q_internal\(12),
	devoe => ww_devoe,
	o => \ID/EX_PC[12]~output_o\);

\ID/EX_PC[11]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst4|Q_internal\(11),
	devoe => ww_devoe,
	o => \ID/EX_PC[11]~output_o\);

\ID/EX_PC[10]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst4|Q_internal\(10),
	devoe => ww_devoe,
	o => \ID/EX_PC[10]~output_o\);

\ID/EX_PC[9]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst4|Q_internal\(9),
	devoe => ww_devoe,
	o => \ID/EX_PC[9]~output_o\);

\ID/EX_PC[8]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst4|Q_internal\(8),
	devoe => ww_devoe,
	o => \ID/EX_PC[8]~output_o\);

\ID/EX_PC[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst4|Q_internal\(7),
	devoe => ww_devoe,
	o => \ID/EX_PC[7]~output_o\);

\ID/EX_PC[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst4|Q_internal\(6),
	devoe => ww_devoe,
	o => \ID/EX_PC[6]~output_o\);

\ID/EX_PC[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst4|Q_internal\(5),
	devoe => ww_devoe,
	o => \ID/EX_PC[5]~output_o\);

\ID/EX_PC[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst4|Q_internal\(4),
	devoe => ww_devoe,
	o => \ID/EX_PC[4]~output_o\);

\ID/EX_PC[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst4|Q_internal\(3),
	devoe => ww_devoe,
	o => \ID/EX_PC[3]~output_o\);

\ID/EX_PC[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst4|Q_internal\(2),
	devoe => ww_devoe,
	o => \ID/EX_PC[2]~output_o\);

\ID/EX_PC[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst4|Q_internal\(1),
	devoe => ww_devoe,
	o => \ID/EX_PC[1]~output_o\);

\ID/EX_PC[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst4|Q_internal\(0),
	devoe => ww_devoe,
	o => \ID/EX_PC[0]~output_o\);

\ID_CTL[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst1|Mux0~1_combout\,
	devoe => ww_devoe,
	o => \ID_CTL[7]~output_o\);

\ID_CTL[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst1|Mux1~1_combout\,
	devoe => ww_devoe,
	o => \ID_CTL[6]~output_o\);

\ID_CTL[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst1|Mux0~1_combout\,
	devoe => ww_devoe,
	o => \ID_CTL[5]~output_o\);

\ID_CTL[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst1|Mux3~0_combout\,
	devoe => ww_devoe,
	o => \ID_CTL[4]~output_o\);

\ID_CTL[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst1|Mux4~0_combout\,
	devoe => ww_devoe,
	o => \ID_CTL[3]~output_o\);

\ID_CTL[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst1|Mux0~2_combout\,
	devoe => ww_devoe,
	o => \ID_CTL[2]~output_o\);

\ID_CTL[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst1|Mux6~0_combout\,
	devoe => ww_devoe,
	o => \ID_CTL[1]~output_o\);

\ID_CTL[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst1|Mux4~0_combout\,
	devoe => ww_devoe,
	o => \ID_CTL[0]~output_o\);

\ID_IMMI[31]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst2|Mux0~0_combout\,
	devoe => ww_devoe,
	o => \ID_IMMI[31]~output_o\);

\ID_IMMI[30]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst2|Mux0~0_combout\,
	devoe => ww_devoe,
	o => \ID_IMMI[30]~output_o\);

\ID_IMMI[29]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst2|Mux0~0_combout\,
	devoe => ww_devoe,
	o => \ID_IMMI[29]~output_o\);

\ID_IMMI[28]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst2|Mux0~0_combout\,
	devoe => ww_devoe,
	o => \ID_IMMI[28]~output_o\);

\ID_IMMI[27]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst2|Mux0~0_combout\,
	devoe => ww_devoe,
	o => \ID_IMMI[27]~output_o\);

\ID_IMMI[26]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst2|Mux0~0_combout\,
	devoe => ww_devoe,
	o => \ID_IMMI[26]~output_o\);

\ID_IMMI[25]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst2|Mux0~0_combout\,
	devoe => ww_devoe,
	o => \ID_IMMI[25]~output_o\);

\ID_IMMI[24]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst2|Mux0~0_combout\,
	devoe => ww_devoe,
	o => \ID_IMMI[24]~output_o\);

\ID_IMMI[23]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst2|Mux0~0_combout\,
	devoe => ww_devoe,
	o => \ID_IMMI[23]~output_o\);

\ID_IMMI[22]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst2|Mux0~0_combout\,
	devoe => ww_devoe,
	o => \ID_IMMI[22]~output_o\);

\ID_IMMI[21]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst2|Mux0~0_combout\,
	devoe => ww_devoe,
	o => \ID_IMMI[21]~output_o\);

\ID_IMMI[20]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst2|Mux0~0_combout\,
	devoe => ww_devoe,
	o => \ID_IMMI[20]~output_o\);

\ID_IMMI[19]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst2|Mux0~0_combout\,
	devoe => ww_devoe,
	o => \ID_IMMI[19]~output_o\);

\ID_IMMI[18]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst2|Mux0~0_combout\,
	devoe => ww_devoe,
	o => \ID_IMMI[18]~output_o\);

\ID_IMMI[17]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst2|Mux0~0_combout\,
	devoe => ww_devoe,
	o => \ID_IMMI[17]~output_o\);

\ID_IMMI[16]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst2|Mux0~0_combout\,
	devoe => ww_devoe,
	o => \ID_IMMI[16]~output_o\);

\ID_IMMI[15]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst2|Mux0~0_combout\,
	devoe => ww_devoe,
	o => \ID_IMMI[15]~output_o\);

\ID_IMMI[14]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst2|Mux0~0_combout\,
	devoe => ww_devoe,
	o => \ID_IMMI[14]~output_o\);

\ID_IMMI[13]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst2|Mux0~0_combout\,
	devoe => ww_devoe,
	o => \ID_IMMI[13]~output_o\);

\ID_IMMI[12]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst2|Mux0~0_combout\,
	devoe => ww_devoe,
	o => \ID_IMMI[12]~output_o\);

\ID_IMMI[11]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst2|Mux0~0_combout\,
	devoe => ww_devoe,
	o => \ID_IMMI[11]~output_o\);

\ID_IMMI[10]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst2|Mux21~0_combout\,
	devoe => ww_devoe,
	o => \ID_IMMI[10]~output_o\);

\ID_IMMI[9]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst2|Mux22~0_combout\,
	devoe => ww_devoe,
	o => \ID_IMMI[9]~output_o\);

\ID_IMMI[8]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst2|Mux23~0_combout\,
	devoe => ww_devoe,
	o => \ID_IMMI[8]~output_o\);

\ID_IMMI[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst2|Mux24~0_combout\,
	devoe => ww_devoe,
	o => \ID_IMMI[7]~output_o\);

\ID_IMMI[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst2|Mux25~0_combout\,
	devoe => ww_devoe,
	o => \ID_IMMI[6]~output_o\);

\ID_IMMI[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst2|Mux26~1_combout\,
	devoe => ww_devoe,
	o => \ID_IMMI[5]~output_o\);

\ID_IMMI[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst2|Mux27~0_combout\,
	devoe => ww_devoe,
	o => \ID_IMMI[4]~output_o\);

\ID_IMMI[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst2|Mux28~0_combout\,
	devoe => ww_devoe,
	o => \ID_IMMI[3]~output_o\);

\ID_IMMI[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst2|Mux29~0_combout\,
	devoe => ww_devoe,
	o => \ID_IMMI[2]~output_o\);

\ID_IMMI[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst2|Mux30~0_combout\,
	devoe => ww_devoe,
	o => \ID_IMMI[1]~output_o\);

\ID_IMMI[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst2|Mux31~0_combout\,
	devoe => ww_devoe,
	o => \ID_IMMI[0]~output_o\);

\IF/ID_INS[31]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst1|Q_internal\(31),
	devoe => ww_devoe,
	o => \IF/ID_INS[31]~output_o\);

\IF/ID_INS[30]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst1|Q_internal\(30),
	devoe => ww_devoe,
	o => \IF/ID_INS[30]~output_o\);

\IF/ID_INS[29]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst1|Q_internal\(29),
	devoe => ww_devoe,
	o => \IF/ID_INS[29]~output_o\);

\IF/ID_INS[28]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst1|Q_internal\(28),
	devoe => ww_devoe,
	o => \IF/ID_INS[28]~output_o\);

\IF/ID_INS[27]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst1|Q_internal\(27),
	devoe => ww_devoe,
	o => \IF/ID_INS[27]~output_o\);

\IF/ID_INS[26]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst1|Q_internal\(26),
	devoe => ww_devoe,
	o => \IF/ID_INS[26]~output_o\);

\IF/ID_INS[25]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst1|Q_internal\(25),
	devoe => ww_devoe,
	o => \IF/ID_INS[25]~output_o\);

\IF/ID_INS[24]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst1|Q_internal\(24),
	devoe => ww_devoe,
	o => \IF/ID_INS[24]~output_o\);

\IF/ID_INS[23]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst1|Q_internal\(23),
	devoe => ww_devoe,
	o => \IF/ID_INS[23]~output_o\);

\IF/ID_INS[22]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst1|Q_internal\(22),
	devoe => ww_devoe,
	o => \IF/ID_INS[22]~output_o\);

\IF/ID_INS[21]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst1|Q_internal\(21),
	devoe => ww_devoe,
	o => \IF/ID_INS[21]~output_o\);

\IF/ID_INS[20]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst1|Q_internal\(20),
	devoe => ww_devoe,
	o => \IF/ID_INS[20]~output_o\);

\IF/ID_INS[19]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst1|Q_internal\(19),
	devoe => ww_devoe,
	o => \IF/ID_INS[19]~output_o\);

\IF/ID_INS[18]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst1|Q_internal\(18),
	devoe => ww_devoe,
	o => \IF/ID_INS[18]~output_o\);

\IF/ID_INS[17]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst1|Q_internal\(17),
	devoe => ww_devoe,
	o => \IF/ID_INS[17]~output_o\);

\IF/ID_INS[16]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst1|Q_internal\(16),
	devoe => ww_devoe,
	o => \IF/ID_INS[16]~output_o\);

\IF/ID_INS[15]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst1|Q_internal\(15),
	devoe => ww_devoe,
	o => \IF/ID_INS[15]~output_o\);

\IF/ID_INS[14]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst1|Q_internal\(14),
	devoe => ww_devoe,
	o => \IF/ID_INS[14]~output_o\);

\IF/ID_INS[13]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst1|Q_internal\(13),
	devoe => ww_devoe,
	o => \IF/ID_INS[13]~output_o\);

\IF/ID_INS[12]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst1|Q_internal\(12),
	devoe => ww_devoe,
	o => \IF/ID_INS[12]~output_o\);

\IF/ID_INS[11]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst1|Q_internal\(11),
	devoe => ww_devoe,
	o => \IF/ID_INS[11]~output_o\);

\IF/ID_INS[10]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst1|Q_internal\(10),
	devoe => ww_devoe,
	o => \IF/ID_INS[10]~output_o\);

\IF/ID_INS[9]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst1|Q_internal\(9),
	devoe => ww_devoe,
	o => \IF/ID_INS[9]~output_o\);

\IF/ID_INS[8]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst1|Q_internal\(8),
	devoe => ww_devoe,
	o => \IF/ID_INS[8]~output_o\);

\IF/ID_INS[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst1|Q_internal\(7),
	devoe => ww_devoe,
	o => \IF/ID_INS[7]~output_o\);

\IF/ID_INS[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst1|Q_internal\(6),
	devoe => ww_devoe,
	o => \IF/ID_INS[6]~output_o\);

\IF/ID_INS[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst1|Q_internal\(5),
	devoe => ww_devoe,
	o => \IF/ID_INS[5]~output_o\);

\IF/ID_INS[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst1|Q_internal\(4),
	devoe => ww_devoe,
	o => \IF/ID_INS[4]~output_o\);

\IF/ID_INS[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst1|Q_internal\(3),
	devoe => ww_devoe,
	o => \IF/ID_INS[3]~output_o\);

\IF/ID_INS[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst1|Q_internal\(2),
	devoe => ww_devoe,
	o => \IF/ID_INS[2]~output_o\);

\IF/ID_INS[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst1|Q_internal\(1),
	devoe => ww_devoe,
	o => \IF/ID_INS[1]~output_o\);

\IF/ID_INS[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst1|Q_internal\(0),
	devoe => ww_devoe,
	o => \IF/ID_INS[0]~output_o\);

\IF/ID_PC[31]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst|Q_internal\(31),
	devoe => ww_devoe,
	o => \IF/ID_PC[31]~output_o\);

\IF/ID_PC[30]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst|Q_internal\(30),
	devoe => ww_devoe,
	o => \IF/ID_PC[30]~output_o\);

\IF/ID_PC[29]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst|Q_internal\(29),
	devoe => ww_devoe,
	o => \IF/ID_PC[29]~output_o\);

\IF/ID_PC[28]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst|Q_internal\(28),
	devoe => ww_devoe,
	o => \IF/ID_PC[28]~output_o\);

\IF/ID_PC[27]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst|Q_internal\(27),
	devoe => ww_devoe,
	o => \IF/ID_PC[27]~output_o\);

\IF/ID_PC[26]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst|Q_internal\(26),
	devoe => ww_devoe,
	o => \IF/ID_PC[26]~output_o\);

\IF/ID_PC[25]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst|Q_internal\(25),
	devoe => ww_devoe,
	o => \IF/ID_PC[25]~output_o\);

\IF/ID_PC[24]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst|Q_internal\(24),
	devoe => ww_devoe,
	o => \IF/ID_PC[24]~output_o\);

\IF/ID_PC[23]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst|Q_internal\(23),
	devoe => ww_devoe,
	o => \IF/ID_PC[23]~output_o\);

\IF/ID_PC[22]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst|Q_internal\(22),
	devoe => ww_devoe,
	o => \IF/ID_PC[22]~output_o\);

\IF/ID_PC[21]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst|Q_internal\(21),
	devoe => ww_devoe,
	o => \IF/ID_PC[21]~output_o\);

\IF/ID_PC[20]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst|Q_internal\(20),
	devoe => ww_devoe,
	o => \IF/ID_PC[20]~output_o\);

\IF/ID_PC[19]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst|Q_internal\(19),
	devoe => ww_devoe,
	o => \IF/ID_PC[19]~output_o\);

\IF/ID_PC[18]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst|Q_internal\(18),
	devoe => ww_devoe,
	o => \IF/ID_PC[18]~output_o\);

\IF/ID_PC[17]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst|Q_internal\(17),
	devoe => ww_devoe,
	o => \IF/ID_PC[17]~output_o\);

\IF/ID_PC[16]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst|Q_internal\(16),
	devoe => ww_devoe,
	o => \IF/ID_PC[16]~output_o\);

\IF/ID_PC[15]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst|Q_internal\(15),
	devoe => ww_devoe,
	o => \IF/ID_PC[15]~output_o\);

\IF/ID_PC[14]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst|Q_internal\(14),
	devoe => ww_devoe,
	o => \IF/ID_PC[14]~output_o\);

\IF/ID_PC[13]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst|Q_internal\(13),
	devoe => ww_devoe,
	o => \IF/ID_PC[13]~output_o\);

\IF/ID_PC[12]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst|Q_internal\(12),
	devoe => ww_devoe,
	o => \IF/ID_PC[12]~output_o\);

\IF/ID_PC[11]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst|Q_internal\(11),
	devoe => ww_devoe,
	o => \IF/ID_PC[11]~output_o\);

\IF/ID_PC[10]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst|Q_internal\(10),
	devoe => ww_devoe,
	o => \IF/ID_PC[10]~output_o\);

\IF/ID_PC[9]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst|Q_internal\(9),
	devoe => ww_devoe,
	o => \IF/ID_PC[9]~output_o\);

\IF/ID_PC[8]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst|Q_internal\(8),
	devoe => ww_devoe,
	o => \IF/ID_PC[8]~output_o\);

\IF/ID_PC[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst|Q_internal\(7),
	devoe => ww_devoe,
	o => \IF/ID_PC[7]~output_o\);

\IF/ID_PC[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst|Q_internal\(6),
	devoe => ww_devoe,
	o => \IF/ID_PC[6]~output_o\);

\IF/ID_PC[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst|Q_internal\(5),
	devoe => ww_devoe,
	o => \IF/ID_PC[5]~output_o\);

\IF/ID_PC[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst|Q_internal\(4),
	devoe => ww_devoe,
	o => \IF/ID_PC[4]~output_o\);

\IF/ID_PC[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst|Q_internal\(3),
	devoe => ww_devoe,
	o => \IF/ID_PC[3]~output_o\);

\IF/ID_PC[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst|Q_internal\(2),
	devoe => ww_devoe,
	o => \IF/ID_PC[2]~output_o\);

\IF/ID_PC[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst|Q_internal\(1),
	devoe => ww_devoe,
	o => \IF/ID_PC[1]~output_o\);

\IF/ID_PC[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst|Q_internal\(0),
	devoe => ww_devoe,
	o => \IF/ID_PC[0]~output_o\);

\IF_INS[31]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst3|altsyncram_component|auto_generated|q_a\(31),
	devoe => ww_devoe,
	o => \IF_INS[31]~output_o\);

\IF_INS[30]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst3|altsyncram_component|auto_generated|q_a\(30),
	devoe => ww_devoe,
	o => \IF_INS[30]~output_o\);

\IF_INS[29]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst3|altsyncram_component|auto_generated|q_a\(29),
	devoe => ww_devoe,
	o => \IF_INS[29]~output_o\);

\IF_INS[28]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst3|altsyncram_component|auto_generated|q_a\(28),
	devoe => ww_devoe,
	o => \IF_INS[28]~output_o\);

\IF_INS[27]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst3|altsyncram_component|auto_generated|q_a\(27),
	devoe => ww_devoe,
	o => \IF_INS[27]~output_o\);

\IF_INS[26]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst3|altsyncram_component|auto_generated|q_a\(26),
	devoe => ww_devoe,
	o => \IF_INS[26]~output_o\);

\IF_INS[25]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst3|altsyncram_component|auto_generated|q_a\(25),
	devoe => ww_devoe,
	o => \IF_INS[25]~output_o\);

\IF_INS[24]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst3|altsyncram_component|auto_generated|q_a\(24),
	devoe => ww_devoe,
	o => \IF_INS[24]~output_o\);

\IF_INS[23]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst3|altsyncram_component|auto_generated|q_a\(23),
	devoe => ww_devoe,
	o => \IF_INS[23]~output_o\);

\IF_INS[22]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst3|altsyncram_component|auto_generated|q_a\(22),
	devoe => ww_devoe,
	o => \IF_INS[22]~output_o\);

\IF_INS[21]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst3|altsyncram_component|auto_generated|q_a\(21),
	devoe => ww_devoe,
	o => \IF_INS[21]~output_o\);

\IF_INS[20]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst3|altsyncram_component|auto_generated|q_a\(20),
	devoe => ww_devoe,
	o => \IF_INS[20]~output_o\);

\IF_INS[19]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst3|altsyncram_component|auto_generated|q_a\(19),
	devoe => ww_devoe,
	o => \IF_INS[19]~output_o\);

\IF_INS[18]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst3|altsyncram_component|auto_generated|q_a\(18),
	devoe => ww_devoe,
	o => \IF_INS[18]~output_o\);

\IF_INS[17]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst3|altsyncram_component|auto_generated|q_a\(17),
	devoe => ww_devoe,
	o => \IF_INS[17]~output_o\);

\IF_INS[16]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst3|altsyncram_component|auto_generated|q_a\(16),
	devoe => ww_devoe,
	o => \IF_INS[16]~output_o\);

\IF_INS[15]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst3|altsyncram_component|auto_generated|q_a\(15),
	devoe => ww_devoe,
	o => \IF_INS[15]~output_o\);

\IF_INS[14]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst3|altsyncram_component|auto_generated|q_a\(14),
	devoe => ww_devoe,
	o => \IF_INS[14]~output_o\);

\IF_INS[13]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst3|altsyncram_component|auto_generated|q_a\(13),
	devoe => ww_devoe,
	o => \IF_INS[13]~output_o\);

\IF_INS[12]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst3|altsyncram_component|auto_generated|q_a\(12),
	devoe => ww_devoe,
	o => \IF_INS[12]~output_o\);

\IF_INS[11]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst3|altsyncram_component|auto_generated|q_a\(11),
	devoe => ww_devoe,
	o => \IF_INS[11]~output_o\);

\IF_INS[10]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst3|altsyncram_component|auto_generated|q_a\(10),
	devoe => ww_devoe,
	o => \IF_INS[10]~output_o\);

\IF_INS[9]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst3|altsyncram_component|auto_generated|q_a\(9),
	devoe => ww_devoe,
	o => \IF_INS[9]~output_o\);

\IF_INS[8]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst3|altsyncram_component|auto_generated|q_a\(8),
	devoe => ww_devoe,
	o => \IF_INS[8]~output_o\);

\IF_INS[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst3|altsyncram_component|auto_generated|q_a\(7),
	devoe => ww_devoe,
	o => \IF_INS[7]~output_o\);

\IF_INS[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst3|altsyncram_component|auto_generated|q_a\(6),
	devoe => ww_devoe,
	o => \IF_INS[6]~output_o\);

\IF_INS[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst3|altsyncram_component|auto_generated|q_a\(5),
	devoe => ww_devoe,
	o => \IF_INS[5]~output_o\);

\IF_INS[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst3|altsyncram_component|auto_generated|q_a\(4),
	devoe => ww_devoe,
	o => \IF_INS[4]~output_o\);

\IF_INS[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst3|altsyncram_component|auto_generated|q_a\(3),
	devoe => ww_devoe,
	o => \IF_INS[3]~output_o\);

\IF_INS[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst3|altsyncram_component|auto_generated|q_a\(2),
	devoe => ww_devoe,
	o => \IF_INS[2]~output_o\);

\IF_INS[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst3|altsyncram_component|auto_generated|q_a\(1),
	devoe => ww_devoe,
	o => \IF_INS[1]~output_o\);

\IF_INS[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst3|altsyncram_component|auto_generated|q_a\(0),
	devoe => ww_devoe,
	o => \IF_INS[0]~output_o\);

\IF_PC[31]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst4|Q_internal\(31),
	devoe => ww_devoe,
	o => \IF_PC[31]~output_o\);

\IF_PC[30]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst4|Q_internal\(30),
	devoe => ww_devoe,
	o => \IF_PC[30]~output_o\);

\IF_PC[29]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst4|Q_internal\(29),
	devoe => ww_devoe,
	o => \IF_PC[29]~output_o\);

\IF_PC[28]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst4|Q_internal\(28),
	devoe => ww_devoe,
	o => \IF_PC[28]~output_o\);

\IF_PC[27]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst4|Q_internal\(27),
	devoe => ww_devoe,
	o => \IF_PC[27]~output_o\);

\IF_PC[26]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst4|Q_internal\(26),
	devoe => ww_devoe,
	o => \IF_PC[26]~output_o\);

\IF_PC[25]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst4|Q_internal\(25),
	devoe => ww_devoe,
	o => \IF_PC[25]~output_o\);

\IF_PC[24]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst4|Q_internal\(24),
	devoe => ww_devoe,
	o => \IF_PC[24]~output_o\);

\IF_PC[23]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst4|Q_internal\(23),
	devoe => ww_devoe,
	o => \IF_PC[23]~output_o\);

\IF_PC[22]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst4|Q_internal\(22),
	devoe => ww_devoe,
	o => \IF_PC[22]~output_o\);

\IF_PC[21]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst4|Q_internal\(21),
	devoe => ww_devoe,
	o => \IF_PC[21]~output_o\);

\IF_PC[20]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst4|Q_internal\(20),
	devoe => ww_devoe,
	o => \IF_PC[20]~output_o\);

\IF_PC[19]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst4|Q_internal\(19),
	devoe => ww_devoe,
	o => \IF_PC[19]~output_o\);

\IF_PC[18]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst4|Q_internal\(18),
	devoe => ww_devoe,
	o => \IF_PC[18]~output_o\);

\IF_PC[17]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst4|Q_internal\(17),
	devoe => ww_devoe,
	o => \IF_PC[17]~output_o\);

\IF_PC[16]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst4|Q_internal\(16),
	devoe => ww_devoe,
	o => \IF_PC[16]~output_o\);

\IF_PC[15]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst4|Q_internal\(15),
	devoe => ww_devoe,
	o => \IF_PC[15]~output_o\);

\IF_PC[14]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst4|Q_internal\(14),
	devoe => ww_devoe,
	o => \IF_PC[14]~output_o\);

\IF_PC[13]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst4|Q_internal\(13),
	devoe => ww_devoe,
	o => \IF_PC[13]~output_o\);

\IF_PC[12]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst4|Q_internal\(12),
	devoe => ww_devoe,
	o => \IF_PC[12]~output_o\);

\IF_PC[11]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst4|Q_internal\(11),
	devoe => ww_devoe,
	o => \IF_PC[11]~output_o\);

\IF_PC[10]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst4|Q_internal\(10),
	devoe => ww_devoe,
	o => \IF_PC[10]~output_o\);

\IF_PC[9]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst4|Q_internal\(9),
	devoe => ww_devoe,
	o => \IF_PC[9]~output_o\);

\IF_PC[8]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst4|Q_internal\(8),
	devoe => ww_devoe,
	o => \IF_PC[8]~output_o\);

\IF_PC[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst4|Q_internal\(7),
	devoe => ww_devoe,
	o => \IF_PC[7]~output_o\);

\IF_PC[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst4|Q_internal\(6),
	devoe => ww_devoe,
	o => \IF_PC[6]~output_o\);

\IF_PC[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst4|Q_internal\(5),
	devoe => ww_devoe,
	o => \IF_PC[5]~output_o\);

\IF_PC[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst4|Q_internal\(4),
	devoe => ww_devoe,
	o => \IF_PC[4]~output_o\);

\IF_PC[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst4|Q_internal\(3),
	devoe => ww_devoe,
	o => \IF_PC[3]~output_o\);

\IF_PC[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst4|Q_internal\(2),
	devoe => ww_devoe,
	o => \IF_PC[2]~output_o\);

\IF_PC[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst4|Q_internal\(1),
	devoe => ww_devoe,
	o => \IF_PC[1]~output_o\);

\IF_PC[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst4|Q_internal\(0),
	devoe => ww_devoe,
	o => \IF_PC[0]~output_o\);

\MEM_OUT_DATA[31]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|inst|altsyncram_component|auto_generated|q_a\(31),
	devoe => ww_devoe,
	o => \MEM_OUT_DATA[31]~output_o\);

\MEM_OUT_DATA[30]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|inst|altsyncram_component|auto_generated|q_a\(30),
	devoe => ww_devoe,
	o => \MEM_OUT_DATA[30]~output_o\);

\MEM_OUT_DATA[29]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|inst|altsyncram_component|auto_generated|q_a\(29),
	devoe => ww_devoe,
	o => \MEM_OUT_DATA[29]~output_o\);

\MEM_OUT_DATA[28]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|inst|altsyncram_component|auto_generated|q_a\(28),
	devoe => ww_devoe,
	o => \MEM_OUT_DATA[28]~output_o\);

\MEM_OUT_DATA[27]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|inst|altsyncram_component|auto_generated|q_a\(27),
	devoe => ww_devoe,
	o => \MEM_OUT_DATA[27]~output_o\);

\MEM_OUT_DATA[26]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|inst|altsyncram_component|auto_generated|q_a\(26),
	devoe => ww_devoe,
	o => \MEM_OUT_DATA[26]~output_o\);

\MEM_OUT_DATA[25]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|inst|altsyncram_component|auto_generated|q_a\(25),
	devoe => ww_devoe,
	o => \MEM_OUT_DATA[25]~output_o\);

\MEM_OUT_DATA[24]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|inst|altsyncram_component|auto_generated|q_a\(24),
	devoe => ww_devoe,
	o => \MEM_OUT_DATA[24]~output_o\);

\MEM_OUT_DATA[23]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|inst|altsyncram_component|auto_generated|q_a\(23),
	devoe => ww_devoe,
	o => \MEM_OUT_DATA[23]~output_o\);

\MEM_OUT_DATA[22]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|inst|altsyncram_component|auto_generated|q_a\(22),
	devoe => ww_devoe,
	o => \MEM_OUT_DATA[22]~output_o\);

\MEM_OUT_DATA[21]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|inst|altsyncram_component|auto_generated|q_a\(21),
	devoe => ww_devoe,
	o => \MEM_OUT_DATA[21]~output_o\);

\MEM_OUT_DATA[20]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|inst|altsyncram_component|auto_generated|q_a\(20),
	devoe => ww_devoe,
	o => \MEM_OUT_DATA[20]~output_o\);

\MEM_OUT_DATA[19]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|inst|altsyncram_component|auto_generated|q_a\(19),
	devoe => ww_devoe,
	o => \MEM_OUT_DATA[19]~output_o\);

\MEM_OUT_DATA[18]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|inst|altsyncram_component|auto_generated|q_a\(18),
	devoe => ww_devoe,
	o => \MEM_OUT_DATA[18]~output_o\);

\MEM_OUT_DATA[17]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|inst|altsyncram_component|auto_generated|q_a\(17),
	devoe => ww_devoe,
	o => \MEM_OUT_DATA[17]~output_o\);

\MEM_OUT_DATA[16]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|inst|altsyncram_component|auto_generated|q_a\(16),
	devoe => ww_devoe,
	o => \MEM_OUT_DATA[16]~output_o\);

\MEM_OUT_DATA[15]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|inst|altsyncram_component|auto_generated|q_a\(15),
	devoe => ww_devoe,
	o => \MEM_OUT_DATA[15]~output_o\);

\MEM_OUT_DATA[14]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|inst|altsyncram_component|auto_generated|q_a\(14),
	devoe => ww_devoe,
	o => \MEM_OUT_DATA[14]~output_o\);

\MEM_OUT_DATA[13]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|inst|altsyncram_component|auto_generated|q_a\(13),
	devoe => ww_devoe,
	o => \MEM_OUT_DATA[13]~output_o\);

\MEM_OUT_DATA[12]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|inst|altsyncram_component|auto_generated|q_a\(12),
	devoe => ww_devoe,
	o => \MEM_OUT_DATA[12]~output_o\);

\MEM_OUT_DATA[11]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|inst|altsyncram_component|auto_generated|q_a\(11),
	devoe => ww_devoe,
	o => \MEM_OUT_DATA[11]~output_o\);

\MEM_OUT_DATA[10]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|inst|altsyncram_component|auto_generated|q_a\(10),
	devoe => ww_devoe,
	o => \MEM_OUT_DATA[10]~output_o\);

\MEM_OUT_DATA[9]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|inst|altsyncram_component|auto_generated|q_a\(9),
	devoe => ww_devoe,
	o => \MEM_OUT_DATA[9]~output_o\);

\MEM_OUT_DATA[8]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|inst|altsyncram_component|auto_generated|q_a\(8),
	devoe => ww_devoe,
	o => \MEM_OUT_DATA[8]~output_o\);

\MEM_OUT_DATA[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|inst|altsyncram_component|auto_generated|q_a\(7),
	devoe => ww_devoe,
	o => \MEM_OUT_DATA[7]~output_o\);

\MEM_OUT_DATA[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|inst|altsyncram_component|auto_generated|q_a\(6),
	devoe => ww_devoe,
	o => \MEM_OUT_DATA[6]~output_o\);

\MEM_OUT_DATA[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|inst|altsyncram_component|auto_generated|q_a\(5),
	devoe => ww_devoe,
	o => \MEM_OUT_DATA[5]~output_o\);

\MEM_OUT_DATA[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|inst|altsyncram_component|auto_generated|q_a\(4),
	devoe => ww_devoe,
	o => \MEM_OUT_DATA[4]~output_o\);

\MEM_OUT_DATA[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|inst|altsyncram_component|auto_generated|q_a\(3),
	devoe => ww_devoe,
	o => \MEM_OUT_DATA[3]~output_o\);

\MEM_OUT_DATA[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|inst|altsyncram_component|auto_generated|q_a\(2),
	devoe => ww_devoe,
	o => \MEM_OUT_DATA[2]~output_o\);

\MEM_OUT_DATA[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|inst|altsyncram_component|auto_generated|q_a\(1),
	devoe => ww_devoe,
	o => \MEM_OUT_DATA[1]~output_o\);

\MEM_OUT_DATA[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|inst|altsyncram_component|auto_generated|q_a\(0),
	devoe => ww_devoe,
	o => \MEM_OUT_DATA[0]~output_o\);

\WB_WBADDR[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \WB_WBADDR[4]~output_o\);

\WB_WBADDR[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \WB_WBADDR[3]~output_o\);

\WB_WBADDR[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \WB_WBADDR[2]~output_o\);

\WB_WBADDR[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \WB_WBADDR[1]~output_o\);

\WB_WBADDR[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \WB_WBADDR[0]~output_o\);

\WB_WBDATA[31]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|LPM_MUX_component|auto_generated|result_node[31]~64_combout\,
	devoe => ww_devoe,
	o => \WB_WBDATA[31]~output_o\);

\WB_WBDATA[30]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|LPM_MUX_component|auto_generated|result_node[30]~65_combout\,
	devoe => ww_devoe,
	o => \WB_WBDATA[30]~output_o\);

\WB_WBDATA[29]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|LPM_MUX_component|auto_generated|result_node[29]~66_combout\,
	devoe => ww_devoe,
	o => \WB_WBDATA[29]~output_o\);

\WB_WBDATA[28]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|LPM_MUX_component|auto_generated|result_node[28]~67_combout\,
	devoe => ww_devoe,
	o => \WB_WBDATA[28]~output_o\);

\WB_WBDATA[27]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|LPM_MUX_component|auto_generated|result_node[27]~68_combout\,
	devoe => ww_devoe,
	o => \WB_WBDATA[27]~output_o\);

\WB_WBDATA[26]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|LPM_MUX_component|auto_generated|result_node[26]~69_combout\,
	devoe => ww_devoe,
	o => \WB_WBDATA[26]~output_o\);

\WB_WBDATA[25]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|LPM_MUX_component|auto_generated|result_node[25]~70_combout\,
	devoe => ww_devoe,
	o => \WB_WBDATA[25]~output_o\);

\WB_WBDATA[24]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|LPM_MUX_component|auto_generated|result_node[24]~71_combout\,
	devoe => ww_devoe,
	o => \WB_WBDATA[24]~output_o\);

\WB_WBDATA[23]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|LPM_MUX_component|auto_generated|result_node[23]~72_combout\,
	devoe => ww_devoe,
	o => \WB_WBDATA[23]~output_o\);

\WB_WBDATA[22]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|LPM_MUX_component|auto_generated|result_node[22]~73_combout\,
	devoe => ww_devoe,
	o => \WB_WBDATA[22]~output_o\);

\WB_WBDATA[21]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|LPM_MUX_component|auto_generated|result_node[21]~74_combout\,
	devoe => ww_devoe,
	o => \WB_WBDATA[21]~output_o\);

\WB_WBDATA[20]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|LPM_MUX_component|auto_generated|result_node[20]~75_combout\,
	devoe => ww_devoe,
	o => \WB_WBDATA[20]~output_o\);

\WB_WBDATA[19]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|LPM_MUX_component|auto_generated|result_node[19]~76_combout\,
	devoe => ww_devoe,
	o => \WB_WBDATA[19]~output_o\);

\WB_WBDATA[18]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|LPM_MUX_component|auto_generated|result_node[18]~77_combout\,
	devoe => ww_devoe,
	o => \WB_WBDATA[18]~output_o\);

\WB_WBDATA[17]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|LPM_MUX_component|auto_generated|result_node[17]~78_combout\,
	devoe => ww_devoe,
	o => \WB_WBDATA[17]~output_o\);

\WB_WBDATA[16]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|LPM_MUX_component|auto_generated|result_node[16]~79_combout\,
	devoe => ww_devoe,
	o => \WB_WBDATA[16]~output_o\);

\WB_WBDATA[15]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|LPM_MUX_component|auto_generated|result_node[15]~80_combout\,
	devoe => ww_devoe,
	o => \WB_WBDATA[15]~output_o\);

\WB_WBDATA[14]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|LPM_MUX_component|auto_generated|result_node[14]~81_combout\,
	devoe => ww_devoe,
	o => \WB_WBDATA[14]~output_o\);

\WB_WBDATA[13]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|LPM_MUX_component|auto_generated|result_node[13]~82_combout\,
	devoe => ww_devoe,
	o => \WB_WBDATA[13]~output_o\);

\WB_WBDATA[12]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|LPM_MUX_component|auto_generated|result_node[12]~83_combout\,
	devoe => ww_devoe,
	o => \WB_WBDATA[12]~output_o\);

\WB_WBDATA[11]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|LPM_MUX_component|auto_generated|result_node[11]~84_combout\,
	devoe => ww_devoe,
	o => \WB_WBDATA[11]~output_o\);

\WB_WBDATA[10]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|LPM_MUX_component|auto_generated|result_node[10]~85_combout\,
	devoe => ww_devoe,
	o => \WB_WBDATA[10]~output_o\);

\WB_WBDATA[9]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|LPM_MUX_component|auto_generated|result_node[9]~86_combout\,
	devoe => ww_devoe,
	o => \WB_WBDATA[9]~output_o\);

\WB_WBDATA[8]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|LPM_MUX_component|auto_generated|result_node[8]~87_combout\,
	devoe => ww_devoe,
	o => \WB_WBDATA[8]~output_o\);

\WB_WBDATA[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|LPM_MUX_component|auto_generated|result_node[7]~88_combout\,
	devoe => ww_devoe,
	o => \WB_WBDATA[7]~output_o\);

\WB_WBDATA[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|LPM_MUX_component|auto_generated|result_node[6]~89_combout\,
	devoe => ww_devoe,
	o => \WB_WBDATA[6]~output_o\);

\WB_WBDATA[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|LPM_MUX_component|auto_generated|result_node[5]~90_combout\,
	devoe => ww_devoe,
	o => \WB_WBDATA[5]~output_o\);

\WB_WBDATA[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|LPM_MUX_component|auto_generated|result_node[4]~91_combout\,
	devoe => ww_devoe,
	o => \WB_WBDATA[4]~output_o\);

\WB_WBDATA[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|LPM_MUX_component|auto_generated|result_node[3]~92_combout\,
	devoe => ww_devoe,
	o => \WB_WBDATA[3]~output_o\);

\WB_WBDATA[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|LPM_MUX_component|auto_generated|result_node[2]~93_combout\,
	devoe => ww_devoe,
	o => \WB_WBDATA[2]~output_o\);

\WB_WBDATA[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|LPM_MUX_component|auto_generated|result_node[1]~94_combout\,
	devoe => ww_devoe,
	o => \WB_WBDATA[1]~output_o\);

\WB_WBDATA[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|LPM_MUX_component|auto_generated|result_node[0]~95_combout\,
	devoe => ww_devoe,
	o => \WB_WBDATA[0]~output_o\);

\CLK1/2~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_CLK1/2\,
	o => \CLK1/2~input_o\);

\CLK1/2~inputclkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "falling edge")
-- pragma translate_on
PORT MAP (
	inclk => \CLK1/2~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLK1/2~inputclkctrl_outclk\);

\PC_INPUT[30]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_INPUT(30),
	o => \PC_INPUT[30]~input_o\);

\PC_INPUT[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_INPUT(4),
	o => \PC_INPUT[4]~input_o\);

\inst2|inst4|Q_internal[1]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|inst4|Q_internal[1]~31_combout\ = \inst2|inst4|Q_internal\(0) & (\inst2|inst4|Q_internal\(1) $ VCC) # !\inst2|inst4|Q_internal\(0) & \inst2|inst4|Q_internal\(1) & VCC
-- \inst2|inst4|Q_internal[1]~32\ = CARRY(\inst2|inst4|Q_internal\(0) & \inst2|inst4|Q_internal\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|inst4|Q_internal\(0),
	datab => \inst2|inst4|Q_internal\(1),
	datad => VCC,
	combout => \inst2|inst4|Q_internal[1]~31_combout\,
	cout => \inst2|inst4|Q_internal[1]~32\);

\PC_INPUT[20]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_INPUT(20),
	o => \PC_INPUT[20]~input_o\);

\inst2|inst4|Q_internal[2]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|inst4|Q_internal[2]~33_combout\ = \inst2|inst4|Q_internal\(2) & !\inst2|inst4|Q_internal[1]~32\ # !\inst2|inst4|Q_internal\(2) & (\inst2|inst4|Q_internal[1]~32\ # GND)
-- \inst2|inst4|Q_internal[2]~34\ = CARRY(!\inst2|inst4|Q_internal[1]~32\ # !\inst2|inst4|Q_internal\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|inst4|Q_internal\(2),
	datad => VCC,
	cin => \inst2|inst4|Q_internal[1]~32\,
	combout => \inst2|inst4|Q_internal[2]~33_combout\,
	cout => \inst2|inst4|Q_internal[2]~34\);

\PC_INPUT[22]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_INPUT(22),
	o => \PC_INPUT[22]~input_o\);

\inst2|inst4|Q_internal[3]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|inst4|Q_internal[3]~35_combout\ = \inst2|inst4|Q_internal\(3) & (\inst2|inst4|Q_internal[2]~34\ $ GND) # !\inst2|inst4|Q_internal\(3) & !\inst2|inst4|Q_internal[2]~34\ & VCC
-- \inst2|inst4|Q_internal[3]~36\ = CARRY(\inst2|inst4|Q_internal\(3) & !\inst2|inst4|Q_internal[2]~34\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|inst4|Q_internal\(3),
	datad => VCC,
	cin => \inst2|inst4|Q_internal[2]~34\,
	combout => \inst2|inst4|Q_internal[3]~35_combout\,
	cout => \inst2|inst4|Q_internal[3]~36\);

\PC_INPUT[10]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_INPUT(10),
	o => \PC_INPUT[10]~input_o\);

\inst2|inst4|Q_internal[4]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|inst4|Q_internal[4]~37_combout\ = \inst2|inst4|Q_internal\(4) & !\inst2|inst4|Q_internal[3]~36\ # !\inst2|inst4|Q_internal\(4) & (\inst2|inst4|Q_internal[3]~36\ # GND)
-- \inst2|inst4|Q_internal[4]~38\ = CARRY(!\inst2|inst4|Q_internal[3]~36\ # !\inst2|inst4|Q_internal\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|inst4|Q_internal\(4),
	datad => VCC,
	cin => \inst2|inst4|Q_internal[3]~36\,
	combout => \inst2|inst4|Q_internal[4]~37_combout\,
	cout => \inst2|inst4|Q_internal[4]~38\);

\inst5|inst|Q_internal[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst5|inst|Q_internal[4]~feeder_combout\ = \inst2|inst4|Q_internal\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|inst4|Q_internal\(4),
	combout => \inst5|inst|Q_internal[4]~feeder_combout\);

\inst5|inst|Q_internal[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst5|inst|Q_internal[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst|Q_internal\(4));

\inst7|inst4|Q_internal[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|inst4|Q_internal[4]~feeder_combout\ = \inst5|inst|Q_internal\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst|Q_internal\(4),
	combout => \inst7|inst4|Q_internal[4]~feeder_combout\);

\inst7|inst4|Q_internal[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst4|Q_internal[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst4|Q_internal\(4));

\inst8|inst4|Q_internal[0]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst4|Q_internal[0]~32_combout\ = \inst7|inst4|Q_internal\(0) & (\inst7|inst6|Q_internal\(0) $ VCC) # !\inst7|inst4|Q_internal\(0) & \inst7|inst6|Q_internal\(0) & VCC
-- \inst8|inst4|Q_internal[0]~33\ = CARRY(\inst7|inst4|Q_internal\(0) & \inst7|inst6|Q_internal\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst4|Q_internal\(0),
	datab => \inst7|inst6|Q_internal\(0),
	datad => VCC,
	combout => \inst8|inst4|Q_internal[0]~32_combout\,
	cout => \inst8|inst4|Q_internal[0]~33\);

\inst8|inst4|Q_internal[1]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst4|Q_internal[1]~34_combout\ = \inst7|inst4|Q_internal\(1) & (\inst7|inst6|Q_internal\(1) & \inst8|inst4|Q_internal[0]~33\ & VCC # !\inst7|inst6|Q_internal\(1) & !\inst8|inst4|Q_internal[0]~33\) # !\inst7|inst4|Q_internal\(1) & 
-- (\inst7|inst6|Q_internal\(1) & !\inst8|inst4|Q_internal[0]~33\ # !\inst7|inst6|Q_internal\(1) & (\inst8|inst4|Q_internal[0]~33\ # GND))
-- \inst8|inst4|Q_internal[1]~35\ = CARRY(\inst7|inst4|Q_internal\(1) & !\inst7|inst6|Q_internal\(1) & !\inst8|inst4|Q_internal[0]~33\ # !\inst7|inst4|Q_internal\(1) & (!\inst8|inst4|Q_internal[0]~33\ # !\inst7|inst6|Q_internal\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst4|Q_internal\(1),
	datab => \inst7|inst6|Q_internal\(1),
	datad => VCC,
	cin => \inst8|inst4|Q_internal[0]~33\,
	combout => \inst8|inst4|Q_internal[1]~34_combout\,
	cout => \inst8|inst4|Q_internal[1]~35\);

\inst8|inst4|Q_internal[2]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst4|Q_internal[2]~36_combout\ = (\inst7|inst4|Q_internal\(2) $ \inst7|inst6|Q_internal\(2) $ !\inst8|inst4|Q_internal[1]~35\) # GND
-- \inst8|inst4|Q_internal[2]~37\ = CARRY(\inst7|inst4|Q_internal\(2) & (\inst7|inst6|Q_internal\(2) # !\inst8|inst4|Q_internal[1]~35\) # !\inst7|inst4|Q_internal\(2) & \inst7|inst6|Q_internal\(2) & !\inst8|inst4|Q_internal[1]~35\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst4|Q_internal\(2),
	datab => \inst7|inst6|Q_internal\(2),
	datad => VCC,
	cin => \inst8|inst4|Q_internal[1]~35\,
	combout => \inst8|inst4|Q_internal[2]~36_combout\,
	cout => \inst8|inst4|Q_internal[2]~37\);

\inst8|inst4|Q_internal[3]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst4|Q_internal[3]~38_combout\ = \inst7|inst4|Q_internal\(3) & (\inst7|inst6|Q_internal\(3) & \inst8|inst4|Q_internal[2]~37\ & VCC # !\inst7|inst6|Q_internal\(3) & !\inst8|inst4|Q_internal[2]~37\) # !\inst7|inst4|Q_internal\(3) & 
-- (\inst7|inst6|Q_internal\(3) & !\inst8|inst4|Q_internal[2]~37\ # !\inst7|inst6|Q_internal\(3) & (\inst8|inst4|Q_internal[2]~37\ # GND))
-- \inst8|inst4|Q_internal[3]~39\ = CARRY(\inst7|inst4|Q_internal\(3) & !\inst7|inst6|Q_internal\(3) & !\inst8|inst4|Q_internal[2]~37\ # !\inst7|inst4|Q_internal\(3) & (!\inst8|inst4|Q_internal[2]~37\ # !\inst7|inst6|Q_internal\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst4|Q_internal\(3),
	datab => \inst7|inst6|Q_internal\(3),
	datad => VCC,
	cin => \inst8|inst4|Q_internal[2]~37\,
	combout => \inst8|inst4|Q_internal[3]~38_combout\,
	cout => \inst8|inst4|Q_internal[3]~39\);

\inst8|inst4|Q_internal[4]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst4|Q_internal[4]~40_combout\ = (\inst7|inst6|Q_internal\(4) $ \inst7|inst4|Q_internal\(4) $ !\inst8|inst4|Q_internal[3]~39\) # GND
-- \inst8|inst4|Q_internal[4]~41\ = CARRY(\inst7|inst6|Q_internal\(4) & (\inst7|inst4|Q_internal\(4) # !\inst8|inst4|Q_internal[3]~39\) # !\inst7|inst6|Q_internal\(4) & \inst7|inst4|Q_internal\(4) & !\inst8|inst4|Q_internal[3]~39\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst6|Q_internal\(4),
	datab => \inst7|inst4|Q_internal\(4),
	datad => VCC,
	cin => \inst8|inst4|Q_internal[3]~39\,
	combout => \inst8|inst4|Q_internal[4]~40_combout\,
	cout => \inst8|inst4|Q_internal[4]~41\);

\inst8|inst4|Q_internal[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst4|Q_internal[4]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst4|Q_internal\(4));

\inst2|inst4|Q_internal[5]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|inst4|Q_internal[5]~39_combout\ = \inst2|inst4|Q_internal\(5) & (\inst2|inst4|Q_internal[4]~38\ $ GND) # !\inst2|inst4|Q_internal\(5) & !\inst2|inst4|Q_internal[4]~38\ & VCC
-- \inst2|inst4|Q_internal[5]~40\ = CARRY(\inst2|inst4|Q_internal\(5) & !\inst2|inst4|Q_internal[4]~38\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|inst4|Q_internal\(5),
	datad => VCC,
	cin => \inst2|inst4|Q_internal[4]~38\,
	combout => \inst2|inst4|Q_internal[5]~39_combout\,
	cout => \inst2|inst4|Q_internal[5]~40\);

\inst5|inst|Q_internal[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst5|inst|Q_internal[5]~feeder_combout\ = \inst2|inst4|Q_internal\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|inst4|Q_internal\(5),
	combout => \inst5|inst|Q_internal[5]~feeder_combout\);

\inst5|inst|Q_internal[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst5|inst|Q_internal[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst|Q_internal\(5));

\inst7|inst4|Q_internal[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst5|inst|Q_internal\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst4|Q_internal\(5));

\inst8|inst4|Q_internal[5]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst4|Q_internal[5]~42_combout\ = \inst7|inst6|Q_internal\(5) & (\inst7|inst4|Q_internal\(5) & \inst8|inst4|Q_internal[4]~41\ & VCC # !\inst7|inst4|Q_internal\(5) & !\inst8|inst4|Q_internal[4]~41\) # !\inst7|inst6|Q_internal\(5) & 
-- (\inst7|inst4|Q_internal\(5) & !\inst8|inst4|Q_internal[4]~41\ # !\inst7|inst4|Q_internal\(5) & (\inst8|inst4|Q_internal[4]~41\ # GND))
-- \inst8|inst4|Q_internal[5]~43\ = CARRY(\inst7|inst6|Q_internal\(5) & !\inst7|inst4|Q_internal\(5) & !\inst8|inst4|Q_internal[4]~41\ # !\inst7|inst6|Q_internal\(5) & (!\inst8|inst4|Q_internal[4]~41\ # !\inst7|inst4|Q_internal\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst6|Q_internal\(5),
	datab => \inst7|inst4|Q_internal\(5),
	datad => VCC,
	cin => \inst8|inst4|Q_internal[4]~41\,
	combout => \inst8|inst4|Q_internal[5]~42_combout\,
	cout => \inst8|inst4|Q_internal[5]~43\);

\inst8|inst4|Q_internal[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst4|Q_internal[5]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst4|Q_internal\(5));

\inst2|inst4|Q_internal[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLK~inputclkctrl_outclk\,
	d => \inst2|inst4|Q_internal[5]~39_combout\,
	asdata => \inst8|inst4|Q_internal\(5),
	sload => \inst12|inst2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst4|Q_internal\(5));

\inst2|inst4|Q_internal[6]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|inst4|Q_internal[6]~41_combout\ = \inst2|inst4|Q_internal\(6) & !\inst2|inst4|Q_internal[5]~40\ # !\inst2|inst4|Q_internal\(6) & (\inst2|inst4|Q_internal[5]~40\ # GND)
-- \inst2|inst4|Q_internal[6]~42\ = CARRY(!\inst2|inst4|Q_internal[5]~40\ # !\inst2|inst4|Q_internal\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|inst4|Q_internal\(6),
	datad => VCC,
	cin => \inst2|inst4|Q_internal[5]~40\,
	combout => \inst2|inst4|Q_internal[6]~41_combout\,
	cout => \inst2|inst4|Q_internal[6]~42\);

\PC_INPUT[26]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_INPUT(26),
	o => \PC_INPUT[26]~input_o\);

\inst2|inst4|Q_internal[7]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|inst4|Q_internal[7]~43_combout\ = \inst2|inst4|Q_internal\(7) & (\inst2|inst4|Q_internal[6]~42\ $ GND) # !\inst2|inst4|Q_internal\(7) & !\inst2|inst4|Q_internal[6]~42\ & VCC
-- \inst2|inst4|Q_internal[7]~44\ = CARRY(\inst2|inst4|Q_internal\(7) & !\inst2|inst4|Q_internal[6]~42\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|inst4|Q_internal\(7),
	datad => VCC,
	cin => \inst2|inst4|Q_internal[6]~42\,
	combout => \inst2|inst4|Q_internal[7]~43_combout\,
	cout => \inst2|inst4|Q_internal[7]~44\);

\inst5|inst|Q_internal[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst5|inst|Q_internal[7]~feeder_combout\ = \inst2|inst4|Q_internal\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|inst4|Q_internal\(7),
	combout => \inst5|inst|Q_internal[7]~feeder_combout\);

\inst5|inst|Q_internal[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst5|inst|Q_internal[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst|Q_internal\(7));

\inst7|inst4|Q_internal[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|inst4|Q_internal[7]~feeder_combout\ = \inst5|inst|Q_internal\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst|Q_internal\(7),
	combout => \inst7|inst4|Q_internal[7]~feeder_combout\);

\inst7|inst4|Q_internal[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst4|Q_internal[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst4|Q_internal\(7));

\inst8|inst4|Q_internal[6]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst4|Q_internal[6]~44_combout\ = (\inst7|inst4|Q_internal\(6) $ \inst7|inst6|Q_internal\(6) $ !\inst8|inst4|Q_internal[5]~43\) # GND
-- \inst8|inst4|Q_internal[6]~45\ = CARRY(\inst7|inst4|Q_internal\(6) & (\inst7|inst6|Q_internal\(6) # !\inst8|inst4|Q_internal[5]~43\) # !\inst7|inst4|Q_internal\(6) & \inst7|inst6|Q_internal\(6) & !\inst8|inst4|Q_internal[5]~43\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst4|Q_internal\(6),
	datab => \inst7|inst6|Q_internal\(6),
	datad => VCC,
	cin => \inst8|inst4|Q_internal[5]~43\,
	combout => \inst8|inst4|Q_internal[6]~44_combout\,
	cout => \inst8|inst4|Q_internal[6]~45\);

\inst8|inst4|Q_internal[7]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst4|Q_internal[7]~46_combout\ = \inst7|inst6|Q_internal\(7) & (\inst7|inst4|Q_internal\(7) & \inst8|inst4|Q_internal[6]~45\ & VCC # !\inst7|inst4|Q_internal\(7) & !\inst8|inst4|Q_internal[6]~45\) # !\inst7|inst6|Q_internal\(7) & 
-- (\inst7|inst4|Q_internal\(7) & !\inst8|inst4|Q_internal[6]~45\ # !\inst7|inst4|Q_internal\(7) & (\inst8|inst4|Q_internal[6]~45\ # GND))
-- \inst8|inst4|Q_internal[7]~47\ = CARRY(\inst7|inst6|Q_internal\(7) & !\inst7|inst4|Q_internal\(7) & !\inst8|inst4|Q_internal[6]~45\ # !\inst7|inst6|Q_internal\(7) & (!\inst8|inst4|Q_internal[6]~45\ # !\inst7|inst4|Q_internal\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst6|Q_internal\(7),
	datab => \inst7|inst4|Q_internal\(7),
	datad => VCC,
	cin => \inst8|inst4|Q_internal[6]~45\,
	combout => \inst8|inst4|Q_internal[7]~46_combout\,
	cout => \inst8|inst4|Q_internal[7]~47\);

\inst8|inst4|Q_internal[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst4|Q_internal[7]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst4|Q_internal\(7));

\inst2|inst4|Q_internal[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLK~inputclkctrl_outclk\,
	d => \inst2|inst4|Q_internal[7]~43_combout\,
	asdata => \inst8|inst4|Q_internal\(7),
	sload => \inst12|inst2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst4|Q_internal\(7));

\inst2|inst4|Q_internal[8]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|inst4|Q_internal[8]~45_combout\ = \inst2|inst4|Q_internal\(8) & !\inst2|inst4|Q_internal[7]~44\ # !\inst2|inst4|Q_internal\(8) & (\inst2|inst4|Q_internal[7]~44\ # GND)
-- \inst2|inst4|Q_internal[8]~46\ = CARRY(!\inst2|inst4|Q_internal[7]~44\ # !\inst2|inst4|Q_internal\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|inst4|Q_internal\(8),
	datad => VCC,
	cin => \inst2|inst4|Q_internal[7]~44\,
	combout => \inst2|inst4|Q_internal[8]~45_combout\,
	cout => \inst2|inst4|Q_internal[8]~46\);

\PC_INPUT[28]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_INPUT(28),
	o => \PC_INPUT[28]~input_o\);

\inst2|inst4|Q_internal[9]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|inst4|Q_internal[9]~47_combout\ = \inst2|inst4|Q_internal\(9) & (\inst2|inst4|Q_internal[8]~46\ $ GND) # !\inst2|inst4|Q_internal\(9) & !\inst2|inst4|Q_internal[8]~46\ & VCC
-- \inst2|inst4|Q_internal[9]~48\ = CARRY(\inst2|inst4|Q_internal\(9) & !\inst2|inst4|Q_internal[8]~46\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|inst4|Q_internal\(9),
	datad => VCC,
	cin => \inst2|inst4|Q_internal[8]~46\,
	combout => \inst2|inst4|Q_internal[9]~47_combout\,
	cout => \inst2|inst4|Q_internal[9]~48\);

\inst5|inst|Q_internal[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst5|inst|Q_internal[9]~feeder_combout\ = \inst2|inst4|Q_internal\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|inst4|Q_internal\(9),
	combout => \inst5|inst|Q_internal[9]~feeder_combout\);

\inst5|inst|Q_internal[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst5|inst|Q_internal[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst|Q_internal\(9));

\inst7|inst4|Q_internal[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|inst4|Q_internal[9]~feeder_combout\ = \inst5|inst|Q_internal\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst|Q_internal\(9),
	combout => \inst7|inst4|Q_internal[9]~feeder_combout\);

\inst7|inst4|Q_internal[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst4|Q_internal[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst4|Q_internal\(9));

\inst8|inst4|Q_internal[8]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst4|Q_internal[8]~48_combout\ = (\inst7|inst4|Q_internal\(8) $ \inst7|inst6|Q_internal\(8) $ !\inst8|inst4|Q_internal[7]~47\) # GND
-- \inst8|inst4|Q_internal[8]~49\ = CARRY(\inst7|inst4|Q_internal\(8) & (\inst7|inst6|Q_internal\(8) # !\inst8|inst4|Q_internal[7]~47\) # !\inst7|inst4|Q_internal\(8) & \inst7|inst6|Q_internal\(8) & !\inst8|inst4|Q_internal[7]~47\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst4|Q_internal\(8),
	datab => \inst7|inst6|Q_internal\(8),
	datad => VCC,
	cin => \inst8|inst4|Q_internal[7]~47\,
	combout => \inst8|inst4|Q_internal[8]~48_combout\,
	cout => \inst8|inst4|Q_internal[8]~49\);

\inst8|inst4|Q_internal[9]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst4|Q_internal[9]~50_combout\ = \inst7|inst6|Q_internal\(9) & (\inst7|inst4|Q_internal\(9) & \inst8|inst4|Q_internal[8]~49\ & VCC # !\inst7|inst4|Q_internal\(9) & !\inst8|inst4|Q_internal[8]~49\) # !\inst7|inst6|Q_internal\(9) & 
-- (\inst7|inst4|Q_internal\(9) & !\inst8|inst4|Q_internal[8]~49\ # !\inst7|inst4|Q_internal\(9) & (\inst8|inst4|Q_internal[8]~49\ # GND))
-- \inst8|inst4|Q_internal[9]~51\ = CARRY(\inst7|inst6|Q_internal\(9) & !\inst7|inst4|Q_internal\(9) & !\inst8|inst4|Q_internal[8]~49\ # !\inst7|inst6|Q_internal\(9) & (!\inst8|inst4|Q_internal[8]~49\ # !\inst7|inst4|Q_internal\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst6|Q_internal\(9),
	datab => \inst7|inst4|Q_internal\(9),
	datad => VCC,
	cin => \inst8|inst4|Q_internal[8]~49\,
	combout => \inst8|inst4|Q_internal[9]~50_combout\,
	cout => \inst8|inst4|Q_internal[9]~51\);

\inst8|inst4|Q_internal[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst4|Q_internal[9]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst4|Q_internal\(9));

\inst2|inst4|Q_internal[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLK~inputclkctrl_outclk\,
	d => \inst2|inst4|Q_internal[9]~47_combout\,
	asdata => \inst8|inst4|Q_internal\(9),
	sload => \inst12|inst2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst4|Q_internal\(9));

\inst2|inst4|Q_internal[10]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|inst4|Q_internal[10]~49_combout\ = \inst2|inst4|Q_internal\(10) & !\inst2|inst4|Q_internal[9]~48\ # !\inst2|inst4|Q_internal\(10) & (\inst2|inst4|Q_internal[9]~48\ # GND)
-- \inst2|inst4|Q_internal[10]~50\ = CARRY(!\inst2|inst4|Q_internal[9]~48\ # !\inst2|inst4|Q_internal\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|inst4|Q_internal\(10),
	datad => VCC,
	cin => \inst2|inst4|Q_internal[9]~48\,
	combout => \inst2|inst4|Q_internal[10]~49_combout\,
	cout => \inst2|inst4|Q_internal[10]~50\);

\inst5|inst|Q_internal[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst5|inst|Q_internal[10]~feeder_combout\ = \inst2|inst4|Q_internal\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|inst4|Q_internal\(10),
	combout => \inst5|inst|Q_internal[10]~feeder_combout\);

\inst5|inst|Q_internal[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst5|inst|Q_internal[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst|Q_internal\(10));

\inst7|inst4|Q_internal[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst5|inst|Q_internal\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst4|Q_internal\(10));

\inst8|inst4|Q_internal[10]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst4|Q_internal[10]~52_combout\ = (\inst7|inst6|Q_internal\(10) $ \inst7|inst4|Q_internal\(10) $ !\inst8|inst4|Q_internal[9]~51\) # GND
-- \inst8|inst4|Q_internal[10]~53\ = CARRY(\inst7|inst6|Q_internal\(10) & (\inst7|inst4|Q_internal\(10) # !\inst8|inst4|Q_internal[9]~51\) # !\inst7|inst6|Q_internal\(10) & \inst7|inst4|Q_internal\(10) & !\inst8|inst4|Q_internal[9]~51\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst6|Q_internal\(10),
	datab => \inst7|inst4|Q_internal\(10),
	datad => VCC,
	cin => \inst8|inst4|Q_internal[9]~51\,
	combout => \inst8|inst4|Q_internal[10]~52_combout\,
	cout => \inst8|inst4|Q_internal[10]~53\);

\inst8|inst4|Q_internal[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst4|Q_internal[10]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst4|Q_internal\(10));

\inst2|inst4|Q_internal[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLK~inputclkctrl_outclk\,
	d => \inst2|inst4|Q_internal[10]~49_combout\,
	asdata => \inst8|inst4|Q_internal\(10),
	sload => \inst12|inst2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst4|Q_internal\(10));

\inst2|inst4|Q_internal[11]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|inst4|Q_internal[11]~51_combout\ = \inst2|inst4|Q_internal\(11) & (\inst2|inst4|Q_internal[10]~50\ $ GND) # !\inst2|inst4|Q_internal\(11) & !\inst2|inst4|Q_internal[10]~50\ & VCC
-- \inst2|inst4|Q_internal[11]~52\ = CARRY(\inst2|inst4|Q_internal\(11) & !\inst2|inst4|Q_internal[10]~50\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|inst4|Q_internal\(11),
	datad => VCC,
	cin => \inst2|inst4|Q_internal[10]~50\,
	combout => \inst2|inst4|Q_internal[11]~51_combout\,
	cout => \inst2|inst4|Q_internal[11]~52\);

\inst5|inst|Q_internal[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst5|inst|Q_internal[11]~feeder_combout\ = \inst2|inst4|Q_internal\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|inst4|Q_internal\(11),
	combout => \inst5|inst|Q_internal[11]~feeder_combout\);

\inst5|inst|Q_internal[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst5|inst|Q_internal[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst|Q_internal\(11));

\inst7|inst4|Q_internal[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst5|inst|Q_internal\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst4|Q_internal\(11));

\inst8|inst4|Q_internal[11]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst4|Q_internal[11]~54_combout\ = \inst7|inst6|Q_internal\(11) & (\inst7|inst4|Q_internal\(11) & \inst8|inst4|Q_internal[10]~53\ & VCC # !\inst7|inst4|Q_internal\(11) & !\inst8|inst4|Q_internal[10]~53\) # !\inst7|inst6|Q_internal\(11) & 
-- (\inst7|inst4|Q_internal\(11) & !\inst8|inst4|Q_internal[10]~53\ # !\inst7|inst4|Q_internal\(11) & (\inst8|inst4|Q_internal[10]~53\ # GND))
-- \inst8|inst4|Q_internal[11]~55\ = CARRY(\inst7|inst6|Q_internal\(11) & !\inst7|inst4|Q_internal\(11) & !\inst8|inst4|Q_internal[10]~53\ # !\inst7|inst6|Q_internal\(11) & (!\inst8|inst4|Q_internal[10]~53\ # !\inst7|inst4|Q_internal\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst6|Q_internal\(11),
	datab => \inst7|inst4|Q_internal\(11),
	datad => VCC,
	cin => \inst8|inst4|Q_internal[10]~53\,
	combout => \inst8|inst4|Q_internal[11]~54_combout\,
	cout => \inst8|inst4|Q_internal[11]~55\);

\inst8|inst4|Q_internal[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst4|Q_internal[11]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst4|Q_internal\(11));

\inst2|inst4|Q_internal[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLK~inputclkctrl_outclk\,
	d => \inst2|inst4|Q_internal[11]~51_combout\,
	asdata => \inst8|inst4|Q_internal\(11),
	sload => \inst12|inst2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst4|Q_internal\(11));

\PC_INPUT[29]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_INPUT(29),
	o => \PC_INPUT[29]~input_o\);

\inst2|inst3|altsyncram_component|auto_generated|ram_block1a28\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/asus/Desktop/SRC/INS_MEM_INIT.mif",
	init_file_layout => "port_a",
	logical_ram_name => "part1:inst2|lpm_ram_dq2:inst3|altsyncram:altsyncram_component|altsyncram_8lk1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \WREN~input_o\,
	portare => VCC,
	clk0 => \CLK1/2~inputclkctrl_outclk\,
	portadatain => \inst2|inst3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \inst2|inst3|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|inst3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

\inst5|inst1|Q_internal[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst2|inst3|altsyncram_component|auto_generated|q_a\(28),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst1|Q_internal\(28));

\PC_INPUT[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_INPUT(6),
	o => \PC_INPUT[6]~input_o\);

\PC_INPUT[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_INPUT(7),
	o => \PC_INPUT[7]~input_o\);

\inst2|inst3|altsyncram_component|auto_generated|ram_block1a6\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/asus/Desktop/SRC/INS_MEM_INIT.mif",
	init_file_layout => "port_a",
	logical_ram_name => "part1:inst2|lpm_ram_dq2:inst3|altsyncram:altsyncram_component|altsyncram_8lk1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \WREN~input_o\,
	portare => VCC,
	clk0 => \CLK1/2~inputclkctrl_outclk\,
	portadatain => \inst2|inst3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \inst2|inst3|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|inst3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

\inst5|inst1|Q_internal[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst2|inst3|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst1|Q_internal\(6));

\PC_INPUT[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_INPUT(2),
	o => \PC_INPUT[2]~input_o\);

\PC_INPUT[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_INPUT(3),
	o => \PC_INPUT[3]~input_o\);

\inst2|inst3|altsyncram_component|auto_generated|ram_block1a2\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/asus/Desktop/SRC/INS_MEM_INIT.mif",
	init_file_layout => "port_a",
	logical_ram_name => "part1:inst2|lpm_ram_dq2:inst3|altsyncram:altsyncram_component|altsyncram_8lk1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \WREN~input_o\,
	portare => VCC,
	clk0 => \CLK1/2~inputclkctrl_outclk\,
	portadatain => \inst2|inst3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \inst2|inst3|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|inst3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

\inst5|inst1|Q_internal[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst2|inst3|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst1|Q_internal\(3));

\inst5|inst1|Q_internal[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst2|inst3|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst1|Q_internal\(2));

\PC_INPUT[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_INPUT(0),
	o => \PC_INPUT[0]~input_o\);

\PC_INPUT[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_INPUT(1),
	o => \PC_INPUT[1]~input_o\);

\inst2|inst3|altsyncram_component|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/asus/Desktop/SRC/INS_MEM_INIT.mif",
	init_file_layout => "port_a",
	logical_ram_name => "part1:inst2|lpm_ram_dq2:inst3|altsyncram:altsyncram_component|altsyncram_8lk1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \WREN~input_o\,
	portare => VCC,
	clk0 => \CLK1/2~inputclkctrl_outclk\,
	portadatain => \inst2|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst2|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

\inst5|inst1|Q_internal[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst5|inst1|Q_internal[1]~feeder_combout\ = \inst2|inst3|altsyncram_component|auto_generated|q_a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|inst3|altsyncram_component|auto_generated|q_a\(1),
	combout => \inst5|inst1|Q_internal[1]~feeder_combout\);

\inst5|inst1|Q_internal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst5|inst1|Q_internal[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst1|Q_internal\(1));

\inst|inst1|Mux0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst|inst1|Mux0~0_combout\ = \inst5|inst1|Q_internal\(0) & !\inst5|inst1|Q_internal\(3) & !\inst5|inst1|Q_internal\(2) & \inst5|inst1|Q_internal\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|inst1|Q_internal\(0),
	datab => \inst5|inst1|Q_internal\(3),
	datac => \inst5|inst1|Q_internal\(2),
	datad => \inst5|inst1|Q_internal\(1),
	combout => \inst|inst1|Mux0~0_combout\);

\inst|inst2|Mux26~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst|inst2|Mux26~0_combout\ = !\inst5|inst1|Q_internal\(4) & \inst|inst1|Mux0~0_combout\ & (\inst5|inst1|Q_internal\(5) # !\inst5|inst1|Q_internal\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|inst1|Q_internal\(5),
	datab => \inst5|inst1|Q_internal\(6),
	datac => \inst5|inst1|Q_internal\(4),
	datad => \inst|inst1|Mux0~0_combout\,
	combout => \inst|inst2|Mux26~0_combout\);

\inst|inst2|Mux23~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst|inst2|Mux23~0_combout\ = \inst5|inst1|Q_internal\(28) & \inst|inst2|Mux26~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst5|inst1|Q_internal\(28),
	datad => \inst|inst2|Mux26~0_combout\,
	combout => \inst|inst2|Mux23~0_combout\);

\inst7|inst6|Q_internal[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst|inst2|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst6|Q_internal\(8));

\inst8|inst4|Q_internal[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst4|Q_internal[8]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst4|Q_internal\(8));

\inst2|inst4|Q_internal[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLK~inputclkctrl_outclk\,
	d => \inst2|inst4|Q_internal[8]~45_combout\,
	asdata => \inst8|inst4|Q_internal\(8),
	sload => \inst12|inst2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst4|Q_internal\(8));

\PC_INPUT[27]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_INPUT(27),
	o => \PC_INPUT[27]~input_o\);

\inst2|inst3|altsyncram_component|auto_generated|ram_block1a26\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/asus/Desktop/SRC/INS_MEM_INIT.mif",
	init_file_layout => "port_a",
	logical_ram_name => "part1:inst2|lpm_ram_dq2:inst3|altsyncram:altsyncram_component|altsyncram_8lk1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \WREN~input_o\,
	portare => VCC,
	clk0 => \CLK1/2~inputclkctrl_outclk\,
	portadatain => \inst2|inst3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \inst2|inst3|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|inst3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

\inst5|inst1|Q_internal[26]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst5|inst1|Q_internal[26]~feeder_combout\ = \inst2|inst3|altsyncram_component|auto_generated|q_a\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|inst3|altsyncram_component|auto_generated|q_a\(26),
	combout => \inst5|inst1|Q_internal[26]~feeder_combout\);

\inst5|inst1|Q_internal[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst5|inst1|Q_internal[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst1|Q_internal\(26));

\inst|inst2|Mux25~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst|inst2|Mux25~0_combout\ = \inst5|inst1|Q_internal\(26) & \inst|inst2|Mux26~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst5|inst1|Q_internal\(26),
	datad => \inst|inst2|Mux26~0_combout\,
	combout => \inst|inst2|Mux25~0_combout\);

\inst7|inst6|Q_internal[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst|inst2|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst6|Q_internal\(6));

\inst8|inst4|Q_internal[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst4|Q_internal[6]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst4|Q_internal\(6));

\inst2|inst4|Q_internal[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLK~inputclkctrl_outclk\,
	d => \inst2|inst4|Q_internal[6]~41_combout\,
	asdata => \inst8|inst4|Q_internal\(6),
	sload => \inst12|inst2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst4|Q_internal\(6));

\PC_INPUT[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_INPUT(5),
	o => \PC_INPUT[5]~input_o\);

\inst2|inst3|altsyncram_component|auto_generated|ram_block1a4\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/asus/Desktop/SRC/INS_MEM_INIT.mif",
	init_file_layout => "port_a",
	logical_ram_name => "part1:inst2|lpm_ram_dq2:inst3|altsyncram:altsyncram_component|altsyncram_8lk1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \WREN~input_o\,
	portare => VCC,
	clk0 => \CLK1/2~inputclkctrl_outclk\,
	portadatain => \inst2|inst3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \inst2|inst3|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|inst3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

\inst5|inst1|Q_internal[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst2|inst3|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst1|Q_internal\(4));

\inst|inst1|Mux4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst|inst1|Mux4~0_combout\ = \inst5|inst1|Q_internal\(5) & !\inst5|inst1|Q_internal\(4) & \inst5|inst1|Q_internal\(6) & \inst|inst1|Mux0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|inst1|Q_internal\(5),
	datab => \inst5|inst1|Q_internal\(4),
	datac => \inst5|inst1|Q_internal\(6),
	datad => \inst|inst1|Mux0~0_combout\,
	combout => \inst|inst1|Mux4~0_combout\);

\inst7|inst1|Q_internal[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \inst|inst1|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst1|Q_internal\(0));

\inst8|inst1|Q_internal[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst7|inst1|Q_internal\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst1|Q_internal\(0));

\CLK~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLK,
	o => \CLK~input_o\);

\CLK~inputclkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "falling edge")
-- pragma translate_on
PORT MAP (
	inclk => \CLK~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLK~inputclkctrl_outclk\);

\PC_INPUT[14]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_INPUT(14),
	o => \PC_INPUT[14]~input_o\);

\PC_INPUT[15]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_INPUT(15),
	o => \PC_INPUT[15]~input_o\);

\inst2|inst3|altsyncram_component|auto_generated|ram_block1a14\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/asus/Desktop/SRC/INS_MEM_INIT.mif",
	init_file_layout => "port_a",
	logical_ram_name => "part1:inst2|lpm_ram_dq2:inst3|altsyncram:altsyncram_component|altsyncram_8lk1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \WREN~input_o\,
	portare => VCC,
	clk0 => \CLK1/2~inputclkctrl_outclk\,
	portadatain => \inst2|inst3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \inst2|inst3|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|inst3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

\inst5|inst1|Q_internal[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst5|inst1|Q_internal[15]~feeder_combout\ = \inst2|inst3|altsyncram_component|auto_generated|q_a\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|inst3|altsyncram_component|auto_generated|q_a\(15),
	combout => \inst5|inst1|Q_internal[15]~feeder_combout\);

\inst5|inst1|Q_internal[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst5|inst1|Q_internal[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst1|Q_internal\(15));

\PC_INPUT[16]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_INPUT(16),
	o => \PC_INPUT[16]~input_o\);

\PC_INPUT[17]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_INPUT(17),
	o => \PC_INPUT[17]~input_o\);

\inst2|inst3|altsyncram_component|auto_generated|ram_block1a16\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/asus/Desktop/SRC/INS_MEM_INIT.mif",
	init_file_layout => "port_a",
	logical_ram_name => "part1:inst2|lpm_ram_dq2:inst3|altsyncram:altsyncram_component|altsyncram_8lk1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \WREN~input_o\,
	portare => VCC,
	clk0 => \CLK1/2~inputclkctrl_outclk\,
	portadatain => \inst2|inst3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \inst2|inst3|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|inst3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

\inst5|inst1|Q_internal[16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst5|inst1|Q_internal[16]~feeder_combout\ = \inst2|inst3|altsyncram_component|auto_generated|q_a\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|inst3|altsyncram_component|auto_generated|q_a\(16),
	combout => \inst5|inst1|Q_internal[16]~feeder_combout\);

\inst5|inst1|Q_internal[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst5|inst1|Q_internal[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst1|Q_internal\(16));

\inst5|inst1|Q_internal[17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst5|inst1|Q_internal[17]~feeder_combout\ = \inst2|inst3|altsyncram_component|auto_generated|q_a\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|inst3|altsyncram_component|auto_generated|q_a\(17),
	combout => \inst5|inst1|Q_internal[17]~feeder_combout\);

\inst5|inst1|Q_internal[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst5|inst1|Q_internal[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst1|Q_internal\(17));

\PC_INPUT[18]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_INPUT(18),
	o => \PC_INPUT[18]~input_o\);

\PC_INPUT[19]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_INPUT(19),
	o => \PC_INPUT[19]~input_o\);

\inst2|inst3|altsyncram_component|auto_generated|ram_block1a18\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/asus/Desktop/SRC/INS_MEM_INIT.mif",
	init_file_layout => "port_a",
	logical_ram_name => "part1:inst2|lpm_ram_dq2:inst3|altsyncram:altsyncram_component|altsyncram_8lk1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \WREN~input_o\,
	portare => VCC,
	clk0 => \CLK1/2~inputclkctrl_outclk\,
	portadatain => \inst2|inst3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \inst2|inst3|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|inst3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

\inst5|inst1|Q_internal[18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst5|inst1|Q_internal[18]~feeder_combout\ = \inst2|inst3|altsyncram_component|auto_generated|q_a\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|inst3|altsyncram_component|auto_generated|q_a\(18),
	combout => \inst5|inst1|Q_internal[18]~feeder_combout\);

\inst5|inst1|Q_internal[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst5|inst1|Q_internal[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst1|Q_internal\(18));

\inst5|inst1|Q_internal[19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst5|inst1|Q_internal[19]~feeder_combout\ = \inst2|inst3|altsyncram_component|auto_generated|q_a\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|inst3|altsyncram_component|auto_generated|q_a\(19),
	combout => \inst5|inst1|Q_internal[19]~feeder_combout\);

\inst5|inst1|Q_internal[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst5|inst1|Q_internal[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst1|Q_internal\(19));

\PC_INPUT[21]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_INPUT(21),
	o => \PC_INPUT[21]~input_o\);

\inst2|inst3|altsyncram_component|auto_generated|ram_block1a20\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/asus/Desktop/SRC/INS_MEM_INIT.mif",
	init_file_layout => "port_a",
	logical_ram_name => "part1:inst2|lpm_ram_dq2:inst3|altsyncram:altsyncram_component|altsyncram_8lk1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \WREN~input_o\,
	portare => VCC,
	clk0 => \CLK1/2~inputclkctrl_outclk\,
	portadatain => \inst2|inst3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \inst2|inst3|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|inst3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

\inst5|inst1|Q_internal[20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst5|inst1|Q_internal[20]~feeder_combout\ = \inst2|inst3|altsyncram_component|auto_generated|q_a\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|inst3|altsyncram_component|auto_generated|q_a\(20),
	combout => \inst5|inst1|Q_internal[20]~feeder_combout\);

\inst5|inst1|Q_internal[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst5|inst1|Q_internal[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst1|Q_internal\(20));

\PC_INPUT[23]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_INPUT(23),
	o => \PC_INPUT[23]~input_o\);

\inst2|inst3|altsyncram_component|auto_generated|ram_block1a22\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/asus/Desktop/SRC/INS_MEM_INIT.mif",
	init_file_layout => "port_a",
	logical_ram_name => "part1:inst2|lpm_ram_dq2:inst3|altsyncram:altsyncram_component|altsyncram_8lk1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \WREN~input_o\,
	portare => VCC,
	clk0 => \CLK1/2~inputclkctrl_outclk\,
	portadatain => \inst2|inst3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \inst2|inst3|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|inst3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

\inst5|inst1|Q_internal[23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst5|inst1|Q_internal[23]~feeder_combout\ = \inst2|inst3|altsyncram_component|auto_generated|q_a\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|inst3|altsyncram_component|auto_generated|q_a\(23),
	combout => \inst5|inst1|Q_internal[23]~feeder_combout\);

\inst5|inst1|Q_internal[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst5|inst1|Q_internal[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst1|Q_internal\(23));

\PC_INPUT[24]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_INPUT(24),
	o => \PC_INPUT[24]~input_o\);

\PC_INPUT[25]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_INPUT(25),
	o => \PC_INPUT[25]~input_o\);

\inst2|inst3|altsyncram_component|auto_generated|ram_block1a24\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/asus/Desktop/SRC/INS_MEM_INIT.mif",
	init_file_layout => "port_a",
	logical_ram_name => "part1:inst2|lpm_ram_dq2:inst3|altsyncram:altsyncram_component|altsyncram_8lk1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \WREN~input_o\,
	portare => VCC,
	clk0 => \CLK1/2~inputclkctrl_outclk\,
	portadatain => \inst2|inst3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \inst2|inst3|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|inst3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

\inst5|inst1|Q_internal[24]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst5|inst1|Q_internal[24]~feeder_combout\ = \inst2|inst3|altsyncram_component|auto_generated|q_a\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|inst3|altsyncram_component|auto_generated|q_a\(24),
	combout => \inst5|inst1|Q_internal[24]~feeder_combout\);

\inst5|inst1|Q_internal[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst5|inst1|Q_internal[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst1|Q_internal\(24));

\inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a14\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/RISC-V_32bit.ram0_register_files_9d27cb4e.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ID:inst|register_files:inst|altsyncram:\regfile:registers_rtl_0|altsyncram_tpr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \ALT_INV_CLK~inputclkctrl_outclk\,
	clk1 => \CLK~inputclkctrl_outclk\,
	portadatain => \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portbdatain => \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a14_PORTBDATAIN_bus\,
	portaaddr => \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\,
	portbdataout => \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

\inst|inst1|Mux6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst|inst1|Mux6~0_combout\ = \inst|inst1|Mux0~0_combout\ & !\inst5|inst1|Q_internal\(6) & \inst5|inst1|Q_internal\(5) & \inst5|inst1|Q_internal\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|Mux0~0_combout\,
	datab => \inst5|inst1|Q_internal\(6),
	datac => \inst5|inst1|Q_internal\(5),
	datad => \inst5|inst1|Q_internal\(4),
	combout => \inst|inst1|Mux6~0_combout\);

\inst7|inst2|Q_internal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \inst|inst1|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|Q_internal\(1));

\PC_INPUT[31]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_INPUT(31),
	o => \PC_INPUT[31]~input_o\);

\inst2|inst3|altsyncram_component|auto_generated|ram_block1a30\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/asus/Desktop/SRC/INS_MEM_INIT.mif",
	init_file_layout => "port_a",
	logical_ram_name => "part1:inst2|lpm_ram_dq2:inst3|altsyncram:altsyncram_component|altsyncram_8lk1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \WREN~input_o\,
	portare => VCC,
	clk0 => \CLK1/2~inputclkctrl_outclk\,
	portadatain => \inst2|inst3|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \inst2|inst3|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|inst3|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

\inst5|inst1|Q_internal[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst2|inst3|altsyncram_component|auto_generated|q_a\(30),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst1|Q_internal\(30));

\inst7|inst7|Q_internal[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst5|inst1|Q_internal\(30),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst7|Q_internal\(30));

\inst5|inst1|Q_internal[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst5|inst1|Q_internal[14]~feeder_combout\ = \inst2|inst3|altsyncram_component|auto_generated|q_a\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|inst3|altsyncram_component|auto_generated|q_a\(14),
	combout => \inst5|inst1|Q_internal[14]~feeder_combout\);

\inst5|inst1|Q_internal[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst5|inst1|Q_internal[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst1|Q_internal\(14));

\inst7|inst7|Q_internal[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	asdata => \inst5|inst1|Q_internal\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst7|Q_internal\(14));

\PC_INPUT[12]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_INPUT(12),
	o => \PC_INPUT[12]~input_o\);

\PC_INPUT[13]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_INPUT(13),
	o => \PC_INPUT[13]~input_o\);

\inst2|inst3|altsyncram_component|auto_generated|ram_block1a12\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/asus/Desktop/SRC/INS_MEM_INIT.mif",
	init_file_layout => "port_a",
	logical_ram_name => "part1:inst2|lpm_ram_dq2:inst3|altsyncram:altsyncram_component|altsyncram_8lk1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \WREN~input_o\,
	portare => VCC,
	clk0 => \CLK1/2~inputclkctrl_outclk\,
	portadatain => \inst2|inst3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \inst2|inst3|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|inst3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

\inst5|inst1|Q_internal[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst5|inst1|Q_internal[12]~feeder_combout\ = \inst2|inst3|altsyncram_component|auto_generated|q_a\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|inst3|altsyncram_component|auto_generated|q_a\(12),
	combout => \inst5|inst1|Q_internal[12]~feeder_combout\);

\inst5|inst1|Q_internal[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst5|inst1|Q_internal[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst1|Q_internal\(12));

\inst7|inst7|Q_internal[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst5|inst1|Q_internal\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst7|Q_internal\(12));

\inst3|inst1|Mux2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst1|Mux2~0_combout\ = !\inst7|inst7|Q_internal\(13) & !\inst7|inst7|Q_internal\(14) & !\inst7|inst7|Q_internal\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst7|Q_internal\(13),
	datab => \inst7|inst7|Q_internal\(14),
	datac => \inst7|inst7|Q_internal\(12),
	combout => \inst3|inst1|Mux2~0_combout\);

\inst3|inst1|Mux1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst1|Mux1~1_combout\ = \inst3|inst1|Equal0~1_combout\ & !\inst7|inst7|Q_internal\(30) & \inst3|inst1|Mux2~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst1|Equal0~1_combout\,
	datac => \inst7|inst7|Q_internal\(30),
	datad => \inst3|inst1|Mux2~0_combout\,
	combout => \inst3|inst1|Mux1~1_combout\);

\inst3|inst1|Mux1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst1|Mux1~0_combout\ = \inst7|inst7|Q_internal\(13) & \inst7|inst7|Q_internal\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst7|Q_internal\(13),
	datac => \inst7|inst7|Q_internal\(14),
	combout => \inst3|inst1|Mux1~0_combout\);

\inst3|inst1|Mux1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst1|Mux1~2_combout\ = !\inst7|inst1|Q_internal\(0) & (\inst3|inst1|Mux1~1_combout\ # \inst3|inst1|Mux1~0_combout\ # !\inst7|inst2|Q_internal\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|Q_internal\(0),
	datab => \inst7|inst2|Q_internal\(1),
	datac => \inst3|inst1|Mux1~1_combout\,
	datad => \inst3|inst1|Mux1~0_combout\,
	combout => \inst3|inst1|Mux1~2_combout\);

\inst7|inst7|Q_internal[31]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|inst7|Q_internal[31]~feeder_combout\ = \inst5|inst1|Q_internal\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst1|Q_internal\(31),
	combout => \inst7|inst7|Q_internal[31]~feeder_combout\);

\inst7|inst7|Q_internal[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \inst7|inst7|Q_internal[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst7|Q_internal\(31));

\inst7|inst7|Q_internal[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	asdata => \inst5|inst1|Q_internal\(28),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst7|Q_internal\(28));

\inst5|inst1|Q_internal[29]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst5|inst1|Q_internal[29]~feeder_combout\ = \inst2|inst3|altsyncram_component|auto_generated|q_a\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|inst3|altsyncram_component|auto_generated|q_a\(29),
	combout => \inst5|inst1|Q_internal[29]~feeder_combout\);

\inst5|inst1|Q_internal[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst5|inst1|Q_internal[29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst1|Q_internal\(29));

\inst7|inst7|Q_internal[29]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|inst7|Q_internal[29]~feeder_combout\ = \inst5|inst1|Q_internal\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst1|Q_internal\(29),
	combout => \inst7|inst7|Q_internal[29]~feeder_combout\);

\inst7|inst7|Q_internal[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \inst7|inst7|Q_internal[29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst7|Q_internal\(29));

\inst3|inst1|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst1|Equal0~0_combout\ = !\inst7|inst7|Q_internal\(27) & !\inst7|inst7|Q_internal\(31) & !\inst7|inst7|Q_internal\(28) & !\inst7|inst7|Q_internal\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst7|Q_internal\(27),
	datab => \inst7|inst7|Q_internal\(31),
	datac => \inst7|inst7|Q_internal\(28),
	datad => \inst7|inst7|Q_internal\(29),
	combout => \inst3|inst1|Equal0~0_combout\);

\inst5|inst1|Q_internal[25]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst5|inst1|Q_internal[25]~feeder_combout\ = \inst2|inst3|altsyncram_component|auto_generated|q_a\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|inst3|altsyncram_component|auto_generated|q_a\(25),
	combout => \inst5|inst1|Q_internal[25]~feeder_combout\);

\inst5|inst1|Q_internal[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst5|inst1|Q_internal[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst1|Q_internal\(25));

\inst7|inst7|Q_internal[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	asdata => \inst5|inst1|Q_internal\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst7|Q_internal\(25));

\inst7|inst7|Q_internal[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	asdata => \inst5|inst1|Q_internal\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst7|Q_internal\(26));

\inst3|inst1|Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst1|Equal0~1_combout\ = \inst3|inst1|Equal0~0_combout\ & !\inst7|inst7|Q_internal\(25) & !\inst7|inst7|Q_internal\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst3|inst1|Equal0~0_combout\,
	datac => \inst7|inst7|Q_internal\(25),
	datad => \inst7|inst7|Q_internal\(26),
	combout => \inst3|inst1|Equal0~1_combout\);

\inst3|inst1|Mux9~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst1|Mux9~0_combout\ = \inst7|inst1|Q_internal\(0) # \inst3|inst1|Equal0~1_combout\ # !\inst7|inst2|Q_internal\(1) # !\inst3|inst1|Mux2~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|Q_internal\(0),
	datab => \inst3|inst1|Mux2~0_combout\,
	datac => \inst3|inst1|Equal0~1_combout\,
	datad => \inst7|inst2|Q_internal\(1),
	combout => \inst3|inst1|Mux9~0_combout\);

\inst3|inst1|Mux9~0clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "falling edge")
-- pragma translate_on
PORT MAP (
	inclk => \inst3|inst1|Mux9~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst3|inst1|Mux9~0clkctrl_outclk\);

\inst3|inst1|operation[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst1|operation\(0) = GLOBAL(\inst3|inst1|Mux9~0clkctrl_outclk\) & (\inst3|inst1|Mux1~2_combout\) # !GLOBAL(\inst3|inst1|Mux9~0clkctrl_outclk\) & \inst3|inst1|operation\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst1|operation\(0),
	datab => \inst3|inst1|Mux1~2_combout\,
	datad => \inst3|inst1|Mux9~0clkctrl_outclk\,
	combout => \inst3|inst1|operation\(0));

\inst3|inst1|Mux2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst1|Mux2~1_combout\ = \inst3|inst1|Mux2~0_combout\ & (\inst7|inst7|Q_internal\(30) # !\inst3|inst1|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst1|Equal0~1_combout\,
	datac => \inst3|inst1|Mux2~0_combout\,
	datad => \inst7|inst7|Q_internal\(30),
	combout => \inst3|inst1|Mux2~1_combout\);

\inst3|inst1|Mux5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst1|Mux5~0_combout\ = \inst7|inst1|Q_internal\(0) & (\inst7|inst2|Q_internal\(1)) # !\inst7|inst1|Q_internal\(0) & (!\inst7|inst2|Q_internal\(1) # !\inst3|inst1|Mux2~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|Q_internal\(0),
	datac => \inst3|inst1|Mux2~1_combout\,
	datad => \inst7|inst2|Q_internal\(1),
	combout => \inst3|inst1|Mux5~0_combout\);

\inst3|inst1|operation[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst1|operation\(2) = GLOBAL(\inst3|inst1|Mux9~0clkctrl_outclk\) & (!\inst3|inst1|Mux5~0_combout\) # !GLOBAL(\inst3|inst1|Mux9~0clkctrl_outclk\) & \inst3|inst1|operation\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst3|inst1|operation\(2),
	datac => \inst3|inst1|Mux5~0_combout\,
	datad => \inst3|inst1|Mux9~0clkctrl_outclk\,
	combout => \inst3|inst1|operation\(2));

\inst5|inst1|Q_internal[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst2|inst3|altsyncram_component|auto_generated|q_a\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst1|Q_internal\(13));

\inst7|inst7|Q_internal[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	asdata => \inst5|inst1|Q_internal\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst7|Q_internal\(13));

\inst3|inst1|Mux3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst1|Mux3~0_combout\ = !\inst7|inst7|Q_internal\(14) # !\inst7|inst7|Q_internal\(13) # !\inst7|inst7|Q_internal\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst7|Q_internal\(12),
	datac => \inst7|inst7|Q_internal\(13),
	datad => \inst7|inst7|Q_internal\(14),
	combout => \inst3|inst1|Mux3~0_combout\);

\inst3|inst1|Mux3~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst1|Mux3~1_combout\ = \inst7|inst1|Q_internal\(0) & (\inst7|inst2|Q_internal\(1)) # !\inst7|inst1|Q_internal\(0) & (!\inst3|inst1|Mux2~1_combout\ & \inst3|inst1|Mux3~0_combout\ # !\inst7|inst2|Q_internal\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|Q_internal\(0),
	datab => \inst3|inst1|Mux2~1_combout\,
	datac => \inst3|inst1|Mux3~0_combout\,
	datad => \inst7|inst2|Q_internal\(1),
	combout => \inst3|inst1|Mux3~1_combout\);

\inst3|inst1|operation[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst1|operation\(1) = GLOBAL(\inst3|inst1|Mux9~0clkctrl_outclk\) & !\inst3|inst1|Mux3~1_combout\ # !GLOBAL(\inst3|inst1|Mux9~0clkctrl_outclk\) & (\inst3|inst1|operation\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst3|inst1|Mux3~1_combout\,
	datac => \inst3|inst1|operation\(1),
	datad => \inst3|inst1|Mux9~0clkctrl_outclk\,
	combout => \inst3|inst1|operation\(1));

\inst3|inst|Mux20~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux20~3_combout\ = \inst3|inst1|operation\(1) & (!\inst3|inst1|operation\(2) # !\inst3|inst1|operation\(0) # !\inst3|inst1|operation\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst1|operation\(3),
	datab => \inst3|inst1|operation\(0),
	datac => \inst3|inst1|operation\(2),
	datad => \inst3|inst1|operation\(1),
	combout => \inst3|inst|Mux20~3_combout\);

\inst3|inst1|Mux8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst1|Mux8~0_combout\ = !\inst7|inst1|Q_internal\(0) & (\inst3|inst1|Mux1~1_combout\ # !\inst3|inst1|Mux3~0_combout\ # !\inst7|inst2|Q_internal\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|Q_internal\(0),
	datab => \inst3|inst1|Mux1~1_combout\,
	datac => \inst7|inst2|Q_internal\(1),
	datad => \inst3|inst1|Mux3~0_combout\,
	combout => \inst3|inst1|Mux8~0_combout\);

\inst3|inst1|operation[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst1|operation\(3) = GLOBAL(\inst3|inst1|Mux9~0clkctrl_outclk\) & (\inst3|inst1|Mux8~0_combout\) # !GLOBAL(\inst3|inst1|Mux9~0clkctrl_outclk\) & \inst3|inst1|operation\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst3|inst1|operation\(3),
	datac => \inst3|inst1|Mux9~0clkctrl_outclk\,
	datad => \inst3|inst1|Mux8~0_combout\,
	combout => \inst3|inst1|operation\(3));

\inst3|inst|Mux20~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux20~5_combout\ = \inst3|inst1|operation\(0) # \inst3|inst1|operation\(2) & \inst3|inst1|operation\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst1|operation\(2),
	datac => \inst3|inst1|operation\(3),
	datad => \inst3|inst1|operation\(0),
	combout => \inst3|inst|Mux20~5_combout\);

\inst|inst1|Mux0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst|inst1|Mux0~2_combout\ = !\inst5|inst1|Q_internal\(4) & !\inst5|inst1|Q_internal\(6) & \inst|inst1|Mux0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|inst1|Q_internal\(4),
	datac => \inst5|inst1|Q_internal\(6),
	datad => \inst|inst1|Mux0~0_combout\,
	combout => \inst|inst1|Mux0~2_combout\);

\inst7|inst2|Q_internal[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst|inst1|Mux0~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|Q_internal\(2));

\inst3|inst3|LPM_MUX_component|auto_generated|result_node[28]~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst3|LPM_MUX_component|auto_generated|result_node[28]~67_combout\ = \inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst6|Q_internal\(11),
	datac => \inst7|inst5|Q_internal\(28),
	datad => \inst7|inst2|Q_internal\(2),
	combout => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[28]~67_combout\);

\inst3|inst3|LPM_MUX_component|auto_generated|result_node[27]~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst3|LPM_MUX_component|auto_generated|result_node[27]~68_combout\ = \inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst6|Q_internal\(11),
	datad => \inst7|inst5|Q_internal\(27),
	combout => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[27]~68_combout\);

\inst3|inst3|LPM_MUX_component|auto_generated|result_node[26]~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst3|LPM_MUX_component|auto_generated|result_node[26]~69_combout\ = \inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst6|Q_internal\(11),
	datad => \inst7|inst5|Q_internal\(26),
	combout => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[26]~69_combout\);

\inst3|inst3|LPM_MUX_component|auto_generated|result_node[24]~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst3|LPM_MUX_component|auto_generated|result_node[24]~71_combout\ = \inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst6|Q_internal\(11),
	datac => \inst7|inst2|Q_internal\(2),
	datad => \inst7|inst5|Q_internal\(24),
	combout => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[24]~71_combout\);

\inst3|inst3|LPM_MUX_component|auto_generated|result_node[23]~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst3|LPM_MUX_component|auto_generated|result_node[23]~72_combout\ = \inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst6|Q_internal\(11),
	datad => \inst7|inst5|Q_internal\(23),
	combout => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[23]~72_combout\);

\inst3|inst3|LPM_MUX_component|auto_generated|result_node[22]~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst3|LPM_MUX_component|auto_generated|result_node[22]~73_combout\ = \inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst6|Q_internal\(11),
	datad => \inst7|inst5|Q_internal\(22),
	combout => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[22]~73_combout\);

\inst3|inst3|LPM_MUX_component|auto_generated|result_node[21]~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst3|LPM_MUX_component|auto_generated|result_node[21]~74_combout\ = \inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst6|Q_internal\(11),
	datad => \inst7|inst5|Q_internal\(21),
	combout => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[21]~74_combout\);

\inst3|inst3|LPM_MUX_component|auto_generated|result_node[19]~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst3|LPM_MUX_component|auto_generated|result_node[19]~76_combout\ = \inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst6|Q_internal\(11),
	datad => \inst7|inst5|Q_internal\(19),
	combout => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[19]~76_combout\);

\inst3|inst3|LPM_MUX_component|auto_generated|result_node[18]~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst3|LPM_MUX_component|auto_generated|result_node[18]~77_combout\ = \inst7|inst2|Q_internal\(2) & (\inst7|inst6|Q_internal\(11)) # !\inst7|inst2|Q_internal\(2) & \inst7|inst5|Q_internal\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst5|Q_internal\(18),
	datad => \inst7|inst6|Q_internal\(11),
	combout => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[18]~77_combout\);

\inst3|inst3|LPM_MUX_component|auto_generated|result_node[17]~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst3|LPM_MUX_component|auto_generated|result_node[17]~78_combout\ = \inst7|inst2|Q_internal\(2) & (\inst7|inst6|Q_internal\(11)) # !\inst7|inst2|Q_internal\(2) & \inst7|inst5|Q_internal\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst5|Q_internal\(17),
	datad => \inst7|inst6|Q_internal\(11),
	combout => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[17]~78_combout\);

\inst3|inst3|LPM_MUX_component|auto_generated|result_node[16]~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst3|LPM_MUX_component|auto_generated|result_node[16]~79_combout\ = \inst7|inst2|Q_internal\(2) & (\inst7|inst6|Q_internal\(11)) # !\inst7|inst2|Q_internal\(2) & \inst7|inst5|Q_internal\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst5|Q_internal\(16),
	datad => \inst7|inst6|Q_internal\(11),
	combout => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[16]~79_combout\);

\inst3|inst3|LPM_MUX_component|auto_generated|result_node[15]~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst3|LPM_MUX_component|auto_generated|result_node[15]~80_combout\ = \inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst6|Q_internal\(11),
	datad => \inst7|inst5|Q_internal\(15),
	combout => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[15]~80_combout\);

\inst3|inst3|LPM_MUX_component|auto_generated|result_node[14]~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst3|LPM_MUX_component|auto_generated|result_node[14]~81_combout\ = \inst7|inst2|Q_internal\(2) & (\inst7|inst6|Q_internal\(11)) # !\inst7|inst2|Q_internal\(2) & \inst7|inst5|Q_internal\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|Q_internal\(14),
	datab => \inst7|inst2|Q_internal\(2),
	datad => \inst7|inst6|Q_internal\(11),
	combout => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[14]~81_combout\);

\inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/RISC-V_32bit.ram0_register_files_9d27cb4e.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ID:inst|register_files:inst|altsyncram:\regfile:registers_rtl_0|altsyncram_tpr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \ALT_INV_CLK~inputclkctrl_outclk\,
	clk1 => \CLK~inputclkctrl_outclk\,
	portadatain => \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portbdatain => \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAIN_bus\,
	portaaddr => \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\,
	portbdataout => \inst|inst|regfile:registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

\inst|inst2|Mux21~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst|inst2|Mux21~0_combout\ = \inst|inst2|Mux26~0_combout\ & \inst5|inst1|Q_internal\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst2|Mux26~0_combout\,
	datab => \inst5|inst1|Q_internal\(30),
	combout => \inst|inst2|Mux21~0_combout\);

\inst7|inst6|Q_internal[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst|inst2|Mux21~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst6|Q_internal\(10));

\inst3|inst3|LPM_MUX_component|auto_generated|result_node[10]~85\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst3|LPM_MUX_component|auto_generated|result_node[10]~85_combout\ = \inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(10) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|Q_internal\(2),
	datab => \inst7|inst6|Q_internal\(10),
	datad => \inst7|inst5|Q_internal\(10),
	combout => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[10]~85_combout\);

\inst|inst2|Mux22~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst|inst2|Mux22~0_combout\ = \inst5|inst1|Q_internal\(29) & \inst|inst2|Mux26~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst5|inst1|Q_internal\(29),
	datad => \inst|inst2|Mux26~0_combout\,
	combout => \inst|inst2|Mux22~0_combout\);

\inst7|inst6|Q_internal[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst|inst2|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst6|Q_internal\(9));

\inst3|inst3|LPM_MUX_component|auto_generated|result_node[9]~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst3|LPM_MUX_component|auto_generated|result_node[9]~86_combout\ = \inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(9) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst6|Q_internal\(9),
	datac => \inst7|inst2|Q_internal\(2),
	datad => \inst7|inst5|Q_internal\(9),
	combout => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[9]~86_combout\);

\inst3|inst3|LPM_MUX_component|auto_generated|result_node[8]~87\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst3|LPM_MUX_component|auto_generated|result_node[8]~87_combout\ = \inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(8) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst6|Q_internal\(8),
	datac => \inst7|inst2|Q_internal\(2),
	datad => \inst7|inst5|Q_internal\(8),
	combout => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[8]~87_combout\);

\inst5|inst1|Q_internal[27]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst5|inst1|Q_internal[27]~feeder_combout\ = \inst2|inst3|altsyncram_component|auto_generated|q_a\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|inst3|altsyncram_component|auto_generated|q_a\(27),
	combout => \inst5|inst1|Q_internal[27]~feeder_combout\);

\inst5|inst1|Q_internal[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst5|inst1|Q_internal[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst1|Q_internal\(27));

\inst|inst2|Mux24~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst|inst2|Mux24~0_combout\ = \inst5|inst1|Q_internal\(27) & \inst|inst2|Mux26~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst5|inst1|Q_internal\(27),
	datad => \inst|inst2|Mux26~0_combout\,
	combout => \inst|inst2|Mux24~0_combout\);

\inst7|inst6|Q_internal[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst|inst2|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst6|Q_internal\(7));

\inst3|inst3|LPM_MUX_component|auto_generated|result_node[7]~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst3|LPM_MUX_component|auto_generated|result_node[7]~88_combout\ = \inst7|inst2|Q_internal\(2) & (\inst7|inst6|Q_internal\(7)) # !\inst7|inst2|Q_internal\(2) & \inst7|inst5|Q_internal\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|Q_internal\(7),
	datab => \inst7|inst6|Q_internal\(7),
	datad => \inst7|inst2|Q_internal\(2),
	combout => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[7]~88_combout\);

\inst3|inst3|LPM_MUX_component|auto_generated|result_node[6]~89\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst3|LPM_MUX_component|auto_generated|result_node[6]~89_combout\ = \inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(6) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst6|Q_internal\(6),
	datac => \inst7|inst2|Q_internal\(2),
	datad => \inst7|inst5|Q_internal\(6),
	combout => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[6]~89_combout\);

\inst3|inst3|LPM_MUX_component|auto_generated|result_node[3]~92\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst3|LPM_MUX_component|auto_generated|result_node[3]~92_combout\ = \inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(3) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst6|Q_internal\(3),
	datac => \inst7|inst5|Q_internal\(3),
	datad => \inst7|inst2|Q_internal\(2),
	combout => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[3]~92_combout\);

\inst3|inst3|LPM_MUX_component|auto_generated|result_node[0]~95\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst3|LPM_MUX_component|auto_generated|result_node[0]~95_combout\ = \inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(0) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst6|Q_internal\(0),
	datac => \inst7|inst5|Q_internal\(0),
	datad => \inst7|inst2|Q_internal\(2),
	combout => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[0]~95_combout\);

\inst3|inst|Add12~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add12~0_combout\ = \inst7|inst3|Q_internal\(0) & (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[0]~95_combout\ $ VCC) # !\inst7|inst3|Q_internal\(0) & \inst3|inst3|LPM_MUX_component|auto_generated|result_node[0]~95_combout\ & VCC
-- \inst3|inst|Add12~1\ = CARRY(\inst7|inst3|Q_internal\(0) & \inst3|inst3|LPM_MUX_component|auto_generated|result_node[0]~95_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(0),
	datab => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[0]~95_combout\,
	datad => VCC,
	combout => \inst3|inst|Add12~0_combout\,
	cout => \inst3|inst|Add12~1\);

\inst3|inst|Add12~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add12~4_combout\ = (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[2]~93_combout\ $ \inst7|inst3|Q_internal\(2) $ !\inst3|inst|Add12~3\) # GND
-- \inst3|inst|Add12~5\ = CARRY(\inst3|inst3|LPM_MUX_component|auto_generated|result_node[2]~93_combout\ & (\inst7|inst3|Q_internal\(2) # !\inst3|inst|Add12~3\) # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[2]~93_combout\ & 
-- \inst7|inst3|Q_internal\(2) & !\inst3|inst|Add12~3\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[2]~93_combout\,
	datab => \inst7|inst3|Q_internal\(2),
	datad => VCC,
	cin => \inst3|inst|Add12~3\,
	combout => \inst3|inst|Add12~4_combout\,
	cout => \inst3|inst|Add12~5\);

\inst3|inst|Add12~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add12~10_combout\ = \inst3|inst3|LPM_MUX_component|auto_generated|result_node[5]~90_combout\ & (\inst7|inst3|Q_internal\(5) & \inst3|inst|Add12~9\ & VCC # !\inst7|inst3|Q_internal\(5) & !\inst3|inst|Add12~9\) # 
-- !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[5]~90_combout\ & (\inst7|inst3|Q_internal\(5) & !\inst3|inst|Add12~9\ # !\inst7|inst3|Q_internal\(5) & (\inst3|inst|Add12~9\ # GND))
-- \inst3|inst|Add12~11\ = CARRY(\inst3|inst3|LPM_MUX_component|auto_generated|result_node[5]~90_combout\ & !\inst7|inst3|Q_internal\(5) & !\inst3|inst|Add12~9\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[5]~90_combout\ & 
-- (!\inst3|inst|Add12~9\ # !\inst7|inst3|Q_internal\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[5]~90_combout\,
	datab => \inst7|inst3|Q_internal\(5),
	datad => VCC,
	cin => \inst3|inst|Add12~9\,
	combout => \inst3|inst|Add12~10_combout\,
	cout => \inst3|inst|Add12~11\);

\inst3|inst|Add12~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add12~14_combout\ = \inst7|inst3|Q_internal\(7) & (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[7]~88_combout\ & \inst3|inst|Add12~13\ & VCC # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[7]~88_combout\ & 
-- !\inst3|inst|Add12~13\) # !\inst7|inst3|Q_internal\(7) & (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[7]~88_combout\ & !\inst3|inst|Add12~13\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[7]~88_combout\ & 
-- (\inst3|inst|Add12~13\ # GND))
-- \inst3|inst|Add12~15\ = CARRY(\inst7|inst3|Q_internal\(7) & !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[7]~88_combout\ & !\inst3|inst|Add12~13\ # !\inst7|inst3|Q_internal\(7) & (!\inst3|inst|Add12~13\ # 
-- !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[7]~88_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(7),
	datab => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[7]~88_combout\,
	datad => VCC,
	cin => \inst3|inst|Add12~13\,
	combout => \inst3|inst|Add12~14_combout\,
	cout => \inst3|inst|Add12~15\);

\inst3|inst|Add12~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add12~16_combout\ = (\inst7|inst3|Q_internal\(8) $ \inst3|inst3|LPM_MUX_component|auto_generated|result_node[8]~87_combout\ $ !\inst3|inst|Add12~15\) # GND
-- \inst3|inst|Add12~17\ = CARRY(\inst7|inst3|Q_internal\(8) & (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[8]~87_combout\ # !\inst3|inst|Add12~15\) # !\inst7|inst3|Q_internal\(8) & 
-- \inst3|inst3|LPM_MUX_component|auto_generated|result_node[8]~87_combout\ & !\inst3|inst|Add12~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(8),
	datab => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[8]~87_combout\,
	datad => VCC,
	cin => \inst3|inst|Add12~15\,
	combout => \inst3|inst|Add12~16_combout\,
	cout => \inst3|inst|Add12~17\);

\inst3|inst|Add12~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add12~18_combout\ = \inst7|inst3|Q_internal\(9) & (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[9]~86_combout\ & \inst3|inst|Add12~17\ & VCC # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[9]~86_combout\ & 
-- !\inst3|inst|Add12~17\) # !\inst7|inst3|Q_internal\(9) & (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[9]~86_combout\ & !\inst3|inst|Add12~17\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[9]~86_combout\ & 
-- (\inst3|inst|Add12~17\ # GND))
-- \inst3|inst|Add12~19\ = CARRY(\inst7|inst3|Q_internal\(9) & !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[9]~86_combout\ & !\inst3|inst|Add12~17\ # !\inst7|inst3|Q_internal\(9) & (!\inst3|inst|Add12~17\ # 
-- !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[9]~86_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(9),
	datab => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[9]~86_combout\,
	datad => VCC,
	cin => \inst3|inst|Add12~17\,
	combout => \inst3|inst|Add12~18_combout\,
	cout => \inst3|inst|Add12~19\);

\inst3|inst|Add12~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add12~20_combout\ = (\inst7|inst3|Q_internal\(10) $ \inst3|inst3|LPM_MUX_component|auto_generated|result_node[10]~85_combout\ $ !\inst3|inst|Add12~19\) # GND
-- \inst3|inst|Add12~21\ = CARRY(\inst7|inst3|Q_internal\(10) & (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[10]~85_combout\ # !\inst3|inst|Add12~19\) # !\inst7|inst3|Q_internal\(10) & 
-- \inst3|inst3|LPM_MUX_component|auto_generated|result_node[10]~85_combout\ & !\inst3|inst|Add12~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(10),
	datab => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[10]~85_combout\,
	datad => VCC,
	cin => \inst3|inst|Add12~19\,
	combout => \inst3|inst|Add12~20_combout\,
	cout => \inst3|inst|Add12~21\);

\inst3|inst|Add12~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add12~22_combout\ = \inst3|inst3|LPM_MUX_component|auto_generated|result_node[11]~84_combout\ & (\inst7|inst3|Q_internal\(11) & \inst3|inst|Add12~21\ & VCC # !\inst7|inst3|Q_internal\(11) & !\inst3|inst|Add12~21\) # 
-- !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[11]~84_combout\ & (\inst7|inst3|Q_internal\(11) & !\inst3|inst|Add12~21\ # !\inst7|inst3|Q_internal\(11) & (\inst3|inst|Add12~21\ # GND))
-- \inst3|inst|Add12~23\ = CARRY(\inst3|inst3|LPM_MUX_component|auto_generated|result_node[11]~84_combout\ & !\inst7|inst3|Q_internal\(11) & !\inst3|inst|Add12~21\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[11]~84_combout\ & 
-- (!\inst3|inst|Add12~21\ # !\inst7|inst3|Q_internal\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[11]~84_combout\,
	datab => \inst7|inst3|Q_internal\(11),
	datad => VCC,
	cin => \inst3|inst|Add12~21\,
	combout => \inst3|inst|Add12~22_combout\,
	cout => \inst3|inst|Add12~23\);

\inst3|inst|Add12~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add12~24_combout\ = (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[12]~83_combout\ $ \inst7|inst3|Q_internal\(12) $ !\inst3|inst|Add12~23\) # GND
-- \inst3|inst|Add12~25\ = CARRY(\inst3|inst3|LPM_MUX_component|auto_generated|result_node[12]~83_combout\ & (\inst7|inst3|Q_internal\(12) # !\inst3|inst|Add12~23\) # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[12]~83_combout\ & 
-- \inst7|inst3|Q_internal\(12) & !\inst3|inst|Add12~23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[12]~83_combout\,
	datab => \inst7|inst3|Q_internal\(12),
	datad => VCC,
	cin => \inst3|inst|Add12~23\,
	combout => \inst3|inst|Add12~24_combout\,
	cout => \inst3|inst|Add12~25\);

\inst3|inst|Add12~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add12~26_combout\ = \inst3|inst3|LPM_MUX_component|auto_generated|result_node[13]~82_combout\ & (\inst7|inst3|Q_internal\(13) & \inst3|inst|Add12~25\ & VCC # !\inst7|inst3|Q_internal\(13) & !\inst3|inst|Add12~25\) # 
-- !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[13]~82_combout\ & (\inst7|inst3|Q_internal\(13) & !\inst3|inst|Add12~25\ # !\inst7|inst3|Q_internal\(13) & (\inst3|inst|Add12~25\ # GND))
-- \inst3|inst|Add12~27\ = CARRY(\inst3|inst3|LPM_MUX_component|auto_generated|result_node[13]~82_combout\ & !\inst7|inst3|Q_internal\(13) & !\inst3|inst|Add12~25\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[13]~82_combout\ & 
-- (!\inst3|inst|Add12~25\ # !\inst7|inst3|Q_internal\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[13]~82_combout\,
	datab => \inst7|inst3|Q_internal\(13),
	datad => VCC,
	cin => \inst3|inst|Add12~25\,
	combout => \inst3|inst|Add12~26_combout\,
	cout => \inst3|inst|Add12~27\);

\inst3|inst|Add12~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add12~28_combout\ = (\inst7|inst3|Q_internal\(14) $ \inst3|inst3|LPM_MUX_component|auto_generated|result_node[14]~81_combout\ $ !\inst3|inst|Add12~27\) # GND
-- \inst3|inst|Add12~29\ = CARRY(\inst7|inst3|Q_internal\(14) & (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[14]~81_combout\ # !\inst3|inst|Add12~27\) # !\inst7|inst3|Q_internal\(14) & 
-- \inst3|inst3|LPM_MUX_component|auto_generated|result_node[14]~81_combout\ & !\inst3|inst|Add12~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(14),
	datab => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[14]~81_combout\,
	datad => VCC,
	cin => \inst3|inst|Add12~27\,
	combout => \inst3|inst|Add12~28_combout\,
	cout => \inst3|inst|Add12~29\);

\inst3|inst|Add12~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add12~30_combout\ = \inst7|inst3|Q_internal\(15) & (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[15]~80_combout\ & \inst3|inst|Add12~29\ & VCC # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[15]~80_combout\ & 
-- !\inst3|inst|Add12~29\) # !\inst7|inst3|Q_internal\(15) & (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[15]~80_combout\ & !\inst3|inst|Add12~29\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[15]~80_combout\ & 
-- (\inst3|inst|Add12~29\ # GND))
-- \inst3|inst|Add12~31\ = CARRY(\inst7|inst3|Q_internal\(15) & !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[15]~80_combout\ & !\inst3|inst|Add12~29\ # !\inst7|inst3|Q_internal\(15) & (!\inst3|inst|Add12~29\ # 
-- !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[15]~80_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(15),
	datab => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[15]~80_combout\,
	datad => VCC,
	cin => \inst3|inst|Add12~29\,
	combout => \inst3|inst|Add12~30_combout\,
	cout => \inst3|inst|Add12~31\);

\inst3|inst|Add12~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add12~32_combout\ = (\inst7|inst3|Q_internal\(16) $ \inst3|inst3|LPM_MUX_component|auto_generated|result_node[16]~79_combout\ $ !\inst3|inst|Add12~31\) # GND
-- \inst3|inst|Add12~33\ = CARRY(\inst7|inst3|Q_internal\(16) & (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[16]~79_combout\ # !\inst3|inst|Add12~31\) # !\inst7|inst3|Q_internal\(16) & 
-- \inst3|inst3|LPM_MUX_component|auto_generated|result_node[16]~79_combout\ & !\inst3|inst|Add12~31\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(16),
	datab => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[16]~79_combout\,
	datad => VCC,
	cin => \inst3|inst|Add12~31\,
	combout => \inst3|inst|Add12~32_combout\,
	cout => \inst3|inst|Add12~33\);

\inst3|inst|Add12~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add12~34_combout\ = \inst7|inst3|Q_internal\(17) & (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[17]~78_combout\ & \inst3|inst|Add12~33\ & VCC # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[17]~78_combout\ & 
-- !\inst3|inst|Add12~33\) # !\inst7|inst3|Q_internal\(17) & (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[17]~78_combout\ & !\inst3|inst|Add12~33\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[17]~78_combout\ & 
-- (\inst3|inst|Add12~33\ # GND))
-- \inst3|inst|Add12~35\ = CARRY(\inst7|inst3|Q_internal\(17) & !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[17]~78_combout\ & !\inst3|inst|Add12~33\ # !\inst7|inst3|Q_internal\(17) & (!\inst3|inst|Add12~33\ # 
-- !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[17]~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(17),
	datab => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[17]~78_combout\,
	datad => VCC,
	cin => \inst3|inst|Add12~33\,
	combout => \inst3|inst|Add12~34_combout\,
	cout => \inst3|inst|Add12~35\);

\inst3|inst|Add12~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add12~36_combout\ = (\inst7|inst3|Q_internal\(18) $ \inst3|inst3|LPM_MUX_component|auto_generated|result_node[18]~77_combout\ $ !\inst3|inst|Add12~35\) # GND
-- \inst3|inst|Add12~37\ = CARRY(\inst7|inst3|Q_internal\(18) & (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[18]~77_combout\ # !\inst3|inst|Add12~35\) # !\inst7|inst3|Q_internal\(18) & 
-- \inst3|inst3|LPM_MUX_component|auto_generated|result_node[18]~77_combout\ & !\inst3|inst|Add12~35\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(18),
	datab => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[18]~77_combout\,
	datad => VCC,
	cin => \inst3|inst|Add12~35\,
	combout => \inst3|inst|Add12~36_combout\,
	cout => \inst3|inst|Add12~37\);

\inst3|inst|Add12~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add12~38_combout\ = \inst7|inst3|Q_internal\(19) & (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[19]~76_combout\ & \inst3|inst|Add12~37\ & VCC # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[19]~76_combout\ & 
-- !\inst3|inst|Add12~37\) # !\inst7|inst3|Q_internal\(19) & (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[19]~76_combout\ & !\inst3|inst|Add12~37\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[19]~76_combout\ & 
-- (\inst3|inst|Add12~37\ # GND))
-- \inst3|inst|Add12~39\ = CARRY(\inst7|inst3|Q_internal\(19) & !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[19]~76_combout\ & !\inst3|inst|Add12~37\ # !\inst7|inst3|Q_internal\(19) & (!\inst3|inst|Add12~37\ # 
-- !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[19]~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(19),
	datab => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[19]~76_combout\,
	datad => VCC,
	cin => \inst3|inst|Add12~37\,
	combout => \inst3|inst|Add12~38_combout\,
	cout => \inst3|inst|Add12~39\);

\inst3|inst|Add12~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add12~40_combout\ = (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[20]~75_combout\ $ \inst7|inst3|Q_internal\(20) $ !\inst3|inst|Add12~39\) # GND
-- \inst3|inst|Add12~41\ = CARRY(\inst3|inst3|LPM_MUX_component|auto_generated|result_node[20]~75_combout\ & (\inst7|inst3|Q_internal\(20) # !\inst3|inst|Add12~39\) # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[20]~75_combout\ & 
-- \inst7|inst3|Q_internal\(20) & !\inst3|inst|Add12~39\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[20]~75_combout\,
	datab => \inst7|inst3|Q_internal\(20),
	datad => VCC,
	cin => \inst3|inst|Add12~39\,
	combout => \inst3|inst|Add12~40_combout\,
	cout => \inst3|inst|Add12~41\);

\inst3|inst|Add12~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add12~44_combout\ = (\inst7|inst3|Q_internal\(22) $ \inst3|inst3|LPM_MUX_component|auto_generated|result_node[22]~73_combout\ $ !\inst3|inst|Add12~43\) # GND
-- \inst3|inst|Add12~45\ = CARRY(\inst7|inst3|Q_internal\(22) & (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[22]~73_combout\ # !\inst3|inst|Add12~43\) # !\inst7|inst3|Q_internal\(22) & 
-- \inst3|inst3|LPM_MUX_component|auto_generated|result_node[22]~73_combout\ & !\inst3|inst|Add12~43\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(22),
	datab => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[22]~73_combout\,
	datad => VCC,
	cin => \inst3|inst|Add12~43\,
	combout => \inst3|inst|Add12~44_combout\,
	cout => \inst3|inst|Add12~45\);

\inst3|inst|Add12~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add12~46_combout\ = \inst7|inst3|Q_internal\(23) & (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[23]~72_combout\ & \inst3|inst|Add12~45\ & VCC # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[23]~72_combout\ & 
-- !\inst3|inst|Add12~45\) # !\inst7|inst3|Q_internal\(23) & (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[23]~72_combout\ & !\inst3|inst|Add12~45\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[23]~72_combout\ & 
-- (\inst3|inst|Add12~45\ # GND))
-- \inst3|inst|Add12~47\ = CARRY(\inst7|inst3|Q_internal\(23) & !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[23]~72_combout\ & !\inst3|inst|Add12~45\ # !\inst7|inst3|Q_internal\(23) & (!\inst3|inst|Add12~45\ # 
-- !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[23]~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(23),
	datab => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[23]~72_combout\,
	datad => VCC,
	cin => \inst3|inst|Add12~45\,
	combout => \inst3|inst|Add12~46_combout\,
	cout => \inst3|inst|Add12~47\);

\inst3|inst|Add12~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add12~48_combout\ = (\inst7|inst3|Q_internal\(24) $ \inst3|inst3|LPM_MUX_component|auto_generated|result_node[24]~71_combout\ $ !\inst3|inst|Add12~47\) # GND
-- \inst3|inst|Add12~49\ = CARRY(\inst7|inst3|Q_internal\(24) & (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[24]~71_combout\ # !\inst3|inst|Add12~47\) # !\inst7|inst3|Q_internal\(24) & 
-- \inst3|inst3|LPM_MUX_component|auto_generated|result_node[24]~71_combout\ & !\inst3|inst|Add12~47\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(24),
	datab => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[24]~71_combout\,
	datad => VCC,
	cin => \inst3|inst|Add12~47\,
	combout => \inst3|inst|Add12~48_combout\,
	cout => \inst3|inst|Add12~49\);

\inst3|inst|Add12~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add12~50_combout\ = \inst3|inst3|LPM_MUX_component|auto_generated|result_node[25]~70_combout\ & (\inst7|inst3|Q_internal\(25) & \inst3|inst|Add12~49\ & VCC # !\inst7|inst3|Q_internal\(25) & !\inst3|inst|Add12~49\) # 
-- !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[25]~70_combout\ & (\inst7|inst3|Q_internal\(25) & !\inst3|inst|Add12~49\ # !\inst7|inst3|Q_internal\(25) & (\inst3|inst|Add12~49\ # GND))
-- \inst3|inst|Add12~51\ = CARRY(\inst3|inst3|LPM_MUX_component|auto_generated|result_node[25]~70_combout\ & !\inst7|inst3|Q_internal\(25) & !\inst3|inst|Add12~49\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[25]~70_combout\ & 
-- (!\inst3|inst|Add12~49\ # !\inst7|inst3|Q_internal\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[25]~70_combout\,
	datab => \inst7|inst3|Q_internal\(25),
	datad => VCC,
	cin => \inst3|inst|Add12~49\,
	combout => \inst3|inst|Add12~50_combout\,
	cout => \inst3|inst|Add12~51\);

\inst3|inst|Add12~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add12~52_combout\ = (\inst7|inst3|Q_internal\(26) $ \inst3|inst3|LPM_MUX_component|auto_generated|result_node[26]~69_combout\ $ !\inst3|inst|Add12~51\) # GND
-- \inst3|inst|Add12~53\ = CARRY(\inst7|inst3|Q_internal\(26) & (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[26]~69_combout\ # !\inst3|inst|Add12~51\) # !\inst7|inst3|Q_internal\(26) & 
-- \inst3|inst3|LPM_MUX_component|auto_generated|result_node[26]~69_combout\ & !\inst3|inst|Add12~51\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(26),
	datab => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[26]~69_combout\,
	datad => VCC,
	cin => \inst3|inst|Add12~51\,
	combout => \inst3|inst|Add12~52_combout\,
	cout => \inst3|inst|Add12~53\);

\inst3|inst|Add12~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add12~54_combout\ = \inst7|inst3|Q_internal\(27) & (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[27]~68_combout\ & \inst3|inst|Add12~53\ & VCC # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[27]~68_combout\ & 
-- !\inst3|inst|Add12~53\) # !\inst7|inst3|Q_internal\(27) & (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[27]~68_combout\ & !\inst3|inst|Add12~53\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[27]~68_combout\ & 
-- (\inst3|inst|Add12~53\ # GND))
-- \inst3|inst|Add12~55\ = CARRY(\inst7|inst3|Q_internal\(27) & !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[27]~68_combout\ & !\inst3|inst|Add12~53\ # !\inst7|inst3|Q_internal\(27) & (!\inst3|inst|Add12~53\ # 
-- !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[27]~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(27),
	datab => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[27]~68_combout\,
	datad => VCC,
	cin => \inst3|inst|Add12~53\,
	combout => \inst3|inst|Add12~54_combout\,
	cout => \inst3|inst|Add12~55\);

\inst3|inst|Add12~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add12~56_combout\ = (\inst7|inst3|Q_internal\(28) $ \inst3|inst3|LPM_MUX_component|auto_generated|result_node[28]~67_combout\ $ !\inst3|inst|Add12~55\) # GND
-- \inst3|inst|Add12~57\ = CARRY(\inst7|inst3|Q_internal\(28) & (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[28]~67_combout\ # !\inst3|inst|Add12~55\) # !\inst7|inst3|Q_internal\(28) & 
-- \inst3|inst3|LPM_MUX_component|auto_generated|result_node[28]~67_combout\ & !\inst3|inst|Add12~55\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(28),
	datab => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[28]~67_combout\,
	datad => VCC,
	cin => \inst3|inst|Add12~55\,
	combout => \inst3|inst|Add12~56_combout\,
	cout => \inst3|inst|Add12~57\);

\inst3|inst|F9~777\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~777_combout\ = \inst7|inst3|Q_internal\(28) # \inst7|inst2|Q_internal\(2) & (\inst7|inst6|Q_internal\(11)) # !\inst7|inst2|Q_internal\(2) & \inst7|inst5|Q_internal\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|Q_internal\(28),
	datab => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst3|Q_internal\(28),
	datad => \inst7|inst6|Q_internal\(11),
	combout => \inst3|inst|F9~777_combout\);

\inst3|inst|F9~776\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~776_combout\ = \inst7|inst3|Q_internal\(27) # \inst7|inst2|Q_internal\(2) & (\inst7|inst6|Q_internal\(11)) # !\inst7|inst2|Q_internal\(2) & \inst7|inst5|Q_internal\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|Q_internal\(27),
	datab => \inst7|inst6|Q_internal\(11),
	datac => \inst7|inst3|Q_internal\(27),
	datad => \inst7|inst2|Q_internal\(2),
	combout => \inst3|inst|F9~776_combout\);

\inst3|inst|F9~775\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~775_combout\ = \inst7|inst3|Q_internal\(26) # \inst7|inst2|Q_internal\(2) & (\inst7|inst6|Q_internal\(11)) # !\inst7|inst2|Q_internal\(2) & \inst7|inst5|Q_internal\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|Q_internal\(26),
	datab => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst6|Q_internal\(11),
	datad => \inst7|inst3|Q_internal\(26),
	combout => \inst3|inst|F9~775_combout\);

\inst3|inst|F9~774\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~774_combout\ = \inst7|inst3|Q_internal\(25) # \inst7|inst2|Q_internal\(2) & (\inst7|inst6|Q_internal\(11)) # !\inst7|inst2|Q_internal\(2) & \inst7|inst5|Q_internal\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|Q_internal\(2),
	datab => \inst7|inst5|Q_internal\(25),
	datac => \inst7|inst6|Q_internal\(11),
	datad => \inst7|inst3|Q_internal\(25),
	combout => \inst3|inst|F9~774_combout\);

\inst3|inst|F9~771\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~771_combout\ = \inst7|inst3|Q_internal\(22) # \inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst6|Q_internal\(11),
	datab => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst3|Q_internal\(22),
	datad => \inst7|inst5|Q_internal\(22),
	combout => \inst3|inst|F9~771_combout\);

\inst3|inst|F9~770\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~770_combout\ = \inst7|inst3|Q_internal\(21) # \inst7|inst2|Q_internal\(2) & (\inst7|inst6|Q_internal\(11)) # !\inst7|inst2|Q_internal\(2) & \inst7|inst5|Q_internal\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|Q_internal\(21),
	datab => \inst7|inst6|Q_internal\(11),
	datac => \inst7|inst2|Q_internal\(2),
	datad => \inst7|inst3|Q_internal\(21),
	combout => \inst3|inst|F9~770_combout\);

\inst3|inst|F9~768\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~768_combout\ = \inst7|inst3|Q_internal\(19) # \inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|Q_internal\(2),
	datab => \inst7|inst3|Q_internal\(19),
	datac => \inst7|inst6|Q_internal\(11),
	datad => \inst7|inst5|Q_internal\(19),
	combout => \inst3|inst|F9~768_combout\);

\inst3|inst|F9~766\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~766_combout\ = \inst7|inst3|Q_internal\(17) # \inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|Q_internal\(2),
	datab => \inst7|inst6|Q_internal\(11),
	datac => \inst7|inst5|Q_internal\(17),
	datad => \inst7|inst3|Q_internal\(17),
	combout => \inst3|inst|F9~766_combout\);

\inst3|inst|F9~765\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~765_combout\ = \inst7|inst3|Q_internal\(16) # \inst7|inst2|Q_internal\(2) & (\inst7|inst6|Q_internal\(11)) # !\inst7|inst2|Q_internal\(2) & \inst7|inst5|Q_internal\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|Q_internal\(16),
	datab => \inst7|inst6|Q_internal\(11),
	datac => \inst7|inst3|Q_internal\(16),
	datad => \inst7|inst2|Q_internal\(2),
	combout => \inst3|inst|F9~765_combout\);

\inst3|inst|F9~764\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~764_combout\ = \inst7|inst3|Q_internal\(15) # \inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(15),
	datab => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst6|Q_internal\(11),
	datad => \inst7|inst5|Q_internal\(15),
	combout => \inst3|inst|F9~764_combout\);

\inst3|inst|F9~763\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~763_combout\ = \inst7|inst3|Q_internal\(14) # \inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|Q_internal\(2),
	datab => \inst7|inst6|Q_internal\(11),
	datac => \inst7|inst5|Q_internal\(14),
	datad => \inst7|inst3|Q_internal\(14),
	combout => \inst3|inst|F9~763_combout\);

\inst3|inst|F9~759\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~759_combout\ = \inst7|inst3|Q_internal\(10) # \inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(10) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|Q_internal\(2),
	datab => \inst7|inst6|Q_internal\(10),
	datac => \inst7|inst3|Q_internal\(10),
	datad => \inst7|inst5|Q_internal\(10),
	combout => \inst3|inst|F9~759_combout\);

\inst3|inst|F9~758\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~758_combout\ = \inst7|inst3|Q_internal\(9) # \inst7|inst2|Q_internal\(2) & (\inst7|inst6|Q_internal\(9)) # !\inst7|inst2|Q_internal\(2) & \inst7|inst5|Q_internal\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|Q_internal\(9),
	datab => \inst7|inst6|Q_internal\(9),
	datac => \inst7|inst2|Q_internal\(2),
	datad => \inst7|inst3|Q_internal\(9),
	combout => \inst3|inst|F9~758_combout\);

\inst3|inst|F9~757\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~757_combout\ = \inst7|inst3|Q_internal\(8) # \inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(8) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(8),
	datab => \inst7|inst6|Q_internal\(8),
	datac => \inst7|inst2|Q_internal\(2),
	datad => \inst7|inst5|Q_internal\(8),
	combout => \inst3|inst|F9~757_combout\);

\inst3|inst|F9~750\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~750_combout\ = \inst7|inst3|Q_internal\(1) # \inst7|inst2|Q_internal\(2) & (\inst7|inst6|Q_internal\(1)) # !\inst7|inst2|Q_internal\(2) & \inst7|inst5|Q_internal\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|Q_internal\(1),
	datab => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst6|Q_internal\(1),
	datad => \inst7|inst3|Q_internal\(1),
	combout => \inst3|inst|F9~750_combout\);

\inst3|inst|F9~749\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~749_combout\ = \inst7|inst3|Q_internal\(0) # \inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(0) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst6|Q_internal\(0),
	datab => \inst7|inst5|Q_internal\(0),
	datac => \inst7|inst2|Q_internal\(2),
	datad => \inst7|inst3|Q_internal\(0),
	combout => \inst3|inst|F9~749_combout\);

\inst3|inst|Add18~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add18~0_combout\ = \inst7|inst3|Q_internal\(0) & (\inst3|inst|F9~749_combout\ $ VCC) # !\inst7|inst3|Q_internal\(0) & \inst3|inst|F9~749_combout\ & VCC
-- \inst3|inst|Add18~1\ = CARRY(\inst7|inst3|Q_internal\(0) & \inst3|inst|F9~749_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(0),
	datab => \inst3|inst|F9~749_combout\,
	datad => VCC,
	combout => \inst3|inst|Add18~0_combout\,
	cout => \inst3|inst|Add18~1\);

\inst3|inst|Add18~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add18~6_combout\ = \inst3|inst|F9~752_combout\ & (\inst7|inst3|Q_internal\(3) & \inst3|inst|Add18~5\ & VCC # !\inst7|inst3|Q_internal\(3) & !\inst3|inst|Add18~5\) # !\inst3|inst|F9~752_combout\ & (\inst7|inst3|Q_internal\(3) & 
-- !\inst3|inst|Add18~5\ # !\inst7|inst3|Q_internal\(3) & (\inst3|inst|Add18~5\ # GND))
-- \inst3|inst|Add18~7\ = CARRY(\inst3|inst|F9~752_combout\ & !\inst7|inst3|Q_internal\(3) & !\inst3|inst|Add18~5\ # !\inst3|inst|F9~752_combout\ & (!\inst3|inst|Add18~5\ # !\inst7|inst3|Q_internal\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~752_combout\,
	datab => \inst7|inst3|Q_internal\(3),
	datad => VCC,
	cin => \inst3|inst|Add18~5\,
	combout => \inst3|inst|Add18~6_combout\,
	cout => \inst3|inst|Add18~7\);

\inst3|inst|Add18~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add18~12_combout\ = (\inst3|inst|F9~755_combout\ $ \inst7|inst3|Q_internal\(6) $ !\inst3|inst|Add18~11\) # GND
-- \inst3|inst|Add18~13\ = CARRY(\inst3|inst|F9~755_combout\ & (\inst7|inst3|Q_internal\(6) # !\inst3|inst|Add18~11\) # !\inst3|inst|F9~755_combout\ & \inst7|inst3|Q_internal\(6) & !\inst3|inst|Add18~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~755_combout\,
	datab => \inst7|inst3|Q_internal\(6),
	datad => VCC,
	cin => \inst3|inst|Add18~11\,
	combout => \inst3|inst|Add18~12_combout\,
	cout => \inst3|inst|Add18~13\);

\inst3|inst|Add18~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add18~16_combout\ = (\inst7|inst3|Q_internal\(8) $ \inst3|inst|F9~757_combout\ $ !\inst3|inst|Add18~15\) # GND
-- \inst3|inst|Add18~17\ = CARRY(\inst7|inst3|Q_internal\(8) & (\inst3|inst|F9~757_combout\ # !\inst3|inst|Add18~15\) # !\inst7|inst3|Q_internal\(8) & \inst3|inst|F9~757_combout\ & !\inst3|inst|Add18~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(8),
	datab => \inst3|inst|F9~757_combout\,
	datad => VCC,
	cin => \inst3|inst|Add18~15\,
	combout => \inst3|inst|Add18~16_combout\,
	cout => \inst3|inst|Add18~17\);

\inst3|inst|Add18~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add18~22_combout\ = \inst3|inst|F9~760_combout\ & (\inst7|inst3|Q_internal\(11) & \inst3|inst|Add18~21\ & VCC # !\inst7|inst3|Q_internal\(11) & !\inst3|inst|Add18~21\) # !\inst3|inst|F9~760_combout\ & (\inst7|inst3|Q_internal\(11) & 
-- !\inst3|inst|Add18~21\ # !\inst7|inst3|Q_internal\(11) & (\inst3|inst|Add18~21\ # GND))
-- \inst3|inst|Add18~23\ = CARRY(\inst3|inst|F9~760_combout\ & !\inst7|inst3|Q_internal\(11) & !\inst3|inst|Add18~21\ # !\inst3|inst|F9~760_combout\ & (!\inst3|inst|Add18~21\ # !\inst7|inst3|Q_internal\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~760_combout\,
	datab => \inst7|inst3|Q_internal\(11),
	datad => VCC,
	cin => \inst3|inst|Add18~21\,
	combout => \inst3|inst|Add18~22_combout\,
	cout => \inst3|inst|Add18~23\);

\inst3|inst|Add18~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add18~26_combout\ = \inst3|inst|F9~762_combout\ & (\inst7|inst3|Q_internal\(13) & \inst3|inst|Add18~25\ & VCC # !\inst7|inst3|Q_internal\(13) & !\inst3|inst|Add18~25\) # !\inst3|inst|F9~762_combout\ & (\inst7|inst3|Q_internal\(13) & 
-- !\inst3|inst|Add18~25\ # !\inst7|inst3|Q_internal\(13) & (\inst3|inst|Add18~25\ # GND))
-- \inst3|inst|Add18~27\ = CARRY(\inst3|inst|F9~762_combout\ & !\inst7|inst3|Q_internal\(13) & !\inst3|inst|Add18~25\ # !\inst3|inst|F9~762_combout\ & (!\inst3|inst|Add18~25\ # !\inst7|inst3|Q_internal\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~762_combout\,
	datab => \inst7|inst3|Q_internal\(13),
	datad => VCC,
	cin => \inst3|inst|Add18~25\,
	combout => \inst3|inst|Add18~26_combout\,
	cout => \inst3|inst|Add18~27\);

\inst3|inst|Add18~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add18~28_combout\ = (\inst7|inst3|Q_internal\(14) $ \inst3|inst|F9~763_combout\ $ !\inst3|inst|Add18~27\) # GND
-- \inst3|inst|Add18~29\ = CARRY(\inst7|inst3|Q_internal\(14) & (\inst3|inst|F9~763_combout\ # !\inst3|inst|Add18~27\) # !\inst7|inst3|Q_internal\(14) & \inst3|inst|F9~763_combout\ & !\inst3|inst|Add18~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(14),
	datab => \inst3|inst|F9~763_combout\,
	datad => VCC,
	cin => \inst3|inst|Add18~27\,
	combout => \inst3|inst|Add18~28_combout\,
	cout => \inst3|inst|Add18~29\);

\inst3|inst|Add18~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add18~30_combout\ = \inst7|inst3|Q_internal\(15) & (\inst3|inst|F9~764_combout\ & \inst3|inst|Add18~29\ & VCC # !\inst3|inst|F9~764_combout\ & !\inst3|inst|Add18~29\) # !\inst7|inst3|Q_internal\(15) & (\inst3|inst|F9~764_combout\ & 
-- !\inst3|inst|Add18~29\ # !\inst3|inst|F9~764_combout\ & (\inst3|inst|Add18~29\ # GND))
-- \inst3|inst|Add18~31\ = CARRY(\inst7|inst3|Q_internal\(15) & !\inst3|inst|F9~764_combout\ & !\inst3|inst|Add18~29\ # !\inst7|inst3|Q_internal\(15) & (!\inst3|inst|Add18~29\ # !\inst3|inst|F9~764_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(15),
	datab => \inst3|inst|F9~764_combout\,
	datad => VCC,
	cin => \inst3|inst|Add18~29\,
	combout => \inst3|inst|Add18~30_combout\,
	cout => \inst3|inst|Add18~31\);

\inst3|inst|Add18~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add18~32_combout\ = (\inst7|inst3|Q_internal\(16) $ \inst3|inst|F9~765_combout\ $ !\inst3|inst|Add18~31\) # GND
-- \inst3|inst|Add18~33\ = CARRY(\inst7|inst3|Q_internal\(16) & (\inst3|inst|F9~765_combout\ # !\inst3|inst|Add18~31\) # !\inst7|inst3|Q_internal\(16) & \inst3|inst|F9~765_combout\ & !\inst3|inst|Add18~31\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(16),
	datab => \inst3|inst|F9~765_combout\,
	datad => VCC,
	cin => \inst3|inst|Add18~31\,
	combout => \inst3|inst|Add18~32_combout\,
	cout => \inst3|inst|Add18~33\);

\inst3|inst|Add18~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add18~36_combout\ = (\inst3|inst|F9~767_combout\ $ \inst7|inst3|Q_internal\(18) $ !\inst3|inst|Add18~35\) # GND
-- \inst3|inst|Add18~37\ = CARRY(\inst3|inst|F9~767_combout\ & (\inst7|inst3|Q_internal\(18) # !\inst3|inst|Add18~35\) # !\inst3|inst|F9~767_combout\ & \inst7|inst3|Q_internal\(18) & !\inst3|inst|Add18~35\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~767_combout\,
	datab => \inst7|inst3|Q_internal\(18),
	datad => VCC,
	cin => \inst3|inst|Add18~35\,
	combout => \inst3|inst|Add18~36_combout\,
	cout => \inst3|inst|Add18~37\);

\inst3|inst|Add18~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add18~38_combout\ = \inst7|inst3|Q_internal\(19) & (\inst3|inst|F9~768_combout\ & \inst3|inst|Add18~37\ & VCC # !\inst3|inst|F9~768_combout\ & !\inst3|inst|Add18~37\) # !\inst7|inst3|Q_internal\(19) & (\inst3|inst|F9~768_combout\ & 
-- !\inst3|inst|Add18~37\ # !\inst3|inst|F9~768_combout\ & (\inst3|inst|Add18~37\ # GND))
-- \inst3|inst|Add18~39\ = CARRY(\inst7|inst3|Q_internal\(19) & !\inst3|inst|F9~768_combout\ & !\inst3|inst|Add18~37\ # !\inst7|inst3|Q_internal\(19) & (!\inst3|inst|Add18~37\ # !\inst3|inst|F9~768_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(19),
	datab => \inst3|inst|F9~768_combout\,
	datad => VCC,
	cin => \inst3|inst|Add18~37\,
	combout => \inst3|inst|Add18~38_combout\,
	cout => \inst3|inst|Add18~39\);

\inst3|inst|Add18~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add18~40_combout\ = (\inst3|inst|F9~769_combout\ $ \inst7|inst3|Q_internal\(20) $ !\inst3|inst|Add18~39\) # GND
-- \inst3|inst|Add18~41\ = CARRY(\inst3|inst|F9~769_combout\ & (\inst7|inst3|Q_internal\(20) # !\inst3|inst|Add18~39\) # !\inst3|inst|F9~769_combout\ & \inst7|inst3|Q_internal\(20) & !\inst3|inst|Add18~39\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~769_combout\,
	datab => \inst7|inst3|Q_internal\(20),
	datad => VCC,
	cin => \inst3|inst|Add18~39\,
	combout => \inst3|inst|Add18~40_combout\,
	cout => \inst3|inst|Add18~41\);

\inst3|inst|Add18~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add18~42_combout\ = \inst7|inst3|Q_internal\(21) & (\inst3|inst|F9~770_combout\ & \inst3|inst|Add18~41\ & VCC # !\inst3|inst|F9~770_combout\ & !\inst3|inst|Add18~41\) # !\inst7|inst3|Q_internal\(21) & (\inst3|inst|F9~770_combout\ & 
-- !\inst3|inst|Add18~41\ # !\inst3|inst|F9~770_combout\ & (\inst3|inst|Add18~41\ # GND))
-- \inst3|inst|Add18~43\ = CARRY(\inst7|inst3|Q_internal\(21) & !\inst3|inst|F9~770_combout\ & !\inst3|inst|Add18~41\ # !\inst7|inst3|Q_internal\(21) & (!\inst3|inst|Add18~41\ # !\inst3|inst|F9~770_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(21),
	datab => \inst3|inst|F9~770_combout\,
	datad => VCC,
	cin => \inst3|inst|Add18~41\,
	combout => \inst3|inst|Add18~42_combout\,
	cout => \inst3|inst|Add18~43\);

\inst3|inst|Add18~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add18~44_combout\ = (\inst7|inst3|Q_internal\(22) $ \inst3|inst|F9~771_combout\ $ !\inst3|inst|Add18~43\) # GND
-- \inst3|inst|Add18~45\ = CARRY(\inst7|inst3|Q_internal\(22) & (\inst3|inst|F9~771_combout\ # !\inst3|inst|Add18~43\) # !\inst7|inst3|Q_internal\(22) & \inst3|inst|F9~771_combout\ & !\inst3|inst|Add18~43\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(22),
	datab => \inst3|inst|F9~771_combout\,
	datad => VCC,
	cin => \inst3|inst|Add18~43\,
	combout => \inst3|inst|Add18~44_combout\,
	cout => \inst3|inst|Add18~45\);

\inst3|inst|Add18~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add18~48_combout\ = (\inst3|inst|F9~773_combout\ $ \inst7|inst3|Q_internal\(24) $ !\inst3|inst|Add18~47\) # GND
-- \inst3|inst|Add18~49\ = CARRY(\inst3|inst|F9~773_combout\ & (\inst7|inst3|Q_internal\(24) # !\inst3|inst|Add18~47\) # !\inst3|inst|F9~773_combout\ & \inst7|inst3|Q_internal\(24) & !\inst3|inst|Add18~47\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~773_combout\,
	datab => \inst7|inst3|Q_internal\(24),
	datad => VCC,
	cin => \inst3|inst|Add18~47\,
	combout => \inst3|inst|Add18~48_combout\,
	cout => \inst3|inst|Add18~49\);

\inst3|inst|Add18~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add18~50_combout\ = \inst7|inst3|Q_internal\(25) & (\inst3|inst|F9~774_combout\ & \inst3|inst|Add18~49\ & VCC # !\inst3|inst|F9~774_combout\ & !\inst3|inst|Add18~49\) # !\inst7|inst3|Q_internal\(25) & (\inst3|inst|F9~774_combout\ & 
-- !\inst3|inst|Add18~49\ # !\inst3|inst|F9~774_combout\ & (\inst3|inst|Add18~49\ # GND))
-- \inst3|inst|Add18~51\ = CARRY(\inst7|inst3|Q_internal\(25) & !\inst3|inst|F9~774_combout\ & !\inst3|inst|Add18~49\ # !\inst7|inst3|Q_internal\(25) & (!\inst3|inst|Add18~49\ # !\inst3|inst|F9~774_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(25),
	datab => \inst3|inst|F9~774_combout\,
	datad => VCC,
	cin => \inst3|inst|Add18~49\,
	combout => \inst3|inst|Add18~50_combout\,
	cout => \inst3|inst|Add18~51\);

\inst3|inst|Add18~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add18~52_combout\ = (\inst7|inst3|Q_internal\(26) $ \inst3|inst|F9~775_combout\ $ !\inst3|inst|Add18~51\) # GND
-- \inst3|inst|Add18~53\ = CARRY(\inst7|inst3|Q_internal\(26) & (\inst3|inst|F9~775_combout\ # !\inst3|inst|Add18~51\) # !\inst7|inst3|Q_internal\(26) & \inst3|inst|F9~775_combout\ & !\inst3|inst|Add18~51\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(26),
	datab => \inst3|inst|F9~775_combout\,
	datad => VCC,
	cin => \inst3|inst|Add18~51\,
	combout => \inst3|inst|Add18~52_combout\,
	cout => \inst3|inst|Add18~53\);

\inst3|inst|Add18~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add18~56_combout\ = (\inst7|inst3|Q_internal\(28) $ \inst3|inst|F9~777_combout\ $ !\inst3|inst|Add18~55\) # GND
-- \inst3|inst|Add18~57\ = CARRY(\inst7|inst3|Q_internal\(28) & (\inst3|inst|F9~777_combout\ # !\inst3|inst|Add18~55\) # !\inst7|inst3|Q_internal\(28) & \inst3|inst|F9~777_combout\ & !\inst3|inst|Add18~55\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(28),
	datab => \inst3|inst|F9~777_combout\,
	datad => VCC,
	cin => \inst3|inst|Add18~55\,
	combout => \inst3|inst|Add18~56_combout\,
	cout => \inst3|inst|Add18~57\);

\inst3|inst|F9~223\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~223_combout\ = \inst7|inst3|Q_internal\(27) & (\inst7|inst2|Q_internal\(2) & (!\inst7|inst6|Q_internal\(11)) # !\inst7|inst2|Q_internal\(2) & !\inst7|inst5|Q_internal\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|Q_internal\(27),
	datab => \inst7|inst6|Q_internal\(11),
	datac => \inst7|inst3|Q_internal\(27),
	datad => \inst7|inst2|Q_internal\(2),
	combout => \inst3|inst|F9~223_combout\);

\inst3|inst|F9~221\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~221_combout\ = \inst7|inst3|Q_internal\(25) & (\inst7|inst2|Q_internal\(2) & (!\inst7|inst6|Q_internal\(11)) # !\inst7|inst2|Q_internal\(2) & !\inst7|inst5|Q_internal\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|Q_internal\(2),
	datab => \inst7|inst5|Q_internal\(25),
	datac => \inst7|inst6|Q_internal\(11),
	datad => \inst7|inst3|Q_internal\(25),
	combout => \inst3|inst|F9~221_combout\);

\inst3|inst|F9~220\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~220_combout\ = \inst7|inst3|Q_internal\(24) & (\inst7|inst2|Q_internal\(2) & !\inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (!\inst7|inst5|Q_internal\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst6|Q_internal\(11),
	datab => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst3|Q_internal\(24),
	datad => \inst7|inst5|Q_internal\(24),
	combout => \inst3|inst|F9~220_combout\);

\inst3|inst|F9~772\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~772_combout\ = \inst7|inst3|Q_internal\(23) # \inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(23),
	datab => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst6|Q_internal\(11),
	datad => \inst7|inst5|Q_internal\(23),
	combout => \inst3|inst|F9~772_combout\);

\inst3|inst|F9~218\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~218_combout\ = \inst7|inst3|Q_internal\(22) & (\inst7|inst2|Q_internal\(2) & !\inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (!\inst7|inst5|Q_internal\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst6|Q_internal\(11),
	datab => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst3|Q_internal\(22),
	datad => \inst7|inst5|Q_internal\(22),
	combout => \inst3|inst|F9~218_combout\);

\inst3|inst|F9~217\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~217_combout\ = \inst7|inst3|Q_internal\(21) & (\inst7|inst2|Q_internal\(2) & (!\inst7|inst6|Q_internal\(11)) # !\inst7|inst2|Q_internal\(2) & !\inst7|inst5|Q_internal\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|Q_internal\(21),
	datab => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst6|Q_internal\(11),
	datad => \inst7|inst3|Q_internal\(21),
	combout => \inst3|inst|F9~217_combout\);

\inst3|inst|F9~769\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~769_combout\ = \inst7|inst3|Q_internal\(20) # \inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst6|Q_internal\(11),
	datab => \inst7|inst5|Q_internal\(20),
	datac => \inst7|inst2|Q_internal\(2),
	datad => \inst7|inst3|Q_internal\(20),
	combout => \inst3|inst|F9~769_combout\);

\inst3|inst|F9~767\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~767_combout\ = \inst7|inst3|Q_internal\(18) # \inst7|inst2|Q_internal\(2) & (\inst7|inst6|Q_internal\(11)) # !\inst7|inst2|Q_internal\(2) & \inst7|inst5|Q_internal\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|Q_internal\(18),
	datab => \inst7|inst3|Q_internal\(18),
	datac => \inst7|inst6|Q_internal\(11),
	datad => \inst7|inst2|Q_internal\(2),
	combout => \inst3|inst|F9~767_combout\);

\inst3|inst|F9~209\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~209_combout\ = \inst7|inst3|Q_internal\(13) & (\inst7|inst2|Q_internal\(2) & !\inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (!\inst7|inst5|Q_internal\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|Q_internal\(2),
	datab => \inst7|inst6|Q_internal\(11),
	datac => \inst7|inst3|Q_internal\(13),
	datad => \inst7|inst5|Q_internal\(13),
	combout => \inst3|inst|F9~209_combout\);

\inst3|inst|F9~208\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~208_combout\ = \inst7|inst3|Q_internal\(12) & (\inst7|inst2|Q_internal\(2) & !\inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (!\inst7|inst5|Q_internal\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(12),
	datab => \inst7|inst6|Q_internal\(11),
	datac => \inst7|inst5|Q_internal\(12),
	datad => \inst7|inst2|Q_internal\(2),
	combout => \inst3|inst|F9~208_combout\);

\inst3|inst|F9~760\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~760_combout\ = \inst7|inst3|Q_internal\(11) # \inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|Q_internal\(2),
	datab => \inst7|inst6|Q_internal\(11),
	datac => \inst7|inst3|Q_internal\(11),
	datad => \inst7|inst5|Q_internal\(11),
	combout => \inst3|inst|F9~760_combout\);

\inst3|inst|F9~206\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~206_combout\ = \inst7|inst3|Q_internal\(10) & (\inst7|inst2|Q_internal\(2) & !\inst7|inst6|Q_internal\(10) # !\inst7|inst2|Q_internal\(2) & (!\inst7|inst5|Q_internal\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|Q_internal\(2),
	datab => \inst7|inst6|Q_internal\(10),
	datac => \inst7|inst3|Q_internal\(10),
	datad => \inst7|inst5|Q_internal\(10),
	combout => \inst3|inst|F9~206_combout\);

\inst3|inst|F9~205\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~205_combout\ = \inst7|inst3|Q_internal\(9) & (\inst7|inst2|Q_internal\(2) & (!\inst7|inst6|Q_internal\(9)) # !\inst7|inst2|Q_internal\(2) & !\inst7|inst5|Q_internal\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|Q_internal\(9),
	datab => \inst7|inst6|Q_internal\(9),
	datac => \inst7|inst2|Q_internal\(2),
	datad => \inst7|inst3|Q_internal\(9),
	combout => \inst3|inst|F9~205_combout\);

\inst3|inst|F9~756\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~756_combout\ = \inst7|inst3|Q_internal\(7) # \inst7|inst2|Q_internal\(2) & (\inst7|inst6|Q_internal\(7)) # !\inst7|inst2|Q_internal\(2) & \inst7|inst5|Q_internal\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|Q_internal\(7),
	datab => \inst7|inst6|Q_internal\(7),
	datac => \inst7|inst3|Q_internal\(7),
	datad => \inst7|inst2|Q_internal\(2),
	combout => \inst3|inst|F9~756_combout\);

\inst3|inst|F9~202\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~202_combout\ = \inst7|inst3|Q_internal\(6) & (\inst7|inst2|Q_internal\(2) & !\inst7|inst6|Q_internal\(6) # !\inst7|inst2|Q_internal\(2) & (!\inst7|inst5|Q_internal\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(6),
	datab => \inst7|inst6|Q_internal\(6),
	datac => \inst7|inst2|Q_internal\(2),
	datad => \inst7|inst5|Q_internal\(6),
	combout => \inst3|inst|F9~202_combout\);

\inst|inst2|Mux26~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst|inst2|Mux26~1_combout\ = \inst|inst2|Mux26~0_combout\ & \inst5|inst1|Q_internal\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst2|Mux26~0_combout\,
	datac => \inst5|inst1|Q_internal\(25),
	combout => \inst|inst2|Mux26~1_combout\);

\inst7|inst6|Q_internal[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst|inst2|Mux26~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst6|Q_internal\(5));

\inst3|inst|F9~201\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~201_combout\ = \inst7|inst3|Q_internal\(5) & (\inst7|inst2|Q_internal\(2) & !\inst7|inst6|Q_internal\(5) # !\inst7|inst2|Q_internal\(2) & (!\inst7|inst5|Q_internal\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|Q_internal\(2),
	datab => \inst7|inst6|Q_internal\(5),
	datac => \inst7|inst5|Q_internal\(5),
	datad => \inst7|inst3|Q_internal\(5),
	combout => \inst3|inst|F9~201_combout\);

\PC_INPUT[11]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_INPUT(11),
	o => \PC_INPUT[11]~input_o\);

\inst2|inst3|altsyncram_component|auto_generated|ram_block1a10\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/asus/Desktop/SRC/INS_MEM_INIT.mif",
	init_file_layout => "port_a",
	logical_ram_name => "part1:inst2|lpm_ram_dq2:inst3|altsyncram:altsyncram_component|altsyncram_8lk1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \WREN~input_o\,
	portare => VCC,
	clk0 => \CLK1/2~inputclkctrl_outclk\,
	portadatain => \inst2|inst3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \inst2|inst3|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|inst3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

\inst5|inst1|Q_internal[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst5|inst1|Q_internal[11]~feeder_combout\ = \inst2|inst3|altsyncram_component|auto_generated|q_a\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|inst3|altsyncram_component|auto_generated|q_a\(11),
	combout => \inst5|inst1|Q_internal[11]~feeder_combout\);

\inst5|inst1|Q_internal[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst5|inst1|Q_internal[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst1|Q_internal\(11));

\inst|inst2|Mux27~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst|inst2|Mux27~0_combout\ = \inst|inst2|Mux26~0_combout\ & (\inst5|inst1|Q_internal\(5) & (\inst5|inst1|Q_internal\(11)) # !\inst5|inst1|Q_internal\(5) & \inst5|inst1|Q_internal\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|inst1|Q_internal\(24),
	datab => \inst5|inst1|Q_internal\(5),
	datac => \inst5|inst1|Q_internal\(11),
	datad => \inst|inst2|Mux26~0_combout\,
	combout => \inst|inst2|Mux27~0_combout\);

\inst7|inst6|Q_internal[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst|inst2|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst6|Q_internal\(4));

\inst3|inst|F9~200\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~200_combout\ = \inst7|inst3|Q_internal\(4) & (\inst7|inst2|Q_internal\(2) & !\inst7|inst6|Q_internal\(4) # !\inst7|inst2|Q_internal\(2) & (!\inst7|inst5|Q_internal\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|Q_internal\(2),
	datab => \inst7|inst6|Q_internal\(4),
	datac => \inst7|inst5|Q_internal\(4),
	datad => \inst7|inst3|Q_internal\(4),
	combout => \inst3|inst|F9~200_combout\);

\inst3|inst|F9~199\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~199_combout\ = \inst7|inst3|Q_internal\(3) & (\inst7|inst2|Q_internal\(2) & !\inst7|inst6|Q_internal\(3) # !\inst7|inst2|Q_internal\(2) & (!\inst7|inst5|Q_internal\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst6|Q_internal\(3),
	datab => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst3|Q_internal\(3),
	datad => \inst7|inst5|Q_internal\(3),
	combout => \inst3|inst|F9~199_combout\);

\inst3|inst|F9~751\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~751_combout\ = \inst7|inst3|Q_internal\(2) # \inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(2) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst6|Q_internal\(2),
	datab => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst5|Q_internal\(2),
	datad => \inst7|inst3|Q_internal\(2),
	combout => \inst3|inst|F9~751_combout\);

\inst3|inst|Add5~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add5~4_combout\ = (\inst3|inst|F9~198_combout\ $ \inst3|inst|F9~751_combout\ $ !\inst3|inst|Add5~3\) # GND
-- \inst3|inst|Add5~5\ = CARRY(\inst3|inst|F9~198_combout\ & (\inst3|inst|F9~751_combout\ # !\inst3|inst|Add5~3\) # !\inst3|inst|F9~198_combout\ & \inst3|inst|F9~751_combout\ & !\inst3|inst|Add5~3\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~198_combout\,
	datab => \inst3|inst|F9~751_combout\,
	datad => VCC,
	cin => \inst3|inst|Add5~3\,
	combout => \inst3|inst|Add5~4_combout\,
	cout => \inst3|inst|Add5~5\);

\inst3|inst|Add5~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add5~10_combout\ = \inst3|inst|F9~754_combout\ & (\inst3|inst|F9~201_combout\ & \inst3|inst|Add5~9\ & VCC # !\inst3|inst|F9~201_combout\ & !\inst3|inst|Add5~9\) # !\inst3|inst|F9~754_combout\ & (\inst3|inst|F9~201_combout\ & 
-- !\inst3|inst|Add5~9\ # !\inst3|inst|F9~201_combout\ & (\inst3|inst|Add5~9\ # GND))
-- \inst3|inst|Add5~11\ = CARRY(\inst3|inst|F9~754_combout\ & !\inst3|inst|F9~201_combout\ & !\inst3|inst|Add5~9\ # !\inst3|inst|F9~754_combout\ & (!\inst3|inst|Add5~9\ # !\inst3|inst|F9~201_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~754_combout\,
	datab => \inst3|inst|F9~201_combout\,
	datad => VCC,
	cin => \inst3|inst|Add5~9\,
	combout => \inst3|inst|Add5~10_combout\,
	cout => \inst3|inst|Add5~11\);

\inst3|inst|Add5~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add5~18_combout\ = \inst3|inst|F9~758_combout\ & (\inst3|inst|F9~205_combout\ & \inst3|inst|Add5~17\ & VCC # !\inst3|inst|F9~205_combout\ & !\inst3|inst|Add5~17\) # !\inst3|inst|F9~758_combout\ & (\inst3|inst|F9~205_combout\ & 
-- !\inst3|inst|Add5~17\ # !\inst3|inst|F9~205_combout\ & (\inst3|inst|Add5~17\ # GND))
-- \inst3|inst|Add5~19\ = CARRY(\inst3|inst|F9~758_combout\ & !\inst3|inst|F9~205_combout\ & !\inst3|inst|Add5~17\ # !\inst3|inst|F9~758_combout\ & (!\inst3|inst|Add5~17\ # !\inst3|inst|F9~205_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~758_combout\,
	datab => \inst3|inst|F9~205_combout\,
	datad => VCC,
	cin => \inst3|inst|Add5~17\,
	combout => \inst3|inst|Add5~18_combout\,
	cout => \inst3|inst|Add5~19\);

\inst3|inst|Add5~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add5~20_combout\ = (\inst3|inst|F9~759_combout\ $ \inst3|inst|F9~206_combout\ $ !\inst3|inst|Add5~19\) # GND
-- \inst3|inst|Add5~21\ = CARRY(\inst3|inst|F9~759_combout\ & (\inst3|inst|F9~206_combout\ # !\inst3|inst|Add5~19\) # !\inst3|inst|F9~759_combout\ & \inst3|inst|F9~206_combout\ & !\inst3|inst|Add5~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~759_combout\,
	datab => \inst3|inst|F9~206_combout\,
	datad => VCC,
	cin => \inst3|inst|Add5~19\,
	combout => \inst3|inst|Add5~20_combout\,
	cout => \inst3|inst|Add5~21\);

\inst3|inst|Add5~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add5~22_combout\ = \inst3|inst|F9~207_combout\ & (\inst3|inst|F9~760_combout\ & \inst3|inst|Add5~21\ & VCC # !\inst3|inst|F9~760_combout\ & !\inst3|inst|Add5~21\) # !\inst3|inst|F9~207_combout\ & (\inst3|inst|F9~760_combout\ & 
-- !\inst3|inst|Add5~21\ # !\inst3|inst|F9~760_combout\ & (\inst3|inst|Add5~21\ # GND))
-- \inst3|inst|Add5~23\ = CARRY(\inst3|inst|F9~207_combout\ & !\inst3|inst|F9~760_combout\ & !\inst3|inst|Add5~21\ # !\inst3|inst|F9~207_combout\ & (!\inst3|inst|Add5~21\ # !\inst3|inst|F9~760_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~207_combout\,
	datab => \inst3|inst|F9~760_combout\,
	datad => VCC,
	cin => \inst3|inst|Add5~21\,
	combout => \inst3|inst|Add5~22_combout\,
	cout => \inst3|inst|Add5~23\);

\inst3|inst|Add5~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add5~24_combout\ = (\inst3|inst|F9~761_combout\ $ \inst3|inst|F9~208_combout\ $ !\inst3|inst|Add5~23\) # GND
-- \inst3|inst|Add5~25\ = CARRY(\inst3|inst|F9~761_combout\ & (\inst3|inst|F9~208_combout\ # !\inst3|inst|Add5~23\) # !\inst3|inst|F9~761_combout\ & \inst3|inst|F9~208_combout\ & !\inst3|inst|Add5~23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~761_combout\,
	datab => \inst3|inst|F9~208_combout\,
	datad => VCC,
	cin => \inst3|inst|Add5~23\,
	combout => \inst3|inst|Add5~24_combout\,
	cout => \inst3|inst|Add5~25\);

\inst3|inst|Add5~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add5~26_combout\ = \inst3|inst|F9~762_combout\ & (\inst3|inst|F9~209_combout\ & \inst3|inst|Add5~25\ & VCC # !\inst3|inst|F9~209_combout\ & !\inst3|inst|Add5~25\) # !\inst3|inst|F9~762_combout\ & (\inst3|inst|F9~209_combout\ & 
-- !\inst3|inst|Add5~25\ # !\inst3|inst|F9~209_combout\ & (\inst3|inst|Add5~25\ # GND))
-- \inst3|inst|Add5~27\ = CARRY(\inst3|inst|F9~762_combout\ & !\inst3|inst|F9~209_combout\ & !\inst3|inst|Add5~25\ # !\inst3|inst|F9~762_combout\ & (!\inst3|inst|Add5~25\ # !\inst3|inst|F9~209_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~762_combout\,
	datab => \inst3|inst|F9~209_combout\,
	datad => VCC,
	cin => \inst3|inst|Add5~25\,
	combout => \inst3|inst|Add5~26_combout\,
	cout => \inst3|inst|Add5~27\);

\inst3|inst|Add5~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add5~30_combout\ = \inst3|inst|F9~211_combout\ & (\inst3|inst|F9~764_combout\ & \inst3|inst|Add5~29\ & VCC # !\inst3|inst|F9~764_combout\ & !\inst3|inst|Add5~29\) # !\inst3|inst|F9~211_combout\ & (\inst3|inst|F9~764_combout\ & 
-- !\inst3|inst|Add5~29\ # !\inst3|inst|F9~764_combout\ & (\inst3|inst|Add5~29\ # GND))
-- \inst3|inst|Add5~31\ = CARRY(\inst3|inst|F9~211_combout\ & !\inst3|inst|F9~764_combout\ & !\inst3|inst|Add5~29\ # !\inst3|inst|F9~211_combout\ & (!\inst3|inst|Add5~29\ # !\inst3|inst|F9~764_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~211_combout\,
	datab => \inst3|inst|F9~764_combout\,
	datad => VCC,
	cin => \inst3|inst|Add5~29\,
	combout => \inst3|inst|Add5~30_combout\,
	cout => \inst3|inst|Add5~31\);

\inst3|inst|Add5~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add5~32_combout\ = (\inst3|inst|F9~212_combout\ $ \inst3|inst|F9~765_combout\ $ !\inst3|inst|Add5~31\) # GND
-- \inst3|inst|Add5~33\ = CARRY(\inst3|inst|F9~212_combout\ & (\inst3|inst|F9~765_combout\ # !\inst3|inst|Add5~31\) # !\inst3|inst|F9~212_combout\ & \inst3|inst|F9~765_combout\ & !\inst3|inst|Add5~31\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~212_combout\,
	datab => \inst3|inst|F9~765_combout\,
	datad => VCC,
	cin => \inst3|inst|Add5~31\,
	combout => \inst3|inst|Add5~32_combout\,
	cout => \inst3|inst|Add5~33\);

\inst3|inst|Add5~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add5~34_combout\ = \inst3|inst|F9~213_combout\ & (\inst3|inst|F9~766_combout\ & \inst3|inst|Add5~33\ & VCC # !\inst3|inst|F9~766_combout\ & !\inst3|inst|Add5~33\) # !\inst3|inst|F9~213_combout\ & (\inst3|inst|F9~766_combout\ & 
-- !\inst3|inst|Add5~33\ # !\inst3|inst|F9~766_combout\ & (\inst3|inst|Add5~33\ # GND))
-- \inst3|inst|Add5~35\ = CARRY(\inst3|inst|F9~213_combout\ & !\inst3|inst|F9~766_combout\ & !\inst3|inst|Add5~33\ # !\inst3|inst|F9~213_combout\ & (!\inst3|inst|Add5~33\ # !\inst3|inst|F9~766_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~213_combout\,
	datab => \inst3|inst|F9~766_combout\,
	datad => VCC,
	cin => \inst3|inst|Add5~33\,
	combout => \inst3|inst|Add5~34_combout\,
	cout => \inst3|inst|Add5~35\);

\inst3|inst|Add5~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add5~38_combout\ = \inst3|inst|F9~215_combout\ & (\inst3|inst|F9~768_combout\ & \inst3|inst|Add5~37\ & VCC # !\inst3|inst|F9~768_combout\ & !\inst3|inst|Add5~37\) # !\inst3|inst|F9~215_combout\ & (\inst3|inst|F9~768_combout\ & 
-- !\inst3|inst|Add5~37\ # !\inst3|inst|F9~768_combout\ & (\inst3|inst|Add5~37\ # GND))
-- \inst3|inst|Add5~39\ = CARRY(\inst3|inst|F9~215_combout\ & !\inst3|inst|F9~768_combout\ & !\inst3|inst|Add5~37\ # !\inst3|inst|F9~215_combout\ & (!\inst3|inst|Add5~37\ # !\inst3|inst|F9~768_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~215_combout\,
	datab => \inst3|inst|F9~768_combout\,
	datad => VCC,
	cin => \inst3|inst|Add5~37\,
	combout => \inst3|inst|Add5~38_combout\,
	cout => \inst3|inst|Add5~39\);

\inst3|inst|Add5~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add5~42_combout\ = \inst3|inst|F9~770_combout\ & (\inst3|inst|F9~217_combout\ & \inst3|inst|Add5~41\ & VCC # !\inst3|inst|F9~217_combout\ & !\inst3|inst|Add5~41\) # !\inst3|inst|F9~770_combout\ & (\inst3|inst|F9~217_combout\ & 
-- !\inst3|inst|Add5~41\ # !\inst3|inst|F9~217_combout\ & (\inst3|inst|Add5~41\ # GND))
-- \inst3|inst|Add5~43\ = CARRY(\inst3|inst|F9~770_combout\ & !\inst3|inst|F9~217_combout\ & !\inst3|inst|Add5~41\ # !\inst3|inst|F9~770_combout\ & (!\inst3|inst|Add5~41\ # !\inst3|inst|F9~217_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~770_combout\,
	datab => \inst3|inst|F9~217_combout\,
	datad => VCC,
	cin => \inst3|inst|Add5~41\,
	combout => \inst3|inst|Add5~42_combout\,
	cout => \inst3|inst|Add5~43\);

\inst3|inst|Add5~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add5~46_combout\ = \inst3|inst|F9~219_combout\ & (\inst3|inst|F9~772_combout\ & \inst3|inst|Add5~45\ & VCC # !\inst3|inst|F9~772_combout\ & !\inst3|inst|Add5~45\) # !\inst3|inst|F9~219_combout\ & (\inst3|inst|F9~772_combout\ & 
-- !\inst3|inst|Add5~45\ # !\inst3|inst|F9~772_combout\ & (\inst3|inst|Add5~45\ # GND))
-- \inst3|inst|Add5~47\ = CARRY(\inst3|inst|F9~219_combout\ & !\inst3|inst|F9~772_combout\ & !\inst3|inst|Add5~45\ # !\inst3|inst|F9~219_combout\ & (!\inst3|inst|Add5~45\ # !\inst3|inst|F9~772_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~219_combout\,
	datab => \inst3|inst|F9~772_combout\,
	datad => VCC,
	cin => \inst3|inst|Add5~45\,
	combout => \inst3|inst|Add5~46_combout\,
	cout => \inst3|inst|Add5~47\);

\inst3|inst|Add5~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add5~48_combout\ = (\inst3|inst|F9~773_combout\ $ \inst3|inst|F9~220_combout\ $ !\inst3|inst|Add5~47\) # GND
-- \inst3|inst|Add5~49\ = CARRY(\inst3|inst|F9~773_combout\ & (\inst3|inst|F9~220_combout\ # !\inst3|inst|Add5~47\) # !\inst3|inst|F9~773_combout\ & \inst3|inst|F9~220_combout\ & !\inst3|inst|Add5~47\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~773_combout\,
	datab => \inst3|inst|F9~220_combout\,
	datad => VCC,
	cin => \inst3|inst|Add5~47\,
	combout => \inst3|inst|Add5~48_combout\,
	cout => \inst3|inst|Add5~49\);

\inst3|inst|Add5~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add5~50_combout\ = \inst3|inst|F9~774_combout\ & (\inst3|inst|F9~221_combout\ & \inst3|inst|Add5~49\ & VCC # !\inst3|inst|F9~221_combout\ & !\inst3|inst|Add5~49\) # !\inst3|inst|F9~774_combout\ & (\inst3|inst|F9~221_combout\ & 
-- !\inst3|inst|Add5~49\ # !\inst3|inst|F9~221_combout\ & (\inst3|inst|Add5~49\ # GND))
-- \inst3|inst|Add5~51\ = CARRY(\inst3|inst|F9~774_combout\ & !\inst3|inst|F9~221_combout\ & !\inst3|inst|Add5~49\ # !\inst3|inst|F9~774_combout\ & (!\inst3|inst|Add5~49\ # !\inst3|inst|F9~221_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~774_combout\,
	datab => \inst3|inst|F9~221_combout\,
	datad => VCC,
	cin => \inst3|inst|Add5~49\,
	combout => \inst3|inst|Add5~50_combout\,
	cout => \inst3|inst|Add5~51\);

\inst3|inst|Add5~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add5~54_combout\ = \inst3|inst|F9~776_combout\ & (\inst3|inst|F9~223_combout\ & \inst3|inst|Add5~53\ & VCC # !\inst3|inst|F9~223_combout\ & !\inst3|inst|Add5~53\) # !\inst3|inst|F9~776_combout\ & (\inst3|inst|F9~223_combout\ & 
-- !\inst3|inst|Add5~53\ # !\inst3|inst|F9~223_combout\ & (\inst3|inst|Add5~53\ # GND))
-- \inst3|inst|Add5~55\ = CARRY(\inst3|inst|F9~776_combout\ & !\inst3|inst|F9~223_combout\ & !\inst3|inst|Add5~53\ # !\inst3|inst|F9~776_combout\ & (!\inst3|inst|Add5~53\ # !\inst3|inst|F9~223_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~776_combout\,
	datab => \inst3|inst|F9~223_combout\,
	datad => VCC,
	cin => \inst3|inst|Add5~53\,
	combout => \inst3|inst|Add5~54_combout\,
	cout => \inst3|inst|Add5~55\);

\inst3|inst|Add5~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add5~56_combout\ = (\inst3|inst|F9~224_combout\ $ \inst3|inst|F9~777_combout\ $ !\inst3|inst|Add5~55\) # GND
-- \inst3|inst|Add5~57\ = CARRY(\inst3|inst|F9~224_combout\ & (\inst3|inst|F9~777_combout\ # !\inst3|inst|Add5~55\) # !\inst3|inst|F9~224_combout\ & \inst3|inst|F9~777_combout\ & !\inst3|inst|Add5~55\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~224_combout\,
	datab => \inst3|inst|F9~777_combout\,
	datad => VCC,
	cin => \inst3|inst|Add5~55\,
	combout => \inst3|inst|Add5~56_combout\,
	cout => \inst3|inst|Add5~57\);

\inst3|inst|Mux4~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux4~2_combout\ = \inst3|inst1|operation\(3) & (\inst3|inst1|operation\(2)) # !\inst3|inst1|operation\(3) & (\inst3|inst1|operation\(2) & \inst3|inst|Add5~56_combout\ # !\inst3|inst1|operation\(2) & (\inst3|inst|F9~777_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst1|operation\(3),
	datab => \inst3|inst|Add5~56_combout\,
	datac => \inst3|inst|F9~777_combout\,
	datad => \inst3|inst1|operation\(2),
	combout => \inst3|inst|Mux4~2_combout\);

\inst3|inst|Mux4~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux4~3_combout\ = \inst3|inst1|operation\(3) & (\inst3|inst|Mux4~2_combout\ & (\inst3|inst|Add18~56_combout\) # !\inst3|inst|Mux4~2_combout\ & \inst3|inst|Add12~56_combout\) # !\inst3|inst1|operation\(3) & (\inst3|inst|Mux4~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst1|operation\(3),
	datab => \inst3|inst|Add12~56_combout\,
	datac => \inst3|inst|Add18~56_combout\,
	datad => \inst3|inst|Mux4~2_combout\,
	combout => \inst3|inst|Mux4~3_combout\);

\inst3|inst|Mux0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux0~2_combout\ = \inst3|inst1|operation\(2) & !\inst3|inst1|operation\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst3|inst1|operation\(2),
	datad => \inst3|inst1|operation\(0),
	combout => \inst3|inst|Mux0~2_combout\);

\inst3|inst3|LPM_MUX_component|auto_generated|result_node[12]~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst3|LPM_MUX_component|auto_generated|result_node[12]~83_combout\ = \inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst6|Q_internal\(11),
	datac => \inst7|inst5|Q_internal\(12),
	datad => \inst7|inst2|Q_internal\(2),
	combout => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[12]~83_combout\);

\inst3|inst3|LPM_MUX_component|auto_generated|result_node[5]~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst3|LPM_MUX_component|auto_generated|result_node[5]~90_combout\ = \inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(5) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst6|Q_internal\(5),
	datac => \inst7|inst2|Q_internal\(2),
	datad => \inst7|inst5|Q_internal\(5),
	combout => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[5]~90_combout\);

\inst3|inst3|LPM_MUX_component|auto_generated|result_node[4]~91\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst3|LPM_MUX_component|auto_generated|result_node[4]~91_combout\ = \inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(4) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst6|Q_internal\(4),
	datac => \inst7|inst5|Q_internal\(4),
	datad => \inst7|inst2|Q_internal\(2),
	combout => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[4]~91_combout\);

\inst3|inst|Add3~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add3~2_combout\ = \inst3|inst3|LPM_MUX_component|auto_generated|result_node[1]~94_combout\ & (\inst7|inst3|Q_internal\(1) & !\inst3|inst|Add3~1\ # !\inst7|inst3|Q_internal\(1) & (\inst3|inst|Add3~1\ # GND)) # 
-- !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[1]~94_combout\ & (\inst7|inst3|Q_internal\(1) & \inst3|inst|Add3~1\ & VCC # !\inst7|inst3|Q_internal\(1) & !\inst3|inst|Add3~1\)
-- \inst3|inst|Add3~3\ = CARRY(\inst3|inst3|LPM_MUX_component|auto_generated|result_node[1]~94_combout\ & (!\inst3|inst|Add3~1\ # !\inst7|inst3|Q_internal\(1)) # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[1]~94_combout\ & 
-- !\inst7|inst3|Q_internal\(1) & !\inst3|inst|Add3~1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[1]~94_combout\,
	datab => \inst7|inst3|Q_internal\(1),
	datad => VCC,
	cin => \inst3|inst|Add3~1\,
	combout => \inst3|inst|Add3~2_combout\,
	cout => \inst3|inst|Add3~3\);

\inst3|inst|Add3~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add3~4_combout\ = (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[2]~93_combout\ $ \inst7|inst3|Q_internal\(2) $ \inst3|inst|Add3~3\) # GND
-- \inst3|inst|Add3~5\ = CARRY(\inst3|inst3|LPM_MUX_component|auto_generated|result_node[2]~93_combout\ & \inst7|inst3|Q_internal\(2) & !\inst3|inst|Add3~3\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[2]~93_combout\ & 
-- (\inst7|inst3|Q_internal\(2) # !\inst3|inst|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[2]~93_combout\,
	datab => \inst7|inst3|Q_internal\(2),
	datad => VCC,
	cin => \inst3|inst|Add3~3\,
	combout => \inst3|inst|Add3~4_combout\,
	cout => \inst3|inst|Add3~5\);

\inst3|inst|Add3~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add3~6_combout\ = \inst7|inst3|Q_internal\(3) & (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[3]~92_combout\ & !\inst3|inst|Add3~5\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[3]~92_combout\ & \inst3|inst|Add3~5\ 
-- & VCC) # !\inst7|inst3|Q_internal\(3) & (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[3]~92_combout\ & (\inst3|inst|Add3~5\ # GND) # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[3]~92_combout\ & !\inst3|inst|Add3~5\)
-- \inst3|inst|Add3~7\ = CARRY(\inst7|inst3|Q_internal\(3) & \inst3|inst3|LPM_MUX_component|auto_generated|result_node[3]~92_combout\ & !\inst3|inst|Add3~5\ # !\inst7|inst3|Q_internal\(3) & 
-- (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[3]~92_combout\ # !\inst3|inst|Add3~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(3),
	datab => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[3]~92_combout\,
	datad => VCC,
	cin => \inst3|inst|Add3~5\,
	combout => \inst3|inst|Add3~6_combout\,
	cout => \inst3|inst|Add3~7\);

\inst3|inst|Add3~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add3~8_combout\ = (\inst7|inst3|Q_internal\(4) $ \inst3|inst3|LPM_MUX_component|auto_generated|result_node[4]~91_combout\ $ \inst3|inst|Add3~7\) # GND
-- \inst3|inst|Add3~9\ = CARRY(\inst7|inst3|Q_internal\(4) & (!\inst3|inst|Add3~7\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[4]~91_combout\) # !\inst7|inst3|Q_internal\(4) & 
-- !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[4]~91_combout\ & !\inst3|inst|Add3~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(4),
	datab => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[4]~91_combout\,
	datad => VCC,
	cin => \inst3|inst|Add3~7\,
	combout => \inst3|inst|Add3~8_combout\,
	cout => \inst3|inst|Add3~9\);

\inst3|inst|Add3~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add3~10_combout\ = \inst7|inst3|Q_internal\(5) & (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[5]~90_combout\ & !\inst3|inst|Add3~9\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[5]~90_combout\ & \inst3|inst|Add3~9\ 
-- & VCC) # !\inst7|inst3|Q_internal\(5) & (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[5]~90_combout\ & (\inst3|inst|Add3~9\ # GND) # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[5]~90_combout\ & !\inst3|inst|Add3~9\)
-- \inst3|inst|Add3~11\ = CARRY(\inst7|inst3|Q_internal\(5) & \inst3|inst3|LPM_MUX_component|auto_generated|result_node[5]~90_combout\ & !\inst3|inst|Add3~9\ # !\inst7|inst3|Q_internal\(5) & 
-- (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[5]~90_combout\ # !\inst3|inst|Add3~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(5),
	datab => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[5]~90_combout\,
	datad => VCC,
	cin => \inst3|inst|Add3~9\,
	combout => \inst3|inst|Add3~10_combout\,
	cout => \inst3|inst|Add3~11\);

\inst3|inst|Add3~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add3~12_combout\ = (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[6]~89_combout\ $ \inst7|inst3|Q_internal\(6) $ \inst3|inst|Add3~11\) # GND
-- \inst3|inst|Add3~13\ = CARRY(\inst3|inst3|LPM_MUX_component|auto_generated|result_node[6]~89_combout\ & \inst7|inst3|Q_internal\(6) & !\inst3|inst|Add3~11\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[6]~89_combout\ & 
-- (\inst7|inst3|Q_internal\(6) # !\inst3|inst|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[6]~89_combout\,
	datab => \inst7|inst3|Q_internal\(6),
	datad => VCC,
	cin => \inst3|inst|Add3~11\,
	combout => \inst3|inst|Add3~12_combout\,
	cout => \inst3|inst|Add3~13\);

\inst3|inst|Add3~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add3~16_combout\ = (\inst7|inst3|Q_internal\(8) $ \inst3|inst3|LPM_MUX_component|auto_generated|result_node[8]~87_combout\ $ \inst3|inst|Add3~15\) # GND
-- \inst3|inst|Add3~17\ = CARRY(\inst7|inst3|Q_internal\(8) & (!\inst3|inst|Add3~15\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[8]~87_combout\) # !\inst7|inst3|Q_internal\(8) & 
-- !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[8]~87_combout\ & !\inst3|inst|Add3~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(8),
	datab => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[8]~87_combout\,
	datad => VCC,
	cin => \inst3|inst|Add3~15\,
	combout => \inst3|inst|Add3~16_combout\,
	cout => \inst3|inst|Add3~17\);

\inst3|inst|Add3~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add3~18_combout\ = \inst3|inst3|LPM_MUX_component|auto_generated|result_node[9]~86_combout\ & (\inst7|inst3|Q_internal\(9) & !\inst3|inst|Add3~17\ # !\inst7|inst3|Q_internal\(9) & (\inst3|inst|Add3~17\ # GND)) # 
-- !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[9]~86_combout\ & (\inst7|inst3|Q_internal\(9) & \inst3|inst|Add3~17\ & VCC # !\inst7|inst3|Q_internal\(9) & !\inst3|inst|Add3~17\)
-- \inst3|inst|Add3~19\ = CARRY(\inst3|inst3|LPM_MUX_component|auto_generated|result_node[9]~86_combout\ & (!\inst3|inst|Add3~17\ # !\inst7|inst3|Q_internal\(9)) # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[9]~86_combout\ & 
-- !\inst7|inst3|Q_internal\(9) & !\inst3|inst|Add3~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[9]~86_combout\,
	datab => \inst7|inst3|Q_internal\(9),
	datad => VCC,
	cin => \inst3|inst|Add3~17\,
	combout => \inst3|inst|Add3~18_combout\,
	cout => \inst3|inst|Add3~19\);

\inst3|inst|Add3~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add3~20_combout\ = (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[10]~85_combout\ $ \inst7|inst3|Q_internal\(10) $ \inst3|inst|Add3~19\) # GND
-- \inst3|inst|Add3~21\ = CARRY(\inst3|inst3|LPM_MUX_component|auto_generated|result_node[10]~85_combout\ & \inst7|inst3|Q_internal\(10) & !\inst3|inst|Add3~19\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[10]~85_combout\ & 
-- (\inst7|inst3|Q_internal\(10) # !\inst3|inst|Add3~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[10]~85_combout\,
	datab => \inst7|inst3|Q_internal\(10),
	datad => VCC,
	cin => \inst3|inst|Add3~19\,
	combout => \inst3|inst|Add3~20_combout\,
	cout => \inst3|inst|Add3~21\);

\inst3|inst|Add3~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add3~22_combout\ = \inst3|inst3|LPM_MUX_component|auto_generated|result_node[11]~84_combout\ & (\inst7|inst3|Q_internal\(11) & !\inst3|inst|Add3~21\ # !\inst7|inst3|Q_internal\(11) & (\inst3|inst|Add3~21\ # GND)) # 
-- !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[11]~84_combout\ & (\inst7|inst3|Q_internal\(11) & \inst3|inst|Add3~21\ & VCC # !\inst7|inst3|Q_internal\(11) & !\inst3|inst|Add3~21\)
-- \inst3|inst|Add3~23\ = CARRY(\inst3|inst3|LPM_MUX_component|auto_generated|result_node[11]~84_combout\ & (!\inst3|inst|Add3~21\ # !\inst7|inst3|Q_internal\(11)) # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[11]~84_combout\ & 
-- !\inst7|inst3|Q_internal\(11) & !\inst3|inst|Add3~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[11]~84_combout\,
	datab => \inst7|inst3|Q_internal\(11),
	datad => VCC,
	cin => \inst3|inst|Add3~21\,
	combout => \inst3|inst|Add3~22_combout\,
	cout => \inst3|inst|Add3~23\);

\inst3|inst|Add3~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add3~24_combout\ = (\inst7|inst3|Q_internal\(12) $ \inst3|inst3|LPM_MUX_component|auto_generated|result_node[12]~83_combout\ $ \inst3|inst|Add3~23\) # GND
-- \inst3|inst|Add3~25\ = CARRY(\inst7|inst3|Q_internal\(12) & (!\inst3|inst|Add3~23\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[12]~83_combout\) # !\inst7|inst3|Q_internal\(12) & 
-- !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[12]~83_combout\ & !\inst3|inst|Add3~23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(12),
	datab => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[12]~83_combout\,
	datad => VCC,
	cin => \inst3|inst|Add3~23\,
	combout => \inst3|inst|Add3~24_combout\,
	cout => \inst3|inst|Add3~25\);

\inst3|inst|Add3~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add3~26_combout\ = \inst3|inst3|LPM_MUX_component|auto_generated|result_node[13]~82_combout\ & (\inst7|inst3|Q_internal\(13) & !\inst3|inst|Add3~25\ # !\inst7|inst3|Q_internal\(13) & (\inst3|inst|Add3~25\ # GND)) # 
-- !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[13]~82_combout\ & (\inst7|inst3|Q_internal\(13) & \inst3|inst|Add3~25\ & VCC # !\inst7|inst3|Q_internal\(13) & !\inst3|inst|Add3~25\)
-- \inst3|inst|Add3~27\ = CARRY(\inst3|inst3|LPM_MUX_component|auto_generated|result_node[13]~82_combout\ & (!\inst3|inst|Add3~25\ # !\inst7|inst3|Q_internal\(13)) # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[13]~82_combout\ & 
-- !\inst7|inst3|Q_internal\(13) & !\inst3|inst|Add3~25\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[13]~82_combout\,
	datab => \inst7|inst3|Q_internal\(13),
	datad => VCC,
	cin => \inst3|inst|Add3~25\,
	combout => \inst3|inst|Add3~26_combout\,
	cout => \inst3|inst|Add3~27\);

\inst3|inst|Add3~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add3~28_combout\ = (\inst7|inst3|Q_internal\(14) $ \inst3|inst3|LPM_MUX_component|auto_generated|result_node[14]~81_combout\ $ \inst3|inst|Add3~27\) # GND
-- \inst3|inst|Add3~29\ = CARRY(\inst7|inst3|Q_internal\(14) & (!\inst3|inst|Add3~27\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[14]~81_combout\) # !\inst7|inst3|Q_internal\(14) & 
-- !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[14]~81_combout\ & !\inst3|inst|Add3~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(14),
	datab => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[14]~81_combout\,
	datad => VCC,
	cin => \inst3|inst|Add3~27\,
	combout => \inst3|inst|Add3~28_combout\,
	cout => \inst3|inst|Add3~29\);

\inst3|inst|Add3~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add3~30_combout\ = \inst7|inst3|Q_internal\(15) & (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[15]~80_combout\ & !\inst3|inst|Add3~29\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[15]~80_combout\ & 
-- \inst3|inst|Add3~29\ & VCC) # !\inst7|inst3|Q_internal\(15) & (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[15]~80_combout\ & (\inst3|inst|Add3~29\ # GND) # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[15]~80_combout\ & 
-- !\inst3|inst|Add3~29\)
-- \inst3|inst|Add3~31\ = CARRY(\inst7|inst3|Q_internal\(15) & \inst3|inst3|LPM_MUX_component|auto_generated|result_node[15]~80_combout\ & !\inst3|inst|Add3~29\ # !\inst7|inst3|Q_internal\(15) & 
-- (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[15]~80_combout\ # !\inst3|inst|Add3~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(15),
	datab => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[15]~80_combout\,
	datad => VCC,
	cin => \inst3|inst|Add3~29\,
	combout => \inst3|inst|Add3~30_combout\,
	cout => \inst3|inst|Add3~31\);

\inst3|inst|Add3~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add3~32_combout\ = (\inst7|inst3|Q_internal\(16) $ \inst3|inst3|LPM_MUX_component|auto_generated|result_node[16]~79_combout\ $ \inst3|inst|Add3~31\) # GND
-- \inst3|inst|Add3~33\ = CARRY(\inst7|inst3|Q_internal\(16) & (!\inst3|inst|Add3~31\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[16]~79_combout\) # !\inst7|inst3|Q_internal\(16) & 
-- !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[16]~79_combout\ & !\inst3|inst|Add3~31\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(16),
	datab => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[16]~79_combout\,
	datad => VCC,
	cin => \inst3|inst|Add3~31\,
	combout => \inst3|inst|Add3~32_combout\,
	cout => \inst3|inst|Add3~33\);

\inst3|inst|Add3~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add3~34_combout\ = \inst3|inst3|LPM_MUX_component|auto_generated|result_node[17]~78_combout\ & (\inst7|inst3|Q_internal\(17) & !\inst3|inst|Add3~33\ # !\inst7|inst3|Q_internal\(17) & (\inst3|inst|Add3~33\ # GND)) # 
-- !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[17]~78_combout\ & (\inst7|inst3|Q_internal\(17) & \inst3|inst|Add3~33\ & VCC # !\inst7|inst3|Q_internal\(17) & !\inst3|inst|Add3~33\)
-- \inst3|inst|Add3~35\ = CARRY(\inst3|inst3|LPM_MUX_component|auto_generated|result_node[17]~78_combout\ & (!\inst3|inst|Add3~33\ # !\inst7|inst3|Q_internal\(17)) # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[17]~78_combout\ & 
-- !\inst7|inst3|Q_internal\(17) & !\inst3|inst|Add3~33\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[17]~78_combout\,
	datab => \inst7|inst3|Q_internal\(17),
	datad => VCC,
	cin => \inst3|inst|Add3~33\,
	combout => \inst3|inst|Add3~34_combout\,
	cout => \inst3|inst|Add3~35\);

\inst3|inst|Add3~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add3~36_combout\ = (\inst7|inst3|Q_internal\(18) $ \inst3|inst3|LPM_MUX_component|auto_generated|result_node[18]~77_combout\ $ \inst3|inst|Add3~35\) # GND
-- \inst3|inst|Add3~37\ = CARRY(\inst7|inst3|Q_internal\(18) & (!\inst3|inst|Add3~35\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[18]~77_combout\) # !\inst7|inst3|Q_internal\(18) & 
-- !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[18]~77_combout\ & !\inst3|inst|Add3~35\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(18),
	datab => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[18]~77_combout\,
	datad => VCC,
	cin => \inst3|inst|Add3~35\,
	combout => \inst3|inst|Add3~36_combout\,
	cout => \inst3|inst|Add3~37\);

\inst3|inst|Add3~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add3~38_combout\ = \inst3|inst3|LPM_MUX_component|auto_generated|result_node[19]~76_combout\ & (\inst7|inst3|Q_internal\(19) & !\inst3|inst|Add3~37\ # !\inst7|inst3|Q_internal\(19) & (\inst3|inst|Add3~37\ # GND)) # 
-- !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[19]~76_combout\ & (\inst7|inst3|Q_internal\(19) & \inst3|inst|Add3~37\ & VCC # !\inst7|inst3|Q_internal\(19) & !\inst3|inst|Add3~37\)
-- \inst3|inst|Add3~39\ = CARRY(\inst3|inst3|LPM_MUX_component|auto_generated|result_node[19]~76_combout\ & (!\inst3|inst|Add3~37\ # !\inst7|inst3|Q_internal\(19)) # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[19]~76_combout\ & 
-- !\inst7|inst3|Q_internal\(19) & !\inst3|inst|Add3~37\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[19]~76_combout\,
	datab => \inst7|inst3|Q_internal\(19),
	datad => VCC,
	cin => \inst3|inst|Add3~37\,
	combout => \inst3|inst|Add3~38_combout\,
	cout => \inst3|inst|Add3~39\);

\inst3|inst|Add3~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add3~40_combout\ = (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[20]~75_combout\ $ \inst7|inst3|Q_internal\(20) $ \inst3|inst|Add3~39\) # GND
-- \inst3|inst|Add3~41\ = CARRY(\inst3|inst3|LPM_MUX_component|auto_generated|result_node[20]~75_combout\ & \inst7|inst3|Q_internal\(20) & !\inst3|inst|Add3~39\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[20]~75_combout\ & 
-- (\inst7|inst3|Q_internal\(20) # !\inst3|inst|Add3~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[20]~75_combout\,
	datab => \inst7|inst3|Q_internal\(20),
	datad => VCC,
	cin => \inst3|inst|Add3~39\,
	combout => \inst3|inst|Add3~40_combout\,
	cout => \inst3|inst|Add3~41\);

\inst3|inst|Add3~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add3~42_combout\ = \inst7|inst3|Q_internal\(21) & (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[21]~74_combout\ & !\inst3|inst|Add3~41\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[21]~74_combout\ & 
-- \inst3|inst|Add3~41\ & VCC) # !\inst7|inst3|Q_internal\(21) & (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[21]~74_combout\ & (\inst3|inst|Add3~41\ # GND) # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[21]~74_combout\ & 
-- !\inst3|inst|Add3~41\)
-- \inst3|inst|Add3~43\ = CARRY(\inst7|inst3|Q_internal\(21) & \inst3|inst3|LPM_MUX_component|auto_generated|result_node[21]~74_combout\ & !\inst3|inst|Add3~41\ # !\inst7|inst3|Q_internal\(21) & 
-- (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[21]~74_combout\ # !\inst3|inst|Add3~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(21),
	datab => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[21]~74_combout\,
	datad => VCC,
	cin => \inst3|inst|Add3~41\,
	combout => \inst3|inst|Add3~42_combout\,
	cout => \inst3|inst|Add3~43\);

\inst3|inst|Add3~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add3~44_combout\ = (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[22]~73_combout\ $ \inst7|inst3|Q_internal\(22) $ \inst3|inst|Add3~43\) # GND
-- \inst3|inst|Add3~45\ = CARRY(\inst3|inst3|LPM_MUX_component|auto_generated|result_node[22]~73_combout\ & \inst7|inst3|Q_internal\(22) & !\inst3|inst|Add3~43\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[22]~73_combout\ & 
-- (\inst7|inst3|Q_internal\(22) # !\inst3|inst|Add3~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[22]~73_combout\,
	datab => \inst7|inst3|Q_internal\(22),
	datad => VCC,
	cin => \inst3|inst|Add3~43\,
	combout => \inst3|inst|Add3~44_combout\,
	cout => \inst3|inst|Add3~45\);

\inst3|inst|Add3~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add3~46_combout\ = \inst3|inst3|LPM_MUX_component|auto_generated|result_node[23]~72_combout\ & (\inst7|inst3|Q_internal\(23) & !\inst3|inst|Add3~45\ # !\inst7|inst3|Q_internal\(23) & (\inst3|inst|Add3~45\ # GND)) # 
-- !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[23]~72_combout\ & (\inst7|inst3|Q_internal\(23) & \inst3|inst|Add3~45\ & VCC # !\inst7|inst3|Q_internal\(23) & !\inst3|inst|Add3~45\)
-- \inst3|inst|Add3~47\ = CARRY(\inst3|inst3|LPM_MUX_component|auto_generated|result_node[23]~72_combout\ & (!\inst3|inst|Add3~45\ # !\inst7|inst3|Q_internal\(23)) # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[23]~72_combout\ & 
-- !\inst7|inst3|Q_internal\(23) & !\inst3|inst|Add3~45\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[23]~72_combout\,
	datab => \inst7|inst3|Q_internal\(23),
	datad => VCC,
	cin => \inst3|inst|Add3~45\,
	combout => \inst3|inst|Add3~46_combout\,
	cout => \inst3|inst|Add3~47\);

\inst3|inst|Add3~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add3~48_combout\ = (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[24]~71_combout\ $ \inst7|inst3|Q_internal\(24) $ \inst3|inst|Add3~47\) # GND
-- \inst3|inst|Add3~49\ = CARRY(\inst3|inst3|LPM_MUX_component|auto_generated|result_node[24]~71_combout\ & \inst7|inst3|Q_internal\(24) & !\inst3|inst|Add3~47\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[24]~71_combout\ & 
-- (\inst7|inst3|Q_internal\(24) # !\inst3|inst|Add3~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[24]~71_combout\,
	datab => \inst7|inst3|Q_internal\(24),
	datad => VCC,
	cin => \inst3|inst|Add3~47\,
	combout => \inst3|inst|Add3~48_combout\,
	cout => \inst3|inst|Add3~49\);

\inst3|inst|Add3~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add3~50_combout\ = \inst3|inst3|LPM_MUX_component|auto_generated|result_node[25]~70_combout\ & (\inst7|inst3|Q_internal\(25) & !\inst3|inst|Add3~49\ # !\inst7|inst3|Q_internal\(25) & (\inst3|inst|Add3~49\ # GND)) # 
-- !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[25]~70_combout\ & (\inst7|inst3|Q_internal\(25) & \inst3|inst|Add3~49\ & VCC # !\inst7|inst3|Q_internal\(25) & !\inst3|inst|Add3~49\)
-- \inst3|inst|Add3~51\ = CARRY(\inst3|inst3|LPM_MUX_component|auto_generated|result_node[25]~70_combout\ & (!\inst3|inst|Add3~49\ # !\inst7|inst3|Q_internal\(25)) # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[25]~70_combout\ & 
-- !\inst7|inst3|Q_internal\(25) & !\inst3|inst|Add3~49\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[25]~70_combout\,
	datab => \inst7|inst3|Q_internal\(25),
	datad => VCC,
	cin => \inst3|inst|Add3~49\,
	combout => \inst3|inst|Add3~50_combout\,
	cout => \inst3|inst|Add3~51\);

\inst3|inst|Add3~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add3~52_combout\ = (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[26]~69_combout\ $ \inst7|inst3|Q_internal\(26) $ \inst3|inst|Add3~51\) # GND
-- \inst3|inst|Add3~53\ = CARRY(\inst3|inst3|LPM_MUX_component|auto_generated|result_node[26]~69_combout\ & \inst7|inst3|Q_internal\(26) & !\inst3|inst|Add3~51\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[26]~69_combout\ & 
-- (\inst7|inst3|Q_internal\(26) # !\inst3|inst|Add3~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[26]~69_combout\,
	datab => \inst7|inst3|Q_internal\(26),
	datad => VCC,
	cin => \inst3|inst|Add3~51\,
	combout => \inst3|inst|Add3~52_combout\,
	cout => \inst3|inst|Add3~53\);

\inst3|inst|Add3~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add3~54_combout\ = \inst7|inst3|Q_internal\(27) & (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[27]~68_combout\ & !\inst3|inst|Add3~53\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[27]~68_combout\ & 
-- \inst3|inst|Add3~53\ & VCC) # !\inst7|inst3|Q_internal\(27) & (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[27]~68_combout\ & (\inst3|inst|Add3~53\ # GND) # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[27]~68_combout\ & 
-- !\inst3|inst|Add3~53\)
-- \inst3|inst|Add3~55\ = CARRY(\inst7|inst3|Q_internal\(27) & \inst3|inst3|LPM_MUX_component|auto_generated|result_node[27]~68_combout\ & !\inst3|inst|Add3~53\ # !\inst7|inst3|Q_internal\(27) & 
-- (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[27]~68_combout\ # !\inst3|inst|Add3~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(27),
	datab => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[27]~68_combout\,
	datad => VCC,
	cin => \inst3|inst|Add3~53\,
	combout => \inst3|inst|Add3~54_combout\,
	cout => \inst3|inst|Add3~55\);

\inst3|inst|Add3~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add3~56_combout\ = (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[28]~67_combout\ $ \inst7|inst3|Q_internal\(28) $ \inst3|inst|Add3~55\) # GND
-- \inst3|inst|Add3~57\ = CARRY(\inst3|inst3|LPM_MUX_component|auto_generated|result_node[28]~67_combout\ & \inst7|inst3|Q_internal\(28) & !\inst3|inst|Add3~55\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[28]~67_combout\ & 
-- (\inst7|inst3|Q_internal\(28) # !\inst3|inst|Add3~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[28]~67_combout\,
	datab => \inst7|inst3|Q_internal\(28),
	datad => VCC,
	cin => \inst3|inst|Add3~55\,
	combout => \inst3|inst|Add3~56_combout\,
	cout => \inst3|inst|Add3~57\);

\inst3|inst|F9~160\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~160_combout\ = \inst7|inst3|Q_internal\(28) & \inst3|inst|Add3~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst3|Q_internal\(28),
	datad => \inst3|inst|Add3~56_combout\,
	combout => \inst3|inst|F9~160_combout\);

\inst3|inst|Mux4~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux4~4_combout\ = \inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux0~2_combout\) # !\inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux0~2_combout\ & (\inst3|inst|F9~160_combout\) # !\inst3|inst|Mux0~2_combout\ & \inst3|inst|Add10~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add10~56_combout\,
	datab => \inst3|inst|Mux20~5_combout\,
	datac => \inst3|inst|Mux0~2_combout\,
	datad => \inst3|inst|F9~160_combout\,
	combout => \inst3|inst|Mux4~4_combout\);

\inst3|inst|Mux4~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux4~5_combout\ = \inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux4~4_combout\ & \inst3|inst|Add17~54_combout\ # !\inst3|inst|Mux4~4_combout\ & (\inst3|inst|Mux4~3_combout\)) # !\inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux4~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add17~54_combout\,
	datab => \inst3|inst|Mux20~5_combout\,
	datac => \inst3|inst|Mux4~3_combout\,
	datad => \inst3|inst|Mux4~4_combout\,
	combout => \inst3|inst|Mux4~5_combout\);

\inst3|inst|Mux20~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux20~2_combout\ = \inst3|inst1|operation\(3) & (\inst3|inst1|operation\(2) # \inst3|inst1|operation\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst1|operation\(3),
	datab => \inst3|inst1|operation\(2),
	datac => \inst3|inst1|operation\(0),
	combout => \inst3|inst|Mux20~2_combout\);

\inst3|inst|F9~646\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~646_combout\ = \inst7|inst3|Q_internal\(28) & (\inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(28),
	datab => \inst7|inst6|Q_internal\(11),
	datac => \inst7|inst5|Q_internal\(28),
	datad => \inst7|inst2|Q_internal\(2),
	combout => \inst3|inst|F9~646_combout\);

\inst3|inst|Mux20~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux20~1_combout\ = \inst3|inst1|operation\(3) $ \inst3|inst1|operation\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst1|operation\(3),
	datac => \inst3|inst1|operation\(0),
	combout => \inst3|inst|Mux20~1_combout\);

\inst3|inst|Mux4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux4~0_combout\ = \inst3|inst|Mux20~2_combout\ & (\inst3|inst|F9~646_combout\ & !\inst3|inst|Mux20~1_combout\) # !\inst3|inst|Mux20~2_combout\ & (\inst3|inst|Add7~56_combout\ # \inst3|inst|Mux20~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add7~56_combout\,
	datab => \inst3|inst|Mux20~2_combout\,
	datac => \inst3|inst|F9~646_combout\,
	datad => \inst3|inst|Mux20~1_combout\,
	combout => \inst3|inst|Mux4~0_combout\);

\inst3|inst|Mux20~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux20~0_combout\ = \inst3|inst1|operation\(0) # !\inst3|inst1|operation\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst1|operation\(3),
	datab => \inst3|inst1|operation\(0),
	combout => \inst3|inst|Mux20~0_combout\);

\inst3|inst|F9~841\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~841_combout\ = \inst7|inst3|Q_internal\(28) # \inst7|inst2|Q_internal\(2) & !\inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (!\inst7|inst5|Q_internal\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(28),
	datab => \inst7|inst6|Q_internal\(11),
	datac => \inst7|inst5|Q_internal\(28),
	datad => \inst7|inst2|Q_internal\(2),
	combout => \inst3|inst|F9~841_combout\);

\inst3|inst|F9~840\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~840_combout\ = \inst7|inst3|Q_internal\(27) # \inst7|inst2|Q_internal\(2) & (!\inst7|inst6|Q_internal\(11)) # !\inst7|inst2|Q_internal\(2) & !\inst7|inst5|Q_internal\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|Q_internal\(27),
	datab => \inst7|inst6|Q_internal\(11),
	datac => \inst7|inst3|Q_internal\(27),
	datad => \inst7|inst2|Q_internal\(2),
	combout => \inst3|inst|F9~840_combout\);

\inst3|inst|F9~839\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~839_combout\ = \inst7|inst3|Q_internal\(26) # \inst7|inst2|Q_internal\(2) & (!\inst7|inst6|Q_internal\(11)) # !\inst7|inst2|Q_internal\(2) & !\inst7|inst5|Q_internal\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|Q_internal\(2),
	datab => \inst7|inst5|Q_internal\(26),
	datac => \inst7|inst6|Q_internal\(11),
	datad => \inst7|inst3|Q_internal\(26),
	combout => \inst3|inst|F9~839_combout\);

\inst3|inst|F9~838\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~838_combout\ = \inst7|inst3|Q_internal\(25) # \inst7|inst2|Q_internal\(2) & (!\inst7|inst6|Q_internal\(11)) # !\inst7|inst2|Q_internal\(2) & !\inst7|inst5|Q_internal\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|Q_internal\(2),
	datab => \inst7|inst5|Q_internal\(25),
	datac => \inst7|inst6|Q_internal\(11),
	datad => \inst7|inst3|Q_internal\(25),
	combout => \inst3|inst|F9~838_combout\);

\inst3|inst|F9~642\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~642_combout\ = \inst7|inst3|Q_internal\(24) & (\inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst6|Q_internal\(11),
	datab => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst3|Q_internal\(24),
	datad => \inst7|inst5|Q_internal\(24),
	combout => \inst3|inst|F9~642_combout\);

\inst3|inst|F9~641\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~641_combout\ = \inst7|inst3|Q_internal\(23) & (\inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(23),
	datab => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst6|Q_internal\(11),
	datad => \inst7|inst5|Q_internal\(23),
	combout => \inst3|inst|F9~641_combout\);

\inst3|inst|F9~640\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~640_combout\ = \inst7|inst3|Q_internal\(22) & (\inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst6|Q_internal\(11),
	datab => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst3|Q_internal\(22),
	datad => \inst7|inst5|Q_internal\(22),
	combout => \inst3|inst|F9~640_combout\);

\inst3|inst|F9~834\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~834_combout\ = \inst7|inst3|Q_internal\(21) # \inst7|inst2|Q_internal\(2) & (!\inst7|inst6|Q_internal\(11)) # !\inst7|inst2|Q_internal\(2) & !\inst7|inst5|Q_internal\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|Q_internal\(21),
	datab => \inst7|inst6|Q_internal\(11),
	datac => \inst7|inst2|Q_internal\(2),
	datad => \inst7|inst3|Q_internal\(21),
	combout => \inst3|inst|F9~834_combout\);

\inst3|inst|F9~638\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~638_combout\ = \inst7|inst3|Q_internal\(20) & (\inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst6|Q_internal\(11),
	datab => \inst7|inst5|Q_internal\(20),
	datac => \inst7|inst2|Q_internal\(2),
	datad => \inst7|inst3|Q_internal\(20),
	combout => \inst3|inst|F9~638_combout\);

\inst3|inst|F9~637\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~637_combout\ = \inst7|inst3|Q_internal\(19) & (\inst7|inst2|Q_internal\(2) & (\inst7|inst6|Q_internal\(11)) # !\inst7|inst2|Q_internal\(2) & \inst7|inst5|Q_internal\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|Q_internal\(19),
	datab => \inst7|inst3|Q_internal\(19),
	datac => \inst7|inst6|Q_internal\(11),
	datad => \inst7|inst2|Q_internal\(2),
	combout => \inst3|inst|F9~637_combout\);

\inst3|inst|F9~636\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~636_combout\ = \inst7|inst3|Q_internal\(18) & (\inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst6|Q_internal\(11),
	datab => \inst7|inst3|Q_internal\(18),
	datac => \inst7|inst5|Q_internal\(18),
	datad => \inst7|inst2|Q_internal\(2),
	combout => \inst3|inst|F9~636_combout\);

\inst3|inst|F9~635\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~635_combout\ = \inst7|inst3|Q_internal\(17) & (\inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|Q_internal\(2),
	datab => \inst7|inst6|Q_internal\(11),
	datac => \inst7|inst5|Q_internal\(17),
	datad => \inst7|inst3|Q_internal\(17),
	combout => \inst3|inst|F9~635_combout\);

\inst3|inst|F9~829\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~829_combout\ = \inst7|inst3|Q_internal\(16) # \inst7|inst2|Q_internal\(2) & (!\inst7|inst6|Q_internal\(11)) # !\inst7|inst2|Q_internal\(2) & !\inst7|inst5|Q_internal\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|Q_internal\(16),
	datab => \inst7|inst6|Q_internal\(11),
	datac => \inst7|inst3|Q_internal\(16),
	datad => \inst7|inst2|Q_internal\(2),
	combout => \inst3|inst|F9~829_combout\);

\inst3|inst|F9~633\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~633_combout\ = \inst7|inst3|Q_internal\(15) & (\inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(15),
	datab => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst6|Q_internal\(11),
	datad => \inst7|inst5|Q_internal\(15),
	combout => \inst3|inst|F9~633_combout\);

\inst3|inst|F9~827\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~827_combout\ = \inst7|inst3|Q_internal\(14) # \inst7|inst2|Q_internal\(2) & (!\inst7|inst6|Q_internal\(11)) # !\inst7|inst2|Q_internal\(2) & !\inst7|inst5|Q_internal\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|Q_internal\(14),
	datab => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst6|Q_internal\(11),
	datad => \inst7|inst3|Q_internal\(14),
	combout => \inst3|inst|F9~827_combout\);

\inst3|inst|F9~826\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~826_combout\ = \inst7|inst3|Q_internal\(13) # \inst7|inst2|Q_internal\(2) & !\inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (!\inst7|inst5|Q_internal\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst6|Q_internal\(11),
	datab => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst3|Q_internal\(13),
	datad => \inst7|inst5|Q_internal\(13),
	combout => \inst3|inst|F9~826_combout\);

\inst3|inst|F9~825\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~825_combout\ = \inst7|inst3|Q_internal\(12) # \inst7|inst2|Q_internal\(2) & !\inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (!\inst7|inst5|Q_internal\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(12),
	datab => \inst7|inst6|Q_internal\(11),
	datac => \inst7|inst5|Q_internal\(12),
	datad => \inst7|inst2|Q_internal\(2),
	combout => \inst3|inst|F9~825_combout\);

\inst3|inst|F9~629\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~629_combout\ = \inst7|inst3|Q_internal\(11) & (\inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|Q_internal\(2),
	datab => \inst7|inst6|Q_internal\(11),
	datac => \inst7|inst3|Q_internal\(11),
	datad => \inst7|inst5|Q_internal\(11),
	combout => \inst3|inst|F9~629_combout\);

\inst3|inst|F9~823\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~823_combout\ = \inst7|inst3|Q_internal\(10) # \inst7|inst2|Q_internal\(2) & !\inst7|inst6|Q_internal\(10) # !\inst7|inst2|Q_internal\(2) & (!\inst7|inst5|Q_internal\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|Q_internal\(2),
	datab => \inst7|inst6|Q_internal\(10),
	datac => \inst7|inst3|Q_internal\(10),
	datad => \inst7|inst5|Q_internal\(10),
	combout => \inst3|inst|F9~823_combout\);

\inst3|inst|F9~627\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~627_combout\ = \inst7|inst3|Q_internal\(9) & (\inst7|inst2|Q_internal\(2) & (\inst7|inst6|Q_internal\(9)) # !\inst7|inst2|Q_internal\(2) & \inst7|inst5|Q_internal\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|Q_internal\(9),
	datab => \inst7|inst6|Q_internal\(9),
	datac => \inst7|inst2|Q_internal\(2),
	datad => \inst7|inst3|Q_internal\(9),
	combout => \inst3|inst|F9~627_combout\);

\inst3|inst|F9~626\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~626_combout\ = \inst7|inst3|Q_internal\(8) & (\inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(8) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(8),
	datab => \inst7|inst6|Q_internal\(8),
	datac => \inst7|inst2|Q_internal\(2),
	datad => \inst7|inst5|Q_internal\(8),
	combout => \inst3|inst|F9~626_combout\);

\inst3|inst|F9~625\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~625_combout\ = \inst7|inst3|Q_internal\(7) & (\inst7|inst2|Q_internal\(2) & (\inst7|inst6|Q_internal\(7)) # !\inst7|inst2|Q_internal\(2) & \inst7|inst5|Q_internal\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|Q_internal\(7),
	datab => \inst7|inst6|Q_internal\(7),
	datac => \inst7|inst3|Q_internal\(7),
	datad => \inst7|inst2|Q_internal\(2),
	combout => \inst3|inst|F9~625_combout\);

\inst3|inst|F9~624\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~624_combout\ = \inst7|inst3|Q_internal\(6) & (\inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(6) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(6),
	datab => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst6|Q_internal\(6),
	datad => \inst7|inst5|Q_internal\(6),
	combout => \inst3|inst|F9~624_combout\);

\inst3|inst|F9~623\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~623_combout\ = \inst7|inst3|Q_internal\(5) & (\inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(5) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|Q_internal\(2),
	datab => \inst7|inst6|Q_internal\(5),
	datac => \inst7|inst5|Q_internal\(5),
	datad => \inst7|inst3|Q_internal\(5),
	combout => \inst3|inst|F9~623_combout\);

\inst3|inst|F9~817\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~817_combout\ = \inst7|inst3|Q_internal\(4) # \inst7|inst2|Q_internal\(2) & !\inst7|inst6|Q_internal\(4) # !\inst7|inst2|Q_internal\(2) & (!\inst7|inst5|Q_internal\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(4),
	datab => \inst7|inst6|Q_internal\(4),
	datac => \inst7|inst5|Q_internal\(4),
	datad => \inst7|inst2|Q_internal\(2),
	combout => \inst3|inst|F9~817_combout\);

\inst3|inst|F9~816\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~816_combout\ = \inst7|inst3|Q_internal\(3) # \inst7|inst2|Q_internal\(2) & !\inst7|inst6|Q_internal\(3) # !\inst7|inst2|Q_internal\(2) & (!\inst7|inst5|Q_internal\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(3),
	datab => \inst7|inst6|Q_internal\(3),
	datac => \inst7|inst5|Q_internal\(3),
	datad => \inst7|inst2|Q_internal\(2),
	combout => \inst3|inst|F9~816_combout\);

\inst3|inst|F9~620\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~620_combout\ = \inst7|inst3|Q_internal\(2) & (\inst7|inst2|Q_internal\(2) & (\inst7|inst6|Q_internal\(2)) # !\inst7|inst2|Q_internal\(2) & \inst7|inst5|Q_internal\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|Q_internal\(2),
	datab => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst6|Q_internal\(2),
	datad => \inst7|inst3|Q_internal\(2),
	combout => \inst3|inst|F9~620_combout\);

\inst3|inst|F9~619\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~619_combout\ = \inst7|inst3|Q_internal\(1) & (\inst7|inst2|Q_internal\(2) & (\inst7|inst6|Q_internal\(1)) # !\inst7|inst2|Q_internal\(2) & \inst7|inst5|Q_internal\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|Q_internal\(1),
	datab => \inst7|inst3|Q_internal\(1),
	datac => \inst7|inst2|Q_internal\(2),
	datad => \inst7|inst6|Q_internal\(1),
	combout => \inst3|inst|F9~619_combout\);

\inst3|inst|F9~618\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~618_combout\ = \inst7|inst3|Q_internal\(0) & (\inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(0) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst6|Q_internal\(0),
	datab => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst5|Q_internal\(0),
	datad => \inst7|inst3|Q_internal\(0),
	combout => \inst3|inst|F9~618_combout\);

\inst3|inst|Add14~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add14~6_combout\ = \inst3|inst|F9~621_combout\ & (\inst3|inst|F9~816_combout\ & \inst3|inst|Add14~5\ & VCC # !\inst3|inst|F9~816_combout\ & !\inst3|inst|Add14~5\) # !\inst3|inst|F9~621_combout\ & (\inst3|inst|F9~816_combout\ & 
-- !\inst3|inst|Add14~5\ # !\inst3|inst|F9~816_combout\ & (\inst3|inst|Add14~5\ # GND))
-- \inst3|inst|Add14~7\ = CARRY(\inst3|inst|F9~621_combout\ & !\inst3|inst|F9~816_combout\ & !\inst3|inst|Add14~5\ # !\inst3|inst|F9~621_combout\ & (!\inst3|inst|Add14~5\ # !\inst3|inst|F9~816_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~621_combout\,
	datab => \inst3|inst|F9~816_combout\,
	datad => VCC,
	cin => \inst3|inst|Add14~5\,
	combout => \inst3|inst|Add14~6_combout\,
	cout => \inst3|inst|Add14~7\);

\inst3|inst|Add14~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add14~8_combout\ = (\inst3|inst|F9~622_combout\ $ \inst3|inst|F9~817_combout\ $ !\inst3|inst|Add14~7\) # GND
-- \inst3|inst|Add14~9\ = CARRY(\inst3|inst|F9~622_combout\ & (\inst3|inst|F9~817_combout\ # !\inst3|inst|Add14~7\) # !\inst3|inst|F9~622_combout\ & \inst3|inst|F9~817_combout\ & !\inst3|inst|Add14~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~622_combout\,
	datab => \inst3|inst|F9~817_combout\,
	datad => VCC,
	cin => \inst3|inst|Add14~7\,
	combout => \inst3|inst|Add14~8_combout\,
	cout => \inst3|inst|Add14~9\);

\inst3|inst|Add14~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add14~10_combout\ = \inst3|inst|F9~818_combout\ & (\inst3|inst|F9~623_combout\ & \inst3|inst|Add14~9\ & VCC # !\inst3|inst|F9~623_combout\ & !\inst3|inst|Add14~9\) # !\inst3|inst|F9~818_combout\ & (\inst3|inst|F9~623_combout\ & 
-- !\inst3|inst|Add14~9\ # !\inst3|inst|F9~623_combout\ & (\inst3|inst|Add14~9\ # GND))
-- \inst3|inst|Add14~11\ = CARRY(\inst3|inst|F9~818_combout\ & !\inst3|inst|F9~623_combout\ & !\inst3|inst|Add14~9\ # !\inst3|inst|F9~818_combout\ & (!\inst3|inst|Add14~9\ # !\inst3|inst|F9~623_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~818_combout\,
	datab => \inst3|inst|F9~623_combout\,
	datad => VCC,
	cin => \inst3|inst|Add14~9\,
	combout => \inst3|inst|Add14~10_combout\,
	cout => \inst3|inst|Add14~11\);

\inst3|inst|Add14~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add14~14_combout\ = \inst3|inst|F9~820_combout\ & (\inst3|inst|F9~625_combout\ & \inst3|inst|Add14~13\ & VCC # !\inst3|inst|F9~625_combout\ & !\inst3|inst|Add14~13\) # !\inst3|inst|F9~820_combout\ & (\inst3|inst|F9~625_combout\ & 
-- !\inst3|inst|Add14~13\ # !\inst3|inst|F9~625_combout\ & (\inst3|inst|Add14~13\ # GND))
-- \inst3|inst|Add14~15\ = CARRY(\inst3|inst|F9~820_combout\ & !\inst3|inst|F9~625_combout\ & !\inst3|inst|Add14~13\ # !\inst3|inst|F9~820_combout\ & (!\inst3|inst|Add14~13\ # !\inst3|inst|F9~625_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~820_combout\,
	datab => \inst3|inst|F9~625_combout\,
	datad => VCC,
	cin => \inst3|inst|Add14~13\,
	combout => \inst3|inst|Add14~14_combout\,
	cout => \inst3|inst|Add14~15\);

\inst3|inst|Add14~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add14~18_combout\ = \inst3|inst|F9~822_combout\ & (\inst3|inst|F9~627_combout\ & \inst3|inst|Add14~17\ & VCC # !\inst3|inst|F9~627_combout\ & !\inst3|inst|Add14~17\) # !\inst3|inst|F9~822_combout\ & (\inst3|inst|F9~627_combout\ & 
-- !\inst3|inst|Add14~17\ # !\inst3|inst|F9~627_combout\ & (\inst3|inst|Add14~17\ # GND))
-- \inst3|inst|Add14~19\ = CARRY(\inst3|inst|F9~822_combout\ & !\inst3|inst|F9~627_combout\ & !\inst3|inst|Add14~17\ # !\inst3|inst|F9~822_combout\ & (!\inst3|inst|Add14~17\ # !\inst3|inst|F9~627_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~822_combout\,
	datab => \inst3|inst|F9~627_combout\,
	datad => VCC,
	cin => \inst3|inst|Add14~17\,
	combout => \inst3|inst|Add14~18_combout\,
	cout => \inst3|inst|Add14~19\);

\inst3|inst|Add14~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add14~22_combout\ = \inst3|inst|F9~824_combout\ & (\inst3|inst|F9~629_combout\ & \inst3|inst|Add14~21\ & VCC # !\inst3|inst|F9~629_combout\ & !\inst3|inst|Add14~21\) # !\inst3|inst|F9~824_combout\ & (\inst3|inst|F9~629_combout\ & 
-- !\inst3|inst|Add14~21\ # !\inst3|inst|F9~629_combout\ & (\inst3|inst|Add14~21\ # GND))
-- \inst3|inst|Add14~23\ = CARRY(\inst3|inst|F9~824_combout\ & !\inst3|inst|F9~629_combout\ & !\inst3|inst|Add14~21\ # !\inst3|inst|F9~824_combout\ & (!\inst3|inst|Add14~21\ # !\inst3|inst|F9~629_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~824_combout\,
	datab => \inst3|inst|F9~629_combout\,
	datad => VCC,
	cin => \inst3|inst|Add14~21\,
	combout => \inst3|inst|Add14~22_combout\,
	cout => \inst3|inst|Add14~23\);

\inst3|inst|Add14~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add14~24_combout\ = (\inst3|inst|F9~630_combout\ $ \inst3|inst|F9~825_combout\ $ !\inst3|inst|Add14~23\) # GND
-- \inst3|inst|Add14~25\ = CARRY(\inst3|inst|F9~630_combout\ & (\inst3|inst|F9~825_combout\ # !\inst3|inst|Add14~23\) # !\inst3|inst|F9~630_combout\ & \inst3|inst|F9~825_combout\ & !\inst3|inst|Add14~23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~630_combout\,
	datab => \inst3|inst|F9~825_combout\,
	datad => VCC,
	cin => \inst3|inst|Add14~23\,
	combout => \inst3|inst|Add14~24_combout\,
	cout => \inst3|inst|Add14~25\);

\inst3|inst|Add14~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add14~26_combout\ = \inst3|inst|F9~631_combout\ & (\inst3|inst|F9~826_combout\ & \inst3|inst|Add14~25\ & VCC # !\inst3|inst|F9~826_combout\ & !\inst3|inst|Add14~25\) # !\inst3|inst|F9~631_combout\ & (\inst3|inst|F9~826_combout\ & 
-- !\inst3|inst|Add14~25\ # !\inst3|inst|F9~826_combout\ & (\inst3|inst|Add14~25\ # GND))
-- \inst3|inst|Add14~27\ = CARRY(\inst3|inst|F9~631_combout\ & !\inst3|inst|F9~826_combout\ & !\inst3|inst|Add14~25\ # !\inst3|inst|F9~631_combout\ & (!\inst3|inst|Add14~25\ # !\inst3|inst|F9~826_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~631_combout\,
	datab => \inst3|inst|F9~826_combout\,
	datad => VCC,
	cin => \inst3|inst|Add14~25\,
	combout => \inst3|inst|Add14~26_combout\,
	cout => \inst3|inst|Add14~27\);

\inst3|inst|Add14~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add14~30_combout\ = \inst3|inst|F9~828_combout\ & (\inst3|inst|F9~633_combout\ & \inst3|inst|Add14~29\ & VCC # !\inst3|inst|F9~633_combout\ & !\inst3|inst|Add14~29\) # !\inst3|inst|F9~828_combout\ & (\inst3|inst|F9~633_combout\ & 
-- !\inst3|inst|Add14~29\ # !\inst3|inst|F9~633_combout\ & (\inst3|inst|Add14~29\ # GND))
-- \inst3|inst|Add14~31\ = CARRY(\inst3|inst|F9~828_combout\ & !\inst3|inst|F9~633_combout\ & !\inst3|inst|Add14~29\ # !\inst3|inst|F9~828_combout\ & (!\inst3|inst|Add14~29\ # !\inst3|inst|F9~633_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~828_combout\,
	datab => \inst3|inst|F9~633_combout\,
	datad => VCC,
	cin => \inst3|inst|Add14~29\,
	combout => \inst3|inst|Add14~30_combout\,
	cout => \inst3|inst|Add14~31\);

\inst3|inst|Add14~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add14~32_combout\ = (\inst3|inst|F9~634_combout\ $ \inst3|inst|F9~829_combout\ $ !\inst3|inst|Add14~31\) # GND
-- \inst3|inst|Add14~33\ = CARRY(\inst3|inst|F9~634_combout\ & (\inst3|inst|F9~829_combout\ # !\inst3|inst|Add14~31\) # !\inst3|inst|F9~634_combout\ & \inst3|inst|F9~829_combout\ & !\inst3|inst|Add14~31\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~634_combout\,
	datab => \inst3|inst|F9~829_combout\,
	datad => VCC,
	cin => \inst3|inst|Add14~31\,
	combout => \inst3|inst|Add14~32_combout\,
	cout => \inst3|inst|Add14~33\);

\inst3|inst|Add14~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add14~38_combout\ = \inst3|inst|F9~832_combout\ & (\inst3|inst|F9~637_combout\ & \inst3|inst|Add14~37\ & VCC # !\inst3|inst|F9~637_combout\ & !\inst3|inst|Add14~37\) # !\inst3|inst|F9~832_combout\ & (\inst3|inst|F9~637_combout\ & 
-- !\inst3|inst|Add14~37\ # !\inst3|inst|F9~637_combout\ & (\inst3|inst|Add14~37\ # GND))
-- \inst3|inst|Add14~39\ = CARRY(\inst3|inst|F9~832_combout\ & !\inst3|inst|F9~637_combout\ & !\inst3|inst|Add14~37\ # !\inst3|inst|F9~832_combout\ & (!\inst3|inst|Add14~37\ # !\inst3|inst|F9~637_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~832_combout\,
	datab => \inst3|inst|F9~637_combout\,
	datad => VCC,
	cin => \inst3|inst|Add14~37\,
	combout => \inst3|inst|Add14~38_combout\,
	cout => \inst3|inst|Add14~39\);

\inst3|inst|Add14~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add14~40_combout\ = (\inst3|inst|F9~833_combout\ $ \inst3|inst|F9~638_combout\ $ !\inst3|inst|Add14~39\) # GND
-- \inst3|inst|Add14~41\ = CARRY(\inst3|inst|F9~833_combout\ & (\inst3|inst|F9~638_combout\ # !\inst3|inst|Add14~39\) # !\inst3|inst|F9~833_combout\ & \inst3|inst|F9~638_combout\ & !\inst3|inst|Add14~39\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~833_combout\,
	datab => \inst3|inst|F9~638_combout\,
	datad => VCC,
	cin => \inst3|inst|Add14~39\,
	combout => \inst3|inst|Add14~40_combout\,
	cout => \inst3|inst|Add14~41\);

\inst3|inst|Add14~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add14~42_combout\ = \inst3|inst|F9~639_combout\ & (\inst3|inst|F9~834_combout\ & \inst3|inst|Add14~41\ & VCC # !\inst3|inst|F9~834_combout\ & !\inst3|inst|Add14~41\) # !\inst3|inst|F9~639_combout\ & (\inst3|inst|F9~834_combout\ & 
-- !\inst3|inst|Add14~41\ # !\inst3|inst|F9~834_combout\ & (\inst3|inst|Add14~41\ # GND))
-- \inst3|inst|Add14~43\ = CARRY(\inst3|inst|F9~639_combout\ & !\inst3|inst|F9~834_combout\ & !\inst3|inst|Add14~41\ # !\inst3|inst|F9~639_combout\ & (!\inst3|inst|Add14~41\ # !\inst3|inst|F9~834_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~639_combout\,
	datab => \inst3|inst|F9~834_combout\,
	datad => VCC,
	cin => \inst3|inst|Add14~41\,
	combout => \inst3|inst|Add14~42_combout\,
	cout => \inst3|inst|Add14~43\);

\inst3|inst|Add14~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add14~44_combout\ = (\inst3|inst|F9~835_combout\ $ \inst3|inst|F9~640_combout\ $ !\inst3|inst|Add14~43\) # GND
-- \inst3|inst|Add14~45\ = CARRY(\inst3|inst|F9~835_combout\ & (\inst3|inst|F9~640_combout\ # !\inst3|inst|Add14~43\) # !\inst3|inst|F9~835_combout\ & \inst3|inst|F9~640_combout\ & !\inst3|inst|Add14~43\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~835_combout\,
	datab => \inst3|inst|F9~640_combout\,
	datad => VCC,
	cin => \inst3|inst|Add14~43\,
	combout => \inst3|inst|Add14~44_combout\,
	cout => \inst3|inst|Add14~45\);

\inst3|inst|Add14~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add14~46_combout\ = \inst3|inst|F9~836_combout\ & (\inst3|inst|F9~641_combout\ & \inst3|inst|Add14~45\ & VCC # !\inst3|inst|F9~641_combout\ & !\inst3|inst|Add14~45\) # !\inst3|inst|F9~836_combout\ & (\inst3|inst|F9~641_combout\ & 
-- !\inst3|inst|Add14~45\ # !\inst3|inst|F9~641_combout\ & (\inst3|inst|Add14~45\ # GND))
-- \inst3|inst|Add14~47\ = CARRY(\inst3|inst|F9~836_combout\ & !\inst3|inst|F9~641_combout\ & !\inst3|inst|Add14~45\ # !\inst3|inst|F9~836_combout\ & (!\inst3|inst|Add14~45\ # !\inst3|inst|F9~641_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~836_combout\,
	datab => \inst3|inst|F9~641_combout\,
	datad => VCC,
	cin => \inst3|inst|Add14~45\,
	combout => \inst3|inst|Add14~46_combout\,
	cout => \inst3|inst|Add14~47\);

\inst3|inst|Add14~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add14~54_combout\ = \inst3|inst|F9~645_combout\ & (\inst3|inst|F9~840_combout\ & \inst3|inst|Add14~53\ & VCC # !\inst3|inst|F9~840_combout\ & !\inst3|inst|Add14~53\) # !\inst3|inst|F9~645_combout\ & (\inst3|inst|F9~840_combout\ & 
-- !\inst3|inst|Add14~53\ # !\inst3|inst|F9~840_combout\ & (\inst3|inst|Add14~53\ # GND))
-- \inst3|inst|Add14~55\ = CARRY(\inst3|inst|F9~645_combout\ & !\inst3|inst|F9~840_combout\ & !\inst3|inst|Add14~53\ # !\inst3|inst|F9~645_combout\ & (!\inst3|inst|Add14~53\ # !\inst3|inst|F9~840_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~645_combout\,
	datab => \inst3|inst|F9~840_combout\,
	datad => VCC,
	cin => \inst3|inst|Add14~53\,
	combout => \inst3|inst|Add14~54_combout\,
	cout => \inst3|inst|Add14~55\);

\inst3|inst|Add14~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add14~56_combout\ = (\inst3|inst|F9~646_combout\ $ \inst3|inst|F9~841_combout\ $ !\inst3|inst|Add14~55\) # GND
-- \inst3|inst|Add14~57\ = CARRY(\inst3|inst|F9~646_combout\ & (\inst3|inst|F9~841_combout\ # !\inst3|inst|Add14~55\) # !\inst3|inst|F9~646_combout\ & \inst3|inst|F9~841_combout\ & !\inst3|inst|Add14~55\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~646_combout\,
	datab => \inst3|inst|F9~841_combout\,
	datad => VCC,
	cin => \inst3|inst|Add14~55\,
	combout => \inst3|inst|Add14~56_combout\,
	cout => \inst3|inst|Add14~57\);

\inst3|inst|Mux4~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux4~1_combout\ = \inst3|inst|Mux4~0_combout\ & (\inst3|inst|Mux20~0_combout\ # \inst3|inst|Add14~56_combout\) # !\inst3|inst|Mux4~0_combout\ & \inst3|inst|Add20~56_combout\ & !\inst3|inst|Mux20~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add20~56_combout\,
	datab => \inst3|inst|Mux4~0_combout\,
	datac => \inst3|inst|Mux20~0_combout\,
	datad => \inst3|inst|Add14~56_combout\,
	combout => \inst3|inst|Mux4~1_combout\);

\inst3|inst|Mux4~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux4~6_combout\ = \inst3|inst|Mux20~4_combout\ & \inst3|inst|Mux20~3_combout\ # !\inst3|inst|Mux20~4_combout\ & (\inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux4~1_combout\) # !\inst3|inst|Mux20~3_combout\ & \inst3|inst|Mux4~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~4_combout\,
	datab => \inst3|inst|Mux20~3_combout\,
	datac => \inst3|inst|Mux4~5_combout\,
	datad => \inst3|inst|Mux4~1_combout\,
	combout => \inst3|inst|Mux4~6_combout\);

\inst3|inst|Mux4~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux4~7_combout\ = \inst3|inst|Mux20~4_combout\ & (\inst7|inst3|Q_internal\(28) # \inst3|inst|Mux4~6_combout\ & !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[28]~67_combout\) # !\inst3|inst|Mux20~4_combout\ & 
-- (\inst3|inst|Mux4~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~4_combout\,
	datab => \inst7|inst3|Q_internal\(28),
	datac => \inst3|inst|Mux4~6_combout\,
	datad => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[28]~67_combout\,
	combout => \inst3|inst|Mux4~7_combout\);

\inst3|inst|Mux20~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux20~4_combout\ = \inst3|inst1|operation\(0) & (\inst3|inst1|operation\(2) & \inst3|inst1|operation\(1)) # !\inst3|inst1|operation\(0) & !\inst3|inst1|operation\(3) & !\inst3|inst1|operation\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst1|operation\(3),
	datab => \inst3|inst1|operation\(0),
	datac => \inst3|inst1|operation\(2),
	datad => \inst3|inst1|operation\(1),
	combout => \inst3|inst|Mux20~4_combout\);

\inst3|inst|Add17~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add17~2_combout\ = \inst7|inst3|Q_internal\(2) & (\inst7|inst3|Q_internal\(1) & \inst3|inst|Add17~1\ & VCC # !\inst7|inst3|Q_internal\(1) & !\inst3|inst|Add17~1\) # !\inst7|inst3|Q_internal\(2) & (\inst7|inst3|Q_internal\(1) & 
-- !\inst3|inst|Add17~1\ # !\inst7|inst3|Q_internal\(1) & (\inst3|inst|Add17~1\ # GND))
-- \inst3|inst|Add17~3\ = CARRY(\inst7|inst3|Q_internal\(2) & !\inst7|inst3|Q_internal\(1) & !\inst3|inst|Add17~1\ # !\inst7|inst3|Q_internal\(2) & (!\inst3|inst|Add17~1\ # !\inst7|inst3|Q_internal\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(2),
	datab => \inst7|inst3|Q_internal\(1),
	datad => VCC,
	cin => \inst3|inst|Add17~1\,
	combout => \inst3|inst|Add17~2_combout\,
	cout => \inst3|inst|Add17~3\);

\inst3|inst|Add17~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add17~4_combout\ = (\inst7|inst3|Q_internal\(2) $ \inst7|inst3|Q_internal\(3) $ !\inst3|inst|Add17~3\) # GND
-- \inst3|inst|Add17~5\ = CARRY(\inst7|inst3|Q_internal\(2) & (\inst7|inst3|Q_internal\(3) # !\inst3|inst|Add17~3\) # !\inst7|inst3|Q_internal\(2) & \inst7|inst3|Q_internal\(3) & !\inst3|inst|Add17~3\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(2),
	datab => \inst7|inst3|Q_internal\(3),
	datad => VCC,
	cin => \inst3|inst|Add17~3\,
	combout => \inst3|inst|Add17~4_combout\,
	cout => \inst3|inst|Add17~5\);

\inst3|inst|Add17~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add17~6_combout\ = \inst7|inst3|Q_internal\(3) & (\inst7|inst3|Q_internal\(4) & \inst3|inst|Add17~5\ & VCC # !\inst7|inst3|Q_internal\(4) & !\inst3|inst|Add17~5\) # !\inst7|inst3|Q_internal\(3) & (\inst7|inst3|Q_internal\(4) & 
-- !\inst3|inst|Add17~5\ # !\inst7|inst3|Q_internal\(4) & (\inst3|inst|Add17~5\ # GND))
-- \inst3|inst|Add17~7\ = CARRY(\inst7|inst3|Q_internal\(3) & !\inst7|inst3|Q_internal\(4) & !\inst3|inst|Add17~5\ # !\inst7|inst3|Q_internal\(3) & (!\inst3|inst|Add17~5\ # !\inst7|inst3|Q_internal\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(3),
	datab => \inst7|inst3|Q_internal\(4),
	datad => VCC,
	cin => \inst3|inst|Add17~5\,
	combout => \inst3|inst|Add17~6_combout\,
	cout => \inst3|inst|Add17~7\);

\inst3|inst|Add17~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add17~8_combout\ = (\inst7|inst3|Q_internal\(5) $ \inst7|inst3|Q_internal\(4) $ !\inst3|inst|Add17~7\) # GND
-- \inst3|inst|Add17~9\ = CARRY(\inst7|inst3|Q_internal\(5) & (\inst7|inst3|Q_internal\(4) # !\inst3|inst|Add17~7\) # !\inst7|inst3|Q_internal\(5) & \inst7|inst3|Q_internal\(4) & !\inst3|inst|Add17~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(5),
	datab => \inst7|inst3|Q_internal\(4),
	datad => VCC,
	cin => \inst3|inst|Add17~7\,
	combout => \inst3|inst|Add17~8_combout\,
	cout => \inst3|inst|Add17~9\);

\inst3|inst|Add17~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add17~10_combout\ = \inst7|inst3|Q_internal\(6) & (\inst7|inst3|Q_internal\(5) & \inst3|inst|Add17~9\ & VCC # !\inst7|inst3|Q_internal\(5) & !\inst3|inst|Add17~9\) # !\inst7|inst3|Q_internal\(6) & (\inst7|inst3|Q_internal\(5) & 
-- !\inst3|inst|Add17~9\ # !\inst7|inst3|Q_internal\(5) & (\inst3|inst|Add17~9\ # GND))
-- \inst3|inst|Add17~11\ = CARRY(\inst7|inst3|Q_internal\(6) & !\inst7|inst3|Q_internal\(5) & !\inst3|inst|Add17~9\ # !\inst7|inst3|Q_internal\(6) & (!\inst3|inst|Add17~9\ # !\inst7|inst3|Q_internal\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(6),
	datab => \inst7|inst3|Q_internal\(5),
	datad => VCC,
	cin => \inst3|inst|Add17~9\,
	combout => \inst3|inst|Add17~10_combout\,
	cout => \inst3|inst|Add17~11\);

\inst3|inst|Add17~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add17~12_combout\ = (\inst7|inst3|Q_internal\(7) $ \inst7|inst3|Q_internal\(6) $ !\inst3|inst|Add17~11\) # GND
-- \inst3|inst|Add17~13\ = CARRY(\inst7|inst3|Q_internal\(7) & (\inst7|inst3|Q_internal\(6) # !\inst3|inst|Add17~11\) # !\inst7|inst3|Q_internal\(7) & \inst7|inst3|Q_internal\(6) & !\inst3|inst|Add17~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(7),
	datab => \inst7|inst3|Q_internal\(6),
	datad => VCC,
	cin => \inst3|inst|Add17~11\,
	combout => \inst3|inst|Add17~12_combout\,
	cout => \inst3|inst|Add17~13\);

\inst3|inst|Add17~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add17~14_combout\ = \inst7|inst3|Q_internal\(7) & (\inst7|inst3|Q_internal\(8) & \inst3|inst|Add17~13\ & VCC # !\inst7|inst3|Q_internal\(8) & !\inst3|inst|Add17~13\) # !\inst7|inst3|Q_internal\(7) & (\inst7|inst3|Q_internal\(8) & 
-- !\inst3|inst|Add17~13\ # !\inst7|inst3|Q_internal\(8) & (\inst3|inst|Add17~13\ # GND))
-- \inst3|inst|Add17~15\ = CARRY(\inst7|inst3|Q_internal\(7) & !\inst7|inst3|Q_internal\(8) & !\inst3|inst|Add17~13\ # !\inst7|inst3|Q_internal\(7) & (!\inst3|inst|Add17~13\ # !\inst7|inst3|Q_internal\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(7),
	datab => \inst7|inst3|Q_internal\(8),
	datad => VCC,
	cin => \inst3|inst|Add17~13\,
	combout => \inst3|inst|Add17~14_combout\,
	cout => \inst3|inst|Add17~15\);

\inst3|inst|Add17~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add17~16_combout\ = (\inst7|inst3|Q_internal\(9) $ \inst7|inst3|Q_internal\(8) $ !\inst3|inst|Add17~15\) # GND
-- \inst3|inst|Add17~17\ = CARRY(\inst7|inst3|Q_internal\(9) & (\inst7|inst3|Q_internal\(8) # !\inst3|inst|Add17~15\) # !\inst7|inst3|Q_internal\(9) & \inst7|inst3|Q_internal\(8) & !\inst3|inst|Add17~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(9),
	datab => \inst7|inst3|Q_internal\(8),
	datad => VCC,
	cin => \inst3|inst|Add17~15\,
	combout => \inst3|inst|Add17~16_combout\,
	cout => \inst3|inst|Add17~17\);

\inst3|inst|Add17~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add17~18_combout\ = \inst7|inst3|Q_internal\(9) & (\inst7|inst3|Q_internal\(10) & \inst3|inst|Add17~17\ & VCC # !\inst7|inst3|Q_internal\(10) & !\inst3|inst|Add17~17\) # !\inst7|inst3|Q_internal\(9) & (\inst7|inst3|Q_internal\(10) & 
-- !\inst3|inst|Add17~17\ # !\inst7|inst3|Q_internal\(10) & (\inst3|inst|Add17~17\ # GND))
-- \inst3|inst|Add17~19\ = CARRY(\inst7|inst3|Q_internal\(9) & !\inst7|inst3|Q_internal\(10) & !\inst3|inst|Add17~17\ # !\inst7|inst3|Q_internal\(9) & (!\inst3|inst|Add17~17\ # !\inst7|inst3|Q_internal\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(9),
	datab => \inst7|inst3|Q_internal\(10),
	datad => VCC,
	cin => \inst3|inst|Add17~17\,
	combout => \inst3|inst|Add17~18_combout\,
	cout => \inst3|inst|Add17~19\);

\inst3|inst|Add17~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add17~20_combout\ = (\inst7|inst3|Q_internal\(10) $ \inst7|inst3|Q_internal\(11) $ !\inst3|inst|Add17~19\) # GND
-- \inst3|inst|Add17~21\ = CARRY(\inst7|inst3|Q_internal\(10) & (\inst7|inst3|Q_internal\(11) # !\inst3|inst|Add17~19\) # !\inst7|inst3|Q_internal\(10) & \inst7|inst3|Q_internal\(11) & !\inst3|inst|Add17~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(10),
	datab => \inst7|inst3|Q_internal\(11),
	datad => VCC,
	cin => \inst3|inst|Add17~19\,
	combout => \inst3|inst|Add17~20_combout\,
	cout => \inst3|inst|Add17~21\);

\inst3|inst|Add17~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add17~22_combout\ = \inst7|inst3|Q_internal\(12) & (\inst7|inst3|Q_internal\(11) & \inst3|inst|Add17~21\ & VCC # !\inst7|inst3|Q_internal\(11) & !\inst3|inst|Add17~21\) # !\inst7|inst3|Q_internal\(12) & (\inst7|inst3|Q_internal\(11) & 
-- !\inst3|inst|Add17~21\ # !\inst7|inst3|Q_internal\(11) & (\inst3|inst|Add17~21\ # GND))
-- \inst3|inst|Add17~23\ = CARRY(\inst7|inst3|Q_internal\(12) & !\inst7|inst3|Q_internal\(11) & !\inst3|inst|Add17~21\ # !\inst7|inst3|Q_internal\(12) & (!\inst3|inst|Add17~21\ # !\inst7|inst3|Q_internal\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(12),
	datab => \inst7|inst3|Q_internal\(11),
	datad => VCC,
	cin => \inst3|inst|Add17~21\,
	combout => \inst3|inst|Add17~22_combout\,
	cout => \inst3|inst|Add17~23\);

\inst3|inst|Add17~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add17~34_combout\ = \inst7|inst3|Q_internal\(18) & (\inst7|inst3|Q_internal\(17) & \inst3|inst|Add17~33\ & VCC # !\inst7|inst3|Q_internal\(17) & !\inst3|inst|Add17~33\) # !\inst7|inst3|Q_internal\(18) & (\inst7|inst3|Q_internal\(17) & 
-- !\inst3|inst|Add17~33\ # !\inst7|inst3|Q_internal\(17) & (\inst3|inst|Add17~33\ # GND))
-- \inst3|inst|Add17~35\ = CARRY(\inst7|inst3|Q_internal\(18) & !\inst7|inst3|Q_internal\(17) & !\inst3|inst|Add17~33\ # !\inst7|inst3|Q_internal\(18) & (!\inst3|inst|Add17~33\ # !\inst7|inst3|Q_internal\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(18),
	datab => \inst7|inst3|Q_internal\(17),
	datad => VCC,
	cin => \inst3|inst|Add17~33\,
	combout => \inst3|inst|Add17~34_combout\,
	cout => \inst3|inst|Add17~35\);

\inst3|inst|Add17~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add17~38_combout\ = \inst7|inst3|Q_internal\(19) & (\inst7|inst3|Q_internal\(20) & \inst3|inst|Add17~37\ & VCC # !\inst7|inst3|Q_internal\(20) & !\inst3|inst|Add17~37\) # !\inst7|inst3|Q_internal\(19) & (\inst7|inst3|Q_internal\(20) & 
-- !\inst3|inst|Add17~37\ # !\inst7|inst3|Q_internal\(20) & (\inst3|inst|Add17~37\ # GND))
-- \inst3|inst|Add17~39\ = CARRY(\inst7|inst3|Q_internal\(19) & !\inst7|inst3|Q_internal\(20) & !\inst3|inst|Add17~37\ # !\inst7|inst3|Q_internal\(19) & (!\inst3|inst|Add17~37\ # !\inst7|inst3|Q_internal\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(19),
	datab => \inst7|inst3|Q_internal\(20),
	datad => VCC,
	cin => \inst3|inst|Add17~37\,
	combout => \inst3|inst|Add17~38_combout\,
	cout => \inst3|inst|Add17~39\);

\inst3|inst|Add17~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add17~40_combout\ = (\inst7|inst3|Q_internal\(20) $ \inst7|inst3|Q_internal\(21) $ !\inst3|inst|Add17~39\) # GND
-- \inst3|inst|Add17~41\ = CARRY(\inst7|inst3|Q_internal\(20) & (\inst7|inst3|Q_internal\(21) # !\inst3|inst|Add17~39\) # !\inst7|inst3|Q_internal\(20) & \inst7|inst3|Q_internal\(21) & !\inst3|inst|Add17~39\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(20),
	datab => \inst7|inst3|Q_internal\(21),
	datad => VCC,
	cin => \inst3|inst|Add17~39\,
	combout => \inst3|inst|Add17~40_combout\,
	cout => \inst3|inst|Add17~41\);

\inst3|inst|Add17~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add17~42_combout\ = \inst7|inst3|Q_internal\(22) & (\inst7|inst3|Q_internal\(21) & \inst3|inst|Add17~41\ & VCC # !\inst7|inst3|Q_internal\(21) & !\inst3|inst|Add17~41\) # !\inst7|inst3|Q_internal\(22) & (\inst7|inst3|Q_internal\(21) & 
-- !\inst3|inst|Add17~41\ # !\inst7|inst3|Q_internal\(21) & (\inst3|inst|Add17~41\ # GND))
-- \inst3|inst|Add17~43\ = CARRY(\inst7|inst3|Q_internal\(22) & !\inst7|inst3|Q_internal\(21) & !\inst3|inst|Add17~41\ # !\inst7|inst3|Q_internal\(22) & (!\inst3|inst|Add17~41\ # !\inst7|inst3|Q_internal\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(22),
	datab => \inst7|inst3|Q_internal\(21),
	datad => VCC,
	cin => \inst3|inst|Add17~41\,
	combout => \inst3|inst|Add17~42_combout\,
	cout => \inst3|inst|Add17~43\);

\inst3|inst|Add17~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add17~46_combout\ = \inst7|inst3|Q_internal\(24) & (\inst7|inst3|Q_internal\(23) & \inst3|inst|Add17~45\ & VCC # !\inst7|inst3|Q_internal\(23) & !\inst3|inst|Add17~45\) # !\inst7|inst3|Q_internal\(24) & (\inst7|inst3|Q_internal\(23) & 
-- !\inst3|inst|Add17~45\ # !\inst7|inst3|Q_internal\(23) & (\inst3|inst|Add17~45\ # GND))
-- \inst3|inst|Add17~47\ = CARRY(\inst7|inst3|Q_internal\(24) & !\inst7|inst3|Q_internal\(23) & !\inst3|inst|Add17~45\ # !\inst7|inst3|Q_internal\(24) & (!\inst3|inst|Add17~45\ # !\inst7|inst3|Q_internal\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(24),
	datab => \inst7|inst3|Q_internal\(23),
	datad => VCC,
	cin => \inst3|inst|Add17~45\,
	combout => \inst3|inst|Add17~46_combout\,
	cout => \inst3|inst|Add17~47\);

\inst3|inst|Add17~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add17~50_combout\ = \inst7|inst3|Q_internal\(26) & (\inst7|inst3|Q_internal\(25) & \inst3|inst|Add17~49\ & VCC # !\inst7|inst3|Q_internal\(25) & !\inst3|inst|Add17~49\) # !\inst7|inst3|Q_internal\(26) & (\inst7|inst3|Q_internal\(25) & 
-- !\inst3|inst|Add17~49\ # !\inst7|inst3|Q_internal\(25) & (\inst3|inst|Add17~49\ # GND))
-- \inst3|inst|Add17~51\ = CARRY(\inst7|inst3|Q_internal\(26) & !\inst7|inst3|Q_internal\(25) & !\inst3|inst|Add17~49\ # !\inst7|inst3|Q_internal\(26) & (!\inst3|inst|Add17~49\ # !\inst7|inst3|Q_internal\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(26),
	datab => \inst7|inst3|Q_internal\(25),
	datad => VCC,
	cin => \inst3|inst|Add17~49\,
	combout => \inst3|inst|Add17~50_combout\,
	cout => \inst3|inst|Add17~51\);

\inst3|inst|Mux6~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux6~2_combout\ = \inst3|inst1|operation\(3) & (\inst3|inst1|operation\(2) # \inst3|inst|Add12~52_combout\) # !\inst3|inst1|operation\(3) & !\inst3|inst1|operation\(2) & \inst3|inst|F9~775_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst1|operation\(3),
	datab => \inst3|inst1|operation\(2),
	datac => \inst3|inst|F9~775_combout\,
	datad => \inst3|inst|Add12~52_combout\,
	combout => \inst3|inst|Mux6~2_combout\);

\inst3|inst|Mux6~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux6~3_combout\ = \inst3|inst1|operation\(2) & (\inst3|inst|Mux6~2_combout\ & (\inst3|inst|Add18~52_combout\) # !\inst3|inst|Mux6~2_combout\ & \inst3|inst|Add5~52_combout\) # !\inst3|inst1|operation\(2) & (\inst3|inst|Mux6~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add5~52_combout\,
	datab => \inst3|inst1|operation\(2),
	datac => \inst3|inst|Mux6~2_combout\,
	datad => \inst3|inst|Add18~52_combout\,
	combout => \inst3|inst|Mux6~3_combout\);

\inst3|inst|F9~643\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~643_combout\ = \inst7|inst3|Q_internal\(25) & (\inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst6|Q_internal\(11),
	datab => \inst7|inst5|Q_internal\(25),
	datac => \inst7|inst2|Q_internal\(2),
	datad => \inst7|inst3|Q_internal\(25),
	combout => \inst3|inst|F9~643_combout\);

\inst3|inst|F9~634\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~634_combout\ = \inst7|inst3|Q_internal\(16) & (\inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(16),
	datab => \inst7|inst6|Q_internal\(11),
	datac => \inst7|inst5|Q_internal\(16),
	datad => \inst7|inst2|Q_internal\(2),
	combout => \inst3|inst|F9~634_combout\);

\inst3|inst|F9~630\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~630_combout\ = \inst7|inst3|Q_internal\(12) & (\inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(12),
	datab => \inst7|inst6|Q_internal\(11),
	datac => \inst7|inst5|Q_internal\(12),
	datad => \inst7|inst2|Q_internal\(2),
	combout => \inst3|inst|F9~630_combout\);

\inst3|inst|F9~622\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~622_combout\ = \inst7|inst3|Q_internal\(4) & (\inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(4) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(4),
	datab => \inst7|inst6|Q_internal\(4),
	datac => \inst7|inst5|Q_internal\(4),
	datad => \inst7|inst2|Q_internal\(2),
	combout => \inst3|inst|F9~622_combout\);

\inst3|inst|Add10~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add10~0_combout\ = \inst7|inst3|Q_internal\(0) & (\inst3|inst|F9~618_combout\ $ VCC) # !\inst7|inst3|Q_internal\(0) & \inst3|inst|F9~618_combout\ & VCC
-- \inst3|inst|Add10~1\ = CARRY(\inst7|inst3|Q_internal\(0) & \inst3|inst|F9~618_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(0),
	datab => \inst3|inst|F9~618_combout\,
	datad => VCC,
	combout => \inst3|inst|Add10~0_combout\,
	cout => \inst3|inst|Add10~1\);

\inst3|inst|Add10~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add10~2_combout\ = \inst3|inst|F9~619_combout\ & (\inst7|inst3|Q_internal\(1) & \inst3|inst|Add10~1\ & VCC # !\inst7|inst3|Q_internal\(1) & !\inst3|inst|Add10~1\) # !\inst3|inst|F9~619_combout\ & (\inst7|inst3|Q_internal\(1) & 
-- !\inst3|inst|Add10~1\ # !\inst7|inst3|Q_internal\(1) & (\inst3|inst|Add10~1\ # GND))
-- \inst3|inst|Add10~3\ = CARRY(\inst3|inst|F9~619_combout\ & !\inst7|inst3|Q_internal\(1) & !\inst3|inst|Add10~1\ # !\inst3|inst|F9~619_combout\ & (!\inst3|inst|Add10~1\ # !\inst7|inst3|Q_internal\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~619_combout\,
	datab => \inst7|inst3|Q_internal\(1),
	datad => VCC,
	cin => \inst3|inst|Add10~1\,
	combout => \inst3|inst|Add10~2_combout\,
	cout => \inst3|inst|Add10~3\);

\inst3|inst|Add10~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add10~6_combout\ = \inst3|inst|F9~621_combout\ & (\inst7|inst3|Q_internal\(3) & \inst3|inst|Add10~5\ & VCC # !\inst7|inst3|Q_internal\(3) & !\inst3|inst|Add10~5\) # !\inst3|inst|F9~621_combout\ & (\inst7|inst3|Q_internal\(3) & 
-- !\inst3|inst|Add10~5\ # !\inst7|inst3|Q_internal\(3) & (\inst3|inst|Add10~5\ # GND))
-- \inst3|inst|Add10~7\ = CARRY(\inst3|inst|F9~621_combout\ & !\inst7|inst3|Q_internal\(3) & !\inst3|inst|Add10~5\ # !\inst3|inst|F9~621_combout\ & (!\inst3|inst|Add10~5\ # !\inst7|inst3|Q_internal\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~621_combout\,
	datab => \inst7|inst3|Q_internal\(3),
	datad => VCC,
	cin => \inst3|inst|Add10~5\,
	combout => \inst3|inst|Add10~6_combout\,
	cout => \inst3|inst|Add10~7\);

\inst3|inst|Add10~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add10~8_combout\ = (\inst7|inst3|Q_internal\(4) $ \inst3|inst|F9~622_combout\ $ !\inst3|inst|Add10~7\) # GND
-- \inst3|inst|Add10~9\ = CARRY(\inst7|inst3|Q_internal\(4) & (\inst3|inst|F9~622_combout\ # !\inst3|inst|Add10~7\) # !\inst7|inst3|Q_internal\(4) & \inst3|inst|F9~622_combout\ & !\inst3|inst|Add10~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(4),
	datab => \inst3|inst|F9~622_combout\,
	datad => VCC,
	cin => \inst3|inst|Add10~7\,
	combout => \inst3|inst|Add10~8_combout\,
	cout => \inst3|inst|Add10~9\);

\inst3|inst|Add10~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add10~10_combout\ = \inst7|inst3|Q_internal\(5) & (\inst3|inst|F9~623_combout\ & \inst3|inst|Add10~9\ & VCC # !\inst3|inst|F9~623_combout\ & !\inst3|inst|Add10~9\) # !\inst7|inst3|Q_internal\(5) & (\inst3|inst|F9~623_combout\ & 
-- !\inst3|inst|Add10~9\ # !\inst3|inst|F9~623_combout\ & (\inst3|inst|Add10~9\ # GND))
-- \inst3|inst|Add10~11\ = CARRY(\inst7|inst3|Q_internal\(5) & !\inst3|inst|F9~623_combout\ & !\inst3|inst|Add10~9\ # !\inst7|inst3|Q_internal\(5) & (!\inst3|inst|Add10~9\ # !\inst3|inst|F9~623_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(5),
	datab => \inst3|inst|F9~623_combout\,
	datad => VCC,
	cin => \inst3|inst|Add10~9\,
	combout => \inst3|inst|Add10~10_combout\,
	cout => \inst3|inst|Add10~11\);

\inst3|inst|Add10~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add10~16_combout\ = (\inst7|inst3|Q_internal\(8) $ \inst3|inst|F9~626_combout\ $ !\inst3|inst|Add10~15\) # GND
-- \inst3|inst|Add10~17\ = CARRY(\inst7|inst3|Q_internal\(8) & (\inst3|inst|F9~626_combout\ # !\inst3|inst|Add10~15\) # !\inst7|inst3|Q_internal\(8) & \inst3|inst|F9~626_combout\ & !\inst3|inst|Add10~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(8),
	datab => \inst3|inst|F9~626_combout\,
	datad => VCC,
	cin => \inst3|inst|Add10~15\,
	combout => \inst3|inst|Add10~16_combout\,
	cout => \inst3|inst|Add10~17\);

\inst3|inst|Add10~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add10~18_combout\ = \inst7|inst3|Q_internal\(9) & (\inst3|inst|F9~627_combout\ & \inst3|inst|Add10~17\ & VCC # !\inst3|inst|F9~627_combout\ & !\inst3|inst|Add10~17\) # !\inst7|inst3|Q_internal\(9) & (\inst3|inst|F9~627_combout\ & 
-- !\inst3|inst|Add10~17\ # !\inst3|inst|F9~627_combout\ & (\inst3|inst|Add10~17\ # GND))
-- \inst3|inst|Add10~19\ = CARRY(\inst7|inst3|Q_internal\(9) & !\inst3|inst|F9~627_combout\ & !\inst3|inst|Add10~17\ # !\inst7|inst3|Q_internal\(9) & (!\inst3|inst|Add10~17\ # !\inst3|inst|F9~627_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(9),
	datab => \inst3|inst|F9~627_combout\,
	datad => VCC,
	cin => \inst3|inst|Add10~17\,
	combout => \inst3|inst|Add10~18_combout\,
	cout => \inst3|inst|Add10~19\);

\inst3|inst|Add10~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add10~20_combout\ = (\inst3|inst|F9~628_combout\ $ \inst7|inst3|Q_internal\(10) $ !\inst3|inst|Add10~19\) # GND
-- \inst3|inst|Add10~21\ = CARRY(\inst3|inst|F9~628_combout\ & (\inst7|inst3|Q_internal\(10) # !\inst3|inst|Add10~19\) # !\inst3|inst|F9~628_combout\ & \inst7|inst3|Q_internal\(10) & !\inst3|inst|Add10~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~628_combout\,
	datab => \inst7|inst3|Q_internal\(10),
	datad => VCC,
	cin => \inst3|inst|Add10~19\,
	combout => \inst3|inst|Add10~20_combout\,
	cout => \inst3|inst|Add10~21\);

\inst3|inst|Add10~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add10~22_combout\ = \inst3|inst|F9~629_combout\ & (\inst7|inst3|Q_internal\(11) & \inst3|inst|Add10~21\ & VCC # !\inst7|inst3|Q_internal\(11) & !\inst3|inst|Add10~21\) # !\inst3|inst|F9~629_combout\ & (\inst7|inst3|Q_internal\(11) & 
-- !\inst3|inst|Add10~21\ # !\inst7|inst3|Q_internal\(11) & (\inst3|inst|Add10~21\ # GND))
-- \inst3|inst|Add10~23\ = CARRY(\inst3|inst|F9~629_combout\ & !\inst7|inst3|Q_internal\(11) & !\inst3|inst|Add10~21\ # !\inst3|inst|F9~629_combout\ & (!\inst3|inst|Add10~21\ # !\inst7|inst3|Q_internal\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~629_combout\,
	datab => \inst7|inst3|Q_internal\(11),
	datad => VCC,
	cin => \inst3|inst|Add10~21\,
	combout => \inst3|inst|Add10~22_combout\,
	cout => \inst3|inst|Add10~23\);

\inst3|inst|Add10~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add10~26_combout\ = \inst3|inst|F9~631_combout\ & (\inst7|inst3|Q_internal\(13) & \inst3|inst|Add10~25\ & VCC # !\inst7|inst3|Q_internal\(13) & !\inst3|inst|Add10~25\) # !\inst3|inst|F9~631_combout\ & (\inst7|inst3|Q_internal\(13) & 
-- !\inst3|inst|Add10~25\ # !\inst7|inst3|Q_internal\(13) & (\inst3|inst|Add10~25\ # GND))
-- \inst3|inst|Add10~27\ = CARRY(\inst3|inst|F9~631_combout\ & !\inst7|inst3|Q_internal\(13) & !\inst3|inst|Add10~25\ # !\inst3|inst|F9~631_combout\ & (!\inst3|inst|Add10~25\ # !\inst7|inst3|Q_internal\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~631_combout\,
	datab => \inst7|inst3|Q_internal\(13),
	datad => VCC,
	cin => \inst3|inst|Add10~25\,
	combout => \inst3|inst|Add10~26_combout\,
	cout => \inst3|inst|Add10~27\);

\inst3|inst|Add10~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add10~28_combout\ = (\inst3|inst|F9~632_combout\ $ \inst7|inst3|Q_internal\(14) $ !\inst3|inst|Add10~27\) # GND
-- \inst3|inst|Add10~29\ = CARRY(\inst3|inst|F9~632_combout\ & (\inst7|inst3|Q_internal\(14) # !\inst3|inst|Add10~27\) # !\inst3|inst|F9~632_combout\ & \inst7|inst3|Q_internal\(14) & !\inst3|inst|Add10~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~632_combout\,
	datab => \inst7|inst3|Q_internal\(14),
	datad => VCC,
	cin => \inst3|inst|Add10~27\,
	combout => \inst3|inst|Add10~28_combout\,
	cout => \inst3|inst|Add10~29\);

\inst3|inst|Add10~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add10~30_combout\ = \inst3|inst|F9~633_combout\ & (\inst7|inst3|Q_internal\(15) & \inst3|inst|Add10~29\ & VCC # !\inst7|inst3|Q_internal\(15) & !\inst3|inst|Add10~29\) # !\inst3|inst|F9~633_combout\ & (\inst7|inst3|Q_internal\(15) & 
-- !\inst3|inst|Add10~29\ # !\inst7|inst3|Q_internal\(15) & (\inst3|inst|Add10~29\ # GND))
-- \inst3|inst|Add10~31\ = CARRY(\inst3|inst|F9~633_combout\ & !\inst7|inst3|Q_internal\(15) & !\inst3|inst|Add10~29\ # !\inst3|inst|F9~633_combout\ & (!\inst3|inst|Add10~29\ # !\inst7|inst3|Q_internal\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~633_combout\,
	datab => \inst7|inst3|Q_internal\(15),
	datad => VCC,
	cin => \inst3|inst|Add10~29\,
	combout => \inst3|inst|Add10~30_combout\,
	cout => \inst3|inst|Add10~31\);

\inst3|inst|Add10~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add10~32_combout\ = (\inst7|inst3|Q_internal\(16) $ \inst3|inst|F9~634_combout\ $ !\inst3|inst|Add10~31\) # GND
-- \inst3|inst|Add10~33\ = CARRY(\inst7|inst3|Q_internal\(16) & (\inst3|inst|F9~634_combout\ # !\inst3|inst|Add10~31\) # !\inst7|inst3|Q_internal\(16) & \inst3|inst|F9~634_combout\ & !\inst3|inst|Add10~31\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(16),
	datab => \inst3|inst|F9~634_combout\,
	datad => VCC,
	cin => \inst3|inst|Add10~31\,
	combout => \inst3|inst|Add10~32_combout\,
	cout => \inst3|inst|Add10~33\);

\inst3|inst|Add10~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add10~34_combout\ = \inst3|inst|F9~635_combout\ & (\inst7|inst3|Q_internal\(17) & \inst3|inst|Add10~33\ & VCC # !\inst7|inst3|Q_internal\(17) & !\inst3|inst|Add10~33\) # !\inst3|inst|F9~635_combout\ & (\inst7|inst3|Q_internal\(17) & 
-- !\inst3|inst|Add10~33\ # !\inst7|inst3|Q_internal\(17) & (\inst3|inst|Add10~33\ # GND))
-- \inst3|inst|Add10~35\ = CARRY(\inst3|inst|F9~635_combout\ & !\inst7|inst3|Q_internal\(17) & !\inst3|inst|Add10~33\ # !\inst3|inst|F9~635_combout\ & (!\inst3|inst|Add10~33\ # !\inst7|inst3|Q_internal\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~635_combout\,
	datab => \inst7|inst3|Q_internal\(17),
	datad => VCC,
	cin => \inst3|inst|Add10~33\,
	combout => \inst3|inst|Add10~34_combout\,
	cout => \inst3|inst|Add10~35\);

\inst3|inst|Add10~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add10~38_combout\ = \inst7|inst3|Q_internal\(19) & (\inst3|inst|F9~637_combout\ & \inst3|inst|Add10~37\ & VCC # !\inst3|inst|F9~637_combout\ & !\inst3|inst|Add10~37\) # !\inst7|inst3|Q_internal\(19) & (\inst3|inst|F9~637_combout\ & 
-- !\inst3|inst|Add10~37\ # !\inst3|inst|F9~637_combout\ & (\inst3|inst|Add10~37\ # GND))
-- \inst3|inst|Add10~39\ = CARRY(\inst7|inst3|Q_internal\(19) & !\inst3|inst|F9~637_combout\ & !\inst3|inst|Add10~37\ # !\inst7|inst3|Q_internal\(19) & (!\inst3|inst|Add10~37\ # !\inst3|inst|F9~637_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(19),
	datab => \inst3|inst|F9~637_combout\,
	datad => VCC,
	cin => \inst3|inst|Add10~37\,
	combout => \inst3|inst|Add10~38_combout\,
	cout => \inst3|inst|Add10~39\);

\inst3|inst|Add10~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add10~42_combout\ = \inst3|inst|F9~639_combout\ & (\inst7|inst3|Q_internal\(21) & \inst3|inst|Add10~41\ & VCC # !\inst7|inst3|Q_internal\(21) & !\inst3|inst|Add10~41\) # !\inst3|inst|F9~639_combout\ & (\inst7|inst3|Q_internal\(21) & 
-- !\inst3|inst|Add10~41\ # !\inst7|inst3|Q_internal\(21) & (\inst3|inst|Add10~41\ # GND))
-- \inst3|inst|Add10~43\ = CARRY(\inst3|inst|F9~639_combout\ & !\inst7|inst3|Q_internal\(21) & !\inst3|inst|Add10~41\ # !\inst3|inst|F9~639_combout\ & (!\inst3|inst|Add10~41\ # !\inst7|inst3|Q_internal\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~639_combout\,
	datab => \inst7|inst3|Q_internal\(21),
	datad => VCC,
	cin => \inst3|inst|Add10~41\,
	combout => \inst3|inst|Add10~42_combout\,
	cout => \inst3|inst|Add10~43\);

\inst3|inst|Add10~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add10~46_combout\ = \inst3|inst|F9~641_combout\ & (\inst7|inst3|Q_internal\(23) & \inst3|inst|Add10~45\ & VCC # !\inst7|inst3|Q_internal\(23) & !\inst3|inst|Add10~45\) # !\inst3|inst|F9~641_combout\ & (\inst7|inst3|Q_internal\(23) & 
-- !\inst3|inst|Add10~45\ # !\inst7|inst3|Q_internal\(23) & (\inst3|inst|Add10~45\ # GND))
-- \inst3|inst|Add10~47\ = CARRY(\inst3|inst|F9~641_combout\ & !\inst7|inst3|Q_internal\(23) & !\inst3|inst|Add10~45\ # !\inst3|inst|F9~641_combout\ & (!\inst3|inst|Add10~45\ # !\inst7|inst3|Q_internal\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~641_combout\,
	datab => \inst7|inst3|Q_internal\(23),
	datad => VCC,
	cin => \inst3|inst|Add10~45\,
	combout => \inst3|inst|Add10~46_combout\,
	cout => \inst3|inst|Add10~47\);

\inst3|inst|Add10~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add10~48_combout\ = (\inst3|inst|F9~642_combout\ $ \inst7|inst3|Q_internal\(24) $ !\inst3|inst|Add10~47\) # GND
-- \inst3|inst|Add10~49\ = CARRY(\inst3|inst|F9~642_combout\ & (\inst7|inst3|Q_internal\(24) # !\inst3|inst|Add10~47\) # !\inst3|inst|F9~642_combout\ & \inst7|inst3|Q_internal\(24) & !\inst3|inst|Add10~47\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~642_combout\,
	datab => \inst7|inst3|Q_internal\(24),
	datad => VCC,
	cin => \inst3|inst|Add10~47\,
	combout => \inst3|inst|Add10~48_combout\,
	cout => \inst3|inst|Add10~49\);

\inst3|inst|Add10~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add10~50_combout\ = \inst7|inst3|Q_internal\(25) & (\inst3|inst|F9~643_combout\ & \inst3|inst|Add10~49\ & VCC # !\inst3|inst|F9~643_combout\ & !\inst3|inst|Add10~49\) # !\inst7|inst3|Q_internal\(25) & (\inst3|inst|F9~643_combout\ & 
-- !\inst3|inst|Add10~49\ # !\inst3|inst|F9~643_combout\ & (\inst3|inst|Add10~49\ # GND))
-- \inst3|inst|Add10~51\ = CARRY(\inst7|inst3|Q_internal\(25) & !\inst3|inst|F9~643_combout\ & !\inst3|inst|Add10~49\ # !\inst7|inst3|Q_internal\(25) & (!\inst3|inst|Add10~49\ # !\inst3|inst|F9~643_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(25),
	datab => \inst3|inst|F9~643_combout\,
	datad => VCC,
	cin => \inst3|inst|Add10~49\,
	combout => \inst3|inst|Add10~50_combout\,
	cout => \inst3|inst|Add10~51\);

\inst3|inst|Add10~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add10~52_combout\ = (\inst3|inst|F9~644_combout\ $ \inst7|inst3|Q_internal\(26) $ !\inst3|inst|Add10~51\) # GND
-- \inst3|inst|Add10~53\ = CARRY(\inst3|inst|F9~644_combout\ & (\inst7|inst3|Q_internal\(26) # !\inst3|inst|Add10~51\) # !\inst3|inst|F9~644_combout\ & \inst7|inst3|Q_internal\(26) & !\inst3|inst|Add10~51\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~644_combout\,
	datab => \inst7|inst3|Q_internal\(26),
	datad => VCC,
	cin => \inst3|inst|Add10~51\,
	combout => \inst3|inst|Add10~52_combout\,
	cout => \inst3|inst|Add10~53\);

\inst3|inst|F9~158\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~158_combout\ = \inst7|inst3|Q_internal\(26) & \inst3|inst|Add3~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst3|Q_internal\(26),
	datad => \inst3|inst|Add3~52_combout\,
	combout => \inst3|inst|F9~158_combout\);

\inst3|inst|Mux6~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux6~4_combout\ = \inst3|inst|Mux20~5_combout\ & \inst3|inst|Mux0~2_combout\ # !\inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux0~2_combout\ & (\inst3|inst|F9~158_combout\) # !\inst3|inst|Mux0~2_combout\ & \inst3|inst|Add10~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~5_combout\,
	datab => \inst3|inst|Mux0~2_combout\,
	datac => \inst3|inst|Add10~52_combout\,
	datad => \inst3|inst|F9~158_combout\,
	combout => \inst3|inst|Mux6~4_combout\);

\inst3|inst|Mux6~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux6~5_combout\ = \inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux6~4_combout\ & \inst3|inst|Add17~50_combout\ # !\inst3|inst|Mux6~4_combout\ & (\inst3|inst|Mux6~3_combout\)) # !\inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux6~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~5_combout\,
	datab => \inst3|inst|Add17~50_combout\,
	datac => \inst3|inst|Mux6~3_combout\,
	datad => \inst3|inst|Mux6~4_combout\,
	combout => \inst3|inst|Mux6~5_combout\);

\inst3|inst|Mux6~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux6~6_combout\ = \inst3|inst|Mux20~4_combout\ & (\inst3|inst|Mux20~3_combout\) # !\inst3|inst|Mux20~4_combout\ & (\inst3|inst|Mux20~3_combout\ & \inst3|inst|Mux6~1_combout\ # !\inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux6~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux6~1_combout\,
	datab => \inst3|inst|Mux20~4_combout\,
	datac => \inst3|inst|Mux20~3_combout\,
	datad => \inst3|inst|Mux6~5_combout\,
	combout => \inst3|inst|Mux6~6_combout\);

\inst3|inst|Mux6~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux6~7_combout\ = \inst3|inst|Mux20~4_combout\ & (\inst7|inst3|Q_internal\(26) # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[26]~69_combout\ & \inst3|inst|Mux6~6_combout\) # !\inst3|inst|Mux20~4_combout\ & 
-- (\inst3|inst|Mux6~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[26]~69_combout\,
	datab => \inst3|inst|Mux20~4_combout\,
	datac => \inst7|inst3|Q_internal\(26),
	datad => \inst3|inst|Mux6~6_combout\,
	combout => \inst3|inst|Mux6~7_combout\);

\inst3|inst3|LPM_MUX_component|auto_generated|result_node[2]~93\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst3|LPM_MUX_component|auto_generated|result_node[2]~93_combout\ = \inst7|inst2|Q_internal\(2) & (\inst7|inst6|Q_internal\(2)) # !\inst7|inst2|Q_internal\(2) & \inst7|inst5|Q_internal\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|Q_internal\(2),
	datac => \inst7|inst6|Q_internal\(2),
	datad => \inst7|inst2|Q_internal\(2),
	combout => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[2]~93_combout\);

\inst3|inst|Add7~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add7~4_combout\ = (\inst7|inst3|Q_internal\(2) $ \inst3|inst3|LPM_MUX_component|auto_generated|result_node[2]~93_combout\ $ \inst3|inst|Add7~3\) # GND
-- \inst3|inst|Add7~5\ = CARRY(\inst7|inst3|Q_internal\(2) & (!\inst3|inst|Add7~3\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[2]~93_combout\) # !\inst7|inst3|Q_internal\(2) & 
-- !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[2]~93_combout\ & !\inst3|inst|Add7~3\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(2),
	datab => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[2]~93_combout\,
	datad => VCC,
	cin => \inst3|inst|Add7~3\,
	combout => \inst3|inst|Add7~4_combout\,
	cout => \inst3|inst|Add7~5\);

\inst3|inst|Add7~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add7~6_combout\ = \inst3|inst3|LPM_MUX_component|auto_generated|result_node[3]~92_combout\ & (\inst7|inst3|Q_internal\(3) & !\inst3|inst|Add7~5\ # !\inst7|inst3|Q_internal\(3) & (\inst3|inst|Add7~5\ # GND)) # 
-- !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[3]~92_combout\ & (\inst7|inst3|Q_internal\(3) & \inst3|inst|Add7~5\ & VCC # !\inst7|inst3|Q_internal\(3) & !\inst3|inst|Add7~5\)
-- \inst3|inst|Add7~7\ = CARRY(\inst3|inst3|LPM_MUX_component|auto_generated|result_node[3]~92_combout\ & (!\inst3|inst|Add7~5\ # !\inst7|inst3|Q_internal\(3)) # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[3]~92_combout\ & 
-- !\inst7|inst3|Q_internal\(3) & !\inst3|inst|Add7~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[3]~92_combout\,
	datab => \inst7|inst3|Q_internal\(3),
	datad => VCC,
	cin => \inst3|inst|Add7~5\,
	combout => \inst3|inst|Add7~6_combout\,
	cout => \inst3|inst|Add7~7\);

\inst3|inst|Add7~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add7~8_combout\ = (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[4]~91_combout\ $ \inst7|inst3|Q_internal\(4) $ \inst3|inst|Add7~7\) # GND
-- \inst3|inst|Add7~9\ = CARRY(\inst3|inst3|LPM_MUX_component|auto_generated|result_node[4]~91_combout\ & \inst7|inst3|Q_internal\(4) & !\inst3|inst|Add7~7\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[4]~91_combout\ & 
-- (\inst7|inst3|Q_internal\(4) # !\inst3|inst|Add7~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[4]~91_combout\,
	datab => \inst7|inst3|Q_internal\(4),
	datad => VCC,
	cin => \inst3|inst|Add7~7\,
	combout => \inst3|inst|Add7~8_combout\,
	cout => \inst3|inst|Add7~9\);

\inst3|inst|Add7~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add7~10_combout\ = \inst3|inst3|LPM_MUX_component|auto_generated|result_node[5]~90_combout\ & (\inst7|inst3|Q_internal\(5) & !\inst3|inst|Add7~9\ # !\inst7|inst3|Q_internal\(5) & (\inst3|inst|Add7~9\ # GND)) # 
-- !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[5]~90_combout\ & (\inst7|inst3|Q_internal\(5) & \inst3|inst|Add7~9\ & VCC # !\inst7|inst3|Q_internal\(5) & !\inst3|inst|Add7~9\)
-- \inst3|inst|Add7~11\ = CARRY(\inst3|inst3|LPM_MUX_component|auto_generated|result_node[5]~90_combout\ & (!\inst3|inst|Add7~9\ # !\inst7|inst3|Q_internal\(5)) # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[5]~90_combout\ & 
-- !\inst7|inst3|Q_internal\(5) & !\inst3|inst|Add7~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[5]~90_combout\,
	datab => \inst7|inst3|Q_internal\(5),
	datad => VCC,
	cin => \inst3|inst|Add7~9\,
	combout => \inst3|inst|Add7~10_combout\,
	cout => \inst3|inst|Add7~11\);

\inst3|inst|Add7~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add7~12_combout\ = (\inst7|inst3|Q_internal\(6) $ \inst3|inst3|LPM_MUX_component|auto_generated|result_node[6]~89_combout\ $ \inst3|inst|Add7~11\) # GND
-- \inst3|inst|Add7~13\ = CARRY(\inst7|inst3|Q_internal\(6) & (!\inst3|inst|Add7~11\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[6]~89_combout\) # !\inst7|inst3|Q_internal\(6) & 
-- !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[6]~89_combout\ & !\inst3|inst|Add7~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(6),
	datab => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[6]~89_combout\,
	datad => VCC,
	cin => \inst3|inst|Add7~11\,
	combout => \inst3|inst|Add7~12_combout\,
	cout => \inst3|inst|Add7~13\);

\inst3|inst|Add7~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add7~14_combout\ = \inst7|inst3|Q_internal\(7) & (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[7]~88_combout\ & !\inst3|inst|Add7~13\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[7]~88_combout\ & 
-- \inst3|inst|Add7~13\ & VCC) # !\inst7|inst3|Q_internal\(7) & (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[7]~88_combout\ & (\inst3|inst|Add7~13\ # GND) # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[7]~88_combout\ & 
-- !\inst3|inst|Add7~13\)
-- \inst3|inst|Add7~15\ = CARRY(\inst7|inst3|Q_internal\(7) & \inst3|inst3|LPM_MUX_component|auto_generated|result_node[7]~88_combout\ & !\inst3|inst|Add7~13\ # !\inst7|inst3|Q_internal\(7) & 
-- (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[7]~88_combout\ # !\inst3|inst|Add7~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(7),
	datab => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[7]~88_combout\,
	datad => VCC,
	cin => \inst3|inst|Add7~13\,
	combout => \inst3|inst|Add7~14_combout\,
	cout => \inst3|inst|Add7~15\);

\inst3|inst|Add7~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add7~18_combout\ = \inst3|inst3|LPM_MUX_component|auto_generated|result_node[9]~86_combout\ & (\inst7|inst3|Q_internal\(9) & !\inst3|inst|Add7~17\ # !\inst7|inst3|Q_internal\(9) & (\inst3|inst|Add7~17\ # GND)) # 
-- !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[9]~86_combout\ & (\inst7|inst3|Q_internal\(9) & \inst3|inst|Add7~17\ & VCC # !\inst7|inst3|Q_internal\(9) & !\inst3|inst|Add7~17\)
-- \inst3|inst|Add7~19\ = CARRY(\inst3|inst3|LPM_MUX_component|auto_generated|result_node[9]~86_combout\ & (!\inst3|inst|Add7~17\ # !\inst7|inst3|Q_internal\(9)) # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[9]~86_combout\ & 
-- !\inst7|inst3|Q_internal\(9) & !\inst3|inst|Add7~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[9]~86_combout\,
	datab => \inst7|inst3|Q_internal\(9),
	datad => VCC,
	cin => \inst3|inst|Add7~17\,
	combout => \inst3|inst|Add7~18_combout\,
	cout => \inst3|inst|Add7~19\);

\inst3|inst|Add7~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add7~22_combout\ = \inst3|inst3|LPM_MUX_component|auto_generated|result_node[11]~84_combout\ & (\inst7|inst3|Q_internal\(11) & !\inst3|inst|Add7~21\ # !\inst7|inst3|Q_internal\(11) & (\inst3|inst|Add7~21\ # GND)) # 
-- !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[11]~84_combout\ & (\inst7|inst3|Q_internal\(11) & \inst3|inst|Add7~21\ & VCC # !\inst7|inst3|Q_internal\(11) & !\inst3|inst|Add7~21\)
-- \inst3|inst|Add7~23\ = CARRY(\inst3|inst3|LPM_MUX_component|auto_generated|result_node[11]~84_combout\ & (!\inst3|inst|Add7~21\ # !\inst7|inst3|Q_internal\(11)) # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[11]~84_combout\ & 
-- !\inst7|inst3|Q_internal\(11) & !\inst3|inst|Add7~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[11]~84_combout\,
	datab => \inst7|inst3|Q_internal\(11),
	datad => VCC,
	cin => \inst3|inst|Add7~21\,
	combout => \inst3|inst|Add7~22_combout\,
	cout => \inst3|inst|Add7~23\);

\inst3|inst|Add7~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add7~24_combout\ = (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[12]~83_combout\ $ \inst7|inst3|Q_internal\(12) $ \inst3|inst|Add7~23\) # GND
-- \inst3|inst|Add7~25\ = CARRY(\inst3|inst3|LPM_MUX_component|auto_generated|result_node[12]~83_combout\ & \inst7|inst3|Q_internal\(12) & !\inst3|inst|Add7~23\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[12]~83_combout\ & 
-- (\inst7|inst3|Q_internal\(12) # !\inst3|inst|Add7~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[12]~83_combout\,
	datab => \inst7|inst3|Q_internal\(12),
	datad => VCC,
	cin => \inst3|inst|Add7~23\,
	combout => \inst3|inst|Add7~24_combout\,
	cout => \inst3|inst|Add7~25\);

\inst3|inst|Add7~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add7~30_combout\ = \inst3|inst3|LPM_MUX_component|auto_generated|result_node[15]~80_combout\ & (\inst7|inst3|Q_internal\(15) & !\inst3|inst|Add7~29\ # !\inst7|inst3|Q_internal\(15) & (\inst3|inst|Add7~29\ # GND)) # 
-- !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[15]~80_combout\ & (\inst7|inst3|Q_internal\(15) & \inst3|inst|Add7~29\ & VCC # !\inst7|inst3|Q_internal\(15) & !\inst3|inst|Add7~29\)
-- \inst3|inst|Add7~31\ = CARRY(\inst3|inst3|LPM_MUX_component|auto_generated|result_node[15]~80_combout\ & (!\inst3|inst|Add7~29\ # !\inst7|inst3|Q_internal\(15)) # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[15]~80_combout\ & 
-- !\inst7|inst3|Q_internal\(15) & !\inst3|inst|Add7~29\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[15]~80_combout\,
	datab => \inst7|inst3|Q_internal\(15),
	datad => VCC,
	cin => \inst3|inst|Add7~29\,
	combout => \inst3|inst|Add7~30_combout\,
	cout => \inst3|inst|Add7~31\);

\inst3|inst|Add7~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add7~32_combout\ = (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[16]~79_combout\ $ \inst7|inst3|Q_internal\(16) $ \inst3|inst|Add7~31\) # GND
-- \inst3|inst|Add7~33\ = CARRY(\inst3|inst3|LPM_MUX_component|auto_generated|result_node[16]~79_combout\ & \inst7|inst3|Q_internal\(16) & !\inst3|inst|Add7~31\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[16]~79_combout\ & 
-- (\inst7|inst3|Q_internal\(16) # !\inst3|inst|Add7~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[16]~79_combout\,
	datab => \inst7|inst3|Q_internal\(16),
	datad => VCC,
	cin => \inst3|inst|Add7~31\,
	combout => \inst3|inst|Add7~32_combout\,
	cout => \inst3|inst|Add7~33\);

\inst3|inst|Add7~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add7~40_combout\ = (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[20]~75_combout\ $ \inst7|inst3|Q_internal\(20) $ \inst3|inst|Add7~39\) # GND
-- \inst3|inst|Add7~41\ = CARRY(\inst3|inst3|LPM_MUX_component|auto_generated|result_node[20]~75_combout\ & \inst7|inst3|Q_internal\(20) & !\inst3|inst|Add7~39\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[20]~75_combout\ & 
-- (\inst7|inst3|Q_internal\(20) # !\inst3|inst|Add7~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[20]~75_combout\,
	datab => \inst7|inst3|Q_internal\(20),
	datad => VCC,
	cin => \inst3|inst|Add7~39\,
	combout => \inst3|inst|Add7~40_combout\,
	cout => \inst3|inst|Add7~41\);

\inst3|inst|Add7~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add7~44_combout\ = (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[22]~73_combout\ $ \inst7|inst3|Q_internal\(22) $ \inst3|inst|Add7~43\) # GND
-- \inst3|inst|Add7~45\ = CARRY(\inst3|inst3|LPM_MUX_component|auto_generated|result_node[22]~73_combout\ & \inst7|inst3|Q_internal\(22) & !\inst3|inst|Add7~43\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[22]~73_combout\ & 
-- (\inst7|inst3|Q_internal\(22) # !\inst3|inst|Add7~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[22]~73_combout\,
	datab => \inst7|inst3|Q_internal\(22),
	datad => VCC,
	cin => \inst3|inst|Add7~43\,
	combout => \inst3|inst|Add7~44_combout\,
	cout => \inst3|inst|Add7~45\);

\inst3|inst|Add7~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add7~46_combout\ = \inst7|inst3|Q_internal\(23) & (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[23]~72_combout\ & !\inst3|inst|Add7~45\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[23]~72_combout\ & 
-- \inst3|inst|Add7~45\ & VCC) # !\inst7|inst3|Q_internal\(23) & (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[23]~72_combout\ & (\inst3|inst|Add7~45\ # GND) # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[23]~72_combout\ & 
-- !\inst3|inst|Add7~45\)
-- \inst3|inst|Add7~47\ = CARRY(\inst7|inst3|Q_internal\(23) & \inst3|inst3|LPM_MUX_component|auto_generated|result_node[23]~72_combout\ & !\inst3|inst|Add7~45\ # !\inst7|inst3|Q_internal\(23) & 
-- (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[23]~72_combout\ # !\inst3|inst|Add7~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(23),
	datab => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[23]~72_combout\,
	datad => VCC,
	cin => \inst3|inst|Add7~45\,
	combout => \inst3|inst|Add7~46_combout\,
	cout => \inst3|inst|Add7~47\);

\inst3|inst|Add7~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add7~54_combout\ = \inst3|inst3|LPM_MUX_component|auto_generated|result_node[27]~68_combout\ & (\inst7|inst3|Q_internal\(27) & !\inst3|inst|Add7~53\ # !\inst7|inst3|Q_internal\(27) & (\inst3|inst|Add7~53\ # GND)) # 
-- !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[27]~68_combout\ & (\inst7|inst3|Q_internal\(27) & \inst3|inst|Add7~53\ & VCC # !\inst7|inst3|Q_internal\(27) & !\inst3|inst|Add7~53\)
-- \inst3|inst|Add7~55\ = CARRY(\inst3|inst3|LPM_MUX_component|auto_generated|result_node[27]~68_combout\ & (!\inst3|inst|Add7~53\ # !\inst7|inst3|Q_internal\(27)) # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[27]~68_combout\ & 
-- !\inst7|inst3|Q_internal\(27) & !\inst3|inst|Add7~53\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[27]~68_combout\,
	datab => \inst7|inst3|Q_internal\(27),
	datad => VCC,
	cin => \inst3|inst|Add7~53\,
	combout => \inst3|inst|Add7~54_combout\,
	cout => \inst3|inst|Add7~55\);

\inst3|inst|Mux5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux5~0_combout\ = \inst3|inst|Mux20~1_combout\ & (!\inst3|inst|Mux20~2_combout\) # !\inst3|inst|Mux20~1_combout\ & (\inst3|inst|Mux20~2_combout\ & \inst3|inst|F9~645_combout\ # !\inst3|inst|Mux20~2_combout\ & (\inst3|inst|Add7~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~645_combout\,
	datab => \inst3|inst|Mux20~1_combout\,
	datac => \inst3|inst|Mux20~2_combout\,
	datad => \inst3|inst|Add7~54_combout\,
	combout => \inst3|inst|Mux5~0_combout\);

\inst3|inst|Mux5~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux5~1_combout\ = \inst3|inst|Mux5~0_combout\ & (\inst3|inst|Mux20~0_combout\ # \inst3|inst|Add14~54_combout\) # !\inst3|inst|Mux5~0_combout\ & \inst3|inst|Add20~54_combout\ & !\inst3|inst|Mux20~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add20~54_combout\,
	datab => \inst3|inst|Mux5~0_combout\,
	datac => \inst3|inst|Mux20~0_combout\,
	datad => \inst3|inst|Add14~54_combout\,
	combout => \inst3|inst|Mux5~1_combout\);

\inst3|inst|F9~159\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~159_combout\ = \inst7|inst3|Q_internal\(27) & \inst3|inst|Add3~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst3|Q_internal\(27),
	datad => \inst3|inst|Add3~54_combout\,
	combout => \inst3|inst|F9~159_combout\);

\inst3|inst|Mux5~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux5~2_combout\ = \inst3|inst1|operation\(3) & (\inst3|inst1|operation\(2)) # !\inst3|inst1|operation\(3) & (\inst3|inst1|operation\(2) & (\inst3|inst|Add5~54_combout\) # !\inst3|inst1|operation\(2) & \inst3|inst|F9~776_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst1|operation\(3),
	datab => \inst3|inst|F9~776_combout\,
	datac => \inst3|inst1|operation\(2),
	datad => \inst3|inst|Add5~54_combout\,
	combout => \inst3|inst|Mux5~2_combout\);

\inst3|inst|Mux5~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux5~3_combout\ = \inst3|inst1|operation\(3) & (\inst3|inst|Mux5~2_combout\ & \inst3|inst|Add18~54_combout\ # !\inst3|inst|Mux5~2_combout\ & (\inst3|inst|Add12~54_combout\)) # !\inst3|inst1|operation\(3) & (\inst3|inst|Mux5~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add18~54_combout\,
	datab => \inst3|inst1|operation\(3),
	datac => \inst3|inst|Add12~54_combout\,
	datad => \inst3|inst|Mux5~2_combout\,
	combout => \inst3|inst|Mux5~3_combout\);

\inst3|inst|Mux5~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux5~4_combout\ = \inst3|inst|Mux0~2_combout\ & (\inst3|inst|Mux20~5_combout\) # !\inst3|inst|Mux0~2_combout\ & (\inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux5~3_combout\) # !\inst3|inst|Mux20~5_combout\ & \inst3|inst|Add10~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add10~54_combout\,
	datab => \inst3|inst|Mux0~2_combout\,
	datac => \inst3|inst|Mux20~5_combout\,
	datad => \inst3|inst|Mux5~3_combout\,
	combout => \inst3|inst|Mux5~4_combout\);

\inst3|inst|Mux5~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux5~5_combout\ = \inst3|inst|Mux0~2_combout\ & (\inst3|inst|Mux5~4_combout\ & \inst3|inst|Add17~52_combout\ # !\inst3|inst|Mux5~4_combout\ & (\inst3|inst|F9~159_combout\)) # !\inst3|inst|Mux0~2_combout\ & (\inst3|inst|Mux5~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add17~52_combout\,
	datab => \inst3|inst|Mux0~2_combout\,
	datac => \inst3|inst|F9~159_combout\,
	datad => \inst3|inst|Mux5~4_combout\,
	combout => \inst3|inst|Mux5~5_combout\);

\inst3|inst|Mux5~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux5~6_combout\ = \inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux20~4_combout\) # !\inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux20~4_combout\ & \inst7|inst3|Q_internal\(27) # !\inst3|inst|Mux20~4_combout\ & (\inst3|inst|Mux5~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(27),
	datab => \inst3|inst|Mux20~3_combout\,
	datac => \inst3|inst|Mux20~4_combout\,
	datad => \inst3|inst|Mux5~5_combout\,
	combout => \inst3|inst|Mux5~6_combout\);

\inst3|inst|Mux5~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux5~7_combout\ = \inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux5~6_combout\ & \inst3|inst|F9~840_combout\ # !\inst3|inst|Mux5~6_combout\ & (\inst3|inst|Mux5~1_combout\)) # !\inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux5~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~840_combout\,
	datab => \inst3|inst|Mux5~1_combout\,
	datac => \inst3|inst|Mux20~3_combout\,
	datad => \inst3|inst|Mux5~6_combout\,
	combout => \inst3|inst|Mux5~7_combout\);

\inst3|inst|Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Equal0~1_combout\ = !\inst3|inst|Mux7~7_combout\ & !\inst3|inst|Mux4~7_combout\ & !\inst3|inst|Mux6~7_combout\ & !\inst3|inst|Mux5~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux7~7_combout\,
	datab => \inst3|inst|Mux4~7_combout\,
	datac => \inst3|inst|Mux6~7_combout\,
	datad => \inst3|inst|Mux5~7_combout\,
	combout => \inst3|inst|Equal0~1_combout\);

\inst3|inst|F9~649\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~649_combout\ = \inst7|inst3|Q_internal\(31) & (\inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(31),
	datab => \inst7|inst6|Q_internal\(11),
	datac => \inst7|inst2|Q_internal\(2),
	datad => \inst7|inst5|Q_internal\(31),
	combout => \inst3|inst|F9~649_combout\);

\inst3|inst3|LPM_MUX_component|auto_generated|result_node[30]~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst3|LPM_MUX_component|auto_generated|result_node[30]~65_combout\ = \inst7|inst2|Q_internal\(2) & (\inst7|inst6|Q_internal\(11)) # !\inst7|inst2|Q_internal\(2) & \inst7|inst5|Q_internal\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst5|Q_internal\(30),
	datad => \inst7|inst6|Q_internal\(11),
	combout => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[30]~65_combout\);

\inst3|inst3|LPM_MUX_component|auto_generated|result_node[29]~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst3|LPM_MUX_component|auto_generated|result_node[29]~66_combout\ = \inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst6|Q_internal\(11),
	datac => \inst7|inst2|Q_internal\(2),
	datad => \inst7|inst5|Q_internal\(29),
	combout => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[29]~66_combout\);

\inst3|inst|Add7~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add7~58_combout\ = \inst7|inst3|Q_internal\(29) & (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[29]~66_combout\ & !\inst3|inst|Add7~57\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[29]~66_combout\ & 
-- \inst3|inst|Add7~57\ & VCC) # !\inst7|inst3|Q_internal\(29) & (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[29]~66_combout\ & (\inst3|inst|Add7~57\ # GND) # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[29]~66_combout\ & 
-- !\inst3|inst|Add7~57\)
-- \inst3|inst|Add7~59\ = CARRY(\inst7|inst3|Q_internal\(29) & \inst3|inst3|LPM_MUX_component|auto_generated|result_node[29]~66_combout\ & !\inst3|inst|Add7~57\ # !\inst7|inst3|Q_internal\(29) & 
-- (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[29]~66_combout\ # !\inst3|inst|Add7~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(29),
	datab => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[29]~66_combout\,
	datad => VCC,
	cin => \inst3|inst|Add7~57\,
	combout => \inst3|inst|Add7~58_combout\,
	cout => \inst3|inst|Add7~59\);

\inst3|inst|Add7~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add7~60_combout\ = (\inst7|inst3|Q_internal\(30) $ \inst3|inst3|LPM_MUX_component|auto_generated|result_node[30]~65_combout\ $ \inst3|inst|Add7~59\) # GND
-- \inst3|inst|Add7~61\ = CARRY(\inst7|inst3|Q_internal\(30) & (!\inst3|inst|Add7~59\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[30]~65_combout\) # !\inst7|inst3|Q_internal\(30) & 
-- !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[30]~65_combout\ & !\inst3|inst|Add7~59\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(30),
	datab => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[30]~65_combout\,
	datad => VCC,
	cin => \inst3|inst|Add7~59\,
	combout => \inst3|inst|Add7~60_combout\,
	cout => \inst3|inst|Add7~61\);

\inst3|inst|Add7~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add7~62_combout\ = \inst7|inst3|Q_internal\(31) & (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[31]~64_combout\ & !\inst3|inst|Add7~61\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[31]~64_combout\ & 
-- \inst3|inst|Add7~61\ & VCC) # !\inst7|inst3|Q_internal\(31) & (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[31]~64_combout\ & (\inst3|inst|Add7~61\ # GND) # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[31]~64_combout\ & 
-- !\inst3|inst|Add7~61\)
-- \inst3|inst|Add7~63\ = CARRY(\inst7|inst3|Q_internal\(31) & \inst3|inst3|LPM_MUX_component|auto_generated|result_node[31]~64_combout\ & !\inst3|inst|Add7~61\ # !\inst7|inst3|Q_internal\(31) & 
-- (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[31]~64_combout\ # !\inst3|inst|Add7~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(31),
	datab => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[31]~64_combout\,
	datad => VCC,
	cin => \inst3|inst|Add7~61\,
	combout => \inst3|inst|Add7~62_combout\,
	cout => \inst3|inst|Add7~63\);

\inst3|inst|Mux1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux1~0_combout\ = \inst3|inst|Mux20~1_combout\ & (!\inst3|inst|Mux20~2_combout\) # !\inst3|inst|Mux20~1_combout\ & (\inst3|inst|Mux20~2_combout\ & \inst3|inst|F9~649_combout\ # !\inst3|inst|Mux20~2_combout\ & (\inst3|inst|Add7~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~1_combout\,
	datab => \inst3|inst|F9~649_combout\,
	datac => \inst3|inst|Mux20~2_combout\,
	datad => \inst3|inst|Add7~62_combout\,
	combout => \inst3|inst|Mux1~0_combout\);

\inst3|inst|F9~843\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~843_combout\ = \inst7|inst3|Q_internal\(30) # \inst7|inst2|Q_internal\(2) & (!\inst7|inst6|Q_internal\(11)) # !\inst7|inst2|Q_internal\(2) & !\inst7|inst5|Q_internal\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(30),
	datab => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst5|Q_internal\(30),
	datad => \inst7|inst6|Q_internal\(11),
	combout => \inst3|inst|F9~843_combout\);

\inst3|inst|F9~842\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~842_combout\ = \inst7|inst3|Q_internal\(29) # \inst7|inst2|Q_internal\(2) & (!\inst7|inst6|Q_internal\(11)) # !\inst7|inst2|Q_internal\(2) & !\inst7|inst5|Q_internal\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|Q_internal\(29),
	datab => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst6|Q_internal\(11),
	datad => \inst7|inst3|Q_internal\(29),
	combout => \inst3|inst|F9~842_combout\);

\inst3|inst|Add14~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add14~58_combout\ = \inst3|inst|F9~647_combout\ & (\inst3|inst|F9~842_combout\ & \inst3|inst|Add14~57\ & VCC # !\inst3|inst|F9~842_combout\ & !\inst3|inst|Add14~57\) # !\inst3|inst|F9~647_combout\ & (\inst3|inst|F9~842_combout\ & 
-- !\inst3|inst|Add14~57\ # !\inst3|inst|F9~842_combout\ & (\inst3|inst|Add14~57\ # GND))
-- \inst3|inst|Add14~59\ = CARRY(\inst3|inst|F9~647_combout\ & !\inst3|inst|F9~842_combout\ & !\inst3|inst|Add14~57\ # !\inst3|inst|F9~647_combout\ & (!\inst3|inst|Add14~57\ # !\inst3|inst|F9~842_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~647_combout\,
	datab => \inst3|inst|F9~842_combout\,
	datad => VCC,
	cin => \inst3|inst|Add14~57\,
	combout => \inst3|inst|Add14~58_combout\,
	cout => \inst3|inst|Add14~59\);

\inst3|inst|Add14~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add14~60_combout\ = (\inst3|inst|F9~648_combout\ $ \inst3|inst|F9~843_combout\ $ !\inst3|inst|Add14~59\) # GND
-- \inst3|inst|Add14~61\ = CARRY(\inst3|inst|F9~648_combout\ & (\inst3|inst|F9~843_combout\ # !\inst3|inst|Add14~59\) # !\inst3|inst|F9~648_combout\ & \inst3|inst|F9~843_combout\ & !\inst3|inst|Add14~59\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~648_combout\,
	datab => \inst3|inst|F9~843_combout\,
	datad => VCC,
	cin => \inst3|inst|Add14~59\,
	combout => \inst3|inst|Add14~60_combout\,
	cout => \inst3|inst|Add14~61\);

\inst3|inst|Add14~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add14~62_combout\ = \inst3|inst|F9~844_combout\ & (\inst3|inst|F9~649_combout\ & \inst3|inst|Add14~61\ & VCC # !\inst3|inst|F9~649_combout\ & !\inst3|inst|Add14~61\) # !\inst3|inst|F9~844_combout\ & (\inst3|inst|F9~649_combout\ & 
-- !\inst3|inst|Add14~61\ # !\inst3|inst|F9~649_combout\ & (\inst3|inst|Add14~61\ # GND))
-- \inst3|inst|Add14~63\ = CARRY(\inst3|inst|F9~844_combout\ & !\inst3|inst|F9~649_combout\ & !\inst3|inst|Add14~61\ # !\inst3|inst|F9~844_combout\ & (!\inst3|inst|Add14~61\ # !\inst3|inst|F9~649_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~844_combout\,
	datab => \inst3|inst|F9~649_combout\,
	datad => VCC,
	cin => \inst3|inst|Add14~61\,
	combout => \inst3|inst|Add14~62_combout\,
	cout => \inst3|inst|Add14~63\);

\inst3|inst|F9~833\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~833_combout\ = \inst7|inst3|Q_internal\(20) # \inst7|inst2|Q_internal\(2) & !\inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (!\inst7|inst5|Q_internal\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(20),
	datab => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst6|Q_internal\(11),
	datad => \inst7|inst5|Q_internal\(20),
	combout => \inst3|inst|F9~833_combout\);

\inst3|inst|F9~824\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~824_combout\ = \inst7|inst3|Q_internal\(11) # \inst7|inst2|Q_internal\(2) & !\inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (!\inst7|inst5|Q_internal\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|Q_internal\(2),
	datab => \inst7|inst6|Q_internal\(11),
	datac => \inst7|inst3|Q_internal\(11),
	datad => \inst7|inst5|Q_internal\(11),
	combout => \inst3|inst|F9~824_combout\);

\inst3|inst|F9~820\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~820_combout\ = \inst7|inst3|Q_internal\(7) # \inst7|inst2|Q_internal\(2) & (!\inst7|inst6|Q_internal\(7)) # !\inst7|inst2|Q_internal\(2) & !\inst7|inst5|Q_internal\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|Q_internal\(7),
	datab => \inst7|inst6|Q_internal\(7),
	datac => \inst7|inst3|Q_internal\(7),
	datad => \inst7|inst2|Q_internal\(2),
	combout => \inst3|inst|F9~820_combout\);

\inst3|inst|F9~819\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~819_combout\ = \inst7|inst3|Q_internal\(6) # \inst7|inst2|Q_internal\(2) & !\inst7|inst6|Q_internal\(6) # !\inst7|inst2|Q_internal\(2) & (!\inst7|inst5|Q_internal\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(6),
	datab => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst6|Q_internal\(6),
	datad => \inst7|inst5|Q_internal\(6),
	combout => \inst3|inst|F9~819_combout\);

\inst3|inst|Add20~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add20~4_combout\ = (\inst3|inst|F9~815_combout\ $ \inst7|inst3|Q_internal\(2) $ !\inst3|inst|Add20~3\) # GND
-- \inst3|inst|Add20~5\ = CARRY(\inst3|inst|F9~815_combout\ & (\inst7|inst3|Q_internal\(2) # !\inst3|inst|Add20~3\) # !\inst3|inst|F9~815_combout\ & \inst7|inst3|Q_internal\(2) & !\inst3|inst|Add20~3\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~815_combout\,
	datab => \inst7|inst3|Q_internal\(2),
	datad => VCC,
	cin => \inst3|inst|Add20~3\,
	combout => \inst3|inst|Add20~4_combout\,
	cout => \inst3|inst|Add20~5\);

\inst3|inst|Add20~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add20~8_combout\ = (\inst3|inst|F9~817_combout\ $ \inst7|inst3|Q_internal\(4) $ !\inst3|inst|Add20~7\) # GND
-- \inst3|inst|Add20~9\ = CARRY(\inst3|inst|F9~817_combout\ & (\inst7|inst3|Q_internal\(4) # !\inst3|inst|Add20~7\) # !\inst3|inst|F9~817_combout\ & \inst7|inst3|Q_internal\(4) & !\inst3|inst|Add20~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~817_combout\,
	datab => \inst7|inst3|Q_internal\(4),
	datad => VCC,
	cin => \inst3|inst|Add20~7\,
	combout => \inst3|inst|Add20~8_combout\,
	cout => \inst3|inst|Add20~9\);

\inst3|inst|Add20~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add20~12_combout\ = (\inst7|inst3|Q_internal\(6) $ \inst3|inst|F9~819_combout\ $ !\inst3|inst|Add20~11\) # GND
-- \inst3|inst|Add20~13\ = CARRY(\inst7|inst3|Q_internal\(6) & (\inst3|inst|F9~819_combout\ # !\inst3|inst|Add20~11\) # !\inst7|inst3|Q_internal\(6) & \inst3|inst|F9~819_combout\ & !\inst3|inst|Add20~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(6),
	datab => \inst3|inst|F9~819_combout\,
	datad => VCC,
	cin => \inst3|inst|Add20~11\,
	combout => \inst3|inst|Add20~12_combout\,
	cout => \inst3|inst|Add20~13\);

\inst3|inst|Add20~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add20~18_combout\ = \inst3|inst|F9~822_combout\ & (\inst7|inst3|Q_internal\(9) & \inst3|inst|Add20~17\ & VCC # !\inst7|inst3|Q_internal\(9) & !\inst3|inst|Add20~17\) # !\inst3|inst|F9~822_combout\ & (\inst7|inst3|Q_internal\(9) & 
-- !\inst3|inst|Add20~17\ # !\inst7|inst3|Q_internal\(9) & (\inst3|inst|Add20~17\ # GND))
-- \inst3|inst|Add20~19\ = CARRY(\inst3|inst|F9~822_combout\ & !\inst7|inst3|Q_internal\(9) & !\inst3|inst|Add20~17\ # !\inst3|inst|F9~822_combout\ & (!\inst3|inst|Add20~17\ # !\inst7|inst3|Q_internal\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~822_combout\,
	datab => \inst7|inst3|Q_internal\(9),
	datad => VCC,
	cin => \inst3|inst|Add20~17\,
	combout => \inst3|inst|Add20~18_combout\,
	cout => \inst3|inst|Add20~19\);

\inst3|inst|Add20~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add20~20_combout\ = (\inst7|inst3|Q_internal\(10) $ \inst3|inst|F9~823_combout\ $ !\inst3|inst|Add20~19\) # GND
-- \inst3|inst|Add20~21\ = CARRY(\inst7|inst3|Q_internal\(10) & (\inst3|inst|F9~823_combout\ # !\inst3|inst|Add20~19\) # !\inst7|inst3|Q_internal\(10) & \inst3|inst|F9~823_combout\ & !\inst3|inst|Add20~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(10),
	datab => \inst3|inst|F9~823_combout\,
	datad => VCC,
	cin => \inst3|inst|Add20~19\,
	combout => \inst3|inst|Add20~20_combout\,
	cout => \inst3|inst|Add20~21\);

\inst3|inst|Add20~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add20~26_combout\ = \inst3|inst|F9~826_combout\ & (\inst7|inst3|Q_internal\(13) & \inst3|inst|Add20~25\ & VCC # !\inst7|inst3|Q_internal\(13) & !\inst3|inst|Add20~25\) # !\inst3|inst|F9~826_combout\ & (\inst7|inst3|Q_internal\(13) & 
-- !\inst3|inst|Add20~25\ # !\inst7|inst3|Q_internal\(13) & (\inst3|inst|Add20~25\ # GND))
-- \inst3|inst|Add20~27\ = CARRY(\inst3|inst|F9~826_combout\ & !\inst7|inst3|Q_internal\(13) & !\inst3|inst|Add20~25\ # !\inst3|inst|F9~826_combout\ & (!\inst3|inst|Add20~25\ # !\inst7|inst3|Q_internal\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~826_combout\,
	datab => \inst7|inst3|Q_internal\(13),
	datad => VCC,
	cin => \inst3|inst|Add20~25\,
	combout => \inst3|inst|Add20~26_combout\,
	cout => \inst3|inst|Add20~27\);

\inst3|inst|Add20~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add20~28_combout\ = (\inst3|inst|F9~827_combout\ $ \inst7|inst3|Q_internal\(14) $ !\inst3|inst|Add20~27\) # GND
-- \inst3|inst|Add20~29\ = CARRY(\inst3|inst|F9~827_combout\ & (\inst7|inst3|Q_internal\(14) # !\inst3|inst|Add20~27\) # !\inst3|inst|F9~827_combout\ & \inst7|inst3|Q_internal\(14) & !\inst3|inst|Add20~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~827_combout\,
	datab => \inst7|inst3|Q_internal\(14),
	datad => VCC,
	cin => \inst3|inst|Add20~27\,
	combout => \inst3|inst|Add20~28_combout\,
	cout => \inst3|inst|Add20~29\);

\inst3|inst|Add20~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add20~38_combout\ = \inst3|inst|F9~832_combout\ & (\inst7|inst3|Q_internal\(19) & \inst3|inst|Add20~37\ & VCC # !\inst7|inst3|Q_internal\(19) & !\inst3|inst|Add20~37\) # !\inst3|inst|F9~832_combout\ & (\inst7|inst3|Q_internal\(19) & 
-- !\inst3|inst|Add20~37\ # !\inst7|inst3|Q_internal\(19) & (\inst3|inst|Add20~37\ # GND))
-- \inst3|inst|Add20~39\ = CARRY(\inst3|inst|F9~832_combout\ & !\inst7|inst3|Q_internal\(19) & !\inst3|inst|Add20~37\ # !\inst3|inst|F9~832_combout\ & (!\inst3|inst|Add20~37\ # !\inst7|inst3|Q_internal\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~832_combout\,
	datab => \inst7|inst3|Q_internal\(19),
	datad => VCC,
	cin => \inst3|inst|Add20~37\,
	combout => \inst3|inst|Add20~38_combout\,
	cout => \inst3|inst|Add20~39\);

\inst3|inst|Add20~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add20~40_combout\ = (\inst7|inst3|Q_internal\(20) $ \inst3|inst|F9~833_combout\ $ !\inst3|inst|Add20~39\) # GND
-- \inst3|inst|Add20~41\ = CARRY(\inst7|inst3|Q_internal\(20) & (\inst3|inst|F9~833_combout\ # !\inst3|inst|Add20~39\) # !\inst7|inst3|Q_internal\(20) & \inst3|inst|F9~833_combout\ & !\inst3|inst|Add20~39\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(20),
	datab => \inst3|inst|F9~833_combout\,
	datad => VCC,
	cin => \inst3|inst|Add20~39\,
	combout => \inst3|inst|Add20~40_combout\,
	cout => \inst3|inst|Add20~41\);

\inst3|inst|Add20~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add20~42_combout\ = \inst3|inst|F9~834_combout\ & (\inst7|inst3|Q_internal\(21) & \inst3|inst|Add20~41\ & VCC # !\inst7|inst3|Q_internal\(21) & !\inst3|inst|Add20~41\) # !\inst3|inst|F9~834_combout\ & (\inst7|inst3|Q_internal\(21) & 
-- !\inst3|inst|Add20~41\ # !\inst7|inst3|Q_internal\(21) & (\inst3|inst|Add20~41\ # GND))
-- \inst3|inst|Add20~43\ = CARRY(\inst3|inst|F9~834_combout\ & !\inst7|inst3|Q_internal\(21) & !\inst3|inst|Add20~41\ # !\inst3|inst|F9~834_combout\ & (!\inst3|inst|Add20~41\ # !\inst7|inst3|Q_internal\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~834_combout\,
	datab => \inst7|inst3|Q_internal\(21),
	datad => VCC,
	cin => \inst3|inst|Add20~41\,
	combout => \inst3|inst|Add20~42_combout\,
	cout => \inst3|inst|Add20~43\);

\inst3|inst|Add20~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add20~44_combout\ = (\inst3|inst|F9~835_combout\ $ \inst7|inst3|Q_internal\(22) $ !\inst3|inst|Add20~43\) # GND
-- \inst3|inst|Add20~45\ = CARRY(\inst3|inst|F9~835_combout\ & (\inst7|inst3|Q_internal\(22) # !\inst3|inst|Add20~43\) # !\inst3|inst|F9~835_combout\ & \inst7|inst3|Q_internal\(22) & !\inst3|inst|Add20~43\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~835_combout\,
	datab => \inst7|inst3|Q_internal\(22),
	datad => VCC,
	cin => \inst3|inst|Add20~43\,
	combout => \inst3|inst|Add20~44_combout\,
	cout => \inst3|inst|Add20~45\);

\inst3|inst|Add20~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add20~46_combout\ = \inst3|inst|F9~836_combout\ & (\inst7|inst3|Q_internal\(23) & \inst3|inst|Add20~45\ & VCC # !\inst7|inst3|Q_internal\(23) & !\inst3|inst|Add20~45\) # !\inst3|inst|F9~836_combout\ & (\inst7|inst3|Q_internal\(23) & 
-- !\inst3|inst|Add20~45\ # !\inst7|inst3|Q_internal\(23) & (\inst3|inst|Add20~45\ # GND))
-- \inst3|inst|Add20~47\ = CARRY(\inst3|inst|F9~836_combout\ & !\inst7|inst3|Q_internal\(23) & !\inst3|inst|Add20~45\ # !\inst3|inst|F9~836_combout\ & (!\inst3|inst|Add20~45\ # !\inst7|inst3|Q_internal\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~836_combout\,
	datab => \inst7|inst3|Q_internal\(23),
	datad => VCC,
	cin => \inst3|inst|Add20~45\,
	combout => \inst3|inst|Add20~46_combout\,
	cout => \inst3|inst|Add20~47\);

\inst3|inst|Add20~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add20~58_combout\ = \inst3|inst|F9~842_combout\ & (\inst7|inst3|Q_internal\(29) & \inst3|inst|Add20~57\ & VCC # !\inst7|inst3|Q_internal\(29) & !\inst3|inst|Add20~57\) # !\inst3|inst|F9~842_combout\ & (\inst7|inst3|Q_internal\(29) & 
-- !\inst3|inst|Add20~57\ # !\inst7|inst3|Q_internal\(29) & (\inst3|inst|Add20~57\ # GND))
-- \inst3|inst|Add20~59\ = CARRY(\inst3|inst|F9~842_combout\ & !\inst7|inst3|Q_internal\(29) & !\inst3|inst|Add20~57\ # !\inst3|inst|F9~842_combout\ & (!\inst3|inst|Add20~57\ # !\inst7|inst3|Q_internal\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~842_combout\,
	datab => \inst7|inst3|Q_internal\(29),
	datad => VCC,
	cin => \inst3|inst|Add20~57\,
	combout => \inst3|inst|Add20~58_combout\,
	cout => \inst3|inst|Add20~59\);

\inst3|inst|Add20~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add20~62_combout\ = \inst3|inst|F9~844_combout\ & (\inst7|inst3|Q_internal\(31) & \inst3|inst|Add20~61\ & VCC # !\inst7|inst3|Q_internal\(31) & !\inst3|inst|Add20~61\) # !\inst3|inst|F9~844_combout\ & (\inst7|inst3|Q_internal\(31) & 
-- !\inst3|inst|Add20~61\ # !\inst7|inst3|Q_internal\(31) & (\inst3|inst|Add20~61\ # GND))
-- \inst3|inst|Add20~63\ = CARRY(\inst3|inst|F9~844_combout\ & !\inst7|inst3|Q_internal\(31) & !\inst3|inst|Add20~61\ # !\inst3|inst|F9~844_combout\ & (!\inst3|inst|Add20~61\ # !\inst7|inst3|Q_internal\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~844_combout\,
	datab => \inst7|inst3|Q_internal\(31),
	datad => VCC,
	cin => \inst3|inst|Add20~61\,
	combout => \inst3|inst|Add20~62_combout\,
	cout => \inst3|inst|Add20~63\);

\inst3|inst|Mux1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux1~1_combout\ = \inst3|inst|Mux20~0_combout\ & \inst3|inst|Mux1~0_combout\ # !\inst3|inst|Mux20~0_combout\ & (\inst3|inst|Mux1~0_combout\ & \inst3|inst|Add14~62_combout\ # !\inst3|inst|Mux1~0_combout\ & (\inst3|inst|Add20~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~0_combout\,
	datab => \inst3|inst|Mux1~0_combout\,
	datac => \inst3|inst|Add14~62_combout\,
	datad => \inst3|inst|Add20~62_combout\,
	combout => \inst3|inst|Mux1~1_combout\);

\inst3|inst|Add17~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add17~56_combout\ = (\inst7|inst3|Q_internal\(28) $ \inst7|inst3|Q_internal\(29) $ !\inst3|inst|Add17~55\) # GND
-- \inst3|inst|Add17~57\ = CARRY(\inst7|inst3|Q_internal\(28) & (\inst7|inst3|Q_internal\(29) # !\inst3|inst|Add17~55\) # !\inst7|inst3|Q_internal\(28) & \inst7|inst3|Q_internal\(29) & !\inst3|inst|Add17~55\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(28),
	datab => \inst7|inst3|Q_internal\(29),
	datad => VCC,
	cin => \inst3|inst|Add17~55\,
	combout => \inst3|inst|Add17~56_combout\,
	cout => \inst3|inst|Add17~57\);

\inst3|inst|Add17~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add17~58_combout\ = \inst7|inst3|Q_internal\(30) & (\inst7|inst3|Q_internal\(29) & \inst3|inst|Add17~57\ & VCC # !\inst7|inst3|Q_internal\(29) & !\inst3|inst|Add17~57\) # !\inst7|inst3|Q_internal\(30) & (\inst7|inst3|Q_internal\(29) & 
-- !\inst3|inst|Add17~57\ # !\inst7|inst3|Q_internal\(29) & (\inst3|inst|Add17~57\ # GND))
-- \inst3|inst|Add17~59\ = CARRY(\inst7|inst3|Q_internal\(30) & !\inst7|inst3|Q_internal\(29) & !\inst3|inst|Add17~57\ # !\inst7|inst3|Q_internal\(30) & (!\inst3|inst|Add17~57\ # !\inst7|inst3|Q_internal\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(30),
	datab => \inst7|inst3|Q_internal\(29),
	datad => VCC,
	cin => \inst3|inst|Add17~57\,
	combout => \inst3|inst|Add17~58_combout\,
	cout => \inst3|inst|Add17~59\);

\inst3|inst|Add17~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add17~60_combout\ = (\inst7|inst3|Q_internal\(30) $ \inst7|inst3|Q_internal\(31) $ !\inst3|inst|Add17~59\) # GND
-- \inst3|inst|Add17~61\ = CARRY(\inst7|inst3|Q_internal\(30) & (\inst7|inst3|Q_internal\(31) # !\inst3|inst|Add17~59\) # !\inst7|inst3|Q_internal\(30) & \inst7|inst3|Q_internal\(31) & !\inst3|inst|Add17~59\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(30),
	datab => \inst7|inst3|Q_internal\(31),
	datad => VCC,
	cin => \inst3|inst|Add17~59\,
	combout => \inst3|inst|Add17~60_combout\,
	cout => \inst3|inst|Add17~61\);

\inst3|inst|Add12~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add12~58_combout\ = \inst3|inst3|LPM_MUX_component|auto_generated|result_node[29]~66_combout\ & (\inst7|inst3|Q_internal\(29) & \inst3|inst|Add12~57\ & VCC # !\inst7|inst3|Q_internal\(29) & !\inst3|inst|Add12~57\) # 
-- !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[29]~66_combout\ & (\inst7|inst3|Q_internal\(29) & !\inst3|inst|Add12~57\ # !\inst7|inst3|Q_internal\(29) & (\inst3|inst|Add12~57\ # GND))
-- \inst3|inst|Add12~59\ = CARRY(\inst3|inst3|LPM_MUX_component|auto_generated|result_node[29]~66_combout\ & !\inst7|inst3|Q_internal\(29) & !\inst3|inst|Add12~57\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[29]~66_combout\ & 
-- (!\inst3|inst|Add12~57\ # !\inst7|inst3|Q_internal\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[29]~66_combout\,
	datab => \inst7|inst3|Q_internal\(29),
	datad => VCC,
	cin => \inst3|inst|Add12~57\,
	combout => \inst3|inst|Add12~58_combout\,
	cout => \inst3|inst|Add12~59\);

\inst3|inst|Add12~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add12~60_combout\ = (\inst7|inst3|Q_internal\(30) $ \inst3|inst3|LPM_MUX_component|auto_generated|result_node[30]~65_combout\ $ !\inst3|inst|Add12~59\) # GND
-- \inst3|inst|Add12~61\ = CARRY(\inst7|inst3|Q_internal\(30) & (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[30]~65_combout\ # !\inst3|inst|Add12~59\) # !\inst7|inst3|Q_internal\(30) & 
-- \inst3|inst3|LPM_MUX_component|auto_generated|result_node[30]~65_combout\ & !\inst3|inst|Add12~59\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(30),
	datab => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[30]~65_combout\,
	datad => VCC,
	cin => \inst3|inst|Add12~59\,
	combout => \inst3|inst|Add12~60_combout\,
	cout => \inst3|inst|Add12~61\);

\inst3|inst|Add12~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add12~62_combout\ = \inst7|inst3|Q_internal\(31) & (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[31]~64_combout\ & \inst3|inst|Add12~61\ & VCC # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[31]~64_combout\ & 
-- !\inst3|inst|Add12~61\) # !\inst7|inst3|Q_internal\(31) & (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[31]~64_combout\ & !\inst3|inst|Add12~61\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[31]~64_combout\ & 
-- (\inst3|inst|Add12~61\ # GND))
-- \inst3|inst|Add12~63\ = CARRY(\inst7|inst3|Q_internal\(31) & !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[31]~64_combout\ & !\inst3|inst|Add12~61\ # !\inst7|inst3|Q_internal\(31) & (!\inst3|inst|Add12~61\ # 
-- !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[31]~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(31),
	datab => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[31]~64_combout\,
	datad => VCC,
	cin => \inst3|inst|Add12~61\,
	combout => \inst3|inst|Add12~62_combout\,
	cout => \inst3|inst|Add12~63\);

\inst3|inst|F9~389\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~389_combout\ = \inst7|inst3|Q_internal\(31) & (\inst7|inst2|Q_internal\(2) & !\inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (!\inst7|inst5|Q_internal\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(31),
	datab => \inst7|inst6|Q_internal\(11),
	datac => \inst7|inst2|Q_internal\(2),
	datad => \inst7|inst5|Q_internal\(31),
	combout => \inst3|inst|F9~389_combout\);

\inst3|inst|F9~779\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~779_combout\ = \inst7|inst3|Q_internal\(30) # \inst7|inst2|Q_internal\(2) & (\inst7|inst6|Q_internal\(11)) # !\inst7|inst2|Q_internal\(2) & \inst7|inst5|Q_internal\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(30),
	datab => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst5|Q_internal\(30),
	datad => \inst7|inst6|Q_internal\(11),
	combout => \inst3|inst|F9~779_combout\);

\inst3|inst|F9~225\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~225_combout\ = \inst7|inst3|Q_internal\(29) & (\inst7|inst2|Q_internal\(2) & !\inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (!\inst7|inst5|Q_internal\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|Q_internal\(2),
	datab => \inst7|inst6|Q_internal\(11),
	datac => \inst7|inst5|Q_internal\(29),
	datad => \inst7|inst3|Q_internal\(29),
	combout => \inst3|inst|F9~225_combout\);

\inst3|inst|Add5~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add5~58_combout\ = \inst3|inst|F9~778_combout\ & (\inst3|inst|F9~225_combout\ & \inst3|inst|Add5~57\ & VCC # !\inst3|inst|F9~225_combout\ & !\inst3|inst|Add5~57\) # !\inst3|inst|F9~778_combout\ & (\inst3|inst|F9~225_combout\ & 
-- !\inst3|inst|Add5~57\ # !\inst3|inst|F9~225_combout\ & (\inst3|inst|Add5~57\ # GND))
-- \inst3|inst|Add5~59\ = CARRY(\inst3|inst|F9~778_combout\ & !\inst3|inst|F9~225_combout\ & !\inst3|inst|Add5~57\ # !\inst3|inst|F9~778_combout\ & (!\inst3|inst|Add5~57\ # !\inst3|inst|F9~225_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~778_combout\,
	datab => \inst3|inst|F9~225_combout\,
	datad => VCC,
	cin => \inst3|inst|Add5~57\,
	combout => \inst3|inst|Add5~58_combout\,
	cout => \inst3|inst|Add5~59\);

\inst3|inst|Add5~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add5~60_combout\ = (\inst3|inst|F9~226_combout\ $ \inst3|inst|F9~779_combout\ $ !\inst3|inst|Add5~59\) # GND
-- \inst3|inst|Add5~61\ = CARRY(\inst3|inst|F9~226_combout\ & (\inst3|inst|F9~779_combout\ # !\inst3|inst|Add5~59\) # !\inst3|inst|F9~226_combout\ & \inst3|inst|F9~779_combout\ & !\inst3|inst|Add5~59\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~226_combout\,
	datab => \inst3|inst|F9~779_combout\,
	datad => VCC,
	cin => \inst3|inst|Add5~59\,
	combout => \inst3|inst|Add5~60_combout\,
	cout => \inst3|inst|Add5~61\);

\inst3|inst|Mux1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux1~2_combout\ = \inst3|inst1|operation\(2) & (\inst3|inst|Add5~62_combout\ # \inst3|inst1|operation\(3)) # !\inst3|inst1|operation\(2) & \inst3|inst|F9~845_combout\ & (!\inst3|inst1|operation\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~845_combout\,
	datab => \inst3|inst1|operation\(2),
	datac => \inst3|inst|Add5~62_combout\,
	datad => \inst3|inst1|operation\(3),
	combout => \inst3|inst|Mux1~2_combout\);

\inst3|inst|Mux1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux1~3_combout\ = \inst3|inst1|operation\(3) & (\inst3|inst|Mux1~2_combout\ & \inst3|inst|Add18~62_combout\ # !\inst3|inst|Mux1~2_combout\ & (\inst3|inst|Add12~62_combout\)) # !\inst3|inst1|operation\(3) & (\inst3|inst|Mux1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add18~62_combout\,
	datab => \inst3|inst1|operation\(3),
	datac => \inst3|inst|Add12~62_combout\,
	datad => \inst3|inst|Mux1~2_combout\,
	combout => \inst3|inst|Mux1~3_combout\);

\inst3|inst|F9~648\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~648_combout\ = \inst7|inst3|Q_internal\(30) & (\inst7|inst2|Q_internal\(2) & (\inst7|inst6|Q_internal\(11)) # !\inst7|inst2|Q_internal\(2) & \inst7|inst5|Q_internal\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(30),
	datab => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst5|Q_internal\(30),
	datad => \inst7|inst6|Q_internal\(11),
	combout => \inst3|inst|F9~648_combout\);

\inst3|inst|Add10~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add10~58_combout\ = \inst3|inst|F9~647_combout\ & (\inst7|inst3|Q_internal\(29) & \inst3|inst|Add10~57\ & VCC # !\inst7|inst3|Q_internal\(29) & !\inst3|inst|Add10~57\) # !\inst3|inst|F9~647_combout\ & (\inst7|inst3|Q_internal\(29) & 
-- !\inst3|inst|Add10~57\ # !\inst7|inst3|Q_internal\(29) & (\inst3|inst|Add10~57\ # GND))
-- \inst3|inst|Add10~59\ = CARRY(\inst3|inst|F9~647_combout\ & !\inst7|inst3|Q_internal\(29) & !\inst3|inst|Add10~57\ # !\inst3|inst|F9~647_combout\ & (!\inst3|inst|Add10~57\ # !\inst7|inst3|Q_internal\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~647_combout\,
	datab => \inst7|inst3|Q_internal\(29),
	datad => VCC,
	cin => \inst3|inst|Add10~57\,
	combout => \inst3|inst|Add10~58_combout\,
	cout => \inst3|inst|Add10~59\);

\inst3|inst|Add10~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add10~60_combout\ = (\inst7|inst3|Q_internal\(30) $ \inst3|inst|F9~648_combout\ $ !\inst3|inst|Add10~59\) # GND
-- \inst3|inst|Add10~61\ = CARRY(\inst7|inst3|Q_internal\(30) & (\inst3|inst|F9~648_combout\ # !\inst3|inst|Add10~59\) # !\inst7|inst3|Q_internal\(30) & \inst3|inst|F9~648_combout\ & !\inst3|inst|Add10~59\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(30),
	datab => \inst3|inst|F9~648_combout\,
	datad => VCC,
	cin => \inst3|inst|Add10~59\,
	combout => \inst3|inst|Add10~60_combout\,
	cout => \inst3|inst|Add10~61\);

\inst3|inst|Add10~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add10~62_combout\ = \inst3|inst|F9~649_combout\ & (\inst7|inst3|Q_internal\(31) & \inst3|inst|Add10~61\ & VCC # !\inst7|inst3|Q_internal\(31) & !\inst3|inst|Add10~61\) # !\inst3|inst|F9~649_combout\ & (\inst7|inst3|Q_internal\(31) & 
-- !\inst3|inst|Add10~61\ # !\inst7|inst3|Q_internal\(31) & (\inst3|inst|Add10~61\ # GND))
-- \inst3|inst|Add10~63\ = CARRY(\inst3|inst|F9~649_combout\ & !\inst7|inst3|Q_internal\(31) & !\inst3|inst|Add10~61\ # !\inst3|inst|F9~649_combout\ & (!\inst3|inst|Add10~61\ # !\inst7|inst3|Q_internal\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~649_combout\,
	datab => \inst7|inst3|Q_internal\(31),
	datad => VCC,
	cin => \inst3|inst|Add10~61\,
	combout => \inst3|inst|Add10~62_combout\,
	cout => \inst3|inst|Add10~63\);

\inst3|inst|Add3~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add3~58_combout\ = \inst3|inst3|LPM_MUX_component|auto_generated|result_node[29]~66_combout\ & (\inst7|inst3|Q_internal\(29) & !\inst3|inst|Add3~57\ # !\inst7|inst3|Q_internal\(29) & (\inst3|inst|Add3~57\ # GND)) # 
-- !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[29]~66_combout\ & (\inst7|inst3|Q_internal\(29) & \inst3|inst|Add3~57\ & VCC # !\inst7|inst3|Q_internal\(29) & !\inst3|inst|Add3~57\)
-- \inst3|inst|Add3~59\ = CARRY(\inst3|inst3|LPM_MUX_component|auto_generated|result_node[29]~66_combout\ & (!\inst3|inst|Add3~57\ # !\inst7|inst3|Q_internal\(29)) # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[29]~66_combout\ & 
-- !\inst7|inst3|Q_internal\(29) & !\inst3|inst|Add3~57\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[29]~66_combout\,
	datab => \inst7|inst3|Q_internal\(29),
	datad => VCC,
	cin => \inst3|inst|Add3~57\,
	combout => \inst3|inst|Add3~58_combout\,
	cout => \inst3|inst|Add3~59\);

\inst3|inst|Add3~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add3~60_combout\ = (\inst3|inst3|LPM_MUX_component|auto_generated|result_node[30]~65_combout\ $ \inst7|inst3|Q_internal\(30) $ \inst3|inst|Add3~59\) # GND
-- \inst3|inst|Add3~61\ = CARRY(\inst3|inst3|LPM_MUX_component|auto_generated|result_node[30]~65_combout\ & \inst7|inst3|Q_internal\(30) & !\inst3|inst|Add3~59\ # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[30]~65_combout\ & 
-- (\inst7|inst3|Q_internal\(30) # !\inst3|inst|Add3~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[30]~65_combout\,
	datab => \inst7|inst3|Q_internal\(30),
	datad => VCC,
	cin => \inst3|inst|Add3~59\,
	combout => \inst3|inst|Add3~60_combout\,
	cout => \inst3|inst|Add3~61\);

\inst3|inst|Add3~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add3~62_combout\ = \inst7|inst3|Q_internal\(31) $ \inst3|inst|Add3~61\ $ !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[31]~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(31),
	datad => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[31]~64_combout\,
	cin => \inst3|inst|Add3~61\,
	combout => \inst3|inst|Add3~62_combout\);

\inst3|inst|F9~163\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~163_combout\ = \inst7|inst3|Q_internal\(31) & \inst3|inst|Add3~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst3|Q_internal\(31),
	datad => \inst3|inst|Add3~62_combout\,
	combout => \inst3|inst|F9~163_combout\);

\inst3|inst|Mux1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux1~4_combout\ = \inst3|inst|Mux0~2_combout\ & (\inst3|inst|Mux20~5_combout\ # \inst3|inst|F9~163_combout\) # !\inst3|inst|Mux0~2_combout\ & !\inst3|inst|Mux20~5_combout\ & \inst3|inst|Add10~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux0~2_combout\,
	datab => \inst3|inst|Mux20~5_combout\,
	datac => \inst3|inst|Add10~62_combout\,
	datad => \inst3|inst|F9~163_combout\,
	combout => \inst3|inst|Mux1~4_combout\);

\inst3|inst|Mux1~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux1~5_combout\ = \inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux1~4_combout\ & \inst3|inst|Add17~60_combout\ # !\inst3|inst|Mux1~4_combout\ & (\inst3|inst|Mux1~3_combout\)) # !\inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux1~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~5_combout\,
	datab => \inst3|inst|Add17~60_combout\,
	datac => \inst3|inst|Mux1~3_combout\,
	datad => \inst3|inst|Mux1~4_combout\,
	combout => \inst3|inst|Mux1~5_combout\);

\inst3|inst|Mux1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux1~6_combout\ = \inst3|inst|Mux20~4_combout\ & (\inst3|inst|Mux20~3_combout\ # \inst7|inst3|Q_internal\(31)) # !\inst3|inst|Mux20~4_combout\ & !\inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux1~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~4_combout\,
	datab => \inst3|inst|Mux20~3_combout\,
	datac => \inst7|inst3|Q_internal\(31),
	datad => \inst3|inst|Mux1~5_combout\,
	combout => \inst3|inst|Mux1~6_combout\);

\inst3|inst|Mux1~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux1~7_combout\ = \inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux1~6_combout\ & \inst3|inst|F9~844_combout\ # !\inst3|inst|Mux1~6_combout\ & (\inst3|inst|Mux1~1_combout\)) # !\inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~844_combout\,
	datab => \inst3|inst|Mux20~3_combout\,
	datac => \inst3|inst|Mux1~1_combout\,
	datad => \inst3|inst|Mux1~6_combout\,
	combout => \inst3|inst|Mux1~7_combout\);

\inst3|inst|Mux3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux3~0_combout\ = \inst3|inst|Mux20~2_combout\ & \inst3|inst|F9~647_combout\ & !\inst3|inst|Mux20~1_combout\ # !\inst3|inst|Mux20~2_combout\ & (\inst3|inst|Mux20~1_combout\ # \inst3|inst|Add7~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~647_combout\,
	datab => \inst3|inst|Mux20~2_combout\,
	datac => \inst3|inst|Mux20~1_combout\,
	datad => \inst3|inst|Add7~58_combout\,
	combout => \inst3|inst|Mux3~0_combout\);

\inst3|inst|Mux3~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux3~1_combout\ = \inst3|inst|Mux20~0_combout\ & \inst3|inst|Mux3~0_combout\ # !\inst3|inst|Mux20~0_combout\ & (\inst3|inst|Mux3~0_combout\ & (\inst3|inst|Add14~58_combout\) # !\inst3|inst|Mux3~0_combout\ & \inst3|inst|Add20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~0_combout\,
	datab => \inst3|inst|Mux3~0_combout\,
	datac => \inst3|inst|Add20~58_combout\,
	datad => \inst3|inst|Add14~58_combout\,
	combout => \inst3|inst|Mux3~1_combout\);

\inst3|inst|F9~161\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~161_combout\ = \inst7|inst3|Q_internal\(29) & \inst3|inst|Add3~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst3|Q_internal\(29),
	datad => \inst3|inst|Add3~58_combout\,
	combout => \inst3|inst|F9~161_combout\);

\inst3|inst|F9~778\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~778_combout\ = \inst7|inst3|Q_internal\(29) # \inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|Q_internal\(2),
	datab => \inst7|inst6|Q_internal\(11),
	datac => \inst7|inst5|Q_internal\(29),
	datad => \inst7|inst3|Q_internal\(29),
	combout => \inst3|inst|F9~778_combout\);

\inst3|inst|Mux3~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux3~2_combout\ = \inst3|inst1|operation\(3) & (\inst3|inst1|operation\(2)) # !\inst3|inst1|operation\(3) & (\inst3|inst1|operation\(2) & (\inst3|inst|Add5~58_combout\) # !\inst3|inst1|operation\(2) & \inst3|inst|F9~778_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst1|operation\(3),
	datab => \inst3|inst|F9~778_combout\,
	datac => \inst3|inst1|operation\(2),
	datad => \inst3|inst|Add5~58_combout\,
	combout => \inst3|inst|Mux3~2_combout\);

\inst3|inst|Mux3~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux3~3_combout\ = \inst3|inst1|operation\(3) & (\inst3|inst|Mux3~2_combout\ & \inst3|inst|Add18~58_combout\ # !\inst3|inst|Mux3~2_combout\ & (\inst3|inst|Add12~58_combout\)) # !\inst3|inst1|operation\(3) & (\inst3|inst|Mux3~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add18~58_combout\,
	datab => \inst3|inst1|operation\(3),
	datac => \inst3|inst|Add12~58_combout\,
	datad => \inst3|inst|Mux3~2_combout\,
	combout => \inst3|inst|Mux3~3_combout\);

\inst3|inst|Mux3~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux3~4_combout\ = \inst3|inst|Mux0~2_combout\ & \inst3|inst|Mux20~5_combout\ # !\inst3|inst|Mux0~2_combout\ & (\inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux3~3_combout\) # !\inst3|inst|Mux20~5_combout\ & \inst3|inst|Add10~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux0~2_combout\,
	datab => \inst3|inst|Mux20~5_combout\,
	datac => \inst3|inst|Add10~58_combout\,
	datad => \inst3|inst|Mux3~3_combout\,
	combout => \inst3|inst|Mux3~4_combout\);

\inst3|inst|Mux3~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux3~5_combout\ = \inst3|inst|Mux0~2_combout\ & (\inst3|inst|Mux3~4_combout\ & \inst3|inst|Add17~56_combout\ # !\inst3|inst|Mux3~4_combout\ & (\inst3|inst|F9~161_combout\)) # !\inst3|inst|Mux0~2_combout\ & (\inst3|inst|Mux3~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux0~2_combout\,
	datab => \inst3|inst|Add17~56_combout\,
	datac => \inst3|inst|F9~161_combout\,
	datad => \inst3|inst|Mux3~4_combout\,
	combout => \inst3|inst|Mux3~5_combout\);

\inst3|inst|Mux3~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux3~6_combout\ = \inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux20~4_combout\) # !\inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux20~4_combout\ & \inst7|inst3|Q_internal\(29) # !\inst3|inst|Mux20~4_combout\ & (\inst3|inst|Mux3~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~3_combout\,
	datab => \inst7|inst3|Q_internal\(29),
	datac => \inst3|inst|Mux20~4_combout\,
	datad => \inst3|inst|Mux3~5_combout\,
	combout => \inst3|inst|Mux3~6_combout\);

\inst3|inst|Mux3~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux3~7_combout\ = \inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux3~6_combout\ & \inst3|inst|F9~842_combout\ # !\inst3|inst|Mux3~6_combout\ & (\inst3|inst|Mux3~1_combout\)) # !\inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux3~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~3_combout\,
	datab => \inst3|inst|F9~842_combout\,
	datac => \inst3|inst|Mux3~1_combout\,
	datad => \inst3|inst|Mux3~6_combout\,
	combout => \inst3|inst|Mux3~7_combout\);

\inst3|inst|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Equal0~0_combout\ = !\inst3|inst|Mux2~7_combout\ & !\inst3|inst|Mux0~8_combout\ & !\inst3|inst|Mux1~7_combout\ & !\inst3|inst|Mux3~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux2~7_combout\,
	datab => \inst3|inst|Mux0~8_combout\,
	datac => \inst3|inst|Mux1~7_combout\,
	datad => \inst3|inst|Mux3~7_combout\,
	combout => \inst3|inst|Equal0~0_combout\);

\inst3|inst|Mux32~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux32~7_combout\ = \inst3|inst1|operation\(0) & \inst7|inst3|Q_internal\(0) & (\inst3|inst|Mux32~6_combout\ # \inst3|inst3|LPM_MUX_component|auto_generated|result_node[0]~95_combout\) # !\inst3|inst1|operation\(0) & 
-- \inst3|inst|Mux32~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux32~6_combout\,
	datab => \inst7|inst3|Q_internal\(0),
	datac => \inst3|inst1|operation\(0),
	datad => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[0]~95_combout\,
	combout => \inst3|inst|Mux32~7_combout\);

\inst3|inst|Mux32~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux32~1_combout\ = \inst3|inst1|operation\(0) & (\inst3|inst1|operation\(2)) # !\inst3|inst1|operation\(0) & (\inst3|inst1|operation\(2) & \inst7|inst3|Q_internal\(0) # !\inst3|inst1|operation\(2) & (\inst3|inst|Add10~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst1|operation\(0),
	datab => \inst7|inst3|Q_internal\(0),
	datac => \inst3|inst|Add10~0_combout\,
	datad => \inst3|inst1|operation\(2),
	combout => \inst3|inst|Mux32~1_combout\);

\inst3|inst|Mux32~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux32~2_combout\ = \inst3|inst1|operation\(0) & (\inst3|inst|Mux32~1_combout\ & (\inst3|inst|Add18~0_combout\) # !\inst3|inst|Mux32~1_combout\ & \inst3|inst|Add12~0_combout\) # !\inst3|inst1|operation\(0) & (\inst3|inst|Mux32~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst1|operation\(0),
	datab => \inst3|inst|Add12~0_combout\,
	datac => \inst3|inst|Mux32~1_combout\,
	datad => \inst3|inst|Add18~0_combout\,
	combout => \inst3|inst|Mux32~2_combout\);

\inst3|inst|Mux32~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux32~5_combout\ = \inst3|inst1|operation\(1) & (\inst3|inst1|operation\(3)) # !\inst3|inst1|operation\(1) & (\inst3|inst1|operation\(3) & (\inst3|inst|Mux32~2_combout\) # !\inst3|inst1|operation\(3) & \inst3|inst|Mux32~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux32~4_combout\,
	datab => \inst3|inst1|operation\(1),
	datac => \inst3|inst1|operation\(3),
	datad => \inst3|inst|Mux32~2_combout\,
	combout => \inst3|inst|Mux32~5_combout\);

\inst3|inst|Mux32~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux32~8_combout\ = \inst3|inst1|operation\(1) & (\inst3|inst|Mux32~5_combout\ & (\inst3|inst|Mux32~7_combout\) # !\inst3|inst|Mux32~5_combout\ & \inst3|inst|Mux32~0_combout\) # !\inst3|inst1|operation\(1) & (\inst3|inst|Mux32~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux32~0_combout\,
	datab => \inst3|inst|Mux32~7_combout\,
	datac => \inst3|inst1|operation\(1),
	datad => \inst3|inst|Mux32~5_combout\,
	combout => \inst3|inst|Mux32~8_combout\);

\inst3|inst|F9~628\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~628_combout\ = \inst7|inst3|Q_internal\(10) & (\inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(10) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|Q_internal\(2),
	datab => \inst7|inst6|Q_internal\(10),
	datac => \inst7|inst3|Q_internal\(10),
	datad => \inst7|inst5|Q_internal\(10),
	combout => \inst3|inst|F9~628_combout\);

\inst3|inst|Mux22~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux22~0_combout\ = \inst3|inst|Mux20~2_combout\ & (\inst3|inst|F9~628_combout\ & !\inst3|inst|Mux20~1_combout\) # !\inst3|inst|Mux20~2_combout\ & (\inst3|inst|Add7~20_combout\ # \inst3|inst|Mux20~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add7~20_combout\,
	datab => \inst3|inst|F9~628_combout\,
	datac => \inst3|inst|Mux20~2_combout\,
	datad => \inst3|inst|Mux20~1_combout\,
	combout => \inst3|inst|Mux22~0_combout\);

\inst3|inst|Mux22~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux22~1_combout\ = \inst3|inst|Mux20~0_combout\ & (\inst3|inst|Mux22~0_combout\) # !\inst3|inst|Mux20~0_combout\ & (\inst3|inst|Mux22~0_combout\ & \inst3|inst|Add14~20_combout\ # !\inst3|inst|Mux22~0_combout\ & (\inst3|inst|Add20~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add14~20_combout\,
	datab => \inst3|inst|Mux20~0_combout\,
	datac => \inst3|inst|Add20~20_combout\,
	datad => \inst3|inst|Mux22~0_combout\,
	combout => \inst3|inst|Mux22~1_combout\);

\inst3|inst|F9~142\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~142_combout\ = \inst7|inst3|Q_internal\(10) & \inst3|inst|Add3~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(10),
	datad => \inst3|inst|Add3~20_combout\,
	combout => \inst3|inst|F9~142_combout\);

\inst3|inst|Mux22~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux22~4_combout\ = \inst3|inst|Mux20~5_combout\ & \inst3|inst|Mux0~2_combout\ # !\inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux0~2_combout\ & \inst3|inst|F9~142_combout\ # !\inst3|inst|Mux0~2_combout\ & (\inst3|inst|Add10~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~5_combout\,
	datab => \inst3|inst|Mux0~2_combout\,
	datac => \inst3|inst|F9~142_combout\,
	datad => \inst3|inst|Add10~20_combout\,
	combout => \inst3|inst|Mux22~4_combout\);

\inst3|inst|Mux22~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux22~2_combout\ = \inst3|inst1|operation\(2) & (\inst3|inst1|operation\(3)) # !\inst3|inst1|operation\(2) & (\inst3|inst1|operation\(3) & (\inst3|inst|Add12~20_combout\) # !\inst3|inst1|operation\(3) & \inst3|inst|F9~759_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst1|operation\(2),
	datab => \inst3|inst|F9~759_combout\,
	datac => \inst3|inst|Add12~20_combout\,
	datad => \inst3|inst1|operation\(3),
	combout => \inst3|inst|Mux22~2_combout\);

\inst3|inst|Mux22~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux22~3_combout\ = \inst3|inst1|operation\(2) & (\inst3|inst|Mux22~2_combout\ & \inst3|inst|Add18~20_combout\ # !\inst3|inst|Mux22~2_combout\ & (\inst3|inst|Add5~20_combout\)) # !\inst3|inst1|operation\(2) & (\inst3|inst|Mux22~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add18~20_combout\,
	datab => \inst3|inst1|operation\(2),
	datac => \inst3|inst|Add5~20_combout\,
	datad => \inst3|inst|Mux22~2_combout\,
	combout => \inst3|inst|Mux22~3_combout\);

\inst3|inst|Mux22~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux22~5_combout\ = \inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux22~4_combout\ & \inst3|inst|Add17~18_combout\ # !\inst3|inst|Mux22~4_combout\ & (\inst3|inst|Mux22~3_combout\)) # !\inst3|inst|Mux20~5_combout\ & \inst3|inst|Mux22~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~5_combout\,
	datab => \inst3|inst|Mux22~4_combout\,
	datac => \inst3|inst|Add17~18_combout\,
	datad => \inst3|inst|Mux22~3_combout\,
	combout => \inst3|inst|Mux22~5_combout\);

\inst3|inst|Mux22~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux22~6_combout\ = \inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux22~1_combout\ # \inst3|inst|Mux20~4_combout\) # !\inst3|inst|Mux20~3_combout\ & (!\inst3|inst|Mux20~4_combout\ & \inst3|inst|Mux22~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~3_combout\,
	datab => \inst3|inst|Mux22~1_combout\,
	datac => \inst3|inst|Mux20~4_combout\,
	datad => \inst3|inst|Mux22~5_combout\,
	combout => \inst3|inst|Mux22~6_combout\);

\inst3|inst|Mux22~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux22~7_combout\ = \inst3|inst|Mux20~4_combout\ & (\inst7|inst3|Q_internal\(10) # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[10]~85_combout\ & \inst3|inst|Mux22~6_combout\) # !\inst3|inst|Mux20~4_combout\ & 
-- (\inst3|inst|Mux22~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[10]~85_combout\,
	datab => \inst3|inst|Mux20~4_combout\,
	datac => \inst7|inst3|Q_internal\(10),
	datad => \inst3|inst|Mux22~6_combout\,
	combout => \inst3|inst|Mux22~7_combout\);

\inst3|inst|Mux23~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux23~0_combout\ = \inst3|inst|Mux20~1_combout\ & (!\inst3|inst|Mux20~2_combout\) # !\inst3|inst|Mux20~1_combout\ & (\inst3|inst|Mux20~2_combout\ & \inst3|inst|F9~627_combout\ # !\inst3|inst|Mux20~2_combout\ & (\inst3|inst|Add7~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~627_combout\,
	datab => \inst3|inst|Mux20~1_combout\,
	datac => \inst3|inst|Add7~18_combout\,
	datad => \inst3|inst|Mux20~2_combout\,
	combout => \inst3|inst|Mux23~0_combout\);

\inst3|inst|Mux23~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux23~1_combout\ = \inst3|inst|Mux20~0_combout\ & (\inst3|inst|Mux23~0_combout\) # !\inst3|inst|Mux20~0_combout\ & (\inst3|inst|Mux23~0_combout\ & \inst3|inst|Add14~18_combout\ # !\inst3|inst|Mux23~0_combout\ & (\inst3|inst|Add20~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~0_combout\,
	datab => \inst3|inst|Add14~18_combout\,
	datac => \inst3|inst|Mux23~0_combout\,
	datad => \inst3|inst|Add20~18_combout\,
	combout => \inst3|inst|Mux23~1_combout\);

\inst3|inst|Mux23~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux23~2_combout\ = \inst3|inst1|operation\(2) & (\inst3|inst|Add5~18_combout\ # \inst3|inst1|operation\(3)) # !\inst3|inst1|operation\(2) & \inst3|inst|F9~758_combout\ & (!\inst3|inst1|operation\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst1|operation\(2),
	datab => \inst3|inst|F9~758_combout\,
	datac => \inst3|inst|Add5~18_combout\,
	datad => \inst3|inst1|operation\(3),
	combout => \inst3|inst|Mux23~2_combout\);

\inst3|inst|Mux23~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux23~3_combout\ = \inst3|inst1|operation\(3) & (\inst3|inst|Mux23~2_combout\ & \inst3|inst|Add18~18_combout\ # !\inst3|inst|Mux23~2_combout\ & (\inst3|inst|Add12~18_combout\)) # !\inst3|inst1|operation\(3) & (\inst3|inst|Mux23~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add18~18_combout\,
	datab => \inst3|inst1|operation\(3),
	datac => \inst3|inst|Add12~18_combout\,
	datad => \inst3|inst|Mux23~2_combout\,
	combout => \inst3|inst|Mux23~3_combout\);

\inst3|inst|Mux23~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux23~4_combout\ = \inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux0~2_combout\ # \inst3|inst|Mux23~3_combout\) # !\inst3|inst|Mux20~5_combout\ & \inst3|inst|Add10~18_combout\ & !\inst3|inst|Mux0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~5_combout\,
	datab => \inst3|inst|Add10~18_combout\,
	datac => \inst3|inst|Mux0~2_combout\,
	datad => \inst3|inst|Mux23~3_combout\,
	combout => \inst3|inst|Mux23~4_combout\);

\inst3|inst|F9~141\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~141_combout\ = \inst7|inst3|Q_internal\(9) & \inst3|inst|Add3~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst3|Q_internal\(9),
	datad => \inst3|inst|Add3~18_combout\,
	combout => \inst3|inst|F9~141_combout\);

\inst3|inst|Mux23~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux23~5_combout\ = \inst3|inst|Mux0~2_combout\ & (\inst3|inst|Mux23~4_combout\ & \inst3|inst|Add17~16_combout\ # !\inst3|inst|Mux23~4_combout\ & (\inst3|inst|F9~141_combout\)) # !\inst3|inst|Mux0~2_combout\ & (\inst3|inst|Mux23~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux0~2_combout\,
	datab => \inst3|inst|Add17~16_combout\,
	datac => \inst3|inst|Mux23~4_combout\,
	datad => \inst3|inst|F9~141_combout\,
	combout => \inst3|inst|Mux23~5_combout\);

\inst3|inst|Mux23~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux23~6_combout\ = \inst3|inst|Mux20~4_combout\ & (\inst7|inst3|Q_internal\(9) # \inst3|inst|Mux20~3_combout\) # !\inst3|inst|Mux20~4_combout\ & (!\inst3|inst|Mux20~3_combout\ & \inst3|inst|Mux23~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~4_combout\,
	datab => \inst7|inst3|Q_internal\(9),
	datac => \inst3|inst|Mux20~3_combout\,
	datad => \inst3|inst|Mux23~5_combout\,
	combout => \inst3|inst|Mux23~6_combout\);

\inst3|inst|Mux23~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux23~7_combout\ = \inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux23~6_combout\ & \inst3|inst|F9~822_combout\ # !\inst3|inst|Mux23~6_combout\ & (\inst3|inst|Mux23~1_combout\)) # !\inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux23~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~822_combout\,
	datab => \inst3|inst|Mux23~1_combout\,
	datac => \inst3|inst|Mux20~3_combout\,
	datad => \inst3|inst|Mux23~6_combout\,
	combout => \inst3|inst|Mux23~7_combout\);

\inst3|inst|F9~761\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~761_combout\ = \inst7|inst3|Q_internal\(12) # \inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(12),
	datab => \inst7|inst6|Q_internal\(11),
	datac => \inst7|inst5|Q_internal\(12),
	datad => \inst7|inst2|Q_internal\(2),
	combout => \inst3|inst|F9~761_combout\);

\inst3|inst|Mux20~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux20~8_combout\ = \inst3|inst1|operation\(2) & (\inst3|inst1|operation\(3)) # !\inst3|inst1|operation\(2) & (\inst3|inst1|operation\(3) & (\inst3|inst|Add12~24_combout\) # !\inst3|inst1|operation\(3) & \inst3|inst|F9~761_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst1|operation\(2),
	datab => \inst3|inst|F9~761_combout\,
	datac => \inst3|inst|Add12~24_combout\,
	datad => \inst3|inst1|operation\(3),
	combout => \inst3|inst|Mux20~8_combout\);

\inst3|inst|Mux20~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux20~9_combout\ = \inst3|inst1|operation\(2) & (\inst3|inst|Mux20~8_combout\ & \inst3|inst|Add18~24_combout\ # !\inst3|inst|Mux20~8_combout\ & (\inst3|inst|Add5~24_combout\)) # !\inst3|inst1|operation\(2) & (\inst3|inst|Mux20~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add18~24_combout\,
	datab => \inst3|inst1|operation\(2),
	datac => \inst3|inst|Add5~24_combout\,
	datad => \inst3|inst|Mux20~8_combout\,
	combout => \inst3|inst|Mux20~9_combout\);

\inst3|inst|F9~144\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~144_combout\ = \inst3|inst|Add3~24_combout\ & \inst7|inst3|Q_internal\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst3|inst|Add3~24_combout\,
	datad => \inst7|inst3|Q_internal\(12),
	combout => \inst3|inst|F9~144_combout\);

\inst3|inst|Mux20~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux20~10_combout\ = \inst3|inst|Mux0~2_combout\ & (\inst3|inst|Mux20~5_combout\ # \inst3|inst|F9~144_combout\) # !\inst3|inst|Mux0~2_combout\ & \inst3|inst|Add10~24_combout\ & !\inst3|inst|Mux20~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add10~24_combout\,
	datab => \inst3|inst|Mux0~2_combout\,
	datac => \inst3|inst|Mux20~5_combout\,
	datad => \inst3|inst|F9~144_combout\,
	combout => \inst3|inst|Mux20~10_combout\);

\inst3|inst|Mux20~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux20~11_combout\ = \inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux20~10_combout\ & \inst3|inst|Add17~22_combout\ # !\inst3|inst|Mux20~10_combout\ & (\inst3|inst|Mux20~9_combout\)) # !\inst3|inst|Mux20~5_combout\ & 
-- (\inst3|inst|Mux20~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~5_combout\,
	datab => \inst3|inst|Add17~22_combout\,
	datac => \inst3|inst|Mux20~9_combout\,
	datad => \inst3|inst|Mux20~10_combout\,
	combout => \inst3|inst|Mux20~11_combout\);

\inst3|inst|Mux20~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux20~6_combout\ = \inst3|inst|Mux20~1_combout\ & !\inst3|inst|Mux20~2_combout\ # !\inst3|inst|Mux20~1_combout\ & (\inst3|inst|Mux20~2_combout\ & \inst3|inst|F9~630_combout\ # !\inst3|inst|Mux20~2_combout\ & (\inst3|inst|Add7~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~1_combout\,
	datab => \inst3|inst|Mux20~2_combout\,
	datac => \inst3|inst|F9~630_combout\,
	datad => \inst3|inst|Add7~24_combout\,
	combout => \inst3|inst|Mux20~6_combout\);

\inst3|inst|Mux20~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux20~7_combout\ = \inst3|inst|Mux20~0_combout\ & (\inst3|inst|Mux20~6_combout\) # !\inst3|inst|Mux20~0_combout\ & (\inst3|inst|Mux20~6_combout\ & (\inst3|inst|Add14~24_combout\) # !\inst3|inst|Mux20~6_combout\ & \inst3|inst|Add20~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add20~24_combout\,
	datab => \inst3|inst|Mux20~0_combout\,
	datac => \inst3|inst|Add14~24_combout\,
	datad => \inst3|inst|Mux20~6_combout\,
	combout => \inst3|inst|Mux20~7_combout\);

\inst3|inst|Mux20~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux20~12_combout\ = \inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux20~4_combout\ # \inst3|inst|Mux20~7_combout\) # !\inst3|inst|Mux20~3_combout\ & !\inst3|inst|Mux20~4_combout\ & \inst3|inst|Mux20~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~3_combout\,
	datab => \inst3|inst|Mux20~4_combout\,
	datac => \inst3|inst|Mux20~11_combout\,
	datad => \inst3|inst|Mux20~7_combout\,
	combout => \inst3|inst|Mux20~12_combout\);

\inst3|inst|Mux20~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux20~13_combout\ = \inst3|inst|Mux20~4_combout\ & (\inst7|inst3|Q_internal\(12) # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[12]~83_combout\ & \inst3|inst|Mux20~12_combout\) # !\inst3|inst|Mux20~4_combout\ & 
-- (\inst3|inst|Mux20~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[12]~83_combout\,
	datab => \inst7|inst3|Q_internal\(12),
	datac => \inst3|inst|Mux20~4_combout\,
	datad => \inst3|inst|Mux20~12_combout\,
	combout => \inst3|inst|Mux20~13_combout\);

\inst3|inst|Equal0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Equal0~6_combout\ = !\inst3|inst|Mux21~7_combout\ & !\inst3|inst|Mux22~7_combout\ & !\inst3|inst|Mux23~7_combout\ & !\inst3|inst|Mux20~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux21~7_combout\,
	datab => \inst3|inst|Mux22~7_combout\,
	datac => \inst3|inst|Mux23~7_combout\,
	datad => \inst3|inst|Mux20~13_combout\,
	combout => \inst3|inst|Equal0~6_combout\);

\inst3|inst|F9~140\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~140_combout\ = \inst7|inst3|Q_internal\(8) & \inst3|inst|Add3~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(8),
	datad => \inst3|inst|Add3~16_combout\,
	combout => \inst3|inst|F9~140_combout\);

\inst3|inst|Mux24~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux24~4_combout\ = \inst3|inst|Mux20~5_combout\ & \inst3|inst|Mux0~2_combout\ # !\inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux0~2_combout\ & (\inst3|inst|F9~140_combout\) # !\inst3|inst|Mux0~2_combout\ & \inst3|inst|Add10~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~5_combout\,
	datab => \inst3|inst|Mux0~2_combout\,
	datac => \inst3|inst|Add10~16_combout\,
	datad => \inst3|inst|F9~140_combout\,
	combout => \inst3|inst|Mux24~4_combout\);

\inst3|inst|Mux24~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux24~2_combout\ = \inst3|inst1|operation\(2) & (\inst3|inst1|operation\(3)) # !\inst3|inst1|operation\(2) & (\inst3|inst1|operation\(3) & (\inst3|inst|Add12~16_combout\) # !\inst3|inst1|operation\(3) & \inst3|inst|F9~757_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~757_combout\,
	datab => \inst3|inst1|operation\(2),
	datac => \inst3|inst|Add12~16_combout\,
	datad => \inst3|inst1|operation\(3),
	combout => \inst3|inst|Mux24~2_combout\);

\inst3|inst|Mux24~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux24~3_combout\ = \inst3|inst1|operation\(2) & (\inst3|inst|Mux24~2_combout\ & (\inst3|inst|Add18~16_combout\) # !\inst3|inst|Mux24~2_combout\ & \inst3|inst|Add5~16_combout\) # !\inst3|inst1|operation\(2) & (\inst3|inst|Mux24~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add5~16_combout\,
	datab => \inst3|inst1|operation\(2),
	datac => \inst3|inst|Add18~16_combout\,
	datad => \inst3|inst|Mux24~2_combout\,
	combout => \inst3|inst|Mux24~3_combout\);

\inst3|inst|Mux24~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux24~5_combout\ = \inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux24~4_combout\ & \inst3|inst|Add17~14_combout\ # !\inst3|inst|Mux24~4_combout\ & (\inst3|inst|Mux24~3_combout\)) # !\inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux24~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~5_combout\,
	datab => \inst3|inst|Add17~14_combout\,
	datac => \inst3|inst|Mux24~4_combout\,
	datad => \inst3|inst|Mux24~3_combout\,
	combout => \inst3|inst|Mux24~5_combout\);

\inst3|inst|Mux24~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux24~6_combout\ = \inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux24~1_combout\ # \inst3|inst|Mux20~4_combout\) # !\inst3|inst|Mux20~3_combout\ & (!\inst3|inst|Mux20~4_combout\ & \inst3|inst|Mux24~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux24~1_combout\,
	datab => \inst3|inst|Mux20~3_combout\,
	datac => \inst3|inst|Mux20~4_combout\,
	datad => \inst3|inst|Mux24~5_combout\,
	combout => \inst3|inst|Mux24~6_combout\);

\inst3|inst|Mux24~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux24~7_combout\ = \inst3|inst|Mux20~4_combout\ & (\inst7|inst3|Q_internal\(8) # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[8]~87_combout\ & \inst3|inst|Mux24~6_combout\) # !\inst3|inst|Mux20~4_combout\ & 
-- (\inst3|inst|Mux24~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[8]~87_combout\,
	datab => \inst7|inst3|Q_internal\(8),
	datac => \inst3|inst|Mux20~4_combout\,
	datad => \inst3|inst|Mux24~6_combout\,
	combout => \inst3|inst|Mux24~7_combout\);

\inst3|inst|Mux27~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux27~0_combout\ = \inst3|inst|Mux20~1_combout\ & (!\inst3|inst|Mux20~2_combout\) # !\inst3|inst|Mux20~1_combout\ & (\inst3|inst|Mux20~2_combout\ & \inst3|inst|F9~623_combout\ # !\inst3|inst|Mux20~2_combout\ & (\inst3|inst|Add7~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~1_combout\,
	datab => \inst3|inst|F9~623_combout\,
	datac => \inst3|inst|Mux20~2_combout\,
	datad => \inst3|inst|Add7~10_combout\,
	combout => \inst3|inst|Mux27~0_combout\);

\inst3|inst|Mux27~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux27~1_combout\ = \inst3|inst|Mux20~0_combout\ & (\inst3|inst|Mux27~0_combout\) # !\inst3|inst|Mux20~0_combout\ & (\inst3|inst|Mux27~0_combout\ & (\inst3|inst|Add14~10_combout\) # !\inst3|inst|Mux27~0_combout\ & \inst3|inst|Add20~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add20~10_combout\,
	datab => \inst3|inst|Add14~10_combout\,
	datac => \inst3|inst|Mux20~0_combout\,
	datad => \inst3|inst|Mux27~0_combout\,
	combout => \inst3|inst|Mux27~1_combout\);

\inst3|inst|F9~818\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~818_combout\ = \inst7|inst3|Q_internal\(5) # \inst7|inst2|Q_internal\(2) & !\inst7|inst6|Q_internal\(5) # !\inst7|inst2|Q_internal\(2) & (!\inst7|inst5|Q_internal\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|Q_internal\(2),
	datab => \inst7|inst6|Q_internal\(5),
	datac => \inst7|inst5|Q_internal\(5),
	datad => \inst7|inst3|Q_internal\(5),
	combout => \inst3|inst|F9~818_combout\);

\inst3|inst|F9~137\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~137_combout\ = \inst3|inst|Add3~10_combout\ & \inst7|inst3|Q_internal\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst3|inst|Add3~10_combout\,
	datad => \inst7|inst3|Q_internal\(5),
	combout => \inst3|inst|F9~137_combout\);

\inst3|inst|F9~754\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~754_combout\ = \inst7|inst3|Q_internal\(5) # \inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(5) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|Q_internal\(2),
	datab => \inst7|inst6|Q_internal\(5),
	datac => \inst7|inst5|Q_internal\(5),
	datad => \inst7|inst3|Q_internal\(5),
	combout => \inst3|inst|F9~754_combout\);

\inst3|inst|Mux27~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux27~2_combout\ = \inst3|inst1|operation\(2) & (\inst3|inst1|operation\(3) # \inst3|inst|Add5~10_combout\) # !\inst3|inst1|operation\(2) & !\inst3|inst1|operation\(3) & \inst3|inst|F9~754_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst1|operation\(2),
	datab => \inst3|inst1|operation\(3),
	datac => \inst3|inst|F9~754_combout\,
	datad => \inst3|inst|Add5~10_combout\,
	combout => \inst3|inst|Mux27~2_combout\);

\inst3|inst|Mux27~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux27~3_combout\ = \inst3|inst1|operation\(3) & (\inst3|inst|Mux27~2_combout\ & \inst3|inst|Add18~10_combout\ # !\inst3|inst|Mux27~2_combout\ & (\inst3|inst|Add12~10_combout\)) # !\inst3|inst1|operation\(3) & (\inst3|inst|Mux27~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add18~10_combout\,
	datab => \inst3|inst1|operation\(3),
	datac => \inst3|inst|Add12~10_combout\,
	datad => \inst3|inst|Mux27~2_combout\,
	combout => \inst3|inst|Mux27~3_combout\);

\inst3|inst|Mux27~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux27~4_combout\ = \inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux0~2_combout\ # \inst3|inst|Mux27~3_combout\) # !\inst3|inst|Mux20~5_combout\ & !\inst3|inst|Mux0~2_combout\ & \inst3|inst|Add10~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~5_combout\,
	datab => \inst3|inst|Mux0~2_combout\,
	datac => \inst3|inst|Add10~10_combout\,
	datad => \inst3|inst|Mux27~3_combout\,
	combout => \inst3|inst|Mux27~4_combout\);

\inst3|inst|Mux27~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux27~5_combout\ = \inst3|inst|Mux0~2_combout\ & (\inst3|inst|Mux27~4_combout\ & (\inst3|inst|Add17~8_combout\) # !\inst3|inst|Mux27~4_combout\ & \inst3|inst|F9~137_combout\) # !\inst3|inst|Mux0~2_combout\ & (\inst3|inst|Mux27~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux0~2_combout\,
	datab => \inst3|inst|F9~137_combout\,
	datac => \inst3|inst|Add17~8_combout\,
	datad => \inst3|inst|Mux27~4_combout\,
	combout => \inst3|inst|Mux27~5_combout\);

\inst3|inst|Mux27~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux27~6_combout\ = \inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux20~4_combout\) # !\inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux20~4_combout\ & \inst7|inst3|Q_internal\(5) # !\inst3|inst|Mux20~4_combout\ & (\inst3|inst|Mux27~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~3_combout\,
	datab => \inst7|inst3|Q_internal\(5),
	datac => \inst3|inst|Mux20~4_combout\,
	datad => \inst3|inst|Mux27~5_combout\,
	combout => \inst3|inst|Mux27~6_combout\);

\inst3|inst|Mux27~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux27~7_combout\ = \inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux27~6_combout\ & (\inst3|inst|F9~818_combout\) # !\inst3|inst|Mux27~6_combout\ & \inst3|inst|Mux27~1_combout\) # !\inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux27~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~3_combout\,
	datab => \inst3|inst|Mux27~1_combout\,
	datac => \inst3|inst|F9~818_combout\,
	datad => \inst3|inst|Mux27~6_combout\,
	combout => \inst3|inst|Mux27~7_combout\);

\inst3|inst|Mux26~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux26~0_combout\ = \inst3|inst|Mux20~1_combout\ & !\inst3|inst|Mux20~2_combout\ # !\inst3|inst|Mux20~1_combout\ & (\inst3|inst|Mux20~2_combout\ & \inst3|inst|F9~624_combout\ # !\inst3|inst|Mux20~2_combout\ & (\inst3|inst|Add7~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~1_combout\,
	datab => \inst3|inst|Mux20~2_combout\,
	datac => \inst3|inst|F9~624_combout\,
	datad => \inst3|inst|Add7~12_combout\,
	combout => \inst3|inst|Mux26~0_combout\);

\inst3|inst|Mux26~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux26~1_combout\ = \inst3|inst|Mux20~0_combout\ & (\inst3|inst|Mux26~0_combout\) # !\inst3|inst|Mux20~0_combout\ & (\inst3|inst|Mux26~0_combout\ & \inst3|inst|Add14~12_combout\ # !\inst3|inst|Mux26~0_combout\ & (\inst3|inst|Add20~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add14~12_combout\,
	datab => \inst3|inst|Mux20~0_combout\,
	datac => \inst3|inst|Add20~12_combout\,
	datad => \inst3|inst|Mux26~0_combout\,
	combout => \inst3|inst|Mux26~1_combout\);

\inst3|inst|F9~138\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~138_combout\ = \inst7|inst3|Q_internal\(6) & \inst3|inst|Add3~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst3|Q_internal\(6),
	datad => \inst3|inst|Add3~12_combout\,
	combout => \inst3|inst|F9~138_combout\);

\inst3|inst|Mux26~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux26~4_combout\ = \inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux0~2_combout\) # !\inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux0~2_combout\ & (\inst3|inst|F9~138_combout\) # !\inst3|inst|Mux0~2_combout\ & \inst3|inst|Add10~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add10~12_combout\,
	datab => \inst3|inst|Mux20~5_combout\,
	datac => \inst3|inst|F9~138_combout\,
	datad => \inst3|inst|Mux0~2_combout\,
	combout => \inst3|inst|Mux26~4_combout\);

\inst3|inst|F9~755\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~755_combout\ = \inst7|inst3|Q_internal\(6) # \inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(6) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(6),
	datab => \inst7|inst6|Q_internal\(6),
	datac => \inst7|inst2|Q_internal\(2),
	datad => \inst7|inst5|Q_internal\(6),
	combout => \inst3|inst|F9~755_combout\);

\inst3|inst|Mux26~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux26~2_combout\ = \inst3|inst1|operation\(2) & (\inst3|inst1|operation\(3)) # !\inst3|inst1|operation\(2) & (\inst3|inst1|operation\(3) & \inst3|inst|Add12~12_combout\ # !\inst3|inst1|operation\(3) & (\inst3|inst|F9~755_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add12~12_combout\,
	datab => \inst3|inst|F9~755_combout\,
	datac => \inst3|inst1|operation\(2),
	datad => \inst3|inst1|operation\(3),
	combout => \inst3|inst|Mux26~2_combout\);

\inst3|inst|Mux26~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux26~3_combout\ = \inst3|inst1|operation\(2) & (\inst3|inst|Mux26~2_combout\ & (\inst3|inst|Add18~12_combout\) # !\inst3|inst|Mux26~2_combout\ & \inst3|inst|Add5~12_combout\) # !\inst3|inst1|operation\(2) & (\inst3|inst|Mux26~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add5~12_combout\,
	datab => \inst3|inst1|operation\(2),
	datac => \inst3|inst|Add18~12_combout\,
	datad => \inst3|inst|Mux26~2_combout\,
	combout => \inst3|inst|Mux26~3_combout\);

\inst3|inst|Mux26~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux26~5_combout\ = \inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux26~4_combout\ & \inst3|inst|Add17~10_combout\ # !\inst3|inst|Mux26~4_combout\ & (\inst3|inst|Mux26~3_combout\)) # !\inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux26~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~5_combout\,
	datab => \inst3|inst|Add17~10_combout\,
	datac => \inst3|inst|Mux26~4_combout\,
	datad => \inst3|inst|Mux26~3_combout\,
	combout => \inst3|inst|Mux26~5_combout\);

\inst3|inst|Mux26~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux26~6_combout\ = \inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux20~4_combout\ # \inst3|inst|Mux26~1_combout\) # !\inst3|inst|Mux20~3_combout\ & !\inst3|inst|Mux20~4_combout\ & (\inst3|inst|Mux26~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~3_combout\,
	datab => \inst3|inst|Mux20~4_combout\,
	datac => \inst3|inst|Mux26~1_combout\,
	datad => \inst3|inst|Mux26~5_combout\,
	combout => \inst3|inst|Mux26~6_combout\);

\inst3|inst|Mux26~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux26~7_combout\ = \inst3|inst|Mux20~4_combout\ & (\inst7|inst3|Q_internal\(6) # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[6]~89_combout\ & \inst3|inst|Mux26~6_combout\) # !\inst3|inst|Mux20~4_combout\ & 
-- (\inst3|inst|Mux26~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(6),
	datab => \inst3|inst|Mux20~4_combout\,
	datac => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[6]~89_combout\,
	datad => \inst3|inst|Mux26~6_combout\,
	combout => \inst3|inst|Mux26~7_combout\);

\inst3|inst|Equal0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Equal0~7_combout\ = !\inst3|inst|Mux27~7_combout\ & !\inst3|inst|Mux26~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst3|inst|Mux27~7_combout\,
	datad => \inst3|inst|Mux26~7_combout\,
	combout => \inst3|inst|Equal0~7_combout\);

\inst3|inst|Mux25~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux25~0_combout\ = \inst3|inst|Mux20~1_combout\ & (!\inst3|inst|Mux20~2_combout\) # !\inst3|inst|Mux20~1_combout\ & (\inst3|inst|Mux20~2_combout\ & (\inst3|inst|F9~625_combout\) # !\inst3|inst|Mux20~2_combout\ & \inst3|inst|Add7~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~1_combout\,
	datab => \inst3|inst|Add7~14_combout\,
	datac => \inst3|inst|Mux20~2_combout\,
	datad => \inst3|inst|F9~625_combout\,
	combout => \inst3|inst|Mux25~0_combout\);

\inst3|inst|Mux25~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux25~1_combout\ = \inst3|inst|Mux25~0_combout\ & (\inst3|inst|Mux20~0_combout\ # \inst3|inst|Add14~14_combout\) # !\inst3|inst|Mux25~0_combout\ & \inst3|inst|Add20~14_combout\ & !\inst3|inst|Mux20~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add20~14_combout\,
	datab => \inst3|inst|Mux25~0_combout\,
	datac => \inst3|inst|Mux20~0_combout\,
	datad => \inst3|inst|Add14~14_combout\,
	combout => \inst3|inst|Mux25~1_combout\);

\inst3|inst|Mux25~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux25~2_combout\ = \inst3|inst1|operation\(2) & (\inst3|inst|Add5~14_combout\ # \inst3|inst1|operation\(3)) # !\inst3|inst1|operation\(2) & (\inst3|inst|F9~756_combout\ & !\inst3|inst1|operation\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add5~14_combout\,
	datab => \inst3|inst|F9~756_combout\,
	datac => \inst3|inst1|operation\(2),
	datad => \inst3|inst1|operation\(3),
	combout => \inst3|inst|Mux25~2_combout\);

\inst3|inst|Mux25~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux25~3_combout\ = \inst3|inst1|operation\(3) & (\inst3|inst|Mux25~2_combout\ & \inst3|inst|Add18~14_combout\ # !\inst3|inst|Mux25~2_combout\ & (\inst3|inst|Add12~14_combout\)) # !\inst3|inst1|operation\(3) & (\inst3|inst|Mux25~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add18~14_combout\,
	datab => \inst3|inst|Add12~14_combout\,
	datac => \inst3|inst1|operation\(3),
	datad => \inst3|inst|Mux25~2_combout\,
	combout => \inst3|inst|Mux25~3_combout\);

\inst3|inst|Mux25~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux25~4_combout\ = \inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux0~2_combout\ # \inst3|inst|Mux25~3_combout\) # !\inst3|inst|Mux20~5_combout\ & \inst3|inst|Add10~14_combout\ & !\inst3|inst|Mux0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add10~14_combout\,
	datab => \inst3|inst|Mux20~5_combout\,
	datac => \inst3|inst|Mux0~2_combout\,
	datad => \inst3|inst|Mux25~3_combout\,
	combout => \inst3|inst|Mux25~4_combout\);

\inst3|inst|Mux25~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux25~5_combout\ = \inst3|inst|Mux0~2_combout\ & (\inst3|inst|Mux25~4_combout\ & (\inst3|inst|Add17~12_combout\) # !\inst3|inst|Mux25~4_combout\ & \inst3|inst|F9~139_combout\) # !\inst3|inst|Mux0~2_combout\ & (\inst3|inst|Mux25~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~139_combout\,
	datab => \inst3|inst|Add17~12_combout\,
	datac => \inst3|inst|Mux0~2_combout\,
	datad => \inst3|inst|Mux25~4_combout\,
	combout => \inst3|inst|Mux25~5_combout\);

\inst3|inst|Mux25~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux25~6_combout\ = \inst3|inst|Mux20~4_combout\ & (\inst7|inst3|Q_internal\(7) # \inst3|inst|Mux20~3_combout\) # !\inst3|inst|Mux20~4_combout\ & (!\inst3|inst|Mux20~3_combout\ & \inst3|inst|Mux25~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(7),
	datab => \inst3|inst|Mux20~4_combout\,
	datac => \inst3|inst|Mux20~3_combout\,
	datad => \inst3|inst|Mux25~5_combout\,
	combout => \inst3|inst|Mux25~6_combout\);

\inst3|inst|Mux25~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux25~7_combout\ = \inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux25~6_combout\ & \inst3|inst|F9~820_combout\ # !\inst3|inst|Mux25~6_combout\ & (\inst3|inst|Mux25~1_combout\)) # !\inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux25~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~3_combout\,
	datab => \inst3|inst|F9~820_combout\,
	datac => \inst3|inst|Mux25~1_combout\,
	datad => \inst3|inst|Mux25~6_combout\,
	combout => \inst3|inst|Mux25~7_combout\);

\inst3|inst|Equal0~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Equal0~9_combout\ = \inst3|inst|Equal0~8_combout\ & !\inst3|inst|Mux24~7_combout\ & \inst3|inst|Equal0~7_combout\ & !\inst3|inst|Mux25~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Equal0~8_combout\,
	datab => \inst3|inst|Mux24~7_combout\,
	datac => \inst3|inst|Equal0~7_combout\,
	datad => \inst3|inst|Mux25~7_combout\,
	combout => \inst3|inst|Equal0~9_combout\);

\inst3|inst|Equal0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Equal0~10_combout\ = \inst3|inst|Equal0~5_combout\ & !\inst3|inst|Mux32~8_combout\ & \inst3|inst|Equal0~6_combout\ & \inst3|inst|Equal0~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Equal0~5_combout\,
	datab => \inst3|inst|Mux32~8_combout\,
	datac => \inst3|inst|Equal0~6_combout\,
	datad => \inst3|inst|Equal0~9_combout\,
	combout => \inst3|inst|Equal0~10_combout\);

\inst3|inst|Equal0~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Equal0~11_combout\ = \inst3|inst|Equal0~4_combout\ & \inst3|inst|Equal0~1_combout\ & \inst3|inst|Equal0~0_combout\ & \inst3|inst|Equal0~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Equal0~4_combout\,
	datab => \inst3|inst|Equal0~1_combout\,
	datac => \inst3|inst|Equal0~0_combout\,
	datad => \inst3|inst|Equal0~10_combout\,
	combout => \inst3|inst|Equal0~11_combout\);

\inst8|inst2|Q1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst3|inst|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst2|Q1~q\);

\inst12|inst2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst12|inst2~combout\ = \inst8|inst1|Q_internal\(0) & \inst8|inst2|Q1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst8|inst1|Q_internal\(0),
	datad => \inst8|inst2|Q1~q\,
	combout => \inst12|inst2~combout\);

\inst2|inst4|Q_internal[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLK~inputclkctrl_outclk\,
	d => \inst2|inst4|Q_internal[4]~37_combout\,
	asdata => \inst8|inst4|Q_internal\(4),
	sload => \inst12|inst2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst4|Q_internal\(4));

\inst5|inst1|Q_internal[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst5|inst1|Q_internal[10]~feeder_combout\ = \inst2|inst3|altsyncram_component|auto_generated|q_a\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|inst3|altsyncram_component|auto_generated|q_a\(10),
	combout => \inst5|inst1|Q_internal[10]~feeder_combout\);

\inst5|inst1|Q_internal[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst5|inst1|Q_internal[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst1|Q_internal\(10));

\inst|inst2|Mux28~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst|inst2|Mux28~0_combout\ = \inst|inst2|Mux26~0_combout\ & (\inst5|inst1|Q_internal\(5) & (\inst5|inst1|Q_internal\(10)) # !\inst5|inst1|Q_internal\(5) & \inst5|inst1|Q_internal\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|inst1|Q_internal\(23),
	datab => \inst5|inst1|Q_internal\(5),
	datac => \inst5|inst1|Q_internal\(10),
	datad => \inst|inst2|Mux26~0_combout\,
	combout => \inst|inst2|Mux28~0_combout\);

\inst7|inst6|Q_internal[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst|inst2|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst6|Q_internal\(3));

\inst8|inst4|Q_internal[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst4|Q_internal[3]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst4|Q_internal\(3));

\inst2|inst4|Q_internal[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLK~inputclkctrl_outclk\,
	d => \inst2|inst4|Q_internal[3]~35_combout\,
	asdata => \inst8|inst4|Q_internal\(3),
	sload => \inst12|inst2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst4|Q_internal\(3));

\inst5|inst1|Q_internal[22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst5|inst1|Q_internal[22]~feeder_combout\ = \inst2|inst3|altsyncram_component|auto_generated|q_a\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|inst3|altsyncram_component|auto_generated|q_a\(22),
	combout => \inst5|inst1|Q_internal[22]~feeder_combout\);

\inst5|inst1|Q_internal[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst5|inst1|Q_internal[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst1|Q_internal\(22));

\PC_INPUT[8]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_INPUT(8),
	o => \PC_INPUT[8]~input_o\);

\PC_INPUT[9]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_INPUT(9),
	o => \PC_INPUT[9]~input_o\);

\inst2|inst3|altsyncram_component|auto_generated|ram_block1a8\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/asus/Desktop/SRC/INS_MEM_INIT.mif",
	init_file_layout => "port_a",
	logical_ram_name => "part1:inst2|lpm_ram_dq2:inst3|altsyncram:altsyncram_component|altsyncram_8lk1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \WREN~input_o\,
	portare => VCC,
	clk0 => \CLK1/2~inputclkctrl_outclk\,
	portadatain => \inst2|inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \inst2|inst3|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

\inst5|inst1|Q_internal[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst5|inst1|Q_internal[9]~feeder_combout\ = \inst2|inst3|altsyncram_component|auto_generated|q_a\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|inst3|altsyncram_component|auto_generated|q_a\(9),
	combout => \inst5|inst1|Q_internal[9]~feeder_combout\);

\inst5|inst1|Q_internal[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst5|inst1|Q_internal[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst1|Q_internal\(9));

\inst|inst2|Mux29~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst|inst2|Mux29~0_combout\ = \inst|inst2|Mux26~0_combout\ & (\inst5|inst1|Q_internal\(5) & (\inst5|inst1|Q_internal\(9)) # !\inst5|inst1|Q_internal\(5) & \inst5|inst1|Q_internal\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst2|Mux26~0_combout\,
	datab => \inst5|inst1|Q_internal\(22),
	datac => \inst5|inst1|Q_internal\(9),
	datad => \inst5|inst1|Q_internal\(5),
	combout => \inst|inst2|Mux29~0_combout\);

\inst7|inst6|Q_internal[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst|inst2|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst6|Q_internal\(2));

\inst8|inst4|Q_internal[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst4|Q_internal[2]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst4|Q_internal\(2));

\inst2|inst4|Q_internal[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLK~inputclkctrl_outclk\,
	d => \inst2|inst4|Q_internal[2]~33_combout\,
	asdata => \inst8|inst4|Q_internal\(2),
	sload => \inst12|inst2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst4|Q_internal\(2));

\inst5|inst1|Q_internal[21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst5|inst1|Q_internal[21]~feeder_combout\ = \inst2|inst3|altsyncram_component|auto_generated|q_a\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|inst3|altsyncram_component|auto_generated|q_a\(21),
	combout => \inst5|inst1|Q_internal[21]~feeder_combout\);

\inst5|inst1|Q_internal[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst5|inst1|Q_internal[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst1|Q_internal\(21));

\inst5|inst1|Q_internal[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst2|inst3|altsyncram_component|auto_generated|q_a\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst1|Q_internal\(8));

\inst|inst2|Mux30~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst|inst2|Mux30~0_combout\ = \inst|inst2|Mux26~0_combout\ & (\inst5|inst1|Q_internal\(5) & (\inst5|inst1|Q_internal\(8)) # !\inst5|inst1|Q_internal\(5) & \inst5|inst1|Q_internal\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst2|Mux26~0_combout\,
	datab => \inst5|inst1|Q_internal\(21),
	datac => \inst5|inst1|Q_internal\(8),
	datad => \inst5|inst1|Q_internal\(5),
	combout => \inst|inst2|Mux30~0_combout\);

\inst7|inst6|Q_internal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst|inst2|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst6|Q_internal\(1));

\inst8|inst4|Q_internal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst4|Q_internal[1]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst4|Q_internal\(1));

\inst2|inst4|Q_internal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLK~inputclkctrl_outclk\,
	d => \inst2|inst4|Q_internal[1]~31_combout\,
	asdata => \inst8|inst4|Q_internal\(1),
	sload => \inst12|inst2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst4|Q_internal\(1));

\inst5|inst1|Q_internal[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst5|inst1|Q_internal[5]~feeder_combout\ = \inst2|inst3|altsyncram_component|auto_generated|q_a\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|inst3|altsyncram_component|auto_generated|q_a\(5),
	combout => \inst5|inst1|Q_internal[5]~feeder_combout\);

\inst5|inst1|Q_internal[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst5|inst1|Q_internal[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst1|Q_internal\(5));

\inst5|inst1|Q_internal[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst5|inst1|Q_internal[7]~feeder_combout\ = \inst2|inst3|altsyncram_component|auto_generated|q_a\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|inst3|altsyncram_component|auto_generated|q_a\(7),
	combout => \inst5|inst1|Q_internal[7]~feeder_combout\);

\inst5|inst1|Q_internal[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst5|inst1|Q_internal[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst1|Q_internal\(7));

\inst|inst2|Mux31~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst|inst2|Mux31~0_combout\ = \inst|inst2|Mux26~0_combout\ & (\inst5|inst1|Q_internal\(5) & (\inst5|inst1|Q_internal\(7)) # !\inst5|inst1|Q_internal\(5) & \inst5|inst1|Q_internal\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst2|Mux26~0_combout\,
	datab => \inst5|inst1|Q_internal\(5),
	datac => \inst5|inst1|Q_internal\(20),
	datad => \inst5|inst1|Q_internal\(7),
	combout => \inst|inst2|Mux31~0_combout\);

\inst7|inst6|Q_internal[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst|inst2|Mux31~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst6|Q_internal\(0));

\inst8|inst4|Q_internal[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst4|Q_internal[0]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst4|Q_internal\(0));

\inst2|inst|LPM_MUX_component|auto_generated|result_node[0]~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|inst|LPM_MUX_component|auto_generated|result_node[0]~64_combout\ = \inst8|inst2|Q1~q\ & (\inst8|inst1|Q_internal\(0) & \inst8|inst4|Q_internal\(0) # !\inst8|inst1|Q_internal\(0) & (!\inst2|inst4|Q_internal\(0))) # !\inst8|inst2|Q1~q\ & 
-- (!\inst2|inst4|Q_internal\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|inst2|Q1~q\,
	datab => \inst8|inst4|Q_internal\(0),
	datac => \inst2|inst4|Q_internal\(0),
	datad => \inst8|inst1|Q_internal\(0),
	combout => \inst2|inst|LPM_MUX_component|auto_generated|result_node[0]~64_combout\);

\inst2|inst4|Q_internal[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLK~inputclkctrl_outclk\,
	d => \inst2|inst|LPM_MUX_component|auto_generated|result_node[0]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst4|Q_internal\(0));

\inst5|inst1|Q_internal[31]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst5|inst1|Q_internal[31]~feeder_combout\ = \inst2|inst3|altsyncram_component|auto_generated|q_a\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|inst3|altsyncram_component|auto_generated|q_a\(31),
	combout => \inst5|inst1|Q_internal[31]~feeder_combout\);

\inst5|inst1|Q_internal[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst5|inst1|Q_internal[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst1|Q_internal\(31));

\inst|inst2|Mux0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst|inst2|Mux0~0_combout\ = \inst5|inst1|Q_internal\(31) & \inst|inst2|Mux26~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst5|inst1|Q_internal\(31),
	datad => \inst|inst2|Mux26~0_combout\,
	combout => \inst|inst2|Mux0~0_combout\);

\inst7|inst6|Q_internal[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst|inst2|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst6|Q_internal\(11));

\inst3|inst3|LPM_MUX_component|auto_generated|result_node[31]~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst3|LPM_MUX_component|auto_generated|result_node[31]~64_combout\ = \inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst6|Q_internal\(11),
	datac => \inst7|inst2|Q_internal\(2),
	datad => \inst7|inst5|Q_internal\(31),
	combout => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[31]~64_combout\);

\inst3|inst|Add7~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add7~64_combout\ = \inst3|inst|Add7~63\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst3|inst|Add7~63\,
	combout => \inst3|inst|Add7~64_combout\);

\inst3|inst|Mux0~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux0~9_combout\ = \inst3|inst1|operation\(0) # \inst3|inst|Add7~64_combout\ # !\inst3|inst1|operation\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst1|operation\(0),
	datac => \inst3|inst|Add7~64_combout\,
	datad => \inst3|inst1|operation\(2),
	combout => \inst3|inst|Mux0~9_combout\);

\inst3|inst|Add20~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add20~64_combout\ = \inst3|inst|Add20~63\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst3|inst|Add20~63\,
	combout => \inst3|inst|Add20~64_combout\);

\inst3|inst|Add14~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add14~64_combout\ = \inst3|inst|Add14~63\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst3|inst|Add14~63\,
	combout => \inst3|inst|Add14~64_combout\);

\inst3|inst|Mux0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux0~7_combout\ = !\inst3|inst1|operation\(0) & (\inst3|inst1|operation\(2) & \inst3|inst|Add20~64_combout\ # !\inst3|inst1|operation\(2) & (\inst3|inst|Add14~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst1|operation\(0),
	datab => \inst3|inst1|operation\(2),
	datac => \inst3|inst|Add20~64_combout\,
	datad => \inst3|inst|Add14~64_combout\,
	combout => \inst3|inst|Mux0~7_combout\);

\inst3|inst|Add12~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add12~64_combout\ = !\inst3|inst|Add12~63\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst3|inst|Add12~63\,
	combout => \inst3|inst|Add12~64_combout\);

\inst3|inst|Add18~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add18~60_combout\ = (\inst7|inst3|Q_internal\(30) $ \inst3|inst|F9~779_combout\ $ !\inst3|inst|Add18~59\) # GND
-- \inst3|inst|Add18~61\ = CARRY(\inst7|inst3|Q_internal\(30) & (\inst3|inst|F9~779_combout\ # !\inst3|inst|Add18~59\) # !\inst7|inst3|Q_internal\(30) & \inst3|inst|F9~779_combout\ & !\inst3|inst|Add18~59\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(30),
	datab => \inst3|inst|F9~779_combout\,
	datad => VCC,
	cin => \inst3|inst|Add18~59\,
	combout => \inst3|inst|Add18~60_combout\,
	cout => \inst3|inst|Add18~61\);

\inst3|inst|Add18~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add18~64_combout\ = !\inst3|inst|Add18~63\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst3|inst|Add18~63\,
	combout => \inst3|inst|Add18~64_combout\);

\inst3|inst|Add10~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add10~64_combout\ = !\inst3|inst|Add10~63\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst3|inst|Add10~63\,
	combout => \inst3|inst|Add10~64_combout\);

\inst3|inst|Add17~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Add17~62_combout\ = \inst7|inst3|Q_internal\(31) $ \inst3|inst|Add17~61\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst3|Q_internal\(31),
	cin => \inst3|inst|Add17~61\,
	combout => \inst3|inst|Add17~62_combout\);

\inst3|inst|Mux0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux0~3_combout\ = \inst3|inst1|operation\(0) & \inst3|inst1|operation\(2) # !\inst3|inst1|operation\(0) & (\inst3|inst1|operation\(2) & (\inst3|inst|Add17~62_combout\) # !\inst3|inst1|operation\(2) & \inst3|inst|Add10~64_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst1|operation\(0),
	datab => \inst3|inst1|operation\(2),
	datac => \inst3|inst|Add10~64_combout\,
	datad => \inst3|inst|Add17~62_combout\,
	combout => \inst3|inst|Mux0~3_combout\);

\inst3|inst|Mux0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux0~4_combout\ = \inst3|inst1|operation\(0) & (\inst3|inst|Mux0~3_combout\ & (\inst3|inst|Add18~64_combout\) # !\inst3|inst|Mux0~3_combout\ & \inst3|inst|Add12~64_combout\) # !\inst3|inst1|operation\(0) & (\inst3|inst|Mux0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst1|operation\(0),
	datab => \inst3|inst|Add12~64_combout\,
	datac => \inst3|inst|Add18~64_combout\,
	datad => \inst3|inst|Mux0~3_combout\,
	combout => \inst3|inst|Mux0~4_combout\);

\inst3|inst|Mux0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux0~6_combout\ = \inst3|inst1|operation\(1) & (\inst3|inst1|operation\(3)) # !\inst3|inst1|operation\(1) & (\inst3|inst1|operation\(3) & (\inst3|inst|Mux0~4_combout\) # !\inst3|inst1|operation\(3) & \inst3|inst|Mux0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux0~5_combout\,
	datab => \inst3|inst1|operation\(1),
	datac => \inst3|inst1|operation\(3),
	datad => \inst3|inst|Mux0~4_combout\,
	combout => \inst3|inst|Mux0~6_combout\);

\inst3|inst|Mux0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux0~8_combout\ = \inst3|inst1|operation\(1) & (\inst3|inst|Mux0~6_combout\ & (\inst3|inst|Mux0~7_combout\) # !\inst3|inst|Mux0~6_combout\ & \inst3|inst|Mux0~9_combout\) # !\inst3|inst1|operation\(1) & (\inst3|inst|Mux0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux0~9_combout\,
	datab => \inst3|inst1|operation\(1),
	datac => \inst3|inst|Mux0~7_combout\,
	datad => \inst3|inst|Mux0~6_combout\,
	combout => \inst3|inst|Mux0~8_combout\);

\inst8|inst5|Q_internal[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst3|inst|Mux1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst5|Q_internal\(31));

\inst3|inst|Mux2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux2~0_combout\ = \inst3|inst|Mux20~1_combout\ & (!\inst3|inst|Mux20~2_combout\) # !\inst3|inst|Mux20~1_combout\ & (\inst3|inst|Mux20~2_combout\ & \inst3|inst|F9~648_combout\ # !\inst3|inst|Mux20~2_combout\ & (\inst3|inst|Add7~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~648_combout\,
	datab => \inst3|inst|Mux20~1_combout\,
	datac => \inst3|inst|Mux20~2_combout\,
	datad => \inst3|inst|Add7~60_combout\,
	combout => \inst3|inst|Mux2~0_combout\);

\inst3|inst|Mux2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux2~1_combout\ = \inst3|inst|Mux20~0_combout\ & (\inst3|inst|Mux2~0_combout\) # !\inst3|inst|Mux20~0_combout\ & (\inst3|inst|Mux2~0_combout\ & (\inst3|inst|Add14~60_combout\) # !\inst3|inst|Mux2~0_combout\ & \inst3|inst|Add20~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add20~60_combout\,
	datab => \inst3|inst|Mux20~0_combout\,
	datac => \inst3|inst|Add14~60_combout\,
	datad => \inst3|inst|Mux2~0_combout\,
	combout => \inst3|inst|Mux2~1_combout\);

\inst3|inst|F9~162\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~162_combout\ = \inst7|inst3|Q_internal\(30) & \inst3|inst|Add3~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst3|Q_internal\(30),
	datad => \inst3|inst|Add3~60_combout\,
	combout => \inst3|inst|F9~162_combout\);

\inst3|inst|Mux2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux2~4_combout\ = \inst3|inst|Mux20~5_combout\ & \inst3|inst|Mux0~2_combout\ # !\inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux0~2_combout\ & (\inst3|inst|F9~162_combout\) # !\inst3|inst|Mux0~2_combout\ & \inst3|inst|Add10~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~5_combout\,
	datab => \inst3|inst|Mux0~2_combout\,
	datac => \inst3|inst|Add10~60_combout\,
	datad => \inst3|inst|F9~162_combout\,
	combout => \inst3|inst|Mux2~4_combout\);

\inst3|inst|Mux2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux2~2_combout\ = \inst3|inst1|operation\(3) & (\inst3|inst1|operation\(2)) # !\inst3|inst1|operation\(3) & (\inst3|inst1|operation\(2) & (\inst3|inst|Add5~60_combout\) # !\inst3|inst1|operation\(2) & \inst3|inst|F9~779_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst1|operation\(3),
	datab => \inst3|inst|F9~779_combout\,
	datac => \inst3|inst1|operation\(2),
	datad => \inst3|inst|Add5~60_combout\,
	combout => \inst3|inst|Mux2~2_combout\);

\inst3|inst|Mux2~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux2~3_combout\ = \inst3|inst1|operation\(3) & (\inst3|inst|Mux2~2_combout\ & \inst3|inst|Add18~60_combout\ # !\inst3|inst|Mux2~2_combout\ & (\inst3|inst|Add12~60_combout\)) # !\inst3|inst1|operation\(3) & (\inst3|inst|Mux2~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst1|operation\(3),
	datab => \inst3|inst|Add18~60_combout\,
	datac => \inst3|inst|Add12~60_combout\,
	datad => \inst3|inst|Mux2~2_combout\,
	combout => \inst3|inst|Mux2~3_combout\);

\inst3|inst|Mux2~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux2~5_combout\ = \inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux2~4_combout\ & \inst3|inst|Add17~58_combout\ # !\inst3|inst|Mux2~4_combout\ & (\inst3|inst|Mux2~3_combout\)) # !\inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux2~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~5_combout\,
	datab => \inst3|inst|Add17~58_combout\,
	datac => \inst3|inst|Mux2~4_combout\,
	datad => \inst3|inst|Mux2~3_combout\,
	combout => \inst3|inst|Mux2~5_combout\);

\inst3|inst|Mux2~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux2~6_combout\ = \inst3|inst|Mux20~4_combout\ & \inst3|inst|Mux20~3_combout\ # !\inst3|inst|Mux20~4_combout\ & (\inst3|inst|Mux20~3_combout\ & \inst3|inst|Mux2~1_combout\ # !\inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux2~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~4_combout\,
	datab => \inst3|inst|Mux20~3_combout\,
	datac => \inst3|inst|Mux2~1_combout\,
	datad => \inst3|inst|Mux2~5_combout\,
	combout => \inst3|inst|Mux2~6_combout\);

\inst3|inst|Mux2~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux2~7_combout\ = \inst3|inst|Mux20~4_combout\ & (\inst7|inst3|Q_internal\(30) # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[30]~65_combout\ & \inst3|inst|Mux2~6_combout\) # !\inst3|inst|Mux20~4_combout\ & 
-- (\inst3|inst|Mux2~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~4_combout\,
	datab => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[30]~65_combout\,
	datac => \inst7|inst3|Q_internal\(30),
	datad => \inst3|inst|Mux2~6_combout\,
	combout => \inst3|inst|Mux2~7_combout\);

\inst8|inst5|Q_internal[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst3|inst|Mux2~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst5|Q_internal\(30));

\inst8|inst5|Q_internal[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst3|inst|Mux3~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst5|Q_internal\(29));

\inst8|inst5|Q_internal[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst3|inst|Mux4~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst5|Q_internal\(28));

\inst8|inst5|Q_internal[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst3|inst|Mux5~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst5|Q_internal\(27));

\inst8|inst5|Q_internal[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst3|inst|Mux6~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst5|Q_internal\(26));

\inst3|inst|F9~157\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~157_combout\ = \inst7|inst3|Q_internal\(25) & \inst3|inst|Add3~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst3|Q_internal\(25),
	datad => \inst3|inst|Add3~50_combout\,
	combout => \inst3|inst|F9~157_combout\);

\inst3|inst|Mux7~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux7~2_combout\ = \inst3|inst1|operation\(3) & (\inst3|inst1|operation\(2)) # !\inst3|inst1|operation\(3) & (\inst3|inst1|operation\(2) & (\inst3|inst|Add5~50_combout\) # !\inst3|inst1|operation\(2) & \inst3|inst|F9~774_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst1|operation\(3),
	datab => \inst3|inst|F9~774_combout\,
	datac => \inst3|inst1|operation\(2),
	datad => \inst3|inst|Add5~50_combout\,
	combout => \inst3|inst|Mux7~2_combout\);

\inst3|inst|Mux7~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux7~3_combout\ = \inst3|inst1|operation\(3) & (\inst3|inst|Mux7~2_combout\ & (\inst3|inst|Add18~50_combout\) # !\inst3|inst|Mux7~2_combout\ & \inst3|inst|Add12~50_combout\) # !\inst3|inst1|operation\(3) & (\inst3|inst|Mux7~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst1|operation\(3),
	datab => \inst3|inst|Add12~50_combout\,
	datac => \inst3|inst|Mux7~2_combout\,
	datad => \inst3|inst|Add18~50_combout\,
	combout => \inst3|inst|Mux7~3_combout\);

\inst3|inst|Mux7~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux7~4_combout\ = \inst3|inst|Mux0~2_combout\ & \inst3|inst|Mux20~5_combout\ # !\inst3|inst|Mux0~2_combout\ & (\inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux7~3_combout\) # !\inst3|inst|Mux20~5_combout\ & \inst3|inst|Add10~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux0~2_combout\,
	datab => \inst3|inst|Mux20~5_combout\,
	datac => \inst3|inst|Add10~50_combout\,
	datad => \inst3|inst|Mux7~3_combout\,
	combout => \inst3|inst|Mux7~4_combout\);

\inst3|inst|Mux7~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux7~5_combout\ = \inst3|inst|Mux0~2_combout\ & (\inst3|inst|Mux7~4_combout\ & \inst3|inst|Add17~48_combout\ # !\inst3|inst|Mux7~4_combout\ & (\inst3|inst|F9~157_combout\)) # !\inst3|inst|Mux0~2_combout\ & (\inst3|inst|Mux7~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add17~48_combout\,
	datab => \inst3|inst|Mux0~2_combout\,
	datac => \inst3|inst|F9~157_combout\,
	datad => \inst3|inst|Mux7~4_combout\,
	combout => \inst3|inst|Mux7~5_combout\);

\inst3|inst|Mux7~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux7~6_combout\ = \inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux20~4_combout\) # !\inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux20~4_combout\ & \inst7|inst3|Q_internal\(25) # !\inst3|inst|Mux20~4_combout\ & (\inst3|inst|Mux7~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(25),
	datab => \inst3|inst|Mux20~3_combout\,
	datac => \inst3|inst|Mux20~4_combout\,
	datad => \inst3|inst|Mux7~5_combout\,
	combout => \inst3|inst|Mux7~6_combout\);

\inst3|inst|Mux7~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux7~7_combout\ = \inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux7~6_combout\ & (\inst3|inst|F9~838_combout\) # !\inst3|inst|Mux7~6_combout\ & \inst3|inst|Mux7~1_combout\) # !\inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux7~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux7~1_combout\,
	datab => \inst3|inst|Mux20~3_combout\,
	datac => \inst3|inst|F9~838_combout\,
	datad => \inst3|inst|Mux7~6_combout\,
	combout => \inst3|inst|Mux7~7_combout\);

\inst8|inst5|Q_internal[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst3|inst|Mux7~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst5|Q_internal\(25));

\inst3|inst|F9~773\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~773_combout\ = \inst7|inst3|Q_internal\(24) # \inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst6|Q_internal\(11),
	datab => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst3|Q_internal\(24),
	datad => \inst7|inst5|Q_internal\(24),
	combout => \inst3|inst|F9~773_combout\);

\inst3|inst|Mux8~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux8~2_combout\ = \inst3|inst1|operation\(2) & (\inst3|inst1|operation\(3)) # !\inst3|inst1|operation\(2) & (\inst3|inst1|operation\(3) & (\inst3|inst|Add12~48_combout\) # !\inst3|inst1|operation\(3) & \inst3|inst|F9~773_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst1|operation\(2),
	datab => \inst3|inst|F9~773_combout\,
	datac => \inst3|inst|Add12~48_combout\,
	datad => \inst3|inst1|operation\(3),
	combout => \inst3|inst|Mux8~2_combout\);

\inst3|inst|Mux8~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux8~3_combout\ = \inst3|inst1|operation\(2) & (\inst3|inst|Mux8~2_combout\ & (\inst3|inst|Add18~48_combout\) # !\inst3|inst|Mux8~2_combout\ & \inst3|inst|Add5~48_combout\) # !\inst3|inst1|operation\(2) & (\inst3|inst|Mux8~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst1|operation\(2),
	datab => \inst3|inst|Add5~48_combout\,
	datac => \inst3|inst|Mux8~2_combout\,
	datad => \inst3|inst|Add18~48_combout\,
	combout => \inst3|inst|Mux8~3_combout\);

\inst3|inst|F9~156\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~156_combout\ = \inst7|inst3|Q_internal\(24) & \inst3|inst|Add3~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst3|Q_internal\(24),
	datad => \inst3|inst|Add3~48_combout\,
	combout => \inst3|inst|F9~156_combout\);

\inst3|inst|Mux8~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux8~4_combout\ = \inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux0~2_combout\) # !\inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux0~2_combout\ & (\inst3|inst|F9~156_combout\) # !\inst3|inst|Mux0~2_combout\ & \inst3|inst|Add10~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~5_combout\,
	datab => \inst3|inst|Add10~48_combout\,
	datac => \inst3|inst|Mux0~2_combout\,
	datad => \inst3|inst|F9~156_combout\,
	combout => \inst3|inst|Mux8~4_combout\);

\inst3|inst|Mux8~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux8~5_combout\ = \inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux8~4_combout\ & \inst3|inst|Add17~46_combout\ # !\inst3|inst|Mux8~4_combout\ & (\inst3|inst|Mux8~3_combout\)) # !\inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux8~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~5_combout\,
	datab => \inst3|inst|Add17~46_combout\,
	datac => \inst3|inst|Mux8~3_combout\,
	datad => \inst3|inst|Mux8~4_combout\,
	combout => \inst3|inst|Mux8~5_combout\);

\inst3|inst|Mux8~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux8~6_combout\ = \inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux8~1_combout\ # \inst3|inst|Mux20~4_combout\) # !\inst3|inst|Mux20~3_combout\ & (!\inst3|inst|Mux20~4_combout\ & \inst3|inst|Mux8~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux8~1_combout\,
	datab => \inst3|inst|Mux20~3_combout\,
	datac => \inst3|inst|Mux20~4_combout\,
	datad => \inst3|inst|Mux8~5_combout\,
	combout => \inst3|inst|Mux8~6_combout\);

\inst3|inst|Mux8~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux8~7_combout\ = \inst3|inst|Mux20~4_combout\ & (\inst7|inst3|Q_internal\(24) # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[24]~71_combout\ & \inst3|inst|Mux8~6_combout\) # !\inst3|inst|Mux20~4_combout\ & 
-- (\inst3|inst|Mux8~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[24]~71_combout\,
	datab => \inst7|inst3|Q_internal\(24),
	datac => \inst3|inst|Mux20~4_combout\,
	datad => \inst3|inst|Mux8~6_combout\,
	combout => \inst3|inst|Mux8~7_combout\);

\inst8|inst5|Q_internal[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst3|inst|Mux8~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst5|Q_internal\(24));

\inst3|inst|F9~836\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~836_combout\ = \inst7|inst3|Q_internal\(23) # \inst7|inst2|Q_internal\(2) & !\inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (!\inst7|inst5|Q_internal\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(23),
	datab => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst6|Q_internal\(11),
	datad => \inst7|inst5|Q_internal\(23),
	combout => \inst3|inst|F9~836_combout\);

\inst3|inst|Mux9~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux9~0_combout\ = \inst3|inst|Mux20~2_combout\ & !\inst3|inst|Mux20~1_combout\ & (\inst3|inst|F9~641_combout\) # !\inst3|inst|Mux20~2_combout\ & (\inst3|inst|Mux20~1_combout\ # \inst3|inst|Add7~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~2_combout\,
	datab => \inst3|inst|Mux20~1_combout\,
	datac => \inst3|inst|Add7~46_combout\,
	datad => \inst3|inst|F9~641_combout\,
	combout => \inst3|inst|Mux9~0_combout\);

\inst3|inst|Mux9~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux9~1_combout\ = \inst3|inst|Mux20~0_combout\ & \inst3|inst|Mux9~0_combout\ # !\inst3|inst|Mux20~0_combout\ & (\inst3|inst|Mux9~0_combout\ & (\inst3|inst|Add14~46_combout\) # !\inst3|inst|Mux9~0_combout\ & \inst3|inst|Add20~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~0_combout\,
	datab => \inst3|inst|Mux9~0_combout\,
	datac => \inst3|inst|Add20~46_combout\,
	datad => \inst3|inst|Add14~46_combout\,
	combout => \inst3|inst|Mux9~1_combout\);

\inst3|inst|F9~155\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~155_combout\ = \inst7|inst3|Q_internal\(23) & \inst3|inst|Add3~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst3|Q_internal\(23),
	datad => \inst3|inst|Add3~46_combout\,
	combout => \inst3|inst|F9~155_combout\);

\inst3|inst|Mux9~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux9~2_combout\ = \inst3|inst1|operation\(2) & (\inst3|inst1|operation\(3) # \inst3|inst|Add5~46_combout\) # !\inst3|inst1|operation\(2) & \inst3|inst|F9~772_combout\ & !\inst3|inst1|operation\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst1|operation\(2),
	datab => \inst3|inst|F9~772_combout\,
	datac => \inst3|inst1|operation\(3),
	datad => \inst3|inst|Add5~46_combout\,
	combout => \inst3|inst|Mux9~2_combout\);

\inst3|inst|Mux9~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux9~3_combout\ = \inst3|inst1|operation\(3) & (\inst3|inst|Mux9~2_combout\ & \inst3|inst|Add18~46_combout\ # !\inst3|inst|Mux9~2_combout\ & (\inst3|inst|Add12~46_combout\)) # !\inst3|inst1|operation\(3) & (\inst3|inst|Mux9~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add18~46_combout\,
	datab => \inst3|inst|Add12~46_combout\,
	datac => \inst3|inst1|operation\(3),
	datad => \inst3|inst|Mux9~2_combout\,
	combout => \inst3|inst|Mux9~3_combout\);

\inst3|inst|Mux9~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux9~4_combout\ = \inst3|inst|Mux0~2_combout\ & (\inst3|inst|Mux20~5_combout\) # !\inst3|inst|Mux0~2_combout\ & (\inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux9~3_combout\) # !\inst3|inst|Mux20~5_combout\ & \inst3|inst|Add10~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux0~2_combout\,
	datab => \inst3|inst|Add10~46_combout\,
	datac => \inst3|inst|Mux20~5_combout\,
	datad => \inst3|inst|Mux9~3_combout\,
	combout => \inst3|inst|Mux9~4_combout\);

\inst3|inst|Mux9~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux9~5_combout\ = \inst3|inst|Mux0~2_combout\ & (\inst3|inst|Mux9~4_combout\ & \inst3|inst|Add17~44_combout\ # !\inst3|inst|Mux9~4_combout\ & (\inst3|inst|F9~155_combout\)) # !\inst3|inst|Mux0~2_combout\ & (\inst3|inst|Mux9~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add17~44_combout\,
	datab => \inst3|inst|F9~155_combout\,
	datac => \inst3|inst|Mux0~2_combout\,
	datad => \inst3|inst|Mux9~4_combout\,
	combout => \inst3|inst|Mux9~5_combout\);

\inst3|inst|Mux9~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux9~6_combout\ = \inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux20~4_combout\) # !\inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux20~4_combout\ & \inst7|inst3|Q_internal\(23) # !\inst3|inst|Mux20~4_combout\ & (\inst3|inst|Mux9~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(23),
	datab => \inst3|inst|Mux20~3_combout\,
	datac => \inst3|inst|Mux20~4_combout\,
	datad => \inst3|inst|Mux9~5_combout\,
	combout => \inst3|inst|Mux9~6_combout\);

\inst3|inst|Mux9~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux9~7_combout\ = \inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux9~6_combout\ & \inst3|inst|F9~836_combout\ # !\inst3|inst|Mux9~6_combout\ & (\inst3|inst|Mux9~1_combout\)) # !\inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux9~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~3_combout\,
	datab => \inst3|inst|F9~836_combout\,
	datac => \inst3|inst|Mux9~1_combout\,
	datad => \inst3|inst|Mux9~6_combout\,
	combout => \inst3|inst|Mux9~7_combout\);

\inst8|inst5|Q_internal[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst3|inst|Mux9~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst5|Q_internal\(23));

\inst3|inst|Mux10~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux10~0_combout\ = \inst3|inst|Mux20~1_combout\ & (!\inst3|inst|Mux20~2_combout\) # !\inst3|inst|Mux20~1_combout\ & (\inst3|inst|Mux20~2_combout\ & \inst3|inst|F9~640_combout\ # !\inst3|inst|Mux20~2_combout\ & (\inst3|inst|Add7~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~1_combout\,
	datab => \inst3|inst|F9~640_combout\,
	datac => \inst3|inst|Add7~44_combout\,
	datad => \inst3|inst|Mux20~2_combout\,
	combout => \inst3|inst|Mux10~0_combout\);

\inst3|inst|Mux10~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux10~1_combout\ = \inst3|inst|Mux20~0_combout\ & (\inst3|inst|Mux10~0_combout\) # !\inst3|inst|Mux20~0_combout\ & (\inst3|inst|Mux10~0_combout\ & \inst3|inst|Add14~44_combout\ # !\inst3|inst|Mux10~0_combout\ & (\inst3|inst|Add20~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~0_combout\,
	datab => \inst3|inst|Add14~44_combout\,
	datac => \inst3|inst|Add20~44_combout\,
	datad => \inst3|inst|Mux10~0_combout\,
	combout => \inst3|inst|Mux10~1_combout\);

\inst3|inst|Mux10~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux10~2_combout\ = \inst3|inst1|operation\(3) & (\inst3|inst1|operation\(2) # \inst3|inst|Add12~44_combout\) # !\inst3|inst1|operation\(3) & \inst3|inst|F9~771_combout\ & !\inst3|inst1|operation\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~771_combout\,
	datab => \inst3|inst1|operation\(3),
	datac => \inst3|inst1|operation\(2),
	datad => \inst3|inst|Add12~44_combout\,
	combout => \inst3|inst|Mux10~2_combout\);

\inst3|inst|Mux10~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux10~3_combout\ = \inst3|inst1|operation\(2) & (\inst3|inst|Mux10~2_combout\ & (\inst3|inst|Add18~44_combout\) # !\inst3|inst|Mux10~2_combout\ & \inst3|inst|Add5~44_combout\) # !\inst3|inst1|operation\(2) & (\inst3|inst|Mux10~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add5~44_combout\,
	datab => \inst3|inst1|operation\(2),
	datac => \inst3|inst|Add18~44_combout\,
	datad => \inst3|inst|Mux10~2_combout\,
	combout => \inst3|inst|Mux10~3_combout\);

\inst3|inst|F9~154\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~154_combout\ = \inst3|inst|Add3~44_combout\ & \inst7|inst3|Q_internal\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst3|inst|Add3~44_combout\,
	datad => \inst7|inst3|Q_internal\(22),
	combout => \inst3|inst|F9~154_combout\);

\inst3|inst|Mux10~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux10~4_combout\ = \inst3|inst|Mux0~2_combout\ & (\inst3|inst|Mux20~5_combout\ # \inst3|inst|F9~154_combout\) # !\inst3|inst|Mux0~2_combout\ & \inst3|inst|Add10~44_combout\ & !\inst3|inst|Mux20~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add10~44_combout\,
	datab => \inst3|inst|Mux0~2_combout\,
	datac => \inst3|inst|Mux20~5_combout\,
	datad => \inst3|inst|F9~154_combout\,
	combout => \inst3|inst|Mux10~4_combout\);

\inst3|inst|Mux10~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux10~5_combout\ = \inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux10~4_combout\ & \inst3|inst|Add17~42_combout\ # !\inst3|inst|Mux10~4_combout\ & (\inst3|inst|Mux10~3_combout\)) # !\inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux10~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~5_combout\,
	datab => \inst3|inst|Add17~42_combout\,
	datac => \inst3|inst|Mux10~3_combout\,
	datad => \inst3|inst|Mux10~4_combout\,
	combout => \inst3|inst|Mux10~5_combout\);

\inst3|inst|Mux10~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux10~6_combout\ = \inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux20~4_combout\ # \inst3|inst|Mux10~1_combout\) # !\inst3|inst|Mux20~3_combout\ & !\inst3|inst|Mux20~4_combout\ & (\inst3|inst|Mux10~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~3_combout\,
	datab => \inst3|inst|Mux20~4_combout\,
	datac => \inst3|inst|Mux10~1_combout\,
	datad => \inst3|inst|Mux10~5_combout\,
	combout => \inst3|inst|Mux10~6_combout\);

\inst3|inst|Mux10~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux10~7_combout\ = \inst3|inst|Mux20~4_combout\ & (\inst7|inst3|Q_internal\(22) # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[22]~73_combout\ & \inst3|inst|Mux10~6_combout\) # !\inst3|inst|Mux20~4_combout\ & 
-- (\inst3|inst|Mux10~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(22),
	datab => \inst3|inst|Mux20~4_combout\,
	datac => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[22]~73_combout\,
	datad => \inst3|inst|Mux10~6_combout\,
	combout => \inst3|inst|Mux10~7_combout\);

\inst8|inst5|Q_internal[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst3|inst|Mux10~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst5|Q_internal\(22));

\inst3|inst|Mux11~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux11~1_combout\ = \inst3|inst|Mux11~0_combout\ & (\inst3|inst|Mux20~0_combout\ # \inst3|inst|Add14~42_combout\) # !\inst3|inst|Mux11~0_combout\ & !\inst3|inst|Mux20~0_combout\ & \inst3|inst|Add20~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux11~0_combout\,
	datab => \inst3|inst|Mux20~0_combout\,
	datac => \inst3|inst|Add20~42_combout\,
	datad => \inst3|inst|Add14~42_combout\,
	combout => \inst3|inst|Mux11~1_combout\);

\inst3|inst|F9~153\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~153_combout\ = \inst7|inst3|Q_internal\(21) & \inst3|inst|Add3~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst3|Q_internal\(21),
	datad => \inst3|inst|Add3~42_combout\,
	combout => \inst3|inst|F9~153_combout\);

\inst3|inst|Mux11~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux11~2_combout\ = \inst3|inst1|operation\(2) & (\inst3|inst1|operation\(3) # \inst3|inst|Add5~42_combout\) # !\inst3|inst1|operation\(2) & \inst3|inst|F9~770_combout\ & !\inst3|inst1|operation\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~770_combout\,
	datab => \inst3|inst1|operation\(2),
	datac => \inst3|inst1|operation\(3),
	datad => \inst3|inst|Add5~42_combout\,
	combout => \inst3|inst|Mux11~2_combout\);

\inst3|inst|Mux11~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux11~3_combout\ = \inst3|inst1|operation\(3) & (\inst3|inst|Mux11~2_combout\ & (\inst3|inst|Add18~42_combout\) # !\inst3|inst|Mux11~2_combout\ & \inst3|inst|Add12~42_combout\) # !\inst3|inst1|operation\(3) & (\inst3|inst|Mux11~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add12~42_combout\,
	datab => \inst3|inst1|operation\(3),
	datac => \inst3|inst|Mux11~2_combout\,
	datad => \inst3|inst|Add18~42_combout\,
	combout => \inst3|inst|Mux11~3_combout\);

\inst3|inst|Mux11~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux11~4_combout\ = \inst3|inst|Mux0~2_combout\ & (\inst3|inst|Mux20~5_combout\) # !\inst3|inst|Mux0~2_combout\ & (\inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux11~3_combout\) # !\inst3|inst|Mux20~5_combout\ & \inst3|inst|Add10~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux0~2_combout\,
	datab => \inst3|inst|Add10~42_combout\,
	datac => \inst3|inst|Mux20~5_combout\,
	datad => \inst3|inst|Mux11~3_combout\,
	combout => \inst3|inst|Mux11~4_combout\);

\inst3|inst|Mux11~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux11~5_combout\ = \inst3|inst|Mux0~2_combout\ & (\inst3|inst|Mux11~4_combout\ & \inst3|inst|Add17~40_combout\ # !\inst3|inst|Mux11~4_combout\ & (\inst3|inst|F9~153_combout\)) # !\inst3|inst|Mux0~2_combout\ & (\inst3|inst|Mux11~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux0~2_combout\,
	datab => \inst3|inst|Add17~40_combout\,
	datac => \inst3|inst|F9~153_combout\,
	datad => \inst3|inst|Mux11~4_combout\,
	combout => \inst3|inst|Mux11~5_combout\);

\inst3|inst|Mux11~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux11~6_combout\ = \inst3|inst|Mux20~4_combout\ & (\inst7|inst3|Q_internal\(21) # \inst3|inst|Mux20~3_combout\) # !\inst3|inst|Mux20~4_combout\ & (\inst3|inst|Mux11~5_combout\ & !\inst3|inst|Mux20~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(21),
	datab => \inst3|inst|Mux20~4_combout\,
	datac => \inst3|inst|Mux11~5_combout\,
	datad => \inst3|inst|Mux20~3_combout\,
	combout => \inst3|inst|Mux11~6_combout\);

\inst3|inst|Mux11~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux11~7_combout\ = \inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux11~6_combout\ & \inst3|inst|F9~834_combout\ # !\inst3|inst|Mux11~6_combout\ & (\inst3|inst|Mux11~1_combout\)) # !\inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux11~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~3_combout\,
	datab => \inst3|inst|F9~834_combout\,
	datac => \inst3|inst|Mux11~1_combout\,
	datad => \inst3|inst|Mux11~6_combout\,
	combout => \inst3|inst|Mux11~7_combout\);

\inst8|inst5|Q_internal[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst3|inst|Mux11~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst5|Q_internal\(21));

\inst3|inst3|LPM_MUX_component|auto_generated|result_node[20]~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst3|LPM_MUX_component|auto_generated|result_node[20]~75_combout\ = \inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst6|Q_internal\(11),
	datad => \inst7|inst5|Q_internal\(20),
	combout => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[20]~75_combout\);

\inst3|inst|Mux12~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux12~0_combout\ = \inst3|inst|Mux20~2_combout\ & \inst3|inst|F9~638_combout\ & !\inst3|inst|Mux20~1_combout\ # !\inst3|inst|Mux20~2_combout\ & (\inst3|inst|Mux20~1_combout\ # \inst3|inst|Add7~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~2_combout\,
	datab => \inst3|inst|F9~638_combout\,
	datac => \inst3|inst|Mux20~1_combout\,
	datad => \inst3|inst|Add7~40_combout\,
	combout => \inst3|inst|Mux12~0_combout\);

\inst3|inst|Mux12~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux12~1_combout\ = \inst3|inst|Mux20~0_combout\ & (\inst3|inst|Mux12~0_combout\) # !\inst3|inst|Mux20~0_combout\ & (\inst3|inst|Mux12~0_combout\ & (\inst3|inst|Add14~40_combout\) # !\inst3|inst|Mux12~0_combout\ & \inst3|inst|Add20~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~0_combout\,
	datab => \inst3|inst|Add20~40_combout\,
	datac => \inst3|inst|Mux12~0_combout\,
	datad => \inst3|inst|Add14~40_combout\,
	combout => \inst3|inst|Mux12~1_combout\);

\inst3|inst|Mux12~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux12~2_combout\ = \inst3|inst1|operation\(3) & (\inst3|inst1|operation\(2) # \inst3|inst|Add12~40_combout\) # !\inst3|inst1|operation\(3) & \inst3|inst|F9~769_combout\ & !\inst3|inst1|operation\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~769_combout\,
	datab => \inst3|inst1|operation\(3),
	datac => \inst3|inst1|operation\(2),
	datad => \inst3|inst|Add12~40_combout\,
	combout => \inst3|inst|Mux12~2_combout\);

\inst3|inst|Mux12~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux12~3_combout\ = \inst3|inst1|operation\(2) & (\inst3|inst|Mux12~2_combout\ & (\inst3|inst|Add18~40_combout\) # !\inst3|inst|Mux12~2_combout\ & \inst3|inst|Add5~40_combout\) # !\inst3|inst1|operation\(2) & (\inst3|inst|Mux12~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add5~40_combout\,
	datab => \inst3|inst1|operation\(2),
	datac => \inst3|inst|Add18~40_combout\,
	datad => \inst3|inst|Mux12~2_combout\,
	combout => \inst3|inst|Mux12~3_combout\);

\inst3|inst|F9~152\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~152_combout\ = \inst7|inst3|Q_internal\(20) & \inst3|inst|Add3~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(20),
	datad => \inst3|inst|Add3~40_combout\,
	combout => \inst3|inst|F9~152_combout\);

\inst3|inst|Mux12~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux12~4_combout\ = \inst3|inst|Mux0~2_combout\ & (\inst3|inst|Mux20~5_combout\ # \inst3|inst|F9~152_combout\) # !\inst3|inst|Mux0~2_combout\ & \inst3|inst|Add10~40_combout\ & !\inst3|inst|Mux20~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add10~40_combout\,
	datab => \inst3|inst|Mux0~2_combout\,
	datac => \inst3|inst|Mux20~5_combout\,
	datad => \inst3|inst|F9~152_combout\,
	combout => \inst3|inst|Mux12~4_combout\);

\inst3|inst|Mux12~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux12~5_combout\ = \inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux12~4_combout\ & \inst3|inst|Add17~38_combout\ # !\inst3|inst|Mux12~4_combout\ & (\inst3|inst|Mux12~3_combout\)) # !\inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux12~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~5_combout\,
	datab => \inst3|inst|Add17~38_combout\,
	datac => \inst3|inst|Mux12~3_combout\,
	datad => \inst3|inst|Mux12~4_combout\,
	combout => \inst3|inst|Mux12~5_combout\);

\inst3|inst|Mux12~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux12~6_combout\ = \inst3|inst|Mux20~4_combout\ & (\inst3|inst|Mux20~3_combout\) # !\inst3|inst|Mux20~4_combout\ & (\inst3|inst|Mux20~3_combout\ & \inst3|inst|Mux12~1_combout\ # !\inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux12~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~4_combout\,
	datab => \inst3|inst|Mux12~1_combout\,
	datac => \inst3|inst|Mux20~3_combout\,
	datad => \inst3|inst|Mux12~5_combout\,
	combout => \inst3|inst|Mux12~6_combout\);

\inst3|inst|Mux12~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux12~7_combout\ = \inst3|inst|Mux20~4_combout\ & (\inst7|inst3|Q_internal\(20) # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[20]~75_combout\ & \inst3|inst|Mux12~6_combout\) # !\inst3|inst|Mux20~4_combout\ & 
-- (\inst3|inst|Mux12~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~4_combout\,
	datab => \inst7|inst3|Q_internal\(20),
	datac => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[20]~75_combout\,
	datad => \inst3|inst|Mux12~6_combout\,
	combout => \inst3|inst|Mux12~7_combout\);

\inst8|inst5|Q_internal[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst3|inst|Mux12~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst5|Q_internal\(20));

\inst3|inst|Mux13~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux13~1_combout\ = \inst3|inst|Mux13~0_combout\ & (\inst3|inst|Mux20~0_combout\ # \inst3|inst|Add14~38_combout\) # !\inst3|inst|Mux13~0_combout\ & !\inst3|inst|Mux20~0_combout\ & \inst3|inst|Add20~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux13~0_combout\,
	datab => \inst3|inst|Mux20~0_combout\,
	datac => \inst3|inst|Add20~38_combout\,
	datad => \inst3|inst|Add14~38_combout\,
	combout => \inst3|inst|Mux13~1_combout\);

\inst3|inst|F9~151\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~151_combout\ = \inst7|inst3|Q_internal\(19) & \inst3|inst|Add3~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst3|Q_internal\(19),
	datad => \inst3|inst|Add3~38_combout\,
	combout => \inst3|inst|F9~151_combout\);

\inst3|inst|Mux13~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux13~2_combout\ = \inst3|inst1|operation\(3) & (\inst3|inst1|operation\(2)) # !\inst3|inst1|operation\(3) & (\inst3|inst1|operation\(2) & (\inst3|inst|Add5~38_combout\) # !\inst3|inst1|operation\(2) & \inst3|inst|F9~768_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst1|operation\(3),
	datab => \inst3|inst|F9~768_combout\,
	datac => \inst3|inst1|operation\(2),
	datad => \inst3|inst|Add5~38_combout\,
	combout => \inst3|inst|Mux13~2_combout\);

\inst3|inst|Mux13~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux13~3_combout\ = \inst3|inst1|operation\(3) & (\inst3|inst|Mux13~2_combout\ & (\inst3|inst|Add18~38_combout\) # !\inst3|inst|Mux13~2_combout\ & \inst3|inst|Add12~38_combout\) # !\inst3|inst1|operation\(3) & (\inst3|inst|Mux13~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst1|operation\(3),
	datab => \inst3|inst|Add12~38_combout\,
	datac => \inst3|inst|Add18~38_combout\,
	datad => \inst3|inst|Mux13~2_combout\,
	combout => \inst3|inst|Mux13~3_combout\);

\inst3|inst|Mux13~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux13~4_combout\ = \inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux0~2_combout\ # \inst3|inst|Mux13~3_combout\) # !\inst3|inst|Mux20~5_combout\ & !\inst3|inst|Mux0~2_combout\ & \inst3|inst|Add10~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~5_combout\,
	datab => \inst3|inst|Mux0~2_combout\,
	datac => \inst3|inst|Add10~38_combout\,
	datad => \inst3|inst|Mux13~3_combout\,
	combout => \inst3|inst|Mux13~4_combout\);

\inst3|inst|Mux13~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux13~5_combout\ = \inst3|inst|Mux0~2_combout\ & (\inst3|inst|Mux13~4_combout\ & \inst3|inst|Add17~36_combout\ # !\inst3|inst|Mux13~4_combout\ & (\inst3|inst|F9~151_combout\)) # !\inst3|inst|Mux0~2_combout\ & (\inst3|inst|Mux13~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add17~36_combout\,
	datab => \inst3|inst|Mux0~2_combout\,
	datac => \inst3|inst|F9~151_combout\,
	datad => \inst3|inst|Mux13~4_combout\,
	combout => \inst3|inst|Mux13~5_combout\);

\inst3|inst|Mux13~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux13~6_combout\ = \inst3|inst|Mux20~4_combout\ & (\inst7|inst3|Q_internal\(19) # \inst3|inst|Mux20~3_combout\) # !\inst3|inst|Mux20~4_combout\ & (!\inst3|inst|Mux20~3_combout\ & \inst3|inst|Mux13~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~4_combout\,
	datab => \inst7|inst3|Q_internal\(19),
	datac => \inst3|inst|Mux20~3_combout\,
	datad => \inst3|inst|Mux13~5_combout\,
	combout => \inst3|inst|Mux13~6_combout\);

\inst3|inst|Mux13~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux13~7_combout\ = \inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux13~6_combout\ & \inst3|inst|F9~832_combout\ # !\inst3|inst|Mux13~6_combout\ & (\inst3|inst|Mux13~1_combout\)) # !\inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux13~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~832_combout\,
	datab => \inst3|inst|Mux20~3_combout\,
	datac => \inst3|inst|Mux13~1_combout\,
	datad => \inst3|inst|Mux13~6_combout\,
	combout => \inst3|inst|Mux13~7_combout\);

\inst8|inst5|Q_internal[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst3|inst|Mux13~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst5|Q_internal\(19));

\inst3|inst|F9~150\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~150_combout\ = \inst7|inst3|Q_internal\(18) & \inst3|inst|Add3~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst3|Q_internal\(18),
	datad => \inst3|inst|Add3~36_combout\,
	combout => \inst3|inst|F9~150_combout\);

\inst3|inst|Mux14~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux14~4_combout\ = \inst3|inst|Mux0~2_combout\ & (\inst3|inst|Mux20~5_combout\ # \inst3|inst|F9~150_combout\) # !\inst3|inst|Mux0~2_combout\ & \inst3|inst|Add10~36_combout\ & !\inst3|inst|Mux20~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add10~36_combout\,
	datab => \inst3|inst|Mux0~2_combout\,
	datac => \inst3|inst|Mux20~5_combout\,
	datad => \inst3|inst|F9~150_combout\,
	combout => \inst3|inst|Mux14~4_combout\);

\inst3|inst|Mux14~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux14~2_combout\ = \inst3|inst1|operation\(2) & (\inst3|inst1|operation\(3)) # !\inst3|inst1|operation\(2) & (\inst3|inst1|operation\(3) & (\inst3|inst|Add12~36_combout\) # !\inst3|inst1|operation\(3) & \inst3|inst|F9~767_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~767_combout\,
	datab => \inst3|inst1|operation\(2),
	datac => \inst3|inst1|operation\(3),
	datad => \inst3|inst|Add12~36_combout\,
	combout => \inst3|inst|Mux14~2_combout\);

\inst3|inst|Mux14~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux14~3_combout\ = \inst3|inst1|operation\(2) & (\inst3|inst|Mux14~2_combout\ & (\inst3|inst|Add18~36_combout\) # !\inst3|inst|Mux14~2_combout\ & \inst3|inst|Add5~36_combout\) # !\inst3|inst1|operation\(2) & (\inst3|inst|Mux14~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add5~36_combout\,
	datab => \inst3|inst1|operation\(2),
	datac => \inst3|inst|Add18~36_combout\,
	datad => \inst3|inst|Mux14~2_combout\,
	combout => \inst3|inst|Mux14~3_combout\);

\inst3|inst|Mux14~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux14~5_combout\ = \inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux14~4_combout\ & \inst3|inst|Add17~34_combout\ # !\inst3|inst|Mux14~4_combout\ & (\inst3|inst|Mux14~3_combout\)) # !\inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux14~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~5_combout\,
	datab => \inst3|inst|Add17~34_combout\,
	datac => \inst3|inst|Mux14~4_combout\,
	datad => \inst3|inst|Mux14~3_combout\,
	combout => \inst3|inst|Mux14~5_combout\);

\inst3|inst|Mux14~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux14~6_combout\ = \inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux14~1_combout\ # \inst3|inst|Mux20~4_combout\) # !\inst3|inst|Mux20~3_combout\ & (!\inst3|inst|Mux20~4_combout\ & \inst3|inst|Mux14~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux14~1_combout\,
	datab => \inst3|inst|Mux20~3_combout\,
	datac => \inst3|inst|Mux20~4_combout\,
	datad => \inst3|inst|Mux14~5_combout\,
	combout => \inst3|inst|Mux14~6_combout\);

\inst3|inst|Mux14~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux14~7_combout\ = \inst3|inst|Mux20~4_combout\ & (\inst7|inst3|Q_internal\(18) # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[18]~77_combout\ & \inst3|inst|Mux14~6_combout\) # !\inst3|inst|Mux20~4_combout\ & 
-- (\inst3|inst|Mux14~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~4_combout\,
	datab => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[18]~77_combout\,
	datac => \inst7|inst3|Q_internal\(18),
	datad => \inst3|inst|Mux14~6_combout\,
	combout => \inst3|inst|Mux14~7_combout\);

\inst8|inst5|Q_internal[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst3|inst|Mux14~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst5|Q_internal\(18));

\inst3|inst|F9~830\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~830_combout\ = \inst7|inst3|Q_internal\(17) # \inst7|inst2|Q_internal\(2) & (!\inst7|inst6|Q_internal\(11)) # !\inst7|inst2|Q_internal\(2) & !\inst7|inst5|Q_internal\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|Q_internal\(17),
	datab => \inst7|inst6|Q_internal\(11),
	datac => \inst7|inst2|Q_internal\(2),
	datad => \inst7|inst3|Q_internal\(17),
	combout => \inst3|inst|F9~830_combout\);

\inst3|inst|F9~149\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~149_combout\ = \inst7|inst3|Q_internal\(17) & \inst3|inst|Add3~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst3|Q_internal\(17),
	datad => \inst3|inst|Add3~34_combout\,
	combout => \inst3|inst|F9~149_combout\);

\inst3|inst|Mux15~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux15~2_combout\ = \inst3|inst1|operation\(2) & (\inst3|inst1|operation\(3) # \inst3|inst|Add5~34_combout\) # !\inst3|inst1|operation\(2) & \inst3|inst|F9~766_combout\ & !\inst3|inst1|operation\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst1|operation\(2),
	datab => \inst3|inst|F9~766_combout\,
	datac => \inst3|inst1|operation\(3),
	datad => \inst3|inst|Add5~34_combout\,
	combout => \inst3|inst|Mux15~2_combout\);

\inst3|inst|Mux15~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux15~3_combout\ = \inst3|inst1|operation\(3) & (\inst3|inst|Mux15~2_combout\ & \inst3|inst|Add18~34_combout\ # !\inst3|inst|Mux15~2_combout\ & (\inst3|inst|Add12~34_combout\)) # !\inst3|inst1|operation\(3) & (\inst3|inst|Mux15~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add18~34_combout\,
	datab => \inst3|inst1|operation\(3),
	datac => \inst3|inst|Add12~34_combout\,
	datad => \inst3|inst|Mux15~2_combout\,
	combout => \inst3|inst|Mux15~3_combout\);

\inst3|inst|Mux15~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux15~4_combout\ = \inst3|inst|Mux0~2_combout\ & \inst3|inst|Mux20~5_combout\ # !\inst3|inst|Mux0~2_combout\ & (\inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux15~3_combout\) # !\inst3|inst|Mux20~5_combout\ & \inst3|inst|Add10~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux0~2_combout\,
	datab => \inst3|inst|Mux20~5_combout\,
	datac => \inst3|inst|Add10~34_combout\,
	datad => \inst3|inst|Mux15~3_combout\,
	combout => \inst3|inst|Mux15~4_combout\);

\inst3|inst|Mux15~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux15~5_combout\ = \inst3|inst|Mux0~2_combout\ & (\inst3|inst|Mux15~4_combout\ & \inst3|inst|Add17~32_combout\ # !\inst3|inst|Mux15~4_combout\ & (\inst3|inst|F9~149_combout\)) # !\inst3|inst|Mux0~2_combout\ & (\inst3|inst|Mux15~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add17~32_combout\,
	datab => \inst3|inst|F9~149_combout\,
	datac => \inst3|inst|Mux0~2_combout\,
	datad => \inst3|inst|Mux15~4_combout\,
	combout => \inst3|inst|Mux15~5_combout\);

\inst3|inst|Mux15~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux15~6_combout\ = \inst3|inst|Mux20~4_combout\ & (\inst7|inst3|Q_internal\(17) # \inst3|inst|Mux20~3_combout\) # !\inst3|inst|Mux20~4_combout\ & (!\inst3|inst|Mux20~3_combout\ & \inst3|inst|Mux15~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(17),
	datab => \inst3|inst|Mux20~4_combout\,
	datac => \inst3|inst|Mux20~3_combout\,
	datad => \inst3|inst|Mux15~5_combout\,
	combout => \inst3|inst|Mux15~6_combout\);

\inst3|inst|Mux15~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux15~7_combout\ = \inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux15~6_combout\ & (\inst3|inst|F9~830_combout\) # !\inst3|inst|Mux15~6_combout\ & \inst3|inst|Mux15~1_combout\) # !\inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux15~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux15~1_combout\,
	datab => \inst3|inst|F9~830_combout\,
	datac => \inst3|inst|Mux20~3_combout\,
	datad => \inst3|inst|Mux15~6_combout\,
	combout => \inst3|inst|Mux15~7_combout\);

\inst8|inst5|Q_internal[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst3|inst|Mux15~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst5|Q_internal\(17));

\inst3|inst|Mux16~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux16~0_combout\ = \inst3|inst|Mux20~1_combout\ & !\inst3|inst|Mux20~2_combout\ # !\inst3|inst|Mux20~1_combout\ & (\inst3|inst|Mux20~2_combout\ & (\inst3|inst|F9~634_combout\) # !\inst3|inst|Mux20~2_combout\ & \inst3|inst|Add7~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~1_combout\,
	datab => \inst3|inst|Mux20~2_combout\,
	datac => \inst3|inst|Add7~32_combout\,
	datad => \inst3|inst|F9~634_combout\,
	combout => \inst3|inst|Mux16~0_combout\);

\inst3|inst|Mux16~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux16~1_combout\ = \inst3|inst|Mux20~0_combout\ & (\inst3|inst|Mux16~0_combout\) # !\inst3|inst|Mux20~0_combout\ & (\inst3|inst|Mux16~0_combout\ & (\inst3|inst|Add14~32_combout\) # !\inst3|inst|Mux16~0_combout\ & \inst3|inst|Add20~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add20~32_combout\,
	datab => \inst3|inst|Mux20~0_combout\,
	datac => \inst3|inst|Add14~32_combout\,
	datad => \inst3|inst|Mux16~0_combout\,
	combout => \inst3|inst|Mux16~1_combout\);

\inst3|inst|Mux16~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux16~2_combout\ = \inst3|inst1|operation\(2) & (\inst3|inst1|operation\(3)) # !\inst3|inst1|operation\(2) & (\inst3|inst1|operation\(3) & (\inst3|inst|Add12~32_combout\) # !\inst3|inst1|operation\(3) & \inst3|inst|F9~765_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst1|operation\(2),
	datab => \inst3|inst|F9~765_combout\,
	datac => \inst3|inst|Add12~32_combout\,
	datad => \inst3|inst1|operation\(3),
	combout => \inst3|inst|Mux16~2_combout\);

\inst3|inst|Mux16~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux16~3_combout\ = \inst3|inst1|operation\(2) & (\inst3|inst|Mux16~2_combout\ & \inst3|inst|Add18~32_combout\ # !\inst3|inst|Mux16~2_combout\ & (\inst3|inst|Add5~32_combout\)) # !\inst3|inst1|operation\(2) & (\inst3|inst|Mux16~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst1|operation\(2),
	datab => \inst3|inst|Add18~32_combout\,
	datac => \inst3|inst|Mux16~2_combout\,
	datad => \inst3|inst|Add5~32_combout\,
	combout => \inst3|inst|Mux16~3_combout\);

\inst3|inst|F9~148\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~148_combout\ = \inst7|inst3|Q_internal\(16) & \inst3|inst|Add3~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst3|Q_internal\(16),
	datad => \inst3|inst|Add3~32_combout\,
	combout => \inst3|inst|F9~148_combout\);

\inst3|inst|Mux16~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux16~4_combout\ = \inst3|inst|Mux20~5_combout\ & \inst3|inst|Mux0~2_combout\ # !\inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux0~2_combout\ & (\inst3|inst|F9~148_combout\) # !\inst3|inst|Mux0~2_combout\ & \inst3|inst|Add10~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~5_combout\,
	datab => \inst3|inst|Mux0~2_combout\,
	datac => \inst3|inst|Add10~32_combout\,
	datad => \inst3|inst|F9~148_combout\,
	combout => \inst3|inst|Mux16~4_combout\);

\inst3|inst|Mux16~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux16~5_combout\ = \inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux16~4_combout\ & \inst3|inst|Add17~30_combout\ # !\inst3|inst|Mux16~4_combout\ & (\inst3|inst|Mux16~3_combout\)) # !\inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux16~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add17~30_combout\,
	datab => \inst3|inst|Mux20~5_combout\,
	datac => \inst3|inst|Mux16~3_combout\,
	datad => \inst3|inst|Mux16~4_combout\,
	combout => \inst3|inst|Mux16~5_combout\);

\inst3|inst|Mux16~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux16~6_combout\ = \inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux20~4_combout\ # \inst3|inst|Mux16~1_combout\) # !\inst3|inst|Mux20~3_combout\ & !\inst3|inst|Mux20~4_combout\ & (\inst3|inst|Mux16~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~3_combout\,
	datab => \inst3|inst|Mux20~4_combout\,
	datac => \inst3|inst|Mux16~1_combout\,
	datad => \inst3|inst|Mux16~5_combout\,
	combout => \inst3|inst|Mux16~6_combout\);

\inst3|inst|Mux16~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux16~7_combout\ = \inst3|inst|Mux20~4_combout\ & (\inst7|inst3|Q_internal\(16) # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[16]~79_combout\ & \inst3|inst|Mux16~6_combout\) # !\inst3|inst|Mux20~4_combout\ & 
-- (\inst3|inst|Mux16~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(16),
	datab => \inst3|inst|Mux20~4_combout\,
	datac => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[16]~79_combout\,
	datad => \inst3|inst|Mux16~6_combout\,
	combout => \inst3|inst|Mux16~7_combout\);

\inst8|inst5|Q_internal[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst3|inst|Mux16~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst5|Q_internal\(16));

\inst3|inst|Mux17~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux17~0_combout\ = \inst3|inst|Mux20~1_combout\ & (!\inst3|inst|Mux20~2_combout\) # !\inst3|inst|Mux20~1_combout\ & (\inst3|inst|Mux20~2_combout\ & \inst3|inst|F9~633_combout\ # !\inst3|inst|Mux20~2_combout\ & (\inst3|inst|Add7~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~633_combout\,
	datab => \inst3|inst|Mux20~1_combout\,
	datac => \inst3|inst|Add7~30_combout\,
	datad => \inst3|inst|Mux20~2_combout\,
	combout => \inst3|inst|Mux17~0_combout\);

\inst3|inst|Mux17~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux17~1_combout\ = \inst3|inst|Mux20~0_combout\ & (\inst3|inst|Mux17~0_combout\) # !\inst3|inst|Mux20~0_combout\ & (\inst3|inst|Mux17~0_combout\ & (\inst3|inst|Add14~30_combout\) # !\inst3|inst|Mux17~0_combout\ & \inst3|inst|Add20~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add20~30_combout\,
	datab => \inst3|inst|Mux20~0_combout\,
	datac => \inst3|inst|Add14~30_combout\,
	datad => \inst3|inst|Mux17~0_combout\,
	combout => \inst3|inst|Mux17~1_combout\);

\inst3|inst|F9~828\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~828_combout\ = \inst7|inst3|Q_internal\(15) # \inst7|inst2|Q_internal\(2) & !\inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (!\inst7|inst5|Q_internal\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(15),
	datab => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst6|Q_internal\(11),
	datad => \inst7|inst5|Q_internal\(15),
	combout => \inst3|inst|F9~828_combout\);

\inst3|inst|F9~147\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~147_combout\ = \inst3|inst|Add3~30_combout\ & \inst7|inst3|Q_internal\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst3|inst|Add3~30_combout\,
	datad => \inst7|inst3|Q_internal\(15),
	combout => \inst3|inst|F9~147_combout\);

\inst3|inst|Mux17~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux17~2_combout\ = \inst3|inst1|operation\(3) & (\inst3|inst1|operation\(2)) # !\inst3|inst1|operation\(3) & (\inst3|inst1|operation\(2) & (\inst3|inst|Add5~30_combout\) # !\inst3|inst1|operation\(2) & \inst3|inst|F9~764_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst1|operation\(3),
	datab => \inst3|inst|F9~764_combout\,
	datac => \inst3|inst1|operation\(2),
	datad => \inst3|inst|Add5~30_combout\,
	combout => \inst3|inst|Mux17~2_combout\);

\inst3|inst|Mux17~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux17~3_combout\ = \inst3|inst1|operation\(3) & (\inst3|inst|Mux17~2_combout\ & \inst3|inst|Add18~30_combout\ # !\inst3|inst|Mux17~2_combout\ & (\inst3|inst|Add12~30_combout\)) # !\inst3|inst1|operation\(3) & (\inst3|inst|Mux17~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst1|operation\(3),
	datab => \inst3|inst|Add18~30_combout\,
	datac => \inst3|inst|Mux17~2_combout\,
	datad => \inst3|inst|Add12~30_combout\,
	combout => \inst3|inst|Mux17~3_combout\);

\inst3|inst|Mux17~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux17~4_combout\ = \inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux0~2_combout\ # \inst3|inst|Mux17~3_combout\) # !\inst3|inst|Mux20~5_combout\ & \inst3|inst|Add10~30_combout\ & !\inst3|inst|Mux0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~5_combout\,
	datab => \inst3|inst|Add10~30_combout\,
	datac => \inst3|inst|Mux0~2_combout\,
	datad => \inst3|inst|Mux17~3_combout\,
	combout => \inst3|inst|Mux17~4_combout\);

\inst3|inst|Mux17~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux17~5_combout\ = \inst3|inst|Mux0~2_combout\ & (\inst3|inst|Mux17~4_combout\ & \inst3|inst|Add17~28_combout\ # !\inst3|inst|Mux17~4_combout\ & (\inst3|inst|F9~147_combout\)) # !\inst3|inst|Mux0~2_combout\ & (\inst3|inst|Mux17~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add17~28_combout\,
	datab => \inst3|inst|F9~147_combout\,
	datac => \inst3|inst|Mux0~2_combout\,
	datad => \inst3|inst|Mux17~4_combout\,
	combout => \inst3|inst|Mux17~5_combout\);

\inst3|inst|Mux17~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux17~6_combout\ = \inst3|inst|Mux20~3_combout\ & \inst3|inst|Mux20~4_combout\ # !\inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux20~4_combout\ & (\inst7|inst3|Q_internal\(15)) # !\inst3|inst|Mux20~4_combout\ & \inst3|inst|Mux17~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~3_combout\,
	datab => \inst3|inst|Mux20~4_combout\,
	datac => \inst3|inst|Mux17~5_combout\,
	datad => \inst7|inst3|Q_internal\(15),
	combout => \inst3|inst|Mux17~6_combout\);

\inst3|inst|Mux17~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux17~7_combout\ = \inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux17~6_combout\ & (\inst3|inst|F9~828_combout\) # !\inst3|inst|Mux17~6_combout\ & \inst3|inst|Mux17~1_combout\) # !\inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux17~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~3_combout\,
	datab => \inst3|inst|Mux17~1_combout\,
	datac => \inst3|inst|F9~828_combout\,
	datad => \inst3|inst|Mux17~6_combout\,
	combout => \inst3|inst|Mux17~7_combout\);

\inst8|inst5|Q_internal[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst3|inst|Mux17~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst5|Q_internal\(15));

\inst3|inst|F9~632\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~632_combout\ = \inst7|inst3|Q_internal\(14) & (\inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|Q_internal\(2),
	datab => \inst7|inst6|Q_internal\(11),
	datac => \inst7|inst5|Q_internal\(14),
	datad => \inst7|inst3|Q_internal\(14),
	combout => \inst3|inst|F9~632_combout\);

\inst3|inst|Mux18~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux18~0_combout\ = \inst3|inst|Mux20~2_combout\ & (\inst3|inst|F9~632_combout\ & !\inst3|inst|Mux20~1_combout\) # !\inst3|inst|Mux20~2_combout\ & (\inst3|inst|Add7~28_combout\ # \inst3|inst|Mux20~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add7~28_combout\,
	datab => \inst3|inst|F9~632_combout\,
	datac => \inst3|inst|Mux20~2_combout\,
	datad => \inst3|inst|Mux20~1_combout\,
	combout => \inst3|inst|Mux18~0_combout\);

\inst3|inst|Mux18~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux18~1_combout\ = \inst3|inst|Mux18~0_combout\ & (\inst3|inst|Add14~28_combout\ # \inst3|inst|Mux20~0_combout\) # !\inst3|inst|Mux18~0_combout\ & (!\inst3|inst|Mux20~0_combout\ & \inst3|inst|Add20~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add14~28_combout\,
	datab => \inst3|inst|Mux18~0_combout\,
	datac => \inst3|inst|Mux20~0_combout\,
	datad => \inst3|inst|Add20~28_combout\,
	combout => \inst3|inst|Mux18~1_combout\);

\inst3|inst|Mux18~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux18~2_combout\ = \inst3|inst1|operation\(3) & (\inst3|inst1|operation\(2) # \inst3|inst|Add12~28_combout\) # !\inst3|inst1|operation\(3) & !\inst3|inst1|operation\(2) & \inst3|inst|F9~763_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst1|operation\(3),
	datab => \inst3|inst1|operation\(2),
	datac => \inst3|inst|F9~763_combout\,
	datad => \inst3|inst|Add12~28_combout\,
	combout => \inst3|inst|Mux18~2_combout\);

\inst3|inst|Mux18~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux18~3_combout\ = \inst3|inst1|operation\(2) & (\inst3|inst|Mux18~2_combout\ & (\inst3|inst|Add18~28_combout\) # !\inst3|inst|Mux18~2_combout\ & \inst3|inst|Add5~28_combout\) # !\inst3|inst1|operation\(2) & (\inst3|inst|Mux18~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add5~28_combout\,
	datab => \inst3|inst1|operation\(2),
	datac => \inst3|inst|Add18~28_combout\,
	datad => \inst3|inst|Mux18~2_combout\,
	combout => \inst3|inst|Mux18~3_combout\);

\inst3|inst|F9~146\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~146_combout\ = \inst7|inst3|Q_internal\(14) & \inst3|inst|Add3~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst3|Q_internal\(14),
	datad => \inst3|inst|Add3~28_combout\,
	combout => \inst3|inst|F9~146_combout\);

\inst3|inst|Mux18~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux18~4_combout\ = \inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux0~2_combout\) # !\inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux0~2_combout\ & (\inst3|inst|F9~146_combout\) # !\inst3|inst|Mux0~2_combout\ & \inst3|inst|Add10~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~5_combout\,
	datab => \inst3|inst|Add10~28_combout\,
	datac => \inst3|inst|Mux0~2_combout\,
	datad => \inst3|inst|F9~146_combout\,
	combout => \inst3|inst|Mux18~4_combout\);

\inst3|inst|Mux18~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux18~5_combout\ = \inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux18~4_combout\ & \inst3|inst|Add17~26_combout\ # !\inst3|inst|Mux18~4_combout\ & (\inst3|inst|Mux18~3_combout\)) # !\inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux18~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add17~26_combout\,
	datab => \inst3|inst|Mux20~5_combout\,
	datac => \inst3|inst|Mux18~3_combout\,
	datad => \inst3|inst|Mux18~4_combout\,
	combout => \inst3|inst|Mux18~5_combout\);

\inst3|inst|Mux18~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux18~6_combout\ = \inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux18~1_combout\ # \inst3|inst|Mux20~4_combout\) # !\inst3|inst|Mux20~3_combout\ & (!\inst3|inst|Mux20~4_combout\ & \inst3|inst|Mux18~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~3_combout\,
	datab => \inst3|inst|Mux18~1_combout\,
	datac => \inst3|inst|Mux20~4_combout\,
	datad => \inst3|inst|Mux18~5_combout\,
	combout => \inst3|inst|Mux18~6_combout\);

\inst3|inst|Mux18~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux18~7_combout\ = \inst3|inst|Mux20~4_combout\ & (\inst7|inst3|Q_internal\(14) # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[14]~81_combout\ & \inst3|inst|Mux18~6_combout\) # !\inst3|inst|Mux20~4_combout\ & 
-- (\inst3|inst|Mux18~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[14]~81_combout\,
	datab => \inst7|inst3|Q_internal\(14),
	datac => \inst3|inst|Mux20~4_combout\,
	datad => \inst3|inst|Mux18~6_combout\,
	combout => \inst3|inst|Mux18~7_combout\);

\inst8|inst5|Q_internal[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst3|inst|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst5|Q_internal\(14));

\inst3|inst|Mux19~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux19~1_combout\ = \inst3|inst|Mux19~0_combout\ & (\inst3|inst|Mux20~0_combout\ # \inst3|inst|Add14~26_combout\) # !\inst3|inst|Mux19~0_combout\ & !\inst3|inst|Mux20~0_combout\ & \inst3|inst|Add20~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux19~0_combout\,
	datab => \inst3|inst|Mux20~0_combout\,
	datac => \inst3|inst|Add20~26_combout\,
	datad => \inst3|inst|Add14~26_combout\,
	combout => \inst3|inst|Mux19~1_combout\);

\inst3|inst|F9~145\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~145_combout\ = \inst7|inst3|Q_internal\(13) & \inst3|inst|Add3~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst3|Q_internal\(13),
	datad => \inst3|inst|Add3~26_combout\,
	combout => \inst3|inst|F9~145_combout\);

\inst3|inst|F9~762\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~762_combout\ = \inst7|inst3|Q_internal\(13) # \inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(11) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|Q_internal\(2),
	datab => \inst7|inst6|Q_internal\(11),
	datac => \inst7|inst3|Q_internal\(13),
	datad => \inst7|inst5|Q_internal\(13),
	combout => \inst3|inst|F9~762_combout\);

\inst3|inst|Mux19~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux19~2_combout\ = \inst3|inst1|operation\(3) & \inst3|inst1|operation\(2) # !\inst3|inst1|operation\(3) & (\inst3|inst1|operation\(2) & \inst3|inst|Add5~26_combout\ # !\inst3|inst1|operation\(2) & (\inst3|inst|F9~762_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst1|operation\(3),
	datab => \inst3|inst1|operation\(2),
	datac => \inst3|inst|Add5~26_combout\,
	datad => \inst3|inst|F9~762_combout\,
	combout => \inst3|inst|Mux19~2_combout\);

\inst3|inst|Mux19~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux19~3_combout\ = \inst3|inst1|operation\(3) & (\inst3|inst|Mux19~2_combout\ & \inst3|inst|Add18~26_combout\ # !\inst3|inst|Mux19~2_combout\ & (\inst3|inst|Add12~26_combout\)) # !\inst3|inst1|operation\(3) & (\inst3|inst|Mux19~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst1|operation\(3),
	datab => \inst3|inst|Add18~26_combout\,
	datac => \inst3|inst|Add12~26_combout\,
	datad => \inst3|inst|Mux19~2_combout\,
	combout => \inst3|inst|Mux19~3_combout\);

\inst3|inst|Mux19~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux19~4_combout\ = \inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux0~2_combout\ # \inst3|inst|Mux19~3_combout\) # !\inst3|inst|Mux20~5_combout\ & \inst3|inst|Add10~26_combout\ & !\inst3|inst|Mux0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~5_combout\,
	datab => \inst3|inst|Add10~26_combout\,
	datac => \inst3|inst|Mux0~2_combout\,
	datad => \inst3|inst|Mux19~3_combout\,
	combout => \inst3|inst|Mux19~4_combout\);

\inst3|inst|Mux19~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux19~5_combout\ = \inst3|inst|Mux0~2_combout\ & (\inst3|inst|Mux19~4_combout\ & \inst3|inst|Add17~24_combout\ # !\inst3|inst|Mux19~4_combout\ & (\inst3|inst|F9~145_combout\)) # !\inst3|inst|Mux0~2_combout\ & (\inst3|inst|Mux19~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add17~24_combout\,
	datab => \inst3|inst|Mux0~2_combout\,
	datac => \inst3|inst|F9~145_combout\,
	datad => \inst3|inst|Mux19~4_combout\,
	combout => \inst3|inst|Mux19~5_combout\);

\inst3|inst|Mux19~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux19~6_combout\ = \inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux20~4_combout\) # !\inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux20~4_combout\ & \inst7|inst3|Q_internal\(13) # !\inst3|inst|Mux20~4_combout\ & (\inst3|inst|Mux19~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~3_combout\,
	datab => \inst7|inst3|Q_internal\(13),
	datac => \inst3|inst|Mux19~5_combout\,
	datad => \inst3|inst|Mux20~4_combout\,
	combout => \inst3|inst|Mux19~6_combout\);

\inst3|inst|Mux19~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux19~7_combout\ = \inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux19~6_combout\ & (\inst3|inst|F9~826_combout\) # !\inst3|inst|Mux19~6_combout\ & \inst3|inst|Mux19~1_combout\) # !\inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux19~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~3_combout\,
	datab => \inst3|inst|Mux19~1_combout\,
	datac => \inst3|inst|F9~826_combout\,
	datad => \inst3|inst|Mux19~6_combout\,
	combout => \inst3|inst|Mux19~7_combout\);

\inst8|inst5|Q_internal[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst3|inst|Mux19~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst5|Q_internal\(13));

\inst8|inst5|Q_internal[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst3|inst|Mux20~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst5|Q_internal\(12));

\inst3|inst|Mux21~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux21~0_combout\ = \inst3|inst|Mux20~1_combout\ & (!\inst3|inst|Mux20~2_combout\) # !\inst3|inst|Mux20~1_combout\ & (\inst3|inst|Mux20~2_combout\ & \inst3|inst|F9~629_combout\ # !\inst3|inst|Mux20~2_combout\ & (\inst3|inst|Add7~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~629_combout\,
	datab => \inst3|inst|Mux20~1_combout\,
	datac => \inst3|inst|Add7~22_combout\,
	datad => \inst3|inst|Mux20~2_combout\,
	combout => \inst3|inst|Mux21~0_combout\);

\inst3|inst|Mux21~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux21~1_combout\ = \inst3|inst|Mux20~0_combout\ & (\inst3|inst|Mux21~0_combout\) # !\inst3|inst|Mux20~0_combout\ & (\inst3|inst|Mux21~0_combout\ & (\inst3|inst|Add14~22_combout\) # !\inst3|inst|Mux21~0_combout\ & \inst3|inst|Add20~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add20~22_combout\,
	datab => \inst3|inst|Mux20~0_combout\,
	datac => \inst3|inst|Mux21~0_combout\,
	datad => \inst3|inst|Add14~22_combout\,
	combout => \inst3|inst|Mux21~1_combout\);

\inst3|inst|Mux21~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux21~2_combout\ = \inst3|inst1|operation\(3) & \inst3|inst1|operation\(2) # !\inst3|inst1|operation\(3) & (\inst3|inst1|operation\(2) & (\inst3|inst|Add5~22_combout\) # !\inst3|inst1|operation\(2) & \inst3|inst|F9~760_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst1|operation\(3),
	datab => \inst3|inst1|operation\(2),
	datac => \inst3|inst|F9~760_combout\,
	datad => \inst3|inst|Add5~22_combout\,
	combout => \inst3|inst|Mux21~2_combout\);

\inst3|inst|Mux21~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux21~3_combout\ = \inst3|inst1|operation\(3) & (\inst3|inst|Mux21~2_combout\ & (\inst3|inst|Add18~22_combout\) # !\inst3|inst|Mux21~2_combout\ & \inst3|inst|Add12~22_combout\) # !\inst3|inst1|operation\(3) & (\inst3|inst|Mux21~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst1|operation\(3),
	datab => \inst3|inst|Add12~22_combout\,
	datac => \inst3|inst|Add18~22_combout\,
	datad => \inst3|inst|Mux21~2_combout\,
	combout => \inst3|inst|Mux21~3_combout\);

\inst3|inst|Mux21~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux21~4_combout\ = \inst3|inst|Mux0~2_combout\ & \inst3|inst|Mux20~5_combout\ # !\inst3|inst|Mux0~2_combout\ & (\inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux21~3_combout\) # !\inst3|inst|Mux20~5_combout\ & \inst3|inst|Add10~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux0~2_combout\,
	datab => \inst3|inst|Mux20~5_combout\,
	datac => \inst3|inst|Add10~22_combout\,
	datad => \inst3|inst|Mux21~3_combout\,
	combout => \inst3|inst|Mux21~4_combout\);

\inst3|inst|F9~143\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~143_combout\ = \inst7|inst3|Q_internal\(11) & \inst3|inst|Add3~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst3|Q_internal\(11),
	datad => \inst3|inst|Add3~22_combout\,
	combout => \inst3|inst|F9~143_combout\);

\inst3|inst|Mux21~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux21~5_combout\ = \inst3|inst|Mux0~2_combout\ & (\inst3|inst|Mux21~4_combout\ & \inst3|inst|Add17~20_combout\ # !\inst3|inst|Mux21~4_combout\ & (\inst3|inst|F9~143_combout\)) # !\inst3|inst|Mux0~2_combout\ & (\inst3|inst|Mux21~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux0~2_combout\,
	datab => \inst3|inst|Add17~20_combout\,
	datac => \inst3|inst|Mux21~4_combout\,
	datad => \inst3|inst|F9~143_combout\,
	combout => \inst3|inst|Mux21~5_combout\);

\inst3|inst|Mux21~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux21~6_combout\ = \inst3|inst|Mux20~3_combout\ & \inst3|inst|Mux20~4_combout\ # !\inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux20~4_combout\ & \inst7|inst3|Q_internal\(11) # !\inst3|inst|Mux20~4_combout\ & (\inst3|inst|Mux21~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~3_combout\,
	datab => \inst3|inst|Mux20~4_combout\,
	datac => \inst7|inst3|Q_internal\(11),
	datad => \inst3|inst|Mux21~5_combout\,
	combout => \inst3|inst|Mux21~6_combout\);

\inst3|inst|Mux21~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux21~7_combout\ = \inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux21~6_combout\ & \inst3|inst|F9~824_combout\ # !\inst3|inst|Mux21~6_combout\ & (\inst3|inst|Mux21~1_combout\)) # !\inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux21~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~3_combout\,
	datab => \inst3|inst|F9~824_combout\,
	datac => \inst3|inst|Mux21~1_combout\,
	datad => \inst3|inst|Mux21~6_combout\,
	combout => \inst3|inst|Mux21~7_combout\);

\inst8|inst5|Q_internal[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst3|inst|Mux21~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst5|Q_internal\(11));

\inst8|inst5|Q_internal[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst3|inst|Mux22~7_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst5|Q_internal\(10));

\inst8|inst5|Q_internal[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst3|inst|Mux23~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst5|Q_internal\(9));

\inst8|inst5|Q_internal[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst3|inst|Mux24~7_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst5|Q_internal\(8));

\inst8|inst5|Q_internal[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst3|inst|Mux25~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst5|Q_internal\(7));

\inst8|inst5|Q_internal[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst3|inst|Mux26~7_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst5|Q_internal\(6));

\inst8|inst5|Q_internal[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst3|inst|Mux27~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst5|Q_internal\(5));

\inst3|inst|F9~136\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~136_combout\ = \inst7|inst3|Q_internal\(4) & \inst3|inst|Add3~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst3|Q_internal\(4),
	datad => \inst3|inst|Add3~8_combout\,
	combout => \inst3|inst|F9~136_combout\);

\inst3|inst|Mux28~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux28~4_combout\ = \inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux0~2_combout\) # !\inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux0~2_combout\ & (\inst3|inst|F9~136_combout\) # !\inst3|inst|Mux0~2_combout\ & \inst3|inst|Add10~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~5_combout\,
	datab => \inst3|inst|Add10~8_combout\,
	datac => \inst3|inst|Mux0~2_combout\,
	datad => \inst3|inst|F9~136_combout\,
	combout => \inst3|inst|Mux28~4_combout\);

\inst3|inst|Mux28~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux28~5_combout\ = \inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux28~4_combout\ & (\inst3|inst|Add17~6_combout\) # !\inst3|inst|Mux28~4_combout\ & \inst3|inst|Mux28~3_combout\) # !\inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux28~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux28~3_combout\,
	datab => \inst3|inst|Mux20~5_combout\,
	datac => \inst3|inst|Add17~6_combout\,
	datad => \inst3|inst|Mux28~4_combout\,
	combout => \inst3|inst|Mux28~5_combout\);

\inst3|inst|Mux28~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux28~0_combout\ = \inst3|inst|Mux20~1_combout\ & (!\inst3|inst|Mux20~2_combout\) # !\inst3|inst|Mux20~1_combout\ & (\inst3|inst|Mux20~2_combout\ & \inst3|inst|F9~622_combout\ # !\inst3|inst|Mux20~2_combout\ & (\inst3|inst|Add7~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~1_combout\,
	datab => \inst3|inst|F9~622_combout\,
	datac => \inst3|inst|Mux20~2_combout\,
	datad => \inst3|inst|Add7~8_combout\,
	combout => \inst3|inst|Mux28~0_combout\);

\inst3|inst|Mux28~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux28~1_combout\ = \inst3|inst|Mux20~0_combout\ & (\inst3|inst|Mux28~0_combout\) # !\inst3|inst|Mux20~0_combout\ & (\inst3|inst|Mux28~0_combout\ & (\inst3|inst|Add14~8_combout\) # !\inst3|inst|Mux28~0_combout\ & \inst3|inst|Add20~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~0_combout\,
	datab => \inst3|inst|Add20~8_combout\,
	datac => \inst3|inst|Add14~8_combout\,
	datad => \inst3|inst|Mux28~0_combout\,
	combout => \inst3|inst|Mux28~1_combout\);

\inst3|inst|Mux28~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux28~6_combout\ = \inst3|inst|Mux20~4_combout\ & \inst3|inst|Mux20~3_combout\ # !\inst3|inst|Mux20~4_combout\ & (\inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux28~1_combout\) # !\inst3|inst|Mux20~3_combout\ & \inst3|inst|Mux28~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~4_combout\,
	datab => \inst3|inst|Mux20~3_combout\,
	datac => \inst3|inst|Mux28~5_combout\,
	datad => \inst3|inst|Mux28~1_combout\,
	combout => \inst3|inst|Mux28~6_combout\);

\inst3|inst|Mux28~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux28~7_combout\ = \inst3|inst|Mux20~4_combout\ & (\inst7|inst3|Q_internal\(4) # \inst3|inst|Mux28~6_combout\ & !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[4]~91_combout\) # !\inst3|inst|Mux20~4_combout\ & 
-- (\inst3|inst|Mux28~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~4_combout\,
	datab => \inst7|inst3|Q_internal\(4),
	datac => \inst3|inst|Mux28~6_combout\,
	datad => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[4]~91_combout\,
	combout => \inst3|inst|Mux28~7_combout\);

\inst8|inst5|Q_internal[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst3|inst|Mux28~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst5|Q_internal\(4));

\inst3|inst|F9~621\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~621_combout\ = \inst7|inst3|Q_internal\(3) & (\inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(3) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(3),
	datab => \inst7|inst6|Q_internal\(3),
	datac => \inst7|inst5|Q_internal\(3),
	datad => \inst7|inst2|Q_internal\(2),
	combout => \inst3|inst|F9~621_combout\);

\inst3|inst|Mux29~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux29~0_combout\ = \inst3|inst|Mux20~2_combout\ & \inst3|inst|F9~621_combout\ & !\inst3|inst|Mux20~1_combout\ # !\inst3|inst|Mux20~2_combout\ & (\inst3|inst|Mux20~1_combout\ # \inst3|inst|Add7~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~2_combout\,
	datab => \inst3|inst|F9~621_combout\,
	datac => \inst3|inst|Mux20~1_combout\,
	datad => \inst3|inst|Add7~6_combout\,
	combout => \inst3|inst|Mux29~0_combout\);

\inst3|inst|Mux29~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux29~1_combout\ = \inst3|inst|Mux20~0_combout\ & (\inst3|inst|Mux29~0_combout\) # !\inst3|inst|Mux20~0_combout\ & (\inst3|inst|Mux29~0_combout\ & (\inst3|inst|Add14~6_combout\) # !\inst3|inst|Mux29~0_combout\ & \inst3|inst|Add20~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add20~6_combout\,
	datab => \inst3|inst|Mux20~0_combout\,
	datac => \inst3|inst|Add14~6_combout\,
	datad => \inst3|inst|Mux29~0_combout\,
	combout => \inst3|inst|Mux29~1_combout\);

\inst3|inst|F9~752\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~752_combout\ = \inst7|inst3|Q_internal\(3) # \inst7|inst2|Q_internal\(2) & \inst7|inst6|Q_internal\(3) # !\inst7|inst2|Q_internal\(2) & (\inst7|inst5|Q_internal\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst6|Q_internal\(3),
	datab => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst3|Q_internal\(3),
	datad => \inst7|inst5|Q_internal\(3),
	combout => \inst3|inst|F9~752_combout\);

\inst3|inst|Mux29~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux29~2_combout\ = \inst3|inst1|operation\(2) & (\inst3|inst|Add5~6_combout\ # \inst3|inst1|operation\(3)) # !\inst3|inst1|operation\(2) & (\inst3|inst|F9~752_combout\ & !\inst3|inst1|operation\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add5~6_combout\,
	datab => \inst3|inst1|operation\(2),
	datac => \inst3|inst|F9~752_combout\,
	datad => \inst3|inst1|operation\(3),
	combout => \inst3|inst|Mux29~2_combout\);

\inst3|inst|Mux29~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux29~3_combout\ = \inst3|inst1|operation\(3) & (\inst3|inst|Mux29~2_combout\ & (\inst3|inst|Add18~6_combout\) # !\inst3|inst|Mux29~2_combout\ & \inst3|inst|Add12~6_combout\) # !\inst3|inst1|operation\(3) & (\inst3|inst|Mux29~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add12~6_combout\,
	datab => \inst3|inst1|operation\(3),
	datac => \inst3|inst|Add18~6_combout\,
	datad => \inst3|inst|Mux29~2_combout\,
	combout => \inst3|inst|Mux29~3_combout\);

\inst3|inst|Mux29~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux29~4_combout\ = \inst3|inst|Mux0~2_combout\ & (\inst3|inst|Mux20~5_combout\) # !\inst3|inst|Mux0~2_combout\ & (\inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux29~3_combout\) # !\inst3|inst|Mux20~5_combout\ & \inst3|inst|Add10~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux0~2_combout\,
	datab => \inst3|inst|Add10~6_combout\,
	datac => \inst3|inst|Mux20~5_combout\,
	datad => \inst3|inst|Mux29~3_combout\,
	combout => \inst3|inst|Mux29~4_combout\);

\inst3|inst|F9~135\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~135_combout\ = \inst7|inst3|Q_internal\(3) & \inst3|inst|Add3~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst3|Q_internal\(3),
	datad => \inst3|inst|Add3~6_combout\,
	combout => \inst3|inst|F9~135_combout\);

\inst3|inst|Mux29~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux29~5_combout\ = \inst3|inst|Mux0~2_combout\ & (\inst3|inst|Mux29~4_combout\ & \inst3|inst|Add17~4_combout\ # !\inst3|inst|Mux29~4_combout\ & (\inst3|inst|F9~135_combout\)) # !\inst3|inst|Mux0~2_combout\ & (\inst3|inst|Mux29~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux0~2_combout\,
	datab => \inst3|inst|Add17~4_combout\,
	datac => \inst3|inst|Mux29~4_combout\,
	datad => \inst3|inst|F9~135_combout\,
	combout => \inst3|inst|Mux29~5_combout\);

\inst3|inst|Mux29~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux29~6_combout\ = \inst3|inst|Mux20~4_combout\ & (\inst7|inst3|Q_internal\(3) # \inst3|inst|Mux20~3_combout\) # !\inst3|inst|Mux20~4_combout\ & (!\inst3|inst|Mux20~3_combout\ & \inst3|inst|Mux29~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(3),
	datab => \inst3|inst|Mux20~4_combout\,
	datac => \inst3|inst|Mux20~3_combout\,
	datad => \inst3|inst|Mux29~5_combout\,
	combout => \inst3|inst|Mux29~6_combout\);

\inst3|inst|Mux29~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux29~7_combout\ = \inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux29~6_combout\ & \inst3|inst|F9~816_combout\ # !\inst3|inst|Mux29~6_combout\ & (\inst3|inst|Mux29~1_combout\)) # !\inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux29~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~3_combout\,
	datab => \inst3|inst|F9~816_combout\,
	datac => \inst3|inst|Mux29~1_combout\,
	datad => \inst3|inst|Mux29~6_combout\,
	combout => \inst3|inst|Mux29~7_combout\);

\inst8|inst5|Q_internal[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst5|Q_internal[3]~feeder_combout\ = \inst3|inst|Mux29~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst3|inst|Mux29~7_combout\,
	combout => \inst8|inst5|Q_internal[3]~feeder_combout\);

\inst8|inst5|Q_internal[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst5|Q_internal[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst5|Q_internal\(3));

\inst3|inst|Mux30~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux30~2_combout\ = \inst3|inst1|operation\(2) & (\inst3|inst1|operation\(3)) # !\inst3|inst1|operation\(2) & (\inst3|inst1|operation\(3) & (\inst3|inst|Add12~4_combout\) # !\inst3|inst1|operation\(3) & \inst3|inst|F9~751_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~751_combout\,
	datab => \inst3|inst|Add12~4_combout\,
	datac => \inst3|inst1|operation\(2),
	datad => \inst3|inst1|operation\(3),
	combout => \inst3|inst|Mux30~2_combout\);

\inst3|inst|Mux30~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux30~3_combout\ = \inst3|inst|Mux30~2_combout\ & (\inst3|inst|Add18~4_combout\ # !\inst3|inst1|operation\(2)) # !\inst3|inst|Mux30~2_combout\ & (\inst3|inst|Add5~4_combout\ & \inst3|inst1|operation\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add18~4_combout\,
	datab => \inst3|inst|Add5~4_combout\,
	datac => \inst3|inst|Mux30~2_combout\,
	datad => \inst3|inst1|operation\(2),
	combout => \inst3|inst|Mux30~3_combout\);

\inst3|inst|F9~134\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~134_combout\ = \inst7|inst3|Q_internal\(2) & \inst3|inst|Add3~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst3|Q_internal\(2),
	datac => \inst3|inst|Add3~4_combout\,
	combout => \inst3|inst|F9~134_combout\);

\inst3|inst|Mux30~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux30~4_combout\ = \inst3|inst|Mux0~2_combout\ & (\inst3|inst|F9~134_combout\ # \inst3|inst|Mux20~5_combout\) # !\inst3|inst|Mux0~2_combout\ & \inst3|inst|Add10~4_combout\ & (!\inst3|inst|Mux20~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add10~4_combout\,
	datab => \inst3|inst|Mux0~2_combout\,
	datac => \inst3|inst|F9~134_combout\,
	datad => \inst3|inst|Mux20~5_combout\,
	combout => \inst3|inst|Mux30~4_combout\);

\inst3|inst|Mux30~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux30~5_combout\ = \inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux30~4_combout\ & \inst3|inst|Add17~2_combout\ # !\inst3|inst|Mux30~4_combout\ & (\inst3|inst|Mux30~3_combout\)) # !\inst3|inst|Mux20~5_combout\ & (\inst3|inst|Mux30~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~5_combout\,
	datab => \inst3|inst|Add17~2_combout\,
	datac => \inst3|inst|Mux30~3_combout\,
	datad => \inst3|inst|Mux30~4_combout\,
	combout => \inst3|inst|Mux30~5_combout\);

\inst3|inst|Mux30~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux30~0_combout\ = \inst3|inst|Mux20~2_combout\ & \inst3|inst|F9~620_combout\ & (!\inst3|inst|Mux20~1_combout\) # !\inst3|inst|Mux20~2_combout\ & (\inst3|inst|Add7~4_combout\ # \inst3|inst|Mux20~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|F9~620_combout\,
	datab => \inst3|inst|Add7~4_combout\,
	datac => \inst3|inst|Mux20~2_combout\,
	datad => \inst3|inst|Mux20~1_combout\,
	combout => \inst3|inst|Mux30~0_combout\);

\inst3|inst|Mux30~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux30~1_combout\ = \inst3|inst|Mux20~0_combout\ & (\inst3|inst|Mux30~0_combout\) # !\inst3|inst|Mux20~0_combout\ & (\inst3|inst|Mux30~0_combout\ & \inst3|inst|Add14~4_combout\ # !\inst3|inst|Mux30~0_combout\ & (\inst3|inst|Add20~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add14~4_combout\,
	datab => \inst3|inst|Add20~4_combout\,
	datac => \inst3|inst|Mux20~0_combout\,
	datad => \inst3|inst|Mux30~0_combout\,
	combout => \inst3|inst|Mux30~1_combout\);

\inst3|inst|Mux30~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux30~6_combout\ = \inst3|inst|Mux20~4_combout\ & \inst3|inst|Mux20~3_combout\ # !\inst3|inst|Mux20~4_combout\ & (\inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux30~1_combout\) # !\inst3|inst|Mux20~3_combout\ & \inst3|inst|Mux30~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux20~4_combout\,
	datab => \inst3|inst|Mux20~3_combout\,
	datac => \inst3|inst|Mux30~5_combout\,
	datad => \inst3|inst|Mux30~1_combout\,
	combout => \inst3|inst|Mux30~6_combout\);

\inst3|inst|Mux30~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux30~7_combout\ = \inst3|inst|Mux20~4_combout\ & (\inst7|inst3|Q_internal\(2) # !\inst3|inst3|LPM_MUX_component|auto_generated|result_node[2]~93_combout\ & \inst3|inst|Mux30~6_combout\) # !\inst3|inst|Mux20~4_combout\ & 
-- (\inst3|inst|Mux30~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst3|LPM_MUX_component|auto_generated|result_node[2]~93_combout\,
	datab => \inst7|inst3|Q_internal\(2),
	datac => \inst3|inst|Mux20~4_combout\,
	datad => \inst3|inst|Mux30~6_combout\,
	combout => \inst3|inst|Mux30~7_combout\);

\inst8|inst5|Q_internal[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst5|Q_internal[2]~feeder_combout\ = \inst3|inst|Mux30~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst3|inst|Mux30~7_combout\,
	combout => \inst8|inst5|Q_internal[2]~feeder_combout\);

\inst8|inst5|Q_internal[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst5|Q_internal[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst5|Q_internal\(2));

\inst3|inst|F9~814\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~814_combout\ = \inst7|inst3|Q_internal\(1) # \inst7|inst2|Q_internal\(2) & (!\inst7|inst6|Q_internal\(1)) # !\inst7|inst2|Q_internal\(2) & !\inst7|inst5|Q_internal\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|Q_internal\(1),
	datab => \inst7|inst2|Q_internal\(2),
	datac => \inst7|inst6|Q_internal\(1),
	datad => \inst7|inst3|Q_internal\(1),
	combout => \inst3|inst|F9~814_combout\);

\inst3|inst|F9~133\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|F9~133_combout\ = \inst3|inst|Add3~2_combout\ & \inst7|inst3|Q_internal\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst3|inst|Add3~2_combout\,
	datad => \inst7|inst3|Q_internal\(1),
	combout => \inst3|inst|F9~133_combout\);

\inst3|inst|Mux31~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux31~4_combout\ = \inst3|inst|Mux0~2_combout\ & (\inst3|inst|Mux20~5_combout\) # !\inst3|inst|Mux0~2_combout\ & (\inst3|inst|Mux20~5_combout\ & \inst3|inst|Mux31~3_combout\ # !\inst3|inst|Mux20~5_combout\ & (\inst3|inst|Add10~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux31~3_combout\,
	datab => \inst3|inst|Mux0~2_combout\,
	datac => \inst3|inst|Mux20~5_combout\,
	datad => \inst3|inst|Add10~2_combout\,
	combout => \inst3|inst|Mux31~4_combout\);

\inst3|inst|Mux31~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux31~5_combout\ = \inst3|inst|Mux0~2_combout\ & (\inst3|inst|Mux31~4_combout\ & \inst3|inst|Add17~0_combout\ # !\inst3|inst|Mux31~4_combout\ & (\inst3|inst|F9~133_combout\)) # !\inst3|inst|Mux0~2_combout\ & (\inst3|inst|Mux31~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Add17~0_combout\,
	datab => \inst3|inst|F9~133_combout\,
	datac => \inst3|inst|Mux0~2_combout\,
	datad => \inst3|inst|Mux31~4_combout\,
	combout => \inst3|inst|Mux31~5_combout\);

\inst3|inst|Mux31~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux31~6_combout\ = \inst3|inst|Mux20~4_combout\ & (\inst7|inst3|Q_internal\(1) # \inst3|inst|Mux20~3_combout\) # !\inst3|inst|Mux20~4_combout\ & (!\inst3|inst|Mux20~3_combout\ & \inst3|inst|Mux31~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Q_internal\(1),
	datab => \inst3|inst|Mux20~4_combout\,
	datac => \inst3|inst|Mux20~3_combout\,
	datad => \inst3|inst|Mux31~5_combout\,
	combout => \inst3|inst|Mux31~6_combout\);

\inst3|inst|Mux31~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|inst|Mux31~7_combout\ = \inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux31~6_combout\ & (\inst3|inst|F9~814_combout\) # !\inst3|inst|Mux31~6_combout\ & \inst3|inst|Mux31~1_combout\) # !\inst3|inst|Mux20~3_combout\ & (\inst3|inst|Mux31~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|inst|Mux31~1_combout\,
	datab => \inst3|inst|F9~814_combout\,
	datac => \inst3|inst|Mux20~3_combout\,
	datad => \inst3|inst|Mux31~6_combout\,
	combout => \inst3|inst|Mux31~7_combout\);

\inst8|inst5|Q_internal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst3|inst|Mux31~7_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst5|Q_internal\(1));

\inst8|inst5|Q_internal[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst3|inst|Mux32~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst5|Q_internal\(0));

\inst8|inst6|Q_internal[31]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst6|Q_internal[31]~feeder_combout\ = \inst7|inst5|Q_internal\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|inst5|Q_internal\(31),
	combout => \inst8|inst6|Q_internal[31]~feeder_combout\);

\inst8|inst6|Q_internal[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst6|Q_internal[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst6|Q_internal\(31));

\inst8|inst6|Q_internal[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst7|inst5|Q_internal\(30),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst6|Q_internal\(30));

\inst8|inst6|Q_internal[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst7|inst5|Q_internal\(29),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst6|Q_internal\(29));

\inst8|inst6|Q_internal[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst7|inst5|Q_internal\(28),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst6|Q_internal\(28));

\inst8|inst6|Q_internal[27]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst6|Q_internal[27]~feeder_combout\ = \inst7|inst5|Q_internal\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|inst5|Q_internal\(27),
	combout => \inst8|inst6|Q_internal[27]~feeder_combout\);

\inst8|inst6|Q_internal[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst6|Q_internal[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst6|Q_internal\(27));

\inst8|inst6|Q_internal[26]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst6|Q_internal[26]~feeder_combout\ = \inst7|inst5|Q_internal\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|inst5|Q_internal\(26),
	combout => \inst8|inst6|Q_internal[26]~feeder_combout\);

\inst8|inst6|Q_internal[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst6|Q_internal[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst6|Q_internal\(26));

\inst8|inst6|Q_internal[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst7|inst5|Q_internal\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst6|Q_internal\(25));

\inst8|inst6|Q_internal[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst7|inst5|Q_internal\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst6|Q_internal\(24));

\inst8|inst6|Q_internal[23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst6|Q_internal[23]~feeder_combout\ = \inst7|inst5|Q_internal\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|inst5|Q_internal\(23),
	combout => \inst8|inst6|Q_internal[23]~feeder_combout\);

\inst8|inst6|Q_internal[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst6|Q_internal[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst6|Q_internal\(23));

\inst8|inst6|Q_internal[22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst6|Q_internal[22]~feeder_combout\ = \inst7|inst5|Q_internal\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|inst5|Q_internal\(22),
	combout => \inst8|inst6|Q_internal[22]~feeder_combout\);

\inst8|inst6|Q_internal[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst6|Q_internal[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst6|Q_internal\(22));

\inst8|inst6|Q_internal[21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst6|Q_internal[21]~feeder_combout\ = \inst7|inst5|Q_internal\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|inst5|Q_internal\(21),
	combout => \inst8|inst6|Q_internal[21]~feeder_combout\);

\inst8|inst6|Q_internal[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst6|Q_internal[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst6|Q_internal\(21));

\inst8|inst6|Q_internal[20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst6|Q_internal[20]~feeder_combout\ = \inst7|inst5|Q_internal\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|inst5|Q_internal\(20),
	combout => \inst8|inst6|Q_internal[20]~feeder_combout\);

\inst8|inst6|Q_internal[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst6|Q_internal[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst6|Q_internal\(20));

\inst8|inst6|Q_internal[19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst6|Q_internal[19]~feeder_combout\ = \inst7|inst5|Q_internal\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|inst5|Q_internal\(19),
	combout => \inst8|inst6|Q_internal[19]~feeder_combout\);

\inst8|inst6|Q_internal[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst6|Q_internal[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst6|Q_internal\(19));

\inst8|inst6|Q_internal[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst7|inst5|Q_internal\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst6|Q_internal\(18));

\inst8|inst6|Q_internal[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst7|inst5|Q_internal\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst6|Q_internal\(17));

\inst8|inst6|Q_internal[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst7|inst5|Q_internal\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst6|Q_internal\(16));

\inst8|inst6|Q_internal[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst6|Q_internal[15]~feeder_combout\ = \inst7|inst5|Q_internal\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|inst5|Q_internal\(15),
	combout => \inst8|inst6|Q_internal[15]~feeder_combout\);

\inst8|inst6|Q_internal[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst6|Q_internal[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst6|Q_internal\(15));

\inst8|inst6|Q_internal[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst7|inst5|Q_internal\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst6|Q_internal\(14));

\inst8|inst6|Q_internal[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst6|Q_internal[13]~feeder_combout\ = \inst7|inst5|Q_internal\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|inst5|Q_internal\(13),
	combout => \inst8|inst6|Q_internal[13]~feeder_combout\);

\inst8|inst6|Q_internal[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst6|Q_internal[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst6|Q_internal\(13));

\inst8|inst6|Q_internal[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst7|inst5|Q_internal\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst6|Q_internal\(12));

\inst8|inst6|Q_internal[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst6|Q_internal[11]~feeder_combout\ = \inst7|inst5|Q_internal\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|inst5|Q_internal\(11),
	combout => \inst8|inst6|Q_internal[11]~feeder_combout\);

\inst8|inst6|Q_internal[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst6|Q_internal[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst6|Q_internal\(11));

\inst8|inst6|Q_internal[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst6|Q_internal[10]~feeder_combout\ = \inst7|inst5|Q_internal\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|inst5|Q_internal\(10),
	combout => \inst8|inst6|Q_internal[10]~feeder_combout\);

\inst8|inst6|Q_internal[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst6|Q_internal[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst6|Q_internal\(10));

\inst8|inst6|Q_internal[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst6|Q_internal[9]~feeder_combout\ = \inst7|inst5|Q_internal\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|inst5|Q_internal\(9),
	combout => \inst8|inst6|Q_internal[9]~feeder_combout\);

\inst8|inst6|Q_internal[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst6|Q_internal[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst6|Q_internal\(9));

\inst8|inst6|Q_internal[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst6|Q_internal[8]~feeder_combout\ = \inst7|inst5|Q_internal\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|inst5|Q_internal\(8),
	combout => \inst8|inst6|Q_internal[8]~feeder_combout\);

\inst8|inst6|Q_internal[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst6|Q_internal[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst6|Q_internal\(8));

\inst8|inst6|Q_internal[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst6|Q_internal[7]~feeder_combout\ = \inst7|inst5|Q_internal\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|inst5|Q_internal\(7),
	combout => \inst8|inst6|Q_internal[7]~feeder_combout\);

\inst8|inst6|Q_internal[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst6|Q_internal[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst6|Q_internal\(7));

\inst8|inst6|Q_internal[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst6|Q_internal[6]~feeder_combout\ = \inst7|inst5|Q_internal\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|inst5|Q_internal\(6),
	combout => \inst8|inst6|Q_internal[6]~feeder_combout\);

\inst8|inst6|Q_internal[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst6|Q_internal[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst6|Q_internal\(6));

\inst8|inst6|Q_internal[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst6|Q_internal[5]~feeder_combout\ = \inst7|inst5|Q_internal\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|inst5|Q_internal\(5),
	combout => \inst8|inst6|Q_internal[5]~feeder_combout\);

\inst8|inst6|Q_internal[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst6|Q_internal[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst6|Q_internal\(5));

\inst8|inst6|Q_internal[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst7|inst5|Q_internal\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst6|Q_internal\(4));

\inst8|inst6|Q_internal[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst6|Q_internal[3]~feeder_combout\ = \inst7|inst5|Q_internal\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|inst5|Q_internal\(3),
	combout => \inst8|inst6|Q_internal[3]~feeder_combout\);

\inst8|inst6|Q_internal[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst6|Q_internal[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst6|Q_internal\(3));

\inst8|inst6|Q_internal[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst7|inst5|Q_internal\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst6|Q_internal\(2));

\inst8|inst6|Q_internal[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst6|Q_internal[1]~feeder_combout\ = \inst7|inst5|Q_internal\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|inst5|Q_internal\(1),
	combout => \inst8|inst6|Q_internal[1]~feeder_combout\);

\inst8|inst6|Q_internal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst6|Q_internal[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst6|Q_internal\(1));

\inst8|inst6|Q_internal[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst7|inst5|Q_internal\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst6|Q_internal\(0));

\inst7|inst7|Q_internal[27]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|inst7|Q_internal[27]~feeder_combout\ = \inst5|inst1|Q_internal\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst1|Q_internal\(27),
	combout => \inst7|inst7|Q_internal[27]~feeder_combout\);

\inst7|inst7|Q_internal[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \inst7|inst7|Q_internal[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst7|Q_internal\(27));

\inst7|inst7|Q_internal[24]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|inst7|Q_internal[24]~feeder_combout\ = \inst5|inst1|Q_internal\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst1|Q_internal\(24),
	combout => \inst7|inst7|Q_internal[24]~feeder_combout\);

\inst7|inst7|Q_internal[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst7|Q_internal[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst7|Q_internal\(24));

\inst7|inst7|Q_internal[23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|inst7|Q_internal[23]~feeder_combout\ = \inst5|inst1|Q_internal\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst1|Q_internal\(23),
	combout => \inst7|inst7|Q_internal[23]~feeder_combout\);

\inst7|inst7|Q_internal[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst7|Q_internal[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst7|Q_internal\(23));

\inst7|inst7|Q_internal[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst5|inst1|Q_internal\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst7|Q_internal\(22));

\inst7|inst7|Q_internal[21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|inst7|Q_internal[21]~feeder_combout\ = \inst5|inst1|Q_internal\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst1|Q_internal\(21),
	combout => \inst7|inst7|Q_internal[21]~feeder_combout\);

\inst7|inst7|Q_internal[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst7|Q_internal[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst7|Q_internal\(21));

\inst7|inst7|Q_internal[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst5|inst1|Q_internal\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst7|Q_internal\(20));

\inst7|inst7|Q_internal[19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|inst7|Q_internal[19]~feeder_combout\ = \inst5|inst1|Q_internal\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst1|Q_internal\(19),
	combout => \inst7|inst7|Q_internal[19]~feeder_combout\);

\inst7|inst7|Q_internal[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst7|Q_internal[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst7|Q_internal\(19));

\inst7|inst7|Q_internal[18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|inst7|Q_internal[18]~feeder_combout\ = \inst5|inst1|Q_internal\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst1|Q_internal\(18),
	combout => \inst7|inst7|Q_internal[18]~feeder_combout\);

\inst7|inst7|Q_internal[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst7|Q_internal[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst7|Q_internal\(18));

\inst7|inst7|Q_internal[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst5|inst1|Q_internal\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst7|Q_internal\(17));

\inst7|inst7|Q_internal[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst5|inst1|Q_internal\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst7|Q_internal\(16));

\inst7|inst7|Q_internal[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|inst7|Q_internal[15]~feeder_combout\ = \inst5|inst1|Q_internal\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst1|Q_internal\(15),
	combout => \inst7|inst7|Q_internal[15]~feeder_combout\);

\inst7|inst7|Q_internal[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst7|Q_internal[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst7|Q_internal\(15));

\inst7|inst7|Q_internal[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|inst7|Q_internal[11]~feeder_combout\ = \inst5|inst1|Q_internal\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst1|Q_internal\(11),
	combout => \inst7|inst7|Q_internal[11]~feeder_combout\);

\inst7|inst7|Q_internal[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst7|Q_internal[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst7|Q_internal\(11));

\inst7|inst7|Q_internal[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst5|inst1|Q_internal\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst7|Q_internal\(10));

\inst7|inst7|Q_internal[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|inst7|Q_internal[9]~feeder_combout\ = \inst5|inst1|Q_internal\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst1|Q_internal\(9),
	combout => \inst7|inst7|Q_internal[9]~feeder_combout\);

\inst7|inst7|Q_internal[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst7|Q_internal[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst7|Q_internal\(9));

\inst7|inst7|Q_internal[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst5|inst1|Q_internal\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst7|Q_internal\(8));

\inst7|inst7|Q_internal[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|inst7|Q_internal[7]~feeder_combout\ = \inst5|inst1|Q_internal\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst1|Q_internal\(7),
	combout => \inst7|inst7|Q_internal[7]~feeder_combout\);

\inst7|inst7|Q_internal[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst7|Q_internal[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst7|Q_internal\(7));

\inst7|inst7|Q_internal[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst5|inst1|Q_internal\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst7|Q_internal\(6));

\inst7|inst7|Q_internal[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|inst7|Q_internal[5]~feeder_combout\ = \inst5|inst1|Q_internal\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst1|Q_internal\(5),
	combout => \inst7|inst7|Q_internal[5]~feeder_combout\);

\inst7|inst7|Q_internal[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst7|Q_internal[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst7|Q_internal\(5));

\inst7|inst7|Q_internal[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|inst7|Q_internal[4]~feeder_combout\ = \inst5|inst1|Q_internal\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst1|Q_internal\(4),
	combout => \inst7|inst7|Q_internal[4]~feeder_combout\);

\inst7|inst7|Q_internal[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst7|Q_internal[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst7|Q_internal\(4));

\inst7|inst7|Q_internal[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|inst7|Q_internal[3]~feeder_combout\ = \inst5|inst1|Q_internal\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst1|Q_internal\(3),
	combout => \inst7|inst7|Q_internal[3]~feeder_combout\);

\inst7|inst7|Q_internal[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst7|Q_internal[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst7|Q_internal\(3));

\inst7|inst7|Q_internal[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|inst7|Q_internal[2]~feeder_combout\ = \inst5|inst1|Q_internal\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst1|Q_internal\(2),
	combout => \inst7|inst7|Q_internal[2]~feeder_combout\);

\inst7|inst7|Q_internal[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst7|Q_internal[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst7|Q_internal\(2));

\inst7|inst7|Q_internal[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|inst7|Q_internal[1]~feeder_combout\ = \inst5|inst1|Q_internal\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst1|Q_internal\(1),
	combout => \inst7|inst7|Q_internal[1]~feeder_combout\);

\inst7|inst7|Q_internal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst7|Q_internal[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst7|Q_internal\(1));

\inst5|inst1|Q_internal[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst2|inst3|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst1|Q_internal\(0));

\inst7|inst7|Q_internal[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst5|inst1|Q_internal\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst7|Q_internal\(0));

\inst2|inst4|Q_internal[12]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|inst4|Q_internal[12]~53_combout\ = \inst2|inst4|Q_internal\(12) & !\inst2|inst4|Q_internal[11]~52\ # !\inst2|inst4|Q_internal\(12) & (\inst2|inst4|Q_internal[11]~52\ # GND)
-- \inst2|inst4|Q_internal[12]~54\ = CARRY(!\inst2|inst4|Q_internal[11]~52\ # !\inst2|inst4|Q_internal\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|inst4|Q_internal\(12),
	datad => VCC,
	cin => \inst2|inst4|Q_internal[11]~52\,
	combout => \inst2|inst4|Q_internal[12]~53_combout\,
	cout => \inst2|inst4|Q_internal[12]~54\);

\inst5|inst|Q_internal[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst5|inst|Q_internal[12]~feeder_combout\ = \inst2|inst4|Q_internal\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|inst4|Q_internal\(12),
	combout => \inst5|inst|Q_internal[12]~feeder_combout\);

\inst5|inst|Q_internal[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst5|inst|Q_internal[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst|Q_internal\(12));

\inst7|inst4|Q_internal[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|inst4|Q_internal[12]~feeder_combout\ = \inst5|inst|Q_internal\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst|Q_internal\(12),
	combout => \inst7|inst4|Q_internal[12]~feeder_combout\);

\inst7|inst4|Q_internal[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst4|Q_internal[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst4|Q_internal\(12));

\inst8|inst4|Q_internal[12]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst4|Q_internal[12]~56_combout\ = (\inst7|inst6|Q_internal\(11) $ \inst7|inst4|Q_internal\(12) $ !\inst8|inst4|Q_internal[11]~55\) # GND
-- \inst8|inst4|Q_internal[12]~57\ = CARRY(\inst7|inst6|Q_internal\(11) & (\inst7|inst4|Q_internal\(12) # !\inst8|inst4|Q_internal[11]~55\) # !\inst7|inst6|Q_internal\(11) & \inst7|inst4|Q_internal\(12) & !\inst8|inst4|Q_internal[11]~55\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst6|Q_internal\(11),
	datab => \inst7|inst4|Q_internal\(12),
	datad => VCC,
	cin => \inst8|inst4|Q_internal[11]~55\,
	combout => \inst8|inst4|Q_internal[12]~56_combout\,
	cout => \inst8|inst4|Q_internal[12]~57\);

\inst8|inst4|Q_internal[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst4|Q_internal[12]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst4|Q_internal\(12));

\inst2|inst4|Q_internal[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLK~inputclkctrl_outclk\,
	d => \inst2|inst4|Q_internal[12]~53_combout\,
	asdata => \inst8|inst4|Q_internal\(12),
	sload => \inst12|inst2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst4|Q_internal\(12));

\inst2|inst4|Q_internal[13]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|inst4|Q_internal[13]~55_combout\ = \inst2|inst4|Q_internal\(13) & (\inst2|inst4|Q_internal[12]~54\ $ GND) # !\inst2|inst4|Q_internal\(13) & !\inst2|inst4|Q_internal[12]~54\ & VCC
-- \inst2|inst4|Q_internal[13]~56\ = CARRY(\inst2|inst4|Q_internal\(13) & !\inst2|inst4|Q_internal[12]~54\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|inst4|Q_internal\(13),
	datad => VCC,
	cin => \inst2|inst4|Q_internal[12]~54\,
	combout => \inst2|inst4|Q_internal[13]~55_combout\,
	cout => \inst2|inst4|Q_internal[13]~56\);

\inst2|inst4|Q_internal[14]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|inst4|Q_internal[14]~57_combout\ = \inst2|inst4|Q_internal\(14) & !\inst2|inst4|Q_internal[13]~56\ # !\inst2|inst4|Q_internal\(14) & (\inst2|inst4|Q_internal[13]~56\ # GND)
-- \inst2|inst4|Q_internal[14]~58\ = CARRY(!\inst2|inst4|Q_internal[13]~56\ # !\inst2|inst4|Q_internal\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|inst4|Q_internal\(14),
	datad => VCC,
	cin => \inst2|inst4|Q_internal[13]~56\,
	combout => \inst2|inst4|Q_internal[14]~57_combout\,
	cout => \inst2|inst4|Q_internal[14]~58\);

\inst5|inst|Q_internal[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst2|inst4|Q_internal\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst|Q_internal\(14));

\inst7|inst4|Q_internal[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|inst4|Q_internal[14]~feeder_combout\ = \inst5|inst|Q_internal\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst|Q_internal\(14),
	combout => \inst7|inst4|Q_internal[14]~feeder_combout\);

\inst7|inst4|Q_internal[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst4|Q_internal[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst4|Q_internal\(14));

\inst8|inst4|Q_internal[13]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst4|Q_internal[13]~58_combout\ = \inst7|inst6|Q_internal\(11) & (\inst7|inst4|Q_internal\(13) & \inst8|inst4|Q_internal[12]~57\ & VCC # !\inst7|inst4|Q_internal\(13) & !\inst8|inst4|Q_internal[12]~57\) # !\inst7|inst6|Q_internal\(11) & 
-- (\inst7|inst4|Q_internal\(13) & !\inst8|inst4|Q_internal[12]~57\ # !\inst7|inst4|Q_internal\(13) & (\inst8|inst4|Q_internal[12]~57\ # GND))
-- \inst8|inst4|Q_internal[13]~59\ = CARRY(\inst7|inst6|Q_internal\(11) & !\inst7|inst4|Q_internal\(13) & !\inst8|inst4|Q_internal[12]~57\ # !\inst7|inst6|Q_internal\(11) & (!\inst8|inst4|Q_internal[12]~57\ # !\inst7|inst4|Q_internal\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst6|Q_internal\(11),
	datab => \inst7|inst4|Q_internal\(13),
	datad => VCC,
	cin => \inst8|inst4|Q_internal[12]~57\,
	combout => \inst8|inst4|Q_internal[13]~58_combout\,
	cout => \inst8|inst4|Q_internal[13]~59\);

\inst8|inst4|Q_internal[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst4|Q_internal[13]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst4|Q_internal\(13));

\inst2|inst4|Q_internal[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLK~inputclkctrl_outclk\,
	d => \inst2|inst4|Q_internal[13]~55_combout\,
	asdata => \inst8|inst4|Q_internal\(13),
	sload => \inst12|inst2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst4|Q_internal\(13));

\inst5|inst|Q_internal[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst5|inst|Q_internal[13]~feeder_combout\ = \inst2|inst4|Q_internal\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|inst4|Q_internal\(13),
	combout => \inst5|inst|Q_internal[13]~feeder_combout\);

\inst5|inst|Q_internal[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst5|inst|Q_internal[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst|Q_internal\(13));

\inst7|inst4|Q_internal[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst5|inst|Q_internal\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst4|Q_internal\(13));

\inst8|inst4|Q_internal[14]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst4|Q_internal[14]~60_combout\ = (\inst7|inst6|Q_internal\(11) $ \inst7|inst4|Q_internal\(14) $ !\inst8|inst4|Q_internal[13]~59\) # GND
-- \inst8|inst4|Q_internal[14]~61\ = CARRY(\inst7|inst6|Q_internal\(11) & (\inst7|inst4|Q_internal\(14) # !\inst8|inst4|Q_internal[13]~59\) # !\inst7|inst6|Q_internal\(11) & \inst7|inst4|Q_internal\(14) & !\inst8|inst4|Q_internal[13]~59\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst6|Q_internal\(11),
	datab => \inst7|inst4|Q_internal\(14),
	datad => VCC,
	cin => \inst8|inst4|Q_internal[13]~59\,
	combout => \inst8|inst4|Q_internal[14]~60_combout\,
	cout => \inst8|inst4|Q_internal[14]~61\);

\inst8|inst4|Q_internal[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst4|Q_internal[14]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst4|Q_internal\(14));

\inst2|inst4|Q_internal[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLK~inputclkctrl_outclk\,
	d => \inst2|inst4|Q_internal[14]~57_combout\,
	asdata => \inst8|inst4|Q_internal\(14),
	sload => \inst12|inst2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst4|Q_internal\(14));

\inst2|inst4|Q_internal[15]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|inst4|Q_internal[15]~59_combout\ = \inst2|inst4|Q_internal\(15) & (\inst2|inst4|Q_internal[14]~58\ $ GND) # !\inst2|inst4|Q_internal\(15) & !\inst2|inst4|Q_internal[14]~58\ & VCC
-- \inst2|inst4|Q_internal[15]~60\ = CARRY(\inst2|inst4|Q_internal\(15) & !\inst2|inst4|Q_internal[14]~58\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|inst4|Q_internal\(15),
	datad => VCC,
	cin => \inst2|inst4|Q_internal[14]~58\,
	combout => \inst2|inst4|Q_internal[15]~59_combout\,
	cout => \inst2|inst4|Q_internal[15]~60\);

\inst2|inst4|Q_internal[16]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|inst4|Q_internal[16]~61_combout\ = \inst2|inst4|Q_internal\(16) & !\inst2|inst4|Q_internal[15]~60\ # !\inst2|inst4|Q_internal\(16) & (\inst2|inst4|Q_internal[15]~60\ # GND)
-- \inst2|inst4|Q_internal[16]~62\ = CARRY(!\inst2|inst4|Q_internal[15]~60\ # !\inst2|inst4|Q_internal\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|inst4|Q_internal\(16),
	datad => VCC,
	cin => \inst2|inst4|Q_internal[15]~60\,
	combout => \inst2|inst4|Q_internal[16]~61_combout\,
	cout => \inst2|inst4|Q_internal[16]~62\);

\inst5|inst|Q_internal[16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst5|inst|Q_internal[16]~feeder_combout\ = \inst2|inst4|Q_internal\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|inst4|Q_internal\(16),
	combout => \inst5|inst|Q_internal[16]~feeder_combout\);

\inst5|inst|Q_internal[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst5|inst|Q_internal[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst|Q_internal\(16));

\inst7|inst4|Q_internal[16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|inst4|Q_internal[16]~feeder_combout\ = \inst5|inst|Q_internal\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst|Q_internal\(16),
	combout => \inst7|inst4|Q_internal[16]~feeder_combout\);

\inst7|inst4|Q_internal[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst4|Q_internal[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst4|Q_internal\(16));

\inst8|inst4|Q_internal[15]~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst4|Q_internal[15]~62_combout\ = \inst7|inst6|Q_internal\(11) & (\inst7|inst4|Q_internal\(15) & \inst8|inst4|Q_internal[14]~61\ & VCC # !\inst7|inst4|Q_internal\(15) & !\inst8|inst4|Q_internal[14]~61\) # !\inst7|inst6|Q_internal\(11) & 
-- (\inst7|inst4|Q_internal\(15) & !\inst8|inst4|Q_internal[14]~61\ # !\inst7|inst4|Q_internal\(15) & (\inst8|inst4|Q_internal[14]~61\ # GND))
-- \inst8|inst4|Q_internal[15]~63\ = CARRY(\inst7|inst6|Q_internal\(11) & !\inst7|inst4|Q_internal\(15) & !\inst8|inst4|Q_internal[14]~61\ # !\inst7|inst6|Q_internal\(11) & (!\inst8|inst4|Q_internal[14]~61\ # !\inst7|inst4|Q_internal\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst6|Q_internal\(11),
	datab => \inst7|inst4|Q_internal\(15),
	datad => VCC,
	cin => \inst8|inst4|Q_internal[14]~61\,
	combout => \inst8|inst4|Q_internal[15]~62_combout\,
	cout => \inst8|inst4|Q_internal[15]~63\);

\inst8|inst4|Q_internal[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst4|Q_internal[15]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst4|Q_internal\(15));

\inst2|inst4|Q_internal[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLK~inputclkctrl_outclk\,
	d => \inst2|inst4|Q_internal[15]~59_combout\,
	asdata => \inst8|inst4|Q_internal\(15),
	sload => \inst12|inst2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst4|Q_internal\(15));

\inst5|inst|Q_internal[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst2|inst4|Q_internal\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst|Q_internal\(15));

\inst7|inst4|Q_internal[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|inst4|Q_internal[15]~feeder_combout\ = \inst5|inst|Q_internal\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst|Q_internal\(15),
	combout => \inst7|inst4|Q_internal[15]~feeder_combout\);

\inst7|inst4|Q_internal[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst4|Q_internal[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst4|Q_internal\(15));

\inst8|inst4|Q_internal[16]~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst4|Q_internal[16]~64_combout\ = (\inst7|inst6|Q_internal\(11) $ \inst7|inst4|Q_internal\(16) $ !\inst8|inst4|Q_internal[15]~63\) # GND
-- \inst8|inst4|Q_internal[16]~65\ = CARRY(\inst7|inst6|Q_internal\(11) & (\inst7|inst4|Q_internal\(16) # !\inst8|inst4|Q_internal[15]~63\) # !\inst7|inst6|Q_internal\(11) & \inst7|inst4|Q_internal\(16) & !\inst8|inst4|Q_internal[15]~63\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst6|Q_internal\(11),
	datab => \inst7|inst4|Q_internal\(16),
	datad => VCC,
	cin => \inst8|inst4|Q_internal[15]~63\,
	combout => \inst8|inst4|Q_internal[16]~64_combout\,
	cout => \inst8|inst4|Q_internal[16]~65\);

\inst8|inst4|Q_internal[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst4|Q_internal[16]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst4|Q_internal\(16));

\inst2|inst4|Q_internal[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLK~inputclkctrl_outclk\,
	d => \inst2|inst4|Q_internal[16]~61_combout\,
	asdata => \inst8|inst4|Q_internal\(16),
	sload => \inst12|inst2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst4|Q_internal\(16));

\inst2|inst4|Q_internal[17]~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|inst4|Q_internal[17]~63_combout\ = \inst2|inst4|Q_internal\(17) & (\inst2|inst4|Q_internal[16]~62\ $ GND) # !\inst2|inst4|Q_internal\(17) & !\inst2|inst4|Q_internal[16]~62\ & VCC
-- \inst2|inst4|Q_internal[17]~64\ = CARRY(\inst2|inst4|Q_internal\(17) & !\inst2|inst4|Q_internal[16]~62\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|inst4|Q_internal\(17),
	datad => VCC,
	cin => \inst2|inst4|Q_internal[16]~62\,
	combout => \inst2|inst4|Q_internal[17]~63_combout\,
	cout => \inst2|inst4|Q_internal[17]~64\);

\inst8|inst4|Q_internal[17]~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst4|Q_internal[17]~66_combout\ = \inst7|inst4|Q_internal\(17) & (\inst7|inst6|Q_internal\(11) & \inst8|inst4|Q_internal[16]~65\ & VCC # !\inst7|inst6|Q_internal\(11) & !\inst8|inst4|Q_internal[16]~65\) # !\inst7|inst4|Q_internal\(17) & 
-- (\inst7|inst6|Q_internal\(11) & !\inst8|inst4|Q_internal[16]~65\ # !\inst7|inst6|Q_internal\(11) & (\inst8|inst4|Q_internal[16]~65\ # GND))
-- \inst8|inst4|Q_internal[17]~67\ = CARRY(\inst7|inst4|Q_internal\(17) & !\inst7|inst6|Q_internal\(11) & !\inst8|inst4|Q_internal[16]~65\ # !\inst7|inst4|Q_internal\(17) & (!\inst8|inst4|Q_internal[16]~65\ # !\inst7|inst6|Q_internal\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst4|Q_internal\(17),
	datab => \inst7|inst6|Q_internal\(11),
	datad => VCC,
	cin => \inst8|inst4|Q_internal[16]~65\,
	combout => \inst8|inst4|Q_internal[17]~66_combout\,
	cout => \inst8|inst4|Q_internal[17]~67\);

\inst8|inst4|Q_internal[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst4|Q_internal[17]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst4|Q_internal\(17));

\inst2|inst4|Q_internal[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLK~inputclkctrl_outclk\,
	d => \inst2|inst4|Q_internal[17]~63_combout\,
	asdata => \inst8|inst4|Q_internal\(17),
	sload => \inst12|inst2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst4|Q_internal\(17));

\inst2|inst4|Q_internal[18]~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|inst4|Q_internal[18]~65_combout\ = \inst2|inst4|Q_internal\(18) & !\inst2|inst4|Q_internal[17]~64\ # !\inst2|inst4|Q_internal\(18) & (\inst2|inst4|Q_internal[17]~64\ # GND)
-- \inst2|inst4|Q_internal[18]~66\ = CARRY(!\inst2|inst4|Q_internal[17]~64\ # !\inst2|inst4|Q_internal\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|inst4|Q_internal\(18),
	datad => VCC,
	cin => \inst2|inst4|Q_internal[17]~64\,
	combout => \inst2|inst4|Q_internal[18]~65_combout\,
	cout => \inst2|inst4|Q_internal[18]~66\);

\inst8|inst4|Q_internal[18]~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst4|Q_internal[18]~68_combout\ = (\inst7|inst4|Q_internal\(18) $ \inst7|inst6|Q_internal\(11) $ !\inst8|inst4|Q_internal[17]~67\) # GND
-- \inst8|inst4|Q_internal[18]~69\ = CARRY(\inst7|inst4|Q_internal\(18) & (\inst7|inst6|Q_internal\(11) # !\inst8|inst4|Q_internal[17]~67\) # !\inst7|inst4|Q_internal\(18) & \inst7|inst6|Q_internal\(11) & !\inst8|inst4|Q_internal[17]~67\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst4|Q_internal\(18),
	datab => \inst7|inst6|Q_internal\(11),
	datad => VCC,
	cin => \inst8|inst4|Q_internal[17]~67\,
	combout => \inst8|inst4|Q_internal[18]~68_combout\,
	cout => \inst8|inst4|Q_internal[18]~69\);

\inst8|inst4|Q_internal[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst4|Q_internal[18]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst4|Q_internal\(18));

\inst2|inst4|Q_internal[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLK~inputclkctrl_outclk\,
	d => \inst2|inst4|Q_internal[18]~65_combout\,
	asdata => \inst8|inst4|Q_internal\(18),
	sload => \inst12|inst2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst4|Q_internal\(18));

\inst2|inst4|Q_internal[19]~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|inst4|Q_internal[19]~67_combout\ = \inst2|inst4|Q_internal\(19) & (\inst2|inst4|Q_internal[18]~66\ $ GND) # !\inst2|inst4|Q_internal\(19) & !\inst2|inst4|Q_internal[18]~66\ & VCC
-- \inst2|inst4|Q_internal[19]~68\ = CARRY(\inst2|inst4|Q_internal\(19) & !\inst2|inst4|Q_internal[18]~66\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|inst4|Q_internal\(19),
	datad => VCC,
	cin => \inst2|inst4|Q_internal[18]~66\,
	combout => \inst2|inst4|Q_internal[19]~67_combout\,
	cout => \inst2|inst4|Q_internal[19]~68\);

\inst2|inst4|Q_internal[20]~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|inst4|Q_internal[20]~69_combout\ = \inst2|inst4|Q_internal\(20) & !\inst2|inst4|Q_internal[19]~68\ # !\inst2|inst4|Q_internal\(20) & (\inst2|inst4|Q_internal[19]~68\ # GND)
-- \inst2|inst4|Q_internal[20]~70\ = CARRY(!\inst2|inst4|Q_internal[19]~68\ # !\inst2|inst4|Q_internal\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|inst4|Q_internal\(20),
	datad => VCC,
	cin => \inst2|inst4|Q_internal[19]~68\,
	combout => \inst2|inst4|Q_internal[20]~69_combout\,
	cout => \inst2|inst4|Q_internal[20]~70\);

\inst8|inst4|Q_internal[19]~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst4|Q_internal[19]~70_combout\ = \inst7|inst4|Q_internal\(19) & (\inst7|inst6|Q_internal\(11) & \inst8|inst4|Q_internal[18]~69\ & VCC # !\inst7|inst6|Q_internal\(11) & !\inst8|inst4|Q_internal[18]~69\) # !\inst7|inst4|Q_internal\(19) & 
-- (\inst7|inst6|Q_internal\(11) & !\inst8|inst4|Q_internal[18]~69\ # !\inst7|inst6|Q_internal\(11) & (\inst8|inst4|Q_internal[18]~69\ # GND))
-- \inst8|inst4|Q_internal[19]~71\ = CARRY(\inst7|inst4|Q_internal\(19) & !\inst7|inst6|Q_internal\(11) & !\inst8|inst4|Q_internal[18]~69\ # !\inst7|inst4|Q_internal\(19) & (!\inst8|inst4|Q_internal[18]~69\ # !\inst7|inst6|Q_internal\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst4|Q_internal\(19),
	datab => \inst7|inst6|Q_internal\(11),
	datad => VCC,
	cin => \inst8|inst4|Q_internal[18]~69\,
	combout => \inst8|inst4|Q_internal[19]~70_combout\,
	cout => \inst8|inst4|Q_internal[19]~71\);

\inst8|inst4|Q_internal[20]~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst4|Q_internal[20]~72_combout\ = (\inst7|inst4|Q_internal\(20) $ \inst7|inst6|Q_internal\(11) $ !\inst8|inst4|Q_internal[19]~71\) # GND
-- \inst8|inst4|Q_internal[20]~73\ = CARRY(\inst7|inst4|Q_internal\(20) & (\inst7|inst6|Q_internal\(11) # !\inst8|inst4|Q_internal[19]~71\) # !\inst7|inst4|Q_internal\(20) & \inst7|inst6|Q_internal\(11) & !\inst8|inst4|Q_internal[19]~71\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst4|Q_internal\(20),
	datab => \inst7|inst6|Q_internal\(11),
	datad => VCC,
	cin => \inst8|inst4|Q_internal[19]~71\,
	combout => \inst8|inst4|Q_internal[20]~72_combout\,
	cout => \inst8|inst4|Q_internal[20]~73\);

\inst8|inst4|Q_internal[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst4|Q_internal[20]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst4|Q_internal\(20));

\inst2|inst4|Q_internal[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLK~inputclkctrl_outclk\,
	d => \inst2|inst4|Q_internal[20]~69_combout\,
	asdata => \inst8|inst4|Q_internal\(20),
	sload => \inst12|inst2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst4|Q_internal\(20));

\inst2|inst4|Q_internal[21]~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|inst4|Q_internal[21]~71_combout\ = \inst2|inst4|Q_internal\(21) & (\inst2|inst4|Q_internal[20]~70\ $ GND) # !\inst2|inst4|Q_internal\(21) & !\inst2|inst4|Q_internal[20]~70\ & VCC
-- \inst2|inst4|Q_internal[21]~72\ = CARRY(\inst2|inst4|Q_internal\(21) & !\inst2|inst4|Q_internal[20]~70\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|inst4|Q_internal\(21),
	datad => VCC,
	cin => \inst2|inst4|Q_internal[20]~70\,
	combout => \inst2|inst4|Q_internal[21]~71_combout\,
	cout => \inst2|inst4|Q_internal[21]~72\);

\inst2|inst4|Q_internal[22]~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|inst4|Q_internal[22]~73_combout\ = \inst2|inst4|Q_internal\(22) & !\inst2|inst4|Q_internal[21]~72\ # !\inst2|inst4|Q_internal\(22) & (\inst2|inst4|Q_internal[21]~72\ # GND)
-- \inst2|inst4|Q_internal[22]~74\ = CARRY(!\inst2|inst4|Q_internal[21]~72\ # !\inst2|inst4|Q_internal\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|inst4|Q_internal\(22),
	datad => VCC,
	cin => \inst2|inst4|Q_internal[21]~72\,
	combout => \inst2|inst4|Q_internal[22]~73_combout\,
	cout => \inst2|inst4|Q_internal[22]~74\);

\inst2|inst4|Q_internal[23]~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|inst4|Q_internal[23]~75_combout\ = \inst2|inst4|Q_internal\(23) & (\inst2|inst4|Q_internal[22]~74\ $ GND) # !\inst2|inst4|Q_internal\(23) & !\inst2|inst4|Q_internal[22]~74\ & VCC
-- \inst2|inst4|Q_internal[23]~76\ = CARRY(\inst2|inst4|Q_internal\(23) & !\inst2|inst4|Q_internal[22]~74\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|inst4|Q_internal\(23),
	datad => VCC,
	cin => \inst2|inst4|Q_internal[22]~74\,
	combout => \inst2|inst4|Q_internal[23]~75_combout\,
	cout => \inst2|inst4|Q_internal[23]~76\);

\inst8|inst4|Q_internal[21]~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst4|Q_internal[21]~74_combout\ = \inst7|inst6|Q_internal\(11) & (\inst7|inst4|Q_internal\(21) & \inst8|inst4|Q_internal[20]~73\ & VCC # !\inst7|inst4|Q_internal\(21) & !\inst8|inst4|Q_internal[20]~73\) # !\inst7|inst6|Q_internal\(11) & 
-- (\inst7|inst4|Q_internal\(21) & !\inst8|inst4|Q_internal[20]~73\ # !\inst7|inst4|Q_internal\(21) & (\inst8|inst4|Q_internal[20]~73\ # GND))
-- \inst8|inst4|Q_internal[21]~75\ = CARRY(\inst7|inst6|Q_internal\(11) & !\inst7|inst4|Q_internal\(21) & !\inst8|inst4|Q_internal[20]~73\ # !\inst7|inst6|Q_internal\(11) & (!\inst8|inst4|Q_internal[20]~73\ # !\inst7|inst4|Q_internal\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst6|Q_internal\(11),
	datab => \inst7|inst4|Q_internal\(21),
	datad => VCC,
	cin => \inst8|inst4|Q_internal[20]~73\,
	combout => \inst8|inst4|Q_internal[21]~74_combout\,
	cout => \inst8|inst4|Q_internal[21]~75\);

\inst8|inst4|Q_internal[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst4|Q_internal[21]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst4|Q_internal\(21));

\inst2|inst4|Q_internal[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLK~inputclkctrl_outclk\,
	d => \inst2|inst4|Q_internal[21]~71_combout\,
	asdata => \inst8|inst4|Q_internal\(21),
	sload => \inst12|inst2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst4|Q_internal\(21));

\inst5|inst|Q_internal[21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst5|inst|Q_internal[21]~feeder_combout\ = \inst2|inst4|Q_internal\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|inst4|Q_internal\(21),
	combout => \inst5|inst|Q_internal[21]~feeder_combout\);

\inst5|inst|Q_internal[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst5|inst|Q_internal[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst|Q_internal\(21));

\inst7|inst4|Q_internal[21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|inst4|Q_internal[21]~feeder_combout\ = \inst5|inst|Q_internal\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst|Q_internal\(21),
	combout => \inst7|inst4|Q_internal[21]~feeder_combout\);

\inst7|inst4|Q_internal[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst4|Q_internal[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst4|Q_internal\(21));

\inst8|inst4|Q_internal[22]~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst4|Q_internal[22]~76_combout\ = (\inst7|inst4|Q_internal\(22) $ \inst7|inst6|Q_internal\(11) $ !\inst8|inst4|Q_internal[21]~75\) # GND
-- \inst8|inst4|Q_internal[22]~77\ = CARRY(\inst7|inst4|Q_internal\(22) & (\inst7|inst6|Q_internal\(11) # !\inst8|inst4|Q_internal[21]~75\) # !\inst7|inst4|Q_internal\(22) & \inst7|inst6|Q_internal\(11) & !\inst8|inst4|Q_internal[21]~75\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst4|Q_internal\(22),
	datab => \inst7|inst6|Q_internal\(11),
	datad => VCC,
	cin => \inst8|inst4|Q_internal[21]~75\,
	combout => \inst8|inst4|Q_internal[22]~76_combout\,
	cout => \inst8|inst4|Q_internal[22]~77\);

\inst8|inst4|Q_internal[23]~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst4|Q_internal[23]~78_combout\ = \inst7|inst4|Q_internal\(23) & (\inst7|inst6|Q_internal\(11) & \inst8|inst4|Q_internal[22]~77\ & VCC # !\inst7|inst6|Q_internal\(11) & !\inst8|inst4|Q_internal[22]~77\) # !\inst7|inst4|Q_internal\(23) & 
-- (\inst7|inst6|Q_internal\(11) & !\inst8|inst4|Q_internal[22]~77\ # !\inst7|inst6|Q_internal\(11) & (\inst8|inst4|Q_internal[22]~77\ # GND))
-- \inst8|inst4|Q_internal[23]~79\ = CARRY(\inst7|inst4|Q_internal\(23) & !\inst7|inst6|Q_internal\(11) & !\inst8|inst4|Q_internal[22]~77\ # !\inst7|inst4|Q_internal\(23) & (!\inst8|inst4|Q_internal[22]~77\ # !\inst7|inst6|Q_internal\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst4|Q_internal\(23),
	datab => \inst7|inst6|Q_internal\(11),
	datad => VCC,
	cin => \inst8|inst4|Q_internal[22]~77\,
	combout => \inst8|inst4|Q_internal[23]~78_combout\,
	cout => \inst8|inst4|Q_internal[23]~79\);

\inst8|inst4|Q_internal[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst4|Q_internal[23]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst4|Q_internal\(23));

\inst2|inst4|Q_internal[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLK~inputclkctrl_outclk\,
	d => \inst2|inst4|Q_internal[23]~75_combout\,
	asdata => \inst8|inst4|Q_internal\(23),
	sload => \inst12|inst2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst4|Q_internal\(23));

\inst2|inst4|Q_internal[24]~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|inst4|Q_internal[24]~77_combout\ = \inst2|inst4|Q_internal\(24) & !\inst2|inst4|Q_internal[23]~76\ # !\inst2|inst4|Q_internal\(24) & (\inst2|inst4|Q_internal[23]~76\ # GND)
-- \inst2|inst4|Q_internal[24]~78\ = CARRY(!\inst2|inst4|Q_internal[23]~76\ # !\inst2|inst4|Q_internal\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|inst4|Q_internal\(24),
	datad => VCC,
	cin => \inst2|inst4|Q_internal[23]~76\,
	combout => \inst2|inst4|Q_internal[24]~77_combout\,
	cout => \inst2|inst4|Q_internal[24]~78\);

\inst5|inst|Q_internal[24]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst5|inst|Q_internal[24]~feeder_combout\ = \inst2|inst4|Q_internal\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|inst4|Q_internal\(24),
	combout => \inst5|inst|Q_internal[24]~feeder_combout\);

\inst5|inst|Q_internal[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst5|inst|Q_internal[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst|Q_internal\(24));

\inst7|inst4|Q_internal[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst5|inst|Q_internal\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst4|Q_internal\(24));

\inst8|inst4|Q_internal[24]~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst4|Q_internal[24]~80_combout\ = (\inst7|inst6|Q_internal\(11) $ \inst7|inst4|Q_internal\(24) $ !\inst8|inst4|Q_internal[23]~79\) # GND
-- \inst8|inst4|Q_internal[24]~81\ = CARRY(\inst7|inst6|Q_internal\(11) & (\inst7|inst4|Q_internal\(24) # !\inst8|inst4|Q_internal[23]~79\) # !\inst7|inst6|Q_internal\(11) & \inst7|inst4|Q_internal\(24) & !\inst8|inst4|Q_internal[23]~79\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst6|Q_internal\(11),
	datab => \inst7|inst4|Q_internal\(24),
	datad => VCC,
	cin => \inst8|inst4|Q_internal[23]~79\,
	combout => \inst8|inst4|Q_internal[24]~80_combout\,
	cout => \inst8|inst4|Q_internal[24]~81\);

\inst8|inst4|Q_internal[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst4|Q_internal[24]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst4|Q_internal\(24));

\inst2|inst4|Q_internal[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLK~inputclkctrl_outclk\,
	d => \inst2|inst4|Q_internal[24]~77_combout\,
	asdata => \inst8|inst4|Q_internal\(24),
	sload => \inst12|inst2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst4|Q_internal\(24));

\inst2|inst4|Q_internal[25]~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|inst4|Q_internal[25]~79_combout\ = \inst2|inst4|Q_internal\(25) & (\inst2|inst4|Q_internal[24]~78\ $ GND) # !\inst2|inst4|Q_internal\(25) & !\inst2|inst4|Q_internal[24]~78\ & VCC
-- \inst2|inst4|Q_internal[25]~80\ = CARRY(\inst2|inst4|Q_internal\(25) & !\inst2|inst4|Q_internal[24]~78\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|inst4|Q_internal\(25),
	datad => VCC,
	cin => \inst2|inst4|Q_internal[24]~78\,
	combout => \inst2|inst4|Q_internal[25]~79_combout\,
	cout => \inst2|inst4|Q_internal[25]~80\);

\inst5|inst|Q_internal[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst2|inst4|Q_internal\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst|Q_internal\(25));

\inst7|inst4|Q_internal[25]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|inst4|Q_internal[25]~feeder_combout\ = \inst5|inst|Q_internal\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst|Q_internal\(25),
	combout => \inst7|inst4|Q_internal[25]~feeder_combout\);

\inst7|inst4|Q_internal[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst4|Q_internal[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst4|Q_internal\(25));

\inst8|inst4|Q_internal[25]~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst4|Q_internal[25]~82_combout\ = \inst7|inst6|Q_internal\(11) & (\inst7|inst4|Q_internal\(25) & \inst8|inst4|Q_internal[24]~81\ & VCC # !\inst7|inst4|Q_internal\(25) & !\inst8|inst4|Q_internal[24]~81\) # !\inst7|inst6|Q_internal\(11) & 
-- (\inst7|inst4|Q_internal\(25) & !\inst8|inst4|Q_internal[24]~81\ # !\inst7|inst4|Q_internal\(25) & (\inst8|inst4|Q_internal[24]~81\ # GND))
-- \inst8|inst4|Q_internal[25]~83\ = CARRY(\inst7|inst6|Q_internal\(11) & !\inst7|inst4|Q_internal\(25) & !\inst8|inst4|Q_internal[24]~81\ # !\inst7|inst6|Q_internal\(11) & (!\inst8|inst4|Q_internal[24]~81\ # !\inst7|inst4|Q_internal\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst6|Q_internal\(11),
	datab => \inst7|inst4|Q_internal\(25),
	datad => VCC,
	cin => \inst8|inst4|Q_internal[24]~81\,
	combout => \inst8|inst4|Q_internal[25]~82_combout\,
	cout => \inst8|inst4|Q_internal[25]~83\);

\inst8|inst4|Q_internal[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst4|Q_internal[25]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst4|Q_internal\(25));

\inst2|inst4|Q_internal[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLK~inputclkctrl_outclk\,
	d => \inst2|inst4|Q_internal[25]~79_combout\,
	asdata => \inst8|inst4|Q_internal\(25),
	sload => \inst12|inst2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst4|Q_internal\(25));

\inst2|inst4|Q_internal[26]~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|inst4|Q_internal[26]~81_combout\ = \inst2|inst4|Q_internal\(26) & !\inst2|inst4|Q_internal[25]~80\ # !\inst2|inst4|Q_internal\(26) & (\inst2|inst4|Q_internal[25]~80\ # GND)
-- \inst2|inst4|Q_internal[26]~82\ = CARRY(!\inst2|inst4|Q_internal[25]~80\ # !\inst2|inst4|Q_internal\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|inst4|Q_internal\(26),
	datad => VCC,
	cin => \inst2|inst4|Q_internal[25]~80\,
	combout => \inst2|inst4|Q_internal[26]~81_combout\,
	cout => \inst2|inst4|Q_internal[26]~82\);

\inst5|inst|Q_internal[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst2|inst4|Q_internal\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst|Q_internal\(26));

\inst7|inst4|Q_internal[26]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|inst4|Q_internal[26]~feeder_combout\ = \inst5|inst|Q_internal\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst|Q_internal\(26),
	combout => \inst7|inst4|Q_internal[26]~feeder_combout\);

\inst7|inst4|Q_internal[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst4|Q_internal[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst4|Q_internal\(26));

\inst8|inst4|Q_internal[26]~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst4|Q_internal[26]~84_combout\ = (\inst7|inst6|Q_internal\(11) $ \inst7|inst4|Q_internal\(26) $ !\inst8|inst4|Q_internal[25]~83\) # GND
-- \inst8|inst4|Q_internal[26]~85\ = CARRY(\inst7|inst6|Q_internal\(11) & (\inst7|inst4|Q_internal\(26) # !\inst8|inst4|Q_internal[25]~83\) # !\inst7|inst6|Q_internal\(11) & \inst7|inst4|Q_internal\(26) & !\inst8|inst4|Q_internal[25]~83\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst6|Q_internal\(11),
	datab => \inst7|inst4|Q_internal\(26),
	datad => VCC,
	cin => \inst8|inst4|Q_internal[25]~83\,
	combout => \inst8|inst4|Q_internal[26]~84_combout\,
	cout => \inst8|inst4|Q_internal[26]~85\);

\inst8|inst4|Q_internal[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst4|Q_internal[26]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst4|Q_internal\(26));

\inst2|inst4|Q_internal[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLK~inputclkctrl_outclk\,
	d => \inst2|inst4|Q_internal[26]~81_combout\,
	asdata => \inst8|inst4|Q_internal\(26),
	sload => \inst12|inst2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst4|Q_internal\(26));

\inst2|inst4|Q_internal[27]~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|inst4|Q_internal[27]~83_combout\ = \inst2|inst4|Q_internal\(27) & (\inst2|inst4|Q_internal[26]~82\ $ GND) # !\inst2|inst4|Q_internal\(27) & !\inst2|inst4|Q_internal[26]~82\ & VCC
-- \inst2|inst4|Q_internal[27]~84\ = CARRY(\inst2|inst4|Q_internal\(27) & !\inst2|inst4|Q_internal[26]~82\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|inst4|Q_internal\(27),
	datad => VCC,
	cin => \inst2|inst4|Q_internal[26]~82\,
	combout => \inst2|inst4|Q_internal[27]~83_combout\,
	cout => \inst2|inst4|Q_internal[27]~84\);

\inst2|inst4|Q_internal[28]~85\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|inst4|Q_internal[28]~85_combout\ = \inst2|inst4|Q_internal\(28) & !\inst2|inst4|Q_internal[27]~84\ # !\inst2|inst4|Q_internal\(28) & (\inst2|inst4|Q_internal[27]~84\ # GND)
-- \inst2|inst4|Q_internal[28]~86\ = CARRY(!\inst2|inst4|Q_internal[27]~84\ # !\inst2|inst4|Q_internal\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|inst4|Q_internal\(28),
	datad => VCC,
	cin => \inst2|inst4|Q_internal[27]~84\,
	combout => \inst2|inst4|Q_internal[28]~85_combout\,
	cout => \inst2|inst4|Q_internal[28]~86\);

\inst5|inst|Q_internal[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst2|inst4|Q_internal\(28),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst|Q_internal\(28));

\inst7|inst4|Q_internal[28]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|inst4|Q_internal[28]~feeder_combout\ = \inst5|inst|Q_internal\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst|Q_internal\(28),
	combout => \inst7|inst4|Q_internal[28]~feeder_combout\);

\inst7|inst4|Q_internal[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst4|Q_internal[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst4|Q_internal\(28));

\inst8|inst4|Q_internal[27]~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst4|Q_internal[27]~86_combout\ = \inst7|inst4|Q_internal\(27) & (\inst7|inst6|Q_internal\(11) & \inst8|inst4|Q_internal[26]~85\ & VCC # !\inst7|inst6|Q_internal\(11) & !\inst8|inst4|Q_internal[26]~85\) # !\inst7|inst4|Q_internal\(27) & 
-- (\inst7|inst6|Q_internal\(11) & !\inst8|inst4|Q_internal[26]~85\ # !\inst7|inst6|Q_internal\(11) & (\inst8|inst4|Q_internal[26]~85\ # GND))
-- \inst8|inst4|Q_internal[27]~87\ = CARRY(\inst7|inst4|Q_internal\(27) & !\inst7|inst6|Q_internal\(11) & !\inst8|inst4|Q_internal[26]~85\ # !\inst7|inst4|Q_internal\(27) & (!\inst8|inst4|Q_internal[26]~85\ # !\inst7|inst6|Q_internal\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst4|Q_internal\(27),
	datab => \inst7|inst6|Q_internal\(11),
	datad => VCC,
	cin => \inst8|inst4|Q_internal[26]~85\,
	combout => \inst8|inst4|Q_internal[27]~86_combout\,
	cout => \inst8|inst4|Q_internal[27]~87\);

\inst8|inst4|Q_internal[28]~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst4|Q_internal[28]~88_combout\ = (\inst7|inst6|Q_internal\(11) $ \inst7|inst4|Q_internal\(28) $ !\inst8|inst4|Q_internal[27]~87\) # GND
-- \inst8|inst4|Q_internal[28]~89\ = CARRY(\inst7|inst6|Q_internal\(11) & (\inst7|inst4|Q_internal\(28) # !\inst8|inst4|Q_internal[27]~87\) # !\inst7|inst6|Q_internal\(11) & \inst7|inst4|Q_internal\(28) & !\inst8|inst4|Q_internal[27]~87\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst6|Q_internal\(11),
	datab => \inst7|inst4|Q_internal\(28),
	datad => VCC,
	cin => \inst8|inst4|Q_internal[27]~87\,
	combout => \inst8|inst4|Q_internal[28]~88_combout\,
	cout => \inst8|inst4|Q_internal[28]~89\);

\inst8|inst4|Q_internal[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst4|Q_internal[28]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst4|Q_internal\(28));

\inst2|inst4|Q_internal[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLK~inputclkctrl_outclk\,
	d => \inst2|inst4|Q_internal[28]~85_combout\,
	asdata => \inst8|inst4|Q_internal\(28),
	sload => \inst12|inst2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst4|Q_internal\(28));

\inst2|inst4|Q_internal[29]~87\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|inst4|Q_internal[29]~87_combout\ = \inst2|inst4|Q_internal\(29) & (\inst2|inst4|Q_internal[28]~86\ $ GND) # !\inst2|inst4|Q_internal\(29) & !\inst2|inst4|Q_internal[28]~86\ & VCC
-- \inst2|inst4|Q_internal[29]~88\ = CARRY(\inst2|inst4|Q_internal\(29) & !\inst2|inst4|Q_internal[28]~86\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|inst4|Q_internal\(29),
	datad => VCC,
	cin => \inst2|inst4|Q_internal[28]~86\,
	combout => \inst2|inst4|Q_internal[29]~87_combout\,
	cout => \inst2|inst4|Q_internal[29]~88\);

\inst2|inst4|Q_internal[30]~89\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|inst4|Q_internal[30]~89_combout\ = \inst2|inst4|Q_internal\(30) & !\inst2|inst4|Q_internal[29]~88\ # !\inst2|inst4|Q_internal\(30) & (\inst2|inst4|Q_internal[29]~88\ # GND)
-- \inst2|inst4|Q_internal[30]~90\ = CARRY(!\inst2|inst4|Q_internal[29]~88\ # !\inst2|inst4|Q_internal\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|inst4|Q_internal\(30),
	datad => VCC,
	cin => \inst2|inst4|Q_internal[29]~88\,
	combout => \inst2|inst4|Q_internal[30]~89_combout\,
	cout => \inst2|inst4|Q_internal[30]~90\);

\inst8|inst4|Q_internal[29]~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst4|Q_internal[29]~90_combout\ = \inst7|inst6|Q_internal\(11) & (\inst7|inst4|Q_internal\(29) & \inst8|inst4|Q_internal[28]~89\ & VCC # !\inst7|inst4|Q_internal\(29) & !\inst8|inst4|Q_internal[28]~89\) # !\inst7|inst6|Q_internal\(11) & 
-- (\inst7|inst4|Q_internal\(29) & !\inst8|inst4|Q_internal[28]~89\ # !\inst7|inst4|Q_internal\(29) & (\inst8|inst4|Q_internal[28]~89\ # GND))
-- \inst8|inst4|Q_internal[29]~91\ = CARRY(\inst7|inst6|Q_internal\(11) & !\inst7|inst4|Q_internal\(29) & !\inst8|inst4|Q_internal[28]~89\ # !\inst7|inst6|Q_internal\(11) & (!\inst8|inst4|Q_internal[28]~89\ # !\inst7|inst4|Q_internal\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst6|Q_internal\(11),
	datab => \inst7|inst4|Q_internal\(29),
	datad => VCC,
	cin => \inst8|inst4|Q_internal[28]~89\,
	combout => \inst8|inst4|Q_internal[29]~90_combout\,
	cout => \inst8|inst4|Q_internal[29]~91\);

\inst8|inst4|Q_internal[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst4|Q_internal[29]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst4|Q_internal\(29));

\inst2|inst4|Q_internal[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLK~inputclkctrl_outclk\,
	d => \inst2|inst4|Q_internal[29]~87_combout\,
	asdata => \inst8|inst4|Q_internal\(29),
	sload => \inst12|inst2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst4|Q_internal\(29));

\inst5|inst|Q_internal[29]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst5|inst|Q_internal[29]~feeder_combout\ = \inst2|inst4|Q_internal\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|inst4|Q_internal\(29),
	combout => \inst5|inst|Q_internal[29]~feeder_combout\);

\inst5|inst|Q_internal[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst5|inst|Q_internal[29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst|Q_internal\(29));

\inst7|inst4|Q_internal[29]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|inst4|Q_internal[29]~feeder_combout\ = \inst5|inst|Q_internal\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst|Q_internal\(29),
	combout => \inst7|inst4|Q_internal[29]~feeder_combout\);

\inst7|inst4|Q_internal[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst4|Q_internal[29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst4|Q_internal\(29));

\inst8|inst4|Q_internal[30]~92\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst4|Q_internal[30]~92_combout\ = (\inst7|inst4|Q_internal\(30) $ \inst7|inst6|Q_internal\(11) $ !\inst8|inst4|Q_internal[29]~91\) # GND
-- \inst8|inst4|Q_internal[30]~93\ = CARRY(\inst7|inst4|Q_internal\(30) & (\inst7|inst6|Q_internal\(11) # !\inst8|inst4|Q_internal[29]~91\) # !\inst7|inst4|Q_internal\(30) & \inst7|inst6|Q_internal\(11) & !\inst8|inst4|Q_internal[29]~91\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst4|Q_internal\(30),
	datab => \inst7|inst6|Q_internal\(11),
	datad => VCC,
	cin => \inst8|inst4|Q_internal[29]~91\,
	combout => \inst8|inst4|Q_internal[30]~92_combout\,
	cout => \inst8|inst4|Q_internal[30]~93\);

\inst8|inst4|Q_internal[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst4|Q_internal[30]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst4|Q_internal\(30));

\inst2|inst4|Q_internal[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLK~inputclkctrl_outclk\,
	d => \inst2|inst4|Q_internal[30]~89_combout\,
	asdata => \inst8|inst4|Q_internal\(30),
	sload => \inst12|inst2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst4|Q_internal\(30));

\inst2|inst4|Q_internal[31]~91\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|inst4|Q_internal[31]~91_combout\ = \inst2|inst4|Q_internal\(31) $ !\inst2|inst4|Q_internal[30]~90\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|inst4|Q_internal\(31),
	cin => \inst2|inst4|Q_internal[30]~90\,
	combout => \inst2|inst4|Q_internal[31]~91_combout\);

\inst8|inst4|Q_internal[31]~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst4|Q_internal[31]~94_combout\ = \inst7|inst6|Q_internal\(11) $ \inst8|inst4|Q_internal[30]~93\ $ \inst7|inst4|Q_internal\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst6|Q_internal\(11),
	datad => \inst7|inst4|Q_internal\(31),
	cin => \inst8|inst4|Q_internal[30]~93\,
	combout => \inst8|inst4|Q_internal[31]~94_combout\);

\inst8|inst4|Q_internal[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst4|Q_internal[31]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst4|Q_internal\(31));

\inst2|inst4|Q_internal[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLK~inputclkctrl_outclk\,
	d => \inst2|inst4|Q_internal[31]~91_combout\,
	asdata => \inst8|inst4|Q_internal\(31),
	sload => \inst12|inst2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst4|Q_internal\(31));

\inst5|inst|Q_internal[31]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst5|inst|Q_internal[31]~feeder_combout\ = \inst2|inst4|Q_internal\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|inst4|Q_internal\(31),
	combout => \inst5|inst|Q_internal[31]~feeder_combout\);

\inst5|inst|Q_internal[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst5|inst|Q_internal[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst|Q_internal\(31));

\inst7|inst4|Q_internal[31]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|inst4|Q_internal[31]~feeder_combout\ = \inst5|inst|Q_internal\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst|Q_internal\(31),
	combout => \inst7|inst4|Q_internal[31]~feeder_combout\);

\inst7|inst4|Q_internal[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst4|Q_internal[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst4|Q_internal\(31));

\inst5|inst|Q_internal[30]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst5|inst|Q_internal[30]~feeder_combout\ = \inst2|inst4|Q_internal\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|inst4|Q_internal\(30),
	combout => \inst5|inst|Q_internal[30]~feeder_combout\);

\inst5|inst|Q_internal[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst5|inst|Q_internal[30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst|Q_internal\(30));

\inst7|inst4|Q_internal[30]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|inst4|Q_internal[30]~feeder_combout\ = \inst5|inst|Q_internal\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst|Q_internal\(30),
	combout => \inst7|inst4|Q_internal[30]~feeder_combout\);

\inst7|inst4|Q_internal[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst4|Q_internal[30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst4|Q_internal\(30));

\inst8|inst4|Q_internal[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst4|Q_internal[27]~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst4|Q_internal\(27));

\inst2|inst4|Q_internal[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLK~inputclkctrl_outclk\,
	d => \inst2|inst4|Q_internal[27]~83_combout\,
	asdata => \inst8|inst4|Q_internal\(27),
	sload => \inst12|inst2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst4|Q_internal\(27));

\inst5|inst|Q_internal[27]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst5|inst|Q_internal[27]~feeder_combout\ = \inst2|inst4|Q_internal\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|inst4|Q_internal\(27),
	combout => \inst5|inst|Q_internal[27]~feeder_combout\);

\inst5|inst|Q_internal[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst5|inst|Q_internal[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst|Q_internal\(27));

\inst7|inst4|Q_internal[27]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|inst4|Q_internal[27]~feeder_combout\ = \inst5|inst|Q_internal\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst|Q_internal\(27),
	combout => \inst7|inst4|Q_internal[27]~feeder_combout\);

\inst7|inst4|Q_internal[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst4|Q_internal[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst4|Q_internal\(27));

\inst5|inst|Q_internal[23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst5|inst|Q_internal[23]~feeder_combout\ = \inst2|inst4|Q_internal\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|inst4|Q_internal\(23),
	combout => \inst5|inst|Q_internal[23]~feeder_combout\);

\inst5|inst|Q_internal[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst5|inst|Q_internal[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst|Q_internal\(23));

\inst7|inst4|Q_internal[23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|inst4|Q_internal[23]~feeder_combout\ = \inst5|inst|Q_internal\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst|Q_internal\(23),
	combout => \inst7|inst4|Q_internal[23]~feeder_combout\);

\inst7|inst4|Q_internal[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst4|Q_internal[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst4|Q_internal\(23));

\inst8|inst4|Q_internal[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst4|Q_internal[22]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst4|Q_internal\(22));

\inst2|inst4|Q_internal[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLK~inputclkctrl_outclk\,
	d => \inst2|inst4|Q_internal[22]~73_combout\,
	asdata => \inst8|inst4|Q_internal\(22),
	sload => \inst12|inst2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst4|Q_internal\(22));

\inst5|inst|Q_internal[22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst5|inst|Q_internal[22]~feeder_combout\ = \inst2|inst4|Q_internal\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|inst4|Q_internal\(22),
	combout => \inst5|inst|Q_internal[22]~feeder_combout\);

\inst5|inst|Q_internal[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst5|inst|Q_internal[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst|Q_internal\(22));

\inst7|inst4|Q_internal[22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|inst4|Q_internal[22]~feeder_combout\ = \inst5|inst|Q_internal\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst|Q_internal\(22),
	combout => \inst7|inst4|Q_internal[22]~feeder_combout\);

\inst7|inst4|Q_internal[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst4|Q_internal[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst4|Q_internal\(22));

\inst5|inst|Q_internal[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst2|inst4|Q_internal\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst|Q_internal\(20));

\inst7|inst4|Q_internal[20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|inst4|Q_internal[20]~feeder_combout\ = \inst5|inst|Q_internal\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst|Q_internal\(20),
	combout => \inst7|inst4|Q_internal[20]~feeder_combout\);

\inst7|inst4|Q_internal[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst4|Q_internal[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst4|Q_internal\(20));

\inst8|inst4|Q_internal[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst4|Q_internal[19]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst4|Q_internal\(19));

\inst2|inst4|Q_internal[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLK~inputclkctrl_outclk\,
	d => \inst2|inst4|Q_internal[19]~67_combout\,
	asdata => \inst8|inst4|Q_internal\(19),
	sload => \inst12|inst2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst4|Q_internal\(19));

\inst5|inst|Q_internal[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst2|inst4|Q_internal\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst|Q_internal\(19));

\inst7|inst4|Q_internal[19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|inst4|Q_internal[19]~feeder_combout\ = \inst5|inst|Q_internal\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst|Q_internal\(19),
	combout => \inst7|inst4|Q_internal[19]~feeder_combout\);

\inst7|inst4|Q_internal[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst4|Q_internal[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst4|Q_internal\(19));

\inst5|inst|Q_internal[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst2|inst4|Q_internal\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst|Q_internal\(18));

\inst7|inst4|Q_internal[18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|inst4|Q_internal[18]~feeder_combout\ = \inst5|inst|Q_internal\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst|Q_internal\(18),
	combout => \inst7|inst4|Q_internal[18]~feeder_combout\);

\inst7|inst4|Q_internal[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst4|Q_internal[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst4|Q_internal\(18));

\inst5|inst|Q_internal[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst2|inst4|Q_internal\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst|Q_internal\(17));

\inst7|inst4|Q_internal[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst5|inst|Q_internal\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst4|Q_internal\(17));

\inst5|inst|Q_internal[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst5|inst|Q_internal[8]~feeder_combout\ = \inst2|inst4|Q_internal\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|inst4|Q_internal\(8),
	combout => \inst5|inst|Q_internal[8]~feeder_combout\);

\inst5|inst|Q_internal[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst5|inst|Q_internal[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst|Q_internal\(8));

\inst7|inst4|Q_internal[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|inst4|Q_internal[8]~feeder_combout\ = \inst5|inst|Q_internal\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst|Q_internal\(8),
	combout => \inst7|inst4|Q_internal[8]~feeder_combout\);

\inst7|inst4|Q_internal[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst4|Q_internal[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst4|Q_internal\(8));

\inst5|inst|Q_internal[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst2|inst4|Q_internal\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst|Q_internal\(6));

\inst7|inst4|Q_internal[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|inst4|Q_internal[6]~feeder_combout\ = \inst5|inst|Q_internal\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst|Q_internal\(6),
	combout => \inst7|inst4|Q_internal[6]~feeder_combout\);

\inst7|inst4|Q_internal[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst4|Q_internal[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst4|Q_internal\(6));

\inst5|inst|Q_internal[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst5|inst|Q_internal[3]~feeder_combout\ = \inst2|inst4|Q_internal\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|inst4|Q_internal\(3),
	combout => \inst5|inst|Q_internal[3]~feeder_combout\);

\inst5|inst|Q_internal[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst5|inst|Q_internal[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst|Q_internal\(3));

\inst7|inst4|Q_internal[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst5|inst|Q_internal\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst4|Q_internal\(3));

\inst5|inst|Q_internal[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst5|inst|Q_internal[2]~feeder_combout\ = \inst2|inst4|Q_internal\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|inst4|Q_internal\(2),
	combout => \inst5|inst|Q_internal[2]~feeder_combout\);

\inst5|inst|Q_internal[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst5|inst|Q_internal[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst|Q_internal\(2));

\inst7|inst4|Q_internal[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|inst4|Q_internal[2]~feeder_combout\ = \inst5|inst|Q_internal\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst|Q_internal\(2),
	combout => \inst7|inst4|Q_internal[2]~feeder_combout\);

\inst7|inst4|Q_internal[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst4|Q_internal[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst4|Q_internal\(2));

\inst5|inst|Q_internal[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst5|inst|Q_internal[1]~feeder_combout\ = \inst2|inst4|Q_internal\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|inst4|Q_internal\(1),
	combout => \inst5|inst|Q_internal[1]~feeder_combout\);

\inst5|inst|Q_internal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst5|inst|Q_internal[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst|Q_internal\(1));

\inst7|inst4|Q_internal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst5|inst|Q_internal\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst4|Q_internal\(1));

\inst5|inst|Q_internal[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst5|inst|Q_internal[0]~feeder_combout\ = \inst2|inst4|Q_internal\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|inst4|Q_internal\(0),
	combout => \inst5|inst|Q_internal[0]~feeder_combout\);

\inst5|inst|Q_internal[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst5|inst|Q_internal[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst|Q_internal\(0));

\inst7|inst4|Q_internal[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|inst4|Q_internal[0]~feeder_combout\ = \inst5|inst|Q_internal\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst|Q_internal\(0),
	combout => \inst7|inst4|Q_internal[0]~feeder_combout\);

\inst7|inst4|Q_internal[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst4|Q_internal[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst4|Q_internal\(0));

\inst|inst1|Mux0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst|inst1|Mux0~1_combout\ = !\inst5|inst1|Q_internal\(6) & !\inst5|inst1|Q_internal\(5) & !\inst5|inst1|Q_internal\(4) & \inst|inst1|Mux0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|inst1|Q_internal\(6),
	datab => \inst5|inst1|Q_internal\(5),
	datac => \inst5|inst1|Q_internal\(4),
	datad => \inst|inst1|Mux0~0_combout\,
	combout => \inst|inst1|Mux0~1_combout\);

\inst|inst1|Mux1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst|inst1|Mux1~0_combout\ = \inst5|inst1|Q_internal\(0) & \inst5|inst1|Q_internal\(1) & (\inst5|inst1|Q_internal\(4) $ !\inst5|inst1|Q_internal\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|inst1|Q_internal\(4),
	datab => \inst5|inst1|Q_internal\(5),
	datac => \inst5|inst1|Q_internal\(0),
	datad => \inst5|inst1|Q_internal\(1),
	combout => \inst|inst1|Mux1~0_combout\);

\inst|inst1|Mux1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst|inst1|Mux1~1_combout\ = !\inst5|inst1|Q_internal\(6) & !\inst5|inst1|Q_internal\(2) & !\inst5|inst1|Q_internal\(3) & \inst|inst1|Mux1~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|inst1|Q_internal\(6),
	datab => \inst5|inst1|Q_internal\(2),
	datac => \inst5|inst1|Q_internal\(3),
	datad => \inst|inst1|Mux1~0_combout\,
	combout => \inst|inst1|Mux1~1_combout\);

\inst|inst1|Mux3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst|inst1|Mux3~0_combout\ = \inst5|inst1|Q_internal\(5) & !\inst5|inst1|Q_internal\(4) & !\inst5|inst1|Q_internal\(6) & \inst|inst1|Mux0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|inst1|Q_internal\(5),
	datab => \inst5|inst1|Q_internal\(4),
	datac => \inst5|inst1|Q_internal\(6),
	datad => \inst|inst1|Mux0~0_combout\,
	combout => \inst|inst1|Mux3~0_combout\);

\inst7|inst1|Q_internal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst|inst1|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst1|Q_internal\(1));

\inst8|inst1|Q_internal[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst1|Q_internal[1]~feeder_combout\ = \inst7|inst1|Q_internal\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|inst1|Q_internal\(1),
	combout => \inst8|inst1|Q_internal[1]~feeder_combout\);

\inst8|inst1|Q_internal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst1|Q_internal[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst1|Q_internal\(1));

\inst7|inst|Q_internal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst|inst1|Mux0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst|Q_internal\(1));

\inst8|inst|Q_internal[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst8|inst|Q_internal[1]~feeder_combout\ = \inst7|inst|Q_internal\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|inst|Q_internal\(1),
	combout => \inst8|inst|Q_internal[1]~feeder_combout\);

\inst8|inst|Q_internal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst8|inst|Q_internal[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|inst|Q_internal\(1));

\inst12|inst|altsyncram_component|auto_generated|ram_block1a30\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "MEM:inst12|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_06g1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst8|inst1|Q_internal\(1),
	portare => \inst8|inst|Q_internal\(1),
	clk0 => \CLK1/2~inputclkctrl_outclk\,
	portadatain => \inst12|inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \inst12|inst|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst12|inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

\inst12|inst|altsyncram_component|auto_generated|ram_block1a28\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "MEM:inst12|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_06g1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst8|inst1|Q_internal\(1),
	portare => \inst8|inst|Q_internal\(1),
	clk0 => \CLK1/2~inputclkctrl_outclk\,
	portadatain => \inst12|inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \inst12|inst|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst12|inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

\inst12|inst|altsyncram_component|auto_generated|ram_block1a26\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "MEM:inst12|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_06g1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst8|inst1|Q_internal\(1),
	portare => \inst8|inst|Q_internal\(1),
	clk0 => \CLK1/2~inputclkctrl_outclk\,
	portadatain => \inst12|inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \inst12|inst|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst12|inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

\inst12|inst|altsyncram_component|auto_generated|ram_block1a24\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "MEM:inst12|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_06g1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst8|inst1|Q_internal\(1),
	portare => \inst8|inst|Q_internal\(1),
	clk0 => \CLK1/2~inputclkctrl_outclk\,
	portadatain => \inst12|inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \inst12|inst|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst12|inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

\inst12|inst|altsyncram_component|auto_generated|ram_block1a22\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "MEM:inst12|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_06g1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst8|inst1|Q_internal\(1),
	portare => \inst8|inst|Q_internal\(1),
	clk0 => \CLK1/2~inputclkctrl_outclk\,
	portadatain => \inst12|inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \inst12|inst|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst12|inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

\inst12|inst|altsyncram_component|auto_generated|ram_block1a20\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "MEM:inst12|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_06g1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst8|inst1|Q_internal\(1),
	portare => \inst8|inst|Q_internal\(1),
	clk0 => \CLK1/2~inputclkctrl_outclk\,
	portadatain => \inst12|inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \inst12|inst|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst12|inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

\inst12|inst|altsyncram_component|auto_generated|ram_block1a18\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "MEM:inst12|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_06g1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst8|inst1|Q_internal\(1),
	portare => \inst8|inst|Q_internal\(1),
	clk0 => \CLK1/2~inputclkctrl_outclk\,
	portadatain => \inst12|inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \inst12|inst|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst12|inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

\inst12|inst|altsyncram_component|auto_generated|ram_block1a16\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "MEM:inst12|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_06g1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst8|inst1|Q_internal\(1),
	portare => \inst8|inst|Q_internal\(1),
	clk0 => \CLK1/2~inputclkctrl_outclk\,
	portadatain => \inst12|inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \inst12|inst|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst12|inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

\inst12|inst|altsyncram_component|auto_generated|ram_block1a14\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "MEM:inst12|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_06g1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst8|inst1|Q_internal\(1),
	portare => \inst8|inst|Q_internal\(1),
	clk0 => \CLK1/2~inputclkctrl_outclk\,
	portadatain => \inst12|inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \inst12|inst|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst12|inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

\inst12|inst|altsyncram_component|auto_generated|ram_block1a12\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "MEM:inst12|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_06g1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst8|inst1|Q_internal\(1),
	portare => \inst8|inst|Q_internal\(1),
	clk0 => \CLK1/2~inputclkctrl_outclk\,
	portadatain => \inst12|inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \inst12|inst|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst12|inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

\inst12|inst|altsyncram_component|auto_generated|ram_block1a10\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "MEM:inst12|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_06g1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst8|inst1|Q_internal\(1),
	portare => \inst8|inst|Q_internal\(1),
	clk0 => \CLK1/2~inputclkctrl_outclk\,
	portadatain => \inst12|inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \inst12|inst|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst12|inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

\inst12|inst|altsyncram_component|auto_generated|ram_block1a8\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "MEM:inst12|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_06g1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst8|inst1|Q_internal\(1),
	portare => \inst8|inst|Q_internal\(1),
	clk0 => \CLK1/2~inputclkctrl_outclk\,
	portadatain => \inst12|inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \inst12|inst|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst12|inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

\inst12|inst|altsyncram_component|auto_generated|ram_block1a6\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "MEM:inst12|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_06g1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst8|inst1|Q_internal\(1),
	portare => \inst8|inst|Q_internal\(1),
	clk0 => \CLK1/2~inputclkctrl_outclk\,
	portadatain => \inst12|inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \inst12|inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst12|inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

\inst12|inst|altsyncram_component|auto_generated|ram_block1a4\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "MEM:inst12|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_06g1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst8|inst1|Q_internal\(1),
	portare => \inst8|inst|Q_internal\(1),
	clk0 => \CLK1/2~inputclkctrl_outclk\,
	portadatain => \inst12|inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \inst12|inst|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst12|inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

\inst12|inst|altsyncram_component|auto_generated|ram_block1a2\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "MEM:inst12|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_06g1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst8|inst1|Q_internal\(1),
	portare => \inst8|inst|Q_internal\(1),
	clk0 => \CLK1/2~inputclkctrl_outclk\,
	portadatain => \inst12|inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \inst12|inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst12|inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

\inst12|inst|altsyncram_component|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "MEM:inst12|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_06g1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst8|inst1|Q_internal\(1),
	portare => \inst8|inst|Q_internal\(1),
	clk0 => \CLK1/2~inputclkctrl_outclk\,
	portadatain => \inst12|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst12|inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst12|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

\inst13|inst6|Q_internal[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst8|inst5|Q_internal\(31),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst6|Q_internal\(31));

\inst13|inst|Q_internal[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst13|inst|Q_internal[1]~feeder_combout\ = \inst8|inst|Q_internal\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst8|inst|Q_internal\(1),
	combout => \inst13|inst|Q_internal[1]~feeder_combout\);

\inst13|inst|Q_internal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst13|inst|Q_internal[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst|Q_internal\(1));

\inst13|inst7|Q_internal[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst12|inst|altsyncram_component|auto_generated|q_a\(31),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst7|Q_internal\(31));

\inst1|LPM_MUX_component|auto_generated|result_node[31]~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|LPM_MUX_component|auto_generated|result_node[31]~64_combout\ = \inst13|inst|Q_internal\(1) & (\inst13|inst7|Q_internal\(31)) # !\inst13|inst|Q_internal\(1) & \inst13|inst6|Q_internal\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|inst6|Q_internal\(31),
	datab => \inst13|inst|Q_internal\(1),
	datac => \inst13|inst7|Q_internal\(31),
	combout => \inst1|LPM_MUX_component|auto_generated|result_node[31]~64_combout\);

\inst13|inst6|Q_internal[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst8|inst5|Q_internal\(30),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst6|Q_internal\(30));

\inst13|inst7|Q_internal[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst12|inst|altsyncram_component|auto_generated|q_a\(30),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst7|Q_internal\(30));

\inst1|LPM_MUX_component|auto_generated|result_node[30]~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|LPM_MUX_component|auto_generated|result_node[30]~65_combout\ = \inst13|inst|Q_internal\(1) & (\inst13|inst7|Q_internal\(30)) # !\inst13|inst|Q_internal\(1) & \inst13|inst6|Q_internal\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|inst6|Q_internal\(30),
	datab => \inst13|inst|Q_internal\(1),
	datac => \inst13|inst7|Q_internal\(30),
	combout => \inst1|LPM_MUX_component|auto_generated|result_node[30]~65_combout\);

\inst13|inst6|Q_internal[29]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst13|inst6|Q_internal[29]~feeder_combout\ = \inst8|inst5|Q_internal\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst8|inst5|Q_internal\(29),
	combout => \inst13|inst6|Q_internal[29]~feeder_combout\);

\inst13|inst6|Q_internal[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst13|inst6|Q_internal[29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst6|Q_internal\(29));

\inst13|inst7|Q_internal[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst12|inst|altsyncram_component|auto_generated|q_a\(29),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst7|Q_internal\(29));

\inst1|LPM_MUX_component|auto_generated|result_node[29]~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|LPM_MUX_component|auto_generated|result_node[29]~66_combout\ = \inst13|inst|Q_internal\(1) & (\inst13|inst7|Q_internal\(29)) # !\inst13|inst|Q_internal\(1) & \inst13|inst6|Q_internal\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst13|inst6|Q_internal\(29),
	datac => \inst13|inst7|Q_internal\(29),
	datad => \inst13|inst|Q_internal\(1),
	combout => \inst1|LPM_MUX_component|auto_generated|result_node[29]~66_combout\);

\inst13|inst7|Q_internal[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst12|inst|altsyncram_component|auto_generated|q_a\(28),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst7|Q_internal\(28));

\inst13|inst6|Q_internal[28]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst13|inst6|Q_internal[28]~feeder_combout\ = \inst8|inst5|Q_internal\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst8|inst5|Q_internal\(28),
	combout => \inst13|inst6|Q_internal[28]~feeder_combout\);

\inst13|inst6|Q_internal[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst13|inst6|Q_internal[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst6|Q_internal\(28));

\inst1|LPM_MUX_component|auto_generated|result_node[28]~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|LPM_MUX_component|auto_generated|result_node[28]~67_combout\ = \inst13|inst|Q_internal\(1) & \inst13|inst7|Q_internal\(28) # !\inst13|inst|Q_internal\(1) & (\inst13|inst6|Q_internal\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|inst|Q_internal\(1),
	datac => \inst13|inst7|Q_internal\(28),
	datad => \inst13|inst6|Q_internal\(28),
	combout => \inst1|LPM_MUX_component|auto_generated|result_node[28]~67_combout\);

\inst13|inst7|Q_internal[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst12|inst|altsyncram_component|auto_generated|q_a\(27),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst7|Q_internal\(27));

\inst13|inst6|Q_internal[27]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst13|inst6|Q_internal[27]~feeder_combout\ = \inst8|inst5|Q_internal\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst8|inst5|Q_internal\(27),
	combout => \inst13|inst6|Q_internal[27]~feeder_combout\);

\inst13|inst6|Q_internal[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst13|inst6|Q_internal[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst6|Q_internal\(27));

\inst1|LPM_MUX_component|auto_generated|result_node[27]~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|LPM_MUX_component|auto_generated|result_node[27]~68_combout\ = \inst13|inst|Q_internal\(1) & \inst13|inst7|Q_internal\(27) # !\inst13|inst|Q_internal\(1) & (\inst13|inst6|Q_internal\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|inst|Q_internal\(1),
	datac => \inst13|inst7|Q_internal\(27),
	datad => \inst13|inst6|Q_internal\(27),
	combout => \inst1|LPM_MUX_component|auto_generated|result_node[27]~68_combout\);

\inst13|inst6|Q_internal[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst8|inst5|Q_internal\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst6|Q_internal\(26));

\inst13|inst7|Q_internal[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst12|inst|altsyncram_component|auto_generated|q_a\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst7|Q_internal\(26));

\inst1|LPM_MUX_component|auto_generated|result_node[26]~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|LPM_MUX_component|auto_generated|result_node[26]~69_combout\ = \inst13|inst|Q_internal\(1) & (\inst13|inst7|Q_internal\(26)) # !\inst13|inst|Q_internal\(1) & \inst13|inst6|Q_internal\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|inst6|Q_internal\(26),
	datac => \inst13|inst7|Q_internal\(26),
	datad => \inst13|inst|Q_internal\(1),
	combout => \inst1|LPM_MUX_component|auto_generated|result_node[26]~69_combout\);

\inst13|inst6|Q_internal[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst8|inst5|Q_internal\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst6|Q_internal\(25));

\inst13|inst7|Q_internal[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst12|inst|altsyncram_component|auto_generated|q_a\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst7|Q_internal\(25));

\inst1|LPM_MUX_component|auto_generated|result_node[25]~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|LPM_MUX_component|auto_generated|result_node[25]~70_combout\ = \inst13|inst|Q_internal\(1) & (\inst13|inst7|Q_internal\(25)) # !\inst13|inst|Q_internal\(1) & \inst13|inst6|Q_internal\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|inst6|Q_internal\(25),
	datac => \inst13|inst7|Q_internal\(25),
	datad => \inst13|inst|Q_internal\(1),
	combout => \inst1|LPM_MUX_component|auto_generated|result_node[25]~70_combout\);

\inst13|inst6|Q_internal[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst8|inst5|Q_internal\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst6|Q_internal\(24));

\inst13|inst7|Q_internal[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst12|inst|altsyncram_component|auto_generated|q_a\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst7|Q_internal\(24));

\inst1|LPM_MUX_component|auto_generated|result_node[24]~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|LPM_MUX_component|auto_generated|result_node[24]~71_combout\ = \inst13|inst|Q_internal\(1) & (\inst13|inst7|Q_internal\(24)) # !\inst13|inst|Q_internal\(1) & \inst13|inst6|Q_internal\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst13|inst6|Q_internal\(24),
	datac => \inst13|inst7|Q_internal\(24),
	datad => \inst13|inst|Q_internal\(1),
	combout => \inst1|LPM_MUX_component|auto_generated|result_node[24]~71_combout\);

\inst13|inst6|Q_internal[23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst13|inst6|Q_internal[23]~feeder_combout\ = \inst8|inst5|Q_internal\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst8|inst5|Q_internal\(23),
	combout => \inst13|inst6|Q_internal[23]~feeder_combout\);

\inst13|inst6|Q_internal[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst13|inst6|Q_internal[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst6|Q_internal\(23));

\inst13|inst7|Q_internal[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst12|inst|altsyncram_component|auto_generated|q_a\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst7|Q_internal\(23));

\inst1|LPM_MUX_component|auto_generated|result_node[23]~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|LPM_MUX_component|auto_generated|result_node[23]~72_combout\ = \inst13|inst|Q_internal\(1) & (\inst13|inst7|Q_internal\(23)) # !\inst13|inst|Q_internal\(1) & \inst13|inst6|Q_internal\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|inst6|Q_internal\(23),
	datab => \inst13|inst|Q_internal\(1),
	datac => \inst13|inst7|Q_internal\(23),
	combout => \inst1|LPM_MUX_component|auto_generated|result_node[23]~72_combout\);

\inst13|inst6|Q_internal[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst8|inst5|Q_internal\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst6|Q_internal\(22));

\inst13|inst7|Q_internal[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst12|inst|altsyncram_component|auto_generated|q_a\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst7|Q_internal\(22));

\inst1|LPM_MUX_component|auto_generated|result_node[22]~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|LPM_MUX_component|auto_generated|result_node[22]~73_combout\ = \inst13|inst|Q_internal\(1) & (\inst13|inst7|Q_internal\(22)) # !\inst13|inst|Q_internal\(1) & \inst13|inst6|Q_internal\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst13|inst6|Q_internal\(22),
	datac => \inst13|inst7|Q_internal\(22),
	datad => \inst13|inst|Q_internal\(1),
	combout => \inst1|LPM_MUX_component|auto_generated|result_node[22]~73_combout\);

\inst13|inst7|Q_internal[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst12|inst|altsyncram_component|auto_generated|q_a\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst7|Q_internal\(21));

\inst13|inst6|Q_internal[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst8|inst5|Q_internal\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst6|Q_internal\(21));

\inst1|LPM_MUX_component|auto_generated|result_node[21]~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|LPM_MUX_component|auto_generated|result_node[21]~74_combout\ = \inst13|inst|Q_internal\(1) & \inst13|inst7|Q_internal\(21) # !\inst13|inst|Q_internal\(1) & (\inst13|inst6|Q_internal\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|inst|Q_internal\(1),
	datac => \inst13|inst7|Q_internal\(21),
	datad => \inst13|inst6|Q_internal\(21),
	combout => \inst1|LPM_MUX_component|auto_generated|result_node[21]~74_combout\);

\inst13|inst6|Q_internal[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst8|inst5|Q_internal\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst6|Q_internal\(20));

\inst13|inst7|Q_internal[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst12|inst|altsyncram_component|auto_generated|q_a\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst7|Q_internal\(20));

\inst1|LPM_MUX_component|auto_generated|result_node[20]~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|LPM_MUX_component|auto_generated|result_node[20]~75_combout\ = \inst13|inst|Q_internal\(1) & (\inst13|inst7|Q_internal\(20)) # !\inst13|inst|Q_internal\(1) & \inst13|inst6|Q_internal\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|inst6|Q_internal\(20),
	datac => \inst13|inst7|Q_internal\(20),
	datad => \inst13|inst|Q_internal\(1),
	combout => \inst1|LPM_MUX_component|auto_generated|result_node[20]~75_combout\);

\inst13|inst6|Q_internal[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst8|inst5|Q_internal\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst6|Q_internal\(19));

\inst13|inst7|Q_internal[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst12|inst|altsyncram_component|auto_generated|q_a\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst7|Q_internal\(19));

\inst1|LPM_MUX_component|auto_generated|result_node[19]~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|LPM_MUX_component|auto_generated|result_node[19]~76_combout\ = \inst13|inst|Q_internal\(1) & (\inst13|inst7|Q_internal\(19)) # !\inst13|inst|Q_internal\(1) & \inst13|inst6|Q_internal\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|inst6|Q_internal\(19),
	datac => \inst13|inst7|Q_internal\(19),
	datad => \inst13|inst|Q_internal\(1),
	combout => \inst1|LPM_MUX_component|auto_generated|result_node[19]~76_combout\);

\inst13|inst6|Q_internal[18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst13|inst6|Q_internal[18]~feeder_combout\ = \inst8|inst5|Q_internal\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst8|inst5|Q_internal\(18),
	combout => \inst13|inst6|Q_internal[18]~feeder_combout\);

\inst13|inst6|Q_internal[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst13|inst6|Q_internal[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst6|Q_internal\(18));

\inst13|inst7|Q_internal[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst12|inst|altsyncram_component|auto_generated|q_a\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst7|Q_internal\(18));

\inst1|LPM_MUX_component|auto_generated|result_node[18]~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|LPM_MUX_component|auto_generated|result_node[18]~77_combout\ = \inst13|inst|Q_internal\(1) & (\inst13|inst7|Q_internal\(18)) # !\inst13|inst|Q_internal\(1) & \inst13|inst6|Q_internal\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|inst6|Q_internal\(18),
	datac => \inst13|inst7|Q_internal\(18),
	datad => \inst13|inst|Q_internal\(1),
	combout => \inst1|LPM_MUX_component|auto_generated|result_node[18]~77_combout\);

\inst13|inst6|Q_internal[17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst13|inst6|Q_internal[17]~feeder_combout\ = \inst8|inst5|Q_internal\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst8|inst5|Q_internal\(17),
	combout => \inst13|inst6|Q_internal[17]~feeder_combout\);

\inst13|inst6|Q_internal[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst13|inst6|Q_internal[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst6|Q_internal\(17));

\inst13|inst7|Q_internal[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst12|inst|altsyncram_component|auto_generated|q_a\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst7|Q_internal\(17));

\inst1|LPM_MUX_component|auto_generated|result_node[17]~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|LPM_MUX_component|auto_generated|result_node[17]~78_combout\ = \inst13|inst|Q_internal\(1) & (\inst13|inst7|Q_internal\(17)) # !\inst13|inst|Q_internal\(1) & \inst13|inst6|Q_internal\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|inst6|Q_internal\(17),
	datac => \inst13|inst7|Q_internal\(17),
	datad => \inst13|inst|Q_internal\(1),
	combout => \inst1|LPM_MUX_component|auto_generated|result_node[17]~78_combout\);

\inst13|inst7|Q_internal[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst12|inst|altsyncram_component|auto_generated|q_a\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst7|Q_internal\(16));

\inst13|inst6|Q_internal[16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst13|inst6|Q_internal[16]~feeder_combout\ = \inst8|inst5|Q_internal\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst8|inst5|Q_internal\(16),
	combout => \inst13|inst6|Q_internal[16]~feeder_combout\);

\inst13|inst6|Q_internal[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst13|inst6|Q_internal[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst6|Q_internal\(16));

\inst1|LPM_MUX_component|auto_generated|result_node[16]~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|LPM_MUX_component|auto_generated|result_node[16]~79_combout\ = \inst13|inst|Q_internal\(1) & \inst13|inst7|Q_internal\(16) # !\inst13|inst|Q_internal\(1) & (\inst13|inst6|Q_internal\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst13|inst|Q_internal\(1),
	datac => \inst13|inst7|Q_internal\(16),
	datad => \inst13|inst6|Q_internal\(16),
	combout => \inst1|LPM_MUX_component|auto_generated|result_node[16]~79_combout\);

\inst13|inst7|Q_internal[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst12|inst|altsyncram_component|auto_generated|q_a\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst7|Q_internal\(15));

\inst13|inst6|Q_internal[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst13|inst6|Q_internal[15]~feeder_combout\ = \inst8|inst5|Q_internal\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst8|inst5|Q_internal\(15),
	combout => \inst13|inst6|Q_internal[15]~feeder_combout\);

\inst13|inst6|Q_internal[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst13|inst6|Q_internal[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst6|Q_internal\(15));

\inst1|LPM_MUX_component|auto_generated|result_node[15]~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|LPM_MUX_component|auto_generated|result_node[15]~80_combout\ = \inst13|inst|Q_internal\(1) & \inst13|inst7|Q_internal\(15) # !\inst13|inst|Q_internal\(1) & (\inst13|inst6|Q_internal\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|inst|Q_internal\(1),
	datac => \inst13|inst7|Q_internal\(15),
	datad => \inst13|inst6|Q_internal\(15),
	combout => \inst1|LPM_MUX_component|auto_generated|result_node[15]~80_combout\);

\inst13|inst7|Q_internal[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst12|inst|altsyncram_component|auto_generated|q_a\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst7|Q_internal\(14));

\inst13|inst6|Q_internal[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst8|inst5|Q_internal\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst6|Q_internal\(14));

\inst1|LPM_MUX_component|auto_generated|result_node[14]~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|LPM_MUX_component|auto_generated|result_node[14]~81_combout\ = \inst13|inst|Q_internal\(1) & \inst13|inst7|Q_internal\(14) # !\inst13|inst|Q_internal\(1) & (\inst13|inst6|Q_internal\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|inst|Q_internal\(1),
	datac => \inst13|inst7|Q_internal\(14),
	datad => \inst13|inst6|Q_internal\(14),
	combout => \inst1|LPM_MUX_component|auto_generated|result_node[14]~81_combout\);

\inst13|inst7|Q_internal[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst12|inst|altsyncram_component|auto_generated|q_a\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst7|Q_internal\(13));

\inst13|inst6|Q_internal[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst13|inst6|Q_internal[13]~feeder_combout\ = \inst8|inst5|Q_internal\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst8|inst5|Q_internal\(13),
	combout => \inst13|inst6|Q_internal[13]~feeder_combout\);

\inst13|inst6|Q_internal[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst13|inst6|Q_internal[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst6|Q_internal\(13));

\inst1|LPM_MUX_component|auto_generated|result_node[13]~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|LPM_MUX_component|auto_generated|result_node[13]~82_combout\ = \inst13|inst|Q_internal\(1) & \inst13|inst7|Q_internal\(13) # !\inst13|inst|Q_internal\(1) & (\inst13|inst6|Q_internal\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst13|inst|Q_internal\(1),
	datac => \inst13|inst7|Q_internal\(13),
	datad => \inst13|inst6|Q_internal\(13),
	combout => \inst1|LPM_MUX_component|auto_generated|result_node[13]~82_combout\);

\inst13|inst7|Q_internal[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst12|inst|altsyncram_component|auto_generated|q_a\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst7|Q_internal\(12));

\inst13|inst6|Q_internal[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst13|inst6|Q_internal[12]~feeder_combout\ = \inst8|inst5|Q_internal\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst8|inst5|Q_internal\(12),
	combout => \inst13|inst6|Q_internal[12]~feeder_combout\);

\inst13|inst6|Q_internal[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst13|inst6|Q_internal[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst6|Q_internal\(12));

\inst1|LPM_MUX_component|auto_generated|result_node[12]~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|LPM_MUX_component|auto_generated|result_node[12]~83_combout\ = \inst13|inst|Q_internal\(1) & \inst13|inst7|Q_internal\(12) # !\inst13|inst|Q_internal\(1) & (\inst13|inst6|Q_internal\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst13|inst|Q_internal\(1),
	datac => \inst13|inst7|Q_internal\(12),
	datad => \inst13|inst6|Q_internal\(12),
	combout => \inst1|LPM_MUX_component|auto_generated|result_node[12]~83_combout\);

\inst13|inst6|Q_internal[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst13|inst6|Q_internal[11]~feeder_combout\ = \inst8|inst5|Q_internal\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst8|inst5|Q_internal\(11),
	combout => \inst13|inst6|Q_internal[11]~feeder_combout\);

\inst13|inst6|Q_internal[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst13|inst6|Q_internal[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst6|Q_internal\(11));

\inst13|inst7|Q_internal[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst12|inst|altsyncram_component|auto_generated|q_a\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst7|Q_internal\(11));

\inst1|LPM_MUX_component|auto_generated|result_node[11]~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|LPM_MUX_component|auto_generated|result_node[11]~84_combout\ = \inst13|inst|Q_internal\(1) & (\inst13|inst7|Q_internal\(11)) # !\inst13|inst|Q_internal\(1) & \inst13|inst6|Q_internal\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|inst6|Q_internal\(11),
	datab => \inst13|inst|Q_internal\(1),
	datac => \inst13|inst7|Q_internal\(11),
	combout => \inst1|LPM_MUX_component|auto_generated|result_node[11]~84_combout\);

\inst13|inst6|Q_internal[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst13|inst6|Q_internal[10]~feeder_combout\ = \inst8|inst5|Q_internal\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst8|inst5|Q_internal\(10),
	combout => \inst13|inst6|Q_internal[10]~feeder_combout\);

\inst13|inst6|Q_internal[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst13|inst6|Q_internal[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst6|Q_internal\(10));

\inst13|inst7|Q_internal[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst12|inst|altsyncram_component|auto_generated|q_a\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst7|Q_internal\(10));

\inst1|LPM_MUX_component|auto_generated|result_node[10]~85\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|LPM_MUX_component|auto_generated|result_node[10]~85_combout\ = \inst13|inst|Q_internal\(1) & (\inst13|inst7|Q_internal\(10)) # !\inst13|inst|Q_internal\(1) & \inst13|inst6|Q_internal\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|inst6|Q_internal\(10),
	datab => \inst13|inst|Q_internal\(1),
	datac => \inst13|inst7|Q_internal\(10),
	combout => \inst1|LPM_MUX_component|auto_generated|result_node[10]~85_combout\);

\inst13|inst7|Q_internal[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst12|inst|altsyncram_component|auto_generated|q_a\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst7|Q_internal\(9));

\inst13|inst6|Q_internal[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst13|inst6|Q_internal[9]~feeder_combout\ = \inst8|inst5|Q_internal\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst8|inst5|Q_internal\(9),
	combout => \inst13|inst6|Q_internal[9]~feeder_combout\);

\inst13|inst6|Q_internal[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst13|inst6|Q_internal[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst6|Q_internal\(9));

\inst1|LPM_MUX_component|auto_generated|result_node[9]~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|LPM_MUX_component|auto_generated|result_node[9]~86_combout\ = \inst13|inst|Q_internal\(1) & \inst13|inst7|Q_internal\(9) # !\inst13|inst|Q_internal\(1) & (\inst13|inst6|Q_internal\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst13|inst|Q_internal\(1),
	datac => \inst13|inst7|Q_internal\(9),
	datad => \inst13|inst6|Q_internal\(9),
	combout => \inst1|LPM_MUX_component|auto_generated|result_node[9]~86_combout\);

\inst13|inst6|Q_internal[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst13|inst6|Q_internal[8]~feeder_combout\ = \inst8|inst5|Q_internal\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst8|inst5|Q_internal\(8),
	combout => \inst13|inst6|Q_internal[8]~feeder_combout\);

\inst13|inst6|Q_internal[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst13|inst6|Q_internal[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst6|Q_internal\(8));

\inst13|inst7|Q_internal[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst12|inst|altsyncram_component|auto_generated|q_a\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst7|Q_internal\(8));

\inst1|LPM_MUX_component|auto_generated|result_node[8]~87\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|LPM_MUX_component|auto_generated|result_node[8]~87_combout\ = \inst13|inst|Q_internal\(1) & (\inst13|inst7|Q_internal\(8)) # !\inst13|inst|Q_internal\(1) & \inst13|inst6|Q_internal\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst13|inst6|Q_internal\(8),
	datac => \inst13|inst7|Q_internal\(8),
	datad => \inst13|inst|Q_internal\(1),
	combout => \inst1|LPM_MUX_component|auto_generated|result_node[8]~87_combout\);

\inst13|inst7|Q_internal[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst12|inst|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst7|Q_internal\(7));

\inst13|inst6|Q_internal[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst13|inst6|Q_internal[7]~feeder_combout\ = \inst8|inst5|Q_internal\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst8|inst5|Q_internal\(7),
	combout => \inst13|inst6|Q_internal[7]~feeder_combout\);

\inst13|inst6|Q_internal[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst13|inst6|Q_internal[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst6|Q_internal\(7));

\inst1|LPM_MUX_component|auto_generated|result_node[7]~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|LPM_MUX_component|auto_generated|result_node[7]~88_combout\ = \inst13|inst|Q_internal\(1) & \inst13|inst7|Q_internal\(7) # !\inst13|inst|Q_internal\(1) & (\inst13|inst6|Q_internal\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst13|inst|Q_internal\(1),
	datac => \inst13|inst7|Q_internal\(7),
	datad => \inst13|inst6|Q_internal\(7),
	combout => \inst1|LPM_MUX_component|auto_generated|result_node[7]~88_combout\);

\inst13|inst6|Q_internal[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst13|inst6|Q_internal[6]~feeder_combout\ = \inst8|inst5|Q_internal\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst8|inst5|Q_internal\(6),
	combout => \inst13|inst6|Q_internal[6]~feeder_combout\);

\inst13|inst6|Q_internal[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst13|inst6|Q_internal[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst6|Q_internal\(6));

\inst13|inst7|Q_internal[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst12|inst|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst7|Q_internal\(6));

\inst1|LPM_MUX_component|auto_generated|result_node[6]~89\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|LPM_MUX_component|auto_generated|result_node[6]~89_combout\ = \inst13|inst|Q_internal\(1) & (\inst13|inst7|Q_internal\(6)) # !\inst13|inst|Q_internal\(1) & \inst13|inst6|Q_internal\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|inst6|Q_internal\(6),
	datab => \inst13|inst|Q_internal\(1),
	datac => \inst13|inst7|Q_internal\(6),
	combout => \inst1|LPM_MUX_component|auto_generated|result_node[6]~89_combout\);

\inst13|inst7|Q_internal[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst12|inst|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst7|Q_internal\(5));

\inst13|inst6|Q_internal[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst13|inst6|Q_internal[5]~feeder_combout\ = \inst8|inst5|Q_internal\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst8|inst5|Q_internal\(5),
	combout => \inst13|inst6|Q_internal[5]~feeder_combout\);

\inst13|inst6|Q_internal[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst13|inst6|Q_internal[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst6|Q_internal\(5));

\inst1|LPM_MUX_component|auto_generated|result_node[5]~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|LPM_MUX_component|auto_generated|result_node[5]~90_combout\ = \inst13|inst|Q_internal\(1) & \inst13|inst7|Q_internal\(5) # !\inst13|inst|Q_internal\(1) & (\inst13|inst6|Q_internal\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst13|inst|Q_internal\(1),
	datac => \inst13|inst7|Q_internal\(5),
	datad => \inst13|inst6|Q_internal\(5),
	combout => \inst1|LPM_MUX_component|auto_generated|result_node[5]~90_combout\);

\inst13|inst7|Q_internal[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst12|inst|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst7|Q_internal\(4));

\inst13|inst6|Q_internal[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst13|inst6|Q_internal[4]~feeder_combout\ = \inst8|inst5|Q_internal\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst8|inst5|Q_internal\(4),
	combout => \inst13|inst6|Q_internal[4]~feeder_combout\);

\inst13|inst6|Q_internal[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst13|inst6|Q_internal[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst6|Q_internal\(4));

\inst1|LPM_MUX_component|auto_generated|result_node[4]~91\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|LPM_MUX_component|auto_generated|result_node[4]~91_combout\ = \inst13|inst|Q_internal\(1) & \inst13|inst7|Q_internal\(4) # !\inst13|inst|Q_internal\(1) & (\inst13|inst6|Q_internal\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst13|inst|Q_internal\(1),
	datac => \inst13|inst7|Q_internal\(4),
	datad => \inst13|inst6|Q_internal\(4),
	combout => \inst1|LPM_MUX_component|auto_generated|result_node[4]~91_combout\);

\inst13|inst7|Q_internal[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst12|inst|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst7|Q_internal\(3));

\inst13|inst6|Q_internal[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst13|inst6|Q_internal[3]~feeder_combout\ = \inst8|inst5|Q_internal\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst8|inst5|Q_internal\(3),
	combout => \inst13|inst6|Q_internal[3]~feeder_combout\);

\inst13|inst6|Q_internal[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst13|inst6|Q_internal[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst6|Q_internal\(3));

\inst1|LPM_MUX_component|auto_generated|result_node[3]~92\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|LPM_MUX_component|auto_generated|result_node[3]~92_combout\ = \inst13|inst|Q_internal\(1) & \inst13|inst7|Q_internal\(3) # !\inst13|inst|Q_internal\(1) & (\inst13|inst6|Q_internal\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst13|inst|Q_internal\(1),
	datac => \inst13|inst7|Q_internal\(3),
	datad => \inst13|inst6|Q_internal\(3),
	combout => \inst1|LPM_MUX_component|auto_generated|result_node[3]~92_combout\);

\inst13|inst7|Q_internal[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst12|inst|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst7|Q_internal\(2));

\inst13|inst6|Q_internal[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst13|inst6|Q_internal[2]~feeder_combout\ = \inst8|inst5|Q_internal\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst8|inst5|Q_internal\(2),
	combout => \inst13|inst6|Q_internal[2]~feeder_combout\);

\inst13|inst6|Q_internal[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst13|inst6|Q_internal[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst6|Q_internal\(2));

\inst1|LPM_MUX_component|auto_generated|result_node[2]~93\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|LPM_MUX_component|auto_generated|result_node[2]~93_combout\ = \inst13|inst|Q_internal\(1) & \inst13|inst7|Q_internal\(2) # !\inst13|inst|Q_internal\(1) & (\inst13|inst6|Q_internal\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst13|inst|Q_internal\(1),
	datac => \inst13|inst7|Q_internal\(2),
	datad => \inst13|inst6|Q_internal\(2),
	combout => \inst1|LPM_MUX_component|auto_generated|result_node[2]~93_combout\);

\inst13|inst6|Q_internal[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst13|inst6|Q_internal[1]~feeder_combout\ = \inst8|inst5|Q_internal\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst8|inst5|Q_internal\(1),
	combout => \inst13|inst6|Q_internal[1]~feeder_combout\);

\inst13|inst6|Q_internal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst13|inst6|Q_internal[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst6|Q_internal\(1));

\inst13|inst7|Q_internal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst12|inst|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst7|Q_internal\(1));

\inst1|LPM_MUX_component|auto_generated|result_node[1]~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|LPM_MUX_component|auto_generated|result_node[1]~94_combout\ = \inst13|inst|Q_internal\(1) & (\inst13|inst7|Q_internal\(1)) # !\inst13|inst|Q_internal\(1) & \inst13|inst6|Q_internal\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|inst6|Q_internal\(1),
	datab => \inst13|inst|Q_internal\(1),
	datac => \inst13|inst7|Q_internal\(1),
	combout => \inst1|LPM_MUX_component|auto_generated|result_node[1]~94_combout\);

\inst13|inst7|Q_internal[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst13|inst7|Q_internal[0]~feeder_combout\ = \inst12|inst|altsyncram_component|auto_generated|q_a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst12|inst|altsyncram_component|auto_generated|q_a\(0),
	combout => \inst13|inst7|Q_internal[0]~feeder_combout\);

\inst13|inst7|Q_internal[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst13|inst7|Q_internal[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst7|Q_internal\(0));

\inst13|inst6|Q_internal[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst8|inst5|Q_internal\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|inst6|Q_internal\(0));

\inst1|LPM_MUX_component|auto_generated|result_node[0]~95\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|LPM_MUX_component|auto_generated|result_node[0]~95_combout\ = \inst13|inst|Q_internal\(1) & \inst13|inst7|Q_internal\(0) # !\inst13|inst|Q_internal\(1) & (\inst13|inst6|Q_internal\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|inst7|Q_internal\(0),
	datab => \inst13|inst|Q_internal\(1),
	datac => \inst13|inst6|Q_internal\(0),
	combout => \inst1|LPM_MUX_component|auto_generated|result_node[0]~95_combout\);

ww_C0 <= \C0~output_o\;

ww_count(3) <= \count[3]~output_o\;

ww_count(2) <= \count[2]~output_o\;

ww_count(1) <= \count[1]~output_o\;

ww_count(0) <= \count[0]~output_o\;

\ww_EX/MEM_ADDR\(31) <= \EX/MEM_ADDR[31]~output_o\;

\ww_EX/MEM_ADDR\(30) <= \EX/MEM_ADDR[30]~output_o\;

\ww_EX/MEM_ADDR\(29) <= \EX/MEM_ADDR[29]~output_o\;

\ww_EX/MEM_ADDR\(28) <= \EX/MEM_ADDR[28]~output_o\;

\ww_EX/MEM_ADDR\(27) <= \EX/MEM_ADDR[27]~output_o\;

\ww_EX/MEM_ADDR\(26) <= \EX/MEM_ADDR[26]~output_o\;

\ww_EX/MEM_ADDR\(25) <= \EX/MEM_ADDR[25]~output_o\;

\ww_EX/MEM_ADDR\(24) <= \EX/MEM_ADDR[24]~output_o\;

\ww_EX/MEM_ADDR\(23) <= \EX/MEM_ADDR[23]~output_o\;

\ww_EX/MEM_ADDR\(22) <= \EX/MEM_ADDR[22]~output_o\;

\ww_EX/MEM_ADDR\(21) <= \EX/MEM_ADDR[21]~output_o\;

\ww_EX/MEM_ADDR\(20) <= \EX/MEM_ADDR[20]~output_o\;

\ww_EX/MEM_ADDR\(19) <= \EX/MEM_ADDR[19]~output_o\;

\ww_EX/MEM_ADDR\(18) <= \EX/MEM_ADDR[18]~output_o\;

\ww_EX/MEM_ADDR\(17) <= \EX/MEM_ADDR[17]~output_o\;

\ww_EX/MEM_ADDR\(16) <= \EX/MEM_ADDR[16]~output_o\;

\ww_EX/MEM_ADDR\(15) <= \EX/MEM_ADDR[15]~output_o\;

\ww_EX/MEM_ADDR\(14) <= \EX/MEM_ADDR[14]~output_o\;

\ww_EX/MEM_ADDR\(13) <= \EX/MEM_ADDR[13]~output_o\;

\ww_EX/MEM_ADDR\(12) <= \EX/MEM_ADDR[12]~output_o\;

\ww_EX/MEM_ADDR\(11) <= \EX/MEM_ADDR[11]~output_o\;

\ww_EX/MEM_ADDR\(10) <= \EX/MEM_ADDR[10]~output_o\;

\ww_EX/MEM_ADDR\(9) <= \EX/MEM_ADDR[9]~output_o\;

\ww_EX/MEM_ADDR\(8) <= \EX/MEM_ADDR[8]~output_o\;

\ww_EX/MEM_ADDR\(7) <= \EX/MEM_ADDR[7]~output_o\;

\ww_EX/MEM_ADDR\(6) <= \EX/MEM_ADDR[6]~output_o\;

\ww_EX/MEM_ADDR\(5) <= \EX/MEM_ADDR[5]~output_o\;

\ww_EX/MEM_ADDR\(4) <= \EX/MEM_ADDR[4]~output_o\;

\ww_EX/MEM_ADDR\(3) <= \EX/MEM_ADDR[3]~output_o\;

\ww_EX/MEM_ADDR\(2) <= \EX/MEM_ADDR[2]~output_o\;

\ww_EX/MEM_ADDR\(1) <= \EX/MEM_ADDR[1]~output_o\;

\ww_EX/MEM_ADDR\(0) <= \EX/MEM_ADDR[0]~output_o\;

\ww_EX/MEM_DATA\(31) <= \EX/MEM_DATA[31]~output_o\;

\ww_EX/MEM_DATA\(30) <= \EX/MEM_DATA[30]~output_o\;

\ww_EX/MEM_DATA\(29) <= \EX/MEM_DATA[29]~output_o\;

\ww_EX/MEM_DATA\(28) <= \EX/MEM_DATA[28]~output_o\;

\ww_EX/MEM_DATA\(27) <= \EX/MEM_DATA[27]~output_o\;

\ww_EX/MEM_DATA\(26) <= \EX/MEM_DATA[26]~output_o\;

\ww_EX/MEM_DATA\(25) <= \EX/MEM_DATA[25]~output_o\;

\ww_EX/MEM_DATA\(24) <= \EX/MEM_DATA[24]~output_o\;

\ww_EX/MEM_DATA\(23) <= \EX/MEM_DATA[23]~output_o\;

\ww_EX/MEM_DATA\(22) <= \EX/MEM_DATA[22]~output_o\;

\ww_EX/MEM_DATA\(21) <= \EX/MEM_DATA[21]~output_o\;

\ww_EX/MEM_DATA\(20) <= \EX/MEM_DATA[20]~output_o\;

\ww_EX/MEM_DATA\(19) <= \EX/MEM_DATA[19]~output_o\;

\ww_EX/MEM_DATA\(18) <= \EX/MEM_DATA[18]~output_o\;

\ww_EX/MEM_DATA\(17) <= \EX/MEM_DATA[17]~output_o\;

\ww_EX/MEM_DATA\(16) <= \EX/MEM_DATA[16]~output_o\;

\ww_EX/MEM_DATA\(15) <= \EX/MEM_DATA[15]~output_o\;

\ww_EX/MEM_DATA\(14) <= \EX/MEM_DATA[14]~output_o\;

\ww_EX/MEM_DATA\(13) <= \EX/MEM_DATA[13]~output_o\;

\ww_EX/MEM_DATA\(12) <= \EX/MEM_DATA[12]~output_o\;

\ww_EX/MEM_DATA\(11) <= \EX/MEM_DATA[11]~output_o\;

\ww_EX/MEM_DATA\(10) <= \EX/MEM_DATA[10]~output_o\;

\ww_EX/MEM_DATA\(9) <= \EX/MEM_DATA[9]~output_o\;

\ww_EX/MEM_DATA\(8) <= \EX/MEM_DATA[8]~output_o\;

\ww_EX/MEM_DATA\(7) <= \EX/MEM_DATA[7]~output_o\;

\ww_EX/MEM_DATA\(6) <= \EX/MEM_DATA[6]~output_o\;

\ww_EX/MEM_DATA\(5) <= \EX/MEM_DATA[5]~output_o\;

\ww_EX/MEM_DATA\(4) <= \EX/MEM_DATA[4]~output_o\;

\ww_EX/MEM_DATA\(3) <= \EX/MEM_DATA[3]~output_o\;

\ww_EX/MEM_DATA\(2) <= \EX/MEM_DATA[2]~output_o\;

\ww_EX/MEM_DATA\(1) <= \EX/MEM_DATA[1]~output_o\;

\ww_EX/MEM_DATA\(0) <= \EX/MEM_DATA[0]~output_o\;

ww_EX_READ_DATA(31) <= \EX_READ_DATA[31]~output_o\;

ww_EX_READ_DATA(30) <= \EX_READ_DATA[30]~output_o\;

ww_EX_READ_DATA(29) <= \EX_READ_DATA[29]~output_o\;

ww_EX_READ_DATA(28) <= \EX_READ_DATA[28]~output_o\;

ww_EX_READ_DATA(27) <= \EX_READ_DATA[27]~output_o\;

ww_EX_READ_DATA(26) <= \EX_READ_DATA[26]~output_o\;

ww_EX_READ_DATA(25) <= \EX_READ_DATA[25]~output_o\;

ww_EX_READ_DATA(24) <= \EX_READ_DATA[24]~output_o\;

ww_EX_READ_DATA(23) <= \EX_READ_DATA[23]~output_o\;

ww_EX_READ_DATA(22) <= \EX_READ_DATA[22]~output_o\;

ww_EX_READ_DATA(21) <= \EX_READ_DATA[21]~output_o\;

ww_EX_READ_DATA(20) <= \EX_READ_DATA[20]~output_o\;

ww_EX_READ_DATA(19) <= \EX_READ_DATA[19]~output_o\;

ww_EX_READ_DATA(18) <= \EX_READ_DATA[18]~output_o\;

ww_EX_READ_DATA(17) <= \EX_READ_DATA[17]~output_o\;

ww_EX_READ_DATA(16) <= \EX_READ_DATA[16]~output_o\;

ww_EX_READ_DATA(15) <= \EX_READ_DATA[15]~output_o\;

ww_EX_READ_DATA(14) <= \EX_READ_DATA[14]~output_o\;

ww_EX_READ_DATA(13) <= \EX_READ_DATA[13]~output_o\;

ww_EX_READ_DATA(12) <= \EX_READ_DATA[12]~output_o\;

ww_EX_READ_DATA(11) <= \EX_READ_DATA[11]~output_o\;

ww_EX_READ_DATA(10) <= \EX_READ_DATA[10]~output_o\;

ww_EX_READ_DATA(9) <= \EX_READ_DATA[9]~output_o\;

ww_EX_READ_DATA(8) <= \EX_READ_DATA[8]~output_o\;

ww_EX_READ_DATA(7) <= \EX_READ_DATA[7]~output_o\;

ww_EX_READ_DATA(6) <= \EX_READ_DATA[6]~output_o\;

ww_EX_READ_DATA(5) <= \EX_READ_DATA[5]~output_o\;

ww_EX_READ_DATA(4) <= \EX_READ_DATA[4]~output_o\;

ww_EX_READ_DATA(3) <= \EX_READ_DATA[3]~output_o\;

ww_EX_READ_DATA(2) <= \EX_READ_DATA[2]~output_o\;

ww_EX_READ_DATA(1) <= \EX_READ_DATA[1]~output_o\;

ww_EX_READ_DATA(0) <= \EX_READ_DATA[0]~output_o\;

ww_EX_RESULT(31) <= \EX_RESULT[31]~output_o\;

ww_EX_RESULT(30) <= \EX_RESULT[30]~output_o\;

ww_EX_RESULT(29) <= \EX_RESULT[29]~output_o\;

ww_EX_RESULT(28) <= \EX_RESULT[28]~output_o\;

ww_EX_RESULT(27) <= \EX_RESULT[27]~output_o\;

ww_EX_RESULT(26) <= \EX_RESULT[26]~output_o\;

ww_EX_RESULT(25) <= \EX_RESULT[25]~output_o\;

ww_EX_RESULT(24) <= \EX_RESULT[24]~output_o\;

ww_EX_RESULT(23) <= \EX_RESULT[23]~output_o\;

ww_EX_RESULT(22) <= \EX_RESULT[22]~output_o\;

ww_EX_RESULT(21) <= \EX_RESULT[21]~output_o\;

ww_EX_RESULT(20) <= \EX_RESULT[20]~output_o\;

ww_EX_RESULT(19) <= \EX_RESULT[19]~output_o\;

ww_EX_RESULT(18) <= \EX_RESULT[18]~output_o\;

ww_EX_RESULT(17) <= \EX_RESULT[17]~output_o\;

ww_EX_RESULT(16) <= \EX_RESULT[16]~output_o\;

ww_EX_RESULT(15) <= \EX_RESULT[15]~output_o\;

ww_EX_RESULT(14) <= \EX_RESULT[14]~output_o\;

ww_EX_RESULT(13) <= \EX_RESULT[13]~output_o\;

ww_EX_RESULT(12) <= \EX_RESULT[12]~output_o\;

ww_EX_RESULT(11) <= \EX_RESULT[11]~output_o\;

ww_EX_RESULT(10) <= \EX_RESULT[10]~output_o\;

ww_EX_RESULT(9) <= \EX_RESULT[9]~output_o\;

ww_EX_RESULT(8) <= \EX_RESULT[8]~output_o\;

ww_EX_RESULT(7) <= \EX_RESULT[7]~output_o\;

ww_EX_RESULT(6) <= \EX_RESULT[6]~output_o\;

ww_EX_RESULT(5) <= \EX_RESULT[5]~output_o\;

ww_EX_RESULT(4) <= \EX_RESULT[4]~output_o\;

ww_EX_RESULT(3) <= \EX_RESULT[3]~output_o\;

ww_EX_RESULT(2) <= \EX_RESULT[2]~output_o\;

ww_EX_RESULT(1) <= \EX_RESULT[1]~output_o\;

ww_EX_RESULT(0) <= \EX_RESULT[0]~output_o\;

\ww_ID/EX_IMMI\(31) <= \ID/EX_IMMI[31]~output_o\;

\ww_ID/EX_IMMI\(30) <= \ID/EX_IMMI[30]~output_o\;

\ww_ID/EX_IMMI\(29) <= \ID/EX_IMMI[29]~output_o\;

\ww_ID/EX_IMMI\(28) <= \ID/EX_IMMI[28]~output_o\;

\ww_ID/EX_IMMI\(27) <= \ID/EX_IMMI[27]~output_o\;

\ww_ID/EX_IMMI\(26) <= \ID/EX_IMMI[26]~output_o\;

\ww_ID/EX_IMMI\(25) <= \ID/EX_IMMI[25]~output_o\;

\ww_ID/EX_IMMI\(24) <= \ID/EX_IMMI[24]~output_o\;

\ww_ID/EX_IMMI\(23) <= \ID/EX_IMMI[23]~output_o\;

\ww_ID/EX_IMMI\(22) <= \ID/EX_IMMI[22]~output_o\;

\ww_ID/EX_IMMI\(21) <= \ID/EX_IMMI[21]~output_o\;

\ww_ID/EX_IMMI\(20) <= \ID/EX_IMMI[20]~output_o\;

\ww_ID/EX_IMMI\(19) <= \ID/EX_IMMI[19]~output_o\;

\ww_ID/EX_IMMI\(18) <= \ID/EX_IMMI[18]~output_o\;

\ww_ID/EX_IMMI\(17) <= \ID/EX_IMMI[17]~output_o\;

\ww_ID/EX_IMMI\(16) <= \ID/EX_IMMI[16]~output_o\;

\ww_ID/EX_IMMI\(15) <= \ID/EX_IMMI[15]~output_o\;

\ww_ID/EX_IMMI\(14) <= \ID/EX_IMMI[14]~output_o\;

\ww_ID/EX_IMMI\(13) <= \ID/EX_IMMI[13]~output_o\;

\ww_ID/EX_IMMI\(12) <= \ID/EX_IMMI[12]~output_o\;

\ww_ID/EX_IMMI\(11) <= \ID/EX_IMMI[11]~output_o\;

\ww_ID/EX_IMMI\(10) <= \ID/EX_IMMI[10]~output_o\;

\ww_ID/EX_IMMI\(9) <= \ID/EX_IMMI[9]~output_o\;

\ww_ID/EX_IMMI\(8) <= \ID/EX_IMMI[8]~output_o\;

\ww_ID/EX_IMMI\(7) <= \ID/EX_IMMI[7]~output_o\;

\ww_ID/EX_IMMI\(6) <= \ID/EX_IMMI[6]~output_o\;

\ww_ID/EX_IMMI\(5) <= \ID/EX_IMMI[5]~output_o\;

\ww_ID/EX_IMMI\(4) <= \ID/EX_IMMI[4]~output_o\;

\ww_ID/EX_IMMI\(3) <= \ID/EX_IMMI[3]~output_o\;

\ww_ID/EX_IMMI\(2) <= \ID/EX_IMMI[2]~output_o\;

\ww_ID/EX_IMMI\(1) <= \ID/EX_IMMI[1]~output_o\;

\ww_ID/EX_IMMI\(0) <= \ID/EX_IMMI[0]~output_o\;

\ww_ID/EX_INS\(31) <= \ID/EX_INS[31]~output_o\;

\ww_ID/EX_INS\(30) <= \ID/EX_INS[30]~output_o\;

\ww_ID/EX_INS\(29) <= \ID/EX_INS[29]~output_o\;

\ww_ID/EX_INS\(28) <= \ID/EX_INS[28]~output_o\;

\ww_ID/EX_INS\(27) <= \ID/EX_INS[27]~output_o\;

\ww_ID/EX_INS\(26) <= \ID/EX_INS[26]~output_o\;

\ww_ID/EX_INS\(25) <= \ID/EX_INS[25]~output_o\;

\ww_ID/EX_INS\(24) <= \ID/EX_INS[24]~output_o\;

\ww_ID/EX_INS\(23) <= \ID/EX_INS[23]~output_o\;

\ww_ID/EX_INS\(22) <= \ID/EX_INS[22]~output_o\;

\ww_ID/EX_INS\(21) <= \ID/EX_INS[21]~output_o\;

\ww_ID/EX_INS\(20) <= \ID/EX_INS[20]~output_o\;

\ww_ID/EX_INS\(19) <= \ID/EX_INS[19]~output_o\;

\ww_ID/EX_INS\(18) <= \ID/EX_INS[18]~output_o\;

\ww_ID/EX_INS\(17) <= \ID/EX_INS[17]~output_o\;

\ww_ID/EX_INS\(16) <= \ID/EX_INS[16]~output_o\;

\ww_ID/EX_INS\(15) <= \ID/EX_INS[15]~output_o\;

\ww_ID/EX_INS\(14) <= \ID/EX_INS[14]~output_o\;

\ww_ID/EX_INS\(13) <= \ID/EX_INS[13]~output_o\;

\ww_ID/EX_INS\(12) <= \ID/EX_INS[12]~output_o\;

\ww_ID/EX_INS\(11) <= \ID/EX_INS[11]~output_o\;

\ww_ID/EX_INS\(10) <= \ID/EX_INS[10]~output_o\;

\ww_ID/EX_INS\(9) <= \ID/EX_INS[9]~output_o\;

\ww_ID/EX_INS\(8) <= \ID/EX_INS[8]~output_o\;

\ww_ID/EX_INS\(7) <= \ID/EX_INS[7]~output_o\;

\ww_ID/EX_INS\(6) <= \ID/EX_INS[6]~output_o\;

\ww_ID/EX_INS\(5) <= \ID/EX_INS[5]~output_o\;

\ww_ID/EX_INS\(4) <= \ID/EX_INS[4]~output_o\;

\ww_ID/EX_INS\(3) <= \ID/EX_INS[3]~output_o\;

\ww_ID/EX_INS\(2) <= \ID/EX_INS[2]~output_o\;

\ww_ID/EX_INS\(1) <= \ID/EX_INS[1]~output_o\;

\ww_ID/EX_INS\(0) <= \ID/EX_INS[0]~output_o\;

\ww_ID/EX_PC\(31) <= \ID/EX_PC[31]~output_o\;

\ww_ID/EX_PC\(30) <= \ID/EX_PC[30]~output_o\;

\ww_ID/EX_PC\(29) <= \ID/EX_PC[29]~output_o\;

\ww_ID/EX_PC\(28) <= \ID/EX_PC[28]~output_o\;

\ww_ID/EX_PC\(27) <= \ID/EX_PC[27]~output_o\;

\ww_ID/EX_PC\(26) <= \ID/EX_PC[26]~output_o\;

\ww_ID/EX_PC\(25) <= \ID/EX_PC[25]~output_o\;

\ww_ID/EX_PC\(24) <= \ID/EX_PC[24]~output_o\;

\ww_ID/EX_PC\(23) <= \ID/EX_PC[23]~output_o\;

\ww_ID/EX_PC\(22) <= \ID/EX_PC[22]~output_o\;

\ww_ID/EX_PC\(21) <= \ID/EX_PC[21]~output_o\;

\ww_ID/EX_PC\(20) <= \ID/EX_PC[20]~output_o\;

\ww_ID/EX_PC\(19) <= \ID/EX_PC[19]~output_o\;

\ww_ID/EX_PC\(18) <= \ID/EX_PC[18]~output_o\;

\ww_ID/EX_PC\(17) <= \ID/EX_PC[17]~output_o\;

\ww_ID/EX_PC\(16) <= \ID/EX_PC[16]~output_o\;

\ww_ID/EX_PC\(15) <= \ID/EX_PC[15]~output_o\;

\ww_ID/EX_PC\(14) <= \ID/EX_PC[14]~output_o\;

\ww_ID/EX_PC\(13) <= \ID/EX_PC[13]~output_o\;

\ww_ID/EX_PC\(12) <= \ID/EX_PC[12]~output_o\;

\ww_ID/EX_PC\(11) <= \ID/EX_PC[11]~output_o\;

\ww_ID/EX_PC\(10) <= \ID/EX_PC[10]~output_o\;

\ww_ID/EX_PC\(9) <= \ID/EX_PC[9]~output_o\;

\ww_ID/EX_PC\(8) <= \ID/EX_PC[8]~output_o\;

\ww_ID/EX_PC\(7) <= \ID/EX_PC[7]~output_o\;

\ww_ID/EX_PC\(6) <= \ID/EX_PC[6]~output_o\;

\ww_ID/EX_PC\(5) <= \ID/EX_PC[5]~output_o\;

\ww_ID/EX_PC\(4) <= \ID/EX_PC[4]~output_o\;

\ww_ID/EX_PC\(3) <= \ID/EX_PC[3]~output_o\;

\ww_ID/EX_PC\(2) <= \ID/EX_PC[2]~output_o\;

\ww_ID/EX_PC\(1) <= \ID/EX_PC[1]~output_o\;

\ww_ID/EX_PC\(0) <= \ID/EX_PC[0]~output_o\;

ww_ID_CTL(7) <= \ID_CTL[7]~output_o\;

ww_ID_CTL(6) <= \ID_CTL[6]~output_o\;

ww_ID_CTL(5) <= \ID_CTL[5]~output_o\;

ww_ID_CTL(4) <= \ID_CTL[4]~output_o\;

ww_ID_CTL(3) <= \ID_CTL[3]~output_o\;

ww_ID_CTL(2) <= \ID_CTL[2]~output_o\;

ww_ID_CTL(1) <= \ID_CTL[1]~output_o\;

ww_ID_CTL(0) <= \ID_CTL[0]~output_o\;

ww_ID_IMMI(31) <= \ID_IMMI[31]~output_o\;

ww_ID_IMMI(30) <= \ID_IMMI[30]~output_o\;

ww_ID_IMMI(29) <= \ID_IMMI[29]~output_o\;

ww_ID_IMMI(28) <= \ID_IMMI[28]~output_o\;

ww_ID_IMMI(27) <= \ID_IMMI[27]~output_o\;

ww_ID_IMMI(26) <= \ID_IMMI[26]~output_o\;

ww_ID_IMMI(25) <= \ID_IMMI[25]~output_o\;

ww_ID_IMMI(24) <= \ID_IMMI[24]~output_o\;

ww_ID_IMMI(23) <= \ID_IMMI[23]~output_o\;

ww_ID_IMMI(22) <= \ID_IMMI[22]~output_o\;

ww_ID_IMMI(21) <= \ID_IMMI[21]~output_o\;

ww_ID_IMMI(20) <= \ID_IMMI[20]~output_o\;

ww_ID_IMMI(19) <= \ID_IMMI[19]~output_o\;

ww_ID_IMMI(18) <= \ID_IMMI[18]~output_o\;

ww_ID_IMMI(17) <= \ID_IMMI[17]~output_o\;

ww_ID_IMMI(16) <= \ID_IMMI[16]~output_o\;

ww_ID_IMMI(15) <= \ID_IMMI[15]~output_o\;

ww_ID_IMMI(14) <= \ID_IMMI[14]~output_o\;

ww_ID_IMMI(13) <= \ID_IMMI[13]~output_o\;

ww_ID_IMMI(12) <= \ID_IMMI[12]~output_o\;

ww_ID_IMMI(11) <= \ID_IMMI[11]~output_o\;

ww_ID_IMMI(10) <= \ID_IMMI[10]~output_o\;

ww_ID_IMMI(9) <= \ID_IMMI[9]~output_o\;

ww_ID_IMMI(8) <= \ID_IMMI[8]~output_o\;

ww_ID_IMMI(7) <= \ID_IMMI[7]~output_o\;

ww_ID_IMMI(6) <= \ID_IMMI[6]~output_o\;

ww_ID_IMMI(5) <= \ID_IMMI[5]~output_o\;

ww_ID_IMMI(4) <= \ID_IMMI[4]~output_o\;

ww_ID_IMMI(3) <= \ID_IMMI[3]~output_o\;

ww_ID_IMMI(2) <= \ID_IMMI[2]~output_o\;

ww_ID_IMMI(1) <= \ID_IMMI[1]~output_o\;

ww_ID_IMMI(0) <= \ID_IMMI[0]~output_o\;

\ww_IF/ID_INS\(31) <= \IF/ID_INS[31]~output_o\;

\ww_IF/ID_INS\(30) <= \IF/ID_INS[30]~output_o\;

\ww_IF/ID_INS\(29) <= \IF/ID_INS[29]~output_o\;

\ww_IF/ID_INS\(28) <= \IF/ID_INS[28]~output_o\;

\ww_IF/ID_INS\(27) <= \IF/ID_INS[27]~output_o\;

\ww_IF/ID_INS\(26) <= \IF/ID_INS[26]~output_o\;

\ww_IF/ID_INS\(25) <= \IF/ID_INS[25]~output_o\;

\ww_IF/ID_INS\(24) <= \IF/ID_INS[24]~output_o\;

\ww_IF/ID_INS\(23) <= \IF/ID_INS[23]~output_o\;

\ww_IF/ID_INS\(22) <= \IF/ID_INS[22]~output_o\;

\ww_IF/ID_INS\(21) <= \IF/ID_INS[21]~output_o\;

\ww_IF/ID_INS\(20) <= \IF/ID_INS[20]~output_o\;

\ww_IF/ID_INS\(19) <= \IF/ID_INS[19]~output_o\;

\ww_IF/ID_INS\(18) <= \IF/ID_INS[18]~output_o\;

\ww_IF/ID_INS\(17) <= \IF/ID_INS[17]~output_o\;

\ww_IF/ID_INS\(16) <= \IF/ID_INS[16]~output_o\;

\ww_IF/ID_INS\(15) <= \IF/ID_INS[15]~output_o\;

\ww_IF/ID_INS\(14) <= \IF/ID_INS[14]~output_o\;

\ww_IF/ID_INS\(13) <= \IF/ID_INS[13]~output_o\;

\ww_IF/ID_INS\(12) <= \IF/ID_INS[12]~output_o\;

\ww_IF/ID_INS\(11) <= \IF/ID_INS[11]~output_o\;

\ww_IF/ID_INS\(10) <= \IF/ID_INS[10]~output_o\;

\ww_IF/ID_INS\(9) <= \IF/ID_INS[9]~output_o\;

\ww_IF/ID_INS\(8) <= \IF/ID_INS[8]~output_o\;

\ww_IF/ID_INS\(7) <= \IF/ID_INS[7]~output_o\;

\ww_IF/ID_INS\(6) <= \IF/ID_INS[6]~output_o\;

\ww_IF/ID_INS\(5) <= \IF/ID_INS[5]~output_o\;

\ww_IF/ID_INS\(4) <= \IF/ID_INS[4]~output_o\;

\ww_IF/ID_INS\(3) <= \IF/ID_INS[3]~output_o\;

\ww_IF/ID_INS\(2) <= \IF/ID_INS[2]~output_o\;

\ww_IF/ID_INS\(1) <= \IF/ID_INS[1]~output_o\;

\ww_IF/ID_INS\(0) <= \IF/ID_INS[0]~output_o\;

\ww_IF/ID_PC\(31) <= \IF/ID_PC[31]~output_o\;

\ww_IF/ID_PC\(30) <= \IF/ID_PC[30]~output_o\;

\ww_IF/ID_PC\(29) <= \IF/ID_PC[29]~output_o\;

\ww_IF/ID_PC\(28) <= \IF/ID_PC[28]~output_o\;

\ww_IF/ID_PC\(27) <= \IF/ID_PC[27]~output_o\;

\ww_IF/ID_PC\(26) <= \IF/ID_PC[26]~output_o\;

\ww_IF/ID_PC\(25) <= \IF/ID_PC[25]~output_o\;

\ww_IF/ID_PC\(24) <= \IF/ID_PC[24]~output_o\;

\ww_IF/ID_PC\(23) <= \IF/ID_PC[23]~output_o\;

\ww_IF/ID_PC\(22) <= \IF/ID_PC[22]~output_o\;

\ww_IF/ID_PC\(21) <= \IF/ID_PC[21]~output_o\;

\ww_IF/ID_PC\(20) <= \IF/ID_PC[20]~output_o\;

\ww_IF/ID_PC\(19) <= \IF/ID_PC[19]~output_o\;

\ww_IF/ID_PC\(18) <= \IF/ID_PC[18]~output_o\;

\ww_IF/ID_PC\(17) <= \IF/ID_PC[17]~output_o\;

\ww_IF/ID_PC\(16) <= \IF/ID_PC[16]~output_o\;

\ww_IF/ID_PC\(15) <= \IF/ID_PC[15]~output_o\;

\ww_IF/ID_PC\(14) <= \IF/ID_PC[14]~output_o\;

\ww_IF/ID_PC\(13) <= \IF/ID_PC[13]~output_o\;

\ww_IF/ID_PC\(12) <= \IF/ID_PC[12]~output_o\;

\ww_IF/ID_PC\(11) <= \IF/ID_PC[11]~output_o\;

\ww_IF/ID_PC\(10) <= \IF/ID_PC[10]~output_o\;

\ww_IF/ID_PC\(9) <= \IF/ID_PC[9]~output_o\;

\ww_IF/ID_PC\(8) <= \IF/ID_PC[8]~output_o\;

\ww_IF/ID_PC\(7) <= \IF/ID_PC[7]~output_o\;

\ww_IF/ID_PC\(6) <= \IF/ID_PC[6]~output_o\;

\ww_IF/ID_PC\(5) <= \IF/ID_PC[5]~output_o\;

\ww_IF/ID_PC\(4) <= \IF/ID_PC[4]~output_o\;

\ww_IF/ID_PC\(3) <= \IF/ID_PC[3]~output_o\;

\ww_IF/ID_PC\(2) <= \IF/ID_PC[2]~output_o\;

\ww_IF/ID_PC\(1) <= \IF/ID_PC[1]~output_o\;

\ww_IF/ID_PC\(0) <= \IF/ID_PC[0]~output_o\;

ww_IF_INS(31) <= \IF_INS[31]~output_o\;

ww_IF_INS(30) <= \IF_INS[30]~output_o\;

ww_IF_INS(29) <= \IF_INS[29]~output_o\;

ww_IF_INS(28) <= \IF_INS[28]~output_o\;

ww_IF_INS(27) <= \IF_INS[27]~output_o\;

ww_IF_INS(26) <= \IF_INS[26]~output_o\;

ww_IF_INS(25) <= \IF_INS[25]~output_o\;

ww_IF_INS(24) <= \IF_INS[24]~output_o\;

ww_IF_INS(23) <= \IF_INS[23]~output_o\;

ww_IF_INS(22) <= \IF_INS[22]~output_o\;

ww_IF_INS(21) <= \IF_INS[21]~output_o\;

ww_IF_INS(20) <= \IF_INS[20]~output_o\;

ww_IF_INS(19) <= \IF_INS[19]~output_o\;

ww_IF_INS(18) <= \IF_INS[18]~output_o\;

ww_IF_INS(17) <= \IF_INS[17]~output_o\;

ww_IF_INS(16) <= \IF_INS[16]~output_o\;

ww_IF_INS(15) <= \IF_INS[15]~output_o\;

ww_IF_INS(14) <= \IF_INS[14]~output_o\;

ww_IF_INS(13) <= \IF_INS[13]~output_o\;

ww_IF_INS(12) <= \IF_INS[12]~output_o\;

ww_IF_INS(11) <= \IF_INS[11]~output_o\;

ww_IF_INS(10) <= \IF_INS[10]~output_o\;

ww_IF_INS(9) <= \IF_INS[9]~output_o\;

ww_IF_INS(8) <= \IF_INS[8]~output_o\;

ww_IF_INS(7) <= \IF_INS[7]~output_o\;

ww_IF_INS(6) <= \IF_INS[6]~output_o\;

ww_IF_INS(5) <= \IF_INS[5]~output_o\;

ww_IF_INS(4) <= \IF_INS[4]~output_o\;

ww_IF_INS(3) <= \IF_INS[3]~output_o\;

ww_IF_INS(2) <= \IF_INS[2]~output_o\;

ww_IF_INS(1) <= \IF_INS[1]~output_o\;

ww_IF_INS(0) <= \IF_INS[0]~output_o\;

ww_IF_PC(31) <= \IF_PC[31]~output_o\;

ww_IF_PC(30) <= \IF_PC[30]~output_o\;

ww_IF_PC(29) <= \IF_PC[29]~output_o\;

ww_IF_PC(28) <= \IF_PC[28]~output_o\;

ww_IF_PC(27) <= \IF_PC[27]~output_o\;

ww_IF_PC(26) <= \IF_PC[26]~output_o\;

ww_IF_PC(25) <= \IF_PC[25]~output_o\;

ww_IF_PC(24) <= \IF_PC[24]~output_o\;

ww_IF_PC(23) <= \IF_PC[23]~output_o\;

ww_IF_PC(22) <= \IF_PC[22]~output_o\;

ww_IF_PC(21) <= \IF_PC[21]~output_o\;

ww_IF_PC(20) <= \IF_PC[20]~output_o\;

ww_IF_PC(19) <= \IF_PC[19]~output_o\;

ww_IF_PC(18) <= \IF_PC[18]~output_o\;

ww_IF_PC(17) <= \IF_PC[17]~output_o\;

ww_IF_PC(16) <= \IF_PC[16]~output_o\;

ww_IF_PC(15) <= \IF_PC[15]~output_o\;

ww_IF_PC(14) <= \IF_PC[14]~output_o\;

ww_IF_PC(13) <= \IF_PC[13]~output_o\;

ww_IF_PC(12) <= \IF_PC[12]~output_o\;

ww_IF_PC(11) <= \IF_PC[11]~output_o\;

ww_IF_PC(10) <= \IF_PC[10]~output_o\;

ww_IF_PC(9) <= \IF_PC[9]~output_o\;

ww_IF_PC(8) <= \IF_PC[8]~output_o\;

ww_IF_PC(7) <= \IF_PC[7]~output_o\;

ww_IF_PC(6) <= \IF_PC[6]~output_o\;

ww_IF_PC(5) <= \IF_PC[5]~output_o\;

ww_IF_PC(4) <= \IF_PC[4]~output_o\;

ww_IF_PC(3) <= \IF_PC[3]~output_o\;

ww_IF_PC(2) <= \IF_PC[2]~output_o\;

ww_IF_PC(1) <= \IF_PC[1]~output_o\;

ww_IF_PC(0) <= \IF_PC[0]~output_o\;

ww_MEM_OUT_DATA(31) <= \MEM_OUT_DATA[31]~output_o\;

ww_MEM_OUT_DATA(30) <= \MEM_OUT_DATA[30]~output_o\;

ww_MEM_OUT_DATA(29) <= \MEM_OUT_DATA[29]~output_o\;

ww_MEM_OUT_DATA(28) <= \MEM_OUT_DATA[28]~output_o\;

ww_MEM_OUT_DATA(27) <= \MEM_OUT_DATA[27]~output_o\;

ww_MEM_OUT_DATA(26) <= \MEM_OUT_DATA[26]~output_o\;

ww_MEM_OUT_DATA(25) <= \MEM_OUT_DATA[25]~output_o\;

ww_MEM_OUT_DATA(24) <= \MEM_OUT_DATA[24]~output_o\;

ww_MEM_OUT_DATA(23) <= \MEM_OUT_DATA[23]~output_o\;

ww_MEM_OUT_DATA(22) <= \MEM_OUT_DATA[22]~output_o\;

ww_MEM_OUT_DATA(21) <= \MEM_OUT_DATA[21]~output_o\;

ww_MEM_OUT_DATA(20) <= \MEM_OUT_DATA[20]~output_o\;

ww_MEM_OUT_DATA(19) <= \MEM_OUT_DATA[19]~output_o\;

ww_MEM_OUT_DATA(18) <= \MEM_OUT_DATA[18]~output_o\;

ww_MEM_OUT_DATA(17) <= \MEM_OUT_DATA[17]~output_o\;

ww_MEM_OUT_DATA(16) <= \MEM_OUT_DATA[16]~output_o\;

ww_MEM_OUT_DATA(15) <= \MEM_OUT_DATA[15]~output_o\;

ww_MEM_OUT_DATA(14) <= \MEM_OUT_DATA[14]~output_o\;

ww_MEM_OUT_DATA(13) <= \MEM_OUT_DATA[13]~output_o\;

ww_MEM_OUT_DATA(12) <= \MEM_OUT_DATA[12]~output_o\;

ww_MEM_OUT_DATA(11) <= \MEM_OUT_DATA[11]~output_o\;

ww_MEM_OUT_DATA(10) <= \MEM_OUT_DATA[10]~output_o\;

ww_MEM_OUT_DATA(9) <= \MEM_OUT_DATA[9]~output_o\;

ww_MEM_OUT_DATA(8) <= \MEM_OUT_DATA[8]~output_o\;

ww_MEM_OUT_DATA(7) <= \MEM_OUT_DATA[7]~output_o\;

ww_MEM_OUT_DATA(6) <= \MEM_OUT_DATA[6]~output_o\;

ww_MEM_OUT_DATA(5) <= \MEM_OUT_DATA[5]~output_o\;

ww_MEM_OUT_DATA(4) <= \MEM_OUT_DATA[4]~output_o\;

ww_MEM_OUT_DATA(3) <= \MEM_OUT_DATA[3]~output_o\;

ww_MEM_OUT_DATA(2) <= \MEM_OUT_DATA[2]~output_o\;

ww_MEM_OUT_DATA(1) <= \MEM_OUT_DATA[1]~output_o\;

ww_MEM_OUT_DATA(0) <= \MEM_OUT_DATA[0]~output_o\;

ww_WB_WBADDR(4) <= \WB_WBADDR[4]~output_o\;

ww_WB_WBADDR(3) <= \WB_WBADDR[3]~output_o\;

ww_WB_WBADDR(2) <= \WB_WBADDR[2]~output_o\;

ww_WB_WBADDR(1) <= \WB_WBADDR[1]~output_o\;

ww_WB_WBADDR(0) <= \WB_WBADDR[0]~output_o\;

ww_WB_WBDATA(31) <= \WB_WBDATA[31]~output_o\;

ww_WB_WBDATA(30) <= \WB_WBDATA[30]~output_o\;

ww_WB_WBDATA(29) <= \WB_WBDATA[29]~output_o\;

ww_WB_WBDATA(28) <= \WB_WBDATA[28]~output_o\;

ww_WB_WBDATA(27) <= \WB_WBDATA[27]~output_o\;

ww_WB_WBDATA(26) <= \WB_WBDATA[26]~output_o\;

ww_WB_WBDATA(25) <= \WB_WBDATA[25]~output_o\;

ww_WB_WBDATA(24) <= \WB_WBDATA[24]~output_o\;

ww_WB_WBDATA(23) <= \WB_WBDATA[23]~output_o\;

ww_WB_WBDATA(22) <= \WB_WBDATA[22]~output_o\;

ww_WB_WBDATA(21) <= \WB_WBDATA[21]~output_o\;

ww_WB_WBDATA(20) <= \WB_WBDATA[20]~output_o\;

ww_WB_WBDATA(19) <= \WB_WBDATA[19]~output_o\;

ww_WB_WBDATA(18) <= \WB_WBDATA[18]~output_o\;

ww_WB_WBDATA(17) <= \WB_WBDATA[17]~output_o\;

ww_WB_WBDATA(16) <= \WB_WBDATA[16]~output_o\;

ww_WB_WBDATA(15) <= \WB_WBDATA[15]~output_o\;

ww_WB_WBDATA(14) <= \WB_WBDATA[14]~output_o\;

ww_WB_WBDATA(13) <= \WB_WBDATA[13]~output_o\;

ww_WB_WBDATA(12) <= \WB_WBDATA[12]~output_o\;

ww_WB_WBDATA(11) <= \WB_WBDATA[11]~output_o\;

ww_WB_WBDATA(10) <= \WB_WBDATA[10]~output_o\;

ww_WB_WBDATA(9) <= \WB_WBDATA[9]~output_o\;

ww_WB_WBDATA(8) <= \WB_WBDATA[8]~output_o\;

ww_WB_WBDATA(7) <= \WB_WBDATA[7]~output_o\;

ww_WB_WBDATA(6) <= \WB_WBDATA[6]~output_o\;

ww_WB_WBDATA(5) <= \WB_WBDATA[5]~output_o\;

ww_WB_WBDATA(4) <= \WB_WBDATA[4]~output_o\;

ww_WB_WBDATA(3) <= \WB_WBDATA[3]~output_o\;

ww_WB_WBDATA(2) <= \WB_WBDATA[2]~output_o\;

ww_WB_WBDATA(1) <= \WB_WBDATA[1]~output_o\;

ww_WB_WBDATA(0) <= \WB_WBDATA[0]~output_o\;
END structure;


