# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../GT_Zybo.srcs/sources_1/imports/new/IO_Mapper.vhd" \
"../../../../GT_Zybo.srcs/sources_1/imports/new/TTF_Driver.vhd" \
"../../../../GT_Zybo.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd" \
"../../../../GT_Zybo.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/sim/bd_afc3_psr_aclk_0.vhd" \
"../../../../GT_Zybo.ip_user_files/bd/design_1/ip/design_1_rst_ps7_0_50M_0/sim/design_1_rst_ps7_0_50M_0.vhd" \
"../../../../GT_Zybo.ip_user_files/bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" \
"../../../../GT_Zybo.ip_user_files/bd/design_1/ip/design_1_IO_Mapper_0_0/sim/design_1_IO_Mapper_0_0.vhd" \
"../../../../GT_Zybo.ip_user_files/bd/design_1/ip/design_1_TTF_Driver_0_0/sim/design_1_TTF_Driver_0_0.vhd" \
"../../../../GT_Zybo.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../GT_Zybo.srcs/sim_1/new/sim_tb.vhd" \

# Do not sort compile order
nosort
