strict digraph "compose( ,  )" {
	node [label="\N"];
	"Leaf_161:AL"	 [def_var="['reg3']",
		label="Leaf_161:AL"];
	"171:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbcc988c250>",
		clk_sens=True,
		fillcolor=gold,
		label="171:AL",
		sens="['CLK', 'RST']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['RST', 'EN', 'PUSH_POPn', 'reg3', 'push_ok']"];
	"Leaf_161:AL" -> "171:AL";
	"224:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbcc987ead0>",
		clk_sens=False,
		fillcolor=gold,
		label="224:AL",
		sens="['counter', 'reg0', 'reg1', 'reg2', 'reg3', 'reg4', 'reg5', 'reg6', 'reg7']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reg5', 'reg6', 'reg7', 'reg4', 'counter', 'reg2', 'reg3', 'reg0', 'reg1']"];
	"Leaf_161:AL" -> "224:AL";
	"201:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbcc9881610>",
		clk_sens=True,
		fillcolor=gold,
		label="201:AL",
		sens="['CLK', 'RST']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['RST', 'reg6', 'EN', 'PUSH_POPn', 'push_ok']"];
	"202:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbcc9881650>",
		fillcolor=turquoise,
		label="202:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"201:AL" -> "202:BL"	 [cond="[]",
		lineno=None];
	"Leaf_171:AL"	 [def_var="['reg4']",
		label="Leaf_171:AL"];
	"181:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbcc988c8d0>",
		clk_sens=True,
		fillcolor=gold,
		label="181:AL",
		sens="['CLK', 'RST']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['RST', 'reg4', 'EN', 'PUSH_POPn', 'push_ok']"];
	"Leaf_171:AL" -> "181:AL";
	"Leaf_171:AL" -> "224:AL";
	"193:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbcc98810d0>",
		fillcolor=springgreen,
		label="193:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"195:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbcc98812d0>",
		fillcolor=springgreen,
		label="195:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"193:IF" -> "195:IF"	 [cond="['RST']",
		label="!(RST)",
		lineno=193];
	"194:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc9881110>",
		fillcolor=firebrick,
		label="194:NS
reg6 <= 8'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc9881110>]",
		style=filled,
		typ=NonblockingSubstitution];
	"193:IF" -> "194:NS"	 [cond="['RST']",
		label=RST,
		lineno=193];
	"136:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc9b65d10>",
		fillcolor=firebrick,
		label="136:NS
reg0 <= DATA_IN;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc9b65d10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_131:AL"	 [def_var="['reg0']",
		label="Leaf_131:AL"];
	"136:NS" -> "Leaf_131:AL"	 [cond="[]",
		lineno=None];
	"185:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbcc988cc10>",
		fillcolor=springgreen,
		label="185:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"186:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc988cdd0>",
		fillcolor=firebrick,
		label="186:NS
reg5 <= reg4;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc988cdd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"185:IF" -> "186:NS"	 [cond="['EN', 'PUSH_POPn', 'push_ok']",
		label="(EN & PUSH_POPn & push_ok)",
		lineno=185];
	"204:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc9881790>",
		fillcolor=firebrick,
		label="204:NS
reg7 <= 8'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc9881790>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_201:AL"	 [def_var="['reg7']",
		label="Leaf_201:AL"];
	"204:NS" -> "Leaf_201:AL"	 [cond="[]",
		lineno=None];
	"151:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbcc94a9510>",
		clk_sens=True,
		fillcolor=gold,
		label="151:AL",
		sens="['CLK', 'RST']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['RST', 'EN', 'PUSH_POPn', 'push_ok', 'reg1']"];
	"152:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbcc94a9550>",
		fillcolor=turquoise,
		label="152:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"151:AL" -> "152:BL"	 [cond="[]",
		lineno=None];
	"205:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbcc9881950>",
		fillcolor=springgreen,
		label="205:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"206:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc9881b10>",
		fillcolor=firebrick,
		label="206:NS
reg7 <= reg6;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc9881b10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"205:IF" -> "206:NS"	 [cond="['EN', 'PUSH_POPn', 'push_ok']",
		label="(EN & PUSH_POPn & push_ok)",
		lineno=205];
	"176:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc988c750>",
		fillcolor=firebrick,
		label="176:NS
reg4 <= reg3;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc988c750>]",
		style=filled,
		typ=NonblockingSubstitution];
	"176:NS" -> "Leaf_171:AL"	 [cond="[]",
		lineno=None];
	"161:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbcc94a9b90>",
		clk_sens=True,
		fillcolor=gold,
		label="161:AL",
		sens="['CLK', 'RST']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['RST', 'reg2', 'EN', 'PUSH_POPn', 'push_ok']"];
	"162:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbcc94a9bd0>",
		fillcolor=turquoise,
		label="162:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"161:AL" -> "162:BL"	 [cond="[]",
		lineno=None];
	"214:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbcc9881c90>",
		clk_sens=True,
		fillcolor=gold,
		label="214:AL",
		sens="['CLK', 'RST']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['EN', 'push_ok', 'PUSH_POPn', 'RST', 'pop_ok', 'counter']"];
	"215:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbcc9881cd0>",
		fillcolor=turquoise,
		label="215:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"214:AL" -> "215:BL"	 [cond="[]",
		lineno=None];
	"154:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc94a9690>",
		fillcolor=firebrick,
		label="154:NS
reg2 <= 8'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc94a9690>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_151:AL"	 [def_var="['reg2']",
		label="Leaf_151:AL"];
	"154:NS" -> "Leaf_151:AL"	 [cond="[]",
		lineno=None];
	"132:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbcc9b65850>",
		fillcolor=turquoise,
		label="132:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"133:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbcc9b65950>",
		fillcolor=springgreen,
		label="133:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"132:BL" -> "133:IF"	 [cond="[]",
		lineno=None];
	"166:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc988c0d0>",
		fillcolor=firebrick,
		label="166:NS
reg3 <= reg2;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc988c0d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"166:NS" -> "Leaf_161:AL"	 [cond="[]",
		lineno=None];
	"196:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc9881490>",
		fillcolor=firebrick,
		label="196:NS
reg6 <= reg5;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc9881490>]",
		style=filled,
		typ=NonblockingSubstitution];
	"195:IF" -> "196:NS"	 [cond="['EN', 'PUSH_POPn', 'push_ok']",
		label="(EN & PUSH_POPn & push_ok)",
		lineno=195];
	"155:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbcc94a9850>",
		fillcolor=springgreen,
		label="155:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"156:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc94a9a10>",
		fillcolor=firebrick,
		label="156:NS
reg2 <= reg1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc94a9a10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"155:IF" -> "156:NS"	 [cond="['EN', 'PUSH_POPn', 'push_ok']",
		label="(EN & PUSH_POPn & push_ok)",
		lineno=155];
	"235:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcc9889b10>",
		fillcolor=cadetblue,
		label="235:BS
DATA_OUT = reg7;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcc9889b10>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_224:AL"	 [def_var="['DATA_OUT']",
		label="Leaf_224:AL"];
	"235:BS" -> "Leaf_224:AL"	 [cond="[]",
		lineno=None];
	"218:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbcc987e510>",
		fillcolor=springgreen,
		label="218:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"218:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc987e690>",
		fillcolor=firebrick,
		label="218:NS
counter <= counter - 4'h1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc987e690>]",
		style=filled,
		typ=NonblockingSubstitution];
	"218:IF" -> "218:NS"	 [cond="['EN', 'PUSH_POPn', 'pop_ok']",
		label="(EN & ~PUSH_POPn & pop_ok)",
		lineno=218];
	"236:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcc9889cd0>",
		fillcolor=cadetblue,
		label="236:BS
DATA_OUT = 8'h00;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcc9889cd0>]",
		style=filled,
		typ=BlockingSubstitution];
	"236:BS" -> "Leaf_224:AL"	 [cond="[]",
		lineno=None];
	"142:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbcc9b65e90>",
		fillcolor=turquoise,
		label="142:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"143:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbcc9b65f90>",
		fillcolor=springgreen,
		label="143:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"142:BL" -> "143:IF"	 [cond="[]",
		lineno=None];
	"234:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcc9889910>",
		fillcolor=cadetblue,
		label="234:BS
DATA_OUT = reg6;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcc9889910>]",
		style=filled,
		typ=BlockingSubstitution];
	"234:BS" -> "Leaf_224:AL"	 [cond="[]",
		lineno=None];
	"231:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fbcc9889210>",
		fillcolor=lightcyan,
		label="231:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"231:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcc9889310>",
		fillcolor=cadetblue,
		label="231:BS
DATA_OUT = reg3;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcc9889310>]",
		style=filled,
		typ=BlockingSubstitution];
	"231:CA" -> "231:BS"	 [cond="[]",
		lineno=None];
	"228:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fbcc987ebd0>",
		fillcolor=lightcyan,
		label="228:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"228:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcc987ecd0>",
		fillcolor=cadetblue,
		label="228:BS
DATA_OUT = reg0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcc987ecd0>]",
		style=filled,
		typ=BlockingSubstitution];
	"228:CA" -> "228:BS"	 [cond="[]",
		lineno=None];
	"217:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc987e250>",
		fillcolor=firebrick,
		label="217:NS
counter <= counter + 4'h1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc987e250>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_214:AL"	 [def_var="['counter']",
		label="Leaf_214:AL"];
	"217:NS" -> "Leaf_214:AL"	 [cond="[]",
		lineno=None];
	"131:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbcc9b65810>",
		clk_sens=True,
		fillcolor=gold,
		label="131:AL",
		sens="['CLK', 'RST']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['RST', 'EN', 'PUSH_POPn', 'DATA_IN', 'push_ok']"];
	"131:AL" -> "132:BL"	 [cond="[]",
		lineno=None];
	"163:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbcc94a9cd0>",
		fillcolor=springgreen,
		label="163:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"162:BL" -> "163:IF"	 [cond="[]",
		lineno=None];
	"164:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc94a9d10>",
		fillcolor=firebrick,
		label="164:NS
reg3 <= 8'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc94a9d10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"163:IF" -> "164:NS"	 [cond="['RST']",
		label=RST,
		lineno=163];
	"165:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbcc94a9ed0>",
		fillcolor=springgreen,
		label="165:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"163:IF" -> "165:IF"	 [cond="['RST']",
		label="!(RST)",
		lineno=163];
	"172:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbcc988c290>",
		fillcolor=turquoise,
		label="172:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"171:AL" -> "172:BL"	 [cond="[]",
		lineno=None];
	"141:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbcc9b65e50>",
		clk_sens=True,
		fillcolor=gold,
		label="141:AL",
		sens="['CLK', 'RST']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['RST', 'EN', 'PUSH_POPn', 'reg0', 'push_ok']"];
	"141:AL" -> "142:BL"	 [cond="[]",
		lineno=None];
	"228:BS" -> "Leaf_224:AL"	 [cond="[]",
		lineno=None];
	"153:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbcc94a9650>",
		fillcolor=springgreen,
		label="153:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"153:IF" -> "154:NS"	 [cond="['RST']",
		label=RST,
		lineno=153];
	"153:IF" -> "155:IF"	 [cond="['RST']",
		label="!(RST)",
		lineno=153];
	"183:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbcc988ca10>",
		fillcolor=springgreen,
		label="183:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"183:IF" -> "185:IF"	 [cond="['RST']",
		label="!(RST)",
		lineno=183];
	"184:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc988ca50>",
		fillcolor=firebrick,
		label="184:NS
reg5 <= 8'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc988ca50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"183:IF" -> "184:NS"	 [cond="['RST']",
		label=RST,
		lineno=183];
	"231:BS" -> "Leaf_224:AL"	 [cond="[]",
		lineno=None];
	"236:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fbcc9889bd0>",
		fillcolor=lightcyan,
		label="236:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"236:CA" -> "236:BS"	 [cond="[]",
		lineno=None];
	"Leaf_151:AL" -> "161:AL";
	"Leaf_151:AL" -> "224:AL";
	"144:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc9b65fd0>",
		fillcolor=firebrick,
		label="144:NS
reg1 <= 8'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc9b65fd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_141:AL"	 [def_var="['reg1']",
		label="Leaf_141:AL"];
	"144:NS" -> "Leaf_141:AL"	 [cond="[]",
		lineno=None];
	"192:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbcc988cf90>",
		fillcolor=turquoise,
		label="192:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"192:BL" -> "193:IF"	 [cond="[]",
		lineno=None];
	"Leaf_181:AL"	 [def_var="['reg5']",
		label="Leaf_181:AL"];
	"186:NS" -> "Leaf_181:AL"	 [cond="[]",
		lineno=None];
	"216:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbcc9881dd0>",
		fillcolor=springgreen,
		label="216:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"215:BL" -> "216:IF"	 [cond="[]",
		lineno=None];
	"216:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc9881e10>",
		fillcolor=firebrick,
		label="216:NS
counter <= 4'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc9881e10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"216:NS" -> "Leaf_214:AL"	 [cond="[]",
		lineno=None];
	"135:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbcc9b65b50>",
		fillcolor=springgreen,
		label="135:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"135:IF" -> "136:NS"	 [cond="['EN', 'PUSH_POPn', 'push_ok']",
		label="(EN & PUSH_POPn & push_ok)",
		lineno=135];
	"233:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fbcc9889610>",
		fillcolor=lightcyan,
		label="233:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"233:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcc9889710>",
		fillcolor=cadetblue,
		label="233:BS
DATA_OUT = reg5;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcc9889710>]",
		style=filled,
		typ=BlockingSubstitution];
	"233:CA" -> "233:BS"	 [cond="[]",
		lineno=None];
	"230:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fbcc987efd0>",
		fillcolor=lightcyan,
		label="230:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"230:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcc9889110>",
		fillcolor=cadetblue,
		label="230:BS
DATA_OUT = reg2;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcc9889110>]",
		style=filled,
		typ=BlockingSubstitution];
	"230:CA" -> "230:BS"	 [cond="[]",
		lineno=None];
	"Leaf_191:AL"	 [def_var="['reg6']",
		label="Leaf_191:AL"];
	"Leaf_191:AL" -> "201:AL";
	"Leaf_191:AL" -> "224:AL";
	"196:NS" -> "Leaf_191:AL"	 [cond="[]",
		lineno=None];
	"125:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbcc9b655d0>",
		def_var="['pop_ok']",
		fillcolor=deepskyblue,
		label="125:AS
pop_ok = !(counter == 4'h0);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['counter']"];
	"125:AS" -> "214:AL";
	"216:IF" -> "216:NS"	 [cond="['RST']",
		label=RST,
		lineno=216];
	"217:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbcc987e210>",
		fillcolor=springgreen,
		label="217:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"216:IF" -> "217:IF"	 [cond="['RST']",
		label="!(RST)",
		lineno=216];
	"229:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcc987ef10>",
		fillcolor=cadetblue,
		label="229:BS
DATA_OUT = reg1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcc987ef10>]",
		style=filled,
		typ=BlockingSubstitution];
	"229:BS" -> "Leaf_224:AL"	 [cond="[]",
		lineno=None];
	"173:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbcc988c390>",
		fillcolor=springgreen,
		label="173:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"175:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbcc988c590>",
		fillcolor=springgreen,
		label="175:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"173:IF" -> "175:IF"	 [cond="['RST']",
		label="!(RST)",
		lineno=173];
	"174:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc988c3d0>",
		fillcolor=firebrick,
		label="174:NS
reg4 <= 8'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc988c3d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"173:IF" -> "174:NS"	 [cond="['RST']",
		label=RST,
		lineno=173];
	"182:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbcc988c910>",
		fillcolor=turquoise,
		label="182:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"181:AL" -> "182:BL"	 [cond="[]",
		lineno=None];
	"234:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fbcc9889810>",
		fillcolor=lightcyan,
		label="234:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"234:CA" -> "234:BS"	 [cond="[]",
		lineno=None];
	"Leaf_214:AL" -> "214:AL";
	"Leaf_214:AL" -> "125:AS";
	"Leaf_214:AL" -> "224:AL";
	"122:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbcc9748f50>",
		def_var="['BYTES_AVAIL']",
		fillcolor=deepskyblue,
		label="122:AS
BYTES_AVAIL = counter;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['counter']"];
	"Leaf_214:AL" -> "122:AS";
	"124:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbcc9b653d0>",
		def_var="['push_ok']",
		fillcolor=deepskyblue,
		label="124:AS
push_ok = !(counter == 4'h8);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['counter']"];
	"Leaf_214:AL" -> "124:AS";
	"233:BS" -> "Leaf_224:AL"	 [cond="[]",
		lineno=None];
	"203:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbcc9881750>",
		fillcolor=springgreen,
		label="203:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"202:BL" -> "203:IF"	 [cond="[]",
		lineno=None];
	"146:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc94a9390>",
		fillcolor=firebrick,
		label="146:NS
reg1 <= reg0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc94a9390>]",
		style=filled,
		typ=NonblockingSubstitution];
	"146:NS" -> "Leaf_141:AL"	 [cond="[]",
		lineno=None];
	"206:NS" -> "Leaf_201:AL"	 [cond="[]",
		lineno=None];
	"143:IF" -> "144:NS"	 [cond="['RST']",
		label=RST,
		lineno=143];
	"145:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbcc94a91d0>",
		fillcolor=springgreen,
		label="145:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"143:IF" -> "145:IF"	 [cond="['RST']",
		label="!(RST)",
		lineno=143];
	"152:BL" -> "153:IF"	 [cond="[]",
		lineno=None];
	"Leaf_141:AL" -> "151:AL";
	"Leaf_141:AL" -> "224:AL";
	"235:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fbcc9889a10>",
		fillcolor=lightcyan,
		label="235:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"235:CA" -> "235:BS"	 [cond="[]",
		lineno=None];
	"229:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fbcc987ee10>",
		fillcolor=lightcyan,
		label="229:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"229:CA" -> "229:BS"	 [cond="[]",
		lineno=None];
	"172:BL" -> "173:IF"	 [cond="[]",
		lineno=None];
	"184:NS" -> "Leaf_181:AL"	 [cond="[]",
		lineno=None];
	"164:NS" -> "Leaf_161:AL"	 [cond="[]",
		lineno=None];
	"165:IF" -> "166:NS"	 [cond="['EN', 'PUSH_POPn', 'push_ok']",
		label="(EN & PUSH_POPn & push_ok)",
		lineno=165];
	"133:IF" -> "135:IF"	 [cond="['RST']",
		label="!(RST)",
		lineno=133];
	"134:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc9b65990>",
		fillcolor=firebrick,
		label="134:NS
reg0 <= 8'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc9b65990>]",
		style=filled,
		typ=NonblockingSubstitution];
	"133:IF" -> "134:NS"	 [cond="['RST']",
		label=RST,
		lineno=133];
	"182:BL" -> "183:IF"	 [cond="[]",
		lineno=None];
	"175:IF" -> "176:NS"	 [cond="['EN', 'PUSH_POPn', 'push_ok']",
		label="(EN & PUSH_POPn & push_ok)",
		lineno=175];
	"226:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbcc987ea90>",
		fillcolor=turquoise,
		label="226:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"224:AL" -> "226:BL"	 [cond="[]",
		lineno=None];
	"156:NS" -> "Leaf_151:AL"	 [cond="[]",
		lineno=None];
	"227:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7fbcc9889b90>",
		fillcolor=linen,
		label="227:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"227:CS" -> "231:CA"	 [cond="['counter']",
		label=counter,
		lineno=227];
	"227:CS" -> "228:CA"	 [cond="['counter']",
		label=counter,
		lineno=227];
	"227:CS" -> "236:CA"	 [cond="['counter']",
		label=counter,
		lineno=227];
	"227:CS" -> "233:CA"	 [cond="['counter']",
		label=counter,
		lineno=227];
	"227:CS" -> "230:CA"	 [cond="['counter']",
		label=counter,
		lineno=227];
	"227:CS" -> "234:CA"	 [cond="['counter']",
		label=counter,
		lineno=227];
	"227:CS" -> "235:CA"	 [cond="['counter']",
		label=counter,
		lineno=227];
	"227:CS" -> "229:CA"	 [cond="['counter']",
		label=counter,
		lineno=227];
	"232:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fbcc9889410>",
		fillcolor=lightcyan,
		label="232:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"227:CS" -> "232:CA"	 [cond="['counter']",
		label=counter,
		lineno=227];
	"232:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcc9889510>",
		fillcolor=cadetblue,
		label="232:BS
DATA_OUT = reg4;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcc9889510>]",
		style=filled,
		typ=BlockingSubstitution];
	"232:BS" -> "Leaf_224:AL"	 [cond="[]",
		lineno=None];
	"123:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbcc9b651d0>",
		def_var="['BYTES_FREE']",
		fillcolor=deepskyblue,
		label="123:AS
BYTES_FREE = 4'h8 - BYTES_AVAIL;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['BYTES_AVAIL']"];
	"122:AS" -> "123:AS";
	"174:NS" -> "Leaf_171:AL"	 [cond="[]",
		lineno=None];
	"124:AS" -> "201:AL";
	"124:AS" -> "151:AL";
	"124:AS" -> "161:AL";
	"124:AS" -> "214:AL";
	"124:AS" -> "131:AL";
	"124:AS" -> "171:AL";
	"124:AS" -> "141:AL";
	"124:AS" -> "181:AL";
	"191:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbcc988cf50>",
		clk_sens=True,
		fillcolor=gold,
		label="191:AL",
		sens="['CLK', 'RST']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['RST', 'EN', 'PUSH_POPn', 'push_ok', 'reg5']"];
	"124:AS" -> "191:AL";
	"203:IF" -> "204:NS"	 [cond="['RST']",
		label=RST,
		lineno=203];
	"203:IF" -> "205:IF"	 [cond="['RST']",
		label="!(RST)",
		lineno=203];
	"Leaf_181:AL" -> "224:AL";
	"Leaf_181:AL" -> "191:AL";
	"194:NS" -> "Leaf_191:AL"	 [cond="[]",
		lineno=None];
	"134:NS" -> "Leaf_131:AL"	 [cond="[]",
		lineno=None];
	"191:AL" -> "192:BL"	 [cond="[]",
		lineno=None];
	"232:CA" -> "232:BS"	 [cond="[]",
		lineno=None];
	"226:BL" -> "227:CS"	 [cond="[]",
		lineno=None];
	"218:NS" -> "Leaf_214:AL"	 [cond="[]",
		lineno=None];
	"Leaf_201:AL" -> "224:AL";
	"230:BS" -> "Leaf_224:AL"	 [cond="[]",
		lineno=None];
	"145:IF" -> "146:NS"	 [cond="['EN', 'PUSH_POPn', 'push_ok']",
		label="(EN & PUSH_POPn & push_ok)",
		lineno=145];
	"217:IF" -> "218:IF"	 [cond="['EN', 'PUSH_POPn', 'push_ok']",
		label="!((EN & PUSH_POPn & push_ok))",
		lineno=217];
	"217:IF" -> "217:NS"	 [cond="['EN', 'PUSH_POPn', 'push_ok']",
		label="(EN & PUSH_POPn & push_ok)",
		lineno=217];
	"Leaf_131:AL" -> "141:AL";
	"Leaf_131:AL" -> "224:AL";
}
