fifo_w256_128_r32_1024.v,verilog,xil_defaultlib,../../../../FIFO-Pipeline.gen/sources_1/ip/fifo_w256_128_r32_1024/sim/fifo_w256_128_r32_1024.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
