Simulator report for lab4
Sun Apr 11 13:00:08 2021
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 259 nodes    ;
; Simulation Coverage         ;      95.42 % ;
; Total Number of Transitions ; 8415         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                ;
+--------------------------------------------------------------------------------------------+--------------------------------------+---------------+
; Option                                                                                     ; Setting                              ; Default Value ;
+--------------------------------------------------------------------------------------------+--------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                           ; Timing        ;
; Start time                                                                                 ; 0 ns                                 ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                  ;               ;
; Vector input source                                                                        ; Z:/GitHub/UzlyLabs/lab4/Waveform.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                   ; On            ;
; Check outputs                                                                              ; Off                                  ; Off           ;
; Report simulation coverage                                                                 ; On                                   ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                   ; On            ;
; Display missing 1-value coverage report                                                    ; On                                   ; On            ;
; Display missing 0-value coverage report                                                    ; On                                   ; On            ;
; Detect setup and hold time violations                                                      ; Off                                  ; Off           ;
; Detect glitches                                                                            ; Off                                  ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                  ; Off           ;
; Generate Signal Activity File                                                              ; Off                                  ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                  ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                  ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                   ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                           ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                  ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                  ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                 ; Auto          ;
+--------------------------------------------------------------------------------------------+--------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 32-bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      95.42 % ;
; Total nodes checked                                 ; 259          ;
; Total output ports checked                          ; 262          ;
; Total output ports with complete 1/0-value coverage ; 250          ;
; Total output ports with no 1/0-value coverage       ; 12           ;
; Total output ports with no 1-value coverage         ; 12           ;
; Total output ports with no 0-value coverage         ; 12           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                               ; Output Port Name                                                                                           ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+
; |lab4|D0                                                                                                ; |lab4|D0                                                                                                   ; pin_out          ;
; |lab4|inst10                                                                                            ; |lab4|inst10                                                                                               ; regout           ;
; |lab4|Clk_D                                                                                             ; |lab4|Clk_D                                                                                                ; out              ;
; |lab4|D_in                                                                                              ; |lab4|D_in                                                                                                 ; pin_out          ;
; |lab4|x[3]                                                                                              ; |lab4|x[3]                                                                                                 ; pin_out          ;
; |lab4|x[2]                                                                                              ; |lab4|x[2]                                                                                                 ; pin_out          ;
; |lab4|x[1]                                                                                              ; |lab4|x[1]                                                                                                 ; pin_out          ;
; |lab4|x[0]                                                                                              ; |lab4|x[0]                                                                                                 ; pin_out          ;
; |lab4|Clk                                                                                               ; |lab4|Clk                                                                                                  ; out              ;
; |lab4|D1                                                                                                ; |lab4|D1                                                                                                   ; pin_out          ;
; |lab4|RS_out                                                                                            ; |lab4|RS_out                                                                                               ; pin_out          ;
; |lab4|instRStrig                                                                                        ; |lab4|instRStrig                                                                                           ; regout           ;
; |lab4|instRStrig~0                                                                                      ; |lab4|instRStrig~0                                                                                         ; out0             ;
; |lab4|instRStrig~1                                                                                      ; |lab4|instRStrig~1                                                                                         ; out0             ;
; |lab4|instRStrig~2                                                                                      ; |lab4|instRStrig~2                                                                                         ; out0             ;
; |lab4|S_in                                                                                              ; |lab4|S_in                                                                                                 ; pin_out          ;
; |lab4|R_in                                                                                              ; |lab4|R_in                                                                                                 ; pin_out          ;
; |lab4|Clk_RS                                                                                            ; |lab4|Clk_RS                                                                                               ; out              ;
; |lab4|JK_out                                                                                            ; |lab4|JK_out                                                                                               ; pin_out          ;
; |lab4|instJK                                                                                            ; |lab4|instJK                                                                                               ; regout           ;
; |lab4|instJK~0                                                                                          ; |lab4|instJK~0                                                                                             ; out0             ;
; |lab4|instJK~1                                                                                          ; |lab4|instJK~1                                                                                             ; out0             ;
; |lab4|instJK~2                                                                                          ; |lab4|instJK~2                                                                                             ; out0             ;
; |lab4|K_in                                                                                              ; |lab4|K_in                                                                                                 ; pin_out          ;
; |lab4|J_in                                                                                              ; |lab4|J_in                                                                                                 ; pin_out          ;
; |lab4|Clk_JK                                                                                            ; |lab4|Clk_JK                                                                                               ; out              ;
; |lab4|T_in                                                                                              ; |lab4|T_in                                                                                                 ; pin_out          ;
; |lab4|T_out                                                                                             ; |lab4|T_out                                                                                                ; pin_out          ;
; |lab4|inst24                                                                                            ; |lab4|inst24                                                                                               ; regout           ;
; |lab4|inst24~0                                                                                          ; |lab4|inst24~0                                                                                             ; out0             ;
; |lab4|Clk_T                                                                                             ; |lab4|Clk_T                                                                                                ; out              ;
; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~13                              ; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~13                                 ; out0             ;
; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~15                              ; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~15                                 ; out0             ;
; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~16                              ; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~16                                 ; out0             ;
; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~21                              ; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~21                                 ; out0             ;
; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~26                              ; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~26                                 ; out0             ;
; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~29                              ; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~29                                 ; out0             ;
; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~31                              ; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~31                                 ; out0             ;
; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~35                              ; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~35                                 ; out0             ;
; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~38                              ; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~38                                 ; out0             ;
; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~42                              ; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~42                                 ; out0             ;
; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~44                              ; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~44                                 ; out0             ;
; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~46                              ; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~46                                 ; out0             ;
; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~51                              ; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~51                                 ; out0             ;
; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~54                              ; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~54                                 ; out0             ;
; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~56                              ; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~56                                 ; out0             ;
; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~60                              ; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~60                                 ; out0             ;
; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~63                              ; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~63                                 ; out0             ;
; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~66                              ; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~66                                 ; out0             ;
; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~67                              ; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~67                                 ; out0             ;
; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~68                              ; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~68                                 ; out0             ;
; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~69                              ; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~69                                 ; out0             ;
; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~70                              ; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~70                                 ; out0             ;
; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|result_node[0]~0                  ; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|result_node[0]~0                     ; out0             ;
; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~76                              ; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~76                                 ; out0             ;
; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~79                              ; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~79                                 ; out0             ;
; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~81                              ; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~81                                 ; out0             ;
; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~85                              ; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~85                                 ; out0             ;
; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~88                              ; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~88                                 ; out0             ;
; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~92                              ; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~92                                 ; out0             ;
; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~94                              ; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~94                                 ; out0             ;
; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~96                              ; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~96                                 ; out0             ;
; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~101                             ; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~101                                ; out0             ;
; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~104                             ; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~104                                ; out0             ;
; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~106                             ; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~106                                ; out0             ;
; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~110                             ; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~110                                ; out0             ;
; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~113                             ; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~113                                ; out0             ;
; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~116                             ; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~116                                ; out0             ;
; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~117                             ; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~117                                ; out0             ;
; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~118                             ; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~118                                ; out0             ;
; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~119                             ; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~119                                ; out0             ;
; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~120                             ; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~120                                ; out0             ;
; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~136                             ; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~136                                ; out0             ;
; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~143                             ; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~143                                ; out0             ;
; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|result_node[0]~1                  ; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|result_node[0]~1                     ; out0             ;
; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|result_node[0]                    ; |lab4|lpm_mux0:instT|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|result_node[0]                       ; out0             ;
; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~15                              ; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~15                                 ; out0             ;
; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~21                              ; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~21                                 ; out0             ;
; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~31                              ; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~31                                 ; out0             ;
; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~41                              ; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~41                                 ; out0             ;
; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~42                              ; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~42                                 ; out0             ;
; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~44                              ; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~44                                 ; out0             ;
; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~46                              ; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~46                                 ; out0             ;
; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~60                              ; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~60                                 ; out0             ;
; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~62                              ; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~62                                 ; out0             ;
; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~63                              ; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~63                                 ; out0             ;
; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~66                              ; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~66                                 ; out0             ;
; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~68                              ; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~68                                 ; out0             ;
; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~69                              ; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~69                                 ; out0             ;
; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~70                              ; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~70                                 ; out0             ;
; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|result_node[0]~0                  ; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|result_node[0]~0                     ; out0             ;
; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~81                              ; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~81                                 ; out0             ;
; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~91                              ; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~91                                 ; out0             ;
; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~92                              ; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~92                                 ; out0             ;
; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~94                              ; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~94                                 ; out0             ;
; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~96                              ; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~96                                 ; out0             ;
; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~110                             ; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~110                                ; out0             ;
; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~112                             ; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~112                                ; out0             ;
; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~113                             ; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~113                                ; out0             ;
; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~116                             ; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~116                                ; out0             ;
; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~118                             ; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~118                                ; out0             ;
; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~119                             ; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~119                                ; out0             ;
; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~120                             ; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~120                                ; out0             ;
; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~125                             ; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~125                                ; out0             ;
; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~128                             ; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~128                                ; out0             ;
; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~130                             ; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~130                                ; out0             ;
; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~134                             ; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~134                                ; out0             ;
; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~137                             ; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~137                                ; out0             ;
; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~141                             ; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~141                                ; out0             ;
; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~143                             ; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~143                                ; out0             ;
; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|result_node[0]~1                  ; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|result_node[0]~1                     ; out0             ;
; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|result_node[0]                    ; |lab4|lpm_mux0:instJ|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|result_node[0]                       ; out0             ;
; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~4                               ; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~4                                  ; out0             ;
; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~7                               ; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~7                                  ; out0             ;
; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~9                               ; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~9                                  ; out0             ;
; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~13                              ; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~13                                 ; out0             ;
; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~16                              ; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~16                                 ; out0             ;
; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~19                              ; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~19                                 ; out0             ;
; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~20                              ; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~20                                 ; out0             ;
; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~21                              ; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~21                                 ; out0             ;
; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~31                              ; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~31                                 ; out0             ;
; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~42                              ; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~42                                 ; out0             ;
; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~44                              ; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~44                                 ; out0             ;
; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~46                              ; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~46                                 ; out0             ;
; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~56                              ; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~56                                 ; out0             ;
; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~67                              ; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~67                                 ; out0             ;
; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~68                              ; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~68                                 ; out0             ;
; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~69                              ; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~69                                 ; out0             ;
; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~70                              ; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~70                                 ; out0             ;
; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|result_node[0]~0                  ; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|result_node[0]~0                     ; out0             ;
; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~81                              ; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~81                                 ; out0             ;
; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~92                              ; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~92                                 ; out0             ;
; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~94                              ; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~94                                 ; out0             ;
; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~96                              ; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~96                                 ; out0             ;
; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~106                             ; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~106                                ; out0             ;
; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~117                             ; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~117                                ; out0             ;
; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~118                             ; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~118                                ; out0             ;
; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~119                             ; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~119                                ; out0             ;
; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~120                             ; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~120                                ; out0             ;
; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~125                             ; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~125                                ; out0             ;
; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~128                             ; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~128                                ; out0             ;
; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~130                             ; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~130                                ; out0             ;
; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~134                             ; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~134                                ; out0             ;
; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~137                             ; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~137                                ; out0             ;
; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~140                             ; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~140                                ; out0             ;
; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~141                             ; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~141                                ; out0             ;
; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~143                             ; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~143                                ; out0             ;
; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|result_node[0]~1                  ; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|result_node[0]~1                     ; out0             ;
; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|result_node[0]                    ; |lab4|lpm_mux0:instK|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|result_node[0]                       ; out0             ;
; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~15                             ; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~15                                ; out0             ;
; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~37                             ; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~37                                ; out0             ;
; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~68                             ; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~68                                ; out0             ;
; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~69                             ; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~69                                ; out0             ;
; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~70                             ; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~70                                ; out0             ;
; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~87                             ; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~87                                ; out0             ;
; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~118                            ; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~118                               ; out0             ;
; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~119                            ; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~119                               ; out0             ;
; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~120                            ; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~120                               ; out0             ;
; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~125                            ; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~125                               ; out0             ;
; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~127                            ; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~127                               ; out0             ;
; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~128                            ; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~128                               ; out0             ;
; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~130                            ; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~130                               ; out0             ;
; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~134                            ; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~134                               ; out0             ;
; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~136                            ; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~136                               ; out0             ;
; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~137                            ; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~137                               ; out0             ;
; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~140                            ; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~140                               ; out0             ;
; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~141                            ; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~141                               ; out0             ;
; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~143                            ; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~143                               ; out0             ;
; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|result_node[0]~1                 ; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|result_node[0]~1                    ; out0             ;
; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|result_node[0]                   ; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|result_node[0]                      ; out0             ;
; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~4                            ; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~4                               ; out0             ;
; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~7                            ; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~7                               ; out0             ;
; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~9                            ; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~9                               ; out0             ;
; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~13                           ; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~13                              ; out0             ;
; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~16                           ; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~16                              ; out0             ;
; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~20                           ; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~20                              ; out0             ;
; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~21                           ; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~21                              ; out0             ;
; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~44                           ; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~44                              ; out0             ;
; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~46                           ; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~46                              ; out0             ;
; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~62                           ; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~62                              ; out0             ;
; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~68                           ; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~68                              ; out0             ;
; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~69                           ; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~69                              ; out0             ;
; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~70                           ; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~70                              ; out0             ;
; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|result_node[0]~0               ; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|result_node[0]~0                  ; out0             ;
; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~94                           ; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~94                              ; out0             ;
; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~96                           ; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~96                              ; out0             ;
; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~112                          ; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~112                             ; out0             ;
; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~118                          ; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~118                             ; out0             ;
; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~119                          ; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~119                             ; out0             ;
; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~120                          ; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~120                             ; out0             ;
; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~136                          ; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~136                             ; out0             ;
; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~143                          ; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~143                             ; out0             ;
; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|result_node[0]~1               ; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|result_node[0]~1                  ; out0             ;
; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|result_node[0]                 ; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|result_node[0]                    ; out0             ;
; |lab4|lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_okh:auto_generated|counter_comb_bita0   ; |lab4|lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_okh:auto_generated|counter_comb_bita0      ; combout          ;
; |lab4|lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_okh:auto_generated|counter_comb_bita0   ; |lab4|lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_okh:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |lab4|lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_okh:auto_generated|counter_comb_bita1   ; |lab4|lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_okh:auto_generated|counter_comb_bita1      ; combout          ;
; |lab4|lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_okh:auto_generated|counter_comb_bita1   ; |lab4|lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_okh:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |lab4|lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_okh:auto_generated|counter_comb_bita2   ; |lab4|lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_okh:auto_generated|counter_comb_bita2      ; combout          ;
; |lab4|lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_okh:auto_generated|counter_comb_bita2   ; |lab4|lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_okh:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |lab4|lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_okh:auto_generated|counter_comb_bita3   ; |lab4|lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_okh:auto_generated|counter_comb_bita3      ; combout          ;
; |lab4|lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_okh:auto_generated|counter_reg_bit1a[3] ; |lab4|lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_okh:auto_generated|safe_q[3]               ; regout           ;
; |lab4|lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_okh:auto_generated|counter_reg_bit1a[2] ; |lab4|lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_okh:auto_generated|safe_q[2]               ; regout           ;
; |lab4|lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_okh:auto_generated|counter_reg_bit1a[1] ; |lab4|lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_okh:auto_generated|safe_q[1]               ; regout           ;
; |lab4|lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_okh:auto_generated|counter_reg_bit1a[0] ; |lab4|lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_okh:auto_generated|safe_q[0]               ; regout           ;
; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~13                               ; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~13                                  ; out0             ;
; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~15                               ; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~15                                  ; out0             ;
; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~16                               ; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~16                                  ; out0             ;
; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~21                               ; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~21                                  ; out0             ;
; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~26                               ; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~26                                  ; out0             ;
; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~29                               ; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~29                                  ; out0             ;
; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~31                               ; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~31                                  ; out0             ;
; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~35                               ; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~35                                  ; out0             ;
; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~38                               ; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~38                                  ; out0             ;
; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~42                               ; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~42                                  ; out0             ;
; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~44                               ; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~44                                  ; out0             ;
; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~46                               ; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~46                                  ; out0             ;
; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~51                               ; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~51                                  ; out0             ;
; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~54                               ; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~54                                  ; out0             ;
; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~56                               ; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~56                                  ; out0             ;
; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~60                               ; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~60                                  ; out0             ;
; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~63                               ; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~63                                  ; out0             ;
; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~66                               ; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~66                                  ; out0             ;
; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~67                               ; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~67                                  ; out0             ;
; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~68                               ; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~68                                  ; out0             ;
; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~69                               ; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~69                                  ; out0             ;
; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~70                               ; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~70                                  ; out0             ;
; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|result_node[0]~0                   ; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|result_node[0]~0                      ; out0             ;
; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~76                               ; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~76                                  ; out0             ;
; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~79                               ; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~79                                  ; out0             ;
; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~81                               ; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~81                                  ; out0             ;
; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~85                               ; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~85                                  ; out0             ;
; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~88                               ; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~88                                  ; out0             ;
; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~92                               ; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~92                                  ; out0             ;
; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~94                               ; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~94                                  ; out0             ;
; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~96                               ; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~96                                  ; out0             ;
; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~101                              ; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~101                                 ; out0             ;
; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~104                              ; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~104                                 ; out0             ;
; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~106                              ; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~106                                 ; out0             ;
; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~110                              ; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~110                                 ; out0             ;
; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~113                              ; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~113                                 ; out0             ;
; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~116                              ; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~116                                 ; out0             ;
; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~117                              ; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~117                                 ; out0             ;
; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~118                              ; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~118                                 ; out0             ;
; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~119                              ; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~119                                 ; out0             ;
; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~120                              ; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~120                                 ; out0             ;
; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~136                              ; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~136                                 ; out0             ;
; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~143                              ; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~143                                 ; out0             ;
; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|result_node[0]~1                   ; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|result_node[0]~1                      ; out0             ;
; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|result_node[0]                     ; |lab4|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|result_node[0]                        ; out0             ;
+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------+
; Node Name                                                                               ; Output Port Name                                                                        ; Output Port Type ;
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------+
; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~19             ; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~19             ; out0             ;
; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~21             ; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~21             ; out0             ;
; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~41             ; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~41             ; out0             ;
; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~44             ; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~44             ; out0             ;
; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~46             ; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~46             ; out0             ;
; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|result_node[0]~0 ; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|result_node[0]~0 ; out0             ;
; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~91             ; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~91             ; out0             ;
; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~94             ; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~94             ; out0             ;
; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~96             ; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~96             ; out0             ;
; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~66           ; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~66           ; out0             ;
; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~116          ; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~116          ; out0             ;
; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~140          ; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~140          ; out0             ;
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------+
; Node Name                                                                               ; Output Port Name                                                                        ; Output Port Type ;
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------+
; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~19             ; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~19             ; out0             ;
; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~21             ; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~21             ; out0             ;
; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~41             ; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~41             ; out0             ;
; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~44             ; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~44             ; out0             ;
; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~46             ; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~46             ; out0             ;
; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|result_node[0]~0 ; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|result_node[0]~0 ; out0             ;
; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~91             ; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~91             ; out0             ;
; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~94             ; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~94             ; out0             ;
; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~96             ; |lab4|lpm_mux0:instRS|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~96             ; out0             ;
; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~66           ; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~66           ; out0             ;
; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~116          ; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~116          ; out0             ;
; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~140          ; |lab4|lpm_mux0:instRS10|lpm_mux:LPM_MUX_component|mux_o4e:auto_generated|_~140          ; out0             ;
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Apr 11 13:00:07 2021
Info: Command: quartus_sim --simulation_results_format=VWF lab4 -c lab4
Info (324025): Using vector source file "Z:/GitHub/UzlyLabs/lab4/Waveform.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      95.42 %
Info (328052): Number of transitions in simulation is 8415
Info (324045): Vector file lab4.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 32-bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 261 megabytes
    Info: Processing ended: Sun Apr 11 13:00:08 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


