0.6
2019.2
Nov  6 2019
21:57:16
C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.sim/sim_1/behav/xsim/glbl.v,1703729743,verilog,,,,glbl,,,,,,,,
C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sim_1/new/openmips_min_sopc_tb.v,1703729998,verilog,,,,openmips_min_sopc_tb,,,,,,,,
C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sources_1/new/LLbit_reg.v,1703729895,verilog,,C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sources_1/new/ctrl.v,C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sources_1/new/defines.v,LLbit_reg,,,,,,,,
C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sources_1/new/ctrl.v,1703729928,verilog,,C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sources_1/new/data_ram.v,C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sources_1/new/defines.v,ctrl,,,,,,,,
C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sources_1/new/data_ram.v,1703730630,verilog,,C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sources_1/new/div.v,C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sources_1/new/defines.v,data_ram,,,,,,,,
C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sources_1/new/defines.v,1703755919,verilog,,,,,,,,,,,,
C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sources_1/new/div.v,1703730113,verilog,,C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sources_1/new/ex.v,C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sources_1/new/defines.v,div,,,,,,,,
C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sources_1/new/ex.v,1703730138,verilog,,C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sources_1/new/ex_mem.v,C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sources_1/new/defines.v,ex,,,,,,,,
C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sources_1/new/ex_mem.v,1703730128,verilog,,C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sources_1/new/hilo_reg.v,C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sources_1/new/defines.v,ex_mem,,,,,,,,
C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sources_1/new/hilo_reg.v,1703730113,verilog,,C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sources_1/new/id.v,C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sources_1/new/defines.v,hilo_reg,,,,,,,,
C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sources_1/new/id.v,1703730138,verilog,,C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sources_1/new/id_ex.v,C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sources_1/new/defines.v,id,,,,,,,,
C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sources_1/new/id_ex.v,1703730138,verilog,,C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sources_1/new/if_id.v,C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sources_1/new/defines.v,id_ex,,,,,,,,
C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sources_1/new/if_id.v,1703730113,verilog,,C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sources_1/new/inst_rom.v,C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sources_1/new/defines.v,if_id,,,,,,,,
C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sources_1/new/inst_rom.v,1703730113,verilog,,C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sources_1/new/mem.v,C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sources_1/new/defines.v,inst_rom,,,,,,,,
C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sources_1/new/mem.v,1703730128,verilog,,C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sources_1/new/mem_wb.v,C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sources_1/new/defines.v,mem,,,,,,,,
C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sources_1/new/mem_wb.v,1703730113,verilog,,C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sources_1/new/openmips.v,C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sources_1/new/defines.v,mem_wb,,,,,,,,
C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sources_1/new/openmips.v,1703730138,verilog,,C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sources_1/new/openmips_min_sopc.v,C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sources_1/new/defines.v,openmips,,,,,,,,
C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sources_1/new/openmips_min_sopc.v,1703729744,verilog,,C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sources_1/new/pc_reg.v,C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sources_1/new/defines.v,openmips_min_sopc,,,,,,,,
C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sources_1/new/pc_reg.v,1703730073,verilog,,C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sources_1/new/regfile.v,C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sources_1/new/defines.v,pc_reg,,,,,,,,
C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sources_1/new/regfile.v,1703730113,verilog,,C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sim_1/new/openmips_min_sopc_tb.v,C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sources_1/new/defines.v,regfile,,,,,,,,
