#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Dec  7 10:20:05 2018
# Process ID: 7196
# Current directory: C:/Users/djleg/Documents/programmeerbareHardware1/VGASquare/VGASquare.runs/synth_1
# Command line: vivado.exe -log VGA.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source VGA.tcl
# Log file: C:/Users/djleg/Documents/programmeerbareHardware1/VGASquare/VGASquare.runs/synth_1/VGA.vds
# Journal file: C:/Users/djleg/Documents/programmeerbareHardware1/VGASquare/VGASquare.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source VGA.tcl -notrace
Command: synth_design -top VGA -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11700 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 344.945 ; gain = 100.457
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Users/djleg/Documents/programmeerbareHardware1/VGASquare/VGASquare.srcs/sources_1/imports/Week 5 + 6 - Bounching Square - Ball/vga.vhd:29]
WARNING: [Synth 8-3848] Net red in module/entity VGA does not have driver. [C:/Users/djleg/Documents/programmeerbareHardware1/VGASquare/VGASquare.srcs/sources_1/imports/Week 5 + 6 - Bounching Square - Ball/vga.vhd:23]
WARNING: [Synth 8-3848] Net green in module/entity VGA does not have driver. [C:/Users/djleg/Documents/programmeerbareHardware1/VGASquare/VGASquare.srcs/sources_1/imports/Week 5 + 6 - Bounching Square - Ball/vga.vhd:23]
WARNING: [Synth 8-3848] Net blue in module/entity VGA does not have driver. [C:/Users/djleg/Documents/programmeerbareHardware1/VGASquare/VGASquare.srcs/sources_1/imports/Week 5 + 6 - Bounching Square - Ball/vga.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'VGA' (1#1) [C:/Users/djleg/Documents/programmeerbareHardware1/VGASquare/VGASquare.srcs/sources_1/imports/Week 5 + 6 - Bounching Square - Ball/vga.vhd:29]
WARNING: [Synth 8-3331] design VGA has unconnected port red[3]
WARNING: [Synth 8-3331] design VGA has unconnected port red[2]
WARNING: [Synth 8-3331] design VGA has unconnected port red[1]
WARNING: [Synth 8-3331] design VGA has unconnected port red[0]
WARNING: [Synth 8-3331] design VGA has unconnected port green[3]
WARNING: [Synth 8-3331] design VGA has unconnected port green[2]
WARNING: [Synth 8-3331] design VGA has unconnected port green[1]
WARNING: [Synth 8-3331] design VGA has unconnected port green[0]
WARNING: [Synth 8-3331] design VGA has unconnected port blue[3]
WARNING: [Synth 8-3331] design VGA has unconnected port blue[2]
WARNING: [Synth 8-3331] design VGA has unconnected port blue[1]
WARNING: [Synth 8-3331] design VGA has unconnected port blue[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 396.973 ; gain = 152.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 396.973 ; gain = 152.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 396.973 ; gain = 152.484
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
WARNING: [Synth 8-6014] Unused sequential element hcount_reg was removed.  [C:/Users/djleg/Documents/programmeerbareHardware1/VGASquare/VGASquare.srcs/sources_1/imports/Week 5 + 6 - Bounching Square - Ball/vga.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element vcount_reg was removed.  [C:/Users/djleg/Documents/programmeerbareHardware1/VGASquare/VGASquare.srcs/sources_1/imports/Week 5 + 6 - Bounching Square - Ball/vga.vhd:37]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 396.973 ; gain = 152.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module VGA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element hcount_reg was removed.  [C:/Users/djleg/Documents/programmeerbareHardware1/VGASquare/VGASquare.srcs/sources_1/imports/Week 5 + 6 - Bounching Square - Ball/vga.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element vcount_reg was removed.  [C:/Users/djleg/Documents/programmeerbareHardware1/VGASquare/VGASquare.srcs/sources_1/imports/Week 5 + 6 - Bounching Square - Ball/vga.vhd:37]
WARNING: [Synth 8-3331] design VGA has unconnected port red[3]
WARNING: [Synth 8-3331] design VGA has unconnected port red[2]
WARNING: [Synth 8-3331] design VGA has unconnected port red[1]
WARNING: [Synth 8-3331] design VGA has unconnected port red[0]
WARNING: [Synth 8-3331] design VGA has unconnected port green[3]
WARNING: [Synth 8-3331] design VGA has unconnected port green[2]
WARNING: [Synth 8-3331] design VGA has unconnected port green[1]
WARNING: [Synth 8-3331] design VGA has unconnected port green[0]
WARNING: [Synth 8-3331] design VGA has unconnected port blue[3]
WARNING: [Synth 8-3331] design VGA has unconnected port blue[2]
WARNING: [Synth 8-3331] design VGA has unconnected port blue[1]
WARNING: [Synth 8-3331] design VGA has unconnected port blue[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 534.121 ; gain = 289.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 534.121 ; gain = 289.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 534.121 ; gain = 289.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 534.121 ; gain = 289.633
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 534.121 ; gain = 289.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 534.121 ; gain = 289.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 534.121 ; gain = 289.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 534.121 ; gain = 289.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 534.121 ; gain = 289.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     3|
|3     |LUT2  |     5|
|4     |LUT3  |     6|
|5     |LUT4  |     9|
|6     |LUT5  |    12|
|7     |LUT6  |    11|
|8     |FDRE  |    42|
|9     |IBUF  |     1|
|10    |OBUF  |    22|
|11    |OBUFT |    12|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   124|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 534.121 ; gain = 289.633
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 534.121 ; gain = 289.633
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 534.121 ; gain = 289.633
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 633.859 ; gain = 402.320
INFO: [Common 17-1381] The checkpoint 'C:/Users/djleg/Documents/programmeerbareHardware1/VGASquare/VGASquare.runs/synth_1/VGA.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file VGA_utilization_synth.rpt -pb VGA_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 633.859 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec  7 10:20:27 2018...
