0.6
2019.2
Nov  6 2019
21:57:16
D:/VivadoCode/CPU_CDE2/mycpu_verify/rtl/BRIDGE/bridge_1x2.v,1637319754,verilog,,D:/VivadoCode/CPU_CDE2/mycpu_verify/rtl/CONFREG/confreg.v,,bridge_1x2,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/VivadoCode/CPU_CDE2/mycpu_verify/rtl/CONFREG/confreg.v,1637472412,verilog,,D:/VivadoCode/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v,,confreg,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/VivadoCode/CPU_CDE2/mycpu_verify/rtl/mycpu/alu.v,1733638458,verilog,,D:/VivadoCode/CPU_CDE2/mycpu_verify/rtl/BRIDGE/bridge_1x2.v,,alu,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/VivadoCode/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v,1733716291,verilog,,D:/VivadoCode/cdp_ede_local-master/minicpu_env/miniCPU/regfile.v,,mycpu_top,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/VivadoCode/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v,1733486677,verilog,,D:/VivadoCode/cdp_ede_local-master/minicpu_env/miniCPU/tools.v,,soc_lite_top,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/VivadoCode/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.v,1731923168,verilog,,D:/VivadoCode/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/data_ram/sim/data_ram.v,,clk_pll,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/VivadoCode/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v,1731923167,verilog,,D:/VivadoCode/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.v,,clk_pll_clk_wiz,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/VivadoCode/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/data_ram/sim/data_ram.v,1731923170,verilog,,D:/VivadoCode/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/inst_ram/sim/inst_ram.v,,data_ram,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/VivadoCode/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/inst_ram/sim/inst_ram.v,1731923173,verilog,,D:/VivadoCode/CPU_CDE2/mycpu_verify/rtl/mycpu/alu.v,,inst_ram,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/VivadoCode/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/VivadoCode/CPU_CDE2/mycpu_verify/testbench/mycpu_tb.v,1637292516,verilog,,,,tb_top,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/VivadoCode/cdp_ede_local-master/minicpu_env/miniCPU/regfile.v,1730429372,verilog,,D:/VivadoCode/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v,,regfile,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/VivadoCode/cdp_ede_local-master/minicpu_env/miniCPU/tools.v,1730429372,verilog,,D:/VivadoCode/CPU_CDE2/mycpu_verify/testbench/mycpu_tb.v,,decoder_2_4;decoder_4_16;decoder_5_32;decoder_6_64,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
