{
  "module_name": "smu13_driver_if_aldebaran.h",
  "hash_id": "da761599f684099264238299c325ebf13b24ecab526201707c416ded93d5d43b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/pm/swsmu/inc/pmfw_if/smu13_driver_if_aldebaran.h",
  "human_readable_source": " \n\n#ifndef SMU13_DRIVER_IF_ALDEBARAN_H\n#define SMU13_DRIVER_IF_ALDEBARAN_H\n\n#define SMU13_DRIVER_IF_VERSION_ALDE 0x08\n\n#define NUM_VCLK_DPM_LEVELS   8\n#define NUM_DCLK_DPM_LEVELS   8\n#define NUM_SOCCLK_DPM_LEVELS 8\n#define NUM_LCLK_DPM_LEVELS   8\n#define NUM_UCLK_DPM_LEVELS   4\n#define NUM_FCLK_DPM_LEVELS   8\n#define NUM_XGMI_DPM_LEVELS   4\n\n\n#define FEATURE_DATA_CALCULATIONS       0\n#define FEATURE_DPM_GFXCLK_BIT          1\n#define FEATURE_DPM_UCLK_BIT            2\n#define FEATURE_DPM_SOCCLK_BIT          3\n#define FEATURE_DPM_FCLK_BIT            4\n#define FEATURE_DPM_LCLK_BIT            5\n#define FEATURE_DPM_XGMI_BIT            6\n#define FEATURE_DS_GFXCLK_BIT           7\n#define FEATURE_DS_SOCCLK_BIT           8\n#define FEATURE_DS_LCLK_BIT             9\n#define FEATURE_DS_FCLK_BIT             10\n#define FEATURE_DS_UCLK_BIT             11\n#define FEATURE_GFX_SS_BIT              12\n#define FEATURE_DPM_VCN_BIT             13\n#define FEATURE_RSMU_SMN_CG_BIT         14\n#define FEATURE_WAFL_CG_BIT             15\n#define FEATURE_PPT_BIT                 16\n#define FEATURE_TDC_BIT                 17\n#define FEATURE_APCC_PLUS_BIT           18\n#define FEATURE_APCC_DFLL_BIT           19\n#define FEATURE_FW_CTF_BIT              20\n#define FEATURE_THERMAL_BIT             21\n#define FEATURE_OUT_OF_BAND_MONITOR_BIT 22\n#define FEATURE_SPARE_23_BIT            23\n#define FEATURE_XGMI_PER_LINK_PWR_DWN   24\n#define FEATURE_DF_CSTATE               25\n#define FEATURE_FUSE_CG_BIT             26\n#define FEATURE_MP1_CG_BIT              27\n#define FEATURE_SMUIO_CG_BIT            28\n#define FEATURE_THM_CG_BIT              29\n#define FEATURE_CLK_CG_BIT              30\n#define FEATURE_EDC_BIT                 31\n#define FEATURE_SPARE_32_BIT            32\n#define FEATURE_SPARE_33_BIT            33\n#define FEATURE_SPARE_34_BIT            34\n#define FEATURE_SPARE_35_BIT            35\n#define FEATURE_SPARE_36_BIT            36\n#define FEATURE_SPARE_37_BIT            37\n#define FEATURE_SPARE_38_BIT            38\n#define FEATURE_SPARE_39_BIT            39\n#define FEATURE_SPARE_40_BIT            40\n#define FEATURE_SPARE_41_BIT            41\n#define FEATURE_SPARE_42_BIT            42\n#define FEATURE_SPARE_43_BIT            43\n#define FEATURE_SPARE_44_BIT            44\n#define FEATURE_SPARE_45_BIT            45\n#define FEATURE_SPARE_46_BIT            46\n#define FEATURE_SPARE_47_BIT            47\n#define FEATURE_SPARE_48_BIT            48\n#define FEATURE_SPARE_49_BIT            49\n#define FEATURE_SPARE_50_BIT            50\n#define FEATURE_SPARE_51_BIT            51\n#define FEATURE_SPARE_52_BIT            52\n#define FEATURE_SPARE_53_BIT            53\n#define FEATURE_SPARE_54_BIT            54\n#define FEATURE_SPARE_55_BIT            55\n#define FEATURE_SPARE_56_BIT            56\n#define FEATURE_SPARE_57_BIT            57\n#define FEATURE_SPARE_58_BIT            58\n#define FEATURE_SPARE_59_BIT            59\n#define FEATURE_SPARE_60_BIT            60\n#define FEATURE_SPARE_61_BIT            61\n#define FEATURE_SPARE_62_BIT            62\n#define FEATURE_SPARE_63_BIT            63\n\n#define NUM_FEATURES                    64\n\n\n#define I2C_CONTROLLER_ENABLED  1\n#define I2C_CONTROLLER_DISABLED 0\n\n\n\n#define THROTTLER_PPT0_BIT         0\n#define THROTTLER_PPT1_BIT         1\n#define THROTTLER_TDC_GFX_BIT      2\n#define THROTTLER_TDC_SOC_BIT      3\n#define THROTTLER_TDC_HBM_BIT      4\n#define THROTTLER_SPARE_5          5\n#define THROTTLER_TEMP_GPU_BIT     6\n#define THROTTLER_TEMP_MEM_BIT     7\n#define THORTTLER_SPARE_8          8\n#define THORTTLER_SPARE_9          9\n#define THORTTLER_SPARE_10         10\n#define THROTTLER_TEMP_VR_GFX_BIT  11\n#define THROTTLER_TEMP_VR_SOC_BIT  12\n#define THROTTLER_TEMP_VR_MEM_BIT  13\n#define THORTTLER_SPARE_14         14\n#define THORTTLER_SPARE_15         15\n#define THORTTLER_SPARE_16         16\n#define THORTTLER_SPARE_17         17\n#define THORTTLER_SPARE_18         18\n#define THROTTLER_APCC_BIT         19\n\n\n#define TABLE_TRANSFER_OK         0x0\n#define TABLE_TRANSFER_FAILED     0xFF\n#define TABLE_TRANSFER_PENDING    0xAB\n\n\n#define NUM_I2C_CONTROLLERS                8\n\n#define I2C_CONTROLLER_ENABLED             1\n#define I2C_CONTROLLER_DISABLED            0\n\n#define MAX_SW_I2C_COMMANDS                24\n\n#define ALDEBARAN_UMC_CHANNEL_NUM    32\n\ntypedef enum {\n  I2C_CONTROLLER_PORT_0, \n  I2C_CONTROLLER_PORT_1, \n  I2C_CONTROLLER_PORT_COUNT,\n} I2cControllerPort_e;\n\ntypedef enum {\n  I2C_CONTROLLER_THROTTLER_TYPE_NONE,\n  I2C_CONTROLLER_THROTTLER_VR_GFX0,\n  I2C_CONTROLLER_THROTTLER_VR_GFX1,\n  I2C_CONTROLLER_THROTTLER_VR_SOC,\n  I2C_CONTROLLER_THROTTLER_VR_MEM,\n  I2C_CONTROLLER_THROTTLER_COUNT,\n} I2cControllerThrottler_e;\n\ntypedef enum {\n  I2C_CONTROLLER_PROTOCOL_VR_MP2855,\n  I2C_CONTROLLER_PROTOCOL_COUNT,\n} I2cControllerProtocol_e;\n\ntypedef struct {\n  uint8_t   Enabled;\n  uint8_t   Speed;\n  uint8_t   SlaveAddress;\n  uint8_t   ControllerPort;\n  uint8_t   ThermalThrotter;\n  uint8_t   I2cProtocol;\n  uint8_t   PaddingConfig[2];\n} I2cControllerConfig_t;\n\ntypedef enum {\n  I2C_PORT_SVD_SCL,\n  I2C_PORT_GPIO,\n} I2cPort_e;\n\ntypedef enum {\n  I2C_SPEED_FAST_50K,     \n  I2C_SPEED_FAST_100K,    \n  I2C_SPEED_FAST_400K,    \n  I2C_SPEED_FAST_PLUS_1M, \n  I2C_SPEED_HIGH_1M,      \n  I2C_SPEED_HIGH_2M,      \n  I2C_SPEED_COUNT,\n} I2cSpeed_e;\n\ntypedef enum {\n  I2C_CMD_READ,\n  I2C_CMD_WRITE,\n  I2C_CMD_COUNT,\n} I2cCmdType_e;\n\n#define CMDCONFIG_STOP_BIT             0\n#define CMDCONFIG_RESTART_BIT          1\n#define CMDCONFIG_READWRITE_BIT        2 \n\n#define CMDCONFIG_STOP_MASK           (1 << CMDCONFIG_STOP_BIT)\n#define CMDCONFIG_RESTART_MASK        (1 << CMDCONFIG_RESTART_BIT)\n#define CMDCONFIG_READWRITE_MASK      (1 << CMDCONFIG_READWRITE_BIT)\n\ntypedef struct {\n  uint8_t ReadWriteData;  \n  uint8_t CmdConfig; \n} SwI2cCmd_t; \n\ntypedef struct {\n  uint8_t    I2CcontrollerPort; \n  uint8_t    I2CSpeed;          \n  uint8_t    SlaveAddress;      \n  uint8_t    NumCmds;           \n  SwI2cCmd_t SwI2cCmds[MAX_SW_I2C_COMMANDS];\n} SwI2cRequest_t; \n\ntypedef struct {\n  SwI2cRequest_t SwI2cRequest;\n  uint32_t       Spare[8];\n  uint32_t       MmHubPadding[8]; \n} SwI2cRequestExternal_t;\n\ntypedef struct {\n  uint32_t a;  \n  uint32_t b;  \n  uint32_t c;  \n} QuadraticInt_t;\n\ntypedef struct {\n  uint32_t m;  \n  uint32_t b;  \n} LinearInt_t;\n\ntypedef enum {\n  GFXCLK_SOURCE_PLL,\n  GFXCLK_SOURCE_DFLL,\n  GFXCLK_SOURCE_COUNT,\n} GfxclkSrc_e;\n\ntypedef enum {\n  PPCLK_GFXCLK,\n  PPCLK_VCLK,\n  PPCLK_DCLK,\n  PPCLK_SOCCLK,\n  PPCLK_UCLK,\n  PPCLK_FCLK,\n  PPCLK_LCLK,\n  PPCLK_COUNT,\n} PPCLK_e;\n\ntypedef enum {\n  GPIO_INT_POLARITY_ACTIVE_LOW,\n  GPIO_INT_POLARITY_ACTIVE_HIGH,\n} GpioIntPolarity_e;\n\n\ntypedef enum {\n  UCLK_DPM_MODE_BANDWIDTH,\n  UCLK_DPM_MODE_LATENCY,\n} UCLK_DPM_MODE_e;\n\ntypedef struct {\n  uint8_t        StartupLevel;\n  uint8_t        NumDiscreteLevels;   \n  uint16_t       SsFmin;              \n  LinearInt_t    ConversionToAvfsClk; \n  QuadraticInt_t SsCurve;             \n} DpmDescriptor_t;\n\n#pragma pack(push, 1)\ntypedef struct {\n  uint32_t Version;\n\n  \n  uint32_t FeaturesToRun[2];\n\n  \n  uint16_t PptLimit;      \n  uint16_t TdcLimitGfx;   \n  uint16_t TdcLimitSoc;   \n  uint16_t TdcLimitHbm;   \n  uint16_t ThotspotLimit; \n  uint16_t TmemLimit;     \n  uint16_t Tvr_gfxLimit;  \n  uint16_t Tvr_memLimit;  \n  uint16_t Tvr_socLimit;  \n  uint16_t PaddingLimit;\n\n  \n  uint16_t MaxVoltageGfx; \n  uint16_t MaxVoltageSoc; \n\n  \n  DpmDescriptor_t DpmDescriptor[PPCLK_COUNT];\n\n  uint8_t  DidTableVclk[NUM_VCLK_DPM_LEVELS];     \n  uint8_t  DidTableDclk[NUM_DCLK_DPM_LEVELS];     \n  uint8_t  DidTableSocclk[NUM_SOCCLK_DPM_LEVELS]; \n  uint8_t  DidTableLclk[NUM_LCLK_DPM_LEVELS];     \n  uint32_t FidTableFclk[NUM_FCLK_DPM_LEVELS];     \n  uint8_t  DidTableFclk[NUM_FCLK_DPM_LEVELS];     \n  uint32_t FidTableUclk[NUM_UCLK_DPM_LEVELS];     \n  uint8_t  DidTableUclk[NUM_UCLK_DPM_LEVELS];     \n\n  uint32_t StartupFidPll0; \n  uint32_t StartupFidPll4; \n  uint32_t StartupFidPll5; \n\n  uint8_t  StartupSmnclkDid;\n  uint8_t  StartupMp0clkDid;\n  uint8_t  StartupMp1clkDid;\n  uint8_t  StartupWaflclkDid;\n  uint8_t  StartupGfxavfsclkDid;\n  uint8_t  StartupMpioclkDid;\n  uint8_t  StartupDxioclkDid;\n  uint8_t  spare123;\n\n  uint8_t  StartupVidGpu0Svi0Plane0; \n  uint8_t  StartupVidGpu0Svi0Plane1; \n  uint8_t  StartupVidGpu0Svi1Plane0; \n  uint8_t  StartupVidGpu0Svi1Plane1; \n\n  uint8_t  StartupVidGpu1Svi0Plane0; \n  uint8_t  StartupVidGpu1Svi0Plane1; \n  uint8_t  StartupVidGpu1Svi1Plane0; \n  uint8_t  StartupVidGpu1Svi1Plane1; \n\n  \n  uint16_t GfxclkFmax;   \n  uint16_t GfxclkFmin;   \n  uint16_t GfxclkFidle;  \n  uint16_t GfxclkFinit;  \n  uint8_t  GfxclkSource; \n  uint8_t  spare1[2];\n  uint8_t  StartupGfxclkDid;\n  uint32_t StartupGfxclkFid;\n\n  \n  uint16_t GFX_Guardband_Freq[8];         \n  int16_t  GFX_Guardband_Voltage_Cold[8]; \n  int16_t  GFX_Guardband_Voltage_Mid[8];  \n  int16_t  GFX_Guardband_Voltage_Hot[8];  \n\n  uint16_t SOC_Guardband_Freq[8];         \n  int16_t  SOC_Guardband_Voltage_Cold[8]; \n  int16_t  SOC_Guardband_Voltage_Mid[8];  \n  int16_t  SOC_Guardband_Voltage_Hot[8];  \n\n  \n  uint16_t DcBtcEnabled;\n  int16_t  DcBtcMin;       \n  int16_t  DcBtcMax;       \n  int16_t  DcBtcGb;        \n\n  \n  uint8_t  XgmiLinkSpeed[NUM_XGMI_DPM_LEVELS]; \n  uint8_t  XgmiLinkWidth[NUM_XGMI_DPM_LEVELS]; \n  uint8_t  XgmiStartupLevel;\n  uint8_t  spare12[3];\n\n  \n  uint16_t GFX_PPVmin_Enabled;\n  uint16_t GFX_Vmin_Plat_Offset_Hot;  \n  uint16_t GFX_Vmin_Plat_Offset_Cold; \n  uint16_t GFX_Vmin_Hot_T0;           \n  uint16_t GFX_Vmin_Cold_T0;          \n  uint16_t GFX_Vmin_Hot_Eol;          \n  uint16_t GFX_Vmin_Cold_Eol;         \n  uint16_t GFX_Vmin_Aging_Offset;     \n  uint16_t GFX_Vmin_Temperature_Hot;  \n  uint16_t GFX_Vmin_Temperature_Cold; \n\n  \n  uint16_t SOC_PPVmin_Enabled;\n  uint16_t SOC_Vmin_Plat_Offset_Hot;  \n  uint16_t SOC_Vmin_Plat_Offset_Cold; \n  uint16_t SOC_Vmin_Hot_T0;           \n  uint16_t SOC_Vmin_Cold_T0;          \n  uint16_t SOC_Vmin_Hot_Eol;          \n  uint16_t SOC_Vmin_Cold_Eol;         \n  uint16_t SOC_Vmin_Aging_Offset;     \n  uint16_t SOC_Vmin_Temperature_Hot;  \n  uint16_t SOC_Vmin_Temperature_Cold; \n\n  \n  uint32_t ApccPlusResidencyLimit; \n\n  \n  uint16_t DeterminismVoltageOffset; \n  uint16_t spare22;\n\n  \n  uint32_t spare3[14];\n\n  \n  \n  uint16_t GfxMaxCurrent; \n  int8_t   GfxOffset;     \n  uint8_t  Padding_TelemetryGfx;\n\n  uint16_t SocMaxCurrent; \n  int8_t   SocOffset;     \n  uint8_t  Padding_TelemetrySoc;\n\n  uint16_t MemMaxCurrent; \n  int8_t   MemOffset;     \n  uint8_t  Padding_TelemetryMem;\n\n  uint16_t BoardMaxCurrent; \n  int8_t   BoardOffset;     \n  uint8_t  Padding_TelemetryBoardInput;\n\n  \n  uint32_t BoardVoltageCoeffA; \n  uint32_t BoardVoltageCoeffB; \n\n  \n  uint8_t  VR0HotGpio;     \n  uint8_t  VR0HotPolarity; \n  uint8_t  VR1HotGpio;     \n  uint8_t  VR1HotPolarity; \n\n  \n  uint8_t  UclkSpreadEnabled; \n  uint8_t  UclkSpreadPercent; \n  uint16_t UclkSpreadFreq;    \n\n  \n  uint8_t  FclkSpreadEnabled; \n  uint8_t  FclkSpreadPercent; \n  uint16_t FclkSpreadFreq;    \n\n  \n  I2cControllerConfig_t  I2cControllers[NUM_I2C_CONTROLLERS];\n\n  \n  uint8_t  GpioI2cScl; \n  uint8_t  GpioI2cSda; \n  uint16_t spare5;\n\n  uint16_t XgmiMaxCurrent; \n  int8_t   XgmiOffset;     \n  uint8_t  Padding_TelemetryXgmi;\n\n  uint16_t  EdcPowerLimit;\n  uint16_t  spare6;\n\n  \n  uint32_t reserved[14];\n\n} PPTable_t;\n#pragma pack(pop)\n\ntypedef struct {\n  \n  uint16_t     GfxclkAverageLpfTau;\n  uint16_t     SocclkAverageLpfTau;\n  uint16_t     UclkAverageLpfTau;\n  uint16_t     GfxActivityLpfTau;\n  uint16_t     UclkActivityLpfTau;\n\n  uint16_t     SocketPowerLpfTau;\n\n  uint32_t     Spare[8];\n  \n  uint32_t     MmHubPadding[8]; \n} DriverSmuConfig_t;\n\ntypedef struct {\n  uint16_t CurrClock[PPCLK_COUNT];\n  uint16_t Padding1              ;\n  uint16_t AverageGfxclkFrequency;\n  uint16_t AverageSocclkFrequency;\n  uint16_t AverageUclkFrequency  ;\n  uint16_t AverageGfxActivity    ;\n  uint16_t AverageUclkActivity   ;\n  uint8_t  CurrSocVoltageOffset  ;\n  uint8_t  CurrGfxVoltageOffset  ;\n  uint8_t  CurrMemVidOffset      ;\n  uint8_t  Padding8              ;\n  uint16_t AverageSocketPower    ;\n  uint16_t TemperatureEdge       ;\n  uint16_t TemperatureHotspot    ;\n  uint16_t TemperatureHBM        ;  \n  uint16_t TemperatureVrGfx      ;\n  uint16_t TemperatureVrSoc      ;\n  uint16_t TemperatureVrMem      ;\n  uint32_t ThrottlerStatus       ;\n\n  uint32_t PublicSerialNumLower32;\n  uint32_t PublicSerialNumUpper32;\n  uint16_t TemperatureAllHBM[4]  ;\n  uint32_t GfxBusyAcc            ;\n  uint32_t DramBusyAcc           ;\n  uint32_t EnergyAcc64bitLow     ; \n  uint32_t EnergyAcc64bitHigh    ;\n  uint32_t TimeStampLow          ; \n  uint32_t TimeStampHigh         ;\n\n  \n  uint32_t     MmHubPadding[8]; \n} SmuMetrics_t;\n\n\ntypedef struct {\n  uint16_t avgPsmCount[76];\n  uint16_t minPsmCount[76];\n  float    avgPsmVoltage[76];\n  float    minPsmVoltage[76];\n\n  uint32_t MmHubPadding[8]; \n} AvfsDebugTable_t;\n\ntypedef struct {\n\tuint64_t mca_umc_status;\n\tuint64_t mca_umc_addr;\n\tuint16_t ce_count_lo_chip;\n\tuint16_t ce_count_hi_chip;\n\n\tuint32_t eccPadding;\n} EccInfo_t;\n\ntypedef struct {\n\tuint64_t mca_umc_status;\n\tuint64_t mca_umc_addr;\n\n\tuint16_t ce_count_lo_chip;\n\tuint16_t ce_count_hi_chip;\n\n\tuint32_t eccPadding;\n\n\tuint64_t mca_ceumc_addr;\n} EccInfo_V2_t;\n\ntypedef struct {\n\tunion {\n\t\tEccInfo_t  EccInfo[ALDEBARAN_UMC_CHANNEL_NUM];\n\t\tEccInfo_V2_t EccInfo_V2[ALDEBARAN_UMC_CHANNEL_NUM];\n\t};\n} EccInfoTable_t;\n\n\n\n\n#define TABLE_PPTABLE                 0\n#define TABLE_AVFS_PSM_DEBUG          1\n#define TABLE_AVFS_FUSE_OVERRIDE      2\n#define TABLE_PMSTATUSLOG             3\n#define TABLE_SMU_METRICS             4\n#define TABLE_DRIVER_SMU_CONFIG       5\n#define TABLE_I2C_COMMANDS            6\n#define TABLE_ECCINFO                 7\n#define TABLE_COUNT                   8\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}