
*** Running vivado
    with args -log top_arty_s7_50.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_arty_s7_50.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top_arty_s7_50.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 383.598 ; gain = 66.918
Command: synth_design -top top_arty_s7_50 -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7856
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1191.539 ; gain = 409.332
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_arty_s7_50' [C:/Users/Jonas/Documents/rt_clock/top/top_arty_s7_50.vhd:17]
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/Jonas/Documents/rt_clock/top/top.vhd:25]
	Parameter clk_hz bound to: 100000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reset_sync' [C:/Users/Jonas/Documents/rt_clock/reset_sync/reset_sync.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'reset_sync' (0#1) [C:/Users/Jonas/Documents/rt_clock/reset_sync/reset_sync.vhd:22]
INFO: [Synth 8-638] synthesizing module 'uart_buffered' [C:/Users/Jonas/Documents/rt_clock/uart/uart_src/uart_buffered.vhd:36]
	Parameter clk_hz bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 115200 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uart_rx' [C:/Users/Jonas/Documents/rt_clock/uart/uart_src/uart_rx.vhd:26]
	Parameter clk_hz bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 115200 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (0#1) [C:/Users/Jonas/Documents/rt_clock/uart/uart_src/uart_rx.vhd:26]
INFO: [Synth 8-638] synthesizing module 'axi_fifo' [C:/Users/Jonas/Documents/rt_clock/uart/uart_src/axi_fifo.vhd:26]
	Parameter ram_width bound to: 8 - type: integer 
	Parameter ram_depth bound to: 2048 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_fifo' (0#1) [C:/Users/Jonas/Documents/rt_clock/uart/uart_src/axi_fifo.vhd:26]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [C:/Users/Jonas/Documents/rt_clock/uart/uart_src/uart_tx.vhd:24]
	Parameter clk_hz bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 115200 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (0#1) [C:/Users/Jonas/Documents/rt_clock/uart/uart_src/uart_tx.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'uart_buffered' (0#1) [C:/Users/Jonas/Documents/rt_clock/uart/uart_src/uart_buffered.vhd:36]
INFO: [Synth 8-638] synthesizing module 'i2c_controller' [C:/Users/Jonas/Documents/rt_clock/i2c/i2c_controller.vhd:33]
	Parameter clk_hz bound to: 100000000 - type: integer 
	Parameter i2c_hz bound to: 10000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'i2c_controller' (0#1) [C:/Users/Jonas/Documents/rt_clock/i2c/i2c_controller.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'top' (0#1) [C:/Users/Jonas/Documents/rt_clock/top/top.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'top_arty_s7_50' (0#1) [C:/Users/Jonas/Documents/rt_clock/top/top_arty_s7_50.vhd:17]
WARNING: [Synth 8-3917] design top_arty_s7_50 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design top_arty_s7_50 has port led[2] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1291.320 ; gain = 509.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1291.320 ; gain = 509.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1291.320 ; gain = 509.113
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1291.320 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Jonas/Documents/rt_clock/top/top_arty_s7_50.xdc]
Finished Parsing XDC File [C:/Users/Jonas/Documents/rt_clock/top/top_arty_s7_50.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Jonas/Documents/rt_clock/top/top_arty_s7_50.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_arty_s7_50_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_arty_s7_50_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1353.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1353.477 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1353.477 ; gain = 571.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1353.477 ; gain = 571.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1353.477 ; gain = 571.270
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            detect_start |                           000001 |                              000
              wait_start |                           000010 |                              001
           wait_half_bit |                           000100 |                              010
             sample_data |                           001000 |                              011
               wait_stop |                           010000 |                              100
              check_stop |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
               start_bit |                               01 |                               01
               data_bits |                               10 |                               10
                stop_bit |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 rst_seq |                              000 |                              000
            wait_command |                              001 |                              001
          start_conditon |                              010 |                              010
            wait_tx_byte |                              011 |                              100
                 tx_byte |                              100 |                              101
                 rx_byte |                              101 |                              110
          return_rx_byte |                              110 |                              111
          stop_condition |                              111 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'i2c_controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 1353.477 ; gain = 571.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   13 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 4     
	   3 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	               39 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 16    
+---RAMs : 
	              16K Bit	(2048 X 8 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   13 Bit        Muxes := 4     
	   8 Input   13 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 6     
	   6 Input   10 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   8 Input    5 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   8 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 16    
	   6 Input    1 Bit        Muxes := 6     
	   4 Input    1 Bit        Muxes := 7     
	   8 Input    1 Bit        Muxes := 18    
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design top_arty_s7_50 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design top_arty_s7_50 has port led[2] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 1353.477 ; gain = 571.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+---------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name    | RTL Object               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_arty_s7_50 | TOP/UART/RX_FIFO/ram_reg | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top_arty_s7_50 | TOP/UART/TX_FIFO/ram_reg | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+---------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 1353.477 ; gain = 571.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 1353.477 ; gain = 571.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+---------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name    | RTL Object               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_arty_s7_50 | TOP/UART/RX_FIFO/ram_reg | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top_arty_s7_50 | TOP/UART/TX_FIFO/ram_reg | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+---------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance TOP/UART/RX_FIFO/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:56 . Memory (MB): peak = 1353.477 ; gain = 571.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 1353.477 ; gain = 571.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 1353.477 ; gain = 571.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 1353.477 ; gain = 571.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 1353.477 ; gain = 571.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 1353.477 ; gain = 571.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 1353.477 ; gain = 571.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |     9|
|3     |LUT1     |     9|
|4     |LUT2     |    49|
|5     |LUT3     |    43|
|6     |LUT4     |    48|
|7     |LUT5     |    48|
|8     |LUT6     |    79|
|9     |RAMB18E1 |     2|
|11    |FDRE     |   182|
|12    |FDSE     |    44|
|13    |IBUF     |     3|
|14    |IOBUF    |     1|
|15    |OBUF     |     5|
|16    |OBUFT    |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 1353.477 ; gain = 571.270
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:01:01 . Memory (MB): peak = 1353.477 ; gain = 509.113
Synthesis Optimization Complete : Time (s): cpu = 00:00:59 ; elapsed = 00:01:06 . Memory (MB): peak = 1353.477 ; gain = 571.270
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1353.477 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1353.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

Synth Design complete, checksum: d8221bd3
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:17 . Memory (MB): peak = 1353.477 ; gain = 964.633
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jonas/Documents/rt_clock/vivado_proj/rt_clock.runs/synth_1/top_arty_s7_50.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_arty_s7_50_utilization_synth.rpt -pb top_arty_s7_50_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 27 15:53:09 2022...
