<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../code.css">
  </head>
  <body>
    third_party/cores/scr1/src/includes/scr1_arch_description.svh
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a>
<a href="#l-105">105</a>
<a href="#l-106">106</a>
<a href="#l-107">107</a>
<a href="#l-108">108</a>
<a href="#l-109">109</a>
<a href="#l-110">110</a>
<a href="#l-111">111</a>
<a href="#l-112">112</a>
<a href="#l-113">113</a>
<a href="#l-114">114</a>
<a href="#l-115">115</a>
<a href="#l-116">116</a>
<a href="#l-117">117</a>
<a href="#l-118">118</a>
<a href="#l-119">119</a>
<a href="#l-120">120</a>
<a href="#l-121">121</a>
<a href="#l-122">122</a>
<a href="#l-123">123</a>
<a href="#l-124">124</a>
<a href="#l-125">125</a>
<a href="#l-126">126</a>
<a href="#l-127">127</a>
<a href="#l-128">128</a>
<a href="#l-129">129</a>
<a href="#l-130">130</a>
<a href="#l-131">131</a>
<a href="#l-132">132</a>
<a href="#l-133">133</a>
<a href="#l-134">134</a>
<a href="#l-135">135</a>
<a href="#l-136">136</a>
<a href="#l-137">137</a>
<a href="#l-138">138</a>
<a href="#l-139">139</a>
<a href="#l-140">140</a>
<a href="#l-141">141</a>
<a href="#l-142">142</a>
<a href="#l-143">143</a>
<a href="#l-144">144</a>
<a href="#l-145">145</a>
<a href="#l-146">146</a>
<a href="#l-147">147</a>
<a href="#l-148">148</a>
<a href="#l-149">149</a>
<a href="#l-150">150</a>
<a href="#l-151">151</a>
<a href="#l-152">152</a>
<a href="#l-153">153</a>
<a href="#l-154">154</a>
<a href="#l-155">155</a>
<a href="#l-156">156</a>
<a href="#l-157">157</a>
<a href="#l-158">158</a>
<a href="#l-159">159</a>
<a href="#l-160">160</a>
<a href="#l-161">161</a>
<a href="#l-162">162</a>
<a href="#l-163">163</a>
<a href="#l-164">164</a>
<a href="#l-165">165</a>
<a href="#l-166">166</a>
<a href="#l-167">167</a>
<a href="#l-168">168</a>
<a href="#l-169">169</a>
<a href="#l-170">170</a>
<a href="#l-171">171</a>
<a href="#l-172">172</a>
<a href="#l-173">173</a>
<a href="#l-174">174</a>
<a href="#l-175">175</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="no">`ifndef</span> <span class="no">SCR1_ARCH_DESCRIPTION_SVH</span>
<a name="l-2"></a><span class="cp">`define SCR1_ARCH_DESCRIPTION_SVH</span>
<a name="l-3"></a><span class="c1">/// Copyright by Syntacore LLC Â© 2016-2019. See LICENSE for details</span>
<a name="l-4"></a><span class="c1">/// @file       &lt;scr1_arch_description.svh&gt;</span>
<a name="l-5"></a><span class="c1">/// @brief      Architecture description file</span>
<a name="l-6"></a><span class="c1">///</span>
<a name="l-7"></a>
<a name="l-8"></a><span class="c1">//-------------------------------------------------------------------------------</span>
<a name="l-9"></a><span class="c1">// Core fundamental parameters (READ-ONLY, do not modify)</span>
<a name="l-10"></a><span class="c1">//-------------------------------------------------------------------------------</span>
<a name="l-11"></a><span class="cp">`define SCR1_MIMPID             32&#39;h19083000</span>
<a name="l-12"></a><span class="cp">`define SCR1_XLEN               32</span>
<a name="l-13"></a><span class="cp">`define SCR1_FLEN               `SCR1_XLEN</span>
<a name="l-14"></a><span class="cp">`define SCR1_IMEM_AWIDTH        `SCR1_XLEN</span>
<a name="l-15"></a><span class="cp">`define SCR1_IMEM_DWIDTH        `SCR1_XLEN</span>
<a name="l-16"></a><span class="cp">`define SCR1_DMEM_AWIDTH        `SCR1_XLEN</span>
<a name="l-17"></a><span class="cp">`define SCR1_DMEM_DWIDTH        `SCR1_XLEN</span>
<a name="l-18"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span>          <span class="no">SCR1_CSR_MTVEC_BASE_ZERO_BITS</span>   <span class="o">=</span> <span class="mh">6</span><span class="p">;</span>
<a name="l-19"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span>          <span class="no">SCR1_CSR_MTVEC_BASE_VAL_BITS</span>    <span class="o">=</span> <span class="no">`SCR1_XLEN</span><span class="o">-</span><span class="no">SCR1_CSR_MTVEC_BASE_ZERO_BITS</span><span class="p">;</span>
<a name="l-20"></a>
<a name="l-21"></a><span class="c1">// TAP_IDCODE - value of a specific Syntacore processor&#39;s TAP identifier:</span>
<a name="l-22"></a><span class="cp">`define SCR1_TAP_IDCODE_WIDTH    32</span>
<a name="l-23"></a><span class="cp">`define SCR1_TAP_IDCODE          `SCR1_TAP_IDCODE_WIDTH&#39;hDEB11001</span>
<a name="l-24"></a>
<a name="l-25"></a><span class="c1">//-------------------------------------------------------------------------------</span>
<a name="l-26"></a><span class="c1">// Recommended core architecture configurations (modifiable)</span>
<a name="l-27"></a><span class="c1">//-------------------------------------------------------------------------------</span>
<a name="l-28"></a><span class="c1">//`define SCR1_CFG_RV32EC_MIN</span>
<a name="l-29"></a><span class="c1">//`define SCR1_CFG_RV32IC_BASE</span>
<a name="l-30"></a><span class="cp">`define SCR1_CFG_RV32IMC_MAX</span>
<a name="l-31"></a>
<a name="l-32"></a><span class="c1">//-------------------------------------------------------------------------------</span>
<a name="l-33"></a><span class="c1">// Setting recommended configurations (READ-ONLY, do not modify)</span>
<a name="l-34"></a><span class="c1">//-------------------------------------------------------------------------------</span>
<a name="l-35"></a><span class="no">`ifdef</span> <span class="no">SCR1_CFG_RV32EC_MIN</span>
<a name="l-36"></a><span class="cp">  `define SCR1_RVE_EXT</span>
<a name="l-37"></a>  <span class="no">`undef</span>  <span class="no">SCR1_RVM_EXT</span>
<a name="l-38"></a><span class="cp">  `define SCR1_RVC_EXT</span>
<a name="l-39"></a><span class="cp">  `define SCR1_IFU_QUEUE_BYPASS</span>
<a name="l-40"></a>  <span class="no">`undef</span>  <span class="no">SCR1_EXU_STAGE_BYPASS</span>
<a name="l-41"></a>  <span class="no">`undef</span>  <span class="no">SCR1_CLKCTRL_EN</span>
<a name="l-42"></a>  <span class="no">`undef</span>  <span class="no">SCR1_VECT_IRQ_EN</span>
<a name="l-43"></a>  <span class="no">`undef</span>  <span class="no">SCR1_CSR_MCOUNTEN_EN</span>
<a name="l-44"></a><span class="cp">  `define SCR1_CFG_EXCL_UNCORE</span>
<a name="l-45"></a>  <span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="no">SCR1_CSR_MTVEC_BASE_RW_BITS</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
<a name="l-46"></a><span class="no">`elsif</span> <span class="no">SCR1_CFG_RV32IC_BASE</span>
<a name="l-47"></a>  <span class="no">`undef</span>  <span class="no">SCR1_RVE_EXT</span>
<a name="l-48"></a>  <span class="no">`undef</span>  <span class="no">SCR1_RVM_EXT</span>
<a name="l-49"></a><span class="cp">  `define SCR1_RVC_EXT</span>
<a name="l-50"></a><span class="cp">  `define SCR1_IFU_QUEUE_BYPASS</span>
<a name="l-51"></a><span class="cp">  `define SCR1_EXU_STAGE_BYPASS</span>
<a name="l-52"></a>  <span class="no">`undef</span>  <span class="no">SCR1_CLKCTRL_EN</span>
<a name="l-53"></a><span class="cp">  `define SCR1_VECT_IRQ_EN</span>
<a name="l-54"></a><span class="cp">  `define SCR1_CSR_MCOUNTEN_EN</span>
<a name="l-55"></a>  <span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="no">SCR1_CSR_MTVEC_BASE_RW_BITS</span> <span class="o">=</span> <span class="mh">8</span><span class="p">;</span>
<a name="l-56"></a><span class="no">`elsif</span> <span class="no">SCR1_CFG_RV32IMC_MAX</span>
<a name="l-57"></a>  <span class="no">`undef</span>  <span class="no">SCR1_RVE_EXT</span>
<a name="l-58"></a><span class="cp">  `define SCR1_RVM_EXT</span>
<a name="l-59"></a><span class="cp">  `define SCR1_RVC_EXT</span>
<a name="l-60"></a><span class="cp">  `define SCR1_IFU_QUEUE_BYPASS</span>
<a name="l-61"></a><span class="cp">  `define SCR1_EXU_STAGE_BYPASS</span>
<a name="l-62"></a><span class="cp">  `define SCR1_FAST_MUL</span>
<a name="l-63"></a>  <span class="no">`undef</span>  <span class="no">SCR1_CLKCTRL_EN</span>
<a name="l-64"></a><span class="cp">  `define SCR1_VECT_IRQ_EN</span>
<a name="l-65"></a><span class="cp">  `define SCR1_CSR_MCOUNTEN_EN</span>
<a name="l-66"></a>  <span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="no">SCR1_CSR_MTVEC_BASE_RW_BITS</span> <span class="o">=</span> <span class="mh">26</span><span class="p">;</span>
<a name="l-67"></a>
<a name="l-68"></a><span class="no">`else</span> <span class="c1">// RECOMMENDED_CONFIGURATIONS</span>
<a name="l-69"></a>
<a name="l-70"></a><span class="c1">//-------------------------------------------------------------------------------</span>
<a name="l-71"></a><span class="c1">// Core configurable options (modifiable)</span>
<a name="l-72"></a><span class="c1">//-------------------------------------------------------------------------------</span>
<a name="l-73"></a><span class="c1">// PLEASE UNDEFINE ALL RECOMMENDED CONFIGURATIONS IF YOU WANT TO USE THIS SECTION</span>
<a name="l-74"></a>
<a name="l-75"></a>  <span class="c1">//`define SCR1_RVE_EXT                // enables RV32E base integer instruction set</span>
<a name="l-76"></a><span class="cp">  `define SCR1_RVM_EXT                </span><span class="c1">// enables standard extension for integer mul/div</span>
<a name="l-77"></a><span class="cp">  `define SCR1_RVC_EXT                </span><span class="c1">// enables standard extension for compressed instructions</span>
<a name="l-78"></a>
<a name="l-79"></a><span class="cp">  `define SCR1_IFU_QUEUE_BYPASS       </span><span class="c1">// enables bypass between IFU and IDU stages</span>
<a name="l-80"></a><span class="cp">  `define SCR1_EXU_STAGE_BYPASS       </span><span class="c1">// enables bypass between IDU and EXU stages</span>
<a name="l-81"></a>
<a name="l-82"></a><span class="cp">  `define SCR1_FAST_MUL               </span><span class="c1">// enables one-cycle multiplication</span>
<a name="l-83"></a>
<a name="l-84"></a><span class="cp">  `define SCR1_CLKCTRL_EN             </span><span class="c1">// enables global clock gating</span>
<a name="l-85"></a>
<a name="l-86"></a><span class="cp">  `define SCR1_VECT_IRQ_EN            </span><span class="c1">// enables vectored interrupts</span>
<a name="l-87"></a><span class="cp">  `define SCR1_CSR_MCOUNTEN_EN        </span><span class="c1">// enables custom MCOUNTEN CSR</span>
<a name="l-88"></a>  <span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="no">SCR1_CSR_MTVEC_BASE_RW_BITS</span> <span class="o">=</span> <span class="mh">26</span><span class="p">;</span>    <span class="c1">// number of writable high-order bits in MTVEC BASE field</span>
<a name="l-89"></a>                                                              <span class="c1">// legal values are 0 to 26</span>
<a name="l-90"></a>                                                              <span class="c1">// read-only bits are hardwired to reset value</span>
<a name="l-91"></a>
<a name="l-92"></a><span class="no">`endif</span> <span class="c1">// RECOMMENDED_CONFIGURATIONS</span>
<a name="l-93"></a>
<a name="l-94"></a><span class="c1">//-------------------------------------------------------------------------------</span>
<a name="l-95"></a><span class="c1">// Uncore configurable options (modifiable)</span>
<a name="l-96"></a><span class="c1">//-------------------------------------------------------------------------------</span>
<a name="l-97"></a>
<a name="l-98"></a><span class="c1">// `define SCR1_CFG_EXCL_UNCORE        // exclude DBGC, BRKM, IPIC (also set in SCR1_CFG_RV32EC_MIN)</span>
<a name="l-99"></a>
<a name="l-100"></a><span class="no">`ifndef</span> <span class="no">SCR1_CFG_EXCL_UNCORE</span>
<a name="l-101"></a>
<a name="l-102"></a><span class="cp">  `define SCR1_DBGC_EN                </span><span class="c1">// enables debug controller</span>
<a name="l-103"></a><span class="cp">  `define SCR1_BRKM_EN                </span><span class="c1">// enables breakpoint module</span>
<a name="l-104"></a>  <span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="no">SCR1_BRKM_BRKPT_NUMBER</span> <span class="o">=</span> <span class="mh">2</span><span class="p">;</span>        <span class="c1">// number of hardware breakpoints</span>
<a name="l-105"></a><span class="cp">  `define SCR1_BRKM_BRKPT_ICOUNT_EN   </span><span class="c1">// Hardware Breakpoint on instruction counter Enable</span>
<a name="l-106"></a>
<a name="l-107"></a><span class="cp">  `define SCR1_IPIC_EN                </span><span class="c1">// enables interrupt controller</span>
<a name="l-108"></a><span class="cp">  `define SCR1_IPIC_SYNC_EN           </span><span class="c1">// enables IPIC synchronizer</span>
<a name="l-109"></a>
<a name="l-110"></a><span class="no">`endif</span> <span class="c1">// SCR1_CFG_EXCL_UNCORE</span>
<a name="l-111"></a>
<a name="l-112"></a><span class="cp">`define SCR1_IMEM_AHB_IN_BP         </span><span class="c1">// bypass instruction memory AHB bridge input register</span>
<a name="l-113"></a><span class="cp">`define SCR1_IMEM_AHB_OUT_BP        </span><span class="c1">// bypass instruction memory AHB bridge output register</span>
<a name="l-114"></a><span class="cp">`define SCR1_DMEM_AHB_IN_BP         </span><span class="c1">// bypass data memory AHB bridge input register</span>
<a name="l-115"></a><span class="cp">`define SCR1_DMEM_AHB_OUT_BP        </span><span class="c1">// bypass data memory AHB bridge output register</span>
<a name="l-116"></a>
<a name="l-117"></a><span class="cp">`define SCR1_IMEM_AXI_REQ_BP        </span><span class="c1">// bypass instruction memory AXI bridge request register</span>
<a name="l-118"></a><span class="cp">`define SCR1_IMEM_AXI_RESP_BP       </span><span class="c1">// bypass instruction memory AXI bridge response register</span>
<a name="l-119"></a><span class="cp">`define SCR1_DMEM_AXI_REQ_BP        </span><span class="c1">// bypass data memory AXI bridge request register</span>
<a name="l-120"></a><span class="cp">`define SCR1_DMEM_AXI_RESP_BP       </span><span class="c1">// bypass data memory AXI bridge response register</span>
<a name="l-121"></a>
<a name="l-122"></a><span class="cp">`define SCR1_TCM_EN                 </span><span class="c1">// enables tightly-coupled memory</span>
<a name="l-123"></a>
<a name="l-124"></a><span class="c1">//-------------------------------------------------------------------------------</span>
<a name="l-125"></a><span class="c1">// Address constants</span>
<a name="l-126"></a><span class="c1">//-------------------------------------------------------------------------------</span>
<a name="l-127"></a><span class="no">`ifndef</span> <span class="no">SCR1_ARCH_CUSTOM</span>
<a name="l-128"></a>
<a name="l-129"></a><span class="c1">// Base address constants</span>
<a name="l-130"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="no">`SCR1_XLEN</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>          <span class="no">SCR1_ARCH_RST_VECTOR</span>        <span class="o">=</span> <span class="mh">&#39;h200</span><span class="p">;</span>            <span class="c1">// Reset vector</span>
<a name="l-131"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="no">`SCR1_XLEN</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>          <span class="no">SCR1_ARCH_CSR_MTVEC_BASE</span>    <span class="o">=</span> <span class="mh">&#39;h1C0</span><span class="p">;</span>            <span class="c1">// MTVEC BASE field reset value</span>
<a name="l-132"></a>
<a name="l-133"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="no">`SCR1_DMEM_AWIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>   <span class="no">SCR1_TCM_ADDR_MASK</span>          <span class="o">=</span> <span class="mh">&#39;hFFFF0000</span><span class="p">;</span>       <span class="c1">// TCM mask and size</span>
<a name="l-134"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="no">`SCR1_DMEM_AWIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>   <span class="no">SCR1_TCM_ADDR_PATTERN</span>       <span class="o">=</span> <span class="mh">&#39;h00480000</span><span class="p">;</span>       <span class="c1">// TCM address match pattern</span>
<a name="l-135"></a>
<a name="l-136"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="no">`SCR1_DMEM_AWIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>   <span class="no">SCR1_TIMER_ADDR_MASK</span>        <span class="o">=</span> <span class="mh">&#39;hFFFFFFE0</span><span class="p">;</span>       <span class="c1">// Timer mask (should be 0xFFFFFFE0)</span>
<a name="l-137"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="no">`SCR1_DMEM_AWIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>   <span class="no">SCR1_TIMER_ADDR_PATTERN</span>     <span class="o">=</span> <span class="mh">&#39;h00490000</span><span class="p">;</span>       <span class="c1">// Timer address match pattern</span>
<a name="l-138"></a>
<a name="l-139"></a><span class="no">`else</span> <span class="c1">// SCR1_ARCH_CUSTOM</span>
<a name="l-140"></a> <span class="no">`include</span> <span class="s">&quot;scr1_arch_custom.svh&quot;</span>         <span class="c1">// contains custom address constants for SDK projects</span>
<a name="l-141"></a>
<a name="l-142"></a><span class="no">`endif</span> <span class="c1">// SCR1_ARCH_CUSTOM</span>
<a name="l-143"></a>
<a name="l-144"></a>
<a name="l-145"></a><span class="c1">//-------------------------------------------------------------------------------</span>
<a name="l-146"></a><span class="c1">// Core read-only parameters (do not modify)</span>
<a name="l-147"></a><span class="c1">//-------------------------------------------------------------------------------</span>
<a name="l-148"></a><span class="cp">`define SCR1_SHAMT_WIDTH        5</span>
<a name="l-149"></a>
<a name="l-150"></a><span class="no">`ifndef</span> <span class="no">SCR1_RVE_EXT</span>
<a name="l-151"></a><span class="cp">`define SCR1_RVI_EXT</span>
<a name="l-152"></a><span class="no">`endif</span> <span class="c1">// ~SCR1_RVE_EXT</span>
<a name="l-153"></a>
<a name="l-154"></a><span class="no">`ifdef</span> <span class="no">SCR1_RVE_EXT</span>
<a name="l-155"></a><span class="cp">`define SCR1_MPRF_ADDR_WIDTH    4</span>
<a name="l-156"></a><span class="no">`else</span> <span class="c1">// SCR1_RVE_EXT</span>
<a name="l-157"></a><span class="cp">`define SCR1_MPRF_ADDR_WIDTH    5</span>
<a name="l-158"></a><span class="no">`endif</span> <span class="c1">// SCR1_RVE_EXT</span>
<a name="l-159"></a>
<a name="l-160"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span>  <span class="no">SCR1_CSR_ADDR_WIDTH</span>         <span class="o">=</span> <span class="mh">12</span><span class="p">;</span>
<a name="l-161"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="no">`SCR1_XLEN</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="no">SCR1_CSR_MTVEC_BASE_ZERO_BITS</span><span class="p">]</span>  <span class="no">SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL</span>    <span class="o">=</span>
<a name="l-162"></a>                                      <span class="no">SCR1_CSR_MTVEC_BASE_VAL_BITS</span><span class="p">&#39;(</span><span class="no">SCR1_ARCH_CSR_MTVEC_BASE</span> <span class="o">&gt;&gt;</span> <span class="no">SCR1_CSR_MTVEC_BASE_ZERO_BITS</span><span class="p">);</span>
<a name="l-163"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span>  <span class="no">SCR1_CSR_MTVEC_BASE_RO_BITS</span> <span class="o">=</span> <span class="p">(</span><span class="no">`SCR1_XLEN</span><span class="o">-</span><span class="p">(</span><span class="no">SCR1_CSR_MTVEC_BASE_ZERO_BITS</span><span class="o">+</span><span class="no">SCR1_CSR_MTVEC_BASE_RW_BITS</span><span class="p">));</span>
<a name="l-164"></a>
<a name="l-165"></a><span class="cp">`define SCR1_MTVAL_ILLEGAL_INSTR_EN</span>
<a name="l-166"></a><span class="cp">`define SCR1_MPRF_RST_EN</span>
<a name="l-167"></a>
<a name="l-168"></a><span class="c1">//-------------------------------------------------------------------------------</span>
<a name="l-169"></a><span class="c1">// Parameters for simulation</span>
<a name="l-170"></a><span class="c1">//-------------------------------------------------------------------------------</span>
<a name="l-171"></a><span class="c1">//`define SCR1_SIM_ENV                    // enable simulation code (SVA, trace log)</span>
<a name="l-172"></a><span class="cp">`define SCR1_TRACE_LOG_EN               </span><span class="c1">// enable trace log</span>
<a name="l-173"></a><span class="cp">`define SCR1_TRACE_LOG_FULL             </span><span class="c1">// full trace log</span>
<a name="l-174"></a>
<a name="l-175"></a><span class="no">`endif</span> <span class="c1">// SCR1_ARCH_DESCRIPTION_SVH</span>
</pre></div>
</td></tr></table>
  </body>
</html>