[2025-09-17 09:46:10] START suite=qualcomm_srv trace=srv427_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv427_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2782165 heartbeat IPC: 3.594 cumulative IPC: 3.594 (Simulation time: 00 hr 00 min 40 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5347815 cumulative IPC: 3.74 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5347815 cumulative IPC: 3.74 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 5347816 heartbeat IPC: 3.898 cumulative IPC: 5 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 14617331 heartbeat IPC: 1.079 cumulative IPC: 1.079 (Simulation time: 00 hr 02 min 29 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 23718884 heartbeat IPC: 1.099 cumulative IPC: 1.089 (Simulation time: 00 hr 03 min 44 sec)
Heartbeat CPU 0 instructions: 50000014 cycles: 32876304 heartbeat IPC: 1.092 cumulative IPC: 1.09 (Simulation time: 00 hr 04 min 55 sec)
Heartbeat CPU 0 instructions: 60000014 cycles: 42128130 heartbeat IPC: 1.081 cumulative IPC: 1.088 (Simulation time: 00 hr 06 min 07 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 51348863 heartbeat IPC: 1.085 cumulative IPC: 1.087 (Simulation time: 00 hr 07 min 18 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 60578417 heartbeat IPC: 1.083 cumulative IPC: 1.086 (Simulation time: 00 hr 08 min 32 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv427_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000017 cycles: 69704162 heartbeat IPC: 1.096 cumulative IPC: 1.088 (Simulation time: 00 hr 09 min 44 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 78712109 heartbeat IPC: 1.11 cumulative IPC: 1.09 (Simulation time: 00 hr 10 min 57 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 87769536 heartbeat IPC: 1.104 cumulative IPC: 1.092 (Simulation time: 00 hr 12 min 02 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 91416929 cumulative IPC: 1.094 (Simulation time: 00 hr 13 min 10 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 91416929 cumulative IPC: 1.094 (Simulation time: 00 hr 13 min 10 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv427_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.094 instructions: 100000003 cycles: 91416929
CPU 0 Branch Prediction Accuracy: 92.47% MPKI: 13.56 Average ROB Occupancy at Mispredict: 30.8
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.06499
BRANCH_INDIRECT: 0.3307
BRANCH_CONDITIONAL: 11.92
BRANCH_DIRECT_CALL: 0.3956
BRANCH_INDIRECT_CALL: 0.4773
BRANCH_RETURN: 0.3728


====Backend Stall Breakdown====
ROB_STALL: 161735
LQ_STALL: 0
SQ_STALL: 883689


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 116.3736
REPLAY_LOAD: 58.930393
NON_REPLAY_LOAD: 20.493845

== Total ==
ADDR_TRANS: 41429
REPLAY_LOAD: 25399
NON_REPLAY_LOAD: 94907

== Counts ==
ADDR_TRANS: 356
REPLAY_LOAD: 431
NON_REPLAY_LOAD: 4631

cpu0->cpu0_STLB TOTAL        ACCESS:    2115661 HIT:    2089887 MISS:      25774 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2115661 HIT:    2089887 MISS:      25774 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 165.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9514570 HIT:    8483700 MISS:    1030870 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7717516 HIT:    6833037 MISS:     884479 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     596803 HIT:     505120 MISS:      91683 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1140524 HIT:    1132752 MISS:       7772 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      59727 HIT:      12791 MISS:      46936 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 36.42 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15028749 HIT:    7526620 MISS:    7502129 MSHR_MERGE:    1845819
cpu0->cpu0_L1I LOAD         ACCESS:   15028749 HIT:    7526620 MISS:    7502129 MSHR_MERGE:    1845819
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.32 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29756769 HIT:   25317949 MISS:    4438820 MSHR_MERGE:    1720896
cpu0->cpu0_L1D LOAD         ACCESS:   16506746 HIT:   13906869 MISS:    2599877 MSHR_MERGE:     538484
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13185941 HIT:   11406841 MISS:    1779100 MSHR_MERGE:    1182296
cpu0->cpu0_L1D TRANSLATION  ACCESS:      64082 HIT:       4239 MISS:      59843 MSHR_MERGE:        116
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.51 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12350582 HIT:   10265108 MISS:    2085474 MSHR_MERGE:    1046732
cpu0->cpu0_ITLB LOAD         ACCESS:   12350582 HIT:   10265108 MISS:    2085474 MSHR_MERGE:    1046732
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.232 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28270580 HIT:   26807950 MISS:    1462630 MSHR_MERGE:     385711
cpu0->cpu0_DTLB LOAD         ACCESS:   28270580 HIT:   26807950 MISS:    1462630 MSHR_MERGE:     385711
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.697 cycles
cpu0->LLC TOTAL        ACCESS:    1177596 HIT:    1098304 MISS:      79292 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     884479 HIT:     825753 MISS:      58726 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      91683 HIT:      87736 MISS:       3947 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     154498 HIT:     154211 MISS:        287 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      46936 HIT:      30604 MISS:      16332 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 98.37 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        563
  ROW_BUFFER_MISS:      78442
  AVG DBUS CONGESTED CYCLE: 4.042
Channel 0 WQ ROW_BUFFER_HIT:        458
  ROW_BUFFER_MISS:       3946
  FULL:          0
Channel 0 REFRESHES ISSUED:       7618

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       533052       579225        76806         9256
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           18         1381         3496         1653
  STLB miss resolved @ L2C                0          514         3445         7131         5007
  STLB miss resolved @ LLC                0          133         5847        16348        11360
  STLB miss resolved @ MEM                0            1         2401         8983        12779

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             190709        50905      1373231       147636          351
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          441          465           46
  STLB miss resolved @ L2C                0           69         1547          799           31
  STLB miss resolved @ LLC                0           43         1646         2135           78
  STLB miss resolved @ MEM                0            1          389          471          140
[2025-09-17 09:59:20] END   suite=qualcomm_srv trace=srv427_ap (rc=0)
