<stg><name>backsub</name>


<trans_list>

<trans id="780" from="1" to="2">
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="2" to="7">
<condition id="464">
<or_exp><and_exp><literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="2" to="3">
<condition id="466">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="3" to="4">
<condition id="467">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="3" to="3">
<condition id="469">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="4" to="5">
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="5" to="6">
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="6" to="7">
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="7" to="8">
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="8" to="9">
<condition id="477">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="8" to="46">
<condition id="476">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="9" to="10">
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="10" to="11">
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="11" to="12">
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="12" to="13">
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="13" to="14">
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="14" to="15">
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="15" to="16">
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="16" to="17">
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="17" to="18">
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="18" to="19">
<condition id="488">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="19" to="20">
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="20" to="21">
<condition id="490">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="21" to="22">
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="22" to="23">
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="23" to="24">
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="24" to="25">
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="25" to="26">
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="26" to="27">
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="27" to="28">
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="28" to="29">
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="29" to="30">
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="30" to="31">
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="31" to="32">
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="32" to="33">
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="33" to="34">
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="34" to="35">
<condition id="504">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="35" to="36">
<condition id="505">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="36" to="37">
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="37" to="38">
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="38" to="39">
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="39" to="40">
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="40" to="41">
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="41" to="42">
<condition id="511">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="42" to="43">
<condition id="512">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="43" to="44">
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="44" to="45">
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="45" to="46">
<condition id="515">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="46" to="47">
<condition id="517">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="47" to="48">
<condition id="518">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="48" to="49">
<condition id="520">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="49" to="50">
<condition id="521">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="50" to="51">
<condition id="522">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="51" to="52">
<condition id="523">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="52" to="53">
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="53" to="54">
<condition id="525">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="54" to="55">
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1438" from="55" to="73">
<condition id="1120">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1439" from="55" to="56">
<condition id="1138">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1421" from="56" to="57">
<condition id="1121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1422" from="57" to="58">
<condition id="1122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1423" from="58" to="59">
<condition id="1123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1424" from="59" to="60">
<condition id="1124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1425" from="60" to="61">
<condition id="1125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1426" from="61" to="62">
<condition id="1126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1427" from="62" to="63">
<condition id="1127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1428" from="63" to="64">
<condition id="1128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1429" from="64" to="65">
<condition id="1129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1430" from="65" to="66">
<condition id="1130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1431" from="66" to="67">
<condition id="1131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1432" from="67" to="68">
<condition id="1132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1433" from="68" to="69">
<condition id="1133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1434" from="69" to="70">
<condition id="1134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1435" from="70" to="71">
<condition id="1135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1436" from="71" to="72">
<condition id="1136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1437" from="72" to="55">
<condition id="1137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1325" from="73" to="74">
<condition id="1014">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1326" from="74" to="75">
<condition id="1015">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1327" from="75" to="76">
<condition id="1016">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1328" from="76" to="77">
<condition id="1017">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1329" from="77" to="78">
<condition id="1018">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1330" from="78" to="79">
<condition id="1019">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1331" from="79" to="80">
<condition id="1020">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1332" from="80" to="81">
<condition id="1022">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1457" from="81" to="98">
<condition id="1139">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1458" from="81" to="82">
<condition id="1156">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1441" from="82" to="83">
<condition id="1140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1442" from="83" to="84">
<condition id="1141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1443" from="84" to="85">
<condition id="1142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1444" from="85" to="86">
<condition id="1143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1445" from="86" to="87">
<condition id="1144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1446" from="87" to="88">
<condition id="1145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1447" from="88" to="89">
<condition id="1146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1448" from="89" to="90">
<condition id="1147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1449" from="90" to="91">
<condition id="1148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1450" from="91" to="92">
<condition id="1149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1451" from="92" to="93">
<condition id="1150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1452" from="93" to="94">
<condition id="1151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1453" from="94" to="95">
<condition id="1152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1454" from="95" to="96">
<condition id="1153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1455" from="96" to="97">
<condition id="1154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1456" from="97" to="81">
<condition id="1155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1360" from="98" to="99">
<condition id="1053">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1361" from="98" to="101">
<condition id="1052">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1363" from="99" to="100">
<condition id="1055">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1364" from="100" to="98">
<condition id="1057">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1366" from="101" to="102">
<condition id="1060">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1478" from="102" to="121">
<condition id="1157">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1479" from="102" to="103">
<condition id="1176">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1460" from="103" to="104">
<condition id="1158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1461" from="104" to="105">
<condition id="1159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1462" from="105" to="106">
<condition id="1160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1463" from="106" to="107">
<condition id="1161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1464" from="107" to="108">
<condition id="1162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1465" from="108" to="109">
<condition id="1163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1466" from="109" to="110">
<condition id="1164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1467" from="110" to="111">
<condition id="1165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1468" from="111" to="112">
<condition id="1166">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1469" from="112" to="113">
<condition id="1167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1470" from="113" to="114">
<condition id="1168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1471" from="114" to="115">
<condition id="1169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1472" from="115" to="116">
<condition id="1170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1473" from="116" to="117">
<condition id="1171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1474" from="117" to="118">
<condition id="1172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1475" from="118" to="119">
<condition id="1173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1476" from="119" to="120">
<condition id="1174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1477" from="120" to="102">
<condition id="1175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1388" from="121" to="122">
<condition id="1084">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1389" from="122" to="123">
<condition id="1085">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1390" from="123" to="124">
<condition id="1086">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1391" from="124" to="125">
<condition id="1087">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1392" from="125" to="126">
<condition id="1089">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1500" from="126" to="146">
<condition id="1177">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1501" from="126" to="127">
<condition id="1197">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1481" from="127" to="128">
<condition id="1178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1482" from="128" to="129">
<condition id="1179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1483" from="129" to="130">
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1484" from="130" to="131">
<condition id="1181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1485" from="131" to="132">
<condition id="1182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1486" from="132" to="133">
<condition id="1183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1487" from="133" to="134">
<condition id="1184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1488" from="134" to="135">
<condition id="1185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1489" from="135" to="136">
<condition id="1186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1490" from="136" to="137">
<condition id="1187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1491" from="137" to="138">
<condition id="1188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1492" from="138" to="139">
<condition id="1189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1493" from="139" to="140">
<condition id="1190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1494" from="140" to="141">
<condition id="1191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1495" from="141" to="142">
<condition id="1192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1496" from="142" to="143">
<condition id="1193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1497" from="143" to="144">
<condition id="1194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1498" from="144" to="145">
<condition id="1195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1499" from="145" to="126">
<condition id="1196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1415" from="146" to="147">
<condition id="1114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1416" from="147" to="148">
<condition id="1115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1417" from="148" to="149">
<condition id="1116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1418" from="149" to="150">
<condition id="1117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1419" from="150" to="47">
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="151" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %learningRate_read = call float @_ssdm_op_Read.s_axilite.float(float %learningRate)

]]></node>
<StgValue><ssdm name="learningRate_read"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %frame_o_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %frame_o)

]]></node>
<StgValue><ssdm name="frame_o_read"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %frame_i_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %frame_i)

]]></node>
<StgValue><ssdm name="frame_i_read"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_98 = fcmp oge float %learningRate_read, 1.000000e+00

]]></node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="34" op_0_bw="32">
<![CDATA[
:3  %tmp_1_cast = sext i32 %frame_o_read to i34

]]></node>
<StgValue><ssdm name="tmp_1_cast"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="34" op_0_bw="32">
<![CDATA[
:4  %tmp_2_cast = sext i32 %frame_i_read to i34

]]></node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i8* %gmem), !map !321

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(float %learningRate), !map !328

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(float* %bgmodel_sortKey), !map !334

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(float* %bgmodel_weight), !map !340

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(float* %bgmodel_mean), !map !344

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap(float* %bgmodel_var), !map !348

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @backsub_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecInterface(float* %bgmodel_sortKey, float* %bgmodel_weight, float* %bgmodel_mean, float* %bgmodel_var, [6 x i8]* @p_str1808, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecInterface(i32 0, [1 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp = fpext float %learningRate_read to double

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecInterface(float %learningRate, [10 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str1810, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecInterface(i32 %frame_o, [10 x i8]* @mode3, i32 0, i32 0, i32 0, i32 76800, [1 x i8]* @bundle4, [6 x i8]* @p_str1811, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecInterface(i8* %gmem, [6 x i8]* @p_str1808, i32 0, i32 0, i32 0, i32 76800, [1 x i8]* @p_str1805, [6 x i8]* @p_str1811, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecInterface(i32 %frame_i, [10 x i8]* @mode, i32 0, i32 0, i32 0, i32 76800, [1 x i8]* @bundle, [6 x i8]* @p_str1811, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="32">
<![CDATA[
:19  %nframes_load = load i32* @nframes, align 4

]]></node>
<StgValue><ssdm name="nframes_load"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_s = icmp eq i32 %nframes_load, 0

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="32">
<![CDATA[
:21  %learningRate_to_int = bitcast float %learningRate_read to i32

]]></node>
<StgValue><ssdm name="learningRate_to_int"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:22  %tmp_96 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %learningRate_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="23" op_0_bw="32">
<![CDATA[
:23  %tmp_129 = trunc i32 %learningRate_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:24  %notlhs = icmp ne i8 %tmp_96, -1

]]></node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:25  %notrhs = icmp eq i23 %tmp_129, 0

]]></node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:26  %tmp_97 = or i1 %notrhs, %notlhs

]]></node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:28  %tmp_99 = and i1 %tmp_97, %tmp_98

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:29  %or_cond4 = or i1 %tmp_s, %tmp_99

]]></node>
<StgValue><ssdm name="or_cond4"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:30  br i1 %or_cond4, label %.critedge.preheader, label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.preheader:0  %p_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %bgmodel_weight, i32 153600)

]]></node>
<StgValue><ssdm name="p_wr_req"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.preheader:1  %p_wr_req21 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %bgmodel_sortKey, i32 153600)

]]></node>
<StgValue><ssdm name="p_wr_req21"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.preheader:2  %p_wr_req23 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %bgmodel_mean, i32 153600)

]]></node>
<StgValue><ssdm name="p_wr_req23"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.preheader:3  %p_wr_req25 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %bgmodel_var, i32 153600)

]]></node>
<StgValue><ssdm name="p_wr_req25"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="0" op_0_bw="0">
<![CDATA[
.critedge.preheader:4  br label %.critedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
.critedge:0  %p = phi i18 [ %p_1, %1 ], [ 0, %.critedge.preheader ]

]]></node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.critedge:1  %exitcond2 = icmp eq i18 %p, -108544

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.critedge:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 153600, i64 153600, i64 153600)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.critedge:3  %p_1 = add i18 %p, 1

]]></node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge:4  br i1 %exitcond2, label %.loopexit.loopexit, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.m_axi.floatP(float* %bgmodel_sortKey, float 0.000000e+00, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:1  call void @_ssdm_op_Write.m_axi.floatP(float* %bgmodel_weight, float 0.000000e+00, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:2  call void @_ssdm_op_Write.m_axi.floatP(float* %bgmodel_mean, float 0.000000e+00, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:3  call void @_ssdm_op_Write.m_axi.floatP(float* %bgmodel_var, float 0.000000e+00, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.critedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="3" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:0  %p_wr_resp26 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_var)

]]></node>
<StgValue><ssdm name="p_wr_resp26"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:1  %p_wr_resp24 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_mean)

]]></node>
<StgValue><ssdm name="p_wr_resp24"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:2  %p_wr_resp22 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_sortKey)

]]></node>
<StgValue><ssdm name="p_wr_resp22"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:3  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_weight)

]]></node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="201" st_id="4" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:0  %p_wr_resp26 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_var)

]]></node>
<StgValue><ssdm name="p_wr_resp26"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:1  %p_wr_resp24 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_mean)

]]></node>
<StgValue><ssdm name="p_wr_resp24"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:2  %p_wr_resp22 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_sortKey)

]]></node>
<StgValue><ssdm name="p_wr_resp22"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:3  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_weight)

]]></node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="205" st_id="5" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:0  %p_wr_resp26 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_var)

]]></node>
<StgValue><ssdm name="p_wr_resp26"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:1  %p_wr_resp24 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_mean)

]]></node>
<StgValue><ssdm name="p_wr_resp24"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:2  %p_wr_resp22 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_sortKey)

]]></node>
<StgValue><ssdm name="p_wr_resp22"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:3  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_weight)

]]></node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="209" st_id="6" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:0  %p_wr_resp26 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_var)

]]></node>
<StgValue><ssdm name="p_wr_resp26"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:1  %p_wr_resp24 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_mean)

]]></node>
<StgValue><ssdm name="p_wr_resp24"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:2  %p_wr_resp22 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_sortKey)

]]></node>
<StgValue><ssdm name="p_wr_resp22"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:3  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_weight)

]]></node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="213" st_id="7" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:0  %p_wr_resp26 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_var)

]]></node>
<StgValue><ssdm name="p_wr_resp26"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:1  %p_wr_resp24 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_mean)

]]></node>
<StgValue><ssdm name="p_wr_resp24"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:2  %p_wr_resp22 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_sortKey)

]]></node>
<StgValue><ssdm name="p_wr_resp22"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:3  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_weight)

]]></node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:4  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:3  %tmp_100 = fcmp oge float %learningRate_read, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit:4  %tmp_101 = and i1 %tmp_97, %tmp_100

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="220" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit:0  %nframes_load_1 = phi i32 [ %nframes_load, %0 ], [ 0, %.loopexit.loopexit ]

]]></node>
<StgValue><ssdm name="nframes_load_1"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:1  %tmp_46 = add nsw i32 %nframes_load_1, 1

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:2  store i32 %tmp_46, i32* @nframes, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:5  %tmp_47 = icmp sgt i32 %nframes_load_1, 0

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit:6  %or_cond = and i1 %tmp_101, %tmp_47

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:7  br i1 %or_cond, label %3, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_49 = icmp sgt i32 %tmp_46, 200

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="227" st_id="9" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1199">
<or_exp><and_exp><literal name="tmp_49" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_50 = sitofp i32 %tmp_46 to double

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="228" st_id="10" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1200">
<or_exp><and_exp><literal name="tmp_49" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_50 = sitofp i32 %tmp_46 to double

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="229" st_id="11" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_49" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_50 = sitofp i32 %tmp_46 to double

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="230" st_id="12" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1202">
<or_exp><and_exp><literal name="tmp_49" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_50 = sitofp i32 %tmp_46 to double

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="231" st_id="13" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1203">
<or_exp><and_exp><literal name="tmp_49" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_50 = sitofp i32 %tmp_46 to double

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="232" st_id="14" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1204">
<or_exp><and_exp><literal name="tmp_49" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_50 = sitofp i32 %tmp_46 to double

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="233" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %tmp_51 = select i1 %tmp_49, double 2.000000e+02, double %tmp_50

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="234" st_id="15" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_52 = fdiv double 1.000000e+00, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="235" st_id="16" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_52 = fdiv double 1.000000e+00, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="236" st_id="17" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_52 = fdiv double 1.000000e+00, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="237" st_id="18" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_52 = fdiv double 1.000000e+00, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="238" st_id="19" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_52 = fdiv double 1.000000e+00, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="239" st_id="20" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_52 = fdiv double 1.000000e+00, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="240" st_id="21" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_52 = fdiv double 1.000000e+00, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="241" st_id="22" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_52 = fdiv double 1.000000e+00, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="242" st_id="23" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_52 = fdiv double 1.000000e+00, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="243" st_id="24" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_52 = fdiv double 1.000000e+00, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="244" st_id="25" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_52 = fdiv double 1.000000e+00, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="245" st_id="26" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_52 = fdiv double 1.000000e+00, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="246" st_id="27" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_52 = fdiv double 1.000000e+00, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="247" st_id="28" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_52 = fdiv double 1.000000e+00, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="248" st_id="29" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_52 = fdiv double 1.000000e+00, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="249" st_id="30" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_52 = fdiv double 1.000000e+00, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="250" st_id="31" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_52 = fdiv double 1.000000e+00, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="251" st_id="32" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_52 = fdiv double 1.000000e+00, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="252" st_id="33" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_52 = fdiv double 1.000000e+00, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="253" st_id="34" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_52 = fdiv double 1.000000e+00, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="254" st_id="35" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_52 = fdiv double 1.000000e+00, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="255" st_id="36" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_52 = fdiv double 1.000000e+00, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="256" st_id="37" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_52 = fdiv double 1.000000e+00, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="257" st_id="38" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_52 = fdiv double 1.000000e+00, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="258" st_id="39" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_52 = fdiv double 1.000000e+00, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="259" st_id="40" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_52 = fdiv double 1.000000e+00, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="260" st_id="41" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_52 = fdiv double 1.000000e+00, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="261" st_id="42" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_52 = fdiv double 1.000000e+00, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="262" st_id="43" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_52 = fdiv double 1.000000e+00, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="263" st_id="44" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_52 = fdiv double 1.000000e+00, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="264" st_id="45" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_52 = fdiv double 1.000000e+00, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="265" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %tmp_53 = phi double [ %tmp_52, %2 ], [ %tmp, %.loopexit ]

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="267" st_id="46" stage="1" lat="1">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="32" op_0_bw="64">
<![CDATA[
:1  %learningRate_assign = fptrunc double %tmp_53 to float

]]></node>
<StgValue><ssdm name="learningRate_assign"/></StgValue>
</operation>

<operation id="268" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="269" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %x = phi i4 [ 0, %3 ], [ %x_4, %burst.wr.end52 ]

]]></node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="270" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond1 = icmp eq i4 %x, -6

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="271" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %x_4 = add i4 %x, 1

]]></node>
<StgValue><ssdm name="x_4"/></StgValue>
</operation>

<operation id="273" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond1, label %7, label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="18" op_0_bw="18" op_1_bw="4" op_2_bw="14">
<![CDATA[
:0  %p_shl = call i18 @_ssdm_op_BitConcatenate.i18.i4.i14(i4 %x, i14 0)

]]></node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="275" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="19" op_0_bw="18">
<![CDATA[
:1  %p_shl_cast = zext i18 %p_shl to i19

]]></node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="276" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
:2  %p_shl2 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x, i10 0)

]]></node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="277" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="19" op_0_bw="14">
<![CDATA[
:3  %p_shl2_cast = zext i14 %p_shl2 to i19

]]></node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="278" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:4  %tmp_54 = sub i19 %p_shl_cast, %p_shl2_cast

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="279" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="547" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="280" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="32" op_0_bw="19">
<![CDATA[
:5  %tmp_130 = sext i19 %tmp_54 to i32

]]></node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="281" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_131 = zext i32 %tmp_130 to i64

]]></node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="282" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:7  %bgmodel_sortKey_addr = getelementptr float* %bgmodel_sortKey, i64 %tmp_131

]]></node>
<StgValue><ssdm name="bgmodel_sortKey_addr"/></StgValue>
</operation>

<operation id="283" st_id="48" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_sortKey_addr, i32 15360)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>

<operation id="284" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:9  %bgmodel_weight_addr = getelementptr float* %bgmodel_weight, i64 %tmp_131

]]></node>
<StgValue><ssdm name="bgmodel_weight_addr"/></StgValue>
</operation>

<operation id="285" st_id="48" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %p_rd_req27 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_weight_addr, i32 15360)

]]></node>
<StgValue><ssdm name="p_rd_req27"/></StgValue>
</operation>

<operation id="286" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:11  %bgmodel_mean_addr = getelementptr float* %bgmodel_mean, i64 %tmp_131

]]></node>
<StgValue><ssdm name="bgmodel_mean_addr"/></StgValue>
</operation>

<operation id="287" st_id="48" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:12  %p_rd_req28 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_mean_addr, i32 15360)

]]></node>
<StgValue><ssdm name="p_rd_req28"/></StgValue>
</operation>

<operation id="288" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:13  %bgmodel_var_addr = getelementptr float* %bgmodel_var, i64 %tmp_131

]]></node>
<StgValue><ssdm name="bgmodel_var_addr"/></StgValue>
</operation>

<operation id="289" st_id="48" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %p_rd_req29 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_var_addr, i32 15360)

]]></node>
<StgValue><ssdm name="p_rd_req29"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="290" st_id="49" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_sortKey_addr, i32 15360)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>

<operation id="291" st_id="49" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %p_rd_req27 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_weight_addr, i32 15360)

]]></node>
<StgValue><ssdm name="p_rd_req27"/></StgValue>
</operation>

<operation id="292" st_id="49" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:12  %p_rd_req28 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_mean_addr, i32 15360)

]]></node>
<StgValue><ssdm name="p_rd_req28"/></StgValue>
</operation>

<operation id="293" st_id="49" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %p_rd_req29 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_var_addr, i32 15360)

]]></node>
<StgValue><ssdm name="p_rd_req29"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="294" st_id="50" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_sortKey_addr, i32 15360)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>

<operation id="295" st_id="50" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %p_rd_req27 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_weight_addr, i32 15360)

]]></node>
<StgValue><ssdm name="p_rd_req27"/></StgValue>
</operation>

<operation id="296" st_id="50" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:12  %p_rd_req28 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_mean_addr, i32 15360)

]]></node>
<StgValue><ssdm name="p_rd_req28"/></StgValue>
</operation>

<operation id="297" st_id="50" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %p_rd_req29 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_var_addr, i32 15360)

]]></node>
<StgValue><ssdm name="p_rd_req29"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="298" st_id="51" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_sortKey_addr, i32 15360)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>

<operation id="299" st_id="51" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %p_rd_req27 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_weight_addr, i32 15360)

]]></node>
<StgValue><ssdm name="p_rd_req27"/></StgValue>
</operation>

<operation id="300" st_id="51" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:12  %p_rd_req28 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_mean_addr, i32 15360)

]]></node>
<StgValue><ssdm name="p_rd_req28"/></StgValue>
</operation>

<operation id="301" st_id="51" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %p_rd_req29 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_var_addr, i32 15360)

]]></node>
<StgValue><ssdm name="p_rd_req29"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="302" st_id="52" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_sortKey_addr, i32 15360)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>

<operation id="303" st_id="52" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %p_rd_req27 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_weight_addr, i32 15360)

]]></node>
<StgValue><ssdm name="p_rd_req27"/></StgValue>
</operation>

<operation id="304" st_id="52" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:12  %p_rd_req28 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_mean_addr, i32 15360)

]]></node>
<StgValue><ssdm name="p_rd_req28"/></StgValue>
</operation>

<operation id="305" st_id="52" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %p_rd_req29 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_var_addr, i32 15360)

]]></node>
<StgValue><ssdm name="p_rd_req29"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="306" st_id="53" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_sortKey_addr, i32 15360)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>

<operation id="307" st_id="53" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %p_rd_req27 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_weight_addr, i32 15360)

]]></node>
<StgValue><ssdm name="p_rd_req27"/></StgValue>
</operation>

<operation id="308" st_id="53" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:12  %p_rd_req28 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_mean_addr, i32 15360)

]]></node>
<StgValue><ssdm name="p_rd_req28"/></StgValue>
</operation>

<operation id="309" st_id="53" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %p_rd_req29 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_var_addr, i32 15360)

]]></node>
<StgValue><ssdm name="p_rd_req29"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="310" st_id="54" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_sortKey_addr, i32 15360)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>

<operation id="311" st_id="54" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %p_rd_req27 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_weight_addr, i32 15360)

]]></node>
<StgValue><ssdm name="p_rd_req27"/></StgValue>
</operation>

<operation id="312" st_id="54" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:12  %p_rd_req28 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_mean_addr, i32 15360)

]]></node>
<StgValue><ssdm name="p_rd_req28"/></StgValue>
</operation>

<operation id="313" st_id="54" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %p_rd_req29 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_var_addr, i32 15360)

]]></node>
<StgValue><ssdm name="p_rd_req29"/></StgValue>
</operation>

<operation id="314" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %burst.rd.header26

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="315" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
burst.rd.header26:0  %indvar2 = phi i14 [ 0, %5 ], [ %indvar_next2, %burst.rd.body27138161184207 ]

]]></node>
<StgValue><ssdm name="indvar2"/></StgValue>
</operation>

<operation id="316" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="29" op_0_bw="29" op_1_bw="0">
<![CDATA[
burst.rd.header26:1  %phi_mul = phi i29 [ 0, %5 ], [ %next_mul, %burst.rd.body27138161184207 ]

]]></node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="317" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.rd.header26:2  %exitcond5 = icmp eq i14 %indvar2, -1024

]]></node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="318" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header26:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 15360, i64 15360, i64 15360)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="319" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.rd.header26:4  %indvar_next2 = add i14 %indvar2, 1

]]></node>
<StgValue><ssdm name="indvar_next2"/></StgValue>
</operation>

<operation id="320" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header26:5  br i1 %exitcond5, label %burst.rd.end25, label %burst.rd.body27

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="321" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
burst.rd.body27:4  %next_mul = add i29 %phi_mul, 17477

]]></node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="322" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="4" op_0_bw="4" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
burst.rd.body27:5  %tmp_136 = call i4 @_ssdm_op_PartSelect.i4.i29.i32.i32(i29 %phi_mul, i32 25, i32 28)

]]></node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="323" st_id="55" stage="18" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.rd.body27:6  %newIndex27 = urem i14 %indvar2, 1920

]]></node>
<StgValue><ssdm name="newIndex27"/></StgValue>
</operation>

<operation id="324" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_136" val="6"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %burst.rd.body27138

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="325" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_136" val="5"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %burst.rd.body27138

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="326" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_136" val="4"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %burst.rd.body27138

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="327" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_136" val="3"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %burst.rd.body27138

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="328" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_136" val="2"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %burst.rd.body27138

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="329" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_136" val="1"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %burst.rd.body27138

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="330" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_136" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %burst.rd.body27138

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="331" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_136" val="!6"/>
<literal name="tmp_136" val="!5"/>
<literal name="tmp_136" val="!4"/>
<literal name="tmp_136" val="!3"/>
<literal name="tmp_136" val="!2"/>
<literal name="tmp_136" val="!1"/>
<literal name="tmp_136" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %burst.rd.body27138

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="332" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_136" val="6"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %burst.rd.body27138161

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="333" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_136" val="5"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %burst.rd.body27138161

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="334" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_136" val="4"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %burst.rd.body27138161

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_136" val="3"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %burst.rd.body27138161

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="336" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_136" val="2"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %burst.rd.body27138161

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="337" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_136" val="1"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %burst.rd.body27138161

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_136" val="0"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %burst.rd.body27138161

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="339" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_136" val="!6"/>
<literal name="tmp_136" val="!5"/>
<literal name="tmp_136" val="!4"/>
<literal name="tmp_136" val="!3"/>
<literal name="tmp_136" val="!2"/>
<literal name="tmp_136" val="!1"/>
<literal name="tmp_136" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %burst.rd.body27138161

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="340" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_136" val="6"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %burst.rd.body27138161184

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="341" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_136" val="5"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %burst.rd.body27138161184

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="342" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_136" val="4"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %burst.rd.body27138161184

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="343" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_136" val="3"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %burst.rd.body27138161184

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="344" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_136" val="2"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %burst.rd.body27138161184

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_136" val="1"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %burst.rd.body27138161184

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="346" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_136" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %burst.rd.body27138161184

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="347" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_136" val="!6"/>
<literal name="tmp_136" val="!5"/>
<literal name="tmp_136" val="!4"/>
<literal name="tmp_136" val="!3"/>
<literal name="tmp_136" val="!2"/>
<literal name="tmp_136" val="!1"/>
<literal name="tmp_136" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %burst.rd.body27138161184

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="348" st_id="56" stage="17" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.rd.body27:6  %newIndex27 = urem i14 %indvar2, 1920

]]></node>
<StgValue><ssdm name="newIndex27"/></StgValue>
</operation>

<operation id="349" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
burst.rd.body27:16  switch i4 %tmp_136, label %branch15 [
    i4 0, label %branch8
    i4 1, label %branch9
    i4 2, label %branch10
    i4 3, label %branch11
    i4 4, label %branch12
    i4 5, label %branch13
    i4 6, label %branch14
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="350" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="214" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
burst.rd.body27138:9  switch i4 %tmp_136, label %branch23 [
    i4 0, label %branch16
    i4 1, label %branch17
    i4 2, label %branch18
    i4 3, label %branch19
    i4 4, label %branch20
    i4 5, label %branch21
    i4 6, label %branch22
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="351" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
burst.rd.body27138161:9  switch i4 %tmp_136, label %branch31 [
    i4 0, label %branch24
    i4 1, label %branch25
    i4 2, label %branch26
    i4 3, label %branch27
    i4 4, label %branch28
    i4 5, label %branch29
    i4 6, label %branch30
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="352" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="284" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
burst.rd.body27138161184:9  switch i4 %tmp_136, label %branch39 [
    i4 0, label %branch32
    i4 1, label %branch33
    i4 2, label %branch34
    i4 3, label %branch35
    i4 4, label %branch36
    i4 5, label %branch37
    i4 6, label %branch38
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="353" st_id="57" stage="16" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.rd.body27:6  %newIndex27 = urem i14 %indvar2, 1920

]]></node>
<StgValue><ssdm name="newIndex27"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="354" st_id="58" stage="15" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.rd.body27:6  %newIndex27 = urem i14 %indvar2, 1920

]]></node>
<StgValue><ssdm name="newIndex27"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="355" st_id="59" stage="14" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.rd.body27:6  %newIndex27 = urem i14 %indvar2, 1920

]]></node>
<StgValue><ssdm name="newIndex27"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="356" st_id="60" stage="13" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.rd.body27:6  %newIndex27 = urem i14 %indvar2, 1920

]]></node>
<StgValue><ssdm name="newIndex27"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="357" st_id="61" stage="12" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.rd.body27:6  %newIndex27 = urem i14 %indvar2, 1920

]]></node>
<StgValue><ssdm name="newIndex27"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="358" st_id="62" stage="11" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.rd.body27:6  %newIndex27 = urem i14 %indvar2, 1920

]]></node>
<StgValue><ssdm name="newIndex27"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="359" st_id="63" stage="10" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.rd.body27:6  %newIndex27 = urem i14 %indvar2, 1920

]]></node>
<StgValue><ssdm name="newIndex27"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="360" st_id="64" stage="9" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.rd.body27:6  %newIndex27 = urem i14 %indvar2, 1920

]]></node>
<StgValue><ssdm name="newIndex27"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="361" st_id="65" stage="8" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.rd.body27:6  %newIndex27 = urem i14 %indvar2, 1920

]]></node>
<StgValue><ssdm name="newIndex27"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="362" st_id="66" stage="7" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.rd.body27:6  %newIndex27 = urem i14 %indvar2, 1920

]]></node>
<StgValue><ssdm name="newIndex27"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="363" st_id="67" stage="6" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.rd.body27:6  %newIndex27 = urem i14 %indvar2, 1920

]]></node>
<StgValue><ssdm name="newIndex27"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="364" st_id="68" stage="5" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.rd.body27:6  %newIndex27 = urem i14 %indvar2, 1920

]]></node>
<StgValue><ssdm name="newIndex27"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="365" st_id="69" stage="4" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.rd.body27:6  %newIndex27 = urem i14 %indvar2, 1920

]]></node>
<StgValue><ssdm name="newIndex27"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="366" st_id="70" stage="3" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.rd.body27:6  %newIndex27 = urem i14 %indvar2, 1920

]]></node>
<StgValue><ssdm name="newIndex27"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="367" st_id="71" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.body27:3  %bgmodel_sortKey_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %bgmodel_sortKey_addr)

]]></node>
<StgValue><ssdm name="bgmodel_sortKey_addr_read"/></StgValue>
</operation>

<operation id="368" st_id="71" stage="2" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.rd.body27:6  %newIndex27 = urem i14 %indvar2, 1920

]]></node>
<StgValue><ssdm name="newIndex27"/></StgValue>
</operation>

<operation id="369" st_id="71" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.body27138:0  %bgmodel_weight_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %bgmodel_weight_addr)

]]></node>
<StgValue><ssdm name="bgmodel_weight_addr_read"/></StgValue>
</operation>

<operation id="370" st_id="71" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.body27138161:0  %bgmodel_mean_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %bgmodel_mean_addr)

]]></node>
<StgValue><ssdm name="bgmodel_mean_addr_read"/></StgValue>
</operation>

<operation id="371" st_id="71" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.body27138161184:0  %bgmodel_var_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %bgmodel_var_addr)

]]></node>
<StgValue><ssdm name="bgmodel_var_addr_read"/></StgValue>
</operation>

<operation id="372" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="tmp_136" val="6"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %burst.rd.body27138161184207

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="373" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp><literal name="tmp_136" val="5"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %burst.rd.body27138161184207

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="374" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp><literal name="tmp_136" val="4"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %burst.rd.body27138161184207

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="375" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp><literal name="tmp_136" val="3"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %burst.rd.body27138161184207

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="376" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp><literal name="tmp_136" val="2"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %burst.rd.body27138161184207

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="377" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="tmp_136" val="1"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %burst.rd.body27138161184207

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="378" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp><literal name="tmp_136" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %burst.rd.body27138161184207

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="379" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp><literal name="tmp_136" val="!6"/>
<literal name="tmp_136" val="!5"/>
<literal name="tmp_136" val="!4"/>
<literal name="tmp_136" val="!3"/>
<literal name="tmp_136" val="!2"/>
<literal name="tmp_136" val="!1"/>
<literal name="tmp_136" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %burst.rd.body27138161184207

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="380" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.rd.body27:0  %burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str)

]]></node>
<StgValue><ssdm name="burstread_rbegin1"/></StgValue>
</operation>

<operation id="381" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
burst.rd.body27:1  %empty = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="382" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.rd.body27:2  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memcpy_OC_OC_bgmodel_OC_var_s)

]]></node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="383" st_id="72" stage="1" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.rd.body27:6  %newIndex27 = urem i14 %indvar2, 1920

]]></node>
<StgValue><ssdm name="newIndex27"/></StgValue>
</operation>

<operation id="384" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="64" op_0_bw="14">
<![CDATA[
burst.rd.body27:7  %newIndex28 = zext i14 %newIndex27 to i64

]]></node>
<StgValue><ssdm name="newIndex28"/></StgValue>
</operation>

<operation id="385" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body27:8  %bgmo_sortKey_0_addr = getelementptr [1920 x float]* @bgmo_sortKey_0, i64 0, i64 %newIndex28

]]></node>
<StgValue><ssdm name="bgmo_sortKey_0_addr"/></StgValue>
</operation>

<operation id="386" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body27:9  %bgmo_sortKey_1_addr = getelementptr [1920 x float]* @bgmo_sortKey_1, i64 0, i64 %newIndex28

]]></node>
<StgValue><ssdm name="bgmo_sortKey_1_addr"/></StgValue>
</operation>

<operation id="387" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body27:10  %bgmo_sortKey_2_addr = getelementptr [1920 x float]* @bgmo_sortKey_2, i64 0, i64 %newIndex28

]]></node>
<StgValue><ssdm name="bgmo_sortKey_2_addr"/></StgValue>
</operation>

<operation id="388" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body27:11  %bgmo_sortKey_3_addr = getelementptr [1920 x float]* @bgmo_sortKey_3, i64 0, i64 %newIndex28

]]></node>
<StgValue><ssdm name="bgmo_sortKey_3_addr"/></StgValue>
</operation>

<operation id="389" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body27:12  %bgmo_sortKey_4_addr = getelementptr [1920 x float]* @bgmo_sortKey_4, i64 0, i64 %newIndex28

]]></node>
<StgValue><ssdm name="bgmo_sortKey_4_addr"/></StgValue>
</operation>

<operation id="390" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body27:13  %bgmo_sortKey_5_addr = getelementptr [1920 x float]* @bgmo_sortKey_5, i64 0, i64 %newIndex28

]]></node>
<StgValue><ssdm name="bgmo_sortKey_5_addr"/></StgValue>
</operation>

<operation id="391" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body27:14  %bgmo_sortKey_6_addr = getelementptr [1920 x float]* @bgmo_sortKey_6, i64 0, i64 %newIndex28

]]></node>
<StgValue><ssdm name="bgmo_sortKey_6_addr"/></StgValue>
</operation>

<operation id="392" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body27:15  %bgmo_sortKey_7_addr = getelementptr [1920 x float]* @bgmo_sortKey_7, i64 0, i64 %newIndex28

]]></node>
<StgValue><ssdm name="bgmo_sortKey_7_addr"/></StgValue>
</operation>

<operation id="393" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="tmp_136" val="6"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch14:0  store float %bgmodel_sortKey_addr_read, float* %bgmo_sortKey_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="394" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp><literal name="tmp_136" val="5"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch13:0  store float %bgmodel_sortKey_addr_read, float* %bgmo_sortKey_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="395" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp><literal name="tmp_136" val="4"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch12:0  store float %bgmodel_sortKey_addr_read, float* %bgmo_sortKey_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="396" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp><literal name="tmp_136" val="3"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch11:0  store float %bgmodel_sortKey_addr_read, float* %bgmo_sortKey_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="397" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp><literal name="tmp_136" val="2"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch10:0  store float %bgmodel_sortKey_addr_read, float* %bgmo_sortKey_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="398" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp><literal name="tmp_136" val="1"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch9:0  store float %bgmodel_sortKey_addr_read, float* %bgmo_sortKey_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="399" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="tmp_136" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch8:0  store float %bgmodel_sortKey_addr_read, float* %bgmo_sortKey_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="400" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp><literal name="tmp_136" val="!6"/>
<literal name="tmp_136" val="!5"/>
<literal name="tmp_136" val="!4"/>
<literal name="tmp_136" val="!3"/>
<literal name="tmp_136" val="!2"/>
<literal name="tmp_136" val="!1"/>
<literal name="tmp_136" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch15:0  store float %bgmodel_sortKey_addr_read, float* %bgmo_sortKey_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="401" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body27138:1  %bgmo_weight_0_addr = getelementptr [1920 x float]* @bgmo_weight_0, i64 0, i64 %newIndex28

]]></node>
<StgValue><ssdm name="bgmo_weight_0_addr"/></StgValue>
</operation>

<operation id="402" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body27138:2  %bgmo_weight_1_addr = getelementptr [1920 x float]* @bgmo_weight_1, i64 0, i64 %newIndex28

]]></node>
<StgValue><ssdm name="bgmo_weight_1_addr"/></StgValue>
</operation>

<operation id="403" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body27138:3  %bgmo_weight_2_addr = getelementptr [1920 x float]* @bgmo_weight_2, i64 0, i64 %newIndex28

]]></node>
<StgValue><ssdm name="bgmo_weight_2_addr"/></StgValue>
</operation>

<operation id="404" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body27138:4  %bgmo_weight_3_addr = getelementptr [1920 x float]* @bgmo_weight_3, i64 0, i64 %newIndex28

]]></node>
<StgValue><ssdm name="bgmo_weight_3_addr"/></StgValue>
</operation>

<operation id="405" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body27138:5  %bgmo_weight_4_addr = getelementptr [1920 x float]* @bgmo_weight_4, i64 0, i64 %newIndex28

]]></node>
<StgValue><ssdm name="bgmo_weight_4_addr"/></StgValue>
</operation>

<operation id="406" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body27138:6  %bgmo_weight_5_addr = getelementptr [1920 x float]* @bgmo_weight_5, i64 0, i64 %newIndex28

]]></node>
<StgValue><ssdm name="bgmo_weight_5_addr"/></StgValue>
</operation>

<operation id="407" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body27138:7  %bgmo_weight_6_addr = getelementptr [1920 x float]* @bgmo_weight_6, i64 0, i64 %newIndex28

]]></node>
<StgValue><ssdm name="bgmo_weight_6_addr"/></StgValue>
</operation>

<operation id="408" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="213" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body27138:8  %bgmo_weight_7_addr = getelementptr [1920 x float]* @bgmo_weight_7, i64 0, i64 %newIndex28

]]></node>
<StgValue><ssdm name="bgmo_weight_7_addr"/></StgValue>
</operation>

<operation id="409" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp><literal name="tmp_136" val="6"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch22:0  store float %bgmodel_weight_addr_read, float* %bgmo_weight_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="410" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp><literal name="tmp_136" val="5"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch21:0  store float %bgmodel_weight_addr_read, float* %bgmo_weight_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="411" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="tmp_136" val="4"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch20:0  store float %bgmodel_weight_addr_read, float* %bgmo_weight_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="412" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="tmp_136" val="3"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch19:0  store float %bgmodel_weight_addr_read, float* %bgmo_weight_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="413" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp><literal name="tmp_136" val="2"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch18:0  store float %bgmodel_weight_addr_read, float* %bgmo_weight_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="414" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp><literal name="tmp_136" val="1"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch17:0  store float %bgmodel_weight_addr_read, float* %bgmo_weight_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="415" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp><literal name="tmp_136" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch16:0  store float %bgmodel_weight_addr_read, float* %bgmo_weight_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="416" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp><literal name="tmp_136" val="!6"/>
<literal name="tmp_136" val="!5"/>
<literal name="tmp_136" val="!4"/>
<literal name="tmp_136" val="!3"/>
<literal name="tmp_136" val="!2"/>
<literal name="tmp_136" val="!1"/>
<literal name="tmp_136" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch23:0  store float %bgmodel_weight_addr_read, float* %bgmo_weight_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="417" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="241" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body27138161:1  %bgmo_mean_0_addr = getelementptr [1920 x float]* @bgmo_mean_0, i64 0, i64 %newIndex28

]]></node>
<StgValue><ssdm name="bgmo_mean_0_addr"/></StgValue>
</operation>

<operation id="418" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body27138161:2  %bgmo_mean_1_addr = getelementptr [1920 x float]* @bgmo_mean_1, i64 0, i64 %newIndex28

]]></node>
<StgValue><ssdm name="bgmo_mean_1_addr"/></StgValue>
</operation>

<operation id="419" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body27138161:3  %bgmo_mean_2_addr = getelementptr [1920 x float]* @bgmo_mean_2, i64 0, i64 %newIndex28

]]></node>
<StgValue><ssdm name="bgmo_mean_2_addr"/></StgValue>
</operation>

<operation id="420" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="244" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body27138161:4  %bgmo_mean_3_addr = getelementptr [1920 x float]* @bgmo_mean_3, i64 0, i64 %newIndex28

]]></node>
<StgValue><ssdm name="bgmo_mean_3_addr"/></StgValue>
</operation>

<operation id="421" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="245" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body27138161:5  %bgmo_mean_4_addr = getelementptr [1920 x float]* @bgmo_mean_4, i64 0, i64 %newIndex28

]]></node>
<StgValue><ssdm name="bgmo_mean_4_addr"/></StgValue>
</operation>

<operation id="422" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="246" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body27138161:6  %bgmo_mean_5_addr = getelementptr [1920 x float]* @bgmo_mean_5, i64 0, i64 %newIndex28

]]></node>
<StgValue><ssdm name="bgmo_mean_5_addr"/></StgValue>
</operation>

<operation id="423" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body27138161:7  %bgmo_mean_6_addr = getelementptr [1920 x float]* @bgmo_mean_6, i64 0, i64 %newIndex28

]]></node>
<StgValue><ssdm name="bgmo_mean_6_addr"/></StgValue>
</operation>

<operation id="424" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body27138161:8  %bgmo_mean_7_addr = getelementptr [1920 x float]* @bgmo_mean_7, i64 0, i64 %newIndex28

]]></node>
<StgValue><ssdm name="bgmo_mean_7_addr"/></StgValue>
</operation>

<operation id="425" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp><literal name="tmp_136" val="6"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch30:0  store float %bgmodel_mean_addr_read, float* %bgmo_mean_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="426" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp><literal name="tmp_136" val="5"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch29:0  store float %bgmodel_mean_addr_read, float* %bgmo_mean_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="427" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp><literal name="tmp_136" val="4"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch28:0  store float %bgmodel_mean_addr_read, float* %bgmo_mean_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="428" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="tmp_136" val="3"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch27:0  store float %bgmodel_mean_addr_read, float* %bgmo_mean_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="429" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp><literal name="tmp_136" val="2"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch26:0  store float %bgmodel_mean_addr_read, float* %bgmo_mean_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="430" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="tmp_136" val="1"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch25:0  store float %bgmodel_mean_addr_read, float* %bgmo_mean_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="431" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_136" val="0"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch24:0  store float %bgmodel_mean_addr_read, float* %bgmo_mean_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="432" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp><literal name="tmp_136" val="!6"/>
<literal name="tmp_136" val="!5"/>
<literal name="tmp_136" val="!4"/>
<literal name="tmp_136" val="!3"/>
<literal name="tmp_136" val="!2"/>
<literal name="tmp_136" val="!1"/>
<literal name="tmp_136" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch31:0  store float %bgmodel_mean_addr_read, float* %bgmo_mean_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="433" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="276" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body27138161184:1  %bgmo_var_0_addr = getelementptr [1920 x float]* @bgmo_var_0, i64 0, i64 %newIndex28

]]></node>
<StgValue><ssdm name="bgmo_var_0_addr"/></StgValue>
</operation>

<operation id="434" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="277" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body27138161184:2  %bgmo_var_1_addr = getelementptr [1920 x float]* @bgmo_var_1, i64 0, i64 %newIndex28

]]></node>
<StgValue><ssdm name="bgmo_var_1_addr"/></StgValue>
</operation>

<operation id="435" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="278" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body27138161184:3  %bgmo_var_2_addr = getelementptr [1920 x float]* @bgmo_var_2, i64 0, i64 %newIndex28

]]></node>
<StgValue><ssdm name="bgmo_var_2_addr"/></StgValue>
</operation>

<operation id="436" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="279" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body27138161184:4  %bgmo_var_3_addr = getelementptr [1920 x float]* @bgmo_var_3, i64 0, i64 %newIndex28

]]></node>
<StgValue><ssdm name="bgmo_var_3_addr"/></StgValue>
</operation>

<operation id="437" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="280" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body27138161184:5  %bgmo_var_4_addr = getelementptr [1920 x float]* @bgmo_var_4, i64 0, i64 %newIndex28

]]></node>
<StgValue><ssdm name="bgmo_var_4_addr"/></StgValue>
</operation>

<operation id="438" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body27138161184:6  %bgmo_var_5_addr = getelementptr [1920 x float]* @bgmo_var_5, i64 0, i64 %newIndex28

]]></node>
<StgValue><ssdm name="bgmo_var_5_addr"/></StgValue>
</operation>

<operation id="439" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="282" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body27138161184:7  %bgmo_var_6_addr = getelementptr [1920 x float]* @bgmo_var_6, i64 0, i64 %newIndex28

]]></node>
<StgValue><ssdm name="bgmo_var_6_addr"/></StgValue>
</operation>

<operation id="440" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="283" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body27138161184:8  %bgmo_var_7_addr = getelementptr [1920 x float]* @bgmo_var_7, i64 0, i64 %newIndex28

]]></node>
<StgValue><ssdm name="bgmo_var_7_addr"/></StgValue>
</operation>

<operation id="441" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="tmp_136" val="6"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch38:0  store float %bgmodel_var_addr_read, float* %bgmo_var_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp><literal name="tmp_136" val="5"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch37:0  store float %bgmodel_var_addr_read, float* %bgmo_var_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="443" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp><literal name="tmp_136" val="4"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch36:0  store float %bgmodel_var_addr_read, float* %bgmo_var_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="444" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp><literal name="tmp_136" val="3"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch35:0  store float %bgmodel_var_addr_read, float* %bgmo_var_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="445" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp><literal name="tmp_136" val="2"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch34:0  store float %bgmodel_var_addr_read, float* %bgmo_var_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="446" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="tmp_136" val="1"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch33:0  store float %bgmodel_var_addr_read, float* %bgmo_var_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="447" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp><literal name="tmp_136" val="0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch32:0  store float %bgmodel_var_addr_read, float* %bgmo_var_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="448" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp><literal name="tmp_136" val="!6"/>
<literal name="tmp_136" val="!5"/>
<literal name="tmp_136" val="!4"/>
<literal name="tmp_136" val="!3"/>
<literal name="tmp_136" val="!2"/>
<literal name="tmp_136" val="!1"/>
<literal name="tmp_136" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch39:0  store float %bgmodel_var_addr_read, float* %bgmo_var_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="449" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.body27138161184207:0  %burstread_rend50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin1)

]]></node>
<StgValue><ssdm name="burstread_rend50"/></StgValue>
</operation>

<operation id="450" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body27138161184207:1  br label %burst.rd.header26

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="451" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="313" bw="17" op_0_bw="17" op_1_bw="4" op_2_bw="13">
<![CDATA[
burst.rd.end25:0  %p_shl3 = call i17 @_ssdm_op_BitConcatenate.i17.i4.i13(i4 %x, i13 0)

]]></node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="452" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="314" bw="18" op_0_bw="17">
<![CDATA[
burst.rd.end25:1  %p_shl3_cast = zext i17 %p_shl3 to i18

]]></node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="453" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="315" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
burst.rd.end25:2  %p_shl4 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i9(i4 %x, i9 0)

]]></node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="454" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="316" bw="18" op_0_bw="13">
<![CDATA[
burst.rd.end25:3  %p_shl4_cast = zext i13 %p_shl4 to i18

]]></node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="455" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="317" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
burst.rd.end25:4  %tmp_55 = sub i18 %p_shl3_cast, %p_shl4_cast

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="456" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="18">
<![CDATA[
burst.rd.end25:5  %tmp_132 = sext i18 %tmp_55 to i32

]]></node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="457" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="319" bw="34" op_0_bw="32">
<![CDATA[
burst.rd.end25:6  %tmp_133 = zext i32 %tmp_132 to i34

]]></node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="458" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="320" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
burst.rd.end25:7  %tmp_134 = add i34 %tmp_133, %tmp_2_cast

]]></node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="459" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="321" bw="64" op_0_bw="34">
<![CDATA[
burst.rd.end25:8  %tmp_135 = sext i34 %tmp_134 to i64

]]></node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="460" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="322" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
burst.rd.end25:9  %gmem_addr = getelementptr i8* %gmem, i64 %tmp_135

]]></node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="461" st_id="74" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="323" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.end25:10  %p_rd_req30 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem_addr, i32 7680)

]]></node>
<StgValue><ssdm name="p_rd_req30"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="462" st_id="75" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="323" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.end25:10  %p_rd_req30 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem_addr, i32 7680)

]]></node>
<StgValue><ssdm name="p_rd_req30"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="463" st_id="76" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="323" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.end25:10  %p_rd_req30 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem_addr, i32 7680)

]]></node>
<StgValue><ssdm name="p_rd_req30"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="464" st_id="77" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="323" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.end25:10  %p_rd_req30 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem_addr, i32 7680)

]]></node>
<StgValue><ssdm name="p_rd_req30"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="465" st_id="78" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="323" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.end25:10  %p_rd_req30 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem_addr, i32 7680)

]]></node>
<StgValue><ssdm name="p_rd_req30"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="466" st_id="79" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="323" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.end25:10  %p_rd_req30 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem_addr, i32 7680)

]]></node>
<StgValue><ssdm name="p_rd_req30"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="467" st_id="80" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="323" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.end25:10  %p_rd_req30 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem_addr, i32 7680)

]]></node>
<StgValue><ssdm name="p_rd_req30"/></StgValue>
</operation>

<operation id="468" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="324" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end25:11  br label %burst.rd.header

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="469" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="326" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
burst.rd.header:0  %indvar = phi i13 [ 0, %burst.rd.end25 ], [ %indvar_next, %burst.rd.body115 ]

]]></node>
<StgValue><ssdm name="indvar"/></StgValue>
</operation>

<operation id="470" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="327" bw="27" op_0_bw="27" op_1_bw="0">
<![CDATA[
burst.rd.header:1  %phi_mul1 = phi i27 [ 0, %burst.rd.end25 ], [ %next_mul1, %burst.rd.body115 ]

]]></node>
<StgValue><ssdm name="phi_mul1"/></StgValue>
</operation>

<operation id="471" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="328" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.rd.header:2  %exitcond6 = icmp eq i13 %indvar, -512

]]></node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="472" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="329" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 7680, i64 7680, i64 7680)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="473" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="330" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.rd.header:4  %indvar_next = add i13 %indvar, 1

]]></node>
<StgValue><ssdm name="indvar_next"/></StgValue>
</operation>

<operation id="474" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="331" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header:5  br i1 %exitcond6, label %burst.rd.end, label %burst.rd.body

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="475" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
burst.rd.body:4  %next_mul1 = add i27 %phi_mul1, 8739

]]></node>
<StgValue><ssdm name="next_mul1"/></StgValue>
</operation>

<operation id="476" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="4" op_0_bw="4" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
burst.rd.body:5  %tmp_137 = call i4 @_ssdm_op_PartSelect.i4.i27.i32.i32(i27 %phi_mul1, i32 23, i32 26)

]]></node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="477" st_id="81" stage="17" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.rd.body:6  %newIndex29 = urem i13 %indvar, 960

]]></node>
<StgValue><ssdm name="newIndex29"/></StgValue>
</operation>

<operation id="478" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
burst.rd.body:16  switch i4 %tmp_137, label %branch7 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="479" st_id="82" stage="16" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.rd.body:6  %newIndex29 = urem i13 %indvar, 960

]]></node>
<StgValue><ssdm name="newIndex29"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="480" st_id="83" stage="15" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.rd.body:6  %newIndex29 = urem i13 %indvar, 960

]]></node>
<StgValue><ssdm name="newIndex29"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="481" st_id="84" stage="14" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.rd.body:6  %newIndex29 = urem i13 %indvar, 960

]]></node>
<StgValue><ssdm name="newIndex29"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="482" st_id="85" stage="13" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.rd.body:6  %newIndex29 = urem i13 %indvar, 960

]]></node>
<StgValue><ssdm name="newIndex29"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="483" st_id="86" stage="12" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.rd.body:6  %newIndex29 = urem i13 %indvar, 960

]]></node>
<StgValue><ssdm name="newIndex29"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="484" st_id="87" stage="11" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.rd.body:6  %newIndex29 = urem i13 %indvar, 960

]]></node>
<StgValue><ssdm name="newIndex29"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="485" st_id="88" stage="10" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.rd.body:6  %newIndex29 = urem i13 %indvar, 960

]]></node>
<StgValue><ssdm name="newIndex29"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="486" st_id="89" stage="9" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.rd.body:6  %newIndex29 = urem i13 %indvar, 960

]]></node>
<StgValue><ssdm name="newIndex29"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="487" st_id="90" stage="8" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.rd.body:6  %newIndex29 = urem i13 %indvar, 960

]]></node>
<StgValue><ssdm name="newIndex29"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="488" st_id="91" stage="7" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.rd.body:6  %newIndex29 = urem i13 %indvar, 960

]]></node>
<StgValue><ssdm name="newIndex29"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="489" st_id="92" stage="6" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.rd.body:6  %newIndex29 = urem i13 %indvar, 960

]]></node>
<StgValue><ssdm name="newIndex29"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="490" st_id="93" stage="5" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.rd.body:6  %newIndex29 = urem i13 %indvar, 960

]]></node>
<StgValue><ssdm name="newIndex29"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="491" st_id="94" stage="4" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.rd.body:6  %newIndex29 = urem i13 %indvar, 960

]]></node>
<StgValue><ssdm name="newIndex29"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="492" st_id="95" stage="3" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.rd.body:6  %newIndex29 = urem i13 %indvar, 960

]]></node>
<StgValue><ssdm name="newIndex29"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="493" st_id="96" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
burst.rd.body:3  %gmem_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %gmem_addr)

]]></node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="494" st_id="96" stage="2" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.rd.body:6  %newIndex29 = urem i13 %indvar, 960

]]></node>
<StgValue><ssdm name="newIndex29"/></StgValue>
</operation>

<operation id="495" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_137" val="6"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %burst.rd.body115

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="496" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="tmp_137" val="5"/>
</and_exp></or_exp>
</condition>

<node id="355" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %burst.rd.body115

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="497" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp><literal name="tmp_137" val="4"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %burst.rd.body115

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="498" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp><literal name="tmp_137" val="3"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %burst.rd.body115

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="499" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp><literal name="tmp_137" val="2"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %burst.rd.body115

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="500" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="tmp_137" val="1"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %burst.rd.body115

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="501" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="tmp_137" val="0"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %burst.rd.body115

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="502" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp><literal name="tmp_137" val="!6"/>
<literal name="tmp_137" val="!5"/>
<literal name="tmp_137" val="!4"/>
<literal name="tmp_137" val="!3"/>
<literal name="tmp_137" val="!2"/>
<literal name="tmp_137" val="!1"/>
<literal name="tmp_137" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %burst.rd.body115

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="503" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.rd.body:0  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind

]]></node>
<StgValue><ssdm name="burstread_rbegin"/></StgValue>
</operation>

<operation id="504" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
burst.rd.body:1  %empty_18 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="505" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.rd.body:2  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopName([16 x i8]* @memcpy_OC_OC_frame_i_str) nounwind

]]></node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="506" st_id="97" stage="1" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.rd.body:6  %newIndex29 = urem i13 %indvar, 960

]]></node>
<StgValue><ssdm name="newIndex29"/></StgValue>
</operation>

<operation id="507" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="64" op_0_bw="13">
<![CDATA[
burst.rd.body:7  %newIndex30 = zext i13 %newIndex29 to i64

]]></node>
<StgValue><ssdm name="newIndex30"/></StgValue>
</operation>

<operation id="508" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body:8  %frame_in_glob_0_addr = getelementptr [960 x i8]* @frame_in_glob_0, i64 0, i64 %newIndex30

]]></node>
<StgValue><ssdm name="frame_in_glob_0_addr"/></StgValue>
</operation>

<operation id="509" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body:9  %frame_in_glob_1_addr = getelementptr [960 x i8]* @frame_in_glob_1, i64 0, i64 %newIndex30

]]></node>
<StgValue><ssdm name="frame_in_glob_1_addr"/></StgValue>
</operation>

<operation id="510" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body:10  %frame_in_glob_2_addr = getelementptr [960 x i8]* @frame_in_glob_2, i64 0, i64 %newIndex30

]]></node>
<StgValue><ssdm name="frame_in_glob_2_addr"/></StgValue>
</operation>

<operation id="511" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body:11  %frame_in_glob_3_addr = getelementptr [960 x i8]* @frame_in_glob_3, i64 0, i64 %newIndex30

]]></node>
<StgValue><ssdm name="frame_in_glob_3_addr"/></StgValue>
</operation>

<operation id="512" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body:12  %frame_in_glob_4_addr = getelementptr [960 x i8]* @frame_in_glob_4, i64 0, i64 %newIndex30

]]></node>
<StgValue><ssdm name="frame_in_glob_4_addr"/></StgValue>
</operation>

<operation id="513" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body:13  %frame_in_glob_5_addr = getelementptr [960 x i8]* @frame_in_glob_5, i64 0, i64 %newIndex30

]]></node>
<StgValue><ssdm name="frame_in_glob_5_addr"/></StgValue>
</operation>

<operation id="514" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body:14  %frame_in_glob_6_addr = getelementptr [960 x i8]* @frame_in_glob_6, i64 0, i64 %newIndex30

]]></node>
<StgValue><ssdm name="frame_in_glob_6_addr"/></StgValue>
</operation>

<operation id="515" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body:15  %frame_in_glob_7_addr = getelementptr [960 x i8]* @frame_in_glob_7, i64 0, i64 %newIndex30

]]></node>
<StgValue><ssdm name="frame_in_glob_7_addr"/></StgValue>
</operation>

<operation id="516" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_137" val="6"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch6:0  store i8 %gmem_addr_read, i8* %frame_in_glob_6_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="517" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="tmp_137" val="5"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch5:0  store i8 %gmem_addr_read, i8* %frame_in_glob_5_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="518" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp><literal name="tmp_137" val="4"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch4:0  store i8 %gmem_addr_read, i8* %frame_in_glob_4_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="519" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp><literal name="tmp_137" val="3"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch3:0  store i8 %gmem_addr_read, i8* %frame_in_glob_3_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="520" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp><literal name="tmp_137" val="2"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch2:0  store i8 %gmem_addr_read, i8* %frame_in_glob_2_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="521" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="tmp_137" val="1"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch1:0  store i8 %gmem_addr_read, i8* %frame_in_glob_1_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="522" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="tmp_137" val="0"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch0:0  store i8 %gmem_addr_read, i8* %frame_in_glob_0_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="523" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp><literal name="tmp_137" val="!6"/>
<literal name="tmp_137" val="!5"/>
<literal name="tmp_137" val="!4"/>
<literal name="tmp_137" val="!3"/>
<literal name="tmp_137" val="!2"/>
<literal name="tmp_137" val="!1"/>
<literal name="tmp_137" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch7:0  store i8 %gmem_addr_read, i8* %frame_in_glob_7_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="524" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.body115:0  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin) nounwind

]]></node>
<StgValue><ssdm name="burstread_rend"/></StgValue>
</operation>

<operation id="525" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="376" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body115:1  br label %burst.rd.header

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="526" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="378" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
burst.rd.end:0  %r = phi i4 [ %r_1, %6 ], [ 0, %burst.rd.header ]

]]></node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="527" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="379" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
burst.rd.end:1  %exitcond = icmp eq i4 %r, -8

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="528" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="380" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.end:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="529" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="381" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
burst.rd.end:3  %r_1 = add i4 %r, 1

]]></node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="530" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="382" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.end:4  br i1 %exitcond, label %burst.wr.header.preheader, label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="531" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="3" op_0_bw="4">
<![CDATA[
:0  %tmp_140 = trunc i4 %r to i3

]]></node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="532" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="10">
<![CDATA[
:1  %p_shl5 = call i13 @_ssdm_op_BitConcatenate.i13.i3.i10(i3 %tmp_140, i10 0)

]]></node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="533" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="14" op_0_bw="13">
<![CDATA[
:2  %p_shl5_cast = zext i13 %p_shl5 to i14

]]></node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="534" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
:3  %p_shl6 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %tmp_140, i6 0)

]]></node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="535" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="14" op_0_bw="9">
<![CDATA[
:4  %p_shl6_cast = zext i9 %p_shl6 to i14

]]></node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="536" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="389" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5  %tmp_59 = sub i14 %p_shl5_cast, %p_shl6_cast

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="537" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="14" op_0_bw="14" op_1_bw="3" op_2_bw="11">
<![CDATA[
:8  %p_shl7 = call i14 @_ssdm_op_BitConcatenate.i14.i3.i11(i3 %tmp_140, i11 0)

]]></node>
<StgValue><ssdm name="p_shl7"/></StgValue>
</operation>

<operation id="538" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="15" op_0_bw="14">
<![CDATA[
:9  %p_shl7_cast = zext i14 %p_shl7 to i15

]]></node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="539" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
:10  %p_shl8 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_140, i7 0)

]]></node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="540" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="15" op_0_bw="10">
<![CDATA[
:11  %p_shl8_cast = zext i10 %p_shl8 to i15

]]></node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="541" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:12  %tmp_61 = sub i15 %p_shl7_cast, %p_shl8_cast

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="542" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
burst.wr.header.preheader:0  %tmp_138 = add i34 %tmp_133, %tmp_1_cast

]]></node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="543" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="403" bw="64" op_0_bw="34">
<![CDATA[
burst.wr.header.preheader:1  %tmp_139 = sext i34 %tmp_138 to i64

]]></node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="544" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="404" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
burst.wr.header.preheader:2  %gmem_addr_1 = getelementptr i8* %gmem, i64 %tmp_139

]]></node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="545" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="390" bw="32" op_0_bw="14">
<![CDATA[
:6  %tmp_61_cast = sext i14 %tmp_59 to i32

]]></node>
<StgValue><ssdm name="tmp_61_cast"/></StgValue>
</operation>

<operation id="546" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="391" bw="64" op_0_bw="32">
<![CDATA[
:7  %tmp_60 = zext i32 %tmp_61_cast to i64

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="547" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="397" bw="32" op_0_bw="15">
<![CDATA[
:13  %tmp_63_cast = sext i15 %tmp_61 to i32

]]></node>
<StgValue><ssdm name="tmp_63_cast"/></StgValue>
</operation>

<operation id="548" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="398" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_62 = zext i32 %tmp_63_cast to i64

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="549" st_id="99" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="399" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="64" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="64" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="64" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="64" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="64" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="64">
<![CDATA[
:15  call fastcc void @backsub_process([960 x i8]* @frame_in_glob_0, [960 x i8]* @frame_in_glob_1, [960 x i8]* @frame_in_glob_2, [960 x i8]* @frame_in_glob_3, [960 x i8]* @frame_in_glob_4, [960 x i8]* @frame_in_glob_5, [960 x i8]* @frame_in_glob_6, [960 x i8]* @frame_in_glob_7, i64 %tmp_60, [960 x i8]* @frame_out_glob_0, [960 x i8]* @frame_out_glob_1, [960 x i8]* @frame_out_glob_2, [960 x i8]* @frame_out_glob_3, [960 x i8]* @frame_out_glob_4, [960 x i8]* @frame_out_glob_5, [960 x i8]* @frame_out_glob_6, [960 x i8]* @frame_out_glob_7, i64 %tmp_60, float %learningRate_assign, [1920 x float]* @bgmo_sortKey_0, [1920 x float]* @bgmo_sortKey_1, [1920 x float]* @bgmo_sortKey_2, [1920 x float]* @bgmo_sortKey_3, [1920 x float]* @bgmo_sortKey_4, [1920 x float]* @bgmo_sortKey_5, [1920 x float]* @bgmo_sortKey_6, [1920 x float]* @bgmo_sortKey_7, i64 %tmp_62, [1920 x float]* @bgmo_weight_0, [1920 x float]* @bgmo_weight_1, [1920 x float]* @bgmo_weight_2, [1920 x float]* @bgmo_weight_3, [1920 x float]* @bgmo_weight_4, [1920 x float]* @bgmo_weight_5, [1920 x float]* @bgmo_weight_6, [1920 x float]* @bgmo_weight_7, i64 %tmp_62, [1920 x float]* @bgmo_mean_0, [1920 x float]* @bgmo_mean_1, [1920 x float]* @bgmo_mean_2, [1920 x float]* @bgmo_mean_3, [1920 x float]* @bgmo_mean_4, [1920 x float]* @bgmo_mean_5, [1920 x float]* @bgmo_mean_6, [1920 x float]* @bgmo_mean_7, i64 %tmp_62, [1920 x float]* @bgmo_var_0, [1920 x float]* @bgmo_var_1, [1920 x float]* @bgmo_var_2, [1920 x float]* @bgmo_var_3, [1920 x float]* @bgmo_var_4, [1920 x float]* @bgmo_var_5, [1920 x float]* @bgmo_var_6, [1920 x float]* @bgmo_var_7, i64 %tmp_62)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="550" st_id="100" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="399" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="64" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="64" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="64" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="64" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="64" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="64">
<![CDATA[
:15  call fastcc void @backsub_process([960 x i8]* @frame_in_glob_0, [960 x i8]* @frame_in_glob_1, [960 x i8]* @frame_in_glob_2, [960 x i8]* @frame_in_glob_3, [960 x i8]* @frame_in_glob_4, [960 x i8]* @frame_in_glob_5, [960 x i8]* @frame_in_glob_6, [960 x i8]* @frame_in_glob_7, i64 %tmp_60, [960 x i8]* @frame_out_glob_0, [960 x i8]* @frame_out_glob_1, [960 x i8]* @frame_out_glob_2, [960 x i8]* @frame_out_glob_3, [960 x i8]* @frame_out_glob_4, [960 x i8]* @frame_out_glob_5, [960 x i8]* @frame_out_glob_6, [960 x i8]* @frame_out_glob_7, i64 %tmp_60, float %learningRate_assign, [1920 x float]* @bgmo_sortKey_0, [1920 x float]* @bgmo_sortKey_1, [1920 x float]* @bgmo_sortKey_2, [1920 x float]* @bgmo_sortKey_3, [1920 x float]* @bgmo_sortKey_4, [1920 x float]* @bgmo_sortKey_5, [1920 x float]* @bgmo_sortKey_6, [1920 x float]* @bgmo_sortKey_7, i64 %tmp_62, [1920 x float]* @bgmo_weight_0, [1920 x float]* @bgmo_weight_1, [1920 x float]* @bgmo_weight_2, [1920 x float]* @bgmo_weight_3, [1920 x float]* @bgmo_weight_4, [1920 x float]* @bgmo_weight_5, [1920 x float]* @bgmo_weight_6, [1920 x float]* @bgmo_weight_7, i64 %tmp_62, [1920 x float]* @bgmo_mean_0, [1920 x float]* @bgmo_mean_1, [1920 x float]* @bgmo_mean_2, [1920 x float]* @bgmo_mean_3, [1920 x float]* @bgmo_mean_4, [1920 x float]* @bgmo_mean_5, [1920 x float]* @bgmo_mean_6, [1920 x float]* @bgmo_mean_7, i64 %tmp_62, [1920 x float]* @bgmo_var_0, [1920 x float]* @bgmo_var_1, [1920 x float]* @bgmo_var_2, [1920 x float]* @bgmo_var_3, [1920 x float]* @bgmo_var_4, [1920 x float]* @bgmo_var_5, [1920 x float]* @bgmo_var_6, [1920 x float]* @bgmo_var_7, i64 %tmp_62)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="551" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="400" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %burst.rd.end

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="552" st_id="101" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="405" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.wr.header.preheader:3  %p_wr_req31 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %gmem_addr_1, i32 7680)

]]></node>
<StgValue><ssdm name="p_wr_req31"/></StgValue>
</operation>

<operation id="553" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="406" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.header.preheader:4  br label %burst.wr.header

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="554" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="408" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
burst.wr.header:0  %indvar1 = phi i13 [ %indvar_next1, %burst.wr.body ], [ 0, %burst.wr.header.preheader ]

]]></node>
<StgValue><ssdm name="indvar1"/></StgValue>
</operation>

<operation id="555" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="409" bw="27" op_0_bw="27" op_1_bw="0">
<![CDATA[
burst.wr.header:1  %phi_mul2 = phi i27 [ %next_mul2, %burst.wr.body ], [ 0, %burst.wr.header.preheader ]

]]></node>
<StgValue><ssdm name="phi_mul2"/></StgValue>
</operation>

<operation id="556" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="410" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.wr.header:2  %exitcond4 = icmp eq i13 %indvar1, -512

]]></node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="557" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="411" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.wr.header:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 7680, i64 7680, i64 7680)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="558" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="412" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.wr.header:4  %indvar_next1 = add i13 %indvar1, 1

]]></node>
<StgValue><ssdm name="indvar_next1"/></StgValue>
</operation>

<operation id="559" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="413" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header:5  br i1 %exitcond4, label %burst.wr.header53.preheader, label %burst.wr.body

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="560" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
burst.wr.body:3  %next_mul2 = add i27 %phi_mul2, 8739

]]></node>
<StgValue><ssdm name="next_mul2"/></StgValue>
</operation>

<operation id="561" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="419" bw="4" op_0_bw="4" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
burst.wr.body:4  %tmp_141 = call i4 @_ssdm_op_PartSelect.i4.i27.i32.i32(i27 %phi_mul2, i32 23, i32 26)

]]></node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="562" st_id="102" stage="17" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.wr.body:6  %newIndex = urem i13 %indvar1, 960

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="563" st_id="103" stage="16" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.wr.body:6  %newIndex = urem i13 %indvar1, 960

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="564" st_id="104" stage="15" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.wr.body:6  %newIndex = urem i13 %indvar1, 960

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="565" st_id="105" stage="14" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.wr.body:6  %newIndex = urem i13 %indvar1, 960

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="566" st_id="106" stage="13" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.wr.body:6  %newIndex = urem i13 %indvar1, 960

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="567" st_id="107" stage="12" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.wr.body:6  %newIndex = urem i13 %indvar1, 960

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="568" st_id="108" stage="11" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.wr.body:6  %newIndex = urem i13 %indvar1, 960

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="569" st_id="109" stage="10" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.wr.body:6  %newIndex = urem i13 %indvar1, 960

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="570" st_id="110" stage="9" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.wr.body:6  %newIndex = urem i13 %indvar1, 960

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="571" st_id="111" stage="8" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.wr.body:6  %newIndex = urem i13 %indvar1, 960

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="572" st_id="112" stage="7" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.wr.body:6  %newIndex = urem i13 %indvar1, 960

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="573" st_id="113" stage="6" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.wr.body:6  %newIndex = urem i13 %indvar1, 960

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="574" st_id="114" stage="5" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.wr.body:6  %newIndex = urem i13 %indvar1, 960

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="575" st_id="115" stage="4" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.wr.body:6  %newIndex = urem i13 %indvar1, 960

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="576" st_id="116" stage="3" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.wr.body:6  %newIndex = urem i13 %indvar1, 960

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="577" st_id="117" stage="2" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.wr.body:6  %newIndex = urem i13 %indvar1, 960

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="578" st_id="118" stage="1" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.wr.body:6  %newIndex = urem i13 %indvar1, 960

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="579" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="422" bw="64" op_0_bw="13">
<![CDATA[
burst.wr.body:7  %newIndex31 = zext i13 %newIndex to i64

]]></node>
<StgValue><ssdm name="newIndex31"/></StgValue>
</operation>

<operation id="580" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="423" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:8  %frame_out_glob_0_addr = getelementptr [960 x i8]* @frame_out_glob_0, i64 0, i64 %newIndex31

]]></node>
<StgValue><ssdm name="frame_out_glob_0_addr"/></StgValue>
</operation>

<operation id="581" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="8" op_0_bw="10">
<![CDATA[
burst.wr.body:9  %frame_out_glob_0_load = load i8* %frame_out_glob_0_addr, align 1

]]></node>
<StgValue><ssdm name="frame_out_glob_0_load"/></StgValue>
</operation>

<operation id="582" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="425" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:10  %frame_out_glob_1_addr = getelementptr [960 x i8]* @frame_out_glob_1, i64 0, i64 %newIndex31

]]></node>
<StgValue><ssdm name="frame_out_glob_1_addr"/></StgValue>
</operation>

<operation id="583" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="426" bw="8" op_0_bw="10">
<![CDATA[
burst.wr.body:11  %frame_out_glob_1_load = load i8* %frame_out_glob_1_addr, align 1

]]></node>
<StgValue><ssdm name="frame_out_glob_1_load"/></StgValue>
</operation>

<operation id="584" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:12  %frame_out_glob_2_addr = getelementptr [960 x i8]* @frame_out_glob_2, i64 0, i64 %newIndex31

]]></node>
<StgValue><ssdm name="frame_out_glob_2_addr"/></StgValue>
</operation>

<operation id="585" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="428" bw="8" op_0_bw="10">
<![CDATA[
burst.wr.body:13  %frame_out_glob_2_load = load i8* %frame_out_glob_2_addr, align 1

]]></node>
<StgValue><ssdm name="frame_out_glob_2_load"/></StgValue>
</operation>

<operation id="586" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="429" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:14  %frame_out_glob_3_addr = getelementptr [960 x i8]* @frame_out_glob_3, i64 0, i64 %newIndex31

]]></node>
<StgValue><ssdm name="frame_out_glob_3_addr"/></StgValue>
</operation>

<operation id="587" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="8" op_0_bw="10">
<![CDATA[
burst.wr.body:15  %frame_out_glob_3_load = load i8* %frame_out_glob_3_addr, align 1

]]></node>
<StgValue><ssdm name="frame_out_glob_3_load"/></StgValue>
</operation>

<operation id="588" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:16  %frame_out_glob_4_addr = getelementptr [960 x i8]* @frame_out_glob_4, i64 0, i64 %newIndex31

]]></node>
<StgValue><ssdm name="frame_out_glob_4_addr"/></StgValue>
</operation>

<operation id="589" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="432" bw="8" op_0_bw="10">
<![CDATA[
burst.wr.body:17  %frame_out_glob_4_load = load i8* %frame_out_glob_4_addr, align 1

]]></node>
<StgValue><ssdm name="frame_out_glob_4_load"/></StgValue>
</operation>

<operation id="590" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="433" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:18  %frame_out_glob_5_addr = getelementptr [960 x i8]* @frame_out_glob_5, i64 0, i64 %newIndex31

]]></node>
<StgValue><ssdm name="frame_out_glob_5_addr"/></StgValue>
</operation>

<operation id="591" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="434" bw="8" op_0_bw="10">
<![CDATA[
burst.wr.body:19  %frame_out_glob_5_load = load i8* %frame_out_glob_5_addr, align 1

]]></node>
<StgValue><ssdm name="frame_out_glob_5_load"/></StgValue>
</operation>

<operation id="592" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="435" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:20  %frame_out_glob_6_addr = getelementptr [960 x i8]* @frame_out_glob_6, i64 0, i64 %newIndex31

]]></node>
<StgValue><ssdm name="frame_out_glob_6_addr"/></StgValue>
</operation>

<operation id="593" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="436" bw="8" op_0_bw="10">
<![CDATA[
burst.wr.body:21  %frame_out_glob_6_load = load i8* %frame_out_glob_6_addr, align 1

]]></node>
<StgValue><ssdm name="frame_out_glob_6_load"/></StgValue>
</operation>

<operation id="594" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="437" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:22  %frame_out_glob_7_addr = getelementptr [960 x i8]* @frame_out_glob_7, i64 0, i64 %newIndex31

]]></node>
<StgValue><ssdm name="frame_out_glob_7_addr"/></StgValue>
</operation>

<operation id="595" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="438" bw="8" op_0_bw="10">
<![CDATA[
burst.wr.body:23  %frame_out_glob_7_load = load i8* %frame_out_glob_7_addr, align 1

]]></node>
<StgValue><ssdm name="frame_out_glob_7_load"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="596" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="420" bw="32" op_0_bw="4">
<![CDATA[
burst.wr.body:5  %arrayNo_cast = zext i4 %tmp_141 to i32

]]></node>
<StgValue><ssdm name="arrayNo_cast"/></StgValue>
</operation>

<operation id="597" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="8" op_0_bw="10">
<![CDATA[
burst.wr.body:9  %frame_out_glob_0_load = load i8* %frame_out_glob_0_addr, align 1

]]></node>
<StgValue><ssdm name="frame_out_glob_0_load"/></StgValue>
</operation>

<operation id="598" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="426" bw="8" op_0_bw="10">
<![CDATA[
burst.wr.body:11  %frame_out_glob_1_load = load i8* %frame_out_glob_1_addr, align 1

]]></node>
<StgValue><ssdm name="frame_out_glob_1_load"/></StgValue>
</operation>

<operation id="599" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="428" bw="8" op_0_bw="10">
<![CDATA[
burst.wr.body:13  %frame_out_glob_2_load = load i8* %frame_out_glob_2_addr, align 1

]]></node>
<StgValue><ssdm name="frame_out_glob_2_load"/></StgValue>
</operation>

<operation id="600" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="8" op_0_bw="10">
<![CDATA[
burst.wr.body:15  %frame_out_glob_3_load = load i8* %frame_out_glob_3_addr, align 1

]]></node>
<StgValue><ssdm name="frame_out_glob_3_load"/></StgValue>
</operation>

<operation id="601" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="432" bw="8" op_0_bw="10">
<![CDATA[
burst.wr.body:17  %frame_out_glob_4_load = load i8* %frame_out_glob_4_addr, align 1

]]></node>
<StgValue><ssdm name="frame_out_glob_4_load"/></StgValue>
</operation>

<operation id="602" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="434" bw="8" op_0_bw="10">
<![CDATA[
burst.wr.body:19  %frame_out_glob_5_load = load i8* %frame_out_glob_5_addr, align 1

]]></node>
<StgValue><ssdm name="frame_out_glob_5_load"/></StgValue>
</operation>

<operation id="603" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="436" bw="8" op_0_bw="10">
<![CDATA[
burst.wr.body:21  %frame_out_glob_6_load = load i8* %frame_out_glob_6_addr, align 1

]]></node>
<StgValue><ssdm name="frame_out_glob_6_load"/></StgValue>
</operation>

<operation id="604" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="438" bw="8" op_0_bw="10">
<![CDATA[
burst.wr.body:23  %frame_out_glob_7_load = load i8* %frame_out_glob_7_addr, align 1

]]></node>
<StgValue><ssdm name="frame_out_glob_7_load"/></StgValue>
</operation>

<operation id="605" st_id="119" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="439" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="32">
<![CDATA[
burst.wr.body:24  %tmp_102 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i32(i8 %frame_out_glob_0_load, i8 %frame_out_glob_1_load, i8 %frame_out_glob_2_load, i8 %frame_out_glob_3_load, i8 %frame_out_glob_4_load, i8 %frame_out_glob_5_load, i8 %frame_out_glob_6_load, i8 %frame_out_glob_7_load, i32 %arrayNo_cast)

]]></node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="606" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="415" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.wr.body:0  %burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind

]]></node>
<StgValue><ssdm name="burstwrite_rbegin"/></StgValue>
</operation>

<operation id="607" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="416" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
burst.wr.body:1  %empty_20 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="608" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="417" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.wr.body:2  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopName([34 x i8]* @memcpy_OC_frame_o_OC_frame_out) nounwind

]]></node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="609" st_id="120" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="440" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
burst.wr.body:25  call void @_ssdm_op_Write.m_axi.i8P(i8* %gmem_addr_1, i8 %tmp_102, i1 true)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="610" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="441" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.wr.body:26  %burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin) nounwind

]]></node>
<StgValue><ssdm name="burstwrite_rend"/></StgValue>
</operation>

<operation id="611" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.body:27  br label %burst.wr.header

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="612" st_id="121" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="444" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.header53.preheader:0  %p_wr_resp32 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_addr_1)

]]></node>
<StgValue><ssdm name="p_wr_resp32"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="613" st_id="122" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="444" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.header53.preheader:0  %p_wr_resp32 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_addr_1)

]]></node>
<StgValue><ssdm name="p_wr_resp32"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="614" st_id="123" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="444" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.header53.preheader:0  %p_wr_resp32 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_addr_1)

]]></node>
<StgValue><ssdm name="p_wr_resp32"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="615" st_id="124" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="444" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.header53.preheader:0  %p_wr_resp32 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_addr_1)

]]></node>
<StgValue><ssdm name="p_wr_resp32"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="616" st_id="125" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="444" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.header53.preheader:0  %p_wr_resp32 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_addr_1)

]]></node>
<StgValue><ssdm name="p_wr_resp32"/></StgValue>
</operation>

<operation id="617" st_id="125" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="445" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.wr.header53.preheader:1  %p_wr_req33 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %bgmodel_weight_addr, i32 15360)

]]></node>
<StgValue><ssdm name="p_wr_req33"/></StgValue>
</operation>

<operation id="618" st_id="125" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="446" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.wr.header53.preheader:2  %p_wr_req35 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %bgmodel_sortKey_addr, i32 15360)

]]></node>
<StgValue><ssdm name="p_wr_req35"/></StgValue>
</operation>

<operation id="619" st_id="125" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="447" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.wr.header53.preheader:3  %p_wr_req37 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %bgmodel_mean_addr, i32 15360)

]]></node>
<StgValue><ssdm name="p_wr_req37"/></StgValue>
</operation>

<operation id="620" st_id="125" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="448" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.wr.header53.preheader:4  %p_wr_req39 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %bgmodel_var_addr, i32 15360)

]]></node>
<StgValue><ssdm name="p_wr_req39"/></StgValue>
</operation>

<operation id="621" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="449" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.header53.preheader:5  br label %burst.wr.header53

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="622" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="451" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
burst.wr.header53:0  %indvar3 = phi i14 [ %indvar_next3, %burst.wr.body54 ], [ 0, %burst.wr.header53.preheader ]

]]></node>
<StgValue><ssdm name="indvar3"/></StgValue>
</operation>

<operation id="623" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="29" op_0_bw="29" op_1_bw="0">
<![CDATA[
burst.wr.header53:1  %phi_mul3 = phi i29 [ %next_mul3, %burst.wr.body54 ], [ 0, %burst.wr.header53.preheader ]

]]></node>
<StgValue><ssdm name="phi_mul3"/></StgValue>
</operation>

<operation id="624" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="453" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.wr.header53:2  %exitcond7 = icmp eq i14 %indvar3, -1024

]]></node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="625" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="454" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.wr.header53:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 15360, i64 15360, i64 15360)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="626" st_id="126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="455" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.wr.header53:4  %indvar_next3 = add i14 %indvar3, 1

]]></node>
<StgValue><ssdm name="indvar_next3"/></StgValue>
</operation>

<operation id="627" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="456" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header53:5  br i1 %exitcond7, label %burst.wr.end52, label %burst.wr.body54

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="628" st_id="126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="461" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
burst.wr.body54:3  %next_mul3 = add i29 %phi_mul3, 17477

]]></node>
<StgValue><ssdm name="next_mul3"/></StgValue>
</operation>

<operation id="629" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="462" bw="4" op_0_bw="4" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
burst.wr.body54:4  %tmp_142 = call i4 @_ssdm_op_PartSelect.i4.i29.i32.i32(i29 %phi_mul3, i32 25, i32 28)

]]></node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="630" st_id="126" stage="18" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.wr.body54:6  %newIndex32 = urem i14 %indvar3, 1920

]]></node>
<StgValue><ssdm name="newIndex32"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="631" st_id="127" stage="17" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.wr.body54:6  %newIndex32 = urem i14 %indvar3, 1920

]]></node>
<StgValue><ssdm name="newIndex32"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="632" st_id="128" stage="16" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.wr.body54:6  %newIndex32 = urem i14 %indvar3, 1920

]]></node>
<StgValue><ssdm name="newIndex32"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="633" st_id="129" stage="15" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.wr.body54:6  %newIndex32 = urem i14 %indvar3, 1920

]]></node>
<StgValue><ssdm name="newIndex32"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="634" st_id="130" stage="14" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.wr.body54:6  %newIndex32 = urem i14 %indvar3, 1920

]]></node>
<StgValue><ssdm name="newIndex32"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="635" st_id="131" stage="13" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.wr.body54:6  %newIndex32 = urem i14 %indvar3, 1920

]]></node>
<StgValue><ssdm name="newIndex32"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="636" st_id="132" stage="12" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.wr.body54:6  %newIndex32 = urem i14 %indvar3, 1920

]]></node>
<StgValue><ssdm name="newIndex32"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="637" st_id="133" stage="11" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.wr.body54:6  %newIndex32 = urem i14 %indvar3, 1920

]]></node>
<StgValue><ssdm name="newIndex32"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="638" st_id="134" stage="10" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.wr.body54:6  %newIndex32 = urem i14 %indvar3, 1920

]]></node>
<StgValue><ssdm name="newIndex32"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="639" st_id="135" stage="9" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.wr.body54:6  %newIndex32 = urem i14 %indvar3, 1920

]]></node>
<StgValue><ssdm name="newIndex32"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="640" st_id="136" stage="8" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.wr.body54:6  %newIndex32 = urem i14 %indvar3, 1920

]]></node>
<StgValue><ssdm name="newIndex32"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="641" st_id="137" stage="7" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.wr.body54:6  %newIndex32 = urem i14 %indvar3, 1920

]]></node>
<StgValue><ssdm name="newIndex32"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="642" st_id="138" stage="6" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.wr.body54:6  %newIndex32 = urem i14 %indvar3, 1920

]]></node>
<StgValue><ssdm name="newIndex32"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="643" st_id="139" stage="5" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.wr.body54:6  %newIndex32 = urem i14 %indvar3, 1920

]]></node>
<StgValue><ssdm name="newIndex32"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="644" st_id="140" stage="4" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.wr.body54:6  %newIndex32 = urem i14 %indvar3, 1920

]]></node>
<StgValue><ssdm name="newIndex32"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="645" st_id="141" stage="3" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.wr.body54:6  %newIndex32 = urem i14 %indvar3, 1920

]]></node>
<StgValue><ssdm name="newIndex32"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="646" st_id="142" stage="2" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.wr.body54:6  %newIndex32 = urem i14 %indvar3, 1920

]]></node>
<StgValue><ssdm name="newIndex32"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="647" st_id="143" stage="1" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.wr.body54:6  %newIndex32 = urem i14 %indvar3, 1920

]]></node>
<StgValue><ssdm name="newIndex32"/></StgValue>
</operation>

<operation id="648" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="465" bw="64" op_0_bw="14">
<![CDATA[
burst.wr.body54:7  %newIndex33 = zext i14 %newIndex32 to i64

]]></node>
<StgValue><ssdm name="newIndex33"/></StgValue>
</operation>

<operation id="649" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="466" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body54:8  %bgmo_sortKey_0_addr_1 = getelementptr [1920 x float]* @bgmo_sortKey_0, i64 0, i64 %newIndex33

]]></node>
<StgValue><ssdm name="bgmo_sortKey_0_addr_1"/></StgValue>
</operation>

<operation id="650" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="467" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:9  %bgmo_sortKey_0_load = load float* %bgmo_sortKey_0_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_sortKey_0_load"/></StgValue>
</operation>

<operation id="651" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="468" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body54:10  %bgmo_sortKey_1_addr_1 = getelementptr [1920 x float]* @bgmo_sortKey_1, i64 0, i64 %newIndex33

]]></node>
<StgValue><ssdm name="bgmo_sortKey_1_addr_1"/></StgValue>
</operation>

<operation id="652" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="469" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:11  %bgmo_sortKey_1_load = load float* %bgmo_sortKey_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_sortKey_1_load"/></StgValue>
</operation>

<operation id="653" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="470" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body54:12  %bgmo_sortKey_2_addr_1 = getelementptr [1920 x float]* @bgmo_sortKey_2, i64 0, i64 %newIndex33

]]></node>
<StgValue><ssdm name="bgmo_sortKey_2_addr_1"/></StgValue>
</operation>

<operation id="654" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="471" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:13  %bgmo_sortKey_2_load = load float* %bgmo_sortKey_2_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_sortKey_2_load"/></StgValue>
</operation>

<operation id="655" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="472" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body54:14  %bgmo_sortKey_3_addr_1 = getelementptr [1920 x float]* @bgmo_sortKey_3, i64 0, i64 %newIndex33

]]></node>
<StgValue><ssdm name="bgmo_sortKey_3_addr_1"/></StgValue>
</operation>

<operation id="656" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="473" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:15  %bgmo_sortKey_3_load = load float* %bgmo_sortKey_3_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_sortKey_3_load"/></StgValue>
</operation>

<operation id="657" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="474" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body54:16  %bgmo_sortKey_4_addr_1 = getelementptr [1920 x float]* @bgmo_sortKey_4, i64 0, i64 %newIndex33

]]></node>
<StgValue><ssdm name="bgmo_sortKey_4_addr_1"/></StgValue>
</operation>

<operation id="658" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="475" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:17  %bgmo_sortKey_4_load = load float* %bgmo_sortKey_4_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_sortKey_4_load"/></StgValue>
</operation>

<operation id="659" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="476" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body54:18  %bgmo_sortKey_5_addr_1 = getelementptr [1920 x float]* @bgmo_sortKey_5, i64 0, i64 %newIndex33

]]></node>
<StgValue><ssdm name="bgmo_sortKey_5_addr_1"/></StgValue>
</operation>

<operation id="660" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="477" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:19  %bgmo_sortKey_5_load = load float* %bgmo_sortKey_5_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_sortKey_5_load"/></StgValue>
</operation>

<operation id="661" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="478" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body54:20  %bgmo_sortKey_6_addr_1 = getelementptr [1920 x float]* @bgmo_sortKey_6, i64 0, i64 %newIndex33

]]></node>
<StgValue><ssdm name="bgmo_sortKey_6_addr_1"/></StgValue>
</operation>

<operation id="662" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="479" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:21  %bgmo_sortKey_6_load = load float* %bgmo_sortKey_6_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_sortKey_6_load"/></StgValue>
</operation>

<operation id="663" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="480" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body54:22  %bgmo_sortKey_7_addr_1 = getelementptr [1920 x float]* @bgmo_sortKey_7, i64 0, i64 %newIndex33

]]></node>
<StgValue><ssdm name="bgmo_sortKey_7_addr_1"/></StgValue>
</operation>

<operation id="664" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:23  %bgmo_sortKey_7_load = load float* %bgmo_sortKey_7_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_sortKey_7_load"/></StgValue>
</operation>

<operation id="665" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="484" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body54:26  %bgmo_weight_0_addr_1 = getelementptr [1920 x float]* @bgmo_weight_0, i64 0, i64 %newIndex33

]]></node>
<StgValue><ssdm name="bgmo_weight_0_addr_1"/></StgValue>
</operation>

<operation id="666" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="485" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:27  %bgmo_weight_0_load = load float* %bgmo_weight_0_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_weight_0_load"/></StgValue>
</operation>

<operation id="667" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="486" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body54:28  %bgmo_weight_1_addr_1 = getelementptr [1920 x float]* @bgmo_weight_1, i64 0, i64 %newIndex33

]]></node>
<StgValue><ssdm name="bgmo_weight_1_addr_1"/></StgValue>
</operation>

<operation id="668" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="487" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:29  %bgmo_weight_1_load = load float* %bgmo_weight_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_weight_1_load"/></StgValue>
</operation>

<operation id="669" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="488" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body54:30  %bgmo_weight_2_addr_1 = getelementptr [1920 x float]* @bgmo_weight_2, i64 0, i64 %newIndex33

]]></node>
<StgValue><ssdm name="bgmo_weight_2_addr_1"/></StgValue>
</operation>

<operation id="670" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="489" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:31  %bgmo_weight_2_load = load float* %bgmo_weight_2_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_weight_2_load"/></StgValue>
</operation>

<operation id="671" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body54:32  %bgmo_weight_3_addr_1 = getelementptr [1920 x float]* @bgmo_weight_3, i64 0, i64 %newIndex33

]]></node>
<StgValue><ssdm name="bgmo_weight_3_addr_1"/></StgValue>
</operation>

<operation id="672" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="491" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:33  %bgmo_weight_3_load = load float* %bgmo_weight_3_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_weight_3_load"/></StgValue>
</operation>

<operation id="673" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="492" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body54:34  %bgmo_weight_4_addr_1 = getelementptr [1920 x float]* @bgmo_weight_4, i64 0, i64 %newIndex33

]]></node>
<StgValue><ssdm name="bgmo_weight_4_addr_1"/></StgValue>
</operation>

<operation id="674" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="493" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:35  %bgmo_weight_4_load = load float* %bgmo_weight_4_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_weight_4_load"/></StgValue>
</operation>

<operation id="675" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="494" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body54:36  %bgmo_weight_5_addr_1 = getelementptr [1920 x float]* @bgmo_weight_5, i64 0, i64 %newIndex33

]]></node>
<StgValue><ssdm name="bgmo_weight_5_addr_1"/></StgValue>
</operation>

<operation id="676" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="495" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:37  %bgmo_weight_5_load = load float* %bgmo_weight_5_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_weight_5_load"/></StgValue>
</operation>

<operation id="677" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="496" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body54:38  %bgmo_weight_6_addr_1 = getelementptr [1920 x float]* @bgmo_weight_6, i64 0, i64 %newIndex33

]]></node>
<StgValue><ssdm name="bgmo_weight_6_addr_1"/></StgValue>
</operation>

<operation id="678" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="497" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:39  %bgmo_weight_6_load = load float* %bgmo_weight_6_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_weight_6_load"/></StgValue>
</operation>

<operation id="679" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="498" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body54:40  %bgmo_weight_7_addr_1 = getelementptr [1920 x float]* @bgmo_weight_7, i64 0, i64 %newIndex33

]]></node>
<StgValue><ssdm name="bgmo_weight_7_addr_1"/></StgValue>
</operation>

<operation id="680" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="499" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:41  %bgmo_weight_7_load = load float* %bgmo_weight_7_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_weight_7_load"/></StgValue>
</operation>

<operation id="681" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body54:44  %bgmo_mean_0_addr_1 = getelementptr [1920 x float]* @bgmo_mean_0, i64 0, i64 %newIndex33

]]></node>
<StgValue><ssdm name="bgmo_mean_0_addr_1"/></StgValue>
</operation>

<operation id="682" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="503" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:45  %bgmo_mean_0_load = load float* %bgmo_mean_0_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_mean_0_load"/></StgValue>
</operation>

<operation id="683" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="504" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body54:46  %bgmo_mean_1_addr_1 = getelementptr [1920 x float]* @bgmo_mean_1, i64 0, i64 %newIndex33

]]></node>
<StgValue><ssdm name="bgmo_mean_1_addr_1"/></StgValue>
</operation>

<operation id="684" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="505" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:47  %bgmo_mean_1_load = load float* %bgmo_mean_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_mean_1_load"/></StgValue>
</operation>

<operation id="685" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="506" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body54:48  %bgmo_mean_2_addr_1 = getelementptr [1920 x float]* @bgmo_mean_2, i64 0, i64 %newIndex33

]]></node>
<StgValue><ssdm name="bgmo_mean_2_addr_1"/></StgValue>
</operation>

<operation id="686" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="507" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:49  %bgmo_mean_2_load = load float* %bgmo_mean_2_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_mean_2_load"/></StgValue>
</operation>

<operation id="687" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="508" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body54:50  %bgmo_mean_3_addr_1 = getelementptr [1920 x float]* @bgmo_mean_3, i64 0, i64 %newIndex33

]]></node>
<StgValue><ssdm name="bgmo_mean_3_addr_1"/></StgValue>
</operation>

<operation id="688" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="509" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:51  %bgmo_mean_3_load = load float* %bgmo_mean_3_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_mean_3_load"/></StgValue>
</operation>

<operation id="689" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="510" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body54:52  %bgmo_mean_4_addr_1 = getelementptr [1920 x float]* @bgmo_mean_4, i64 0, i64 %newIndex33

]]></node>
<StgValue><ssdm name="bgmo_mean_4_addr_1"/></StgValue>
</operation>

<operation id="690" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="511" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:53  %bgmo_mean_4_load = load float* %bgmo_mean_4_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_mean_4_load"/></StgValue>
</operation>

<operation id="691" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="512" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body54:54  %bgmo_mean_5_addr_1 = getelementptr [1920 x float]* @bgmo_mean_5, i64 0, i64 %newIndex33

]]></node>
<StgValue><ssdm name="bgmo_mean_5_addr_1"/></StgValue>
</operation>

<operation id="692" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="513" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:55  %bgmo_mean_5_load = load float* %bgmo_mean_5_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_mean_5_load"/></StgValue>
</operation>

<operation id="693" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="514" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body54:56  %bgmo_mean_6_addr_1 = getelementptr [1920 x float]* @bgmo_mean_6, i64 0, i64 %newIndex33

]]></node>
<StgValue><ssdm name="bgmo_mean_6_addr_1"/></StgValue>
</operation>

<operation id="694" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="515" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:57  %bgmo_mean_6_load = load float* %bgmo_mean_6_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_mean_6_load"/></StgValue>
</operation>

<operation id="695" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="516" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body54:58  %bgmo_mean_7_addr_1 = getelementptr [1920 x float]* @bgmo_mean_7, i64 0, i64 %newIndex33

]]></node>
<StgValue><ssdm name="bgmo_mean_7_addr_1"/></StgValue>
</operation>

<operation id="696" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="517" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:59  %bgmo_mean_7_load = load float* %bgmo_mean_7_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_mean_7_load"/></StgValue>
</operation>

<operation id="697" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="520" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body54:62  %bgmo_var_0_addr_1 = getelementptr [1920 x float]* @bgmo_var_0, i64 0, i64 %newIndex33

]]></node>
<StgValue><ssdm name="bgmo_var_0_addr_1"/></StgValue>
</operation>

<operation id="698" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="521" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:63  %bgmo_var_0_load = load float* %bgmo_var_0_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_var_0_load"/></StgValue>
</operation>

<operation id="699" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="522" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body54:64  %bgmo_var_1_addr_1 = getelementptr [1920 x float]* @bgmo_var_1, i64 0, i64 %newIndex33

]]></node>
<StgValue><ssdm name="bgmo_var_1_addr_1"/></StgValue>
</operation>

<operation id="700" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="523" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:65  %bgmo_var_1_load = load float* %bgmo_var_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_var_1_load"/></StgValue>
</operation>

<operation id="701" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="524" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body54:66  %bgmo_var_2_addr_1 = getelementptr [1920 x float]* @bgmo_var_2, i64 0, i64 %newIndex33

]]></node>
<StgValue><ssdm name="bgmo_var_2_addr_1"/></StgValue>
</operation>

<operation id="702" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="525" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:67  %bgmo_var_2_load = load float* %bgmo_var_2_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_var_2_load"/></StgValue>
</operation>

<operation id="703" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="526" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body54:68  %bgmo_var_3_addr_1 = getelementptr [1920 x float]* @bgmo_var_3, i64 0, i64 %newIndex33

]]></node>
<StgValue><ssdm name="bgmo_var_3_addr_1"/></StgValue>
</operation>

<operation id="704" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="527" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:69  %bgmo_var_3_load = load float* %bgmo_var_3_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_var_3_load"/></StgValue>
</operation>

<operation id="705" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="528" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body54:70  %bgmo_var_4_addr_1 = getelementptr [1920 x float]* @bgmo_var_4, i64 0, i64 %newIndex33

]]></node>
<StgValue><ssdm name="bgmo_var_4_addr_1"/></StgValue>
</operation>

<operation id="706" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="529" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:71  %bgmo_var_4_load = load float* %bgmo_var_4_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_var_4_load"/></StgValue>
</operation>

<operation id="707" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="530" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body54:72  %bgmo_var_5_addr_1 = getelementptr [1920 x float]* @bgmo_var_5, i64 0, i64 %newIndex33

]]></node>
<StgValue><ssdm name="bgmo_var_5_addr_1"/></StgValue>
</operation>

<operation id="708" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="531" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:73  %bgmo_var_5_load = load float* %bgmo_var_5_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_var_5_load"/></StgValue>
</operation>

<operation id="709" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="532" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body54:74  %bgmo_var_6_addr_1 = getelementptr [1920 x float]* @bgmo_var_6, i64 0, i64 %newIndex33

]]></node>
<StgValue><ssdm name="bgmo_var_6_addr_1"/></StgValue>
</operation>

<operation id="710" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="533" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:75  %bgmo_var_6_load = load float* %bgmo_var_6_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_var_6_load"/></StgValue>
</operation>

<operation id="711" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="534" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body54:76  %bgmo_var_7_addr_1 = getelementptr [1920 x float]* @bgmo_var_7, i64 0, i64 %newIndex33

]]></node>
<StgValue><ssdm name="bgmo_var_7_addr_1"/></StgValue>
</operation>

<operation id="712" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="535" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:77  %bgmo_var_7_load = load float* %bgmo_var_7_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_var_7_load"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="713" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="463" bw="32" op_0_bw="4">
<![CDATA[
burst.wr.body54:5  %arrayNo29_cast = zext i4 %tmp_142 to i32

]]></node>
<StgValue><ssdm name="arrayNo29_cast"/></StgValue>
</operation>

<operation id="714" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="467" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:9  %bgmo_sortKey_0_load = load float* %bgmo_sortKey_0_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_sortKey_0_load"/></StgValue>
</operation>

<operation id="715" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="469" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:11  %bgmo_sortKey_1_load = load float* %bgmo_sortKey_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_sortKey_1_load"/></StgValue>
</operation>

<operation id="716" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="471" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:13  %bgmo_sortKey_2_load = load float* %bgmo_sortKey_2_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_sortKey_2_load"/></StgValue>
</operation>

<operation id="717" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="473" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:15  %bgmo_sortKey_3_load = load float* %bgmo_sortKey_3_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_sortKey_3_load"/></StgValue>
</operation>

<operation id="718" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="475" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:17  %bgmo_sortKey_4_load = load float* %bgmo_sortKey_4_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_sortKey_4_load"/></StgValue>
</operation>

<operation id="719" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="477" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:19  %bgmo_sortKey_5_load = load float* %bgmo_sortKey_5_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_sortKey_5_load"/></StgValue>
</operation>

<operation id="720" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="479" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:21  %bgmo_sortKey_6_load = load float* %bgmo_sortKey_6_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_sortKey_6_load"/></StgValue>
</operation>

<operation id="721" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:23  %bgmo_sortKey_7_load = load float* %bgmo_sortKey_7_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_sortKey_7_load"/></StgValue>
</operation>

<operation id="722" st_id="144" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
burst.wr.body54:24  %tmp_103 = call float @_ssdm_op_Mux.ap_auto.8float.i32(float %bgmo_sortKey_0_load, float %bgmo_sortKey_1_load, float %bgmo_sortKey_2_load, float %bgmo_sortKey_3_load, float %bgmo_sortKey_4_load, float %bgmo_sortKey_5_load, float %bgmo_sortKey_6_load, float %bgmo_sortKey_7_load, i32 %arrayNo29_cast)

]]></node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="723" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="485" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:27  %bgmo_weight_0_load = load float* %bgmo_weight_0_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_weight_0_load"/></StgValue>
</operation>

<operation id="724" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="487" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:29  %bgmo_weight_1_load = load float* %bgmo_weight_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_weight_1_load"/></StgValue>
</operation>

<operation id="725" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="489" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:31  %bgmo_weight_2_load = load float* %bgmo_weight_2_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_weight_2_load"/></StgValue>
</operation>

<operation id="726" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="491" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:33  %bgmo_weight_3_load = load float* %bgmo_weight_3_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_weight_3_load"/></StgValue>
</operation>

<operation id="727" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="493" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:35  %bgmo_weight_4_load = load float* %bgmo_weight_4_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_weight_4_load"/></StgValue>
</operation>

<operation id="728" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="495" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:37  %bgmo_weight_5_load = load float* %bgmo_weight_5_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_weight_5_load"/></StgValue>
</operation>

<operation id="729" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="497" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:39  %bgmo_weight_6_load = load float* %bgmo_weight_6_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_weight_6_load"/></StgValue>
</operation>

<operation id="730" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="499" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:41  %bgmo_weight_7_load = load float* %bgmo_weight_7_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_weight_7_load"/></StgValue>
</operation>

<operation id="731" st_id="144" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="500" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
burst.wr.body54:42  %tmp_104 = call float @_ssdm_op_Mux.ap_auto.8float.i32(float %bgmo_weight_0_load, float %bgmo_weight_1_load, float %bgmo_weight_2_load, float %bgmo_weight_3_load, float %bgmo_weight_4_load, float %bgmo_weight_5_load, float %bgmo_weight_6_load, float %bgmo_weight_7_load, i32 %arrayNo29_cast)

]]></node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="732" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="503" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:45  %bgmo_mean_0_load = load float* %bgmo_mean_0_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_mean_0_load"/></StgValue>
</operation>

<operation id="733" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="505" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:47  %bgmo_mean_1_load = load float* %bgmo_mean_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_mean_1_load"/></StgValue>
</operation>

<operation id="734" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="507" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:49  %bgmo_mean_2_load = load float* %bgmo_mean_2_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_mean_2_load"/></StgValue>
</operation>

<operation id="735" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="509" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:51  %bgmo_mean_3_load = load float* %bgmo_mean_3_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_mean_3_load"/></StgValue>
</operation>

<operation id="736" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="511" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:53  %bgmo_mean_4_load = load float* %bgmo_mean_4_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_mean_4_load"/></StgValue>
</operation>

<operation id="737" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="513" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:55  %bgmo_mean_5_load = load float* %bgmo_mean_5_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_mean_5_load"/></StgValue>
</operation>

<operation id="738" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="515" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:57  %bgmo_mean_6_load = load float* %bgmo_mean_6_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_mean_6_load"/></StgValue>
</operation>

<operation id="739" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="517" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:59  %bgmo_mean_7_load = load float* %bgmo_mean_7_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_mean_7_load"/></StgValue>
</operation>

<operation id="740" st_id="144" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="518" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
burst.wr.body54:60  %tmp_105 = call float @_ssdm_op_Mux.ap_auto.8float.i32(float %bgmo_mean_0_load, float %bgmo_mean_1_load, float %bgmo_mean_2_load, float %bgmo_mean_3_load, float %bgmo_mean_4_load, float %bgmo_mean_5_load, float %bgmo_mean_6_load, float %bgmo_mean_7_load, i32 %arrayNo29_cast)

]]></node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="741" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="521" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:63  %bgmo_var_0_load = load float* %bgmo_var_0_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_var_0_load"/></StgValue>
</operation>

<operation id="742" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="523" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:65  %bgmo_var_1_load = load float* %bgmo_var_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_var_1_load"/></StgValue>
</operation>

<operation id="743" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="525" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:67  %bgmo_var_2_load = load float* %bgmo_var_2_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_var_2_load"/></StgValue>
</operation>

<operation id="744" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="527" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:69  %bgmo_var_3_load = load float* %bgmo_var_3_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_var_3_load"/></StgValue>
</operation>

<operation id="745" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="529" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:71  %bgmo_var_4_load = load float* %bgmo_var_4_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_var_4_load"/></StgValue>
</operation>

<operation id="746" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="531" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:73  %bgmo_var_5_load = load float* %bgmo_var_5_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_var_5_load"/></StgValue>
</operation>

<operation id="747" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="533" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:75  %bgmo_var_6_load = load float* %bgmo_var_6_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_var_6_load"/></StgValue>
</operation>

<operation id="748" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="535" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body54:77  %bgmo_var_7_load = load float* %bgmo_var_7_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmo_var_7_load"/></StgValue>
</operation>

<operation id="749" st_id="144" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="536" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
burst.wr.body54:78  %tmp_106 = call float @_ssdm_op_Mux.ap_auto.8float.i32(float %bgmo_var_0_load, float %bgmo_var_1_load, float %bgmo_var_2_load, float %bgmo_var_3_load, float %bgmo_var_4_load, float %bgmo_var_5_load, float %bgmo_var_6_load, float %bgmo_var_7_load, i32 %arrayNo29_cast)

]]></node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="750" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="458" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.wr.body54:0  %burstwrite_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str)

]]></node>
<StgValue><ssdm name="burstwrite_rbegin1"/></StgValue>
</operation>

<operation id="751" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
burst.wr.body54:1  %empty_22 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="752" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="460" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.wr.body54:2  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memcpy_OC_bgmodel_OC_var_OC_s)

]]></node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="753" st_id="145" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="483" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
burst.wr.body54:25  call void @_ssdm_op_Write.m_axi.floatP(float* %bgmodel_sortKey_addr, float %tmp_103, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="754" st_id="145" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="501" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
burst.wr.body54:43  call void @_ssdm_op_Write.m_axi.floatP(float* %bgmodel_weight_addr, float %tmp_104, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="755" st_id="145" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="519" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
burst.wr.body54:61  call void @_ssdm_op_Write.m_axi.floatP(float* %bgmodel_mean_addr, float %tmp_105, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="756" st_id="145" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="537" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
burst.wr.body54:79  call void @_ssdm_op_Write.m_axi.floatP(float* %bgmodel_var_addr, float %tmp_106, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="757" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="538" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.wr.body54:80  %burstwrite_rend87 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin1)

]]></node>
<StgValue><ssdm name="burstwrite_rend87"/></StgValue>
</operation>

<operation id="758" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="539" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.body54:81  br label %burst.wr.header53

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="759" st_id="146" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="541" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.end52:0  %p_wr_resp40 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_var_addr)

]]></node>
<StgValue><ssdm name="p_wr_resp40"/></StgValue>
</operation>

<operation id="760" st_id="146" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="542" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.end52:1  %p_wr_resp38 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_mean_addr)

]]></node>
<StgValue><ssdm name="p_wr_resp38"/></StgValue>
</operation>

<operation id="761" st_id="146" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="543" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.end52:2  %p_wr_resp36 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_sortKey_addr)

]]></node>
<StgValue><ssdm name="p_wr_resp36"/></StgValue>
</operation>

<operation id="762" st_id="146" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="544" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.end52:3  %p_wr_resp34 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_weight_addr)

]]></node>
<StgValue><ssdm name="p_wr_resp34"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="763" st_id="147" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="541" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.end52:0  %p_wr_resp40 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_var_addr)

]]></node>
<StgValue><ssdm name="p_wr_resp40"/></StgValue>
</operation>

<operation id="764" st_id="147" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="542" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.end52:1  %p_wr_resp38 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_mean_addr)

]]></node>
<StgValue><ssdm name="p_wr_resp38"/></StgValue>
</operation>

<operation id="765" st_id="147" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="543" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.end52:2  %p_wr_resp36 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_sortKey_addr)

]]></node>
<StgValue><ssdm name="p_wr_resp36"/></StgValue>
</operation>

<operation id="766" st_id="147" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="544" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.end52:3  %p_wr_resp34 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_weight_addr)

]]></node>
<StgValue><ssdm name="p_wr_resp34"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="767" st_id="148" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="541" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.end52:0  %p_wr_resp40 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_var_addr)

]]></node>
<StgValue><ssdm name="p_wr_resp40"/></StgValue>
</operation>

<operation id="768" st_id="148" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="542" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.end52:1  %p_wr_resp38 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_mean_addr)

]]></node>
<StgValue><ssdm name="p_wr_resp38"/></StgValue>
</operation>

<operation id="769" st_id="148" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="543" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.end52:2  %p_wr_resp36 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_sortKey_addr)

]]></node>
<StgValue><ssdm name="p_wr_resp36"/></StgValue>
</operation>

<operation id="770" st_id="148" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="544" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.end52:3  %p_wr_resp34 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_weight_addr)

]]></node>
<StgValue><ssdm name="p_wr_resp34"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="771" st_id="149" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="541" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.end52:0  %p_wr_resp40 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_var_addr)

]]></node>
<StgValue><ssdm name="p_wr_resp40"/></StgValue>
</operation>

<operation id="772" st_id="149" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="542" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.end52:1  %p_wr_resp38 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_mean_addr)

]]></node>
<StgValue><ssdm name="p_wr_resp38"/></StgValue>
</operation>

<operation id="773" st_id="149" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="543" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.end52:2  %p_wr_resp36 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_sortKey_addr)

]]></node>
<StgValue><ssdm name="p_wr_resp36"/></StgValue>
</operation>

<operation id="774" st_id="149" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="544" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.end52:3  %p_wr_resp34 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_weight_addr)

]]></node>
<StgValue><ssdm name="p_wr_resp34"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="775" st_id="150" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="541" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.end52:0  %p_wr_resp40 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_var_addr)

]]></node>
<StgValue><ssdm name="p_wr_resp40"/></StgValue>
</operation>

<operation id="776" st_id="150" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="542" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.end52:1  %p_wr_resp38 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_mean_addr)

]]></node>
<StgValue><ssdm name="p_wr_resp38"/></StgValue>
</operation>

<operation id="777" st_id="150" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="543" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.end52:2  %p_wr_resp36 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_sortKey_addr)

]]></node>
<StgValue><ssdm name="p_wr_resp36"/></StgValue>
</operation>

<operation id="778" st_id="150" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="544" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.end52:3  %p_wr_resp34 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_weight_addr)

]]></node>
<StgValue><ssdm name="p_wr_resp34"/></StgValue>
</operation>

<operation id="779" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="545" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.end52:4  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
