// Seed: 4025537877
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    input id_3,
    output logic id_4,
    input id_5,
    input id_6,
    output id_7
);
  type_10(
      1, id_0, 1'd0
  );
  assign {1, 1 == !id_5, 1, id_6} = 1 ? 1'h0 : id_2 ? ~id_1 : (id_0);
endmodule
