arch_send_wakeup_ipi_mask	,	F_28
OMAP_AUX_CORE_BOOT_1	,	V_19
__iomem	,	T_1
OMAP_AUX_CORE_BOOT_0	,	V_12
"mpu1_clkdm"	,	L_1
CPU_MASK	,	V_24
clockdomain	,	V_8
clkdm_lookup	,	F_16
omap_secure_dispatcher	,	F_5
max_cpus	,	V_29
omap_modify_auxcoreboot0	,	F_12
omap4_smp_init_cpus	,	F_35
omap4_smp_prepare_cpus	,	F_43
scu_base	,	V_1
mb	,	F_34
pr_warn	,	F_41
IS_PM44XX_ERRATUM	,	F_17
gic_timer_retrigger	,	F_25
gic_dist_disabled	,	F_22
booted	,	V_10
omap4_boot_secondary	,	F_9
omap_auxcoreboot_addr	,	F_32
omap5_secondary_startup	,	V_18
CPUID_ID	,	V_23
smp_wmb	,	F_15
cpu	,	V_2
"SMP: %u cores greater than maximum (%u), clipping\n"	,	L_2
pm44xx_errata	,	V_17
scu_a9_get_base	,	F_38
flush_cache_all	,	F_14
cpumask_of	,	F_29
cpu_is_omap446x	,	F_31
scu_enable	,	F_44
clkdm_allow_idle	,	F_21
omap_secondary_startup_4460	,	V_16
cpu_id	,	V_22
cpu_is_omap443x	,	F_3
CPU_CORTEX_A15	,	V_26
BUG_ON	,	F_39
OMAP5_CORE_COUNT	,	V_27
omap4_get_scu_base	,	F_1
PM_OMAP4_ROM_SMP_BOOT_ERRATUM_GICD	,	V_13
OMAP2_L4_IO_ADDRESS	,	F_37
omap_secure_apis_support	,	F_11
CPU_CORTEX_A9	,	V_25
boot_lock	,	V_5
gic_secondary_init	,	F_6
__raw_writel	,	F_13
clkdm_wakeup	,	F_20
OMAP4_PPA_CPU_ACTRL_SMP_INDEX	,	V_4
OMAP2_DEVICE_TYPE_GP	,	V_3
task_struct	,	V_6
spin_lock	,	F_7
ncores	,	V_21
omap_secondary_startup	,	V_15
local_irq_disable	,	F_18
scu_get_core_count	,	F_40
cpu1_clkdm	,	V_9
set_cpu_possible	,	F_42
read_cpuid	,	F_36
idle	,	V_7
__cpuinit	,	T_2
omap4_secondary_init	,	F_2
dsb_sev	,	F_27
local_irq_enable	,	F_26
spin_unlock	,	F_8
i	,	V_20
omap_get_wakeupgen_base	,	F_10
virt_to_phys	,	F_33
wakeup_secondary	,	F_30
omap_type	,	F_4
startup_addr	,	V_14
__init	,	T_3
udelay	,	F_23
nr_cpu_ids	,	V_28
gic_dist_disable	,	F_19
base	,	V_11
cpu_relax	,	F_24
