
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000723                       # Number of seconds simulated
sim_ticks                                   723250000                       # Number of ticks simulated
final_tick                                  723250000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 128723                       # Simulator instruction rate (inst/s)
host_op_rate                                   249895                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               39625371                       # Simulator tick rate (ticks/s)
host_mem_usage                                 447800                       # Number of bytes of host memory used
host_seconds                                    18.25                       # Real time elapsed on the host
sim_insts                                     2349472                       # Number of instructions simulated
sim_ops                                       4561137                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    723250000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          87488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         315520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             403008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        87488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         87488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        85760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           85760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1367                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4930                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6297                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1340                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1340                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         120965088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         436253025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             557218113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    120965088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        120965088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      118575873                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            118575873                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      118575873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        120965088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        436253025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            675793985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2135.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1337.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4834.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000346832750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          128                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          128                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               14212                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1983                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6298                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2195                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6298                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2195                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 394944                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  134592                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  403072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               140480                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    127                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    60                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                53                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                99                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               95                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               38                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     723248000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6298                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2195                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1449                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    363.638371                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   220.354426                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   351.140418                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          403     27.81%     27.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          386     26.64%     54.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          153     10.56%     65.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          101      6.97%     71.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           61      4.21%     76.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           52      3.59%     79.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           31      2.14%     81.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           42      2.90%     84.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          220     15.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1449                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          128                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      48.093750                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     33.879887                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     65.028333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             77     60.16%     60.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            26     20.31%     80.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            10      7.81%     88.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            9      7.03%     95.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            2      1.56%     96.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      0.78%     97.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.78%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.78%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.78%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           128                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          128                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.429688                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.407842                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.875597                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              101     78.91%     78.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      3.12%     82.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               18     14.06%     96.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      3.91%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           128                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        85568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       309376                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       134592                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 118310404.424472853541                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 427758036.640165865421                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 186093328.724507421255                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1368                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4930                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2195                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     52261500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    178680250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  17562325500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38202.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36243.46                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8001059.45                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    115235500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               230941750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   30855000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18673.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37423.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       546.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       186.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    557.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    194.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.19                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5132                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1680                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.69                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      85158.13                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  7204260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3806385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                26974920                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                8049240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         47941920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             75797460                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1655040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       170222520                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        27346080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         28731300                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              397729125                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            549.919288                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            552562000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1873000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      20280000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    108209500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     71209500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     148386500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    373291500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3234420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1692570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                17078880                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2928420                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         45483360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             47229630                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2822880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       162109710                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        46267680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         39898920                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              368746470                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            509.846485                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            612275000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4999000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      19240000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    136330500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    120484250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      86736000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    355460250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    723250000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  227311                       # Number of BP lookups
system.cpu.branchPred.condPredicted            227311                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8121                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               177023                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   32066                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                500                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          177023                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              99222                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            77801                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         3824                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    723250000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      886452                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      165344                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1196                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           124                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    723250000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    723250000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      268903                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           276                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       723250000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1446501                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             309173                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2612771                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      227311                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             131288                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1045297                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   16640                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  138                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           913                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           64                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    268737                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2519                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1363920                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.701804                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.657830                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   606475     44.47%     44.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     5269      0.39%     44.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    52695      3.86%     48.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    53435      3.92%     52.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    21837      1.60%     54.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    75756      5.55%     59.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    17074      1.25%     61.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    41603      3.05%     64.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   489776     35.91%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1363920                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.157145                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.806270                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   285273                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                340750                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    711630                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 17947                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   8320                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4971610                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   8320                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   295155                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  169759                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5864                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    717567                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                167255                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4937234                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2895                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  14255                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  61307                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  87550                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5636160                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              10901272                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4721441                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3751415                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               5176993                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   459167                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                150                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            106                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     81957                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               880686                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              170032                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             55515                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            17515                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4872253                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 226                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4777029                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3297                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          311341                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       442764                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            162                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1363920                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.502426                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.836085                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              372252     27.29%     27.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               67315      4.94%     32.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              119165      8.74%     40.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              108273      7.94%     48.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              156610     11.48%     60.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              144641     10.60%     70.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              132437      9.71%     80.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              103518      7.59%     88.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              159709     11.71%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1363920                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   18451     10.63%     10.63% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     10.63% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     10.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   386      0.22%     10.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     10.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     10.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     10.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     10.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     10.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     10.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     10.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     10.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     10.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     57      0.03%     10.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     10.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      9      0.01%     10.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   170      0.10%     10.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     10.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     10.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    4      0.00%     10.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     10.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     10.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             77630     44.73%     55.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            65238     37.59%     93.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     93.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     93.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     93.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     93.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     93.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     93.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     93.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     93.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     93.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     93.31% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1523      0.88%     94.19% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   870      0.50%     94.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              9152      5.27%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               69      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              8096      0.17%      0.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2123716     44.46%     44.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                12590      0.26%     44.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1615      0.03%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              566195     11.85%     56.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     56.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     56.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     56.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     56.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     56.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     56.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     56.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  665      0.01%     56.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     56.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                26520      0.56%     57.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     57.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1659      0.03%     57.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              390033      8.16%     65.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                715      0.01%     65.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          327404      6.85%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            9970      0.21%     72.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         266240      5.57%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               305602      6.40%     84.59% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              125042      2.62%     87.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          569761     11.93%     99.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41142      0.86%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4777029                       # Type of FU issued
system.cpu.iq.rate                           3.302472                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      173559                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.036332                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            5481213                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2442256                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      2019778                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5613621                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2741644                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2721864                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2057126                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2885366                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           138975                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        44006                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           84                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         9614                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2563                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1623                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   8320                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  109297                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 13033                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4872479                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1649                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                880686                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               170032                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                143                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    877                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 11480                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             84                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2814                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7562                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                10376                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4759408                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                870932                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             17621                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1036270                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   183783                       # Number of branches executed
system.cpu.iew.exec_stores                     165338                       # Number of stores executed
system.cpu.iew.exec_rate                     3.290290                       # Inst execution rate
system.cpu.iew.wb_sent                        4746391                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4741642                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   3142940                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4964285                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.278008                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.633110                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          311368                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              8255                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1317148                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.462889                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.202837                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       400725     30.42%     30.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       133240     10.12%     40.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       116137      8.82%     49.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        63038      4.79%     54.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       116028      8.81%     62.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        58457      4.44%     67.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        62415      4.74%     72.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        61242      4.65%     76.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       305866     23.22%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1317148                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2349472                       # Number of instructions committed
system.cpu.commit.committedOps                4561137                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         997098                       # Number of memory references committed
system.cpu.commit.loads                        836680                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     170323                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2716442                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2444623                       # Number of committed integer instructions.
system.cpu.commit.function_calls                30764                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         5033      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1960499     42.98%     43.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           12569      0.28%     43.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.03%     43.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         563354     12.35%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     55.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     55.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           25785      0.57%     56.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     56.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.02%     56.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         389844      8.55%     64.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.01%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       327400      7.18%     72.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         9960      0.22%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       266240      5.84%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          273082      5.99%     84.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         119536      2.62%     86.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       563598     12.36%     99.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        40882      0.90%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4561137                       # Class of committed instruction
system.cpu.commit.bw_lim_events                305866                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5883787                       # The number of ROB reads
system.cpu.rob.rob_writes                     9792193                       # The number of ROB writes
system.cpu.timesIdled                             809                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           82581                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2349472                       # Number of Instructions Simulated
system.cpu.committedOps                       4561137                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.615671                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.615671                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.624245                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.624245                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  4411098                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1725024                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3737829                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2680298                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    777847                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   982837                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1411797                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    723250000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           951.371292                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              482896                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3906                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            123.629288                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   951.371292                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.929074                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.929074                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          928                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1810210                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1810210                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    723250000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       723094                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          723094                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       159195                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         159195                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       882289                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           882289                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       882289                       # number of overall hits
system.cpu.dcache.overall_hits::total          882289                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        19125                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         19125                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1226                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1226                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        20351                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          20351                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        20351                       # number of overall misses
system.cpu.dcache.overall_misses::total         20351                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1129722500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1129722500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     80154496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     80154496                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1209876996                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1209876996                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1209876996                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1209876996                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       742219                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       742219                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       902640                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       902640                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       902640                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       902640                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.025767                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025767                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007642                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007642                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.022546                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022546                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.022546                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022546                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 59070.457516                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59070.457516                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65378.871126                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65378.871126                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59450.493637                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59450.493637                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 59450.493637                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59450.493637                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        21735                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          664                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               328                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    66.265244                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    94.857143                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1340                       # number of writebacks
system.cpu.dcache.writebacks::total              1340                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        15417                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        15417                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        15421                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        15421                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        15421                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        15421                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3708                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3708                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1222                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1222                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         4930                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4930                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4930                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4930                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    255410000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    255410000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     78726496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     78726496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    334136496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    334136496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    334136496                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    334136496                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004996                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004996                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007617                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007617                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005462                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005462                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005462                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005462                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68880.798274                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68880.798274                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64424.301146                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64424.301146                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67776.165517                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67776.165517                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67776.165517                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67776.165517                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3906                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    723250000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           490.435459                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              116727                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               856                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            136.363318                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   490.435459                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.957882                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.957882                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          399                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            538841                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           538841                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    723250000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       266916                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          266916                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       266916                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           266916                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       266916                       # number of overall hits
system.cpu.icache.overall_hits::total          266916                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1821                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1821                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1821                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1821                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1821                       # number of overall misses
system.cpu.icache.overall_misses::total          1821                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    120440000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    120440000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    120440000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    120440000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    120440000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    120440000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       268737                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       268737                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       268737                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       268737                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       268737                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       268737                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006776                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006776                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006776                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006776                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006776                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006776                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66139.483800                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66139.483800                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66139.483800                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66139.483800                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66139.483800                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66139.483800                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          150                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           75                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          856                       # number of writebacks
system.cpu.icache.writebacks::total               856                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          453                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          453                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          453                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          453                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          453                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          453                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1368                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1368                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1368                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1368                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1368                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1368                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     96209000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     96209000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     96209000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     96209000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     96209000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     96209000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005090                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005090                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005090                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005090                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005090                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005090                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70328.216374                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70328.216374                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70328.216374                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70328.216374                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70328.216374                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70328.216374                       # average overall mshr miss latency
system.cpu.icache.replacements                    856                       # number of replacements
system.membus.snoop_filter.tot_requests         11060                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         4763                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    723250000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5075                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1340                       # Transaction distribution
system.membus.trans_dist::WritebackClean          856                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2566                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1222                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1222                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1368                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3708                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3591                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3591                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        13766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        13766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  17357                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       142272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       142272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       401280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       401280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  543552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6298                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001588                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.039819                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6288     99.84%     99.84% # Request fanout histogram
system.membus.snoop_fanout::1                      10      0.16%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                6298                       # Request fanout histogram
system.membus.reqLayer2.occupancy            20963500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7255748                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           25970750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
