
Circuit 1 cell sky130_fd_pr__nfet_01v8 and Circuit 2 cell sky130_fd_pr__nfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_01v8         |Circuit 2: sky130_fd_pr__nfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_01v8 and sky130_fd_pr__nfet_01v8 are equivalent.

Cell hgu_sw_cap (0) disconnected node: CTOP
Subcircuit summary:
Circuit 1: hgu_sw_cap                      |Circuit 2: hgu_sw_cap                      
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (1)                |sky130_fd_pr__nfet_01v8 (1)                
(no matching element)                      |hgu_cdac_unit (1)                          
Number of devices: 1 **Mismatch**          |Number of devices: 2 **Mismatch**          
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: hgu_sw_cap                      |Circuit 2: hgu_sw_cap                      

---------------------------------------------------------------------------------------
Net: delay_signal                          |Net: DELAY_SIGNAL                          
  sky130_fd_pr__nfet_01v8/(1|3) = 1        |  sky130_fd_pr__nfet_01v8/(1|3) = 1        
                                           |                                           
Net: x2.CBOT                               |Net: net1                                  
  sky130_fd_pr__nfet_01v8/(1|3) = 1        |  sky130_fd_pr__nfet_01v8/(1|3) = 1        
                                           |  hgu_cdac_unit/1 = 1                      
                                           |                                           
Net: VSUBS                                 |Net: VSS                                   
  sky130_fd_pr__nfet_01v8/4 = 1            |  sky130_fd_pr__nfet_01v8/4 = 1            
                                           |  hgu_cdac_unit/2 = 1                      
                                           |  hgu_cdac_unit/3 = 1                      
---------------------------------------------------------------------------------------
DEVICE mismatches: Class fragments follow (with node fanout counts):
Circuit 1: hgu_sw_cap                      |Circuit 2: hgu_sw_cap                      

---------------------------------------------------------------------------------------
(no matching instance)                     |Instance: hgu_cdac_unit:2                  
                                           |  1 = 2                                    
                                           |  2 = 3                                    
                                           |  3 = 3                                    
---------------------------------------------------------------------------------------
Netlists do not match.

Subcircuit pins:
Circuit 1: hgu_sw_cap                      |Circuit 2: hgu_sw_cap                      
-------------------------------------------|-------------------------------------------
delay_signal                               |DELAY_SIGNAL                               
SW                                         |SW                                         
(no matching pin)                          |VSS                                        
CTOP                                       |(no matching pin)                          
---------------------------------------------------------------------------------------
Cell pin lists for hgu_sw_cap and hgu_sw_cap altered to match.
Device classes hgu_sw_cap and hgu_sw_cap are equivalent.

Final result: Top level cell failed pin matching.
