# -------------------------------------------------------------------------- #
#
# Copyright (C) 2019  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition
# Date created = 11:14:07  ottobre 23, 2019
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		TestBench_LS_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Stratix IV"
set_global_assignment -name DEVICE EP4SGX230KF40C2
set_global_assignment -name TOP_LEVEL_ENTITY TestBench_LS
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.1.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "11:14:07  OTTOBRE 23, 2019"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.1 Standard Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_AF25 -to termination_blk0~_rup_pad
set_location_assignment PIN_AG25 -to termination_blk0~_rdn_pad
set_location_assignment PIN_AC35 -to OSC_50_BANK2
set_location_assignment PIN_AV22 -to OSC_50_BANK3
set_location_assignment PIN_AV19 -to OSC_50_BANK4
set_location_assignment PIN_AC6 -to OSC_50_BANK5
set_location_assignment PIN_AB6 -to OSC_50_BANK6
set_location_assignment PIN_A19 -to OSC_50_BANK7
set_location_assignment PIN_AH19 -to GCLKOUT_FPGA
set_location_assignment PIN_A21 -to GCLKIN
set_location_assignment PIN_B22 -to PLL_CLKIN_p
set_location_assignment PIN_AP24 -to MAX_I2C_SCLK
set_location_assignment PIN_AN22 -to MAX_I2C_SDAT
set_location_assignment PIN_V28 -to LED[0]
set_location_assignment PIN_W28 -to LED[1]
set_location_assignment PIN_R29 -to LED[2]
set_location_assignment PIN_P29 -to LED[3]
set_location_assignment PIN_N29 -to LED[4]
set_location_assignment PIN_M29 -to LED[5]
set_location_assignment PIN_M30 -to LED[6]
set_location_assignment PIN_N30 -to LED[7]
set_location_assignment PIN_AH5 -to BUTTON[0]
set_location_assignment PIN_AG5 -to BUTTON[1]
set_location_assignment PIN_AG7 -to BUTTON[2]
set_location_assignment PIN_AG8 -to BUTTON[3]
set_location_assignment PIN_AC11 -to EXT_IO
set_location_assignment PIN_V34 -to CPU_RESET_n
set_location_assignment PIN_AB13 -to SW[0]
set_location_assignment PIN_AB12 -to SW[1]
set_location_assignment PIN_AB11 -to SW[2]
set_location_assignment PIN_AB10 -to SW[3]
set_location_assignment PIN_AB9 -to SW[4]
set_location_assignment PIN_AC8 -to SW[5]
set_location_assignment PIN_AH6 -to SW[6]
set_location_assignment PIN_AG6 -to SW[7]
set_location_assignment PIN_J7 -to SLIDE_SW[0]
set_location_assignment PIN_K7 -to SLIDE_SW[1]
set_location_assignment PIN_AK6 -to SLIDE_SW[2]
set_location_assignment PIN_L7 -to SLIDE_SW[3]
set_location_assignment PIN_L34 -to SEG0_D[0]
set_location_assignment PIN_M34 -to SEG0_D[1]
set_location_assignment PIN_M33 -to SEG0_D[2]
set_location_assignment PIN_H31 -to SEG0_D[3]
set_location_assignment PIN_J33 -to SEG0_D[4]
set_location_assignment PIN_L35 -to SEG0_D[5]
set_location_assignment PIN_K32 -to SEG0_D[6]
set_location_assignment PIN_AL34 -to SEG0_DP
set_location_assignment PIN_E31 -to SEG1_D[0]
set_location_assignment PIN_F31 -to SEG1_D[1]
set_location_assignment PIN_G31 -to SEG1_D[2]
set_location_assignment PIN_C34 -to SEG1_D[3]
set_location_assignment PIN_C33 -to SEG1_D[4]
set_location_assignment PIN_D33 -to SEG1_D[5]
set_location_assignment PIN_D34 -to SEG1_D[6]
set_location_assignment PIN_AL35 -to SEG1_DP
set_location_assignment PIN_AN18 -to TEMP_SMCLK
set_location_assignment PIN_AP18 -to TEMP_SMDAT
set_location_assignment PIN_AP19 -to TEMP_INT_n
set_location_assignment PIN_AH13 -to CSENSE_SCK
set_location_assignment PIN_AJ13 -to CSENSE_SDI
set_location_assignment PIN_AK14 -to CSENSE_SDO
set_location_assignment PIN_AK13 -to CSENSE_ADC_FO
set_location_assignment PIN_AG14 -to CSENSE_CS_n[0]
set_location_assignment PIN_AG15 -to CSENSE_CS_n[1]
set_location_assignment PIN_AP20 -to FAN_CTRL
set_location_assignment PIN_G33 -to EEP_SCL
set_location_assignment PIN_F33 -to EEP_SDA
set_location_assignment PIN_AV20 -to SD_CMD
set_location_assignment PIN_AT19 -to SD_CLK
set_location_assignment PIN_AH18 -to SD_WP_n
set_location_assignment PIN_AR20 -to SD_DAT[0]
set_location_assignment PIN_AT20 -to SD_DAT[1]
set_location_assignment PIN_AU19 -to SD_DAT[2]
set_location_assignment PIN_AU20 -to SD_DAT[3]
set_location_assignment PIN_AH32 -to UART_RXD
set_location_assignment PIN_AH33 -to UART_RTS
set_location_assignment PIN_AN34 -to UART_TXD
set_location_assignment PIN_AN35 -to UART_CTS
set_location_assignment PIN_U31 -to ETH_RX_p[0]
set_location_assignment PIN_T30 -to ETH_TX_p[0]
set_location_assignment PIN_W32 -to ETH_MDIO[0]
set_location_assignment PIN_R30 -to ETH_MDC[0]
set_location_assignment PIN_B20 -to ETH_INT_n[0]
set_location_assignment PIN_N33 -to ETH_RX_p[1]
set_location_assignment PIN_R32 -to ETH_TX_p[1]
set_location_assignment PIN_J5 -to ETH_MDIO[1]
set_location_assignment PIN_J6 -to ETH_MDC[1]
set_location_assignment PIN_AG30 -to ETH_INT_n[1]
set_location_assignment PIN_K34 -to ETH_RX_p[2]
set_location_assignment PIN_M32 -to ETH_TX_p[2]
set_location_assignment PIN_K5 -to ETH_MDIO[2]
set_location_assignment PIN_K6 -to ETH_MDC[2]
set_location_assignment PIN_AE30 -to ETH_INT_n[2]
set_location_assignment PIN_J34 -to ETH_RX_p[3]
set_location_assignment PIN_P31 -to ETH_TX_p[3]
set_location_assignment PIN_N8 -to ETH_MDIO[3]
set_location_assignment PIN_N7 -to ETH_MDC[3]
set_location_assignment PIN_AE31 -to ETH_INT_n[3]
set_location_assignment PIN_V29 -to ETH_RST_n
set_location_assignment PIN_K29 -to FSM_D[0]
set_location_assignment PIN_J30 -to FSM_D[1]
set_location_assignment PIN_K30 -to FSM_D[2]
set_location_assignment PIN_L29 -to FSM_D[3]
set_location_assignment PIN_K31 -to FSM_D[4]
set_location_assignment PIN_E32 -to FSM_D[5]
set_location_assignment PIN_F32 -to FSM_D[6]
set_location_assignment PIN_H32 -to FSM_D[7]
set_location_assignment PIN_B32 -to FSM_D[8]
set_location_assignment PIN_C32 -to FSM_D[9]
set_location_assignment PIN_C35 -to FSM_D[10]
set_location_assignment PIN_D35 -to FSM_D[11]
set_location_assignment PIN_M22 -to FSM_D[12]
set_location_assignment PIN_M28 -to FSM_D[13]
set_location_assignment PIN_C31 -to FSM_D[14]
set_location_assignment PIN_D31 -to FSM_D[15]
set_location_assignment PIN_G22 -to FSM_A[1]
set_location_assignment PIN_G23 -to FSM_A[2]
set_location_assignment PIN_A25 -to FSM_A[3]
set_location_assignment PIN_H22 -to FSM_A[4]
set_location_assignment PIN_H23 -to FSM_A[5]
set_location_assignment PIN_J22 -to FSM_A[6]
set_location_assignment PIN_K22 -to FSM_A[7]
set_location_assignment PIN_M21 -to FSM_A[8]
set_location_assignment PIN_J23 -to FSM_A[9]
set_location_assignment PIN_F34 -to FSM_A[10]
set_location_assignment PIN_G35 -to FSM_A[11]
set_location_assignment PIN_E34 -to FSM_A[12]
set_location_assignment PIN_J32 -to FSM_A[13]
set_location_assignment PIN_F35 -to FSM_A[14]
set_location_assignment PIN_C24 -to FSM_A[15]
set_location_assignment PIN_A24 -to FSM_A[16]
set_location_assignment PIN_D23 -to FSM_A[17]
set_location_assignment PIN_D24 -to FSM_A[18]
set_location_assignment PIN_T27 -to FSM_A[19]
set_location_assignment PIN_T28 -to FSM_A[20]
set_location_assignment PIN_D22 -to FSM_A[21]
set_location_assignment PIN_E23 -to FSM_A[22]
set_location_assignment PIN_N20 -to FSM_A[23]
set_location_assignment PIN_P20 -to FSM_A[24]
set_location_assignment PIN_C22 -to FSM_A[25]
set_location_assignment PIN_G21 -to FLASH_RYBY_n
set_location_assignment PIN_E22 -to FLASH_CLK
set_location_assignment PIN_D21 -to FLASH_RESET_n
set_location_assignment PIN_N21 -to FLASH_OE_n
set_location_assignment PIN_R20 -to FLASH_WE_n
set_location_assignment PIN_F21 -to FLASH_ADV_n
set_location_assignment PIN_F23 -to FLASH_CE_n
set_location_assignment PIN_R27 -to SSRAM_BWA_n
set_location_assignment PIN_N31 -to SSRAM_BWB_n
set_location_assignment PIN_M31 -to SSRAM_CLK
set_location_assignment PIN_H34 -to SSRAM_OE_n
set_location_assignment PIN_L31 -to SSRAM_WE_n
set_location_assignment PIN_N28 -to SSRAM_CKE_n
set_location_assignment PIN_R28 -to SSRAM_CE_n
set_location_assignment PIN_H35 -to SSRAM_ADV
set_location_assignment PIN_AC35 -to OSC_50_Bank2
set_location_assignment PIN_AV22 -to OSC_50_Bank3
set_location_assignment PIN_AV19 -to OSC_50_Bank4
set_location_assignment PIN_AC6 -to OSC_50_Bank5
set_location_assignment PIN_AB6 -to OSC_50_Bank6
set_location_assignment PIN_A19 -to OSC_50_Bank7
set_location_assignment PIN_AP24 -to MAX_PLL_D[0]
set_location_assignment PIN_AN22 -to MAX_PLL_D[1]
set_location_assignment PIN_AG17 -to MAX_PLL_D[2]
set_location_assignment PIN_AV11 -to MAX_CONF_D[2]
set_location_assignment PIN_AG22 -to MAX_CONF_D[1]
set_location_assignment PIN_AW32 -to MAX_CONF_D[0]
set_location_assignment PIN_AW34 -to M1_DDR2_dq[4]
set_location_assignment PIN_AV32 -to M1_DDR2_dq[0]
set_location_assignment PIN_AW33 -to M1_DDR2_dq[5]
set_location_assignment PIN_AV31 -to M1_DDR2_dq[1]
set_location_assignment PIN_AW31 -to M1_DDR2_dm[0]
set_location_assignment PIN_AW30 -to M1_DDR2_dqsn[0]
set_location_assignment PIN_AV29 -to M1_DDR2_dqs[0]
set_location_assignment PIN_AW28 -to M1_DDR2_dq[6]
set_location_assignment PIN_AW27 -to M1_DDR2_dq[7]
set_location_assignment PIN_AW29 -to M1_DDR2_dq[2]
set_location_assignment PIN_AV28 -to M1_DDR2_dq[3]
set_location_assignment PIN_AM25 -to M1_DDR2_dq[12]
set_location_assignment PIN_AN25 -to M1_DDR2_dq[13]
set_location_assignment PIN_AP25 -to M1_DDR2_dq[8]
set_location_assignment PIN_AV26 -to M1_DDR2_dq[9]
set_location_assignment PIN_AW26 -to M1_DDR2_dm[1]
set_location_assignment PIN_AU26 -to M1_DDR2_dqsn[1]
set_location_assignment PIN_AP28 -to M1_DDR2_clk[0]
set_location_assignment PIN_AT26 -to M1_DDR2_dqs[1]
set_location_assignment PIN_AR28 -to M1_DDR2_clk_n[0]
set_location_assignment PIN_AU25 -to M1_DDR2_dq[10]
set_location_assignment PIN_AR25 -to M1_DDR2_dq[14]
set_location_assignment PIN_AT25 -to M1_DDR2_dq[11]
set_location_assignment PIN_AN24 -to M1_DDR2_dq[15]
set_location_assignment PIN_AN23 -to M1_DDR2_dq[16]
set_location_assignment PIN_AM23 -to M1_DDR2_dq[20]
set_location_assignment PIN_AP23 -to M1_DDR2_dq[17]
set_location_assignment PIN_AR23 -to M1_DDR2_dq[21]
set_location_assignment PIN_AU24 -to M1_DDR2_dqsn[2]
set_location_assignment PIN_AT24 -to M1_DDR2_dqs[2]
set_location_assignment PIN_AU23 -to M1_DDR2_dm[2]
set_location_assignment PIN_AL22 -to M1_DDR2_dq[18]
set_location_assignment PIN_AT23 -to M1_DDR2_dq[22]
set_location_assignment PIN_AM22 -to M1_DDR2_dq[19]
set_location_assignment PIN_AL21 -to M1_DDR2_dq[23]
set_location_assignment PIN_AJ22 -to M1_DDR2_dq[24]
set_location_assignment PIN_AK24 -to M1_DDR2_dq[28]
set_location_assignment PIN_AH23 -to M1_DDR2_dq[25]
set_location_assignment PIN_AJ23 -to M1_DDR2_dq[29]
set_location_assignment PIN_AH22 -to M1_DDR2_dm[3]
set_location_assignment PIN_AL23 -to M1_DDR2_dqsn[3]
set_location_assignment PIN_AK23 -to M1_DDR2_dqs[3]
set_location_assignment PIN_AF22 -to M1_DDR2_dq[26]
set_location_assignment PIN_AF23 -to M1_DDR2_dq[30]
set_location_assignment PIN_AE23 -to M1_DDR2_dq[27]
set_location_assignment PIN_AE22 -to M1_DDR2_dq[31]
set_location_assignment PIN_AT28 -to M1_DDR2_cke[0]
set_location_assignment PIN_AK27 -to M1_DDR2_cke[1]
set_location_assignment PIN_AT29 -to M1_DDR2_addr[15]
set_location_assignment PIN_AP27 -to M1_DDR2_ba[2]
set_location_assignment PIN_AU29 -to M1_DDR2_addr[14]
set_location_assignment PIN_AP26 -to M1_DDR2_addr[12]
set_location_assignment PIN_AU28 -to M1_DDR2_addr[11]
set_location_assignment PIN_AN27 -to M1_DDR2_addr[9]
set_location_assignment PIN_AT27 -to M1_DDR2_addr[7]
set_location_assignment PIN_AL27 -to M1_DDR2_addr[8]
set_location_assignment PIN_AU27 -to M1_DDR2_addr[6]
set_location_assignment PIN_AK26 -to M1_DDR2_addr[5]
set_location_assignment PIN_AN26 -to M1_DDR2_addr[4]
set_location_assignment PIN_AM26 -to M1_DDR2_addr[3]
set_location_assignment PIN_AW23 -to M1_DDR2_addr[2]
set_location_assignment PIN_AL25 -to M1_DDR2_addr[1]
set_location_assignment PIN_AV23 -to M1_DDR2_addr[0]
set_location_assignment PIN_AJ26 -to M1_DDR2_addr[10]
set_location_assignment PIN_AD25 -to M1_DDR2_ba[1]
set_location_assignment PIN_AH26 -to M1_DDR2_ba[0]
set_location_assignment PIN_AE21 -to M1_DDR2_ras_n
set_location_assignment PIN_AK25 -to M1_DDR2_we_n
set_location_assignment PIN_AG21 -to M1_DDR2_cs_n[0]
set_location_assignment PIN_AJ25 -to M1_DDR2_cas_n
set_location_assignment PIN_AG20 -to M1_DDR2_odt[0]
set_location_assignment PIN_AE25 -to M1_DDR2_cs_n[1]
set_location_assignment PIN_AD21 -to M1_DDR2_addr[13]
set_location_assignment PIN_AE24 -to M1_DDR2_odt[1]
set_location_assignment PIN_AK17 -to M1_DDR2_dq[32]
set_location_assignment PIN_AG16 -to M1_DDR2_dq[36]
set_location_assignment PIN_AM17 -to M1_DDR2_dq[33]
set_location_assignment PIN_AH17 -to M1_DDR2_dq[37]
set_location_assignment PIN_AL16 -to M1_DDR2_dqsn[4]
set_location_assignment PIN_AL17 -to M1_DDR2_dm[4]
set_location_assignment PIN_AK16 -to M1_DDR2_dqs[4]
set_location_assignment PIN_AF17 -to M1_DDR2_dq[38]
set_location_assignment PIN_AH16 -to M1_DDR2_dq[34]
set_location_assignment PIN_AE17 -to M1_DDR2_dq[39]
set_location_assignment PIN_AJ16 -to M1_DDR2_dq[35]
set_location_assignment PIN_AN17 -to M1_DDR2_dq[44]
set_location_assignment PIN_AR17 -to M1_DDR2_dq[40]
set_location_assignment PIN_AP17 -to M1_DDR2_dq[45]
set_location_assignment PIN_AN16 -to M1_DDR2_dq[41]
set_location_assignment PIN_AR16 -to M1_DDR2_dqsn[5]
set_location_assignment PIN_AT16 -to M1_DDR2_dm[5]
set_location_assignment PIN_AP16 -to M1_DDR2_dqs[5]
set_location_assignment PIN_AU16 -to M1_DDR2_dq[42]
set_location_assignment PIN_AU15 -to M1_DDR2_dq[46]
set_location_assignment PIN_AW16 -to M1_DDR2_dq[43]
set_location_assignment PIN_AT15 -to M1_DDR2_dq[47]
set_location_assignment PIN_AW11 -to M1_DDR2_dq[48]
set_location_assignment PIN_AW14 -to M1_DDR2_dq[52]
set_location_assignment PIN_AW12 -to M1_DDR2_dq[49]
set_location_assignment PIN_AV14 -to M1_DDR2_dq[53]
set_location_assignment PIN_AE20 -to M1_DDR2_clk[1]
set_location_assignment PIN_AF20 -to M1_DDR2_clk_n[1]
set_location_assignment PIN_AW13 -to M1_DDR2_dqsn[6]
set_location_assignment PIN_AV13 -to M1_DDR2_dqs[6]
set_location_assignment PIN_AU14 -to M1_DDR2_dm[6]
set_location_assignment PIN_AT14 -to M1_DDR2_dq[50]
set_location_assignment PIN_AU11 -to M1_DDR2_dq[54]
set_location_assignment PIN_AU12 -to M1_DDR2_dq[51]
set_location_assignment PIN_AT12 -to M1_DDR2_dq[55]
set_location_assignment PIN_AP13 -to M1_DDR2_dq[56]
set_location_assignment PIN_AR14 -to M1_DDR2_dq[60]
set_location_assignment PIN_AN14 -to M1_DDR2_dq[57]
set_location_assignment PIN_AP14 -to M1_DDR2_dq[61]
set_location_assignment PIN_AN13 -to M1_DDR2_dm[7]
set_location_assignment PIN_AT13 -to M1_DDR2_dqsn[7]
set_location_assignment PIN_AR13 -to M1_DDR2_dqs[7]
set_location_assignment PIN_AL15 -to M1_DDR2_dq[58]
set_location_assignment PIN_AM14 -to M1_DDR2_dq[59]
set_location_assignment PIN_AL14 -to M1_DDR2_dq[62]
set_location_assignment PIN_AL13 -to M1_DDR2_dq[63]
set_location_assignment PIN_AG24 -to M1_DDR2_SDA
set_location_assignment PIN_AH24 -to M1_DDR2_SCL
set_location_assignment PIN_AV25 -to M1_DDR2_SA[0]
set_location_assignment PIN_AW25 -to M1_DDR2_SA[1]
set_location_assignment PIN_J12 -to M2_DDR2_dq[4]
set_location_assignment PIN_F12 -to M2_DDR2_dq[0]
set_location_assignment PIN_J13 -to M2_DDR2_dq[5]
set_location_assignment PIN_H13 -to M2_DDR2_dq[1]
set_location_assignment PIN_H14 -to M2_DDR2_dm[0]
set_location_assignment PIN_E13 -to M2_DDR2_dqsn[0]
set_location_assignment PIN_F13 -to M2_DDR2_dqs[0]
set_location_assignment PIN_G14 -to M2_DDR2_dq[6]
set_location_assignment PIN_D13 -to M2_DDR2_dq[7]
set_location_assignment PIN_E14 -to M2_DDR2_dq[2]
set_location_assignment PIN_F14 -to M2_DDR2_dq[3]
set_location_assignment PIN_P16 -to M2_DDR2_dq[12]
set_location_assignment PIN_N16 -to M2_DDR2_dq[13]
set_location_assignment PIN_P17 -to M2_DDR2_dq[8]
set_location_assignment PIN_N17 -to M2_DDR2_dq[9]
set_location_assignment PIN_M17 -to M2_DDR2_dm[1]
set_location_assignment PIN_J16 -to M2_DDR2_dqsn[1]
set_location_assignment PIN_L13 -to M2_DDR2_clk[0]
set_location_assignment PIN_K16 -to M2_DDR2_dqs[1]
set_location_assignment PIN_K13 -to M2_DDR2_clk_n[0]
set_location_assignment PIN_L16 -to M2_DDR2_dq[10]
set_location_assignment PIN_J17 -to M2_DDR2_dq[14]
set_location_assignment PIN_K17 -to M2_DDR2_dq[11]
set_location_assignment PIN_H17 -to M2_DDR2_dq[15]
set_location_assignment PIN_B16 -to M2_DDR2_dq[16]
set_location_assignment PIN_C16 -to M2_DDR2_dq[20]
set_location_assignment PIN_A16 -to M2_DDR2_dq[17]
set_location_assignment PIN_E16 -to M2_DDR2_dq[21]
set_location_assignment PIN_C15 -to M2_DDR2_dqsn[2]
set_location_assignment PIN_D15 -to M2_DDR2_dqs[2]
set_location_assignment PIN_G15 -to M2_DDR2_dm[2]
set_location_assignment PIN_F15 -to M2_DDR2_dq[18]
set_location_assignment PIN_G16 -to M2_DDR2_dq[22]
set_location_assignment PIN_D16 -to M2_DDR2_dq[19]
set_location_assignment PIN_G17 -to M2_DDR2_dq[23]
set_location_assignment PIN_C17 -to M2_DDR2_dq[24]
set_location_assignment PIN_C18 -to M2_DDR2_dq[28]
set_location_assignment PIN_E17 -to M2_DDR2_dq[25]
set_location_assignment PIN_D18 -to M2_DDR2_dq[29]
set_location_assignment PIN_F17 -to M2_DDR2_dm[3]
set_location_assignment PIN_F18 -to M2_DDR2_dqsn[3]
set_location_assignment PIN_G18 -to M2_DDR2_dqs[3]
set_location_assignment PIN_F19 -to M2_DDR2_dq[26]
set_location_assignment PIN_F20 -to M2_DDR2_dq[30]
set_location_assignment PIN_G19 -to M2_DDR2_dq[27]
set_location_assignment PIN_G20 -to M2_DDR2_dq[31]
set_location_assignment PIN_D11 -to M2_DDR2_cke[0]
set_location_assignment PIN_K12 -to M2_DDR2_cke[1]
set_location_assignment PIN_M13 -to M2_DDR2_addr[15]
set_location_assignment PIN_B10 -to M2_DDR2_ba[2]
set_location_assignment PIN_K14 -to M2_DDR2_addr[14]
set_location_assignment PIN_N15 -to M2_DDR2_addr[12]
set_location_assignment PIN_L14 -to M2_DDR2_addr[11]
set_location_assignment PIN_M14 -to M2_DDR2_addr[9]
set_location_assignment PIN_N13 -to M2_DDR2_addr[7]
set_location_assignment PIN_A10 -to M2_DDR2_addr[8]
set_location_assignment PIN_A11 -to M2_DDR2_addr[6]
set_location_assignment PIN_C11 -to M2_DDR2_addr[5]
set_location_assignment PIN_C13 -to M2_DDR2_addr[4]
set_location_assignment PIN_R14 -to M2_DDR2_addr[3]
set_location_assignment PIN_D14 -to M2_DDR2_addr[2]
set_location_assignment PIN_B11 -to M2_DDR2_addr[1]
set_location_assignment PIN_B14 -to M2_DDR2_addr[0]
set_location_assignment PIN_R18 -to M2_DDR2_addr[10]
set_location_assignment PIN_C14 -to M2_DDR2_ba[1]
set_location_assignment PIN_C12 -to M2_DDR2_ba[0]
set_location_assignment PIN_J18 -to M2_DDR2_ras_n
set_location_assignment PIN_P18 -to M2_DDR2_we_n
set_location_assignment PIN_H19 -to M2_DDR2_cs_n[0]
set_location_assignment PIN_A13 -to M2_DDR2_cas_n
set_location_assignment PIN_D19 -to M2_DDR2_odt[0]
set_location_assignment PIN_B13 -to M2_DDR2_cs_n[1]
set_location_assignment PIN_C19 -to M2_DDR2_addr[13]
set_location_assignment PIN_A14 -to M2_DDR2_odt[1]
set_location_assignment PIN_N22 -to M2_DDR2_dq[32]
set_location_assignment PIN_R22 -to M2_DDR2_dq[36]
set_location_assignment PIN_M23 -to M2_DDR2_dq[33]
set_location_assignment PIN_P22 -to M2_DDR2_dq[37]
set_location_assignment PIN_K23 -to M2_DDR2_dqsn[4]
set_location_assignment PIN_P23 -to M2_DDR2_dm[4]
set_location_assignment PIN_L23 -to M2_DDR2_dqs[4]
set_location_assignment PIN_M24 -to M2_DDR2_dq[38]
set_location_assignment PIN_K24 -to M2_DDR2_dq[34]
set_location_assignment PIN_J24 -to M2_DDR2_dq[39]
set_location_assignment PIN_J25 -to M2_DDR2_dq[35]
set_location_assignment PIN_G24 -to M2_DDR2_dq[44]
set_location_assignment PIN_G25 -to M2_DDR2_dq[40]
set_location_assignment PIN_F24 -to M2_DDR2_dq[45]
set_location_assignment PIN_C25 -to M2_DDR2_dq[41]
set_location_assignment PIN_E25 -to M2_DDR2_dqsn[5]
set_location_assignment PIN_B25 -to M2_DDR2_dm[5]
set_location_assignment PIN_F25 -to M2_DDR2_dqs[5]
set_location_assignment PIN_A26 -to M2_DDR2_dq[42]
set_location_assignment PIN_D25 -to M2_DDR2_dq[46]
set_location_assignment PIN_C26 -to M2_DDR2_dq[43]
set_location_assignment PIN_D26 -to M2_DDR2_dq[47]
set_location_assignment PIN_F27 -to M2_DDR2_dq[48]
set_location_assignment PIN_H26 -to M2_DDR2_dq[52]
set_location_assignment PIN_G27 -to M2_DDR2_dq[49]
set_location_assignment PIN_J26 -to M2_DDR2_dq[53]
set_location_assignment PIN_B17 -to M2_DDR2_clk[1]
set_location_assignment PIN_A17 -to M2_DDR2_clk_n[1]
set_location_assignment PIN_D29 -to M2_DDR2_dqsn[6]
set_location_assignment PIN_E29 -to M2_DDR2_dqs[6]
set_location_assignment PIN_D28 -to M2_DDR2_dm[6]
set_location_assignment PIN_F28 -to M2_DDR2_dq[50]
set_location_assignment PIN_E28 -to M2_DDR2_dq[54]
set_location_assignment PIN_H28 -to M2_DDR2_dq[51]
set_location_assignment PIN_G29 -to M2_DDR2_dq[55]
set_location_assignment PIN_C29 -to M2_DDR2_dq[56]
set_location_assignment PIN_A27 -to M2_DDR2_dq[60]
set_location_assignment PIN_A31 -to M2_DDR2_dq[57]
set_location_assignment PIN_A28 -to M2_DDR2_dq[61]
set_location_assignment PIN_C30 -to M2_DDR2_dm[7]
set_location_assignment PIN_B28 -to M2_DDR2_dqsn[7]
set_location_assignment PIN_C28 -to M2_DDR2_dqs[7]
set_location_assignment PIN_C27 -to M2_DDR2_dq[58]
set_location_assignment PIN_D27 -to M2_DDR2_dq[59]
set_location_assignment PIN_B29 -to M2_DDR2_dq[62]
set_location_assignment PIN_B31 -to M2_DDR2_dq[63]
set_location_assignment PIN_J15 -to M2_DDR2_SDA
set_location_assignment PIN_K15 -to M2_DDR2_SCL
set_location_assignment PIN_A18 -to M2_DDR2_SA[0]
set_location_assignment PIN_B19 -to M2_DDR2_SA[1]
set_location_assignment PIN_AG25 -to M1_DDR2_oct_rdn
set_location_assignment PIN_AF25 -to M1_DDR2_oct_rup
set_location_assignment PIN_N14 -to M2_DDR2_oct_rdn
set_location_assignment PIN_P14 -to M2_DDR2_oct_rup
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[8] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[9] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[10] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[11] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[12] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[13] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[14] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[15] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[16] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[17] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[18] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[19] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[20] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[21] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[22] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[23] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[24] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[25] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[26] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[27] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[28] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[29] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[30] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[31] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[32] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[33] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[34] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[35] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[36] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[37] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[38] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[39] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[40] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[41] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[42] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[43] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[44] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[45] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[46] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[47] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[48] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[49] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[50] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[51] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[52] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[53] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[54] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[55] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[56] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[57] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[58] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[59] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[60] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[61] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[62] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[63] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dm[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dm[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dm[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dm[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dm[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dm[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dm[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dm[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqs[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqs[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqs[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqs[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqs[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqs[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqs[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqs[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqsn[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqsn[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqsn[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqsn[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqsn[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqsn[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqsn[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqsn[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[8] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[9] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[10] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[11] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[12] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[13] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[14] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[15] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[16] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[17] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[18] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[19] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[20] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[21] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[22] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[23] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[24] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[25] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[26] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[27] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[28] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[29] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[30] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[31] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[32] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[33] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[34] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[35] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[36] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[37] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[38] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[39] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[40] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[41] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[42] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[43] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[44] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[45] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[46] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[47] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[48] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[49] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[50] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[51] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[52] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[53] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[54] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[55] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[56] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[57] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[58] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[59] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[60] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[61] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[62] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[63] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dm[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dm[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dm[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dm[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dm[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dm[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dm[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dm[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dqs[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dqs[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dqs[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dqs[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dqs[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dqs[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dqs[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dqs[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dqsn[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dqsn[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dqsn[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dqsn[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dqsn[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dqsn[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dqsn[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dqsn[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_addr[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_addr[10] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_addr[11] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_addr[12] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_addr[13] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_addr[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_addr[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_addr[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_addr[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_addr[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_addr[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_addr[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_addr[8] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_addr[9] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_ba[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_ba[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_ba[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_cs_n[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_we_n -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_ras_n -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_cas_n -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_odt[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_cke[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_clk[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_clk[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_clk_n[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_clk_n[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL "GLOBAL CLOCK" -to u0|ddr2_ram|pll0|upll_memphy|auto_generated|clk[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL "GLOBAL CLOCK" -to u0|ddr2_ram|pll0|upll_memphy|auto_generated|clk[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL "DUAL-REGIONAL CLOCK" -to u0|ddr2_ram|pll0|upll_memphy|auto_generated|clk[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL "DUAL-REGIONAL CLOCK" -to u0|ddr2_ram|pll0|upll_memphy|auto_generated|clk[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL "DUAL-REGIONAL CLOCK" -to u0|ddr2_ram|pll0|upll_memphy|auto_generated|clk[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram|p0|umemphy|ureset|phy_reset_mem_stable_n -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram|p0|umemphy|ureset|phy_reset_n -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|rw_soft_reset_n -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram|p0|umemphy|uread_datapath|reset_n_fifo_write_side[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram|p0|umemphy|uread_datapath|reset_n_fifo_write_side[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram|p0|umemphy|uread_datapath|reset_n_fifo_write_side[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram|p0|umemphy|uread_datapath|reset_n_fifo_write_side[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram|p0|umemphy|uread_datapath|read_capture_clk_div2[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram|p0|umemphy|uread_datapath|read_capture_clk_div2[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram|p0|umemphy|uread_datapath|read_capture_clk_div2[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram|p0|umemphy|uread_datapath|read_capture_clk_div2[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram|p0|umemphy|uread_datapath|read_capture_clk_div2[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram|p0|umemphy|uread_datapath|read_capture_clk_div2[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram|p0|umemphy|uread_datapath|read_capture_clk_div2[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram|p0|umemphy|uread_datapath|read_capture_clk_div2[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -from u0|ddr2_ram|pll0|upll_memphy|auto_generated|clk[2] -to u0|ddr2_ram|dll0|dll_wys_m -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name ENABLE_BENEFICIAL_SKEW_OPTIMIZATION_FOR_NON_GLOBAL_CLOCKS ON -to u0|ddr2_ram -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PLL_ENFORCE_USER_PHASE_SHIFT ON -to u0|ddr2_ram|pll0|upll_memphy|auto_generated|pll1 -tag __testbench_ls_ddr2_ram_p0
set_global_assignment -name UNIPHY_SEQUENCER_DQS_CONFIG_ENABLE ON
set_global_assignment -name OPTIMIZE_MULTI_CORNER_TIMING ON
set_global_assignment -name UNIPHY_TEMP_VER_CODE 1344247734
set_global_assignment -name ECO_REGENERATE_REPORT ON
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to MAX_I2C_SCLK
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to MAX_PLL_D[0]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to MAX_CONF_D[1]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to MAX_I2C_SDAT
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to MAX_PLL_D[1]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to OSC_50_BANK3
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to OSC_50_Bank3
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_SA[1]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_SA[0]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_SA
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_instance_assignment -name IO_STANDARD "1.8 V" -to M1_DDR2_SCL
set_instance_assignment -name IO_STANDARD "1.8 V" -to M1_DDR2_SDA
set_instance_assignment -name IO_STANDARD "1.8 V" -to M1_DDR2_addr[15]
set_instance_assignment -name IO_STANDARD "1.8 V" -to M1_DDR2_addr[14]
set_instance_assignment -name IO_STANDARD "1.8 V" -to MAX_CONF_D[0]
set_instance_assignment -name IO_STANDARD "1.8 V" -to termination_blk0~_rdn_pad
set_instance_assignment -name IO_STANDARD "1.8 V" -to M1_DDR2_oct_rdn
set_instance_assignment -name IO_STANDARD "1.8 V" -to termination_blk0~_rup_pad
set_instance_assignment -name IO_STANDARD "1.8 V" -to M1_DDR2_oct_rup

set_global_assignment -name ENABLE_SIGNALTAP OFF
set_global_assignment -name USE_SIGNALTAP_FILE stp1.stp
set_global_assignment -name SMART_RECOMPILE ON
set_global_assignment -name NUM_PARALLEL_PROCESSORS ALL
set_global_assignment -name FLOW_ENABLE_IO_ASSIGNMENT_ANALYSIS ON
set_global_assignment -name SEARCH_PATH "/home/na62torino/Data/TestBench_LS/ethlink/mac/sgmii/triple_speed_ethernet-library/"
set_global_assignment -name SEARCH_PATH /home/na62torino/Data/TestBench_LS/ethlink/mac/sgmii/
set_global_assignment -name SEARCH_PATH /home/na62torino/Data/TestBench_LS/ethlink/mac/rgmii/
set_location_assignment PIN_AF16 -to OTG_D[0]
set_location_assignment PIN_AJ14 -to OTG_D[1]
set_location_assignment PIN_AD15 -to OTG_D[2]
set_location_assignment PIN_AE15 -to OTG_D[3]
set_location_assignment PIN_AE16 -to OTG_D[4]
set_location_assignment PIN_AH14 -to OTG_D[5]
set_location_assignment PIN_AM13 -to OTG_D[6]
set_location_assignment PIN_AN15 -to OTG_D[7]
set_location_assignment PIN_AP15 -to OTG_D[8]
set_location_assignment PIN_AG18 -to OTG_D[9]
set_location_assignment PIN_AG19 -to OTG_D[10]
set_location_assignment PIN_AM19 -to OTG_D[11]
set_location_assignment PIN_AN19 -to OTG_D[12]
set_location_assignment PIN_AV16 -to OTG_D[13]
set_location_assignment PIN_AT17 -to OTG_D[14]
set_location_assignment PIN_AV17 -to OTG_D[15]
set_location_assignment PIN_AU17 -to OTG_D[16]
set_location_assignment PIN_AW18 -to OTG_D[17]
set_location_assignment PIN_AT18 -to OTG_D[18]
set_location_assignment PIN_AU18 -to OTG_D[19]
set_location_assignment PIN_AR19 -to OTG_D[20]
set_location_assignment PIN_AW20 -to OTG_D[21]
set_location_assignment PIN_AW21 -to OTG_D[22]
set_location_assignment PIN_AF19 -to OTG_D[23]
set_location_assignment PIN_AE19 -to OTG_D[24]
set_location_assignment PIN_AE18 -to OTG_D[25]
set_location_assignment PIN_AD19 -to OTG_D[26]
set_location_assignment PIN_G13 -to OTG_D[27]
set_location_assignment PIN_M16 -to OTG_D[28]
set_location_assignment PIN_M27 -to OTG_D[29]
set_location_assignment PIN_K27 -to OTG_D[30]
set_location_assignment PIN_L26 -to OTG_D[31]
set_location_assignment PIN_K26 -to OTG_A[1]
set_location_assignment PIN_P25 -to OTG_A[2]
set_location_assignment PIN_N25 -to OTG_A[3]
set_location_assignment PIN_R24 -to OTG_A[4]
set_location_assignment PIN_P24 -to OTG_A[5]
set_location_assignment PIN_M25 -to OTG_A[6]
set_location_assignment PIN_L25 -to OTG_A[7]
set_location_assignment PIN_N23 -to OTG_A[8]
set_location_assignment PIN_K28 -to OTG_A[9]
set_location_assignment PIN_A29 -to OTG_A[10]
set_location_assignment PIN_J27 -to OTG_A[11]
set_location_assignment PIN_G26 -to OTG_A[12]
set_location_assignment PIN_F26 -to OTG_A[13]
set_location_assignment PIN_G28 -to OTG_A[14]
set_location_assignment PIN_B26 -to OTG_A[15]
set_location_assignment PIN_D17 -to OTG_A[16]
set_location_assignment PIN_F16 -to OTG_A[17]
set_location_assignment PIN_P19 -to OTG_CS_n
set_location_assignment PIN_AH20 -to OTG_DC_DACK
set_location_assignment PIN_AP21 -to OTG_DC_DREQ
set_location_assignment PIN_AT22 -to OTG_DC_IRQ
set_location_assignment PIN_AT21 -to OTG_HC_DACK
set_location_assignment PIN_AN21 -to OTG_HC_DREQ
set_location_assignment PIN_AJ20 -to OTG_HC_IRQ
set_location_assignment PIN_N19 -to OTG_OE_n
set_location_assignment PIN_AU22 -to OTG_RESET_n
set_location_assignment PIN_AR22 -to OTG_WE_n
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to OTG_DC_DACK
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to OTG_WE_n
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to OTG_RESET_n
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to OTG_HC_IRQ
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to OTG_HC_DREQ
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to OTG_HC_DACK
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to OTG_DC_IRQ
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to OTG_DC_DREQ
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to OTG_D[8]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to OTG_D[7]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to OTG_D[6]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to OTG_D[5]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to OTG_D[4]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to OTG_D[3]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to OTG_D[2]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to OTG_D[1]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to OTG_D[0]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to CSENSE_SCK
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to CSENSE_SDI
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to CSENSE_SDO
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to CSENSE_ADC_FO
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to CSENSE_CS_n[0]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to CSENSE_CS_n[1]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to OTG_D[13]
set_location_assignment PIN_AT9 -to ECRST
set_location_assignment PIN_AG13 -to BCRST
set_instance_assignment -name IO_STANDARD "3.0-V PCI" -to BCRST
set_instance_assignment -name IO_STANDARD "3.0-V PCI" -to ECRST
set_location_assignment PIN_M20 -to SMA_clkout_p
set_location_assignment PIN_L20 -to SMA_clkout_n
set_instance_assignment -name IO_STANDARD LVDS -to SMA_clkout_p
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[8] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[8] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[8] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[9] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[9] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[9] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[10] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[10] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[10] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[11] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[11] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[11] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[12] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[12] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[12] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[13] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[13] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[13] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[14] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[14] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[14] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[15] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[15] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[15] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[16] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[16] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[16] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[17] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[17] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[17] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[18] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[18] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[18] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[19] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[19] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[19] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[20] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[20] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[20] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[21] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[21] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[21] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[22] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[22] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[22] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[23] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[23] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[23] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[24] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[24] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[24] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[25] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[25] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[25] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[26] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[26] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[26] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[27] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[27] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[27] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[28] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[28] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[28] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[29] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[29] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[29] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[30] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[30] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[30] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[31] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[31] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[31] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[32] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[32] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[32] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[33] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[33] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[33] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[34] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[34] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[34] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[35] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[35] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[35] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[36] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[36] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[36] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[37] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[37] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[37] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[38] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[38] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[38] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[39] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[39] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[39] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[40] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[40] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[40] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[41] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[41] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[41] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[42] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[42] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[42] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[43] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[43] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[43] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[44] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[44] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[44] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[45] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[45] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[45] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[46] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[46] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[46] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[47] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[47] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[47] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[48] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[48] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[48] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[49] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[49] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[49] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[50] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[50] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[50] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[51] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[51] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[51] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[52] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[52] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[52] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[53] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[53] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[53] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[54] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[54] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[54] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[55] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[55] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[55] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[56] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[56] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[56] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[57] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[57] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[57] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[58] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[58] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[58] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[59] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[59] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[59] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[60] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[60] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[60] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[61] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[61] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[61] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[62] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[62] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[62] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[63] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[63] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[63] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqs[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqs[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqs[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqs[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqs[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqs[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqs[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqs[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqsn[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqsn[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqsn[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqsn[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqsn[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqsn[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqsn[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqsn[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_clk[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to M1_DDR2_clk[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_clk[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to M1_DDR2_clk[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_clk_n[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to M1_DDR2_clk_n[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_clk_n[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to M1_DDR2_clk_n[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[10] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[10] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[11] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[11] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[12] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[12] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[13] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[13] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[8] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[8] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[9] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[9] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_ba[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_ba[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_ba[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_ba[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_ba[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_ba[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_cs_n[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_cs_n[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_we_n -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_we_n -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_ras_n -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_ras_n -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_cas_n -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_cas_n -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_odt[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_odt[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_cke[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_cke[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dm[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dm[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dm[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dm[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dm[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dm[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dm[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dm[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dm[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dm[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dm[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dm[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dm[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dm[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dm[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dm[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[0] -to M1_DDR2_dq[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[0] -to M1_DDR2_dq[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[0] -to M1_DDR2_dq[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[0] -to M1_DDR2_dq[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[0] -to M1_DDR2_dq[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[0] -to M1_DDR2_dq[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[0] -to M1_DDR2_dq[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[0] -to M1_DDR2_dq[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[1] -to M1_DDR2_dq[8] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[1] -to M1_DDR2_dq[9] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[1] -to M1_DDR2_dq[10] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[1] -to M1_DDR2_dq[11] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[1] -to M1_DDR2_dq[12] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[1] -to M1_DDR2_dq[13] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[1] -to M1_DDR2_dq[14] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[1] -to M1_DDR2_dq[15] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[2] -to M1_DDR2_dq[16] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[2] -to M1_DDR2_dq[17] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[2] -to M1_DDR2_dq[18] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[2] -to M1_DDR2_dq[19] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[2] -to M1_DDR2_dq[20] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[2] -to M1_DDR2_dq[21] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[2] -to M1_DDR2_dq[22] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[2] -to M1_DDR2_dq[23] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[3] -to M1_DDR2_dq[24] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[3] -to M1_DDR2_dq[25] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[3] -to M1_DDR2_dq[26] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[3] -to M1_DDR2_dq[27] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[3] -to M1_DDR2_dq[28] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[3] -to M1_DDR2_dq[29] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[3] -to M1_DDR2_dq[30] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[3] -to M1_DDR2_dq[31] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[4] -to M1_DDR2_dq[32] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[4] -to M1_DDR2_dq[33] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[4] -to M1_DDR2_dq[34] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[4] -to M1_DDR2_dq[35] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[4] -to M1_DDR2_dq[36] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[4] -to M1_DDR2_dq[37] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[4] -to M1_DDR2_dq[38] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[4] -to M1_DDR2_dq[39] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[5] -to M1_DDR2_dq[40] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[5] -to M1_DDR2_dq[41] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[5] -to M1_DDR2_dq[42] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[5] -to M1_DDR2_dq[43] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[5] -to M1_DDR2_dq[44] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[5] -to M1_DDR2_dq[45] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[5] -to M1_DDR2_dq[46] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[5] -to M1_DDR2_dq[47] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[6] -to M1_DDR2_dq[48] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[6] -to M1_DDR2_dq[49] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[6] -to M1_DDR2_dq[50] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[6] -to M1_DDR2_dq[51] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[6] -to M1_DDR2_dq[52] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[6] -to M1_DDR2_dq[53] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[6] -to M1_DDR2_dq[54] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[6] -to M1_DDR2_dq[55] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[7] -to M1_DDR2_dq[56] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[7] -to M1_DDR2_dq[57] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[7] -to M1_DDR2_dq[58] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[7] -to M1_DDR2_dq[59] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[7] -to M1_DDR2_dq[60] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[7] -to M1_DDR2_dq[61] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[7] -to M1_DDR2_dq[62] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[7] -to M1_DDR2_dq[63] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[0] -to M1_DDR2_dm[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[1] -to M1_DDR2_dm[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[2] -to M1_DDR2_dm[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[3] -to M1_DDR2_dm[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[4] -to M1_DDR2_dm[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[5] -to M1_DDR2_dm[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[6] -to M1_DDR2_dm[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[7] -to M1_DDR2_dm[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_cs_n[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_odt[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_cke[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[8] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[8] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[8] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[9] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[9] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[9] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[10] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[10] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[10] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[11] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[11] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[11] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[12] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[12] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[12] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[13] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[13] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[13] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[14] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[14] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[14] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[15] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[15] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[15] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[16] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[16] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[16] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[17] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[17] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[17] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[18] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[18] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[18] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[19] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[19] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[19] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[20] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[20] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[20] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[21] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[21] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[21] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[22] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[22] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[22] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[23] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[23] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[23] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[24] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[24] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[24] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[25] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[25] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[25] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[26] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[26] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[26] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[27] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[27] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[27] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[28] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[28] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[28] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[29] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[29] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[29] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[30] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[30] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[30] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[31] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[31] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[31] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[32] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[32] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[32] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[33] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[33] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[33] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[34] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[34] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[34] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[35] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[35] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[35] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[36] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[36] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[36] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[37] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[37] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[37] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[38] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[38] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[38] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[39] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[39] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[39] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[40] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[40] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[40] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[41] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[41] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[41] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[42] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[42] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[42] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[43] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[43] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[43] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[44] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[44] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[44] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[45] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[45] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[45] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[46] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[46] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[46] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[47] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[47] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[47] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[48] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[48] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[48] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[49] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[49] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[49] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[50] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[50] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[50] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[51] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[51] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[51] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[52] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[52] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[52] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[53] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[53] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[53] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[54] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[54] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[54] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[55] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[55] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[55] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[56] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[56] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[56] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[57] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[57] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[57] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[58] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[58] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[58] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[59] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[59] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[59] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[60] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[60] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[60] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[61] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[61] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[61] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[62] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[62] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[62] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[63] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[63] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[63] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqs[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqs[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqs[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqs[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqs[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqs[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqs[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqs[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqsn[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqsn[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqsn[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqsn[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqsn[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqsn[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqsn[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqsn[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_clk[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to M2_DDR2_clk[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_clk[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to M2_DDR2_clk[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_clk_n[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to M2_DDR2_clk_n[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_clk_n[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to M2_DDR2_clk_n[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr[10] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr[10] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr[11] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr[11] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr[12] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr[12] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr[13] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr[13] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr[8] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr[8] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr[9] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr[9] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_ba[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_ba[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_ba[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_ba[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_ba[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_ba[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_cs_n[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_cs_n[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_we_n -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_we_n -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_ras_n -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_ras_n -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_cas_n -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_cas_n -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_odt[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_odt[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_cke[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_cke[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dm[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dm[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dm[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dm[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dm[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dm[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dm[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dm[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dm[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dm[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dm[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dm[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dm[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dm[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dm[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dm[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[0] -to M2_DDR2_dq[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[0] -to M2_DDR2_dq[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[0] -to M2_DDR2_dq[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[0] -to M2_DDR2_dq[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[0] -to M2_DDR2_dq[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[0] -to M2_DDR2_dq[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[0] -to M2_DDR2_dq[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[0] -to M2_DDR2_dq[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[1] -to M2_DDR2_dq[8] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[1] -to M2_DDR2_dq[9] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[1] -to M2_DDR2_dq[10] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[1] -to M2_DDR2_dq[11] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[1] -to M2_DDR2_dq[12] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[1] -to M2_DDR2_dq[13] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[1] -to M2_DDR2_dq[14] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[1] -to M2_DDR2_dq[15] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[2] -to M2_DDR2_dq[16] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[2] -to M2_DDR2_dq[17] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[2] -to M2_DDR2_dq[18] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[2] -to M2_DDR2_dq[19] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[2] -to M2_DDR2_dq[20] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[2] -to M2_DDR2_dq[21] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[2] -to M2_DDR2_dq[22] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[2] -to M2_DDR2_dq[23] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[3] -to M2_DDR2_dq[24] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[3] -to M2_DDR2_dq[25] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[3] -to M2_DDR2_dq[26] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[3] -to M2_DDR2_dq[27] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[3] -to M2_DDR2_dq[28] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[3] -to M2_DDR2_dq[29] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[3] -to M2_DDR2_dq[30] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[3] -to M2_DDR2_dq[31] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[4] -to M2_DDR2_dq[32] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[4] -to M2_DDR2_dq[33] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[4] -to M2_DDR2_dq[34] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[4] -to M2_DDR2_dq[35] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[4] -to M2_DDR2_dq[36] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[4] -to M2_DDR2_dq[37] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[4] -to M2_DDR2_dq[38] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[4] -to M2_DDR2_dq[39] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[5] -to M2_DDR2_dq[40] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[5] -to M2_DDR2_dq[41] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[5] -to M2_DDR2_dq[42] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[5] -to M2_DDR2_dq[43] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[5] -to M2_DDR2_dq[44] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[5] -to M2_DDR2_dq[45] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[5] -to M2_DDR2_dq[46] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[5] -to M2_DDR2_dq[47] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[6] -to M2_DDR2_dq[48] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[6] -to M2_DDR2_dq[49] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[6] -to M2_DDR2_dq[50] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[6] -to M2_DDR2_dq[51] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[6] -to M2_DDR2_dq[52] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[6] -to M2_DDR2_dq[53] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[6] -to M2_DDR2_dq[54] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[6] -to M2_DDR2_dq[55] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[7] -to M2_DDR2_dq[56] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[7] -to M2_DDR2_dq[57] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[7] -to M2_DDR2_dq[58] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[7] -to M2_DDR2_dq[59] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[7] -to M2_DDR2_dq[60] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[7] -to M2_DDR2_dq[61] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[7] -to M2_DDR2_dq[62] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[7] -to M2_DDR2_dq[63] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[0] -to M2_DDR2_dm[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[1] -to M2_DDR2_dm[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[2] -to M2_DDR2_dm[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[3] -to M2_DDR2_dm[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[4] -to M2_DDR2_dm[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[5] -to M2_DDR2_dm[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[6] -to M2_DDR2_dm[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[7] -to M2_DDR2_dm[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[8] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[9] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[10] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[11] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[12] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[13] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[14] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[15] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[16] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[17] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[18] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[19] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[20] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[21] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[22] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[23] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[24] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[25] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[26] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[27] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[28] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[29] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[30] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[31] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[32] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[33] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[34] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[35] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[36] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[37] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[38] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[39] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[40] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[41] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[42] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[43] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[44] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[45] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[46] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[47] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[48] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[49] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[50] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[51] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[52] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[53] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[54] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[55] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[56] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[57] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[58] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[59] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[60] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[61] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[62] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[63] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dm[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dm[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dm[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dm[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dm[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dm[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dm[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dm[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqs[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqs[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqs[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqs[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqs[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqs[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqs[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqs[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqsn[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqsn[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqsn[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqsn[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqsn[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqsn[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqsn[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqsn[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[8] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[9] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[10] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[11] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[12] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[13] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[14] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[15] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[16] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[17] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[18] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[19] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[20] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[21] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[22] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[23] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[24] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[25] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[26] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[27] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[28] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[29] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[30] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[31] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[32] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[33] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[34] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[35] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[36] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[37] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[38] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[39] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[40] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[41] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[42] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[43] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[44] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[45] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[46] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[47] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[48] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[49] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[50] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[51] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[52] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[53] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[54] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[55] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[56] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[57] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[58] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[59] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[60] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[61] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[62] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[63] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dm[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dm[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dm[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dm[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dm[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dm[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dm[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dm[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dqs[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dqs[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dqs[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dqs[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dqs[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dqs[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dqs[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dqs[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dqsn[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dqsn[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dqsn[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dqsn[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dqsn[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dqsn[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dqsn[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dqsn[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_addr[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_addr[10] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_addr[11] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_addr[12] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_addr[13] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_addr[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_addr[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_addr[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_addr[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_addr[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_addr[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_addr[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_addr[8] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_addr[9] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_ba[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_ba[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_ba[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_cs_n[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_we_n -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_ras_n -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_cas_n -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_odt[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_cke[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_clk[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_clk[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_clk_n[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_clk_n[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL "GLOBAL CLOCK" -to u0|ddr2_ram_1|pll0|upll_memphy|auto_generated|clk[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL "GLOBAL CLOCK" -to u0|ddr2_ram_1|pll0|upll_memphy|auto_generated|clk[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL "DUAL-REGIONAL CLOCK" -to u0|ddr2_ram_1|pll0|upll_memphy|auto_generated|clk[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL "DUAL-REGIONAL CLOCK" -to u0|ddr2_ram_1|pll0|upll_memphy|auto_generated|clk[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL "DUAL-REGIONAL CLOCK" -to u0|ddr2_ram_1|pll0|upll_memphy|auto_generated|clk[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram_1|p0|umemphy|ureset|phy_reset_mem_stable_n -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram_1|p0|umemphy|ureset|phy_reset_n -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram_1|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|rw_soft_reset_n -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram_1|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram_1|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram_1|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram_1|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram_1|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram_1|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram_1|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram_1|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram_1|p0|umemphy|uread_datapath|reset_n_fifo_write_side[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram_1|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram_1|p0|umemphy|uread_datapath|reset_n_fifo_write_side[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram_1|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram_1|p0|umemphy|uread_datapath|reset_n_fifo_write_side[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram_1|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram_1|p0|umemphy|uread_datapath|reset_n_fifo_write_side[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram_1|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram_1|p0|umemphy|uread_datapath|read_capture_clk_div2[0] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram_1|p0|umemphy|uread_datapath|read_capture_clk_div2[1] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram_1|p0|umemphy|uread_datapath|read_capture_clk_div2[2] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram_1|p0|umemphy|uread_datapath|read_capture_clk_div2[3] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram_1|p0|umemphy|uread_datapath|read_capture_clk_div2[4] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram_1|p0|umemphy|uread_datapath|read_capture_clk_div2[5] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram_1|p0|umemphy|uread_datapath|read_capture_clk_div2[6] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr2_ram_1|p0|umemphy|uread_datapath|read_capture_clk_div2[7] -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -from u0|ddr2_ram_1|pll0|upll_memphy|auto_generated|clk[2] -to u0|ddr2_ram_1|dll0|dll_wys_m -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name ENABLE_BENEFICIAL_SKEW_OPTIMIZATION_FOR_NON_GLOBAL_CLOCKS ON -to u0|ddr2_ram_1 -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name PLL_ENFORCE_USER_PHASE_SHIFT ON -to u0|ddr2_ram_1|pll0|upll_memphy|auto_generated|pll1 -tag __testbench_ls_ddr2_ram_p0
set_instance_assignment -name IO_STANDARD "1.8 V" -to M1_DDR2_cke[1]
set_instance_assignment -name IO_STANDARD "1.8 V" -to M1_DDR2_cs_n[1]
set_instance_assignment -name IO_STANDARD "1.8 V" -to M1_DDR2_odt[1]
set_instance_assignment -name IO_STANDARD "1.8 V" -to M2_DDR2_SA[1]
set_instance_assignment -name IO_STANDARD "1.8 V" -to M2_DDR2_SA[0]
set_instance_assignment -name IO_STANDARD "1.8 V" -to M2_DDR2_SA
set_instance_assignment -name IO_STANDARD "1.8 V" -to M2_DDR2_SCL
set_instance_assignment -name IO_STANDARD "1.8 V" -to M2_DDR2_SDA
set_instance_assignment -name IO_STANDARD "1.8 V" -to M2_DDR2_addr[15]
set_instance_assignment -name IO_STANDARD "1.8 V" -to M2_DDR2_addr[14]
set_instance_assignment -name IO_STANDARD "1.8 V" -to GCLKIN
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_OE_n
set_instance_assignment -name IO_STANDARD "1.8 V" -to OSC_50_Bank7
set_instance_assignment -name IO_STANDARD "1.8 V" -to OSC_50_BANK7
set_instance_assignment -name IO_STANDARD "1.8 V" -to ETH_INT_n[0]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_CS_n
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_A[16]
set_instance_assignment -name IO_STANDARD "1.8 V" -to M2_DDR2_cke[1]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_D[27]
set_instance_assignment -name IO_STANDARD "1.8 V" -to M2_DDR2_odt[1]
set_instance_assignment -name IO_STANDARD "1.8 V" -to M2_DDR2_oct_rup
set_instance_assignment -name IO_STANDARD "1.8 V" -to M2_DDR2_oct_rdn
set_instance_assignment -name IO_STANDARD "1.8 V" -to M2_DDR2_cs_n[1]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_A[17]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_D[28]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_A[10]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_A[11]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_A[2]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_A[1]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_D[31]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_D[30]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_D[29]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_A[3]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_A[4]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_A[5]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_A[6]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_A[7]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_A[9]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_A[12]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_A[13]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_A[14]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_A[15]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_A[8]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_A
set_global_assignment -name VHDL_FILE ethlink/mac/altdpram1_8_8.vhd
set_global_assignment -name SDC_FILE ethlink/mac/mac_sgmii_rgmii.sdc
set_global_assignment -name VHDL_FILE ethlink/mac/sopc/n2top1.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/mdio/MDIOdrv1.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/mac_globals.vhd
set_global_assignment -name VERILOG_FILE IP/ethFIFO/ethFifo.v
set_global_assignment -name VHDL_FILE ethlink/bufferfifo.vhd
set_global_assignment -name SOURCE_FILE ethlink/altbufferfifo.cmp
set_global_assignment -name VHDL_FILE Controller.vhd
set_global_assignment -name VHDL_FILE ethlink/ethlink.vhd
set_global_assignment -name VHDL_FILE ethlink/altiobuf1.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/rxtagbuf1.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/pkg_crc32_d8.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/altrxtagbuf1.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/altrxdatabuf1.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/altdcfiforx2.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/altdcfiforx1.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/altdcfifo2.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/rgmii/rgmii1.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/rgmii/ddout1.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/rgmii/ddin1.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/rgmii/altddout1.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/rgmii/altddin1.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/txport1.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/txrxint.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/userlib.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/txframe1.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/rxframe1.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/rxdatabuf1.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/regsync1.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/dcfiforx2.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/dcfiforx1.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/dcfifo8bit.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/dcfifo2.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/crc32.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/maclut.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/mac_sgmii.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/mac_rgmii.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/mac_gmii.vhd
set_global_assignment -name SDC_FILE TestBench_LS.out.sdc
set_global_assignment -name VERILOG_FILE IP/StreamFifo/streamFIFO.v
set_global_assignment -name QIP_FILE testbench_ls/synthesis/testbench_ls.qip
set_global_assignment -name VERILOG_FILE TestBench_LS.v
set_global_assignment -name QIP_FILE primitiveFIFO.qip
set_global_assignment -name SIGNALTAP_FILE stp1.stp
set_global_assignment -name QIP_FILE pll40MHz.qip
set_global_assignment -name QIP_FILE pll125MHz.qip
set_global_assignment -name VHDL_FILE ethlink/mac/dpram1.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/altdpram1_64_8.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/dpram2.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/altdpram2.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/rxport1.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/syncrst1.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/scfiforeg1.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/regfile1.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/sgmii/sgmii1.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/sgmii/alttse1.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/framegen.vhd
set_global_assignment -name VHDL_FILE ethlink/mac/cmdctrl.vhd
set_global_assignment -name QIP_FILE FifoToRAM.qip
set_global_assignment -name SIGNALTAP_FILE stp_Send_Receive.stp
set_global_assignment -name QIP_FILE ethlink/altbufferfifo.qip
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top