//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-26907403
// Cuda compilation tools, release 10.1, V10.1.243
// Based on LLVM 3.4svn
//

.version 6.4
.target sm_35
.address_size 64

	// .globl	_Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii
.func  (.param .b64 func_retval0) __internal_trig_reduction_slowpathd
(
	.param .b64 __internal_trig_reduction_slowpathd_param_0,
	.param .b64 __internal_trig_reduction_slowpathd_param_1
)
;
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};
.const .align 8 .b8 __cudart_i2opi_d[144] = {8, 93, 141, 31, 177, 95, 251, 107, 234, 146, 82, 138, 247, 57, 7, 61, 123, 241, 229, 235, 199, 186, 39, 117, 45, 234, 95, 158, 102, 63, 70, 79, 183, 9, 203, 39, 207, 126, 54, 109, 31, 109, 10, 90, 139, 17, 47, 239, 15, 152, 5, 222, 255, 151, 248, 31, 59, 40, 249, 189, 139, 95, 132, 156, 244, 57, 83, 131, 57, 214, 145, 57, 65, 126, 95, 180, 38, 112, 156, 233, 132, 68, 187, 46, 245, 53, 130, 232, 62, 167, 41, 177, 28, 235, 29, 254, 28, 146, 209, 9, 234, 46, 73, 6, 224, 210, 77, 66, 58, 110, 36, 183, 97, 197, 187, 222, 171, 99, 81, 254, 65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry _Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii(
	.param .u64 _Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_0,
	.param .u64 _Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_1,
	.param .u64 _Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_2,
	.param .u64 _Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_3,
	.param .u64 _Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_4,
	.param .f32 _Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_5,
	.param .u32 _Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_6,
	.param .u64 _Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_7,
	.param .f32 _Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_8,
	.param .u32 _Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_9,
	.param .u32 _Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_10,
	.param .u32 _Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_11,
	.param .u32 _Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_12,
	.param .u32 _Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_13
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<114>;
	.reg .f32 	%f<479>;
	.reg .b32 	%r<767>;
	.reg .b64 	%rd<163>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd69, [_Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_2];
	ld.param.u64 	%rd71, [_Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_3];
	ld.param.u64 	%rd72, [_Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_4];
	ld.param.f32 	%f183, [_Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_5];
	ld.param.u32 	%r285, [_Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_6];
	ld.param.u32 	%r286, [_Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_9];
	ld.param.u32 	%r289, [_Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_10];
	ld.param.u32 	%r287, [_Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_11];
	ld.param.u32 	%r290, [_Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_12];
	cvta.to.global.u64 	%rd1, %rd72;
	cvta.to.global.u64 	%rd2, %rd71;
	mov.u32 	%r291, %ctaid.x;
	mov.u32 	%r292, %ntid.x;
	mov.u32 	%r293, %tid.x;
	mad.lo.s32 	%r294, %r286, %r285, %r293;
	mad.lo.s32 	%r295, %r291, %r292, %r294;
	cvt.u64.u32	%rd3, %r295;
	mov.u32 	%r296, %ctaid.y;
	mov.u32 	%r297, %ntid.y;
	mov.u32 	%r298, %tid.y;
	mad.lo.s32 	%r299, %r287, %r285, %r298;
	mad.lo.s32 	%r300, %r296, %r297, %r299;
	cvt.u64.u32	%rd4, %r300;
	mul.lo.s32 	%r301, %r289, %r285;
	cvt.s64.s32	%rd73, %r301;
	mul.lo.s32 	%r302, %r290, %r285;
	cvt.s64.s32	%rd74, %r302;
	setp.ge.u64	%p1, %rd4, %rd74;
	setp.ge.u64	%p2, %rd3, %rd73;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB0_201;

	cvt.s64.s32	%rd5, %r285;
	and.b64  	%rd75, %rd5, -4294967296;
	setp.eq.s64	%p4, %rd75, 0;
	@%p4 bra 	BB0_3;

	div.u64 	%rd143, %rd3, %rd5;
	bra.uni 	BB0_4;

BB0_3:
	cvt.u32.u64	%r303, %rd5;
	cvt.u32.u64	%r304, %rd3;
	div.u32 	%r305, %r304, %r303;
	cvt.u64.u32	%rd143, %r305;

BB0_4:
	cvt.rn.f32.u64	%f185, %rd143;
	cvt.rmi.f32.f32	%f186, %f185;
	cvt.rzi.u64.f32	%rd9, %f186;
	@%p4 bra 	BB0_6;

	div.u64 	%rd144, %rd4, %rd5;
	bra.uni 	BB0_7;

BB0_6:
	cvt.u32.u64	%r306, %rd5;
	cvt.u32.u64	%r307, %rd4;
	div.u32 	%r308, %r307, %r306;
	cvt.u64.u32	%rd144, %r308;

BB0_7:
	cvt.rn.f32.u64	%f187, %rd144;
	cvt.rmi.f32.f32	%f188, %f187;
	cvt.rzi.u64.f32	%rd13, %f188;
	setp.gt.u64	%p6, %rd9, %rd13;
	@%p6 bra 	BB0_201;

	@%p4 bra 	BB0_10;

	rem.u64 	%rd145, %rd3, %rd5;
	bra.uni 	BB0_11;

BB0_10:
	cvt.u32.u64	%r309, %rd5;
	cvt.u32.u64	%r310, %rd3;
	rem.u32 	%r311, %r310, %r309;
	cvt.u64.u32	%rd145, %r311;

BB0_11:
	@%p4 bra 	BB0_13;

	rem.u64 	%rd146, %rd4, %rd5;
	bra.uni 	BB0_14;

BB0_13:
	cvt.u32.u64	%r312, %rd5;
	cvt.u32.u64	%r313, %rd4;
	rem.u32 	%r314, %r313, %r312;
	cvt.u64.u32	%rd146, %r314;

BB0_14:
	mul.lo.s64 	%rd79, %rd145, %rd5;
	add.s64 	%rd80, %rd79, %rd146;
	cvta.to.global.u64 	%rd81, %rd69;
	shl.b64 	%rd82, %rd80, 2;
	add.s64 	%rd83, %rd81, %rd82;
	mul.lo.s64 	%rd84, %rd5, 6;
	mul.lo.s64 	%rd20, %rd84, %rd9;
	mul.lo.s64 	%rd21, %rd84, %rd13;
	mul.lo.s64 	%rd85, %rd146, 3;
	add.s64 	%rd86, %rd85, %rd20;
	shl.b64 	%rd87, %rd86, 2;
	add.s64 	%rd88, %rd2, %rd87;
	mul.lo.s64 	%rd89, %rd145, 3;
	add.s64 	%rd90, %rd89, %rd21;
	shl.b64 	%rd91, %rd90, 2;
	add.s64 	%rd92, %rd2, %rd91;
	ld.global.f32 	%f1, [%rd88];
	ld.global.f32 	%f2, [%rd92];
	sub.f32 	%f189, %f2, %f1;
	ld.global.f32 	%f3, [%rd88+4];
	ld.global.f32 	%f4, [%rd92+4];
	sub.f32 	%f190, %f4, %f3;
	mul.f32 	%f191, %f190, %f190;
	fma.rn.f32 	%f192, %f189, %f189, %f191;
	ld.global.f32 	%f5, [%rd88+8];
	ld.global.f32 	%f6, [%rd92+8];
	sub.f32 	%f193, %f6, %f5;
	fma.rn.f32 	%f194, %f193, %f193, %f192;
	sqrt.rn.f32 	%f195, %f194;
	add.s64 	%rd93, %rd1, %rd87;
	add.s64 	%rd94, %rd1, %rd91;
	ld.global.f32 	%f7, [%rd94];
	ld.global.f32 	%f8, [%rd93];
	ld.global.f32 	%f9, [%rd94+4];
	ld.global.f32 	%f10, [%rd93+4];
	mul.f32 	%f196, %f10, %f9;
	fma.rn.f32 	%f197, %f8, %f7, %f196;
	ld.global.f32 	%f11, [%rd94+8];
	ld.global.f32 	%f12, [%rd93+8];
	fma.rn.f32 	%f198, %f12, %f11, %f197;
	mul.f32 	%f199, %f195, %f183;
	neg.f32 	%f437, %f199;
	ld.global.f32 	%f14, [%rd83];
	mul.f32 	%f15, %f14, %f198;
	add.u64 	%rd22, %SPL, 0;
	abs.f32 	%f16, %f437;
	setp.neu.f32	%p9, %f16, 0f7F800000;
	mov.f32 	%f431, %f437;
	@%p9 bra 	BB0_16;

	mov.f32 	%f200, 0f00000000;
	mul.rn.f32 	%f431, %f437, %f200;

BB0_16:
	mul.f32 	%f201, %f431, 0f3F22F983;
	cvt.rni.s32.f32	%r696, %f201;
	cvt.rn.f32.s32	%f202, %r696;
	neg.f32 	%f203, %f202;
	mov.f32 	%f204, 0f3FC90FDA;
	fma.rn.f32 	%f205, %f203, %f204, %f431;
	mov.f32 	%f206, 0f33A22168;
	fma.rn.f32 	%f207, %f203, %f206, %f205;
	mov.f32 	%f208, 0f27C234C5;
	fma.rn.f32 	%f432, %f203, %f208, %f207;
	abs.f32 	%f209, %f431;
	add.s64 	%rd23, %rd22, 24;
	setp.leu.f32	%p10, %f209, 0f47CE4780;
	@%p10 bra 	BB0_27;

	mov.b32 	 %r2, %f431;
	shr.u32 	%r3, %r2, 23;
	shl.b32 	%r317, %r2, 8;
	or.b32  	%r4, %r317, -2147483648;
	mov.u32 	%r688, 0;
	mov.u64 	%rd147, __cudart_i2opi_f;
	mov.u32 	%r687, -6;
	mov.u64 	%rd148, %rd22;

BB0_18:
	.pragma "nounroll";
	ld.const.u32 	%r320, [%rd147];
	// inline asm
	{
	mad.lo.cc.u32   %r318, %r320, %r4, %r688;
	madc.hi.u32     %r688, %r320, %r4,  0;
	}
	// inline asm
	st.local.u32 	[%rd148], %r318;
	add.s64 	%rd148, %rd148, 4;
	add.s64 	%rd147, %rd147, 4;
	add.s32 	%r687, %r687, 1;
	setp.ne.s32	%p11, %r687, 0;
	@%p11 bra 	BB0_18;

	and.b32  	%r323, %r3, 255;
	add.s32 	%r324, %r323, -128;
	shr.u32 	%r325, %r324, 5;
	and.b32  	%r9, %r2, -2147483648;
	st.local.u32 	[%rd23], %r688;
	mov.u32 	%r326, 6;
	sub.s32 	%r327, %r326, %r325;
	mul.wide.s32 	%rd97, %r327, 4;
	add.s64 	%rd28, %rd22, %rd97;
	ld.local.u32 	%r689, [%rd28];
	ld.local.u32 	%r690, [%rd28+-4];
	and.b32  	%r12, %r3, 31;
	setp.eq.s32	%p12, %r12, 0;
	@%p12 bra 	BB0_21;

	mov.u32 	%r328, 32;
	sub.s32 	%r329, %r328, %r12;
	shr.u32 	%r330, %r690, %r329;
	shl.b32 	%r331, %r689, %r12;
	add.s32 	%r689, %r330, %r331;
	ld.local.u32 	%r332, [%rd28+-8];
	shr.u32 	%r333, %r332, %r329;
	shl.b32 	%r334, %r690, %r12;
	add.s32 	%r690, %r333, %r334;

BB0_21:
	shr.u32 	%r335, %r690, 30;
	shl.b32 	%r336, %r689, 2;
	add.s32 	%r691, %r335, %r336;
	shl.b32 	%r18, %r690, 2;
	shr.u32 	%r337, %r691, 31;
	shr.u32 	%r338, %r689, 30;
	add.s32 	%r19, %r337, %r338;
	setp.eq.s32	%p13, %r337, 0;
	@%p13 bra 	BB0_22;

	not.b32 	%r339, %r691;
	neg.s32 	%r693, %r18;
	setp.eq.s32	%p14, %r18, 0;
	selp.u32	%r340, 1, 0, %p14;
	add.s32 	%r691, %r340, %r339;
	xor.b32  	%r692, %r9, -2147483648;
	bra.uni 	BB0_24;

BB0_22:
	mov.u32 	%r692, %r9;
	mov.u32 	%r693, %r18;

BB0_24:
	clz.b32 	%r695, %r691;
	setp.eq.s32	%p15, %r695, 0;
	shl.b32 	%r341, %r691, %r695;
	mov.u32 	%r342, 32;
	sub.s32 	%r343, %r342, %r695;
	shr.u32 	%r344, %r693, %r343;
	add.s32 	%r345, %r344, %r341;
	selp.b32	%r27, %r691, %r345, %p15;
	mov.u32 	%r346, -921707870;
	mul.hi.u32 	%r694, %r27, %r346;
	setp.eq.s32	%p16, %r9, 0;
	neg.s32 	%r347, %r19;
	selp.b32	%r696, %r19, %r347, %p16;
	setp.lt.s32	%p17, %r694, 1;
	@%p17 bra 	BB0_26;

	mul.lo.s32 	%r348, %r27, -921707870;
	shr.u32 	%r349, %r348, 31;
	shl.b32 	%r350, %r694, 1;
	add.s32 	%r694, %r349, %r350;
	add.s32 	%r695, %r695, 1;

BB0_26:
	mov.u32 	%r351, 126;
	sub.s32 	%r352, %r351, %r695;
	shl.b32 	%r353, %r352, 23;
	add.s32 	%r354, %r694, 1;
	shr.u32 	%r355, %r354, 7;
	add.s32 	%r356, %r355, 1;
	shr.u32 	%r357, %r356, 1;
	add.s32 	%r358, %r357, %r353;
	or.b32  	%r359, %r358, %r692;
	mov.b32 	 %f432, %r359;

BB0_27:
	mul.rn.f32 	%f22, %f432, %f432;
	add.s32 	%r35, %r696, 1;
	and.b32  	%r36, %r35, 1;
	setp.eq.s32	%p18, %r36, 0;
	@%p18 bra 	BB0_29;

	mov.f32 	%f210, 0fBAB6061A;
	mov.f32 	%f211, 0f37CCF5CE;
	fma.rn.f32 	%f433, %f211, %f22, %f210;
	bra.uni 	BB0_30;

BB0_29:
	mov.f32 	%f212, 0f3C08839E;
	mov.f32 	%f213, 0fB94CA1F9;
	fma.rn.f32 	%f433, %f213, %f22, %f212;

BB0_30:
	@%p18 bra 	BB0_32;

	mov.f32 	%f214, 0f3D2AAAA5;
	fma.rn.f32 	%f215, %f433, %f22, %f214;
	mov.f32 	%f216, 0fBF000000;
	fma.rn.f32 	%f434, %f215, %f22, %f216;
	bra.uni 	BB0_33;

BB0_32:
	mov.f32 	%f217, 0fBE2AAAA3;
	fma.rn.f32 	%f218, %f433, %f22, %f217;
	mov.f32 	%f219, 0f00000000;
	fma.rn.f32 	%f434, %f218, %f22, %f219;

BB0_33:
	fma.rn.f32 	%f435, %f434, %f432, %f432;
	@%p18 bra 	BB0_35;

	mov.f32 	%f220, 0f3F800000;
	fma.rn.f32 	%f435, %f434, %f22, %f220;

BB0_35:
	and.b32  	%r360, %r35, 2;
	setp.eq.s32	%p21, %r360, 0;
	@%p21 bra 	BB0_37;

	mov.f32 	%f221, 0f00000000;
	mov.f32 	%f222, 0fBF800000;
	fma.rn.f32 	%f435, %f435, %f222, %f221;

BB0_37:
	fma.rn.f32 	%f34, %f15, %f435, 0f00000000;
	@%p9 bra 	BB0_39;

	mov.f32 	%f223, 0f00000000;
	mul.rn.f32 	%f437, %f437, %f223;

BB0_39:
	mul.f32 	%f224, %f437, 0f3F22F983;
	cvt.rni.s32.f32	%r706, %f224;
	cvt.rn.f32.s32	%f225, %r706;
	neg.f32 	%f226, %f225;
	fma.rn.f32 	%f228, %f226, %f204, %f437;
	fma.rn.f32 	%f230, %f226, %f206, %f228;
	fma.rn.f32 	%f438, %f226, %f208, %f230;
	abs.f32 	%f232, %f437;
	setp.leu.f32	%p23, %f232, 0f47CE4780;
	@%p23 bra 	BB0_50;

	mov.b32 	 %r38, %f437;
	shr.u32 	%r39, %r38, 23;
	shl.b32 	%r363, %r38, 8;
	or.b32  	%r40, %r363, -2147483648;
	mov.u32 	%r698, 0;
	mov.u64 	%rd149, __cudart_i2opi_f;
	mov.u32 	%r697, -6;
	mov.u64 	%rd150, %rd22;

BB0_41:
	.pragma "nounroll";
	ld.const.u32 	%r366, [%rd149];
	// inline asm
	{
	mad.lo.cc.u32   %r364, %r366, %r40, %r698;
	madc.hi.u32     %r698, %r366, %r40,  0;
	}
	// inline asm
	st.local.u32 	[%rd150], %r364;
	add.s64 	%rd150, %rd150, 4;
	add.s64 	%rd149, %rd149, 4;
	add.s32 	%r697, %r697, 1;
	setp.ne.s32	%p24, %r697, 0;
	@%p24 bra 	BB0_41;

	and.b32  	%r369, %r39, 255;
	add.s32 	%r370, %r369, -128;
	shr.u32 	%r371, %r370, 5;
	and.b32  	%r45, %r38, -2147483648;
	st.local.u32 	[%rd23], %r698;
	mov.u32 	%r372, 6;
	sub.s32 	%r373, %r372, %r371;
	mul.wide.s32 	%rd99, %r373, 4;
	add.s64 	%rd33, %rd22, %rd99;
	ld.local.u32 	%r699, [%rd33];
	ld.local.u32 	%r700, [%rd33+-4];
	and.b32  	%r48, %r39, 31;
	setp.eq.s32	%p25, %r48, 0;
	@%p25 bra 	BB0_44;

	mov.u32 	%r374, 32;
	sub.s32 	%r375, %r374, %r48;
	shr.u32 	%r376, %r700, %r375;
	shl.b32 	%r377, %r699, %r48;
	add.s32 	%r699, %r376, %r377;
	ld.local.u32 	%r378, [%rd33+-8];
	shr.u32 	%r379, %r378, %r375;
	shl.b32 	%r380, %r700, %r48;
	add.s32 	%r700, %r379, %r380;

BB0_44:
	shr.u32 	%r381, %r700, 30;
	shl.b32 	%r382, %r699, 2;
	add.s32 	%r701, %r381, %r382;
	shl.b32 	%r54, %r700, 2;
	shr.u32 	%r383, %r701, 31;
	shr.u32 	%r384, %r699, 30;
	add.s32 	%r55, %r383, %r384;
	setp.eq.s32	%p26, %r383, 0;
	@%p26 bra 	BB0_45;

	not.b32 	%r385, %r701;
	neg.s32 	%r703, %r54;
	setp.eq.s32	%p27, %r54, 0;
	selp.u32	%r386, 1, 0, %p27;
	add.s32 	%r701, %r386, %r385;
	xor.b32  	%r702, %r45, -2147483648;
	bra.uni 	BB0_47;

BB0_45:
	mov.u32 	%r702, %r45;
	mov.u32 	%r703, %r54;

BB0_47:
	clz.b32 	%r705, %r701;
	setp.eq.s32	%p28, %r705, 0;
	shl.b32 	%r387, %r701, %r705;
	mov.u32 	%r388, 32;
	sub.s32 	%r389, %r388, %r705;
	shr.u32 	%r390, %r703, %r389;
	add.s32 	%r391, %r390, %r387;
	selp.b32	%r63, %r701, %r391, %p28;
	mov.u32 	%r392, -921707870;
	mul.hi.u32 	%r704, %r63, %r392;
	setp.eq.s32	%p29, %r45, 0;
	neg.s32 	%r393, %r55;
	selp.b32	%r706, %r55, %r393, %p29;
	setp.lt.s32	%p30, %r704, 1;
	@%p30 bra 	BB0_49;

	mul.lo.s32 	%r394, %r63, -921707870;
	shr.u32 	%r395, %r394, 31;
	shl.b32 	%r396, %r704, 1;
	add.s32 	%r704, %r395, %r396;
	add.s32 	%r705, %r705, 1;

BB0_49:
	mov.u32 	%r397, 126;
	sub.s32 	%r398, %r397, %r705;
	shl.b32 	%r399, %r398, 23;
	add.s32 	%r400, %r704, 1;
	shr.u32 	%r401, %r400, 7;
	add.s32 	%r402, %r401, 1;
	shr.u32 	%r403, %r402, 1;
	add.s32 	%r404, %r403, %r399;
	or.b32  	%r405, %r404, %r702;
	mov.b32 	 %f438, %r405;

BB0_50:
	mul.rn.f32 	%f40, %f438, %f438;
	and.b32  	%r71, %r706, 1;
	setp.eq.s32	%p31, %r71, 0;
	@%p31 bra 	BB0_52;

	mov.f32 	%f233, 0fBAB6061A;
	mov.f32 	%f234, 0f37CCF5CE;
	fma.rn.f32 	%f439, %f234, %f40, %f233;
	bra.uni 	BB0_53;

BB0_52:
	mov.f32 	%f235, 0f3C08839E;
	mov.f32 	%f236, 0fB94CA1F9;
	fma.rn.f32 	%f439, %f236, %f40, %f235;

BB0_53:
	@%p31 bra 	BB0_55;

	mov.f32 	%f237, 0f3D2AAAA5;
	fma.rn.f32 	%f238, %f439, %f40, %f237;
	mov.f32 	%f239, 0fBF000000;
	fma.rn.f32 	%f440, %f238, %f40, %f239;
	bra.uni 	BB0_56;

BB0_55:
	mov.f32 	%f240, 0fBE2AAAA3;
	fma.rn.f32 	%f241, %f439, %f40, %f240;
	mov.f32 	%f242, 0f00000000;
	fma.rn.f32 	%f440, %f241, %f40, %f242;

BB0_56:
	fma.rn.f32 	%f441, %f440, %f438, %f438;
	@%p31 bra 	BB0_58;

	mov.f32 	%f243, 0f3F800000;
	fma.rn.f32 	%f441, %f440, %f40, %f243;

BB0_58:
	and.b32  	%r406, %r706, 2;
	setp.eq.s32	%p34, %r406, 0;
	@%p34 bra 	BB0_60;

	mov.f32 	%f244, 0f00000000;
	mov.f32 	%f245, 0fBF800000;
	fma.rn.f32 	%f441, %f441, %f245, %f244;

BB0_60:
	fma.rn.f32 	%f52, %f15, %f441, 0f00000000;
	add.s64 	%rd100, %rd146, %rd5;
	mul.lo.s64 	%rd101, %rd100, 3;
	add.s64 	%rd102, %rd101, %rd20;
	shl.b64 	%rd103, %rd102, 2;
	add.s64 	%rd104, %rd2, %rd103;
	ld.global.f32 	%f53, [%rd104];
	sub.f32 	%f246, %f2, %f53;
	ld.global.f32 	%f54, [%rd104+4];
	sub.f32 	%f247, %f4, %f54;
	mul.f32 	%f248, %f247, %f247;
	fma.rn.f32 	%f249, %f246, %f246, %f248;
	ld.global.f32 	%f55, [%rd104+8];
	sub.f32 	%f250, %f6, %f55;
	fma.rn.f32 	%f251, %f250, %f250, %f249;
	sqrt.rn.f32 	%f252, %f251;
	add.s64 	%rd105, %rd1, %rd103;
	ld.global.f32 	%f56, [%rd105];
	ld.global.f32 	%f57, [%rd105+4];
	mul.f32 	%f253, %f57, %f9;
	fma.rn.f32 	%f254, %f56, %f7, %f253;
	ld.global.f32 	%f58, [%rd105+8];
	fma.rn.f32 	%f255, %f58, %f11, %f254;
	mul.f32 	%f256, %f252, %f183;
	neg.f32 	%f449, %f256;
	mul.f32 	%f60, %f14, %f255;
	abs.f32 	%f61, %f449;
	setp.neu.f32	%p35, %f61, 0f7F800000;
	mov.f32 	%f443, %f449;
	@%p35 bra 	BB0_62;

	mov.f32 	%f257, 0f00000000;
	mul.rn.f32 	%f443, %f449, %f257;

BB0_62:
	mul.f32 	%f258, %f443, 0f3F22F983;
	cvt.rni.s32.f32	%r716, %f258;
	cvt.rn.f32.s32	%f259, %r716;
	neg.f32 	%f260, %f259;
	fma.rn.f32 	%f262, %f260, %f204, %f443;
	fma.rn.f32 	%f264, %f260, %f206, %f262;
	fma.rn.f32 	%f444, %f260, %f208, %f264;
	abs.f32 	%f266, %f443;
	setp.leu.f32	%p36, %f266, 0f47CE4780;
	@%p36 bra 	BB0_73;

	mov.b32 	 %r73, %f443;
	shr.u32 	%r74, %r73, 23;
	shl.b32 	%r409, %r73, 8;
	or.b32  	%r75, %r409, -2147483648;
	mov.u32 	%r708, 0;
	mov.u64 	%rd151, __cudart_i2opi_f;
	mov.u32 	%r707, -6;
	mov.u64 	%rd152, %rd22;

BB0_64:
	.pragma "nounroll";
	ld.const.u32 	%r412, [%rd151];
	// inline asm
	{
	mad.lo.cc.u32   %r410, %r412, %r75, %r708;
	madc.hi.u32     %r708, %r412, %r75,  0;
	}
	// inline asm
	st.local.u32 	[%rd152], %r410;
	add.s64 	%rd152, %rd152, 4;
	add.s64 	%rd151, %rd151, 4;
	add.s32 	%r707, %r707, 1;
	setp.ne.s32	%p37, %r707, 0;
	@%p37 bra 	BB0_64;

	and.b32  	%r415, %r74, 255;
	add.s32 	%r416, %r415, -128;
	shr.u32 	%r417, %r416, 5;
	and.b32  	%r80, %r73, -2147483648;
	st.local.u32 	[%rd23], %r708;
	mov.u32 	%r418, 6;
	sub.s32 	%r419, %r418, %r417;
	mul.wide.s32 	%rd107, %r419, 4;
	add.s64 	%rd38, %rd22, %rd107;
	ld.local.u32 	%r709, [%rd38];
	ld.local.u32 	%r710, [%rd38+-4];
	and.b32  	%r83, %r74, 31;
	setp.eq.s32	%p38, %r83, 0;
	@%p38 bra 	BB0_67;

	mov.u32 	%r420, 32;
	sub.s32 	%r421, %r420, %r83;
	shr.u32 	%r422, %r710, %r421;
	shl.b32 	%r423, %r709, %r83;
	add.s32 	%r709, %r422, %r423;
	ld.local.u32 	%r424, [%rd38+-8];
	shr.u32 	%r425, %r424, %r421;
	shl.b32 	%r426, %r710, %r83;
	add.s32 	%r710, %r425, %r426;

BB0_67:
	shr.u32 	%r427, %r710, 30;
	shl.b32 	%r428, %r709, 2;
	add.s32 	%r711, %r427, %r428;
	shl.b32 	%r89, %r710, 2;
	shr.u32 	%r429, %r711, 31;
	shr.u32 	%r430, %r709, 30;
	add.s32 	%r90, %r429, %r430;
	setp.eq.s32	%p39, %r429, 0;
	@%p39 bra 	BB0_68;

	not.b32 	%r431, %r711;
	neg.s32 	%r713, %r89;
	setp.eq.s32	%p40, %r89, 0;
	selp.u32	%r432, 1, 0, %p40;
	add.s32 	%r711, %r432, %r431;
	xor.b32  	%r712, %r80, -2147483648;
	bra.uni 	BB0_70;

BB0_68:
	mov.u32 	%r712, %r80;
	mov.u32 	%r713, %r89;

BB0_70:
	clz.b32 	%r715, %r711;
	setp.eq.s32	%p41, %r715, 0;
	shl.b32 	%r433, %r711, %r715;
	mov.u32 	%r434, 32;
	sub.s32 	%r435, %r434, %r715;
	shr.u32 	%r436, %r713, %r435;
	add.s32 	%r437, %r436, %r433;
	selp.b32	%r98, %r711, %r437, %p41;
	mov.u32 	%r438, -921707870;
	mul.hi.u32 	%r714, %r98, %r438;
	setp.eq.s32	%p42, %r80, 0;
	neg.s32 	%r439, %r90;
	selp.b32	%r716, %r90, %r439, %p42;
	setp.lt.s32	%p43, %r714, 1;
	@%p43 bra 	BB0_72;

	mul.lo.s32 	%r440, %r98, -921707870;
	shr.u32 	%r441, %r440, 31;
	shl.b32 	%r442, %r714, 1;
	add.s32 	%r714, %r441, %r442;
	add.s32 	%r715, %r715, 1;

BB0_72:
	mov.u32 	%r443, 126;
	sub.s32 	%r444, %r443, %r715;
	shl.b32 	%r445, %r444, 23;
	add.s32 	%r446, %r714, 1;
	shr.u32 	%r447, %r446, 7;
	add.s32 	%r448, %r447, 1;
	shr.u32 	%r449, %r448, 1;
	add.s32 	%r450, %r449, %r445;
	or.b32  	%r451, %r450, %r712;
	mov.b32 	 %f444, %r451;

BB0_73:
	mul.rn.f32 	%f67, %f444, %f444;
	add.s32 	%r106, %r716, 1;
	and.b32  	%r107, %r106, 1;
	setp.eq.s32	%p44, %r107, 0;
	@%p44 bra 	BB0_75;

	mov.f32 	%f267, 0fBAB6061A;
	mov.f32 	%f268, 0f37CCF5CE;
	fma.rn.f32 	%f445, %f268, %f67, %f267;
	bra.uni 	BB0_76;

BB0_75:
	mov.f32 	%f269, 0f3C08839E;
	mov.f32 	%f270, 0fB94CA1F9;
	fma.rn.f32 	%f445, %f270, %f67, %f269;

BB0_76:
	@%p44 bra 	BB0_78;

	mov.f32 	%f271, 0f3D2AAAA5;
	fma.rn.f32 	%f272, %f445, %f67, %f271;
	mov.f32 	%f273, 0fBF000000;
	fma.rn.f32 	%f446, %f272, %f67, %f273;
	bra.uni 	BB0_79;

BB0_78:
	mov.f32 	%f274, 0fBE2AAAA3;
	fma.rn.f32 	%f275, %f445, %f67, %f274;
	mov.f32 	%f276, 0f00000000;
	fma.rn.f32 	%f446, %f275, %f67, %f276;

BB0_79:
	fma.rn.f32 	%f447, %f446, %f444, %f444;
	@%p44 bra 	BB0_81;

	mov.f32 	%f277, 0f3F800000;
	fma.rn.f32 	%f447, %f446, %f67, %f277;

BB0_81:
	and.b32  	%r452, %r106, 2;
	setp.eq.s32	%p47, %r452, 0;
	@%p47 bra 	BB0_83;

	mov.f32 	%f278, 0f00000000;
	mov.f32 	%f279, 0fBF800000;
	fma.rn.f32 	%f447, %f447, %f279, %f278;

BB0_83:
	@%p35 bra 	BB0_85;

	mov.f32 	%f280, 0f00000000;
	mul.rn.f32 	%f449, %f449, %f280;

BB0_85:
	mul.f32 	%f281, %f449, 0f3F22F983;
	cvt.rni.s32.f32	%r726, %f281;
	cvt.rn.f32.s32	%f282, %r726;
	neg.f32 	%f283, %f282;
	fma.rn.f32 	%f285, %f283, %f204, %f449;
	fma.rn.f32 	%f287, %f283, %f206, %f285;
	fma.rn.f32 	%f450, %f283, %f208, %f287;
	abs.f32 	%f289, %f449;
	mul.f32 	%f290, %f60, %f447;
	sub.f32 	%f82, %f34, %f290;
	setp.leu.f32	%p49, %f289, 0f47CE4780;
	@%p49 bra 	BB0_96;

	mov.b32 	 %r109, %f449;
	shr.u32 	%r110, %r109, 23;
	shl.b32 	%r455, %r109, 8;
	or.b32  	%r111, %r455, -2147483648;
	mov.u32 	%r718, 0;
	mov.u64 	%rd153, __cudart_i2opi_f;
	mov.u32 	%r717, -6;
	mov.u64 	%rd154, %rd22;

BB0_87:
	.pragma "nounroll";
	ld.const.u32 	%r458, [%rd153];
	// inline asm
	{
	mad.lo.cc.u32   %r456, %r458, %r111, %r718;
	madc.hi.u32     %r718, %r458, %r111,  0;
	}
	// inline asm
	st.local.u32 	[%rd154], %r456;
	add.s64 	%rd154, %rd154, 4;
	add.s64 	%rd153, %rd153, 4;
	add.s32 	%r717, %r717, 1;
	setp.ne.s32	%p50, %r717, 0;
	@%p50 bra 	BB0_87;

	and.b32  	%r461, %r110, 255;
	add.s32 	%r462, %r461, -128;
	shr.u32 	%r463, %r462, 5;
	and.b32  	%r116, %r109, -2147483648;
	st.local.u32 	[%rd23], %r718;
	mov.u32 	%r464, 6;
	sub.s32 	%r465, %r464, %r463;
	mul.wide.s32 	%rd109, %r465, 4;
	add.s64 	%rd43, %rd22, %rd109;
	ld.local.u32 	%r719, [%rd43];
	ld.local.u32 	%r720, [%rd43+-4];
	and.b32  	%r119, %r110, 31;
	setp.eq.s32	%p51, %r119, 0;
	@%p51 bra 	BB0_90;

	mov.u32 	%r466, 32;
	sub.s32 	%r467, %r466, %r119;
	shr.u32 	%r468, %r720, %r467;
	shl.b32 	%r469, %r719, %r119;
	add.s32 	%r719, %r468, %r469;
	ld.local.u32 	%r470, [%rd43+-8];
	shr.u32 	%r471, %r470, %r467;
	shl.b32 	%r472, %r720, %r119;
	add.s32 	%r720, %r471, %r472;

BB0_90:
	shr.u32 	%r473, %r720, 30;
	shl.b32 	%r474, %r719, 2;
	add.s32 	%r721, %r473, %r474;
	shl.b32 	%r125, %r720, 2;
	shr.u32 	%r475, %r721, 31;
	shr.u32 	%r476, %r719, 30;
	add.s32 	%r126, %r475, %r476;
	setp.eq.s32	%p52, %r475, 0;
	@%p52 bra 	BB0_91;

	not.b32 	%r477, %r721;
	neg.s32 	%r723, %r125;
	setp.eq.s32	%p53, %r125, 0;
	selp.u32	%r478, 1, 0, %p53;
	add.s32 	%r721, %r478, %r477;
	xor.b32  	%r722, %r116, -2147483648;
	bra.uni 	BB0_93;

BB0_91:
	mov.u32 	%r722, %r116;
	mov.u32 	%r723, %r125;

BB0_93:
	clz.b32 	%r725, %r721;
	setp.eq.s32	%p54, %r725, 0;
	shl.b32 	%r479, %r721, %r725;
	mov.u32 	%r480, 32;
	sub.s32 	%r481, %r480, %r725;
	shr.u32 	%r482, %r723, %r481;
	add.s32 	%r483, %r482, %r479;
	selp.b32	%r134, %r721, %r483, %p54;
	mov.u32 	%r484, -921707870;
	mul.hi.u32 	%r724, %r134, %r484;
	setp.eq.s32	%p55, %r116, 0;
	neg.s32 	%r485, %r126;
	selp.b32	%r726, %r126, %r485, %p55;
	setp.lt.s32	%p56, %r724, 1;
	@%p56 bra 	BB0_95;

	mul.lo.s32 	%r486, %r134, -921707870;
	shr.u32 	%r487, %r486, 31;
	shl.b32 	%r488, %r724, 1;
	add.s32 	%r724, %r487, %r488;
	add.s32 	%r725, %r725, 1;

BB0_95:
	mov.u32 	%r489, 126;
	sub.s32 	%r490, %r489, %r725;
	shl.b32 	%r491, %r490, 23;
	add.s32 	%r492, %r724, 1;
	shr.u32 	%r493, %r492, 7;
	add.s32 	%r494, %r493, 1;
	shr.u32 	%r495, %r494, 1;
	add.s32 	%r496, %r495, %r491;
	or.b32  	%r497, %r496, %r722;
	mov.b32 	 %f450, %r497;

BB0_96:
	mul.rn.f32 	%f85, %f450, %f450;
	and.b32  	%r142, %r726, 1;
	setp.eq.s32	%p57, %r142, 0;
	@%p57 bra 	BB0_98;

	mov.f32 	%f291, 0fBAB6061A;
	mov.f32 	%f292, 0f37CCF5CE;
	fma.rn.f32 	%f451, %f292, %f85, %f291;
	bra.uni 	BB0_99;

BB0_98:
	mov.f32 	%f293, 0f3C08839E;
	mov.f32 	%f294, 0fB94CA1F9;
	fma.rn.f32 	%f451, %f294, %f85, %f293;

BB0_99:
	@%p57 bra 	BB0_101;

	mov.f32 	%f295, 0f3D2AAAA5;
	fma.rn.f32 	%f296, %f451, %f85, %f295;
	mov.f32 	%f297, 0fBF000000;
	fma.rn.f32 	%f452, %f296, %f85, %f297;
	bra.uni 	BB0_102;

BB0_101:
	mov.f32 	%f298, 0fBE2AAAA3;
	fma.rn.f32 	%f299, %f451, %f85, %f298;
	mov.f32 	%f300, 0f00000000;
	fma.rn.f32 	%f452, %f299, %f85, %f300;

BB0_102:
	fma.rn.f32 	%f453, %f452, %f450, %f450;
	@%p57 bra 	BB0_104;

	mov.f32 	%f301, 0f3F800000;
	fma.rn.f32 	%f453, %f452, %f85, %f301;

BB0_104:
	and.b32  	%r498, %r726, 2;
	setp.eq.s32	%p60, %r498, 0;
	@%p60 bra 	BB0_106;

	mov.f32 	%f302, 0f00000000;
	mov.f32 	%f303, 0fBF800000;
	fma.rn.f32 	%f453, %f453, %f303, %f302;

BB0_106:
	ld.param.f32 	%f429, [_Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_5];
	ld.param.u64 	%rd142, [_Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_4];
	cvta.to.global.u64 	%rd141, %rd142;
	ld.param.u64 	%rd138, [_Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_7];
	cvta.to.global.u64 	%rd44, %rd138;
	mul.f32 	%f304, %f60, %f453;
	sub.f32 	%f97, %f52, %f304;
	add.s64 	%rd110, %rd145, %rd5;
	mul.lo.s64 	%rd111, %rd110, 3;
	add.s64 	%rd112, %rd111, %rd21;
	shl.b64 	%rd113, %rd112, 2;
	add.s64 	%rd114, %rd2, %rd113;
	ld.global.f32 	%f98, [%rd114];
	sub.f32 	%f305, %f98, %f1;
	ld.global.f32 	%f99, [%rd114+4];
	sub.f32 	%f306, %f99, %f3;
	mul.f32 	%f307, %f306, %f306;
	fma.rn.f32 	%f308, %f305, %f305, %f307;
	ld.global.f32 	%f100, [%rd114+8];
	sub.f32 	%f309, %f100, %f5;
	fma.rn.f32 	%f310, %f309, %f309, %f308;
	sqrt.rn.f32 	%f311, %f310;
	add.s64 	%rd115, %rd141, %rd113;
	ld.global.f32 	%f101, [%rd115];
	ld.global.f32 	%f102, [%rd115+4];
	mul.f32 	%f312, %f10, %f102;
	fma.rn.f32 	%f313, %f8, %f101, %f312;
	ld.global.f32 	%f103, [%rd115+8];
	fma.rn.f32 	%f314, %f12, %f103, %f313;
	mul.f32 	%f315, %f311, %f429;
	neg.f32 	%f461, %f315;
	mul.f32 	%f105, %f14, %f314;
	abs.f32 	%f106, %f461;
	setp.neu.f32	%p61, %f106, 0f7F800000;
	mov.f32 	%f455, %f461;
	@%p61 bra 	BB0_108;

	mov.f32 	%f316, 0f00000000;
	mul.rn.f32 	%f455, %f461, %f316;

BB0_108:
	mul.f32 	%f317, %f455, 0f3F22F983;
	cvt.rni.s32.f32	%r736, %f317;
	cvt.rn.f32.s32	%f318, %r736;
	neg.f32 	%f319, %f318;
	fma.rn.f32 	%f321, %f319, %f204, %f455;
	fma.rn.f32 	%f323, %f319, %f206, %f321;
	fma.rn.f32 	%f456, %f319, %f208, %f323;
	abs.f32 	%f325, %f455;
	setp.leu.f32	%p62, %f325, 0f47CE4780;
	@%p62 bra 	BB0_119;

	mov.b32 	 %r144, %f455;
	shr.u32 	%r145, %r144, 23;
	shl.b32 	%r501, %r144, 8;
	or.b32  	%r146, %r501, -2147483648;
	mov.u32 	%r728, 0;
	mov.u64 	%rd155, __cudart_i2opi_f;
	mov.u32 	%r727, -6;
	mov.u64 	%rd156, %rd22;

BB0_110:
	.pragma "nounroll";
	ld.const.u32 	%r504, [%rd155];
	// inline asm
	{
	mad.lo.cc.u32   %r502, %r504, %r146, %r728;
	madc.hi.u32     %r728, %r504, %r146,  0;
	}
	// inline asm
	st.local.u32 	[%rd156], %r502;
	add.s64 	%rd156, %rd156, 4;
	add.s64 	%rd155, %rd155, 4;
	add.s32 	%r727, %r727, 1;
	setp.ne.s32	%p63, %r727, 0;
	@%p63 bra 	BB0_110;

	and.b32  	%r507, %r145, 255;
	add.s32 	%r508, %r507, -128;
	shr.u32 	%r509, %r508, 5;
	and.b32  	%r151, %r144, -2147483648;
	st.local.u32 	[%rd23], %r728;
	mov.u32 	%r510, 6;
	sub.s32 	%r511, %r510, %r509;
	mul.wide.s32 	%rd117, %r511, 4;
	add.s64 	%rd49, %rd22, %rd117;
	ld.local.u32 	%r729, [%rd49];
	ld.local.u32 	%r730, [%rd49+-4];
	and.b32  	%r154, %r145, 31;
	setp.eq.s32	%p64, %r154, 0;
	@%p64 bra 	BB0_113;

	mov.u32 	%r512, 32;
	sub.s32 	%r513, %r512, %r154;
	shr.u32 	%r514, %r730, %r513;
	shl.b32 	%r515, %r729, %r154;
	add.s32 	%r729, %r514, %r515;
	ld.local.u32 	%r516, [%rd49+-8];
	shr.u32 	%r517, %r516, %r513;
	shl.b32 	%r518, %r730, %r154;
	add.s32 	%r730, %r517, %r518;

BB0_113:
	shr.u32 	%r519, %r730, 30;
	shl.b32 	%r520, %r729, 2;
	add.s32 	%r731, %r519, %r520;
	shl.b32 	%r160, %r730, 2;
	shr.u32 	%r521, %r731, 31;
	shr.u32 	%r522, %r729, 30;
	add.s32 	%r161, %r521, %r522;
	setp.eq.s32	%p65, %r521, 0;
	@%p65 bra 	BB0_114;

	not.b32 	%r523, %r731;
	neg.s32 	%r733, %r160;
	setp.eq.s32	%p66, %r160, 0;
	selp.u32	%r524, 1, 0, %p66;
	add.s32 	%r731, %r524, %r523;
	xor.b32  	%r732, %r151, -2147483648;
	bra.uni 	BB0_116;

BB0_114:
	mov.u32 	%r732, %r151;
	mov.u32 	%r733, %r160;

BB0_116:
	clz.b32 	%r735, %r731;
	setp.eq.s32	%p67, %r735, 0;
	shl.b32 	%r525, %r731, %r735;
	mov.u32 	%r526, 32;
	sub.s32 	%r527, %r526, %r735;
	shr.u32 	%r528, %r733, %r527;
	add.s32 	%r529, %r528, %r525;
	selp.b32	%r169, %r731, %r529, %p67;
	mov.u32 	%r530, -921707870;
	mul.hi.u32 	%r734, %r169, %r530;
	setp.eq.s32	%p68, %r151, 0;
	neg.s32 	%r531, %r161;
	selp.b32	%r736, %r161, %r531, %p68;
	setp.lt.s32	%p69, %r734, 1;
	@%p69 bra 	BB0_118;

	mul.lo.s32 	%r532, %r169, -921707870;
	shr.u32 	%r533, %r532, 31;
	shl.b32 	%r534, %r734, 1;
	add.s32 	%r734, %r533, %r534;
	add.s32 	%r735, %r735, 1;

BB0_118:
	mov.u32 	%r535, 126;
	sub.s32 	%r536, %r535, %r735;
	shl.b32 	%r537, %r536, 23;
	add.s32 	%r538, %r734, 1;
	shr.u32 	%r539, %r538, 7;
	add.s32 	%r540, %r539, 1;
	shr.u32 	%r541, %r540, 1;
	add.s32 	%r542, %r541, %r537;
	or.b32  	%r543, %r542, %r732;
	mov.b32 	 %f456, %r543;

BB0_119:
	mul.rn.f32 	%f112, %f456, %f456;
	add.s32 	%r177, %r736, 1;
	and.b32  	%r178, %r177, 1;
	setp.eq.s32	%p70, %r178, 0;
	@%p70 bra 	BB0_121;

	mov.f32 	%f326, 0fBAB6061A;
	mov.f32 	%f327, 0f37CCF5CE;
	fma.rn.f32 	%f457, %f327, %f112, %f326;
	bra.uni 	BB0_122;

BB0_121:
	mov.f32 	%f328, 0f3C08839E;
	mov.f32 	%f329, 0fB94CA1F9;
	fma.rn.f32 	%f457, %f329, %f112, %f328;

BB0_122:
	@%p70 bra 	BB0_124;

	mov.f32 	%f330, 0f3D2AAAA5;
	fma.rn.f32 	%f331, %f457, %f112, %f330;
	mov.f32 	%f332, 0fBF000000;
	fma.rn.f32 	%f458, %f331, %f112, %f332;
	bra.uni 	BB0_125;

BB0_124:
	mov.f32 	%f333, 0fBE2AAAA3;
	fma.rn.f32 	%f334, %f457, %f112, %f333;
	mov.f32 	%f335, 0f00000000;
	fma.rn.f32 	%f458, %f334, %f112, %f335;

BB0_125:
	fma.rn.f32 	%f459, %f458, %f456, %f456;
	@%p70 bra 	BB0_127;

	mov.f32 	%f336, 0f3F800000;
	fma.rn.f32 	%f459, %f458, %f112, %f336;

BB0_127:
	and.b32  	%r544, %r177, 2;
	setp.eq.s32	%p73, %r544, 0;
	@%p73 bra 	BB0_129;

	mov.f32 	%f337, 0f00000000;
	mov.f32 	%f338, 0fBF800000;
	fma.rn.f32 	%f459, %f459, %f338, %f337;

BB0_129:
	mul.f32 	%f339, %f105, %f459;
	sub.f32 	%f124, %f82, %f339;
	@%p61 bra 	BB0_131;

	mov.f32 	%f340, 0f00000000;
	mul.rn.f32 	%f461, %f461, %f340;

BB0_131:
	mul.f32 	%f341, %f461, 0f3F22F983;
	cvt.rni.s32.f32	%r746, %f341;
	cvt.rn.f32.s32	%f342, %r746;
	neg.f32 	%f343, %f342;
	fma.rn.f32 	%f345, %f343, %f204, %f461;
	fma.rn.f32 	%f347, %f343, %f206, %f345;
	fma.rn.f32 	%f462, %f343, %f208, %f347;
	abs.f32 	%f349, %f461;
	setp.leu.f32	%p75, %f349, 0f47CE4780;
	@%p75 bra 	BB0_142;

	mov.b32 	 %r180, %f461;
	shr.u32 	%r181, %r180, 23;
	shl.b32 	%r547, %r180, 8;
	or.b32  	%r182, %r547, -2147483648;
	mov.u32 	%r738, 0;
	mov.u64 	%rd157, __cudart_i2opi_f;
	mov.u32 	%r737, -6;
	mov.u64 	%rd158, %rd22;

BB0_133:
	.pragma "nounroll";
	ld.const.u32 	%r550, [%rd157];
	// inline asm
	{
	mad.lo.cc.u32   %r548, %r550, %r182, %r738;
	madc.hi.u32     %r738, %r550, %r182,  0;
	}
	// inline asm
	st.local.u32 	[%rd158], %r548;
	add.s64 	%rd158, %rd158, 4;
	add.s64 	%rd157, %rd157, 4;
	add.s32 	%r737, %r737, 1;
	setp.ne.s32	%p76, %r737, 0;
	@%p76 bra 	BB0_133;

	and.b32  	%r553, %r181, 255;
	add.s32 	%r554, %r553, -128;
	shr.u32 	%r555, %r554, 5;
	and.b32  	%r187, %r180, -2147483648;
	st.local.u32 	[%rd23], %r738;
	mov.u32 	%r556, 6;
	sub.s32 	%r557, %r556, %r555;
	mul.wide.s32 	%rd119, %r557, 4;
	add.s64 	%rd54, %rd22, %rd119;
	ld.local.u32 	%r739, [%rd54];
	ld.local.u32 	%r740, [%rd54+-4];
	and.b32  	%r190, %r181, 31;
	setp.eq.s32	%p77, %r190, 0;
	@%p77 bra 	BB0_136;

	mov.u32 	%r558, 32;
	sub.s32 	%r559, %r558, %r190;
	shr.u32 	%r560, %r740, %r559;
	shl.b32 	%r561, %r739, %r190;
	add.s32 	%r739, %r560, %r561;
	ld.local.u32 	%r562, [%rd54+-8];
	shr.u32 	%r563, %r562, %r559;
	shl.b32 	%r564, %r740, %r190;
	add.s32 	%r740, %r563, %r564;

BB0_136:
	shr.u32 	%r565, %r740, 30;
	shl.b32 	%r566, %r739, 2;
	add.s32 	%r741, %r565, %r566;
	shl.b32 	%r196, %r740, 2;
	shr.u32 	%r567, %r741, 31;
	shr.u32 	%r568, %r739, 30;
	add.s32 	%r197, %r567, %r568;
	setp.eq.s32	%p78, %r567, 0;
	@%p78 bra 	BB0_137;

	not.b32 	%r569, %r741;
	neg.s32 	%r743, %r196;
	setp.eq.s32	%p79, %r196, 0;
	selp.u32	%r570, 1, 0, %p79;
	add.s32 	%r741, %r570, %r569;
	xor.b32  	%r742, %r187, -2147483648;
	bra.uni 	BB0_139;

BB0_137:
	mov.u32 	%r742, %r187;
	mov.u32 	%r743, %r196;

BB0_139:
	clz.b32 	%r745, %r741;
	setp.eq.s32	%p80, %r745, 0;
	shl.b32 	%r571, %r741, %r745;
	mov.u32 	%r572, 32;
	sub.s32 	%r573, %r572, %r745;
	shr.u32 	%r574, %r743, %r573;
	add.s32 	%r575, %r574, %r571;
	selp.b32	%r205, %r741, %r575, %p80;
	mov.u32 	%r576, -921707870;
	mul.hi.u32 	%r744, %r205, %r576;
	setp.eq.s32	%p81, %r187, 0;
	neg.s32 	%r577, %r197;
	selp.b32	%r746, %r197, %r577, %p81;
	setp.lt.s32	%p82, %r744, 1;
	@%p82 bra 	BB0_141;

	mul.lo.s32 	%r578, %r205, -921707870;
	shr.u32 	%r579, %r578, 31;
	shl.b32 	%r580, %r744, 1;
	add.s32 	%r744, %r579, %r580;
	add.s32 	%r745, %r745, 1;

BB0_141:
	mov.u32 	%r581, 126;
	sub.s32 	%r582, %r581, %r745;
	shl.b32 	%r583, %r582, 23;
	add.s32 	%r584, %r744, 1;
	shr.u32 	%r585, %r584, 7;
	add.s32 	%r586, %r585, 1;
	shr.u32 	%r587, %r586, 1;
	add.s32 	%r588, %r587, %r583;
	or.b32  	%r589, %r588, %r742;
	mov.b32 	 %f462, %r589;

BB0_142:
	mul.rn.f32 	%f130, %f462, %f462;
	and.b32  	%r213, %r746, 1;
	setp.eq.s32	%p83, %r213, 0;
	@%p83 bra 	BB0_144;

	mov.f32 	%f350, 0fBAB6061A;
	mov.f32 	%f351, 0f37CCF5CE;
	fma.rn.f32 	%f463, %f351, %f130, %f350;
	bra.uni 	BB0_145;

BB0_144:
	mov.f32 	%f352, 0f3C08839E;
	mov.f32 	%f353, 0fB94CA1F9;
	fma.rn.f32 	%f463, %f353, %f130, %f352;

BB0_145:
	@%p83 bra 	BB0_147;

	mov.f32 	%f354, 0f3D2AAAA5;
	fma.rn.f32 	%f355, %f463, %f130, %f354;
	mov.f32 	%f356, 0fBF000000;
	fma.rn.f32 	%f464, %f355, %f130, %f356;
	bra.uni 	BB0_148;

BB0_147:
	mov.f32 	%f357, 0fBE2AAAA3;
	fma.rn.f32 	%f358, %f463, %f130, %f357;
	mov.f32 	%f359, 0f00000000;
	fma.rn.f32 	%f464, %f358, %f130, %f359;

BB0_148:
	fma.rn.f32 	%f465, %f464, %f462, %f462;
	@%p83 bra 	BB0_150;

	mov.f32 	%f360, 0f3F800000;
	fma.rn.f32 	%f465, %f464, %f130, %f360;

BB0_150:
	and.b32  	%r590, %r746, 2;
	setp.eq.s32	%p86, %r590, 0;
	@%p86 bra 	BB0_152;

	mov.f32 	%f361, 0f00000000;
	mov.f32 	%f362, 0fBF800000;
	fma.rn.f32 	%f465, %f465, %f362, %f361;

BB0_152:
	ld.param.f32 	%f430, [_Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_5];
	mul.f32 	%f363, %f105, %f465;
	sub.f32 	%f142, %f97, %f363;
	sub.f32 	%f364, %f98, %f53;
	sub.f32 	%f365, %f99, %f54;
	mul.f32 	%f366, %f365, %f365;
	fma.rn.f32 	%f367, %f364, %f364, %f366;
	sub.f32 	%f368, %f100, %f55;
	fma.rn.f32 	%f369, %f368, %f368, %f367;
	sqrt.rn.f32 	%f370, %f369;
	mul.f32 	%f371, %f57, %f102;
	fma.rn.f32 	%f372, %f56, %f101, %f371;
	fma.rn.f32 	%f373, %f58, %f103, %f372;
	mul.f32 	%f374, %f370, %f430;
	neg.f32 	%f473, %f374;
	mul.f32 	%f144, %f14, %f373;
	abs.f32 	%f145, %f473;
	setp.neu.f32	%p87, %f145, 0f7F800000;
	mov.f32 	%f467, %f473;
	@%p87 bra 	BB0_154;

	mov.f32 	%f375, 0f00000000;
	mul.rn.f32 	%f467, %f473, %f375;

BB0_154:
	mul.f32 	%f376, %f467, 0f3F22F983;
	cvt.rni.s32.f32	%r756, %f376;
	cvt.rn.f32.s32	%f377, %r756;
	neg.f32 	%f378, %f377;
	fma.rn.f32 	%f380, %f378, %f204, %f467;
	fma.rn.f32 	%f382, %f378, %f206, %f380;
	fma.rn.f32 	%f468, %f378, %f208, %f382;
	abs.f32 	%f384, %f467;
	setp.leu.f32	%p88, %f384, 0f47CE4780;
	@%p88 bra 	BB0_165;

	mov.b32 	 %r215, %f467;
	shr.u32 	%r216, %r215, 23;
	shl.b32 	%r593, %r215, 8;
	or.b32  	%r217, %r593, -2147483648;
	mov.u32 	%r748, 0;
	mov.u64 	%rd159, __cudart_i2opi_f;
	mov.u32 	%r747, -6;
	mov.u64 	%rd160, %rd22;

BB0_156:
	.pragma "nounroll";
	ld.const.u32 	%r596, [%rd159];
	// inline asm
	{
	mad.lo.cc.u32   %r594, %r596, %r217, %r748;
	madc.hi.u32     %r748, %r596, %r217,  0;
	}
	// inline asm
	st.local.u32 	[%rd160], %r594;
	add.s64 	%rd160, %rd160, 4;
	add.s64 	%rd159, %rd159, 4;
	add.s32 	%r747, %r747, 1;
	setp.ne.s32	%p89, %r747, 0;
	@%p89 bra 	BB0_156;

	and.b32  	%r599, %r216, 255;
	add.s32 	%r600, %r599, -128;
	shr.u32 	%r601, %r600, 5;
	and.b32  	%r222, %r215, -2147483648;
	st.local.u32 	[%rd23], %r748;
	mov.u32 	%r602, 6;
	sub.s32 	%r603, %r602, %r601;
	mul.wide.s32 	%rd121, %r603, 4;
	add.s64 	%rd59, %rd22, %rd121;
	ld.local.u32 	%r749, [%rd59];
	ld.local.u32 	%r750, [%rd59+-4];
	and.b32  	%r225, %r216, 31;
	setp.eq.s32	%p90, %r225, 0;
	@%p90 bra 	BB0_159;

	mov.u32 	%r604, 32;
	sub.s32 	%r605, %r604, %r225;
	shr.u32 	%r606, %r750, %r605;
	shl.b32 	%r607, %r749, %r225;
	add.s32 	%r749, %r606, %r607;
	ld.local.u32 	%r608, [%rd59+-8];
	shr.u32 	%r609, %r608, %r605;
	shl.b32 	%r610, %r750, %r225;
	add.s32 	%r750, %r609, %r610;

BB0_159:
	shr.u32 	%r611, %r750, 30;
	shl.b32 	%r612, %r749, 2;
	add.s32 	%r751, %r611, %r612;
	shl.b32 	%r231, %r750, 2;
	shr.u32 	%r613, %r751, 31;
	shr.u32 	%r614, %r749, 30;
	add.s32 	%r232, %r613, %r614;
	setp.eq.s32	%p91, %r613, 0;
	@%p91 bra 	BB0_160;

	not.b32 	%r615, %r751;
	neg.s32 	%r753, %r231;
	setp.eq.s32	%p92, %r231, 0;
	selp.u32	%r616, 1, 0, %p92;
	add.s32 	%r751, %r616, %r615;
	xor.b32  	%r752, %r222, -2147483648;
	bra.uni 	BB0_162;

BB0_160:
	mov.u32 	%r752, %r222;
	mov.u32 	%r753, %r231;

BB0_162:
	clz.b32 	%r755, %r751;
	setp.eq.s32	%p93, %r755, 0;
	shl.b32 	%r617, %r751, %r755;
	mov.u32 	%r618, 32;
	sub.s32 	%r619, %r618, %r755;
	shr.u32 	%r620, %r753, %r619;
	add.s32 	%r621, %r620, %r617;
	selp.b32	%r240, %r751, %r621, %p93;
	mov.u32 	%r622, -921707870;
	mul.hi.u32 	%r754, %r240, %r622;
	setp.eq.s32	%p94, %r222, 0;
	neg.s32 	%r623, %r232;
	selp.b32	%r756, %r232, %r623, %p94;
	setp.lt.s32	%p95, %r754, 1;
	@%p95 bra 	BB0_164;

	mul.lo.s32 	%r624, %r240, -921707870;
	shr.u32 	%r625, %r624, 31;
	shl.b32 	%r626, %r754, 1;
	add.s32 	%r754, %r625, %r626;
	add.s32 	%r755, %r755, 1;

BB0_164:
	mov.u32 	%r627, 126;
	sub.s32 	%r628, %r627, %r755;
	shl.b32 	%r629, %r628, 23;
	add.s32 	%r630, %r754, 1;
	shr.u32 	%r631, %r630, 7;
	add.s32 	%r632, %r631, 1;
	shr.u32 	%r633, %r632, 1;
	add.s32 	%r634, %r633, %r629;
	or.b32  	%r635, %r634, %r752;
	mov.b32 	 %f468, %r635;

BB0_165:
	mul.rn.f32 	%f151, %f468, %f468;
	add.s32 	%r248, %r756, 1;
	and.b32  	%r249, %r248, 1;
	setp.eq.s32	%p96, %r249, 0;
	@%p96 bra 	BB0_167;

	mov.f32 	%f385, 0fBAB6061A;
	mov.f32 	%f386, 0f37CCF5CE;
	fma.rn.f32 	%f469, %f386, %f151, %f385;
	bra.uni 	BB0_168;

BB0_167:
	mov.f32 	%f387, 0f3C08839E;
	mov.f32 	%f388, 0fB94CA1F9;
	fma.rn.f32 	%f469, %f388, %f151, %f387;

BB0_168:
	@%p96 bra 	BB0_170;

	mov.f32 	%f389, 0f3D2AAAA5;
	fma.rn.f32 	%f390, %f469, %f151, %f389;
	mov.f32 	%f391, 0fBF000000;
	fma.rn.f32 	%f470, %f390, %f151, %f391;
	bra.uni 	BB0_171;

BB0_170:
	mov.f32 	%f392, 0fBE2AAAA3;
	fma.rn.f32 	%f393, %f469, %f151, %f392;
	mov.f32 	%f394, 0f00000000;
	fma.rn.f32 	%f470, %f393, %f151, %f394;

BB0_171:
	fma.rn.f32 	%f471, %f470, %f468, %f468;
	@%p96 bra 	BB0_173;

	mov.f32 	%f395, 0f3F800000;
	fma.rn.f32 	%f471, %f470, %f151, %f395;

BB0_173:
	and.b32  	%r636, %r248, 2;
	setp.eq.s32	%p99, %r636, 0;
	@%p99 bra 	BB0_175;

	mov.f32 	%f396, 0f00000000;
	mov.f32 	%f397, 0fBF800000;
	fma.rn.f32 	%f471, %f471, %f397, %f396;

BB0_175:
	fma.rn.f32 	%f163, %f144, %f471, %f124;
	@%p87 bra 	BB0_177;

	mov.f32 	%f398, 0f00000000;
	mul.rn.f32 	%f473, %f473, %f398;

BB0_177:
	mul.f32 	%f399, %f473, 0f3F22F983;
	cvt.rni.s32.f32	%r766, %f399;
	cvt.rn.f32.s32	%f400, %r766;
	neg.f32 	%f401, %f400;
	fma.rn.f32 	%f403, %f401, %f204, %f473;
	fma.rn.f32 	%f405, %f401, %f206, %f403;
	fma.rn.f32 	%f474, %f401, %f208, %f405;
	abs.f32 	%f407, %f473;
	setp.leu.f32	%p101, %f407, 0f47CE4780;
	@%p101 bra 	BB0_188;

	mov.b32 	 %r251, %f473;
	shr.u32 	%r252, %r251, 23;
	shl.b32 	%r639, %r251, 8;
	or.b32  	%r253, %r639, -2147483648;
	mov.u32 	%r758, 0;
	mov.u64 	%rd161, __cudart_i2opi_f;
	mov.u32 	%r757, -6;
	mov.u64 	%rd162, %rd22;

BB0_179:
	.pragma "nounroll";
	ld.const.u32 	%r642, [%rd161];
	// inline asm
	{
	mad.lo.cc.u32   %r640, %r642, %r253, %r758;
	madc.hi.u32     %r758, %r642, %r253,  0;
	}
	// inline asm
	st.local.u32 	[%rd162], %r640;
	add.s64 	%rd162, %rd162, 4;
	add.s64 	%rd161, %rd161, 4;
	add.s32 	%r757, %r757, 1;
	setp.ne.s32	%p102, %r757, 0;
	@%p102 bra 	BB0_179;

	and.b32  	%r645, %r252, 255;
	add.s32 	%r646, %r645, -128;
	shr.u32 	%r647, %r646, 5;
	and.b32  	%r258, %r251, -2147483648;
	st.local.u32 	[%rd23], %r758;
	mov.u32 	%r648, 6;
	sub.s32 	%r649, %r648, %r647;
	mul.wide.s32 	%rd123, %r649, 4;
	add.s64 	%rd64, %rd22, %rd123;
	ld.local.u32 	%r759, [%rd64];
	ld.local.u32 	%r760, [%rd64+-4];
	and.b32  	%r261, %r252, 31;
	setp.eq.s32	%p103, %r261, 0;
	@%p103 bra 	BB0_182;

	mov.u32 	%r650, 32;
	sub.s32 	%r651, %r650, %r261;
	shr.u32 	%r652, %r760, %r651;
	shl.b32 	%r653, %r759, %r261;
	add.s32 	%r759, %r652, %r653;
	ld.local.u32 	%r654, [%rd64+-8];
	shr.u32 	%r655, %r654, %r651;
	shl.b32 	%r656, %r760, %r261;
	add.s32 	%r760, %r655, %r656;

BB0_182:
	shr.u32 	%r657, %r760, 30;
	shl.b32 	%r658, %r759, 2;
	add.s32 	%r761, %r657, %r658;
	shl.b32 	%r267, %r760, 2;
	shr.u32 	%r659, %r761, 31;
	shr.u32 	%r660, %r759, 30;
	add.s32 	%r268, %r659, %r660;
	setp.eq.s32	%p104, %r659, 0;
	@%p104 bra 	BB0_183;

	not.b32 	%r661, %r761;
	neg.s32 	%r763, %r267;
	setp.eq.s32	%p105, %r267, 0;
	selp.u32	%r662, 1, 0, %p105;
	add.s32 	%r761, %r662, %r661;
	xor.b32  	%r762, %r258, -2147483648;
	bra.uni 	BB0_185;

BB0_183:
	mov.u32 	%r762, %r258;
	mov.u32 	%r763, %r267;

BB0_185:
	clz.b32 	%r765, %r761;
	setp.eq.s32	%p106, %r765, 0;
	shl.b32 	%r663, %r761, %r765;
	mov.u32 	%r664, 32;
	sub.s32 	%r665, %r664, %r765;
	shr.u32 	%r666, %r763, %r665;
	add.s32 	%r667, %r666, %r663;
	selp.b32	%r276, %r761, %r667, %p106;
	mov.u32 	%r668, -921707870;
	mul.hi.u32 	%r764, %r276, %r668;
	setp.eq.s32	%p107, %r258, 0;
	neg.s32 	%r669, %r268;
	selp.b32	%r766, %r268, %r669, %p107;
	setp.lt.s32	%p108, %r764, 1;
	@%p108 bra 	BB0_187;

	mul.lo.s32 	%r670, %r276, -921707870;
	shr.u32 	%r671, %r670, 31;
	shl.b32 	%r672, %r764, 1;
	add.s32 	%r764, %r671, %r672;
	add.s32 	%r765, %r765, 1;

BB0_187:
	mov.u32 	%r673, 126;
	sub.s32 	%r674, %r673, %r765;
	shl.b32 	%r675, %r674, 23;
	add.s32 	%r676, %r764, 1;
	shr.u32 	%r677, %r676, 7;
	add.s32 	%r678, %r677, 1;
	shr.u32 	%r679, %r678, 1;
	add.s32 	%r680, %r679, %r675;
	or.b32  	%r681, %r680, %r762;
	mov.b32 	 %f474, %r681;

BB0_188:
	mul.rn.f32 	%f169, %f474, %f474;
	and.b32  	%r284, %r766, 1;
	setp.eq.s32	%p109, %r284, 0;
	@%p109 bra 	BB0_190;

	mov.f32 	%f408, 0fBAB6061A;
	mov.f32 	%f409, 0f37CCF5CE;
	fma.rn.f32 	%f475, %f409, %f169, %f408;
	bra.uni 	BB0_191;

BB0_190:
	mov.f32 	%f410, 0f3C08839E;
	mov.f32 	%f411, 0fB94CA1F9;
	fma.rn.f32 	%f475, %f411, %f169, %f410;

BB0_191:
	@%p109 bra 	BB0_193;

	mov.f32 	%f412, 0f3D2AAAA5;
	fma.rn.f32 	%f413, %f475, %f169, %f412;
	mov.f32 	%f414, 0fBF000000;
	fma.rn.f32 	%f476, %f413, %f169, %f414;
	bra.uni 	BB0_194;

BB0_193:
	mov.f32 	%f415, 0fBE2AAAA3;
	fma.rn.f32 	%f416, %f475, %f169, %f415;
	mov.f32 	%f417, 0f00000000;
	fma.rn.f32 	%f476, %f416, %f169, %f417;

BB0_194:
	fma.rn.f32 	%f477, %f476, %f474, %f474;
	@%p109 bra 	BB0_196;

	mov.f32 	%f418, 0f3F800000;
	fma.rn.f32 	%f477, %f476, %f169, %f418;

BB0_196:
	and.b32  	%r682, %r766, 2;
	setp.eq.s32	%p112, %r682, 0;
	@%p112 bra 	BB0_198;

	mov.f32 	%f419, 0f00000000;
	mov.f32 	%f420, 0fBF800000;
	fma.rn.f32 	%f477, %f477, %f420, %f419;

BB0_198:
	ld.param.u64 	%rd140, [_Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_1];
	ld.param.u64 	%rd139, [_Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_0];
	ld.param.u32 	%r686, [_Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_13];
	ld.param.u32 	%r685, [_Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_11];
	ld.param.u32 	%r684, [_Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_9];
	ld.param.f32 	%f428, [_Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_8];
	ld.param.u32 	%r683, [_Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_6];
	fma.rn.f32 	%f421, %f144, %f477, %f142;
	shl.b64 	%rd124, %rd13, 2;
	add.s64 	%rd125, %rd44, %rd124;
	ld.global.f32 	%f422, [%rd125];
	shl.b64 	%rd126, %rd9, 2;
	add.s64 	%rd127, %rd44, %rd126;
	ld.global.f32 	%f423, [%rd127];
	mul.f32 	%f424, %f423, %f422;
	div.rn.f32 	%f425, %f424, %f428;
	cvt.s64.s32	%rd128, %r684;
	sub.s64 	%rd129, %rd9, %rd128;
	cvt.s64.s32	%rd130, %r685;
	sub.s64 	%rd131, %rd13, %rd130;
	mul.f32 	%f181, %f163, %f425;
	cvt.s64.s32	%rd132, %r686;
	mul.lo.s64 	%rd133, %rd129, %rd132;
	add.s64 	%rd134, %rd131, %rd133;
	cvta.to.global.u64 	%rd135, %rd139;
	shl.b64 	%rd136, %rd134, 2;
	add.s64 	%rd65, %rd135, %rd136;
	mul.f32 	%f182, %f421, %f425;
	cvta.to.global.u64 	%rd137, %rd140;
	add.s64 	%rd66, %rd137, %rd136;
	setp.eq.s32	%p113, %r683, 1;
	@%p113 bra 	BB0_200;
	bra.uni 	BB0_199;

BB0_200:
	st.global.f32 	[%rd65], %f181;
	st.global.f32 	[%rd66], %f182;
	bra.uni 	BB0_201;

BB0_199:
	atom.global.add.f32 	%f426, [%rd65], %f181;
	atom.global.add.f32 	%f427, [%rd66], %f182;

BB0_201:
	ret;
}

	// .globl	_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii
.visible .entry _Z8solveTMdPdS_PKdS1_S1_diS1_diiiii(
	.param .u64 _Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_0,
	.param .u64 _Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_1,
	.param .u64 _Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_2,
	.param .u64 _Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_3,
	.param .u64 _Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_4,
	.param .f64 _Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_5,
	.param .u32 _Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_6,
	.param .u64 _Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_7,
	.param .f64 _Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_8,
	.param .u32 _Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_9,
	.param .u32 _Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_10,
	.param .u32 _Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_11,
	.param .u32 _Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_12,
	.param .u32 _Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_13
)
{
	.local .align 4 .b8 	__local_depot1[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<52>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<137>;
	.reg .f64 	%fd<657>;
	.reg .b64 	%rd<159>;


	mov.u64 	%SPL, __local_depot1;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd52, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_2];
	ld.param.u64 	%rd55, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_3];
	ld.param.u64 	%rd56, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_4];
	ld.param.f64 	%fd89, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_5];
	ld.param.u32 	%r25, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_6];
	ld.param.u32 	%r26, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_9];
	ld.param.u32 	%r29, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_10];
	ld.param.u32 	%r27, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_11];
	ld.param.u32 	%r30, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_12];
	cvta.to.global.u64 	%rd2, %rd56;
	cvta.to.global.u64 	%rd3, %rd55;
	add.u64 	%rd4, %SPL, 0;
	mov.u32 	%r31, %ctaid.x;
	mov.u32 	%r32, %ntid.x;
	mov.u32 	%r33, %tid.x;
	mad.lo.s32 	%r34, %r26, %r25, %r33;
	mad.lo.s32 	%r35, %r31, %r32, %r34;
	cvt.u64.u32	%rd12, %r35;
	mov.u32 	%r36, %ctaid.y;
	mov.u32 	%r37, %ntid.y;
	mov.u32 	%r38, %tid.y;
	mad.lo.s32 	%r39, %r27, %r25, %r38;
	mad.lo.s32 	%r40, %r36, %r37, %r39;
	cvt.u64.u32	%rd13, %r40;
	mul.lo.s32 	%r41, %r29, %r25;
	cvt.s64.s32	%rd65, %r41;
	mul.lo.s32 	%r42, %r30, %r25;
	cvt.s64.s32	%rd66, %r42;
	setp.ge.u64	%p1, %rd13, %rd66;
	setp.ge.u64	%p2, %rd12, %rd65;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB1_68;

	cvt.s64.s32	%rd14, %r25;
	and.b64  	%rd67, %rd14, -4294967296;
	setp.eq.s64	%p4, %rd67, 0;
	@%p4 bra 	BB1_3;

	div.u64 	%rd153, %rd12, %rd14;
	bra.uni 	BB1_4;

BB1_3:
	cvt.u32.u64	%r43, %rd14;
	cvt.u32.u64	%r44, %rd12;
	div.u32 	%r45, %r44, %r43;
	cvt.u64.u32	%rd153, %r45;

BB1_4:
	cvt.rn.f32.u64	%f1, %rd153;
	cvt.rmi.f32.f32	%f2, %f1;
	cvt.rzi.u64.f32	%rd18, %f2;
	@%p4 bra 	BB1_6;

	div.u64 	%rd154, %rd13, %rd14;
	bra.uni 	BB1_7;

BB1_6:
	cvt.u32.u64	%r46, %rd14;
	cvt.u32.u64	%r47, %rd13;
	div.u32 	%r48, %r47, %r46;
	cvt.u64.u32	%rd154, %r48;

BB1_7:
	cvt.rn.f32.u64	%f3, %rd154;
	cvt.rmi.f32.f32	%f4, %f3;
	cvt.rzi.u64.f32	%rd22, %f4;
	setp.gt.u64	%p6, %rd18, %rd22;
	@%p6 bra 	BB1_68;

	@%p4 bra 	BB1_10;

	rem.u64 	%rd155, %rd12, %rd14;
	bra.uni 	BB1_11;

BB1_10:
	cvt.u32.u64	%r49, %rd14;
	cvt.u32.u64	%r50, %rd12;
	rem.u32 	%r51, %r50, %r49;
	cvt.u64.u32	%rd155, %r51;

BB1_11:
	@%p4 bra 	BB1_13;

	rem.u64 	%rd156, %rd13, %rd14;
	bra.uni 	BB1_14;

BB1_13:
	cvt.u32.u64	%r52, %rd14;
	cvt.u32.u64	%r53, %rd13;
	rem.u32 	%r54, %r53, %r52;
	cvt.u64.u32	%rd156, %r54;

BB1_14:
	mul.lo.s64 	%rd71, %rd155, %rd14;
	add.s64 	%rd72, %rd71, %rd156;
	cvta.to.global.u64 	%rd73, %rd52;
	shl.b64 	%rd74, %rd72, 3;
	add.s64 	%rd75, %rd73, %rd74;
	mul.lo.s64 	%rd76, %rd14, 6;
	mul.lo.s64 	%rd29, %rd76, %rd18;
	mul.lo.s64 	%rd30, %rd76, %rd22;
	mul.lo.s64 	%rd77, %rd156, 3;
	add.s64 	%rd78, %rd77, %rd29;
	shl.b64 	%rd79, %rd78, 3;
	add.s64 	%rd31, %rd3, %rd79;
	mul.lo.s64 	%rd80, %rd155, 3;
	add.s64 	%rd81, %rd80, %rd30;
	shl.b64 	%rd82, %rd81, 3;
	add.s64 	%rd32, %rd3, %rd82;
	ld.global.f64 	%fd91, [%rd31];
	ld.global.f64 	%fd92, [%rd32];
	sub.f64 	%fd93, %fd92, %fd91;
	ld.global.f64 	%fd94, [%rd31+8];
	ld.global.f64 	%fd95, [%rd32+8];
	sub.f64 	%fd96, %fd95, %fd94;
	mul.f64 	%fd97, %fd96, %fd96;
	fma.rn.f64 	%fd98, %fd93, %fd93, %fd97;
	ld.global.f64 	%fd99, [%rd31+16];
	ld.global.f64 	%fd100, [%rd32+16];
	sub.f64 	%fd101, %fd100, %fd99;
	fma.rn.f64 	%fd102, %fd101, %fd101, %fd98;
	sqrt.rn.f64 	%fd103, %fd102;
	add.s64 	%rd33, %rd2, %rd79;
	add.s64 	%rd34, %rd2, %rd82;
	ld.global.f64 	%fd104, [%rd34];
	ld.global.f64 	%fd105, [%rd33];
	ld.global.f64 	%fd106, [%rd34+8];
	ld.global.f64 	%fd107, [%rd33+8];
	mul.f64 	%fd108, %fd107, %fd106;
	fma.rn.f64 	%fd109, %fd105, %fd104, %fd108;
	ld.global.f64 	%fd110, [%rd34+16];
	ld.global.f64 	%fd111, [%rd33+16];
	fma.rn.f64 	%fd112, %fd111, %fd110, %fd109;
	mul.f64 	%fd113, %fd103, %fd89;
	neg.f64 	%fd636, %fd113;
	ld.global.f64 	%fd2, [%rd75];
	mul.f64 	%fd3, %fd2, %fd112;
	abs.f64 	%fd4, %fd636;
	setp.neu.f64	%p9, %fd4, 0d7FF0000000000000;
	mov.f64 	%fd633, %fd636;
	@%p9 bra 	BB1_16;

	mov.f64 	%fd114, 0d0000000000000000;
	mul.rn.f64 	%fd633, %fd636, %fd114;

BB1_16:
	mul.f64 	%fd115, %fd633, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r129, %fd115;
	st.local.u32 	[%rd4], %r129;
	cvt.rn.f64.s32	%fd116, %r129;
	neg.f64 	%fd117, %fd116;
	mov.f64 	%fd118, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd119, %fd117, %fd118, %fd633;
	mov.f64 	%fd120, 0d3C91A62633145C00;
	fma.rn.f64 	%fd121, %fd117, %fd120, %fd119;
	mov.f64 	%fd122, 0d397B839A252049C0;
	fma.rn.f64 	%fd634, %fd117, %fd122, %fd121;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r55}, %fd633;
	}
	and.b32  	%r56, %r55, 2145386496;
	setp.lt.u32	%p10, %r56, 1105199104;
	@%p10 bra 	BB1_18;

	add.u64 	%rd152, %SP, 0;
	// Callseq Start 0
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd633;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd152;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd634, [retval0+0];
	
	//{
	}// Callseq End 0
	ld.local.u32 	%r129, [%rd4];

BB1_18:
	mul.rn.f64 	%fd123, %fd634, %fd634;
	mov.f64 	%fd124, 0d3E21EEA7C1EF8528;
	mov.f64 	%fd125, 0dBDA8FF8320FD8164;
	fma.rn.f64 	%fd126, %fd125, %fd123, %fd124;
	mov.f64 	%fd127, 0dBE927E4F8E06E6D9;
	fma.rn.f64 	%fd128, %fd126, %fd123, %fd127;
	mov.f64 	%fd129, 0d3EFA01A019DDBCE9;
	fma.rn.f64 	%fd130, %fd128, %fd123, %fd129;
	mov.f64 	%fd131, 0dBF56C16C16C15D47;
	fma.rn.f64 	%fd132, %fd130, %fd123, %fd131;
	mov.f64 	%fd133, 0d3FA5555555555551;
	fma.rn.f64 	%fd134, %fd132, %fd123, %fd133;
	mov.f64 	%fd135, 0dBFE0000000000000;
	fma.rn.f64 	%fd136, %fd134, %fd123, %fd135;
	mov.f64 	%fd137, 0d3FF0000000000000;
	fma.rn.f64 	%fd138, %fd136, %fd123, %fd137;
	mov.f64 	%fd139, 0dBE5AE5F12CB0D246;
	mov.f64 	%fd140, 0d3DE5DB65F9785EBA;
	fma.rn.f64 	%fd141, %fd140, %fd123, %fd139;
	mov.f64 	%fd142, 0d3EC71DE369ACE392;
	fma.rn.f64 	%fd143, %fd141, %fd123, %fd142;
	mov.f64 	%fd144, 0dBF2A01A019DB62A1;
	fma.rn.f64 	%fd145, %fd143, %fd123, %fd144;
	mov.f64 	%fd146, 0d3F81111111110818;
	fma.rn.f64 	%fd147, %fd145, %fd123, %fd146;
	mov.f64 	%fd148, 0dBFC5555555555554;
	fma.rn.f64 	%fd149, %fd147, %fd123, %fd148;
	mov.f64 	%fd150, 0d0000000000000000;
	fma.rn.f64 	%fd151, %fd149, %fd123, %fd150;
	fma.rn.f64 	%fd152, %fd151, %fd634, %fd634;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r57}, %fd152;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r58, %temp}, %fd152;
	}
	xor.b32  	%r59, %r57, -2147483648;
	mov.b64 	%fd153, {%r58, %r59};
	and.b32  	%r60, %r129, 1;
	setp.eq.b32	%p11, %r60, 1;
	not.pred 	%p12, %p11;
	selp.f64	%fd635, %fd138, %fd153, %p12;
	and.b32  	%r61, %r129, 2;
	setp.eq.s32	%p13, %r61, 0;
	@%p13 bra 	BB1_20;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r62}, %fd635;
	}
	xor.b32  	%r63, %r62, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r64, %temp}, %fd635;
	}
	mov.b64 	%fd635, {%r64, %r63};

BB1_20:
	fma.rn.f64 	%fd13, %fd3, %fd635, 0d0000000000000000;
	@%p9 bra 	BB1_22;

	mul.rn.f64 	%fd636, %fd636, %fd150;

BB1_22:
	mov.f64 	%fd536, 0d397B839A252049C0;
	mov.f64 	%fd535, 0d3C91A62633145C00;
	mov.f64 	%fd534, 0d3FF921FB54442D18;
	mul.f64 	%fd155, %fd636, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r130, %fd155;
	st.local.u32 	[%rd4], %r130;
	cvt.rn.f64.s32	%fd156, %r130;
	neg.f64 	%fd157, %fd156;
	fma.rn.f64 	%fd159, %fd157, %fd534, %fd636;
	fma.rn.f64 	%fd161, %fd157, %fd535, %fd159;
	fma.rn.f64 	%fd637, %fd157, %fd536, %fd161;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r65}, %fd636;
	}
	and.b32  	%r66, %r65, 2145386496;
	setp.lt.u32	%p15, %r66, 1105199104;
	@%p15 bra 	BB1_24;

	add.u64 	%rd145, %SP, 0;
	// Callseq Start 1
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd636;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd145;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd637, [retval0+0];
	
	//{
	}// Callseq End 1
	ld.local.u32 	%r130, [%rd4];

BB1_24:
	mov.f64 	%fd630, 0dBFC5555555555554;
	mov.f64 	%fd629, 0d3FF0000000000000;
	mov.f64 	%fd628, 0dBFE0000000000000;
	mov.f64 	%fd627, 0d3FA5555555555551;
	mov.f64 	%fd626, 0dBF56C16C16C15D47;
	mov.f64 	%fd625, 0d3EFA01A019DDBCE9;
	mov.f64 	%fd624, 0dBE927E4F8E06E6D9;
	mov.f64 	%fd623, 0d3E21EEA7C1EF8528;
	mov.f64 	%fd622, 0dBDA8FF8320FD8164;
	mov.f64 	%fd538, 0d3F81111111110818;
	mov.f64 	%fd537, 0d3EC71DE369ACE392;
	mul.rn.f64 	%fd163, %fd637, %fd637;
	fma.rn.f64 	%fd166, %fd622, %fd163, %fd623;
	fma.rn.f64 	%fd168, %fd166, %fd163, %fd624;
	fma.rn.f64 	%fd170, %fd168, %fd163, %fd625;
	fma.rn.f64 	%fd172, %fd170, %fd163, %fd626;
	fma.rn.f64 	%fd174, %fd172, %fd163, %fd627;
	fma.rn.f64 	%fd176, %fd174, %fd163, %fd628;
	fma.rn.f64 	%fd178, %fd176, %fd163, %fd629;
	fma.rn.f64 	%fd181, %fd140, %fd163, %fd139;
	fma.rn.f64 	%fd183, %fd181, %fd163, %fd537;
	fma.rn.f64 	%fd185, %fd183, %fd163, %fd144;
	fma.rn.f64 	%fd187, %fd185, %fd163, %fd538;
	fma.rn.f64 	%fd189, %fd187, %fd163, %fd630;
	fma.rn.f64 	%fd191, %fd189, %fd163, %fd150;
	fma.rn.f64 	%fd192, %fd191, %fd637, %fd637;
	and.b32  	%r67, %r130, 1;
	setp.eq.b32	%p16, %r67, 1;
	not.pred 	%p17, %p16;
	selp.f64	%fd638, %fd192, %fd178, %p17;
	and.b32  	%r68, %r130, 2;
	setp.eq.s32	%p18, %r68, 0;
	@%p18 bra 	BB1_26;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r69}, %fd638;
	}
	xor.b32  	%r70, %r69, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r71, %temp}, %fd638;
	}
	mov.b64 	%fd638, {%r71, %r70};

BB1_26:
	ld.param.f64 	%fd539, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_5];
	ld.param.u64 	%rd142, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_4];
	cvta.to.global.u64 	%rd141, %rd142;
	ld.param.u64 	%rd140, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_3];
	cvta.to.global.u64 	%rd139, %rd140;
	ld.param.u32 	%r128, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_6];
	cvt.s64.s32	%rd138, %r128;
	fma.rn.f64 	%fd22, %fd3, %fd638, 0d0000000000000000;
	add.s64 	%rd85, %rd156, %rd138;
	mul.lo.s64 	%rd86, %rd85, 3;
	add.s64 	%rd87, %rd86, %rd29;
	shl.b64 	%rd88, %rd87, 3;
	add.s64 	%rd35, %rd139, %rd88;
	ld.global.f64 	%fd193, [%rd35];
	ld.global.f64 	%fd194, [%rd32];
	sub.f64 	%fd195, %fd194, %fd193;
	ld.global.f64 	%fd196, [%rd35+8];
	ld.global.f64 	%fd197, [%rd32+8];
	sub.f64 	%fd198, %fd197, %fd196;
	mul.f64 	%fd199, %fd198, %fd198;
	fma.rn.f64 	%fd200, %fd195, %fd195, %fd199;
	ld.global.f64 	%fd201, [%rd35+16];
	ld.global.f64 	%fd202, [%rd32+16];
	sub.f64 	%fd203, %fd202, %fd201;
	fma.rn.f64 	%fd204, %fd203, %fd203, %fd200;
	sqrt.rn.f64 	%fd205, %fd204;
	add.s64 	%rd36, %rd141, %rd88;
	ld.global.f64 	%fd206, [%rd34];
	ld.global.f64 	%fd207, [%rd36];
	ld.global.f64 	%fd208, [%rd34+8];
	ld.global.f64 	%fd209, [%rd36+8];
	mul.f64 	%fd210, %fd209, %fd208;
	fma.rn.f64 	%fd211, %fd207, %fd206, %fd210;
	ld.global.f64 	%fd212, [%rd34+16];
	ld.global.f64 	%fd213, [%rd36+16];
	fma.rn.f64 	%fd214, %fd213, %fd212, %fd211;
	mul.f64 	%fd215, %fd205, %fd539;
	neg.f64 	%fd642, %fd215;
	mul.f64 	%fd24, %fd2, %fd214;
	abs.f64 	%fd25, %fd642;
	setp.neu.f64	%p19, %fd25, 0d7FF0000000000000;
	mov.f64 	%fd639, %fd642;
	@%p19 bra 	BB1_28;

	mul.rn.f64 	%fd639, %fd642, %fd150;

BB1_28:
	mov.f64 	%fd542, 0d397B839A252049C0;
	mov.f64 	%fd541, 0d3C91A62633145C00;
	mov.f64 	%fd540, 0d3FF921FB54442D18;
	mul.f64 	%fd217, %fd639, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r131, %fd217;
	st.local.u32 	[%rd4], %r131;
	cvt.rn.f64.s32	%fd218, %r131;
	neg.f64 	%fd219, %fd218;
	fma.rn.f64 	%fd221, %fd219, %fd540, %fd639;
	fma.rn.f64 	%fd223, %fd219, %fd541, %fd221;
	fma.rn.f64 	%fd640, %fd219, %fd542, %fd223;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r72}, %fd639;
	}
	and.b32  	%r73, %r72, 2145386496;
	setp.lt.u32	%p20, %r73, 1105199104;
	@%p20 bra 	BB1_30;

	add.u64 	%rd144, %SP, 0;
	// Callseq Start 2
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd639;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd144;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd640, [retval0+0];
	
	//{
	}// Callseq End 2
	ld.local.u32 	%r131, [%rd4];

BB1_30:
	mov.f64 	%fd631, 0d3DE5DB65F9785EBA;
	mov.f64 	%fd593, 0dBFC5555555555554;
	mov.f64 	%fd592, 0d3FF0000000000000;
	mov.f64 	%fd556, 0dBFE0000000000000;
	mov.f64 	%fd555, 0d3FA5555555555551;
	mov.f64 	%fd554, 0dBF56C16C16C15D47;
	mov.f64 	%fd553, 0d3EFA01A019DDBCE9;
	mov.f64 	%fd552, 0dBE927E4F8E06E6D9;
	mov.f64 	%fd551, 0d3E21EEA7C1EF8528;
	mov.f64 	%fd550, 0dBDA8FF8320FD8164;
	mov.f64 	%fd544, 0d3F81111111110818;
	mov.f64 	%fd543, 0d3EC71DE369ACE392;
	mul.rn.f64 	%fd225, %fd640, %fd640;
	fma.rn.f64 	%fd228, %fd550, %fd225, %fd551;
	fma.rn.f64 	%fd230, %fd228, %fd225, %fd552;
	fma.rn.f64 	%fd232, %fd230, %fd225, %fd553;
	fma.rn.f64 	%fd234, %fd232, %fd225, %fd554;
	fma.rn.f64 	%fd236, %fd234, %fd225, %fd555;
	fma.rn.f64 	%fd238, %fd236, %fd225, %fd556;
	fma.rn.f64 	%fd240, %fd238, %fd225, %fd592;
	fma.rn.f64 	%fd243, %fd631, %fd225, %fd139;
	fma.rn.f64 	%fd245, %fd243, %fd225, %fd543;
	fma.rn.f64 	%fd247, %fd245, %fd225, %fd144;
	fma.rn.f64 	%fd249, %fd247, %fd225, %fd544;
	fma.rn.f64 	%fd251, %fd249, %fd225, %fd593;
	fma.rn.f64 	%fd253, %fd251, %fd225, %fd150;
	fma.rn.f64 	%fd254, %fd253, %fd640, %fd640;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r74}, %fd254;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r75, %temp}, %fd254;
	}
	xor.b32  	%r76, %r74, -2147483648;
	mov.b64 	%fd255, {%r75, %r76};
	and.b32  	%r77, %r131, 1;
	setp.eq.b32	%p21, %r77, 1;
	not.pred 	%p22, %p21;
	selp.f64	%fd641, %fd240, %fd255, %p22;
	and.b32  	%r78, %r131, 2;
	setp.eq.s32	%p23, %r78, 0;
	@%p23 bra 	BB1_32;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r79}, %fd641;
	}
	xor.b32  	%r80, %r79, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r81, %temp}, %fd641;
	}
	mov.b64 	%fd641, {%r81, %r80};

BB1_32:
	@%p19 bra 	BB1_34;

	mul.rn.f64 	%fd642, %fd642, %fd150;

BB1_34:
	mov.f64 	%fd513, 0d397B839A252049C0;
	mov.f64 	%fd512, 0d3C91A62633145C00;
	mov.f64 	%fd511, 0d3FF921FB54442D18;
	mul.f64 	%fd257, %fd642, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r132, %fd257;
	st.local.u32 	[%rd4], %r132;
	cvt.rn.f64.s32	%fd258, %r132;
	neg.f64 	%fd259, %fd258;
	fma.rn.f64 	%fd261, %fd259, %fd511, %fd642;
	fma.rn.f64 	%fd263, %fd259, %fd512, %fd261;
	fma.rn.f64 	%fd643, %fd259, %fd513, %fd263;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r82}, %fd642;
	}
	and.b32  	%r83, %r82, 2145386496;
	mul.f64 	%fd265, %fd24, %fd641;
	sub.f64 	%fd37, %fd13, %fd265;
	setp.lt.u32	%p25, %r83, 1105199104;
	@%p25 bra 	BB1_36;

	add.u64 	%rd137, %SP, 0;
	// Callseq Start 3
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd642;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd137;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd643, [retval0+0];
	
	//{
	}// Callseq End 3
	ld.local.u32 	%r132, [%rd4];

BB1_36:
	mov.f64 	%fd632, 0d3DE5DB65F9785EBA;
	mov.f64 	%fd595, 0dBFC5555555555554;
	mov.f64 	%fd594, 0d3FF0000000000000;
	mov.f64 	%fd563, 0dBFE0000000000000;
	mov.f64 	%fd562, 0d3FA5555555555551;
	mov.f64 	%fd561, 0dBF56C16C16C15D47;
	mov.f64 	%fd560, 0d3EFA01A019DDBCE9;
	mov.f64 	%fd559, 0dBE927E4F8E06E6D9;
	mov.f64 	%fd558, 0d3E21EEA7C1EF8528;
	mov.f64 	%fd557, 0dBDA8FF8320FD8164;
	mov.f64 	%fd545, 0d3EC71DE369ACE392;
	mov.f64 	%fd514, 0d3F81111111110818;
	mul.rn.f64 	%fd266, %fd643, %fd643;
	fma.rn.f64 	%fd269, %fd557, %fd266, %fd558;
	fma.rn.f64 	%fd271, %fd269, %fd266, %fd559;
	fma.rn.f64 	%fd273, %fd271, %fd266, %fd560;
	fma.rn.f64 	%fd275, %fd273, %fd266, %fd561;
	fma.rn.f64 	%fd277, %fd275, %fd266, %fd562;
	fma.rn.f64 	%fd279, %fd277, %fd266, %fd563;
	fma.rn.f64 	%fd281, %fd279, %fd266, %fd594;
	fma.rn.f64 	%fd284, %fd632, %fd266, %fd139;
	fma.rn.f64 	%fd286, %fd284, %fd266, %fd545;
	fma.rn.f64 	%fd288, %fd286, %fd266, %fd144;
	fma.rn.f64 	%fd290, %fd288, %fd266, %fd514;
	fma.rn.f64 	%fd292, %fd290, %fd266, %fd595;
	fma.rn.f64 	%fd294, %fd292, %fd266, %fd150;
	fma.rn.f64 	%fd295, %fd294, %fd643, %fd643;
	and.b32  	%r84, %r132, 1;
	setp.eq.b32	%p26, %r84, 1;
	not.pred 	%p27, %p26;
	selp.f64	%fd644, %fd295, %fd281, %p27;
	and.b32  	%r85, %r132, 2;
	setp.eq.s32	%p28, %r85, 0;
	@%p28 bra 	BB1_38;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r86}, %fd644;
	}
	xor.b32  	%r87, %r86, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r88, %temp}, %fd644;
	}
	mov.b64 	%fd644, {%r88, %r87};

BB1_38:
	ld.param.u64 	%rd121, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_4];
	cvta.to.global.u64 	%rd120, %rd121;
	ld.param.u64 	%rd119, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_3];
	cvta.to.global.u64 	%rd118, %rd119;
	add.s64 	%rd117, %rd120, %rd79;
	add.s64 	%rd116, %rd118, %rd79;
	ld.param.f64 	%fd515, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_5];
	ld.param.u32 	%r123, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_6];
	cvt.s64.s32	%rd115, %r123;
	add.s64 	%rd91, %rd155, %rd115;
	mul.lo.s64 	%rd92, %rd91, 3;
	add.s64 	%rd93, %rd92, %rd30;
	shl.b64 	%rd94, %rd93, 3;
	add.s64 	%rd37, %rd118, %rd94;
	ld.global.f64 	%fd296, [%rd116];
	ld.global.f64 	%fd297, [%rd37];
	sub.f64 	%fd298, %fd297, %fd296;
	ld.global.f64 	%fd299, [%rd116+8];
	ld.global.f64 	%fd300, [%rd37+8];
	sub.f64 	%fd301, %fd300, %fd299;
	mul.f64 	%fd302, %fd301, %fd301;
	fma.rn.f64 	%fd303, %fd298, %fd298, %fd302;
	ld.global.f64 	%fd304, [%rd116+16];
	ld.global.f64 	%fd305, [%rd37+16];
	sub.f64 	%fd306, %fd305, %fd304;
	fma.rn.f64 	%fd307, %fd306, %fd306, %fd303;
	sqrt.rn.f64 	%fd308, %fd307;
	add.s64 	%rd38, %rd120, %rd94;
	ld.global.f64 	%fd309, [%rd38];
	ld.global.f64 	%fd310, [%rd117];
	ld.global.f64 	%fd311, [%rd38+8];
	ld.global.f64 	%fd312, [%rd117+8];
	mul.f64 	%fd313, %fd312, %fd311;
	fma.rn.f64 	%fd314, %fd310, %fd309, %fd313;
	ld.global.f64 	%fd315, [%rd38+16];
	ld.global.f64 	%fd316, [%rd117+16];
	fma.rn.f64 	%fd317, %fd316, %fd315, %fd314;
	mul.f64 	%fd318, %fd308, %fd515;
	neg.f64 	%fd648, %fd318;
	mul.f64 	%fd44, %fd2, %fd317;
	abs.f64 	%fd45, %fd648;
	setp.neu.f64	%p29, %fd45, 0d7FF0000000000000;
	mov.f64 	%fd645, %fd648;
	@%p29 bra 	BB1_40;

	mul.rn.f64 	%fd645, %fd648, %fd150;

BB1_40:
	mov.f64 	%fd518, 0d397B839A252049C0;
	mov.f64 	%fd517, 0d3C91A62633145C00;
	mov.f64 	%fd516, 0d3FF921FB54442D18;
	mul.f64 	%fd320, %fd645, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r133, %fd320;
	st.local.u32 	[%rd4], %r133;
	cvt.rn.f64.s32	%fd321, %r133;
	neg.f64 	%fd322, %fd321;
	fma.rn.f64 	%fd324, %fd322, %fd516, %fd645;
	fma.rn.f64 	%fd326, %fd322, %fd517, %fd324;
	fma.rn.f64 	%fd646, %fd322, %fd518, %fd326;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r89}, %fd645;
	}
	and.b32  	%r90, %r89, 2145386496;
	mul.f64 	%fd328, %fd24, %fd644;
	sub.f64 	%fd49, %fd22, %fd328;
	setp.lt.u32	%p30, %r90, 1105199104;
	@%p30 bra 	BB1_42;

	add.u64 	%rd136, %SP, 0;
	// Callseq Start 4
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd645;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd136;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd646, [retval0+0];
	
	//{
	}// Callseq End 4
	ld.local.u32 	%r133, [%rd4];

BB1_42:
	mov.f64 	%fd606, 0dBF2A01A019DB62A1;
	mov.f64 	%fd605, 0dBE5AE5F12CB0D246;
	mov.f64 	%fd604, 0d3DE5DB65F9785EBA;
	mov.f64 	%fd597, 0dBFC5555555555554;
	mov.f64 	%fd596, 0d3FF0000000000000;
	mov.f64 	%fd570, 0dBFE0000000000000;
	mov.f64 	%fd569, 0d3FA5555555555551;
	mov.f64 	%fd568, 0dBF56C16C16C15D47;
	mov.f64 	%fd567, 0d3EFA01A019DDBCE9;
	mov.f64 	%fd566, 0dBE927E4F8E06E6D9;
	mov.f64 	%fd565, 0d3E21EEA7C1EF8528;
	mov.f64 	%fd564, 0dBDA8FF8320FD8164;
	mov.f64 	%fd546, 0d3EC71DE369ACE392;
	mov.f64 	%fd519, 0d3F81111111110818;
	mul.rn.f64 	%fd329, %fd646, %fd646;
	fma.rn.f64 	%fd332, %fd564, %fd329, %fd565;
	fma.rn.f64 	%fd334, %fd332, %fd329, %fd566;
	fma.rn.f64 	%fd336, %fd334, %fd329, %fd567;
	fma.rn.f64 	%fd338, %fd336, %fd329, %fd568;
	fma.rn.f64 	%fd340, %fd338, %fd329, %fd569;
	fma.rn.f64 	%fd342, %fd340, %fd329, %fd570;
	fma.rn.f64 	%fd344, %fd342, %fd329, %fd596;
	fma.rn.f64 	%fd347, %fd604, %fd329, %fd605;
	fma.rn.f64 	%fd349, %fd347, %fd329, %fd546;
	fma.rn.f64 	%fd351, %fd349, %fd329, %fd606;
	fma.rn.f64 	%fd353, %fd351, %fd329, %fd519;
	fma.rn.f64 	%fd355, %fd353, %fd329, %fd597;
	fma.rn.f64 	%fd357, %fd355, %fd329, %fd150;
	fma.rn.f64 	%fd358, %fd357, %fd646, %fd646;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r91}, %fd358;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r92, %temp}, %fd358;
	}
	xor.b32  	%r93, %r91, -2147483648;
	mov.b64 	%fd359, {%r92, %r93};
	and.b32  	%r94, %r133, 1;
	setp.eq.b32	%p31, %r94, 1;
	not.pred 	%p32, %p31;
	selp.f64	%fd647, %fd344, %fd359, %p32;
	and.b32  	%r95, %r133, 2;
	setp.eq.s32	%p33, %r95, 0;
	@%p33 bra 	BB1_44;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r96}, %fd647;
	}
	xor.b32  	%r97, %r96, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r98, %temp}, %fd647;
	}
	mov.b64 	%fd647, {%r98, %r97};

BB1_44:
	@%p29 bra 	BB1_46;

	mov.f64 	%fd621, 0d0000000000000000;
	mul.rn.f64 	%fd648, %fd648, %fd621;

BB1_46:
	mov.f64 	%fd522, 0d397B839A252049C0;
	mov.f64 	%fd521, 0d3C91A62633145C00;
	mov.f64 	%fd520, 0d3FF921FB54442D18;
	mul.f64 	%fd361, %fd648, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r134, %fd361;
	st.local.u32 	[%rd4], %r134;
	cvt.rn.f64.s32	%fd362, %r134;
	neg.f64 	%fd363, %fd362;
	fma.rn.f64 	%fd365, %fd363, %fd520, %fd648;
	fma.rn.f64 	%fd367, %fd363, %fd521, %fd365;
	fma.rn.f64 	%fd649, %fd363, %fd522, %fd367;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r99}, %fd648;
	}
	and.b32  	%r100, %r99, 2145386496;
	mul.f64 	%fd369, %fd44, %fd647;
	sub.f64 	%fd58, %fd37, %fd369;
	setp.lt.u32	%p35, %r100, 1105199104;
	@%p35 bra 	BB1_48;

	add.u64 	%rd135, %SP, 0;
	// Callseq Start 5
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd648;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd135;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd649, [retval0+0];
	
	//{
	}// Callseq End 5
	ld.local.u32 	%r134, [%rd4];

BB1_48:
	mov.f64 	%fd616, 0d0000000000000000;
	mov.f64 	%fd609, 0dBF2A01A019DB62A1;
	mov.f64 	%fd608, 0dBE5AE5F12CB0D246;
	mov.f64 	%fd607, 0d3DE5DB65F9785EBA;
	mov.f64 	%fd599, 0dBFC5555555555554;
	mov.f64 	%fd598, 0d3FF0000000000000;
	mov.f64 	%fd577, 0dBFE0000000000000;
	mov.f64 	%fd576, 0d3FA5555555555551;
	mov.f64 	%fd575, 0dBF56C16C16C15D47;
	mov.f64 	%fd574, 0d3EFA01A019DDBCE9;
	mov.f64 	%fd573, 0dBE927E4F8E06E6D9;
	mov.f64 	%fd572, 0d3E21EEA7C1EF8528;
	mov.f64 	%fd571, 0dBDA8FF8320FD8164;
	mov.f64 	%fd547, 0d3EC71DE369ACE392;
	mov.f64 	%fd523, 0d3F81111111110818;
	mul.rn.f64 	%fd370, %fd649, %fd649;
	fma.rn.f64 	%fd373, %fd571, %fd370, %fd572;
	fma.rn.f64 	%fd375, %fd373, %fd370, %fd573;
	fma.rn.f64 	%fd377, %fd375, %fd370, %fd574;
	fma.rn.f64 	%fd379, %fd377, %fd370, %fd575;
	fma.rn.f64 	%fd381, %fd379, %fd370, %fd576;
	fma.rn.f64 	%fd383, %fd381, %fd370, %fd577;
	fma.rn.f64 	%fd385, %fd383, %fd370, %fd598;
	fma.rn.f64 	%fd388, %fd607, %fd370, %fd608;
	fma.rn.f64 	%fd390, %fd388, %fd370, %fd547;
	fma.rn.f64 	%fd392, %fd390, %fd370, %fd609;
	fma.rn.f64 	%fd394, %fd392, %fd370, %fd523;
	fma.rn.f64 	%fd396, %fd394, %fd370, %fd599;
	fma.rn.f64 	%fd398, %fd396, %fd370, %fd616;
	fma.rn.f64 	%fd399, %fd398, %fd649, %fd649;
	and.b32  	%r101, %r134, 1;
	setp.eq.b32	%p36, %r101, 1;
	not.pred 	%p37, %p36;
	selp.f64	%fd650, %fd399, %fd385, %p37;
	and.b32  	%r102, %r134, 2;
	setp.eq.s32	%p38, %r102, 0;
	@%p38 bra 	BB1_50;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r103}, %fd650;
	}
	xor.b32  	%r104, %r103, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r105, %temp}, %fd650;
	}
	mov.b64 	%fd650, {%r105, %r104};

BB1_50:
	ld.param.u64 	%rd151, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_4];
	cvta.to.global.u64 	%rd150, %rd151;
	add.s64 	%rd149, %rd150, %rd94;
	ld.param.u64 	%rd148, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_3];
	cvta.to.global.u64 	%rd147, %rd148;
	add.s64 	%rd146, %rd147, %rd94;
	ld.param.u64 	%rd127, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_4];
	cvta.to.global.u64 	%rd126, %rd127;
	add.s64 	%rd125, %rd126, %rd88;
	ld.param.u64 	%rd124, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_3];
	cvta.to.global.u64 	%rd123, %rd124;
	add.s64 	%rd122, %rd123, %rd88;
	ld.param.f64 	%fd524, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_5];
	ld.global.f64 	%fd400, [%rd122];
	ld.global.f64 	%fd401, [%rd146];
	sub.f64 	%fd402, %fd401, %fd400;
	ld.global.f64 	%fd403, [%rd122+8];
	ld.global.f64 	%fd404, [%rd146+8];
	sub.f64 	%fd405, %fd404, %fd403;
	mul.f64 	%fd406, %fd405, %fd405;
	fma.rn.f64 	%fd407, %fd402, %fd402, %fd406;
	ld.global.f64 	%fd408, [%rd122+16];
	ld.global.f64 	%fd409, [%rd146+16];
	sub.f64 	%fd410, %fd409, %fd408;
	fma.rn.f64 	%fd411, %fd410, %fd410, %fd407;
	sqrt.rn.f64 	%fd412, %fd411;
	ld.global.f64 	%fd413, [%rd149];
	ld.global.f64 	%fd414, [%rd125];
	ld.global.f64 	%fd415, [%rd149+8];
	ld.global.f64 	%fd416, [%rd125+8];
	mul.f64 	%fd417, %fd416, %fd415;
	fma.rn.f64 	%fd418, %fd414, %fd413, %fd417;
	ld.global.f64 	%fd419, [%rd149+16];
	ld.global.f64 	%fd420, [%rd125+16];
	fma.rn.f64 	%fd421, %fd420, %fd419, %fd418;
	mul.f64 	%fd422, %fd412, %fd524;
	neg.f64 	%fd654, %fd422;
	mul.f64 	%fd65, %fd2, %fd421;
	abs.f64 	%fd66, %fd654;
	setp.neu.f64	%p39, %fd66, 0d7FF0000000000000;
	mov.f64 	%fd651, %fd654;
	@%p39 bra 	BB1_52;

	mov.f64 	%fd620, 0d0000000000000000;
	mul.rn.f64 	%fd651, %fd654, %fd620;

BB1_52:
	mov.f64 	%fd527, 0d397B839A252049C0;
	mov.f64 	%fd526, 0d3C91A62633145C00;
	mov.f64 	%fd525, 0d3FF921FB54442D18;
	mul.f64 	%fd424, %fd651, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r135, %fd424;
	st.local.u32 	[%rd4], %r135;
	cvt.rn.f64.s32	%fd425, %r135;
	neg.f64 	%fd426, %fd425;
	fma.rn.f64 	%fd428, %fd426, %fd525, %fd651;
	fma.rn.f64 	%fd430, %fd426, %fd526, %fd428;
	fma.rn.f64 	%fd652, %fd426, %fd527, %fd430;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r106}, %fd651;
	}
	and.b32  	%r107, %r106, 2145386496;
	mul.f64 	%fd432, %fd44, %fd650;
	sub.f64 	%fd70, %fd49, %fd432;
	setp.lt.u32	%p40, %r107, 1105199104;
	@%p40 bra 	BB1_54;

	add.u64 	%rd134, %SP, 0;
	// Callseq Start 6
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd651;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd134;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd652, [retval0+0];
	
	//{
	}// Callseq End 6
	ld.local.u32 	%r135, [%rd4];

BB1_54:
	mov.f64 	%fd617, 0d0000000000000000;
	mov.f64 	%fd612, 0dBF2A01A019DB62A1;
	mov.f64 	%fd611, 0dBE5AE5F12CB0D246;
	mov.f64 	%fd610, 0d3DE5DB65F9785EBA;
	mov.f64 	%fd601, 0dBFC5555555555554;
	mov.f64 	%fd600, 0d3FF0000000000000;
	mov.f64 	%fd584, 0dBFE0000000000000;
	mov.f64 	%fd583, 0d3FA5555555555551;
	mov.f64 	%fd582, 0dBF56C16C16C15D47;
	mov.f64 	%fd581, 0d3EFA01A019DDBCE9;
	mov.f64 	%fd580, 0dBE927E4F8E06E6D9;
	mov.f64 	%fd579, 0d3E21EEA7C1EF8528;
	mov.f64 	%fd578, 0dBDA8FF8320FD8164;
	mov.f64 	%fd548, 0d3EC71DE369ACE392;
	mov.f64 	%fd528, 0d3F81111111110818;
	mul.rn.f64 	%fd433, %fd652, %fd652;
	fma.rn.f64 	%fd436, %fd578, %fd433, %fd579;
	fma.rn.f64 	%fd438, %fd436, %fd433, %fd580;
	fma.rn.f64 	%fd440, %fd438, %fd433, %fd581;
	fma.rn.f64 	%fd442, %fd440, %fd433, %fd582;
	fma.rn.f64 	%fd444, %fd442, %fd433, %fd583;
	fma.rn.f64 	%fd446, %fd444, %fd433, %fd584;
	fma.rn.f64 	%fd448, %fd446, %fd433, %fd600;
	fma.rn.f64 	%fd451, %fd610, %fd433, %fd611;
	fma.rn.f64 	%fd453, %fd451, %fd433, %fd548;
	fma.rn.f64 	%fd455, %fd453, %fd433, %fd612;
	fma.rn.f64 	%fd457, %fd455, %fd433, %fd528;
	fma.rn.f64 	%fd459, %fd457, %fd433, %fd601;
	fma.rn.f64 	%fd461, %fd459, %fd433, %fd617;
	fma.rn.f64 	%fd462, %fd461, %fd652, %fd652;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r108}, %fd462;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r109, %temp}, %fd462;
	}
	xor.b32  	%r110, %r108, -2147483648;
	mov.b64 	%fd463, {%r109, %r110};
	and.b32  	%r111, %r135, 1;
	setp.eq.b32	%p41, %r111, 1;
	not.pred 	%p42, %p41;
	selp.f64	%fd653, %fd448, %fd463, %p42;
	and.b32  	%r112, %r135, 2;
	setp.eq.s32	%p43, %r112, 0;
	@%p43 bra 	BB1_56;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r113}, %fd653;
	}
	xor.b32  	%r114, %r113, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r115, %temp}, %fd653;
	}
	mov.b64 	%fd653, {%r115, %r114};

BB1_56:
	fma.rn.f64 	%fd76, %fd65, %fd653, %fd58;
	@%p39 bra 	BB1_58;

	mov.f64 	%fd619, 0d0000000000000000;
	mul.rn.f64 	%fd654, %fd654, %fd619;

BB1_58:
	mov.f64 	%fd531, 0d397B839A252049C0;
	mov.f64 	%fd530, 0d3C91A62633145C00;
	mov.f64 	%fd529, 0d3FF921FB54442D18;
	mul.f64 	%fd465, %fd654, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r136, %fd465;
	st.local.u32 	[%rd4], %r136;
	cvt.rn.f64.s32	%fd466, %r136;
	neg.f64 	%fd467, %fd466;
	fma.rn.f64 	%fd469, %fd467, %fd529, %fd654;
	fma.rn.f64 	%fd471, %fd467, %fd530, %fd469;
	fma.rn.f64 	%fd655, %fd467, %fd531, %fd471;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r116}, %fd654;
	}
	and.b32  	%r117, %r116, 2145386496;
	setp.lt.u32	%p45, %r117, 1105199104;
	@%p45 bra 	BB1_60;

	add.u64 	%rd133, %SP, 0;
	// Callseq Start 7
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd654;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd133;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd655, [retval0+0];
	
	//{
	}// Callseq End 7
	ld.local.u32 	%r136, [%rd4];

BB1_60:
	mov.f64 	%fd618, 0d0000000000000000;
	mov.f64 	%fd615, 0dBF2A01A019DB62A1;
	mov.f64 	%fd614, 0dBE5AE5F12CB0D246;
	mov.f64 	%fd613, 0d3DE5DB65F9785EBA;
	mov.f64 	%fd603, 0dBFC5555555555554;
	mov.f64 	%fd602, 0d3FF0000000000000;
	mov.f64 	%fd591, 0dBFE0000000000000;
	mov.f64 	%fd590, 0d3FA5555555555551;
	mov.f64 	%fd589, 0dBF56C16C16C15D47;
	mov.f64 	%fd588, 0d3EFA01A019DDBCE9;
	mov.f64 	%fd587, 0dBE927E4F8E06E6D9;
	mov.f64 	%fd586, 0d3E21EEA7C1EF8528;
	mov.f64 	%fd585, 0dBDA8FF8320FD8164;
	mov.f64 	%fd549, 0d3EC71DE369ACE392;
	mov.f64 	%fd532, 0d3F81111111110818;
	mul.rn.f64 	%fd473, %fd655, %fd655;
	fma.rn.f64 	%fd476, %fd585, %fd473, %fd586;
	fma.rn.f64 	%fd478, %fd476, %fd473, %fd587;
	fma.rn.f64 	%fd480, %fd478, %fd473, %fd588;
	fma.rn.f64 	%fd482, %fd480, %fd473, %fd589;
	fma.rn.f64 	%fd484, %fd482, %fd473, %fd590;
	fma.rn.f64 	%fd486, %fd484, %fd473, %fd591;
	fma.rn.f64 	%fd488, %fd486, %fd473, %fd602;
	fma.rn.f64 	%fd491, %fd613, %fd473, %fd614;
	fma.rn.f64 	%fd493, %fd491, %fd473, %fd549;
	fma.rn.f64 	%fd495, %fd493, %fd473, %fd615;
	fma.rn.f64 	%fd497, %fd495, %fd473, %fd532;
	fma.rn.f64 	%fd499, %fd497, %fd473, %fd603;
	fma.rn.f64 	%fd501, %fd499, %fd473, %fd618;
	fma.rn.f64 	%fd502, %fd501, %fd655, %fd655;
	and.b32  	%r118, %r136, 1;
	setp.eq.b32	%p46, %r118, 1;
	not.pred 	%p47, %p46;
	selp.f64	%fd656, %fd502, %fd488, %p47;
	and.b32  	%r119, %r136, 2;
	setp.eq.s32	%p48, %r119, 0;
	@%p48 bra 	BB1_62;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r120}, %fd656;
	}
	xor.b32  	%r121, %r120, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r122, %temp}, %fd656;
	}
	mov.b64 	%fd656, {%r122, %r121};

BB1_62:
	cvt.rn.f32.u64	%f8, %rd153;
	cvt.rmi.f32.f32	%f7, %f8;
	cvt.rzi.u64.f32	%rd143, %f7;
	cvt.rn.f32.u64	%f6, %rd154;
	cvt.rmi.f32.f32	%f5, %f6;
	cvt.rzi.u64.f32	%rd132, %f5;
	ld.param.u64 	%rd131, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_1];
	cvta.to.global.u64 	%rd130, %rd131;
	ld.param.u32 	%r127, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_13];
	ld.param.u32 	%r126, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_11];
	ld.param.u32 	%r125, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_9];
	ld.param.f64 	%fd533, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_8];
	ld.param.u64 	%rd129, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_7];
	ld.param.u64 	%rd128, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_0];
	ld.param.u32 	%r124, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_6];
	cvta.to.global.u64 	%rd39, %rd128;
	cvta.to.global.u64 	%rd99, %rd129;
	fma.rn.f64 	%fd85, %fd65, %fd656, %fd70;
	shl.b64 	%rd100, %rd132, 3;
	add.s64 	%rd101, %rd99, %rd100;
	ld.global.f64 	%fd503, [%rd101];
	shl.b64 	%rd102, %rd143, 3;
	add.s64 	%rd103, %rd99, %rd102;
	ld.global.f64 	%fd504, [%rd103];
	mul.f64 	%fd505, %fd504, %fd503;
	div.rn.f64 	%fd86, %fd505, %fd533;
	cvt.s64.s32	%rd104, %r125;
	sub.s64 	%rd105, %rd143, %rd104;
	cvt.s64.s32	%rd106, %r126;
	sub.s64 	%rd107, %rd132, %rd106;
	mul.f64 	%fd87, %fd76, %fd86;
	cvt.s64.s32	%rd108, %r127;
	mul.lo.s64 	%rd109, %rd105, %rd108;
	add.s64 	%rd40, %rd107, %rd109;
	shl.b64 	%rd110, %rd40, 3;
	add.s64 	%rd41, %rd39, %rd110;
	add.s64 	%rd42, %rd130, %rd110;
	setp.eq.s32	%p49, %r124, 1;
	@%p49 bra 	BB1_67;
	bra.uni 	BB1_63;

BB1_67:
	st.global.f64 	[%rd41], %fd87;
	mul.f64 	%fd510, %fd85, %fd86;
	st.global.f64 	[%rd42], %fd510;
	bra.uni 	BB1_68;

BB1_63:
	ld.global.u64 	%rd157, [%rd41];

BB1_64:
	mov.b64 	 %fd506, %rd157;
	add.f64 	%fd507, %fd87, %fd506;
	mov.b64 	 %rd112, %fd507;
	atom.global.cas.b64 	%rd46, [%rd41], %rd157, %rd112;
	setp.ne.s64	%p50, %rd157, %rd46;
	mov.u64 	%rd157, %rd46;
	@%p50 bra 	BB1_64;

	mul.f64 	%fd88, %fd85, %fd86;
	ld.global.u64 	%rd158, [%rd42];

BB1_66:
	mov.b64 	 %fd508, %rd158;
	add.f64 	%fd509, %fd88, %fd508;
	mov.b64 	 %rd114, %fd509;
	atom.global.cas.b64 	%rd50, [%rd42], %rd158, %rd114;
	setp.eq.s64	%p51, %rd158, %rd50;
	mov.u64 	%rd158, %rd50;
	@%p51 bra 	BB1_68;
	bra.uni 	BB1_66;

BB1_68:
	ret;
}

.func  (.param .b64 func_retval0) __internal_trig_reduction_slowpathd(
	.param .b64 __internal_trig_reduction_slowpathd_param_0,
	.param .b64 __internal_trig_reduction_slowpathd_param_1
)
{
	.local .align 8 .b8 	__local_depot2[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<9>;
	.reg .b32 	%r<42>;
	.reg .f64 	%fd<5>;
	.reg .b64 	%rd<101>;


	mov.u64 	%SPL, __local_depot2;
	ld.param.f64 	%fd4, [__internal_trig_reduction_slowpathd_param_0];
	ld.param.u64 	%rd37, [__internal_trig_reduction_slowpathd_param_1];
	add.u64 	%rd1, %SPL, 0;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1}, %fd4;
	}
	and.b32  	%r40, %r1, -2147483648;
	shr.u32 	%r3, %r1, 20;
	bfe.u32 	%r4, %r1, 20, 11;
	setp.eq.s32	%p1, %r4, 2047;
	@%p1 bra 	BB2_13;

	add.s32 	%r15, %r4, -1024;
	shr.u32 	%r16, %r15, 6;
	mov.u32 	%r17, 15;
	sub.s32 	%r5, %r17, %r16;
	mov.u32 	%r18, 19;
	sub.s32 	%r19, %r18, %r16;
	mov.u32 	%r20, 18;
	min.s32 	%r6, %r20, %r19;
	mov.u64 	%rd94, 0;
	setp.ge.s32	%p2, %r5, %r6;
	mov.u64 	%rd93, %rd1;
	@%p2 bra 	BB2_4;

	bfe.u32 	%r21, %r1, 20, 11;
	add.s32 	%r22, %r21, -1024;
	shr.u32 	%r23, %r22, 6;
	sub.s32 	%r25, %r17, %r23;
	mul.wide.s32 	%rd41, %r25, 8;
	mov.u64 	%rd42, __cudart_i2opi_d;
	add.s64 	%rd89, %rd42, %rd41;
	mov.b64 	 %rd43, %fd4;
	shl.b64 	%rd44, %rd43, 11;
	or.b64  	%rd5, %rd44, -9223372036854775808;
	mov.u64 	%rd94, 0;
	mov.u64 	%rd93, %rd1;
	mov.u64 	%rd91, %rd1;
	mov.u32 	%r39, %r5;

BB2_3:
	.pragma "nounroll";
	ld.const.u64 	%rd47, [%rd89];
	// inline asm
	{
	.reg .u32 r0, r1, r2, r3, alo, ahi, blo, bhi, clo, chi;
	mov.b64         {alo,ahi}, %rd47;    
	mov.b64         {blo,bhi}, %rd5;    
	mov.b64         {clo,chi}, %rd94;    
	mad.lo.cc.u32   r0, alo, blo, clo;
	madc.hi.cc.u32  r1, alo, blo, chi;
	madc.hi.u32     r2, alo, bhi,   0;
	mad.lo.cc.u32   r1, alo, bhi,  r1;
	madc.hi.cc.u32  r2, ahi, blo,  r2;
	madc.hi.u32     r3, ahi, bhi,   0;
	mad.lo.cc.u32   r1, ahi, blo,  r1;
	madc.lo.cc.u32  r2, ahi, bhi,  r2;
	addc.u32        r3,  r3,   0;     
	mov.b64         %rd45, {r0,r1};      
	mov.b64         %rd94, {r2,r3};      
	}
	// inline asm
	st.local.u64 	[%rd91], %rd45;
	add.s32 	%r39, %r39, 1;
	sub.s32 	%r26, %r39, %r5;
	mul.wide.s32 	%rd50, %r26, 8;
	add.s64 	%rd91, %rd1, %rd50;
	add.s64 	%rd93, %rd93, 8;
	add.s64 	%rd89, %rd89, 8;
	setp.lt.s32	%p3, %r39, %r6;
	@%p3 bra 	BB2_3;

BB2_4:
	st.local.u64 	[%rd93], %rd94;
	ld.local.u64 	%rd95, [%rd1+16];
	ld.local.u64 	%rd96, [%rd1+24];
	and.b32  	%r9, %r3, 63;
	setp.eq.s32	%p4, %r9, 0;
	@%p4 bra 	BB2_6;

	mov.u32 	%r27, 64;
	sub.s32 	%r28, %r27, %r9;
	shl.b64 	%rd51, %rd96, %r9;
	shr.u64 	%rd52, %rd95, %r28;
	or.b64  	%rd96, %rd51, %rd52;
	shl.b64 	%rd53, %rd95, %r9;
	ld.local.u64 	%rd54, [%rd1+8];
	shr.u64 	%rd55, %rd54, %r28;
	or.b64  	%rd95, %rd55, %rd53;

BB2_6:
	shr.u64 	%rd56, %rd96, 62;
	cvt.u32.u64	%r29, %rd56;
	shr.u64 	%rd57, %rd95, 62;
	shl.b64 	%rd58, %rd96, 2;
	or.b64  	%rd98, %rd58, %rd57;
	shl.b64 	%rd97, %rd95, 2;
	shr.u64 	%rd59, %rd96, 61;
	cvt.u32.u64	%r30, %rd59;
	and.b32  	%r31, %r30, 1;
	add.s32 	%r32, %r31, %r29;
	neg.s32 	%r33, %r32;
	setp.eq.s32	%p5, %r40, 0;
	selp.b32	%r34, %r32, %r33, %p5;
	cvta.to.local.u64 	%rd60, %rd37;
	st.local.u32 	[%rd60], %r34;
	setp.eq.s32	%p6, %r31, 0;
	@%p6 bra 	BB2_8;

	mov.u64 	%rd64, 0;
	// inline asm
	{
	.reg .u32 r0, r1, r2, r3, a0, a1, a2, a3, b0, b1, b2, b3;
	mov.b64         {a0,a1}, %rd64;
	mov.b64         {a2,a3}, %rd64;
	mov.b64         {b0,b1}, %rd97;
	mov.b64         {b2,b3}, %rd98;
	sub.cc.u32      r0, a0, b0; 
	subc.cc.u32     r1, a1, b1; 
	subc.cc.u32     r2, a2, b2; 
	subc.u32        r3, a3, b3; 
	mov.b64         %rd97, {r0,r1};
	mov.b64         %rd98, {r2,r3};
	}
	// inline asm
	xor.b32  	%r40, %r40, -2147483648;

BB2_8:
	clz.b64 	%r41, %rd98;
	setp.eq.s32	%p7, %r41, 0;
	@%p7 bra 	BB2_10;

	shl.b64 	%rd67, %rd98, %r41;
	mov.u32 	%r35, 64;
	sub.s32 	%r36, %r35, %r41;
	shr.u64 	%rd68, %rd97, %r36;
	or.b64  	%rd98, %rd68, %rd67;

BB2_10:
	mov.u64 	%rd72, -3958705157555305931;
	// inline asm
	{
	.reg .u32 r0, r1, r2, r3, alo, ahi, blo, bhi;
	mov.b64         {alo,ahi}, %rd98;   
	mov.b64         {blo,bhi}, %rd72;   
	mul.lo.u32      r0, alo, blo;    
	mul.hi.u32      r1, alo, blo;    
	mad.lo.cc.u32   r1, alo, bhi, r1;
	madc.hi.u32     r2, alo, bhi,  0;
	mad.lo.cc.u32   r1, ahi, blo, r1;
	madc.hi.cc.u32  r2, ahi, blo, r2;
	madc.hi.u32     r3, ahi, bhi,  0;
	mad.lo.cc.u32   r2, ahi, bhi, r2;
	addc.u32        r3, r3,  0;      
	mov.b64         %rd69, {r0,r1};     
	mov.b64         %rd100, {r2,r3};     
	}
	// inline asm
	setp.lt.s64	%p8, %rd100, 1;
	@%p8 bra 	BB2_12;

	// inline asm
	{
	.reg .u32 r0, r1, r2, r3, a0, a1, a2, a3, b0, b1, b2, b3;
	mov.b64         {a0,a1}, %rd69;
	mov.b64         {a2,a3}, %rd100;
	mov.b64         {b0,b1}, %rd69;
	mov.b64         {b2,b3}, %rd100;
	add.cc.u32      r0, a0, b0; 
	addc.cc.u32     r1, a1, b1; 
	addc.cc.u32     r2, a2, b2; 
	addc.u32        r3, a3, b3; 
	mov.b64         %rd73, {r0,r1};
	mov.b64         %rd100, {r2,r3};
	}
	// inline asm
	add.s32 	%r41, %r41, 1;

BB2_12:
	cvt.u64.u32	%rd79, %r40;
	shl.b64 	%rd80, %rd79, 32;
	mov.u32 	%r37, 1022;
	sub.s32 	%r38, %r37, %r41;
	cvt.u64.u32	%rd81, %r38;
	shl.b64 	%rd82, %rd81, 52;
	add.s64 	%rd83, %rd100, 1;
	shr.u64 	%rd84, %rd83, 10;
	add.s64 	%rd85, %rd84, 1;
	shr.u64 	%rd86, %rd85, 1;
	add.s64 	%rd87, %rd86, %rd82;
	or.b64  	%rd88, %rd87, %rd80;
	mov.b64 	 %fd4, %rd88;

BB2_13:
	st.param.f64	[func_retval0+0], %fd4;
	ret;
}


