/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [8:0] _01_;
  reg [3:0] _02_;
  reg [13:0] _03_;
  wire [2:0] _04_;
  wire [24:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire [10:0] celloutsig_0_17z;
  wire [17:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [31:0] celloutsig_0_28z;
  wire [3:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [5:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [8:0] celloutsig_0_37z;
  wire [2:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [12:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_4z;
  wire [14:0] celloutsig_1_5z;
  wire [11:0] celloutsig_1_8z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_19z = celloutsig_0_5z ? celloutsig_0_8z : celloutsig_0_13z;
  assign celloutsig_0_5z = ~(celloutsig_0_2z & in_data[92]);
  assign celloutsig_0_14z = ~(_00_ | _00_);
  assign celloutsig_0_8z = ~((celloutsig_0_0z[20] | celloutsig_0_5z) & (celloutsig_0_4z[4] | celloutsig_0_2z));
  reg [18:0] _09_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _09_ <= 19'h00000;
    else _09_ <= { celloutsig_0_23z, celloutsig_0_20z, celloutsig_0_37z, celloutsig_0_38z, celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_26z, celloutsig_0_13z };
  assign out_data[18:0] = _09_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[128])
    if (!clkin_data[128]) _01_ <= 9'h000;
    else _01_ <= { in_data[165:160], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _02_ <= 4'h0;
    else _02_ <= { celloutsig_0_0z[5], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z };
  reg [2:0] _12_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _12_ <= 3'h0;
    else _12_ <= in_data[53:51];
  assign { _04_[2:1], _00_ } = _12_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _03_ <= 14'h0000;
    else _03_ <= { in_data[87:76], celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_1_4z = { in_data[161:160], celloutsig_1_0z } === { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_27z = { celloutsig_0_8z, celloutsig_0_23z, celloutsig_0_20z, celloutsig_0_18z } === { in_data[46:27], celloutsig_0_24z };
  assign celloutsig_0_10z = { celloutsig_0_4z[3:2], celloutsig_0_2z, celloutsig_0_8z, _04_[2:1], _00_ } >= { celloutsig_0_4z[8:3], celloutsig_0_7z };
  assign celloutsig_0_11z = { in_data[44:41], celloutsig_0_2z, celloutsig_0_7z } >= celloutsig_0_0z[10:5];
  assign celloutsig_0_13z = { celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_11z } >= { _02_[0], celloutsig_0_11z, celloutsig_0_11z };
  assign celloutsig_0_25z = { celloutsig_0_17z[10:4], celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_2z } >= { celloutsig_0_0z[11:3], celloutsig_0_11z };
  assign celloutsig_0_33z = ! { celloutsig_0_29z, celloutsig_0_16z, celloutsig_0_12z };
  assign celloutsig_0_7z = ! { celloutsig_0_0z[9:6], _04_[2:1], _00_ };
  assign celloutsig_0_15z = ! { celloutsig_0_10z, _02_, celloutsig_0_10z };
  assign celloutsig_0_20z = ! celloutsig_0_0z;
  assign celloutsig_0_24z = ! { celloutsig_0_4z[10:1], celloutsig_0_14z };
  assign celloutsig_0_2z = ! { _04_[2:1], _04_[2:1], _00_, _04_[2:1], _00_ };
  assign celloutsig_1_0z = in_data[116] & ~(in_data[178]);
  assign celloutsig_0_0z = in_data[46:22] % { 1'h1, in_data[94:71] };
  assign celloutsig_0_37z = { celloutsig_0_36z, celloutsig_0_35z, celloutsig_0_13z, celloutsig_0_33z } % { 1'h1, celloutsig_0_18z[16:15], celloutsig_0_31z, _04_[2:1], _00_, celloutsig_0_8z, celloutsig_0_19z };
  assign celloutsig_1_18z = _01_[6:1] % { 1'h1, celloutsig_1_5z[4:3], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_28z = celloutsig_0_12z ? { celloutsig_0_23z, celloutsig_0_13z, celloutsig_0_27z, celloutsig_0_5z, celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_20z } : { celloutsig_0_17z[8:6], celloutsig_0_26z, celloutsig_0_25z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_15z };
  assign celloutsig_0_12z = { celloutsig_0_4z[10:2], celloutsig_0_9z, celloutsig_0_11z } !== { celloutsig_0_0z[12:3], celloutsig_0_8z };
  assign celloutsig_1_8z = ~ { celloutsig_1_5z[10:0], celloutsig_1_1z };
  assign celloutsig_0_36z = | celloutsig_0_17z[8:4];
  assign celloutsig_1_12z = | { _01_[7:5], celloutsig_1_1z };
  assign celloutsig_0_31z = | { celloutsig_0_18z[12:9], celloutsig_0_14z, _04_[2:1], _00_ };
  assign celloutsig_1_19z = celloutsig_1_12z & celloutsig_1_8z[3];
  assign celloutsig_0_26z = celloutsig_0_23z & celloutsig_0_20z;
  assign celloutsig_0_9z = | { celloutsig_0_2z, in_data[75:57] };
  assign celloutsig_0_21z = | { celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_2z, in_data[75:57] };
  assign celloutsig_1_1z = ~^ { in_data[189:176], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_3z = ^ { _04_[2:1], _00_ };
  assign celloutsig_0_23z = ^ { celloutsig_0_0z[11:0], celloutsig_0_8z, celloutsig_0_19z };
  assign celloutsig_0_4z = in_data[95:83] << { in_data[93:85], celloutsig_0_3z, _04_[2:1], _00_ };
  assign celloutsig_1_5z = in_data[186:172] << { in_data[163:150], celloutsig_1_4z };
  assign celloutsig_0_16z = celloutsig_0_0z[7:4] << { celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_0_18z = { celloutsig_0_10z, celloutsig_0_13z, _02_, celloutsig_0_17z, celloutsig_0_7z } << { celloutsig_0_0z[16:2], celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_2z };
  assign celloutsig_0_29z = celloutsig_0_0z[17:14] << { _02_[3:1], celloutsig_0_13z };
  assign celloutsig_0_38z = { celloutsig_0_19z, celloutsig_0_21z, celloutsig_0_5z } - celloutsig_0_28z[21:19];
  assign celloutsig_0_35z = { celloutsig_0_4z[5:2], celloutsig_0_11z, celloutsig_0_11z } ~^ _03_[10:5];
  assign celloutsig_0_17z = { _02_[3:2], celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_13z, _02_ } ~^ { celloutsig_0_0z[16], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_10z };
  assign _04_[0] = _00_;
  assign { out_data[133:128], out_data[96], out_data[34:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z };
endmodule
