Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date             : Wed Mar 28 16:11:35 2018
| Host             : pedro-H170-Gaming-3 running 64-bit Ubuntu 16.04.3 LTS
| Command          : report_power -file Nahid_power_routed.rpt -pb Nahid_power_summary_routed.pb -rpx Nahid_power_routed.rpx
| Design           : Nahid
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.265 |
| Dynamic (W)              | 0.173 |
| Device Static (W)        | 0.092 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 83.8  |
| Junction Temperature (C) | 26.2  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.046 |        8 |       --- |             --- |
| Slice Logic             |     0.052 |     3693 |       --- |             --- |
|   LUT as Logic          |     0.047 |     1583 |     63400 |            2.50 |
|   CARRY4                |     0.003 |      202 |     15850 |            1.27 |
|   Register              |     0.002 |     1296 |    126800 |            1.02 |
|   LUT as Shift Register |    <0.001 |       12 |     19000 |            0.06 |
|   Others                |     0.000 |      369 |       --- |             --- |
| Signals                 |     0.057 |     2460 |       --- |             --- |
| DSPs                    |     0.006 |        3 |       240 |            1.25 |
| I/O                     |     0.013 |       88 |       210 |           41.90 |
| Static Power            |     0.092 |          |           |                 |
| Total                   |     0.265 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.176 |       0.161 |      0.015 |
| Vccaux    |       1.800 |     0.019 |       0.001 |      0.018 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.010 |       0.006 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+-------------+-----------------+
| Clock       | Domain      | Constraint (ns) |
+-------------+-------------+-----------------+
| c1/cycle[0] | c1/cycle[0] |             5.0 |
| c1/cycle[1] | c1/cycle[1] |             5.0 |
| c1/cycle[2] | c1/cycle[2] |             5.0 |
| c1/cycle[3] | c1/cycle[3] |             5.0 |
| c1/cycle[4] | c1/cycle[4] |             5.0 |
| clk         | clk         |             5.0 |
+-------------+-------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------+-----------+
| Name                                                                  | Power (W) |
+-----------------------------------------------------------------------+-----------+
| Nahid                                                                 |     0.173 |
|   c1                                                                  |     0.070 |
|   data1                                                               |     0.089 |
|     divider                                                           |     0.029 |
|       U0                                                              |     0.029 |
|         i_synth                                                       |     0.029 |
|           i_nd_to_rdy                                                 |    <0.001 |
|           i_nonzero_fract.i_synth                                     |     0.029 |
|             i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider           |     0.029 |
|               i_sdivider.divider_blk                                  |     0.029 |
|                 div_loop[0].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                   add1                                                |    <0.001 |
|                     no_pipelining.the_addsub                          |    <0.001 |
|                       i_q_simple.qreg                                 |    <0.001 |
|                 div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|                 div_loop[0].num_stages.numerator_gen.del_numer        |    <0.001 |
|                 div_loop[10].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                   add1                                                |    <0.001 |
|                     no_pipelining.the_addsub                          |    <0.001 |
|                       i_q_simple.qreg                                 |    <0.001 |
|                 div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                 div_loop[10].num_stages.numerator_gen.del_numer       |    <0.001 |
|                 div_loop[10].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                 div_loop[11].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                   add1                                                |    <0.001 |
|                     no_pipelining.the_addsub                          |    <0.001 |
|                       i_q_simple.qreg                                 |    <0.001 |
|                 div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                 div_loop[11].num_stages.numerator_gen.del_numer       |    <0.001 |
|                 div_loop[11].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                 div_loop[12].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                   add1                                                |    <0.001 |
|                     no_pipelining.the_addsub                          |    <0.001 |
|                       i_q_simple.qreg                                 |    <0.001 |
|                 div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                 div_loop[12].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                 div_loop[13].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                   add1                                                |    <0.001 |
|                     no_pipelining.the_addsub                          |    <0.001 |
|                       i_q_simple.qreg                                 |    <0.001 |
|                 div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                 div_loop[13].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                 div_loop[14].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                   add1                                                |    <0.001 |
|                     no_pipelining.the_addsub                          |    <0.001 |
|                       i_q_simple.qreg                                 |    <0.001 |
|                 div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                 div_loop[14].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                 div_loop[15].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                   add1                                                |    <0.001 |
|                     no_pipelining.the_addsub                          |    <0.001 |
|                       i_q_simple.qreg                                 |    <0.001 |
|                 div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                 div_loop[15].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                 div_loop[16].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                   add1                                                |    <0.001 |
|                     no_pipelining.the_addsub                          |    <0.001 |
|                       i_q_simple.qreg                                 |    <0.001 |
|                 div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                 div_loop[16].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                 div_loop[17].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                   add1                                                |    <0.001 |
|                     no_pipelining.the_addsub                          |    <0.001 |
|                       i_q_simple.qreg                                 |    <0.001 |
|                 div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                 div_loop[17].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                 div_loop[18].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                   add1                                                |    <0.001 |
|                     no_pipelining.the_addsub                          |    <0.001 |
|                       i_q_simple.qreg                                 |    <0.001 |
|                 div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                 div_loop[18].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                 div_loop[19].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                   add1                                                |    <0.001 |
|                     no_pipelining.the_addsub                          |    <0.001 |
|                       i_q_simple.qreg                                 |    <0.001 |
|                 div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                 div_loop[19].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                 div_loop[1].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                   add1                                                |    <0.001 |
|                     no_pipelining.the_addsub                          |    <0.001 |
|                       i_q_simple.qreg                                 |    <0.001 |
|                 div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|                 div_loop[1].num_stages.numerator_gen.del_numer        |    <0.001 |
|                 div_loop[1].quot_gen.quot_reg.i_div1.quot_out         |    <0.001 |
|                 div_loop[2].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                   add1                                                |    <0.001 |
|                     no_pipelining.the_addsub                          |    <0.001 |
|                       i_q_simple.qreg                                 |    <0.001 |
|                 div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|                 div_loop[2].num_stages.numerator_gen.del_numer        |    <0.001 |
|                 div_loop[2].quot_gen.quot_reg.i_div1.quot_out         |    <0.001 |
|                 div_loop[3].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                   add1                                                |    <0.001 |
|                     no_pipelining.the_addsub                          |    <0.001 |
|                       i_q_simple.qreg                                 |    <0.001 |
|                 div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|                 div_loop[3].num_stages.numerator_gen.del_numer        |    <0.001 |
|                 div_loop[3].quot_gen.quot_reg.i_div1.quot_out         |    <0.001 |
|                 div_loop[4].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                   add1                                                |    <0.001 |
|                     no_pipelining.the_addsub                          |    <0.001 |
|                       i_q_simple.qreg                                 |    <0.001 |
|                 div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|                 div_loop[4].num_stages.numerator_gen.del_numer        |    <0.001 |
|                 div_loop[4].quot_gen.quot_reg.i_div1.quot_out         |    <0.001 |
|                 div_loop[5].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                   add1                                                |    <0.001 |
|                     no_pipelining.the_addsub                          |    <0.001 |
|                       i_q_simple.qreg                                 |    <0.001 |
|                 div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|                 div_loop[5].num_stages.numerator_gen.del_numer        |    <0.001 |
|                 div_loop[5].quot_gen.quot_reg.i_div1.quot_out         |    <0.001 |
|                 div_loop[6].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                   add1                                                |    <0.001 |
|                     no_pipelining.the_addsub                          |    <0.001 |
|                       i_q_simple.qreg                                 |    <0.001 |
|                 div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|                 div_loop[6].num_stages.numerator_gen.del_numer        |    <0.001 |
|                 div_loop[6].quot_gen.quot_reg.i_div1.quot_out         |    <0.001 |
|                 div_loop[7].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                   add1                                                |    <0.001 |
|                     no_pipelining.the_addsub                          |    <0.001 |
|                       i_q_simple.qreg                                 |    <0.001 |
|                 div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|                 div_loop[7].num_stages.numerator_gen.del_numer        |    <0.001 |
|                 div_loop[7].quot_gen.quot_reg.i_div1.quot_out         |    <0.001 |
|                 div_loop[8].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                   add1                                                |    <0.001 |
|                     no_pipelining.the_addsub                          |    <0.001 |
|                       i_q_simple.qreg                                 |    <0.001 |
|                 div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|                 div_loop[8].num_stages.numerator_gen.del_numer        |    <0.001 |
|                 div_loop[8].quot_gen.quot_reg.i_div1.quot_out         |    <0.001 |
|                 div_loop[9].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                   add1                                                |    <0.001 |
|                     no_pipelining.the_addsub                          |    <0.001 |
|                       i_q_simple.qreg                                 |    <0.001 |
|                 div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|                 div_loop[9].num_stages.numerator_gen.del_numer        |    <0.001 |
|                 div_loop[9].quot_gen.quot_reg.i_div1.quot_out         |    <0.001 |
|                 reg_quot_out.reg_quot                                 |    <0.001 |
|     mul1                                                              |     0.003 |
|     mul2                                                              |     0.003 |
|     mul3                                                              |     0.002 |
|     mux1add1                                                          |     0.002 |
|     mux1add2                                                          |     0.001 |
|     mux1add3                                                          |     0.002 |
|     mux1add4                                                          |    <0.001 |
|     mux1div                                                           |    <0.001 |
|     mux1mul1                                                          |    <0.001 |
|     mux2add1                                                          |     0.001 |
|     mux2add2                                                          |    <0.001 |
|     mux2add3                                                          |     0.002 |
|     mux2add4                                                          |    <0.001 |
|     mux2add5                                                          |    <0.001 |
|     mux2div                                                           |    <0.001 |
|     mux2mul1                                                          |    <0.001 |
|     muxr1                                                             |    <0.001 |
|     muxr10                                                            |    <0.001 |
|     muxr11                                                            |     0.001 |
|     muxr2                                                             |    <0.001 |
|     muxr3                                                             |    <0.001 |
|     muxr4                                                             |    <0.001 |
|     muxr6                                                             |    <0.001 |
|     muxr8                                                             |    <0.001 |
|     muxr9                                                             |    <0.001 |
|     muxsqrt                                                           |    <0.001 |
|     r1                                                                |     0.003 |
|     r10                                                               |    <0.001 |
|     r11                                                               |     0.003 |
|     r2                                                                |     0.004 |
|     r3                                                                |    <0.001 |
|     r4                                                                |     0.002 |
|     r5                                                                |    <0.001 |
|     r6                                                                |     0.003 |
|     r7                                                                |    <0.001 |
|     r8                                                                |    <0.001 |
|     r9                                                                |     0.002 |
|     sqrtcalc                                                          |     0.009 |
|       U0                                                              |     0.009 |
|         i_synth                                                       |     0.009 |
|           i_nd_to_rdy                                                 |    <0.001 |
|           i_synth                                                     |     0.009 |
|             gen_sqrt.square_root                                      |     0.009 |
|               gen_iterations[10].gen_post_mid.gen_rem                 |     0.001 |
|                 gen_data_int                                          |    <0.001 |
|                 gen_rem_inc                                           |    <0.001 |
|                   inst                                                |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                      |    <0.001 |
|                       no_pipelining.the_addsub                        |    <0.001 |
|                         i_lut6.i_lut6_addsub                          |    <0.001 |
|               gen_iterations[10].gen_pre_mid.gen_rem                  |    <0.001 |
|                 gen_data_int                                          |    <0.001 |
|                 gen_inv_sqrt_out                                      |    <0.001 |
|                 gen_rem.gen_rem_out                                   |    <0.001 |
|                 gen_rem_inc                                           |    <0.001 |
|                   inst                                                |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                      |    <0.001 |
|                       no_pipelining.the_addsub                        |    <0.001 |
|                         i_lut6.i_lut6_addsub                          |    <0.001 |
|               gen_iterations[11].gen_post_mid.gen_rem                 |     0.002 |
|                 gen_data_int                                          |    <0.001 |
|                 gen_inv_sqrt_out                                      |    <0.001 |
|                 gen_rem.gen_rem_out                                   |    <0.001 |
|                 gen_rem_inc                                           |    <0.001 |
|                   inst                                                |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                      |    <0.001 |
|                       no_pipelining.the_addsub                        |    <0.001 |
|                         i_lut6.i_lut6_addsub                          |    <0.001 |
|               gen_iterations[11].gen_pre_mid.gen_rem                  |    <0.001 |
|                 gen_data_int                                          |    <0.001 |
|                 gen_rem_inc                                           |    <0.001 |
|                   inst                                                |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                      |    <0.001 |
|                       no_pipelining.the_addsub                        |    <0.001 |
|                         i_lut6.i_lut6_addsub                          |    <0.001 |
|               gen_iterations[12].gen_last.gen_no_round.gen_sqrt_tmp   |    <0.001 |
|               gen_iterations[12].gen_last.gen_rem                     |    <0.001 |
|                 gen_data_int                                          |    <0.001 |
|                 gen_rem_inc                                           |    <0.001 |
|                   inst                                                |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                      |    <0.001 |
|                       no_pipelining.the_addsub                        |    <0.001 |
|                         i_lut6.i_lut6_addsub                          |    <0.001 |
|               gen_iterations[12].gen_pre_mid.gen_rem                  |    <0.001 |
|                 gen_inv_sqrt_out                                      |    <0.001 |
|                 gen_rem.gen_rem_out                                   |    <0.001 |
|                 gen_rem_inc                                           |    <0.001 |
|                   inst                                                |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                      |    <0.001 |
|                       no_pipelining.the_addsub                        |    <0.001 |
|                         i_lut6.i_lut6_addsub                          |    <0.001 |
|               gen_iterations[8].gen_post_mid.gen_rem                  |    <0.001 |
|                 gen_data_int                                          |    <0.001 |
|                 gen_rem_inc                                           |    <0.001 |
|                   inst                                                |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                      |    <0.001 |
|                       no_pipelining.the_addsub                        |    <0.001 |
|                         i_lut6.i_lut6_addsub                          |    <0.001 |
|               gen_iterations[8].gen_pre_mid.gen_rem                   |     0.001 |
|                 gen_data_int                                          |    <0.001 |
|                 gen_inv_sqrt_out                                      |    <0.001 |
|                 gen_rem.gen_rem_out                                   |    <0.001 |
|                 gen_rem_inc                                           |    <0.001 |
|                   inst                                                |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                      |    <0.001 |
|                       no_pipelining.the_addsub                        |    <0.001 |
|                         i_lut6.i_lut6_addsub                          |    <0.001 |
|               gen_iterations[9].gen_post_mid.gen_rem                  |     0.001 |
|                 gen_data_int                                          |    <0.001 |
|                 gen_inv_sqrt_out                                      |    <0.001 |
|                 gen_rem.gen_rem_out                                   |    <0.001 |
|                 gen_rem_inc                                           |    <0.001 |
|                   inst                                                |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                      |    <0.001 |
|                       no_pipelining.the_addsub                        |    <0.001 |
|                         i_lut6.i_lut6_addsub                          |    <0.001 |
|               gen_iterations[9].gen_pre_mid.gen_rem                   |    <0.001 |
|                 gen_data_int                                          |    <0.001 |
|                 gen_rem_inc                                           |    <0.001 |
|                   inst                                                |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                      |    <0.001 |
|                       no_pipelining.the_addsub                        |    <0.001 |
|                         i_lut6.i_lut6_addsub                          |    <0.001 |
|               gen_rdy_int                                             |    <0.001 |
|     x1                                                                |    <0.001 |
|     x2                                                                |    <0.001 |
|     x3                                                                |     0.001 |
|     y1                                                                |    <0.001 |
|     y2                                                                |    <0.001 |
|     y3                                                                |    <0.001 |
+-----------------------------------------------------------------------+-----------+


