Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Feb 22 00:21:39 2023
| Host         : Abs-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Module_timing_summary_routed.rpt -pb Top_Module_timing_summary_routed.pb -rpx Top_Module_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.168        0.000                      0                   22        0.201        0.000                      0                   22        3.000        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       36.168        0.000                      0                   22        0.201        0.000                      0                   22       19.500        0.000                       0                    15  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  digsel/my_clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  digsel/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  digsel/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  digsel/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  digsel/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  digsel/my_clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.168ns  (required time - arrival time)
  Source:                 digsel/slowit/XLXI_37/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_40/I_Q0/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 0.828ns (23.468%)  route 2.700ns (76.532%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.628    -0.884    digsel/slowit/XLXI_37/I_Q0/C
    SLICE_X61Y32         FDCE                                         r  digsel/slowit/XLXI_37/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.428 r  digsel/slowit/XLXI_37/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.846     0.418    digsel/slowit/XLXI_37/I_Q0_n_0
    SLICE_X63Y32         LUT4 (Prop_lut4_I3_O)        0.124     0.542 r  digsel/slowit/XLXI_37/I_36_31/O
                         net (fo=5, routed)           0.886     1.428    digsel/slowit/XLXI_38/CE
    SLICE_X62Y32         LUT2 (Prop_lut2_I0_O)        0.124     1.552 r  digsel/slowit/XLXI_38/I_36_67/O
                         net (fo=5, routed)           0.645     2.198    digsel/slowit/XLXI_39/CE
    SLICE_X63Y30         LUT2 (Prop_lut2_I0_O)        0.124     2.322 r  digsel/slowit/XLXI_39/I_36_67/O
                         net (fo=1, routed)           0.323     2.645    digsel/slowit/XLXI_40/I_Q0/CE
    SLICE_X64Y30         FDCE                                         r  digsel/slowit/XLXI_40/I_Q0/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.508    38.513    digsel/slowit/XLXI_40/I_Q0/C
    SLICE_X64Y30         FDCE                                         r  digsel/slowit/XLXI_40/I_Q0/I_36_35/C
                         clock pessimism              0.564    39.076    
                         clock uncertainty           -0.094    38.982    
    SLICE_X64Y30         FDCE (Setup_fdce_C_CE)      -0.169    38.813    digsel/slowit/XLXI_40/I_Q0/I_36_35
  -------------------------------------------------------------------
                         required time                         38.813    
                         arrival time                          -2.645    
  -------------------------------------------------------------------
                         slack                                 36.168    

Slack (MET) :             36.506ns  (required time - arrival time)
  Source:                 digsel/slowit/XLXI_37/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_39/I_Q1/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.704ns (22.315%)  route 2.451ns (77.685%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.628    -0.884    digsel/slowit/XLXI_37/I_Q0/C
    SLICE_X61Y32         FDCE                                         r  digsel/slowit/XLXI_37/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.428 r  digsel/slowit/XLXI_37/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.846     0.418    digsel/slowit/XLXI_37/I_Q0_n_0
    SLICE_X63Y32         LUT4 (Prop_lut4_I3_O)        0.124     0.542 r  digsel/slowit/XLXI_37/I_36_31/O
                         net (fo=5, routed)           0.886     1.428    digsel/slowit/XLXI_38/CE
    SLICE_X62Y32         LUT2 (Prop_lut2_I0_O)        0.124     1.552 r  digsel/slowit/XLXI_38/I_36_67/O
                         net (fo=5, routed)           0.719     2.271    digsel/slowit/XLXI_39/I_Q1/CE
    SLICE_X63Y30         FDCE                                         r  digsel/slowit/XLXI_39/I_Q1/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.508    38.513    digsel/slowit/XLXI_39/I_Q1/C
    SLICE_X63Y30         FDCE                                         r  digsel/slowit/XLXI_39/I_Q1/I_36_35/C
                         clock pessimism              0.564    39.076    
                         clock uncertainty           -0.094    38.982    
    SLICE_X63Y30         FDCE (Setup_fdce_C_CE)      -0.205    38.777    digsel/slowit/XLXI_39/I_Q1/I_36_35
  -------------------------------------------------------------------
                         required time                         38.777    
                         arrival time                          -2.271    
  -------------------------------------------------------------------
                         slack                                 36.506    

Slack (MET) :             36.506ns  (required time - arrival time)
  Source:                 digsel/slowit/XLXI_37/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_39/I_Q2/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.704ns (22.315%)  route 2.451ns (77.685%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.628    -0.884    digsel/slowit/XLXI_37/I_Q0/C
    SLICE_X61Y32         FDCE                                         r  digsel/slowit/XLXI_37/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.428 r  digsel/slowit/XLXI_37/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.846     0.418    digsel/slowit/XLXI_37/I_Q0_n_0
    SLICE_X63Y32         LUT4 (Prop_lut4_I3_O)        0.124     0.542 r  digsel/slowit/XLXI_37/I_36_31/O
                         net (fo=5, routed)           0.886     1.428    digsel/slowit/XLXI_38/CE
    SLICE_X62Y32         LUT2 (Prop_lut2_I0_O)        0.124     1.552 r  digsel/slowit/XLXI_38/I_36_67/O
                         net (fo=5, routed)           0.719     2.271    digsel/slowit/XLXI_39/I_Q2/CE
    SLICE_X63Y30         FDCE                                         r  digsel/slowit/XLXI_39/I_Q2/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.508    38.513    digsel/slowit/XLXI_39/I_Q2/C
    SLICE_X63Y30         FDCE                                         r  digsel/slowit/XLXI_39/I_Q2/I_36_35/C
                         clock pessimism              0.564    39.076    
                         clock uncertainty           -0.094    38.982    
    SLICE_X63Y30         FDCE (Setup_fdce_C_CE)      -0.205    38.777    digsel/slowit/XLXI_39/I_Q2/I_36_35
  -------------------------------------------------------------------
                         required time                         38.777    
                         arrival time                          -2.271    
  -------------------------------------------------------------------
                         slack                                 36.506    

Slack (MET) :             36.695ns  (required time - arrival time)
  Source:                 digsel/slowit/XLXI_37/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_39/I_Q0/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.704ns (23.739%)  route 2.262ns (76.261%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.628    -0.884    digsel/slowit/XLXI_37/I_Q0/C
    SLICE_X61Y32         FDCE                                         r  digsel/slowit/XLXI_37/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.428 r  digsel/slowit/XLXI_37/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.846     0.418    digsel/slowit/XLXI_37/I_Q0_n_0
    SLICE_X63Y32         LUT4 (Prop_lut4_I3_O)        0.124     0.542 r  digsel/slowit/XLXI_37/I_36_31/O
                         net (fo=5, routed)           0.886     1.428    digsel/slowit/XLXI_38/CE
    SLICE_X62Y32         LUT2 (Prop_lut2_I0_O)        0.124     1.552 r  digsel/slowit/XLXI_38/I_36_67/O
                         net (fo=5, routed)           0.530     2.082    digsel/slowit/XLXI_39/I_Q0/CE
    SLICE_X62Y30         FDCE                                         r  digsel/slowit/XLXI_39/I_Q0/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.508    38.513    digsel/slowit/XLXI_39/I_Q0/C
    SLICE_X62Y30         FDCE                                         r  digsel/slowit/XLXI_39/I_Q0/I_36_35/C
                         clock pessimism              0.564    39.076    
                         clock uncertainty           -0.094    38.982    
    SLICE_X62Y30         FDCE (Setup_fdce_C_CE)      -0.205    38.777    digsel/slowit/XLXI_39/I_Q0/I_36_35
  -------------------------------------------------------------------
                         required time                         38.777    
                         arrival time                          -2.082    
  -------------------------------------------------------------------
                         slack                                 36.695    

Slack (MET) :             36.695ns  (required time - arrival time)
  Source:                 digsel/slowit/XLXI_37/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_39/I_Q3/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.704ns (23.739%)  route 2.262ns (76.261%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.628    -0.884    digsel/slowit/XLXI_37/I_Q0/C
    SLICE_X61Y32         FDCE                                         r  digsel/slowit/XLXI_37/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.428 r  digsel/slowit/XLXI_37/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.846     0.418    digsel/slowit/XLXI_37/I_Q0_n_0
    SLICE_X63Y32         LUT4 (Prop_lut4_I3_O)        0.124     0.542 r  digsel/slowit/XLXI_37/I_36_31/O
                         net (fo=5, routed)           0.886     1.428    digsel/slowit/XLXI_38/CE
    SLICE_X62Y32         LUT2 (Prop_lut2_I0_O)        0.124     1.552 r  digsel/slowit/XLXI_38/I_36_67/O
                         net (fo=5, routed)           0.530     2.082    digsel/slowit/XLXI_39/I_Q3/CE
    SLICE_X62Y30         FDCE                                         r  digsel/slowit/XLXI_39/I_Q3/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.508    38.513    digsel/slowit/XLXI_39/I_Q3/C
    SLICE_X62Y30         FDCE                                         r  digsel/slowit/XLXI_39/I_Q3/I_36_35/C
                         clock pessimism              0.564    39.076    
                         clock uncertainty           -0.094    38.982    
    SLICE_X62Y30         FDCE (Setup_fdce_C_CE)      -0.205    38.777    digsel/slowit/XLXI_39/I_Q3/I_36_35
  -------------------------------------------------------------------
                         required time                         38.777    
                         arrival time                          -2.082    
  -------------------------------------------------------------------
                         slack                                 36.695    

Slack (MET) :             37.491ns  (required time - arrival time)
  Source:                 digsel/slowit/XLXI_37/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_38/I_Q0/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 0.580ns (26.689%)  route 1.593ns (73.311%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.628    -0.884    digsel/slowit/XLXI_37/I_Q0/C
    SLICE_X61Y32         FDCE                                         r  digsel/slowit/XLXI_37/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.428 r  digsel/slowit/XLXI_37/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.846     0.418    digsel/slowit/XLXI_37/I_Q0_n_0
    SLICE_X63Y32         LUT4 (Prop_lut4_I3_O)        0.124     0.542 r  digsel/slowit/XLXI_37/I_36_31/O
                         net (fo=5, routed)           0.747     1.290    digsel/slowit/XLXI_38/I_Q0/CE
    SLICE_X63Y33         FDCE                                         r  digsel/slowit/XLXI_38/I_Q0/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.512    38.517    digsel/slowit/XLXI_38/I_Q0/C
    SLICE_X63Y33         FDCE                                         r  digsel/slowit/XLXI_38/I_Q0/I_36_35/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.094    38.986    
    SLICE_X63Y33         FDCE (Setup_fdce_C_CE)      -0.205    38.781    digsel/slowit/XLXI_38/I_Q0/I_36_35
  -------------------------------------------------------------------
                         required time                         38.781    
                         arrival time                          -1.290    
  -------------------------------------------------------------------
                         slack                                 37.491    

Slack (MET) :             37.491ns  (required time - arrival time)
  Source:                 digsel/slowit/XLXI_37/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_38/I_Q2/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 0.580ns (26.689%)  route 1.593ns (73.311%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.628    -0.884    digsel/slowit/XLXI_37/I_Q0/C
    SLICE_X61Y32         FDCE                                         r  digsel/slowit/XLXI_37/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.428 r  digsel/slowit/XLXI_37/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.846     0.418    digsel/slowit/XLXI_37/I_Q0_n_0
    SLICE_X63Y32         LUT4 (Prop_lut4_I3_O)        0.124     0.542 r  digsel/slowit/XLXI_37/I_36_31/O
                         net (fo=5, routed)           0.747     1.290    digsel/slowit/XLXI_38/I_Q2/CE
    SLICE_X63Y33         FDCE                                         r  digsel/slowit/XLXI_38/I_Q2/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.512    38.517    digsel/slowit/XLXI_38/I_Q2/C
    SLICE_X63Y33         FDCE                                         r  digsel/slowit/XLXI_38/I_Q2/I_36_35/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.094    38.986    
    SLICE_X63Y33         FDCE (Setup_fdce_C_CE)      -0.205    38.781    digsel/slowit/XLXI_38/I_Q2/I_36_35
  -------------------------------------------------------------------
                         required time                         38.781    
                         arrival time                          -1.290    
  -------------------------------------------------------------------
                         slack                                 37.491    

Slack (MET) :             37.670ns  (required time - arrival time)
  Source:                 digsel/slowit/XLXI_39/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_39/I_Q3/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.704ns (31.058%)  route 1.563ns (68.942%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.626    -0.886    digsel/slowit/XLXI_39/I_Q0/C
    SLICE_X62Y30         FDCE                                         r  digsel/slowit/XLXI_39/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  digsel/slowit/XLXI_39/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.896     0.466    digsel/slowit/XLXI_39/I_Q0_n_0
    SLICE_X62Y30         LUT3 (Prop_lut3_I2_O)        0.124     0.590 r  digsel/slowit/XLXI_39/I_36_32/O
                         net (fo=1, routed)           0.667     1.257    digsel/slowit/XLXI_39/I_Q3/T
    SLICE_X62Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.381 r  digsel/slowit/XLXI_39/I_Q3/I_36_32/O
                         net (fo=1, routed)           0.000     1.381    digsel/slowit/XLXI_39/I_Q3/TQ
    SLICE_X62Y30         FDCE                                         r  digsel/slowit/XLXI_39/I_Q3/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.508    38.513    digsel/slowit/XLXI_39/I_Q3/C
    SLICE_X62Y30         FDCE                                         r  digsel/slowit/XLXI_39/I_Q3/I_36_35/C
                         clock pessimism              0.602    39.114    
                         clock uncertainty           -0.094    39.020    
    SLICE_X62Y30         FDCE (Setup_fdce_C_D)        0.031    39.051    digsel/slowit/XLXI_39/I_Q3/I_36_35
  -------------------------------------------------------------------
                         required time                         39.051    
                         arrival time                          -1.381    
  -------------------------------------------------------------------
                         slack                                 37.670    

Slack (MET) :             37.681ns  (required time - arrival time)
  Source:                 digsel/slowit/XLXI_37/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_38/I_Q1/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.580ns (29.235%)  route 1.404ns (70.765%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.628    -0.884    digsel/slowit/XLXI_37/I_Q0/C
    SLICE_X61Y32         FDCE                                         r  digsel/slowit/XLXI_37/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.428 r  digsel/slowit/XLXI_37/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.846     0.418    digsel/slowit/XLXI_37/I_Q0_n_0
    SLICE_X63Y32         LUT4 (Prop_lut4_I3_O)        0.124     0.542 r  digsel/slowit/XLXI_37/I_36_31/O
                         net (fo=5, routed)           0.558     1.100    digsel/slowit/XLXI_38/I_Q1/CE
    SLICE_X62Y33         FDCE                                         r  digsel/slowit/XLXI_38/I_Q1/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.512    38.517    digsel/slowit/XLXI_38/I_Q1/C
    SLICE_X62Y33         FDCE                                         r  digsel/slowit/XLXI_38/I_Q1/I_36_35/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.094    38.986    
    SLICE_X62Y33         FDCE (Setup_fdce_C_CE)      -0.205    38.781    digsel/slowit/XLXI_38/I_Q1/I_36_35
  -------------------------------------------------------------------
                         required time                         38.781    
                         arrival time                          -1.100    
  -------------------------------------------------------------------
                         slack                                 37.681    

Slack (MET) :             37.681ns  (required time - arrival time)
  Source:                 digsel/slowit/XLXI_37/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_38/I_Q3/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.580ns (29.235%)  route 1.404ns (70.765%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.628    -0.884    digsel/slowit/XLXI_37/I_Q0/C
    SLICE_X61Y32         FDCE                                         r  digsel/slowit/XLXI_37/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.428 r  digsel/slowit/XLXI_37/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.846     0.418    digsel/slowit/XLXI_37/I_Q0_n_0
    SLICE_X63Y32         LUT4 (Prop_lut4_I3_O)        0.124     0.542 r  digsel/slowit/XLXI_37/I_36_31/O
                         net (fo=5, routed)           0.558     1.100    digsel/slowit/XLXI_38/I_Q3/CE
    SLICE_X62Y33         FDCE                                         r  digsel/slowit/XLXI_38/I_Q3/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.512    38.517    digsel/slowit/XLXI_38/I_Q3/C
    SLICE_X62Y33         FDCE                                         r  digsel/slowit/XLXI_38/I_Q3/I_36_35/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.094    38.986    
    SLICE_X62Y33         FDCE (Setup_fdce_C_CE)      -0.205    38.781    digsel/slowit/XLXI_38/I_Q3/I_36_35
  -------------------------------------------------------------------
                         required time                         38.781    
                         arrival time                          -1.100    
  -------------------------------------------------------------------
                         slack                                 37.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 digsel/slowit/XLXI_39/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_39/I_Q1/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.026%)  route 0.119ns (38.974%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.587    -0.594    digsel/slowit/XLXI_39/I_Q0/C
    SLICE_X62Y30         FDCE                                         r  digsel/slowit/XLXI_39/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  digsel/slowit/XLXI_39/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.119    -0.335    digsel/slowit/XLXI_39/I_Q1/Q0
    SLICE_X63Y30         LUT2 (Prop_lut2_I0_O)        0.045    -0.290 r  digsel/slowit/XLXI_39/I_Q1/I_36_32/O
                         net (fo=1, routed)           0.000    -0.290    digsel/slowit/XLXI_39/I_Q1/TQ
    SLICE_X63Y30         FDCE                                         r  digsel/slowit/XLXI_39/I_Q1/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.856    -0.834    digsel/slowit/XLXI_39/I_Q1/C
    SLICE_X63Y30         FDCE                                         r  digsel/slowit/XLXI_39/I_Q1/I_36_35/C
                         clock pessimism              0.252    -0.581    
    SLICE_X63Y30         FDCE (Hold_fdce_C_D)         0.091    -0.490    digsel/slowit/XLXI_39/I_Q1/I_36_35
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 digsel/slowit/XLXI_38/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_38/I_Q1/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.867%)  route 0.141ns (43.133%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.590    -0.591    digsel/slowit/XLXI_38/I_Q0/C
    SLICE_X63Y33         FDCE                                         r  digsel/slowit/XLXI_38/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  digsel/slowit/XLXI_38/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.141    -0.309    digsel/slowit/XLXI_38/I_Q1/Q0
    SLICE_X62Y33         LUT2 (Prop_lut2_I0_O)        0.045    -0.264 r  digsel/slowit/XLXI_38/I_Q1/I_36_32/O
                         net (fo=1, routed)           0.000    -0.264    digsel/slowit/XLXI_38/I_Q1/TQ
    SLICE_X62Y33         FDCE                                         r  digsel/slowit/XLXI_38/I_Q1/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.859    -0.831    digsel/slowit/XLXI_38/I_Q1/C
    SLICE_X62Y33         FDCE                                         r  digsel/slowit/XLXI_38/I_Q1/I_36_35/C
                         clock pessimism              0.252    -0.578    
    SLICE_X62Y33         FDCE (Hold_fdce_C_D)         0.091    -0.487    digsel/slowit/XLXI_38/I_Q1/I_36_35
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 digsel/slowit/XLXI_37/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_37/I_Q0/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.588    -0.593    digsel/slowit/XLXI_37/I_Q0/C
    SLICE_X61Y32         FDCE                                         r  digsel/slowit/XLXI_37/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.452 f  digsel/slowit/XLXI_37/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.168    -0.284    digsel/slowit/XLXI_37/I_Q0/Q
    SLICE_X61Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.239 r  digsel/slowit/XLXI_37/I_Q0/I_36_32/O
                         net (fo=1, routed)           0.000    -0.239    digsel/slowit/XLXI_37/I_Q0/TQ
    SLICE_X61Y32         FDCE                                         r  digsel/slowit/XLXI_37/I_Q0/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.856    -0.834    digsel/slowit/XLXI_37/I_Q0/C
    SLICE_X61Y32         FDCE                                         r  digsel/slowit/XLXI_37/I_Q0/I_36_35/C
                         clock pessimism              0.240    -0.593    
    SLICE_X61Y32         FDCE (Hold_fdce_C_D)         0.091    -0.502    digsel/slowit/XLXI_37/I_Q0/I_36_35
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 digsel/slowit/XLXI_40/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_40/I_Q0/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.587    -0.594    digsel/slowit/XLXI_40/I_Q0/C
    SLICE_X64Y30         FDCE                                         r  digsel/slowit/XLXI_40/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDCE (Prop_fdce_C_Q)         0.164    -0.430 f  digsel/slowit/XLXI_40/I_Q0/I_36_35/Q
                         net (fo=10, routed)          0.187    -0.243    digsel/slowit/XLXI_40/I_Q0/Q
    SLICE_X64Y30         LUT1 (Prop_lut1_I0_O)        0.045    -0.198 r  digsel/slowit/XLXI_40/I_Q0/I_36_32/O
                         net (fo=1, routed)           0.000    -0.198    digsel/slowit/XLXI_40/I_Q0/TQ
    SLICE_X64Y30         FDCE                                         r  digsel/slowit/XLXI_40/I_Q0/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.856    -0.834    digsel/slowit/XLXI_40/I_Q0/C
    SLICE_X64Y30         FDCE                                         r  digsel/slowit/XLXI_40/I_Q0/I_36_35/C
                         clock pessimism              0.239    -0.594    
    SLICE_X64Y30         FDCE (Hold_fdce_C_D)         0.120    -0.474    digsel/slowit/XLXI_40/I_Q0/I_36_35
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 digsel/slowit/XLXI_37/I_Q2/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_37/I_Q2/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.588    -0.593    digsel/slowit/XLXI_37/I_Q2/C
    SLICE_X62Y31         FDCE                                         r  digsel/slowit/XLXI_37/I_Q2/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  digsel/slowit/XLXI_37/I_Q2/I_36_35/Q
                         net (fo=3, routed)           0.185    -0.268    digsel/slowit/XLXI_37/I_Q2/Q
    SLICE_X62Y31         LUT2 (Prop_lut2_I1_O)        0.045    -0.223 r  digsel/slowit/XLXI_37/I_Q2/I_36_32/O
                         net (fo=1, routed)           0.000    -0.223    digsel/slowit/XLXI_37/I_Q2/TQ
    SLICE_X62Y31         FDCE                                         r  digsel/slowit/XLXI_37/I_Q2/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.857    -0.833    digsel/slowit/XLXI_37/I_Q2/C
    SLICE_X62Y31         FDCE                                         r  digsel/slowit/XLXI_37/I_Q2/I_36_35/C
                         clock pessimism              0.239    -0.593    
    SLICE_X62Y31         FDCE (Hold_fdce_C_D)         0.091    -0.502    digsel/slowit/XLXI_37/I_Q2/I_36_35
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 digsel/slowit/XLXI_38/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_38/I_Q0/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.147%)  route 0.200ns (51.853%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.590    -0.591    digsel/slowit/XLXI_38/I_Q0/C
    SLICE_X63Y33         FDCE                                         r  digsel/slowit/XLXI_38/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.450 f  digsel/slowit/XLXI_38/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.200    -0.250    digsel/slowit/XLXI_38/I_Q0/Q
    SLICE_X63Y33         LUT1 (Prop_lut1_I0_O)        0.045    -0.205 r  digsel/slowit/XLXI_38/I_Q0/I_36_32/O
                         net (fo=1, routed)           0.000    -0.205    digsel/slowit/XLXI_38/I_Q0/TQ
    SLICE_X63Y33         FDCE                                         r  digsel/slowit/XLXI_38/I_Q0/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.859    -0.831    digsel/slowit/XLXI_38/I_Q0/C
    SLICE_X63Y33         FDCE                                         r  digsel/slowit/XLXI_38/I_Q0/I_36_35/C
                         clock pessimism              0.239    -0.591    
    SLICE_X63Y33         FDCE (Hold_fdce_C_D)         0.091    -0.500    digsel/slowit/XLXI_38/I_Q0/I_36_35
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 digsel/slowit/XLXI_39/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_39/I_Q0/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.485%)  route 0.206ns (52.515%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.587    -0.594    digsel/slowit/XLXI_39/I_Q0/C
    SLICE_X62Y30         FDCE                                         r  digsel/slowit/XLXI_39/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.453 f  digsel/slowit/XLXI_39/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.206    -0.248    digsel/slowit/XLXI_39/I_Q0/Q
    SLICE_X62Y30         LUT1 (Prop_lut1_I0_O)        0.045    -0.203 r  digsel/slowit/XLXI_39/I_Q0/I_36_32/O
                         net (fo=1, routed)           0.000    -0.203    digsel/slowit/XLXI_39/I_Q0/TQ
    SLICE_X62Y30         FDCE                                         r  digsel/slowit/XLXI_39/I_Q0/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.856    -0.834    digsel/slowit/XLXI_39/I_Q0/C
    SLICE_X62Y30         FDCE                                         r  digsel/slowit/XLXI_39/I_Q0/I_36_35/C
                         clock pessimism              0.239    -0.594    
    SLICE_X62Y30         FDCE (Hold_fdce_C_D)         0.091    -0.503    digsel/slowit/XLXI_39/I_Q0/I_36_35
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 digsel/slowit/XLXI_37/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_37/I_Q1/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.335%)  route 0.207ns (52.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.589    -0.592    digsel/slowit/XLXI_37/I_Q1/C
    SLICE_X62Y32         FDCE                                         r  digsel/slowit/XLXI_37/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  digsel/slowit/XLXI_37/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.207    -0.244    digsel/slowit/XLXI_37/I_Q1/Q
    SLICE_X62Y32         LUT2 (Prop_lut2_I1_O)        0.045    -0.199 r  digsel/slowit/XLXI_37/I_Q1/I_36_32/O
                         net (fo=1, routed)           0.000    -0.199    digsel/slowit/XLXI_37/I_Q1/TQ
    SLICE_X62Y32         FDCE                                         r  digsel/slowit/XLXI_37/I_Q1/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.858    -0.832    digsel/slowit/XLXI_37/I_Q1/C
    SLICE_X62Y32         FDCE                                         r  digsel/slowit/XLXI_37/I_Q1/I_36_35/C
                         clock pessimism              0.239    -0.592    
    SLICE_X62Y32         FDCE (Hold_fdce_C_D)         0.091    -0.501    digsel/slowit/XLXI_37/I_Q1/I_36_35
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 digsel/slowit/XLXI_37/I_Q3/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_37/I_Q3/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.588    -0.593    digsel/slowit/XLXI_37/I_Q3/C
    SLICE_X61Y32         FDCE                                         r  digsel/slowit/XLXI_37/I_Q3/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  digsel/slowit/XLXI_37/I_Q3/I_36_35/Q
                         net (fo=2, routed)           0.231    -0.221    digsel/slowit/XLXI_37/I_Q3/Q
    SLICE_X61Y32         LUT2 (Prop_lut2_I1_O)        0.045    -0.176 r  digsel/slowit/XLXI_37/I_Q3/I_36_32/O
                         net (fo=1, routed)           0.000    -0.176    digsel/slowit/XLXI_37/I_Q3/TQ
    SLICE_X61Y32         FDCE                                         r  digsel/slowit/XLXI_37/I_Q3/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.856    -0.834    digsel/slowit/XLXI_37/I_Q3/C
    SLICE_X61Y32         FDCE                                         r  digsel/slowit/XLXI_37/I_Q3/I_36_35/C
                         clock pessimism              0.240    -0.593    
    SLICE_X61Y32         FDCE (Hold_fdce_C_D)         0.092    -0.501    digsel/slowit/XLXI_37/I_Q3/I_36_35
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 digsel/slowit/XLXI_38/I_Q3/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_38/I_Q3/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.126%)  route 0.236ns (55.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.590    -0.591    digsel/slowit/XLXI_38/I_Q3/C
    SLICE_X62Y33         FDCE                                         r  digsel/slowit/XLXI_38/I_Q3/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  digsel/slowit/XLXI_38/I_Q3/I_36_35/Q
                         net (fo=2, routed)           0.236    -0.215    digsel/slowit/XLXI_38/I_Q3/Q
    SLICE_X62Y33         LUT2 (Prop_lut2_I1_O)        0.045    -0.170 r  digsel/slowit/XLXI_38/I_Q3/I_36_32/O
                         net (fo=1, routed)           0.000    -0.170    digsel/slowit/XLXI_38/I_Q3/TQ
    SLICE_X62Y33         FDCE                                         r  digsel/slowit/XLXI_38/I_Q3/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.859    -0.831    digsel/slowit/XLXI_38/I_Q3/C
    SLICE_X62Y33         FDCE                                         r  digsel/slowit/XLXI_38/I_Q3/I_36_35/C
                         clock pessimism              0.239    -0.591    
    SLICE_X62Y33         FDCE (Hold_fdce_C_D)         0.092    -0.499    digsel/slowit/XLXI_38/I_Q3/I_36_35
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.330    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    digsel/my_clk_inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X61Y32     digsel/slowit/XLXI_37/I_Q0/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X62Y32     digsel/slowit/XLXI_37/I_Q1/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X62Y31     digsel/slowit/XLXI_37/I_Q2/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X61Y32     digsel/slowit/XLXI_37/I_Q3/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X63Y33     digsel/slowit/XLXI_38/I_Q0/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X62Y33     digsel/slowit/XLXI_38/I_Q1/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X63Y33     digsel/slowit/XLXI_38/I_Q2/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X62Y33     digsel/slowit/XLXI_38/I_Q3/I_36_35/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y32     digsel/slowit/XLXI_37/I_Q0/I_36_35/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y32     digsel/slowit/XLXI_37/I_Q0/I_36_35/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y31     digsel/slowit/XLXI_37/I_Q2/I_36_35/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y32     digsel/slowit/XLXI_37/I_Q3/I_36_35/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y32     digsel/slowit/XLXI_37/I_Q3/I_36_35/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y33     digsel/slowit/XLXI_38/I_Q0/I_36_35/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y33     digsel/slowit/XLXI_38/I_Q0/I_36_35/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y33     digsel/slowit/XLXI_38/I_Q1/I_36_35/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y33     digsel/slowit/XLXI_38/I_Q1/I_36_35/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y33     digsel/slowit/XLXI_38/I_Q2/I_36_35/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y32     digsel/slowit/XLXI_37/I_Q0/I_36_35/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y32     digsel/slowit/XLXI_37/I_Q1/I_36_35/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y31     digsel/slowit/XLXI_37/I_Q2/I_36_35/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y31     digsel/slowit/XLXI_37/I_Q2/I_36_35/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y32     digsel/slowit/XLXI_37/I_Q3/I_36_35/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y33     digsel/slowit/XLXI_38/I_Q0/I_36_35/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y33     digsel/slowit/XLXI_38/I_Q1/I_36_35/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y33     digsel/slowit/XLXI_38/I_Q2/I_36_35/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y33     digsel/slowit/XLXI_38/I_Q3/I_36_35/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y30     digsel/slowit/XLXI_39/I_Q0/I_36_35/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { digsel/my_clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    digsel/my_clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  digsel/my_clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  digsel/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  digsel/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  digsel/my_clk_inst/mmcm_adv_inst/CLKFBOUT



