// Seed: 3311354199
module module_0 (
    id_1
);
  inout wand id_1;
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_5 = 32'd52,
    parameter id_7 = 32'd71
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6[id_5-1 : id_7],
    _id_7
);
  inout wire _id_7;
  output logic [7:0] id_6;
  output wire _id_5;
  output wire id_4;
  module_0 modCall_1 (id_1);
  assign modCall_1.id_1 = 0;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_8;
  ;
  wire id_9;
  `define pp_10 0
endmodule
