<stg><name>udpTxEngine</name>


<trans_list>

<trans id="164" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %agmdDataOut, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %agmdDataOut, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %agmdDataOut, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %agmdpayloadLenOut, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %agmdpayloadLenOut, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %agmdpayloadLenOut, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txthMetaData, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txthMetaData, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txthMetaData, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %agmdpayloadLenOut, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %agmdDataOut, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txthMetaData, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="512" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %txUdpDataOut_V_last_V, i64 %txUdpDataOut_V_strb_V, i64 %txUdpDataOut_V_keep_V, i512 %txUdpDataOut_V_data_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:13 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="3">
<![CDATA[
entry:14 %ute_state_load = load i3 %ute_state

]]></Node>
<StgValue><ssdm name="ute_state_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="512" op_0_bw="512">
<![CDATA[
entry:15 %p_Val2_s = load i512 %prevWord_data_V

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64">
<![CDATA[
entry:16 %p_Val2_1 = load i64 %prevWord_keep_V

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
entry:17 %switch_ln304 = switch i3 %ute_state_load, void %udpTxEngine.exit, i3 0, void, i3 1, void, i3 2, void, i3 3, void, i3 4, void

]]></Node>
<StgValue><ssdm name="switch_ln304"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
:0 %tmp_9_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %agmdDataOut, i32 1

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln396 = br i1 %tmp_9_i, void %._crit_edge33.i, void

]]></Node>
<StgValue><ssdm name="br_ln396"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="-4"/>
<literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1024" op_0_bw="1024" op_1_bw="1024" op_2_bw="0">
<![CDATA[
:0 %agmdDataOut_read_2 = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %agmdDataOut

]]></Node>
<StgValue><ssdm name="agmdDataOut_read_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="-4"/>
<literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
:1 %currWord_last_V_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %agmdDataOut_read_2, i32 576

]]></Node>
<StgValue><ssdm name="currWord_last_V_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="-4"/>
<literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln398 = br i1 %currWord_last_V_1, void %._crit_edge34.i, void

]]></Node>
<StgValue><ssdm name="br_ln398"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="-4"/>
<literal name="tmp_9_i" val="1"/>
<literal name="currWord_last_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
:0 %store_ln399 = store i3 0, i3 %ute_state

]]></Node>
<StgValue><ssdm name="store_ln399"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="-4"/>
<literal name="tmp_9_i" val="1"/>
<literal name="currWord_last_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln399 = br void %._crit_edge34.i

]]></Node>
<StgValue><ssdm name="br_ln399"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="-4"/>
<literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge34.i:0 %br_ln400 = br void %._crit_edge33.i

]]></Node>
<StgValue><ssdm name="br_ln400"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge33.i:0 %br_ln401 = br void %udpTxEngine.exit

]]></Node>
<StgValue><ssdm name="br_ln401"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="224" op_0_bw="512">
<![CDATA[
:0 %p_Result_14 = trunc i512 %p_Val2_s

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="28" op_0_bw="64">
<![CDATA[
:2 %p_Result_15 = trunc i64 %p_Val2_1

]]></Node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
:5 %store_ln393 = store i3 0, i3 %ute_state

]]></Node>
<StgValue><ssdm name="store_ln393"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
:0 %tmp_2_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %agmdDataOut, i32 1

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln362 = br i1 %tmp_2_i, void %._crit_edge31.i, void

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1024" op_0_bw="1024" op_1_bw="1024" op_2_bw="0">
<![CDATA[
:0 %agmdDataOut_read_1 = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %agmdDataOut

]]></Node>
<StgValue><ssdm name="agmdDataOut_read_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
:1 %currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %agmdDataOut_read_1, i32 576

]]></Node>
<StgValue><ssdm name="currWord_last_V"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="224" op_0_bw="512">
<![CDATA[
:2 %trunc_ln674_7 = trunc i512 %p_Val2_s

]]></Node>
<StgValue><ssdm name="trunc_ln674_7"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="28" op_0_bw="64">
<![CDATA[
:3 %trunc_ln674_8 = trunc i64 %p_Val2_1

]]></Node>
<StgValue><ssdm name="trunc_ln674_8"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="288" op_0_bw="1024">
<![CDATA[
:4 %trunc_ln674_9 = trunc i1024 %agmdDataOut_read_1

]]></Node>
<StgValue><ssdm name="trunc_ln674_9"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="36" op_0_bw="36" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6 %p_Result_13_i = partselect i36 @_ssdm_op_PartSelect.i36.i1024.i32.i32, i1024 %agmdDataOut_read_1, i32 512, i32 547

]]></Node>
<StgValue><ssdm name="p_Result_13_i"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="224" op_0_bw="224" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8 %p_Result_15_i = partselect i224 @_ssdm_op_PartSelect.i224.i1024.i32.i32, i1024 %agmdDataOut_read_1, i32 288, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_15_i"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="224" op_3_bw="32" op_4_bw="32">
<![CDATA[
:9 %p_Result_4 = partset i512 @llvm.part.set.i512.i224, i512 %p_Val2_s, i224 %p_Result_15_i, i32 0, i32 223

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
:10 %store_ln414 = store i512 %p_Result_4, i512 %prevWord_data_V

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="28" op_0_bw="28" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11 %p_Result_16_i = partselect i28 @_ssdm_op_PartSelect.i28.i1024.i32.i32, i1024 %agmdDataOut_read_1, i32 548, i32 575

]]></Node>
<StgValue><ssdm name="p_Result_16_i"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="28" op_3_bw="32" op_4_bw="32">
<![CDATA[
:12 %p_Result_5 = partset i64 @llvm.part.set.i64.i28, i64 %p_Val2_1, i28 %p_Result_16_i, i32 0, i32 27

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
:13 %store_ln414 = store i64 %p_Result_5, i64 %prevWord_keep_V

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14 %br_ln376 = br i1 %currWord_last_V, void %._crit_edge32.i, void

]]></Node>
<StgValue><ssdm name="br_ln376"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
<literal name="tmp_2_i" val="1"/>
<literal name="currWord_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
:0 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %agmdDataOut_read_1, i32 548

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
<literal name="tmp_2_i" val="1"/>
<literal name="currWord_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln377 = br i1 %tmp_7, void, void

]]></Node>
<StgValue><ssdm name="br_ln377"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
<literal name="tmp_2_i" val="1"/>
<literal name="currWord_last_V" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
:0 %store_ln381 = store i3 0, i3 %ute_state

]]></Node>
<StgValue><ssdm name="store_ln381"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
<literal name="tmp_2_i" val="1"/>
<literal name="currWord_last_V" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void %._crit_edge32.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
<literal name="tmp_2_i" val="1"/>
<literal name="currWord_last_V" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
:0 %store_ln378 = store i3 3, i3 %ute_state

]]></Node>
<StgValue><ssdm name="store_ln378"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
<literal name="tmp_2_i" val="1"/>
<literal name="currWord_last_V" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln378 = br void %._crit_edge32.i

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge31.i:0 %br_ln386 = br void %udpTxEngine.exit

]]></Node>
<StgValue><ssdm name="br_ln386"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
:0 %tmp_1_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %agmdDataOut, i32 1

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln316 = br i1 %tmp_1_i, void %._crit_edge30.i, void %.split57.0.i

]]></Node>
<StgValue><ssdm name="br_ln316"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1024" op_0_bw="1024" op_1_bw="1024" op_2_bw="0">
<![CDATA[
.split57.0.i:0 %agmdDataOut_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %agmdDataOut

]]></Node>
<StgValue><ssdm name="agmdDataOut_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split57.0.i:14 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %agmdDataOut_read, i32 576

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="288" op_0_bw="1024">
<![CDATA[
.split57.0.i:24 %trunc_ln674_6 = trunc i1024 %agmdDataOut_read

]]></Node>
<StgValue><ssdm name="trunc_ln674_6"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="36" op_0_bw="36" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split57.0.i:26 %p_Result_3_i = partselect i36 @_ssdm_op_PartSelect.i36.i1024.i32.i32, i1024 %agmdDataOut_read, i32 512, i32 547

]]></Node>
<StgValue><ssdm name="p_Result_3_i"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="224" op_0_bw="224" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split57.0.i:28 %p_Result_5_i = partselect i224 @_ssdm_op_PartSelect.i224.i1024.i32.i32, i1024 %agmdDataOut_read, i32 288, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_5_i"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="224" op_3_bw="32" op_4_bw="32">
<![CDATA[
.split57.0.i:29 %p_Result_s = partset i512 @llvm.part.set.i512.i224, i512 %p_Val2_s, i224 %p_Result_5_i, i32 0, i32 223

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split57.0.i:30 %store_ln414 = store i512 %p_Result_s, i512 %prevWord_data_V

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="28" op_0_bw="28" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split57.0.i:31 %p_Result_7_i = partselect i28 @_ssdm_op_PartSelect.i28.i1024.i32.i32, i1024 %agmdDataOut_read, i32 548, i32 575

]]></Node>
<StgValue><ssdm name="p_Result_7_i"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="28" op_3_bw="32" op_4_bw="32">
<![CDATA[
.split57.0.i:32 %p_Result_1 = partset i64 @llvm.part.set.i64.i28, i64 %p_Val2_1, i28 %p_Result_7_i, i32 0, i32 27

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.split57.0.i:33 %store_ln414 = store i64 %p_Result_1, i64 %prevWord_keep_V

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split57.0.i:34 %br_ln346 = br i1 %tmp_2, void, void

]]></Node>
<StgValue><ssdm name="br_ln346"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
:0 %store_ln355 = store i3 2, i3 %ute_state

]]></Node>
<StgValue><ssdm name="store_ln355"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
:0 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %agmdDataOut_read, i32 548

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln347 = br i1 %tmp_6, void, void

]]></Node>
<StgValue><ssdm name="br_ln347"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
:0 %store_ln351 = store i3 0, i3 %ute_state

]]></Node>
<StgValue><ssdm name="store_ln351"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
:0 %store_ln348 = store i3 3, i3 %ute_state

]]></Node>
<StgValue><ssdm name="store_ln348"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln348 = br void

]]></Node>
<StgValue><ssdm name="br_ln348"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge30.i:0 %br_ln360 = br void %udpTxEngine.exit

]]></Node>
<StgValue><ssdm name="br_ln360"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:0 %tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %txthMetaData, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln306 = br i1 %tmp_i, void %._crit_edge28.i, void

]]></Node>
<StgValue><ssdm name="br_ln306"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:0 %tmp_i_104 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %agmdpayloadLenOut, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i_104"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln306 = br i1 %tmp_i_104, void %._crit_edge28.i, void

]]></Node>
<StgValue><ssdm name="br_ln306"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_i_104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
:0 %txthMetaData_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %txthMetaData

]]></Node>
<StgValue><ssdm name="txthMetaData_read"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_i_104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="128">
<![CDATA[
:1 %trunc_ln145 = trunc i128 %txthMetaData_read

]]></Node>
<StgValue><ssdm name="trunc_ln145"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_i_104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %store_ln145 = store i32 %trunc_ln145, i32 %currMetaData_theirIP_V

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_i_104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln145_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %txthMetaData_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln145_2"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_i_104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %store_ln145 = store i32 %trunc_ln145_2, i32 %currMetaData_myIP_V

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_i_104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5 %trunc_ln145_3 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %txthMetaData_read, i32 64, i32 79

]]></Node>
<StgValue><ssdm name="trunc_ln145_3"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_i_104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6 %store_ln145 = store i16 %trunc_ln145_3, i16 %currMetaData_theirPort_V

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_i_104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7 %trunc_ln145_4 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %txthMetaData_read, i32 80, i32 95

]]></Node>
<StgValue><ssdm name="trunc_ln145_4"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_i_104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8 %store_ln145 = store i16 %trunc_ln145_4, i16 %currMetaData_myPort_V

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_i_104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:9 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %txthMetaData_read, i32 96

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_i_104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
:10 %currLen_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %agmdpayloadLenOut

]]></Node>
<StgValue><ssdm name="currLen_V"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_i_104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11 %add_ln223 = add i16 %currLen_V, i16 28

]]></Node>
<StgValue><ssdm name="add_ln223"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_i_104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12 %store_ln310 = store i16 %add_ln223, i16 %ip_len_V

]]></Node>
<StgValue><ssdm name="store_ln310"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_i_104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:13 %add_ln223_1 = add i16 %currLen_V, i16 8

]]></Node>
<StgValue><ssdm name="add_ln223_1"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_i_104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:14 %store_ln311 = store i16 %add_ln223_1, i16 %udp_len_V

]]></Node>
<StgValue><ssdm name="store_ln311"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_i_104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:15 %select_ln312 = select i1 %tmp_5, i3 1, i3 4

]]></Node>
<StgValue><ssdm name="select_ln312"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_i_104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
:16 %store_ln312 = store i3 %select_ln312, i3 %ute_state

]]></Node>
<StgValue><ssdm name="store_ln312"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_i_104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
:17 %br_ln313 = br void %._crit_edge28.i

]]></Node>
<StgValue><ssdm name="br_ln313"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge28.i:0 %br_ln314 = br void %udpTxEngine.exit

]]></Node>
<StgValue><ssdm name="br_ln314"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="512" op_0_bw="224">
<![CDATA[
:1 %zext_ln414 = zext i224 %p_Result_14

]]></Node>
<StgValue><ssdm name="zext_ln414"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="28">
<![CDATA[
:3 %zext_ln414_1 = zext i28 %p_Result_15

]]></Node>
<StgValue><ssdm name="zext_ln414_1"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="512" op_6_bw="64" op_7_bw="64" op_8_bw="1">
<![CDATA[
:4 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %txUdpDataOut_V_data_V, i64 %txUdpDataOut_V_keep_V, i64 %txUdpDataOut_V_strb_V, i1 %txUdpDataOut_V_last_V, i512 %zext_ln414, i64 %zext_ln414_1, i64 0, i1 1

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="512" op_0_bw="512" op_1_bw="288" op_2_bw="224">
<![CDATA[
:5 %p_Result_12 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i288.i224, i288 %trunc_ln674_9, i224 %trunc_ln674_7

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="36" op_2_bw="28">
<![CDATA[
:7 %p_Result_13 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i36.i28, i36 %p_Result_13_i, i28 %trunc_ln674_8

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
._crit_edge32.i:0 %sendWord_last_V_1 = phi i1 0, void, i1 1, void, i1 0, void

]]></Node>
<StgValue><ssdm name="sendWord_last_V_1"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="512" op_6_bw="64" op_7_bw="64" op_8_bw="1">
<![CDATA[
._crit_edge32.i:1 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %txUdpDataOut_V_data_V, i64 %txUdpDataOut_V_keep_V, i64 %txUdpDataOut_V_strb_V, i1 %txUdpDataOut_V_last_V, i512 %p_Result_12, i64 %p_Result_13, i64 0, i1 %sendWord_last_V_1

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16">
<![CDATA[
.split57.0.i:1 %inputVector_V = load i16 %ip_len_V

]]></Node>
<StgValue><ssdm name="inputVector_V"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split57.0.i:2 %p_Result_55_i = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %inputVector_V, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_55_i"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="16">
<![CDATA[
.split57.0.i:3 %trunc_ln674 = trunc i16 %inputVector_V

]]></Node>
<StgValue><ssdm name="trunc_ln674"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
.split57.0.i:4 %inputVector_V_1 = load i32 %currMetaData_myIP_V

]]></Node>
<StgValue><ssdm name="inputVector_V_1"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split57.0.i:5 %p_Result_64_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %inputVector_V_1, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_64_i"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split57.0.i:6 %p_Result_64_1_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %inputVector_V_1, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_Result_64_1_i"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split57.0.i:7 %p_Result_64_2_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %inputVector_V_1, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_64_2_i"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="32">
<![CDATA[
.split57.0.i:8 %trunc_ln674_1 = trunc i32 %inputVector_V_1

]]></Node>
<StgValue><ssdm name="trunc_ln674_1"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32">
<![CDATA[
.split57.0.i:9 %inputVector_V_2 = load i32 %currMetaData_theirIP_V

]]></Node>
<StgValue><ssdm name="inputVector_V_2"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split57.0.i:10 %p_Result_67_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %inputVector_V_2, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_67_i"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split57.0.i:11 %p_Result_67_1_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %inputVector_V_2, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_Result_67_1_i"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split57.0.i:12 %p_Result_67_2_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %inputVector_V_2, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_67_2_i"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="32">
<![CDATA[
.split57.0.i:13 %trunc_ln674_2 = trunc i32 %inputVector_V_2

]]></Node>
<StgValue><ssdm name="trunc_ln674_2"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16">
<![CDATA[
.split57.0.i:15 %inputVector_V_3 = load i16 %currMetaData_myPort_V

]]></Node>
<StgValue><ssdm name="inputVector_V_3"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split57.0.i:16 %p_Result_70_i = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %inputVector_V_3, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_70_i"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="16">
<![CDATA[
.split57.0.i:17 %trunc_ln674_3 = trunc i16 %inputVector_V_3

]]></Node>
<StgValue><ssdm name="trunc_ln674_3"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16">
<![CDATA[
.split57.0.i:18 %inputVector_V_4 = load i16 %currMetaData_theirPort_V

]]></Node>
<StgValue><ssdm name="inputVector_V_4"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split57.0.i:19 %p_Result_73_i = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %inputVector_V_4, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_73_i"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="16">
<![CDATA[
.split57.0.i:20 %trunc_ln674_4 = trunc i16 %inputVector_V_4

]]></Node>
<StgValue><ssdm name="trunc_ln674_4"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16">
<![CDATA[
.split57.0.i:21 %inputVector_V_5 = load i16 %udp_len_V

]]></Node>
<StgValue><ssdm name="inputVector_V_5"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split57.0.i:22 %p_Result_76_i = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %inputVector_V_5, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_76_i"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="16">
<![CDATA[
.split57.0.i:23 %trunc_ln674_5 = trunc i16 %inputVector_V_5

]]></Node>
<StgValue><ssdm name="trunc_ln674_5"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="512" op_0_bw="512" op_1_bw="288" op_2_bw="16" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="64" op_18_bw="8" op_19_bw="8" op_20_bw="16">
<![CDATA[
.split57.0.i:25 %p_Result_10 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i288.i16.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i64.i8.i8.i16, i288 %trunc_ln674_6, i16 0, i8 %trunc_ln674_5, i8 %p_Result_76_i, i8 %trunc_ln674_4, i8 %p_Result_73_i, i8 %trunc_ln674_3, i8 %p_Result_70_i, i8 %trunc_ln674_2, i8 %p_Result_67_2_i, i8 %p_Result_67_1_i, i8 %p_Result_67_i, i8 %trunc_ln674_1, i8 %p_Result_64_2_i, i8 %p_Result_64_1_i, i8 %p_Result_64_i, i64 18966575579136, i8 %trunc_ln674, i8 %p_Result_55_i, i16 69

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="36" op_2_bw="28">
<![CDATA[
.split57.0.i:27 %p_Result_11 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i36.i28, i36 %p_Result_3_i, i28 268435455

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
:0 %sendWord_last_V = phi i1 0, void, i1 0, void, i1 1, void

]]></Node>
<StgValue><ssdm name="sendWord_last_V"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="512" op_6_bw="64" op_7_bw="64" op_8_bw="1">
<![CDATA[
:1 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %txUdpDataOut_V_data_V, i64 %txUdpDataOut_V_keep_V, i64 %txUdpDataOut_V_strb_V, i1 %txUdpDataOut_V_last_V, i512 %p_Result_10, i64 %p_Result_11, i64 0, i1 %sendWord_last_V

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="134" st_id="3" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="512" op_6_bw="64" op_7_bw="64" op_8_bw="1">
<![CDATA[
:4 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %txUdpDataOut_V_data_V, i64 %txUdpDataOut_V_keep_V, i64 %txUdpDataOut_V_strb_V, i1 %txUdpDataOut_V_last_V, i512 %zext_ln414, i64 %zext_ln414_1, i64 0, i1 1

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln394 = br void %udpTxEngine.exit

]]></Node>
<StgValue><ssdm name="br_ln394"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="512" op_6_bw="64" op_7_bw="64" op_8_bw="1">
<![CDATA[
._crit_edge32.i:1 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %txUdpDataOut_V_data_V, i64 %txUdpDataOut_V_keep_V, i64 %txUdpDataOut_V_strb_V, i1 %txUdpDataOut_V_last_V, i512 %p_Result_12, i64 %p_Result_13, i64 0, i1 %sendWord_last_V_1

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge32.i:2 %br_ln385 = br void %._crit_edge31.i

]]></Node>
<StgValue><ssdm name="br_ln385"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="512" op_6_bw="64" op_7_bw="64" op_8_bw="1">
<![CDATA[
:1 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %txUdpDataOut_V_data_V, i64 %txUdpDataOut_V_keep_V, i64 %txUdpDataOut_V_strb_V, i1 %txUdpDataOut_V_last_V, i512 %p_Result_10, i64 %p_Result_11, i64 0, i1 %sendWord_last_V

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln359 = br void %._crit_edge30.i

]]></Node>
<StgValue><ssdm name="br_ln359"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0">
<![CDATA[
udpTxEngine.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
