{
    "id": "5986de5d89c463df",
    "companyDescription": "",
    "description": "Acacia designs intelligent transceivers using advanced signal processing and photonic integration for the 100G, 400G and 1T bit speed fiber optic transmission market deployed in data center, metro, long-haul and ultra-long haul telecommunication networks.\n  \n   \n   \n  \n   \n    \n     What you'll do:\n    \n   \n   \n  \n   As a member of the Mixed Signal Design team, you will be a key member of a small, dynamic IC Design group that develops high speed (>25Gb/s), and high accuracy, analog designs for optical communications products. You will architect, design, layout, measure and productize ultra-deep sub-micron-based CMOS products.\n   \n  \n   You will lead efforts for a large block on a complex chip, mentor team members and track deliverables, participate in peer review of complex IC designs and provide solid design methodology from conception to production.\n   \n  \n   You will also collaborate with packaging and hardware design team to ensure signal and power integrity specifications are met.\n  \n   \n   \n  \n   \n    \n     Who you\u2019ll work with:\n    \n   \n   \n  \n   You will work with other Acacia mixed-signal engineers to collaborate in order to provide an optimized design that will integrate into the ASIC. In addition, you will have the opportunity to interact with other Acacia groups including digital/DSP design, system design, package design, and module design.\n   \n  \n   Acacia takes pride in providing and fostering a collaborate environment in order ensure success and personal growth.\n  \n   \n   \n  \n   \n    \n     Who you are:\n    \n   \n   \n  \n   You are enthusiastic about developing high speed AMS circuits and best-in-class products that push the boundaries of what is possible. You are detail oriented, high energy and the drive to get things done and solve difficult problems.\n   \n  \n   You are capable to figure things out by yourself, but you also participate in our friendly and team-oriented collaboration approach, which means you enjoy learning from your colleagues and letting them learn from you.\n   \n  \n   You are not shy to always point out how we can be more effective as a team, and you are open to similar suggestions by your team members.\n   \n  \n   Your great personal and communication skills allow effortless collaboration within and across teams and to steer the development in a positive direction.\n  \n   \n   \n  \n   \n    \n     Minimum requirements:\n    \n   \n   \n  \n   \n    \n     \n      BSEE degree with 8+ years of experience, or an MS degree with 6+ years of experience or a PhD with 3+ years of experience\n     \n     \n   Design, simulation and measurement of high speed ICs in at least 3 areas below: \n  \n \n \n  \n   \n    High Speed Serial Links utilizing serializers, deserializers, and data convertors.\n    \n  \n  \n   \n    Voltage Regulators\n    \n  \n  \n   \n    High Performance Output Drivers\n    \n  \n  \n   \n    High Performance Phase Locked Loops\n    \n  \n  \n   \n    Efficient clock Transmission/propagation\n    \n  \n  \n   \n    Opamps and Programmable Gain Amplifiers\n    \n  \n  \n   \n    Equalization techniques\n   \n    \n    \n  \n \n \n \n  \n   \n    Preferred Requirements:\n   \n  \n \n  \n \n  \n   Direct experience with electrical transceiver applications including backplane and cable communications \n   Experience with FinFET technology \n  \n \n \n  \n   \n    -High-frequency layout experience a plus: Passive component design: inductors, -transformers, transmission-lines, etc.\n    \n  \n  \n   \n    Floorplanning (power/ground, digital/analog signal routing, etc.)\n    \n  \n  \n   \n    Custom transistor layout\n    \n   \n \n \n \n  Design for manufacturability:\n  \n  \n \n \n  \n   \n    Characterization over PVT (monte-carlo analysis)\n    \n  \n  \n   \n    Electromigration analysis (using Totem, or equivalent)\n    \n  \n  \n   \n    Power and IR drop analysis\n    \n  \n \n \n  \n   Laboratory Validation: \n  \n \n \n  \n   \n    Solid ESD laboratory practices and methodology\n    \n  \n  \n   \n    Construction of test setup to test specific circuitry\n    \n  \n  \n   \n    Experience in the use of high frequency test equipment (BERT, jitter analyzers, VNA/PNA, etc.)\n    \n  \n \n \n  \n   Software Experience: \n  \n \n \n  \n   \n    Cadence (virtuoso)\n    \n  \n  \n   \n    Spectre/APS/SpectreX\n    \n  \n  \n   \n    Layout validation tools (Virtuoso or Calibre)\n    \n  \n  \n   \n    Post-layout Extraction (Virtuoso or Calibre)\n    \n  \n  \n   \n    EMX\n    \n  \n  \n   \n    Mixed signal simulations in AMS\n    \n  \n  \n   \n    Matlab\n    \n  \n \n \n  \n   Possess a track record of innovation. Publications are a plus.\n  \n \n \n\n\n Message to applicants applying to work in the U.S.:\n  \n  \n \n  When available, the salary range posted for this position reflects the projected hiring range for new hire, full-time salaries in U.S. locations, not including equity or benefits. For non-sales roles the hiring ranges reflect base salary only; employees are also eligible to receive annual bonuses. Hiring ranges for sales positions include base and incentive compensation target. Individual pay is determined by the candidate's hiring location and additional factors, including but not limited to skillset, experience, and relevant education, certifications, or training. Applicants may not be eligible for the full salary range based on their U.S. hiring location. The recruiter can share more details about compensation for the role in your location during the hiring process.\n  \n \n  U.S. employees have \n  access to quality medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, short and long-term disability coverage, basic life insurance and numerous wellbeing offerings. Employees receive up to twelve paid holidays per calendar year, which includes one floating holiday, plus a day off for their birthday. Employees accrue up to 20 days of Paid Time Off (PTO) each year and have access to paid time away to deal with critical or emergency issues without tapping into their PTO. We offer additional paid time to volunteer and give back to the community. Employees are also able to purchase company stock through our Employee Stock Purchase Program.\n  \n \n  Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components. For quota-based incentive pay, Cisco pays at the standard rate of 1% of incentive target for each 1% revenue attainment against the quota up to 100%. Once performance exceeds 100% quota attainment, incentive rates may increase up to five times the standard rate with no cap on incentive compensation. For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.",
    "preprocessed_description": "Acacia designs intelligent transceivers using advanced signal processing and photonic integration for the 100G, 400G and 1T bit speed fiber optic transmission market deployed in data center, metro, long-haul and ultra-long haul telecommunication networks. What you will do: As a member of the Mixed Signal Design team, you will be a key member of a small, dynamic Independent Contractor Design group that develops high speed (>25Gb/s), and high accuracy, analog designs for optical communications products. You will architect, design, layout, measure and productize ultra-deep sub-micron-based CMOS products. You will lead efforts for a large block on a complex chip, mentor team members and track deliverables, participate in peer review of complex Independent Contractor designs and provide solid design methodology from conception to production. You will also collaborate with packaging and hardware design team to ensure signal and power integrity specifications are met. Who you will work with: You will work with other Acacia mixed-signal engineers to collaborate in order to provide an optimized design that will integrate into the ASIC. In addition, you will have the opportunity to interact with other Acacia groups including digital/DSP design, system design, package design, and module design. Acacia takes pride in providing and fostering a collaborate environment in order ensure success and personal growth. Who you are: You are enthusiastic about developing high speed AMS circuits and best-in-class products that push the boundaries of what is possible. You are detail oriented, high energy and the drive to get things done and solve difficult problems. You are capable to figure things out by yourself, but you also participate in our friendly and team-oriented collaboration approach, which means you enjoy learning from your colleagues and letting them learn from you. You are not shy to always point out how we can be more effective as a team, and you are open to similar suggestions by your team members. Your great personal and communication skills allow effortless collaboration within and across teams and to steer the development in a positive direction. Minimum requirements: BSEE degree with 8+ years of experience, or an MS degree with 6+ years of experience or a PhD with 3+ years of experience Design, simulation and measurement of high speed ICs in at least 3 areas below: High Speed Serial Links utilizing serializers, deserializers, and data convertors. Voltage Regulators High Performance Output Drivers High Performance Phase Locked Loops Efficient clock Transmission/propagation Opamps and Programmable Gain Amplifiers Equalization techniques Preferred Requirements: Direct experience with electrical transceiver applications including backplane and cable communications Experience with FinFET technology -High-frequency layout experience a plus: Passive component design: inductors, -transformers, transmission-lines, etc. Floorplanning (power/ground, digital/analog signal routing, etc.) Custom transistor layout Design for manufacturability: Characterization over PVT (monte-carlo analysis) Electromigration analysis (using Totem, or equivalent) Power and IR drop analysis Laboratory Validation: Solid ESD laboratory practices and methodology Construction of test setup to test specific circuitry Experience in the use of high frequency test equipment (BERT, jitter analyzers, VNA/PNA, etc.) Software Experience: Cadence (virtuoso) Spectre/APS/SpectreX Layout validation tools (Virtuoso or Calibre) Post-layout Extraction (Virtuoso or Calibre) EMX Mixed signal simulations in AMS Matlab Possess a track record of innovation. Publications are a plus. Message to applicants applying to work in the U.S.: When available, the salary range posted for this position reflects the projected hiring range for new hire, full-time salaries in U.S. locations, not including equity or benefits. For non-sales roles the hiring ranges reflect base salary only; employees are also eligible to receive annual bonuses. Hiring ranges for sales positions include base and incentive compensation target. Individual pay is determined by the candidate's hiring location and additional factors, including but not limited to skillset, experience, and relevant education, certifications, or training. Applicants may not be eligible for the full salary range based on their U.S. hiring location. The recruiter can share more details about compensation for the role in your location during the hiring process. U.S. employees have access to quality medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, short and long-term disability coverage, basic life insurance and numerous wellbeing offerings. Employees receive up to twelve paid holidays per calendar year, which includes one floating holiday, plus a day off for their birthday. Employees accrue up to 20 days of Paid Time Off (Paid Time Off) each year and have access to paid time away to deal with critical or emergency issues without tapping into their Paid Time Off. We offer additional paid time to volunteer and give back to the community. Employees are also able to purchase company stock through our Employee Stock Purchase Program. Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components. For quota-based incentive pay, Cisco pays at the standard rate of 1% of incentive target for each 1% revenue attainment against the quota up to 100%. Once performance exceeds 100% quota attainment, incentive rates may increase up to five times the standard rate with no cap on incentive compensation. For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.",
    "processed_description": "design intelligent transceiver advanced signal processing photonic integration 100g 400g 1t bit speed fiber optic transmission market deploy datum center metro long haul ultra long haul telecommunication network . Mixed Signal Design team key small dynamic Independent Contractor Design group develop high speed > 25gb high accuracy analog design optical communication product . architect design layout measure productize ultra deep micron base cmos product . lead effort large block complex chip mentor team track deliverable participate peer review complex Independent Contractor design provide solid design methodology conception production . collaborate packaging hardware design team ensure signal power integrity specification meet . Acacia mix signal engineer collaborate order provide optimize design integrate . addition interact Acacia group include digital dsp design system design package design module design . pride provide foster collaborate environment order ensure success personal growth . enthusiastic develop high speed ams circuit class product push boundary . detail orient high energy drive thing solve difficult problem . capable figure thing participate friendly team orient collaboration approach enjoy learn colleague learn . shy point effective team open suggestion team . great personal communication skill allow effortless collaboration team steer development positive direction . minimum requirement degree MS degree Design simulation measurement high speed ic area High Speed Serial link utilize serializer datum convertor . voltage Regulators high performance Output Drivers High performance phase lock Loops efficient clock transmission propagation Opamps Programmable Gain Amplifiers Equalization technique Preferred Requirements direct electrical transceiver application include backplane cable communication FinFET technology high frequency layout passive component design inductor transformer transmission . power ground digital analog signal routing . custom transistor layout Design manufacturability characterization PVT monte carlo analysis electromigration analysis equivalent power ir solid ESD laboratory practice methodology construction test setup test specific circuitry high frequency test equipment BERT jitter analyzer . software Cadence virtuoso Spectre APS SpectreX Layout validation tool Virtuoso Calibre Post layout Extraction Virtuoso Calibre EMX Mixed signal simulation track record innovation . publication . message applicant apply salary range post position reflect project hiring range hire salary U.S. location include equity benefit . sales role hiring range reflect base salary employee eligible receive annual bonus . hire range sale position include base incentive compensation target . individual pay determine candidate's hiring location additional factor include limit skillset relevant education certification training . applicant eligible salary range base U.S. hiring location . recruiter share detail compensation role location hiring process . U.S. employee access quality medical dental vision insurance plan Cisco matching contribution short long term coverage basic life insurance numerous wellbeing offering . employee receive pay holiday calendar include float holiday birthday . employee accrue Paid Paid access pay deal critical emergency issue tap Paid . offer additional pay volunteer community . employee purchase company stock . employee sale plan earn performance base incentive pay base salary split quota quota component . quota base incentive pay pay standard rate incentive target revenue attainment quota . performance exceed quota attainment incentive rate increase standard rate cap incentive compensation . quota base sale performance element strategic sale objective pay target . Cisco sale plan minimum threshold performance sale incentive compensation pay .",
    "results_group": {
        "extracted_noun_chunks": [
            "serializer datum convertor",
            "optimize design",
            "equivalent power ir solid ESD laboratory practice methodology construction test setup test specific circuitry high frequency test equipment BERT jitter analyzer",
            "intelligent transceiver advanced signal",
            "numerous wellbeing offering",
            "capable figure thing",
            "difficult problem",
            "limit",
            "ultra deep micron base cmos product",
            "relevant education certification training",
            "custom transistor layout Design manufacturability characterization PVT monte carlo analysis electromigration analysis",
            "message applicant",
            "quota attainment incentive rate increase",
            "high speed > 25gb high accuracy analog design optical communication product",
            "great personal communication skill",
            "pay holiday calendar",
            "ultra long haul telecommunication network",
            "Paid Paid access pay deal critical emergency issue tap Paid",
            "lead effort large block complex chip mentor team track deliverable participate peer review complex Independent Contractor design",
            "Output Drivers High performance phase",
            "applicant eligible salary range base U.S. hiring location",
            "U.S. employee access quality medical dental vision insurance plan Cisco matching contribution short long term coverage basic life insurance",
            "high speed ams circuit class product push",
            "success personal growth",
            "Acacia group",
            "architect design layout measure",
            "software Cadence virtuoso Spectre APS SpectreX Layout validation tool",
            "standard rate cap incentive compensation",
            "quota base sale performance element strategic sale objective pay target",
            "shy point effective team open suggestion team",
            "metro",
            "foster collaborate environment order",
            "backplane cable communication",
            "quota",
            "friendly team orient collaboration approach",
            "range sale position",
            "effortless collaboration team",
            "candidate's hiring location additional factor",
            "Cisco sale plan minimum threshold performance sale incentive compensation pay",
            "boundary",
            "photonic integration",
            "Mixed signal simulation track record innovation",
            "technology high frequency layout passive component design inductor transformer transmission",
            "range hire",
            "base incentive compensation target",
            "employee purchase company stock",
            "salary range post position",
            "colleague",
            "digital dsp design system design package design module design",
            "float holiday birthday",
            "Mixed Signal Design team",
            "key small dynamic Independent Contractor Design group",
            "equity benefit",
            "datum center",
            "Acacia mix signal engineer collaborate order",
            "additional pay volunteer community",
            "employee",
            "100g 400g 1t bit speed fiber optic transmission market",
            "recruiter share detail compensation role location hiring process",
            "direct electrical transceiver application",
            "annual bonus",
            "pride",
            "publication",
            "minimum requirement degree MS degree Design simulation measurement high speed ic area High Speed Serial link",
            "performance base incentive pay base salary split quota quota component",
            "performance",
            "voltage Regulators high performance",
            "employee sale plan",
            "development positive direction",
            "power ground digital analog signal routing",
            "packaging hardware design team",
            "orient high energy drive thing",
            "base salary employee",
            "addition",
            "solid design methodology conception production",
            "standard rate incentive target revenue attainment quota",
            "sales role hiring range",
            "signal power integrity specification meet"
        ],
        "combined_lemmatized_tokens": "design intelligent transceiver advanced signal processing photonic integration 100g 400g 1t bit speed fiber optic transmission market deploy datum center metro long haul ultra long haul telecommunication network . Mixed Signal Design team key small dynamic Independent Contractor Design group develop high speed > 25gb high accuracy analog design optical communication product . architect design layout measure productize ultra deep micron base cmos product . lead effort large block complex chip mentor team track deliverable participate peer review complex Independent Contractor design provide solid design methodology conception production . collaborate packaging hardware design team ensure signal power integrity specification meet . Acacia mix signal engineer collaborate order provide optimize design integrate . addition interact Acacia group include digital dsp design system design package design module design . pride provide foster collaborate environment order ensure success personal growth . enthusiastic develop high speed ams circuit class product push boundary . detail orient high energy drive thing solve difficult problem . capable figure thing participate friendly team orient collaboration approach enjoy learn colleague learn . shy point effective team open suggestion team . great personal communication skill allow effortless collaboration team steer development positive direction . minimum requirement degree MS degree Design simulation measurement high speed ic area High Speed Serial link utilize serializer datum convertor . voltage Regulators high performance Output Drivers High performance phase lock Loops efficient clock transmission propagation Opamps Programmable Gain Amplifiers Equalization technique Preferred Requirements direct electrical transceiver application include backplane cable communication FinFET technology high frequency layout passive component design inductor transformer transmission . power ground digital analog signal routing . custom transistor layout Design manufacturability characterization PVT monte carlo analysis electromigration analysis equivalent power ir solid ESD laboratory practice methodology construction test setup test specific circuitry high frequency test equipment BERT jitter analyzer . software Cadence virtuoso Spectre APS SpectreX Layout validation tool Virtuoso Calibre Post layout Extraction Virtuoso Calibre EMX Mixed signal simulation track record innovation . publication . message applicant apply salary range post position reflect project hiring range hire salary U.S. location include equity benefit . sales role hiring range reflect base salary employee eligible receive annual bonus . hire range sale position include base incentive compensation target . individual pay determine candidate's hiring location additional factor include limit skillset relevant education certification training . applicant eligible salary range base U.S. hiring location . recruiter share detail compensation role location hiring process . U.S. employee access quality medical dental vision insurance plan Cisco matching contribution short long term coverage basic life insurance numerous wellbeing offering . employee receive pay holiday calendar include float holiday birthday . employee accrue Paid Paid access pay deal critical emergency issue tap Paid . offer additional pay volunteer community . employee purchase company stock . employee sale plan earn performance base incentive pay base salary split quota quota component . quota base incentive pay pay standard rate incentive target revenue attainment quota . performance exceed quota attainment incentive rate increase standard rate cap incentive compensation . quota base sale performance element strategic sale objective pay target . Cisco sale plan minimum threshold performance sale incentive compensation pay ."
    }
}