/* Generated by Yosys 0.38 (git sha1 a0cd5d1bb, gcc 11.2.1 -fPIC -Os) */

module fabric_I2CLog(\$auto$clkbufmap.cc:266:execute$6726 , \$auto$clkbufmap.cc:298:execute$6729 , \$auto$rs_design_edit.cc:880:execute$6841 , \$auto$rs_design_edit.cc:880:execute$6842 , \$auto$rs_design_edit.cc:880:execute$6843 , \$auto$rs_design_edit.cc:880:execute$6844 , \$auto$rs_design_edit.cc:880:execute$6845 , \$iopadmap$Rst , \ModByteWr.ACK , \ModByteWr.Ce , \ModByteWr.Clk , \ModByteWr.Current_addr[0] , \ModByteWr.Current_addr[1] , \ModByteWr.Current_addr[2] , \ModByteWr.Current_addr[3] , \ModByteWr.Current_addr[4] , \ModByteWr.Current_addr[5] , \ModByteWr.Current_addr[6] , \ModByteWr.Current_addr[7] , \ModByteWr.Current_addr[8] , \ModByteWr.Current_addr[9] 
, \ModByteWr.Current_addr[10] , \ModByteWr.Current_addr[11] , \ModByteWr.Current_addr[12] , \ModByteWr.Current_addr[13] , \ModByteWr.Current_addr[14] , \ModByteWr.Dout[0] , \ModByteWr.Dout[1] , \ModByteWr.Dout[2] , \ModByteWr.Dout[3] , \ModByteWr.Dout[4] , \ModByteWr.Dout[5] , \ModByteWr.Dout[6] , \ModByteWr.Dout[7] , \ModByteWr.We , \ModSerial2Byte.ByteRdy , \ModStSp.mod1.ModStop.SpLatch.Clk );
  output \$auto$clkbufmap.cc:266:execute$6726 ;
  input \$auto$clkbufmap.cc:298:execute$6729 ;
  output \$auto$rs_design_edit.cc:880:execute$6841 ;
  output \$auto$rs_design_edit.cc:880:execute$6842 ;
  output \$auto$rs_design_edit.cc:880:execute$6843 ;
  output \$auto$rs_design_edit.cc:880:execute$6844 ;
  output \$auto$rs_design_edit.cc:880:execute$6845 ;
  input \$iopadmap$Rst ;
  output \ModByteWr.ACK ;
  output \ModByteWr.Ce ;
  input \ModByteWr.Clk ;
  output \ModByteWr.Current_addr[0] ;
  output \ModByteWr.Current_addr[10] ;
  output \ModByteWr.Current_addr[11] ;
  output \ModByteWr.Current_addr[12] ;
  output \ModByteWr.Current_addr[13] ;
  output \ModByteWr.Current_addr[14] ;
  output \ModByteWr.Current_addr[1] ;
  output \ModByteWr.Current_addr[2] ;
  output \ModByteWr.Current_addr[3] ;
  output \ModByteWr.Current_addr[4] ;
  output \ModByteWr.Current_addr[5] ;
  output \ModByteWr.Current_addr[6] ;
  output \ModByteWr.Current_addr[7] ;
  output \ModByteWr.Current_addr[8] ;
  output \ModByteWr.Current_addr[9] ;
  output \ModByteWr.Dout[0] ;
  output \ModByteWr.Dout[1] ;
  output \ModByteWr.Dout[2] ;
  output \ModByteWr.Dout[3] ;
  output \ModByteWr.Dout[4] ;
  output \ModByteWr.Dout[5] ;
  output \ModByteWr.Dout[6] ;
  output \ModByteWr.Dout[7] ;
  output \ModByteWr.We ;
  input \ModSerial2Byte.ByteRdy ;
  input \ModStSp.mod1.ModStop.SpLatch.Clk ;
  wire \$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458 ;
  wire \$abc$1567$auto$rtlil.cc:2613:Mux$556[0] ;
  wire \$abc$1567$auto$rtlil.cc:2613:Mux$556[10] ;
  wire \$abc$1567$auto$rtlil.cc:2613:Mux$556[11] ;
  wire \$abc$1567$auto$rtlil.cc:2613:Mux$556[12] ;
  wire \$abc$1567$auto$rtlil.cc:2613:Mux$556[13] ;
  wire \$abc$1567$auto$rtlil.cc:2613:Mux$556[14] ;
  wire \$abc$1567$auto$rtlil.cc:2613:Mux$556[1] ;
  wire \$abc$1567$auto$rtlil.cc:2613:Mux$556[2] ;
  wire \$abc$1567$auto$rtlil.cc:2613:Mux$556[3] ;
  wire \$abc$1567$auto$rtlil.cc:2613:Mux$556[4] ;
  wire \$abc$1567$auto$rtlil.cc:2613:Mux$556[5] ;
  wire \$abc$1567$auto$rtlil.cc:2613:Mux$556[6] ;
  wire \$abc$1567$auto$rtlil.cc:2613:Mux$556[7] ;
  wire \$abc$1567$auto$rtlil.cc:2613:Mux$556[8] ;
  wire \$abc$1567$auto$rtlil.cc:2613:Mux$556[9] ;
  wire \$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444 ;
  wire \$abc$1775$li5_li5 ;
  wire \$abc$1775$li7_li7 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:25.13-25.48|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:98.1-122.11|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:179.11-179.43" *)
  wire \$abc$1839$flatten\ModStSp.\mod2.$0\RstStart[0:0] ;
  wire \$abc$1839$flatten\ModStSp.\mod2.$auto$rtlil.cc:2510:ReduceOr$392 ;
  wire \$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467 ;
  wire \$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:25.13-25.48|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:146.1-170.11|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:178.11-178.42" *)
  wire \$abc$1891$flatten\ModStSp.\mod1.$0\RstStop[0:0] ;
  wire \$abc$1891$flatten\ModStSp.\mod1.$auto$rtlil.cc:2510:ReduceOr$369 ;
  wire \$abc$1912$auto$opt_dff.cc:220:make_patterns_logic$451 ;
  wire \$abc$2625$li00_li00 ;
  wire \$abc$2625$li01_li01 ;
  wire \$abc$2625$li02_li02 ;
  wire \$abc$2625$li03_li03 ;
  wire \$abc$2625$li04_li04 ;
  wire \$abc$2625$li05_li05 ;
  wire \$abc$2625$li06_li06 ;
  wire \$abc$2625$li07_li07 ;
  wire \$abc$2625$li08_li08 ;
  wire \$abc$2625$li09_li09 ;
  wire \$abc$2625$li10_li10 ;
  wire \$abc$2625$li11_li11 ;
  wire \$abc$2625$li12_li12 ;
  wire \$abc$2625$li13_li13 ;
  wire \$abc$2625$li14_li14 ;
  wire \$abc$2764$li10_li10 ;
  wire \$abc$2764$li11_li11 ;
  wire \$abc$2764$li12_li12 ;
  wire \$abc$2764$li13_li13 ;
  wire \$abc$2809$li3_li3 ;
  wire \$abc$2809$li4_li4 ;
  wire \$abc$2809$li6_li6 ;
  wire \$abc$2847$li0_li0 ;
  wire \$abc$2847$li1_li1 ;
  wire \$abc$2847$li2_li2 ;
  wire \$abc$2847$li3_li3 ;
  wire \$abc$2847$li4_li4 ;
  wire \$abc$2847$li5_li5 ;
  wire \$abc$2847$li6_li6 ;
  wire \$abc$2847$li7_li7 ;
  wire \$abc$2876$li0_li0 ;
  wire \$abc$2876$li1_li1 ;
  wire \$abc$2908$li0_li0 ;
  wire \$abc$2930$li0_li0 ;
  wire \$abc$2939$li0_li0 ;
  wire \$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1] ;
  wire \$abc$6648$new_new_n134__ ;
  wire \$abc$6648$new_new_n171__ ;
  wire \$abc$6648$new_new_n174__ ;
  wire \$abc$6648$new_new_n178__ ;
  wire \$abc$6648$new_new_n182__ ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.64-19.66" *)
  wire \$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.64-19.66" *)
  wire \$abc$6648$techmap$techmap5682$abc$2948$auto$blifparse.cc:377:parse_blif$2949.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.64-19.66" *)
  wire \$abc$6648$techmap$techmap5763$abc$2920$auto$blifparse.cc:377:parse_blif$2921.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342.65-342.67" *)
  wire \$abc$6648$techmap$techmap5895$abc$2896$auto$blifparse.cc:377:parse_blif$2897.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$4915_Y ;
  wire \$auto$clkbufmap.cc:266:execute$6726 ;
  wire \$auto$clkbufmap.cc:298:execute$6729 ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire \$auto$pmuxtree.cc:65:recursive_mux_generator$543.Y[2] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/techmap.v:583.28-583.35" *)
  wire \$auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S[4] ;
  wire \$auto$rs_design_edit.cc:880:execute$6841 ;
  wire \$auto$rs_design_edit.cc:880:execute$6842 ;
  wire \$auto$rs_design_edit.cc:880:execute$6843 ;
  wire \$auto$rs_design_edit.cc:880:execute$6844 ;
  wire \$auto$rs_design_edit.cc:880:execute$6845 ;
  wire \$iopadmap$Rst ;
  (* hdlname = "ModByteWr ACK" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:240.19-240.22" *)
  (* hdlname = "ModByteWr ACK" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:240.19-240.22" *)
  wire \ModByteWr.ACK ;
  (* hdlname = "ModByteWr Ce" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:240.13-240.15" *)
  (* hdlname = "ModByteWr Ce" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:240.13-240.15" *)
  wire \ModByteWr.Ce ;
  (* hdlname = "ModByteWr Clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:236.11-236.14" *)
  (* hdlname = "ModByteWr Clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:236.11-236.14" *)
  wire \ModByteWr.Clk ;
  (* hdlname = "ModByteWr Current_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29" *)
  (* hdlname = "ModByteWr Current_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29" *)
  wire \ModByteWr.Current_addr[0] ;
  (* hdlname = "ModByteWr Current_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29" *)
  (* hdlname = "ModByteWr Current_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29" *)
  wire \ModByteWr.Current_addr[10] ;
  (* hdlname = "ModByteWr Current_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29" *)
  (* hdlname = "ModByteWr Current_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29" *)
  wire \ModByteWr.Current_addr[11] ;
  (* hdlname = "ModByteWr Current_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29" *)
  (* hdlname = "ModByteWr Current_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29" *)
  wire \ModByteWr.Current_addr[12] ;
  (* hdlname = "ModByteWr Current_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29" *)
  (* hdlname = "ModByteWr Current_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29" *)
  wire \ModByteWr.Current_addr[13] ;
  (* hdlname = "ModByteWr Current_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29" *)
  (* hdlname = "ModByteWr Current_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29" *)
  wire \ModByteWr.Current_addr[14] ;
  (* hdlname = "ModByteWr Current_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29" *)
  (* hdlname = "ModByteWr Current_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29" *)
  wire \ModByteWr.Current_addr[1] ;
  (* hdlname = "ModByteWr Current_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29" *)
  (* hdlname = "ModByteWr Current_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29" *)
  wire \ModByteWr.Current_addr[2] ;
  (* hdlname = "ModByteWr Current_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29" *)
  (* hdlname = "ModByteWr Current_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29" *)
  wire \ModByteWr.Current_addr[3] ;
  (* hdlname = "ModByteWr Current_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29" *)
  (* hdlname = "ModByteWr Current_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29" *)
  wire \ModByteWr.Current_addr[4] ;
  (* hdlname = "ModByteWr Current_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29" *)
  (* hdlname = "ModByteWr Current_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29" *)
  wire \ModByteWr.Current_addr[5] ;
  (* hdlname = "ModByteWr Current_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29" *)
  (* hdlname = "ModByteWr Current_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29" *)
  wire \ModByteWr.Current_addr[6] ;
  (* hdlname = "ModByteWr Current_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29" *)
  (* hdlname = "ModByteWr Current_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29" *)
  wire \ModByteWr.Current_addr[7] ;
  (* hdlname = "ModByteWr Current_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29" *)
  (* hdlname = "ModByteWr Current_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29" *)
  wire \ModByteWr.Current_addr[8] ;
  (* hdlname = "ModByteWr Current_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29" *)
  (* hdlname = "ModByteWr Current_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29" *)
  wire \ModByteWr.Current_addr[9] ;
  (* hdlname = "ModByteWr Dout" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:238.17-238.21" *)
  (* hdlname = "ModByteWr Dout" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:238.17-238.21" *)
  wire \ModByteWr.Dout[0] ;
  (* hdlname = "ModByteWr Dout" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:238.17-238.21" *)
  (* hdlname = "ModByteWr Dout" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:238.17-238.21" *)
  wire \ModByteWr.Dout[1] ;
  (* hdlname = "ModByteWr Dout" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:238.17-238.21" *)
  (* hdlname = "ModByteWr Dout" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:238.17-238.21" *)
  wire \ModByteWr.Dout[2] ;
  (* hdlname = "ModByteWr Dout" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:238.17-238.21" *)
  (* hdlname = "ModByteWr Dout" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:238.17-238.21" *)
  wire \ModByteWr.Dout[3] ;
  (* hdlname = "ModByteWr Dout" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:238.17-238.21" *)
  (* hdlname = "ModByteWr Dout" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:238.17-238.21" *)
  wire \ModByteWr.Dout[4] ;
  (* hdlname = "ModByteWr Dout" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:238.17-238.21" *)
  (* hdlname = "ModByteWr Dout" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:238.17-238.21" *)
  wire \ModByteWr.Dout[5] ;
  (* hdlname = "ModByteWr Dout" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:238.17-238.21" *)
  (* hdlname = "ModByteWr Dout" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:238.17-238.21" *)
  wire \ModByteWr.Dout[6] ;
  (* hdlname = "ModByteWr Dout" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:238.17-238.21" *)
  (* hdlname = "ModByteWr Dout" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:238.17-238.21" *)
  wire \ModByteWr.Dout[7] ;
  (* hdlname = "ModByteWr Mod1 DOUT" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:342.11-342.15|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:255.17-255.57" *)
  wire \ModByteWr.Mod1.DOUT ;
  (* hdlname = "ModByteWr Next_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:245.26-245.35" *)
  wire \ModByteWr.Next_addr[0] ;
  (* hdlname = "ModByteWr Next_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:245.26-245.35" *)
  wire \ModByteWr.Next_addr[10] ;
  (* hdlname = "ModByteWr Next_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:245.26-245.35" *)
  wire \ModByteWr.Next_addr[11] ;
  (* hdlname = "ModByteWr Next_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:245.26-245.35" *)
  wire \ModByteWr.Next_addr[12] ;
  (* hdlname = "ModByteWr Next_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:245.26-245.35" *)
  wire \ModByteWr.Next_addr[13] ;
  (* hdlname = "ModByteWr Next_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:245.26-245.35" *)
  wire \ModByteWr.Next_addr[14] ;
  (* hdlname = "ModByteWr Next_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:245.26-245.35" *)
  wire \ModByteWr.Next_addr[1] ;
  (* hdlname = "ModByteWr Next_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:245.26-245.35" *)
  wire \ModByteWr.Next_addr[2] ;
  (* hdlname = "ModByteWr Next_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:245.26-245.35" *)
  wire \ModByteWr.Next_addr[3] ;
  (* hdlname = "ModByteWr Next_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:245.26-245.35" *)
  wire \ModByteWr.Next_addr[4] ;
  (* hdlname = "ModByteWr Next_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:245.26-245.35" *)
  wire \ModByteWr.Next_addr[5] ;
  (* hdlname = "ModByteWr Next_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:245.26-245.35" *)
  wire \ModByteWr.Next_addr[6] ;
  (* hdlname = "ModByteWr Next_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:245.26-245.35" *)
  wire \ModByteWr.Next_addr[7] ;
  (* hdlname = "ModByteWr Next_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:245.26-245.35" *)
  wire \ModByteWr.Next_addr[8] ;
  (* hdlname = "ModByteWr Next_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:245.26-245.35" *)
  wire \ModByteWr.Next_addr[9] ;
  (* hdlname = "ModByteWr RstByteRdy" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:242.17-242.27" *)
  wire \ModByteWr.RstByteRdy ;
  (* hdlname = "ModByteWr We" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:240.16-240.18" *)
  (* hdlname = "ModByteWr We" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:240.16-240.18" *)
  wire \ModByteWr.We ;
  (* hdlname = "ModByteWr next_state" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:247.20-247.30" *)
  wire \ModByteWr.next_state[0] ;
  (* hdlname = "ModByteWr next_state" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:247.20-247.30" *)
  wire \ModByteWr.next_state[1] ;
  (* hdlname = "ModByteWr next_state" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:247.20-247.30" *)
  wire \ModByteWr.next_state[2] ;
  (* hdlname = "ModByteWr state_reg" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:247.10-247.19" *)
  wire \ModByteWr.state_reg[0] ;
  (* hdlname = "ModByteWr state_reg" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:247.10-247.19" *)
  wire \ModByteWr.state_reg[1] ;
  (* hdlname = "ModByteWr state_reg" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:247.10-247.19" *)
  wire \ModByteWr.state_reg[2] ;
  (* hdlname = "ModRW state_reg" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:28.17-28.45|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:363.11-363.20" *)
  wire \ModRW.state_reg[0] ;
  (* hdlname = "ModRW state_reg" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:28.17-28.45|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:363.11-363.20" *)
  (* unused_bits = "0" *)
  wire \ModRW.state_reg[1] ;
  (* hdlname = "ModRW state_reg" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:28.17-28.45|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:363.11-363.20" *)
  (* unused_bits = "0" *)
  wire \ModRW.state_reg[2] ;
  (* hdlname = "ModSerial2Byte ByteRdy" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:26.14-26.67|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:193.20-193.27" *)
  (* hdlname = "ModSerial2Byte ByteRdy" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:26.14-26.67|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:193.20-193.27" *)
  wire \ModSerial2Byte.ByteRdy ;
  (* hdlname = "ModSerial2Byte Byte" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:26.14-26.67|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:192.16-192.20" *)
  wire \ModSerial2Byte.Byte[0] ;
  (* hdlname = "ModSerial2Byte Byte" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:26.14-26.67|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:192.16-192.20" *)
  wire \ModSerial2Byte.Byte[1] ;
  (* hdlname = "ModSerial2Byte Byte" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:26.14-26.67|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:192.16-192.20" *)
  wire \ModSerial2Byte.Byte[2] ;
  (* hdlname = "ModSerial2Byte Byte" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:26.14-26.67|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:192.16-192.20" *)
  wire \ModSerial2Byte.Byte[3] ;
  (* hdlname = "ModSerial2Byte Byte" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:26.14-26.67|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:192.16-192.20" *)
  wire \ModSerial2Byte.Byte[4] ;
  (* hdlname = "ModSerial2Byte Byte" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:26.14-26.67|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:192.16-192.20" *)
  wire \ModSerial2Byte.Byte[5] ;
  (* hdlname = "ModSerial2Byte Byte" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:26.14-26.67|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:192.16-192.20" *)
  wire \ModSerial2Byte.Byte[6] ;
  (* hdlname = "ModSerial2Byte Byte" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:26.14-26.67|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:192.16-192.20" *)
  wire \ModSerial2Byte.Byte[7] ;
  (* hdlname = "ModSerial2Byte Byte" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:26.14-26.67|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:192.16-192.20" *)
  wire \ModSerial2Byte.Byte[8] ;
  (* hdlname = "ModSerial2Byte COUNT" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:26.14-26.67|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:197.16-197.21" *)
  wire \ModSerial2Byte.COUNT[0] ;
  (* hdlname = "ModSerial2Byte COUNT" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:26.14-26.67|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:197.16-197.21" *)
  wire \ModSerial2Byte.COUNT[1] ;
  (* hdlname = "ModSerial2Byte COUNT" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:26.14-26.67|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:197.16-197.21" *)
  wire \ModSerial2Byte.COUNT[2] ;
  (* hdlname = "ModSerial2Byte COUNT" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:26.14-26.67|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:197.16-197.21" *)
  wire \ModSerial2Byte.COUNT[3] ;
  (* hdlname = "ModStSp mod1 ModStop SpLatch Clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:25.13-25.48|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:136.15-136.42|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:68.14-68.17|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:55.14-55.42|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:178.11-178.42" *)
  (* hdlname = "ModStSp mod1 ModStop SpLatch Clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:25.13-25.48|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:136.15-136.42|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:68.14-68.17|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:55.14-55.42|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:178.11-178.42" *)
  wire \ModStSp.mod1.ModStop.SpLatch.Clk ;
  (* hdlname = "ModStSp mod1 ModStop SpLatch Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:25.13-25.48|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:136.15-136.42|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:69.11-69.12|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:55.14-55.42|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:178.11-178.42" *)
  wire \ModStSp.mod1.ModStop.SpLatch.Q ;
  (* hdlname = "ModStSp mod1 RstStop" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:25.13-25.48|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:130.17-130.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:178.11-178.42" *)
  wire \ModStSp.mod1.RstStop ;
  (* hdlname = "ModStSp mod1 SpState_reg" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:25.13-25.48|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:128.19-128.30|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:178.11-178.42" *)
  wire \ModStSp.mod1.SpState_reg[0] ;
  (* hdlname = "ModStSp mod1 SpState_reg" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:25.13-25.48|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:128.19-128.30|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:178.11-178.42" *)
  wire \ModStSp.mod1.SpState_reg[1] ;
  (* hdlname = "ModStSp mod2 ModStart StLatch Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:25.13-25.48|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:88.16-88.45|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:59.11-59.12|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:48.14-48.42|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:179.11-179.43" *)
  wire \ModStSp.mod2.ModStart.StLatch.Q ;
  (* hdlname = "ModStSp mod2 RstStart" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:25.13-25.48|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:82.17-82.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:179.11-179.43" *)
  wire \ModStSp.mod2.RstStart ;
  (* hdlname = "ModStSp mod2 StState_reg" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:25.13-25.48|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:80.19-80.30|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:179.11-179.43" *)
  wire \ModStSp.mod2.StState_reg[0] ;
  (* hdlname = "ModStSp mod2 StState_reg" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:25.13-25.48|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:80.19-80.30|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:179.11-179.43" *)
  wire \ModStSp.mod2.StState_reg[1] ;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2625$auto$blifparse.cc:377:parse_blif$2626  (
    .C(\ModByteWr.Clk ),
    .D(\$abc$2625$li00_li00 ),
    .E(\$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444 ),
    .Q(\ModByteWr.Next_addr[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2625$auto$blifparse.cc:377:parse_blif$2627  (
    .C(\ModByteWr.Clk ),
    .D(\$abc$2625$li01_li01 ),
    .E(\$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444 ),
    .Q(\ModByteWr.Next_addr[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2625$auto$blifparse.cc:377:parse_blif$2628  (
    .C(\ModByteWr.Clk ),
    .D(\$abc$2625$li02_li02 ),
    .E(\$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444 ),
    .Q(\ModByteWr.Next_addr[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2625$auto$blifparse.cc:377:parse_blif$2629  (
    .C(\ModByteWr.Clk ),
    .D(\$abc$2625$li03_li03 ),
    .E(\$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444 ),
    .Q(\ModByteWr.Next_addr[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2625$auto$blifparse.cc:377:parse_blif$2630  (
    .C(\ModByteWr.Clk ),
    .D(\$abc$2625$li04_li04 ),
    .E(\$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444 ),
    .Q(\ModByteWr.Next_addr[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2625$auto$blifparse.cc:377:parse_blif$2631  (
    .C(\ModByteWr.Clk ),
    .D(\$abc$2625$li05_li05 ),
    .E(\$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444 ),
    .Q(\ModByteWr.Next_addr[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2625$auto$blifparse.cc:377:parse_blif$2632  (
    .C(\ModByteWr.Clk ),
    .D(\$abc$2625$li06_li06 ),
    .E(\$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444 ),
    .Q(\ModByteWr.Next_addr[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2625$auto$blifparse.cc:377:parse_blif$2633  (
    .C(\ModByteWr.Clk ),
    .D(\$abc$2625$li07_li07 ),
    .E(\$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444 ),
    .Q(\ModByteWr.Next_addr[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2625$auto$blifparse.cc:377:parse_blif$2634  (
    .C(\ModByteWr.Clk ),
    .D(\$abc$2625$li08_li08 ),
    .E(\$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444 ),
    .Q(\ModByteWr.Next_addr[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2625$auto$blifparse.cc:377:parse_blif$2635  (
    .C(\ModByteWr.Clk ),
    .D(\$abc$2625$li09_li09 ),
    .E(\$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444 ),
    .Q(\ModByteWr.Next_addr[9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2625$auto$blifparse.cc:377:parse_blif$2636  (
    .C(\ModByteWr.Clk ),
    .D(\$abc$2625$li10_li10 ),
    .E(\$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444 ),
    .Q(\ModByteWr.Next_addr[10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2625$auto$blifparse.cc:377:parse_blif$2637  (
    .C(\ModByteWr.Clk ),
    .D(\$abc$2625$li11_li11 ),
    .E(\$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444 ),
    .Q(\ModByteWr.Next_addr[11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2625$auto$blifparse.cc:377:parse_blif$2638  (
    .C(\ModByteWr.Clk ),
    .D(\$abc$2625$li12_li12 ),
    .E(\$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444 ),
    .Q(\ModByteWr.Next_addr[12] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2625$auto$blifparse.cc:377:parse_blif$2639  (
    .C(\ModByteWr.Clk ),
    .D(\$abc$2625$li13_li13 ),
    .E(\$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444 ),
    .Q(\ModByteWr.Next_addr[13] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2625$auto$blifparse.cc:377:parse_blif$2640  (
    .C(\ModByteWr.Clk ),
    .D(\$abc$2625$li14_li14 ),
    .E(\$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444 ),
    .Q(\ModByteWr.Next_addr[14] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2688$auto$blifparse.cc:377:parse_blif$2689  (
    .C(\ModByteWr.Clk ),
    .D(\$abc$1567$auto$rtlil.cc:2613:Mux$556[1] ),
    .E(\$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458 ),
    .Q(\ModByteWr.Current_addr[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2688$auto$blifparse.cc:377:parse_blif$2690  (
    .C(\ModByteWr.Clk ),
    .D(\$abc$1567$auto$rtlil.cc:2613:Mux$556[2] ),
    .E(\$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458 ),
    .Q(\ModByteWr.Current_addr[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2688$auto$blifparse.cc:377:parse_blif$2691  (
    .C(\ModByteWr.Clk ),
    .D(\$abc$1567$auto$rtlil.cc:2613:Mux$556[3] ),
    .E(\$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458 ),
    .Q(\ModByteWr.Current_addr[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2688$auto$blifparse.cc:377:parse_blif$2692  (
    .C(\ModByteWr.Clk ),
    .D(\$abc$1567$auto$rtlil.cc:2613:Mux$556[4] ),
    .E(\$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458 ),
    .Q(\ModByteWr.Current_addr[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2688$auto$blifparse.cc:377:parse_blif$2693  (
    .C(\ModByteWr.Clk ),
    .D(\$abc$1567$auto$rtlil.cc:2613:Mux$556[5] ),
    .E(\$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458 ),
    .Q(\ModByteWr.Current_addr[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2688$auto$blifparse.cc:377:parse_blif$2694  (
    .C(\ModByteWr.Clk ),
    .D(\$abc$1567$auto$rtlil.cc:2613:Mux$556[6] ),
    .E(\$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458 ),
    .Q(\ModByteWr.Current_addr[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2688$auto$blifparse.cc:377:parse_blif$2695  (
    .C(\ModByteWr.Clk ),
    .D(\$abc$1567$auto$rtlil.cc:2613:Mux$556[7] ),
    .E(\$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458 ),
    .Q(\ModByteWr.Current_addr[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2688$auto$blifparse.cc:377:parse_blif$2696  (
    .C(\ModByteWr.Clk ),
    .D(\$abc$1567$auto$rtlil.cc:2613:Mux$556[8] ),
    .E(\$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458 ),
    .Q(\ModByteWr.Current_addr[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2688$auto$blifparse.cc:377:parse_blif$2697  (
    .C(\ModByteWr.Clk ),
    .D(\$abc$1567$auto$rtlil.cc:2613:Mux$556[9] ),
    .E(\$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458 ),
    .Q(\ModByteWr.Current_addr[9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2688$auto$blifparse.cc:377:parse_blif$2698  (
    .C(\ModByteWr.Clk ),
    .D(\$abc$1567$auto$rtlil.cc:2613:Mux$556[10] ),
    .E(\$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458 ),
    .Q(\ModByteWr.Current_addr[10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2688$auto$blifparse.cc:377:parse_blif$2699  (
    .C(\ModByteWr.Clk ),
    .D(\$abc$1567$auto$rtlil.cc:2613:Mux$556[11] ),
    .E(\$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458 ),
    .Q(\ModByteWr.Current_addr[11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2688$auto$blifparse.cc:377:parse_blif$2700  (
    .C(\ModByteWr.Clk ),
    .D(\$abc$1567$auto$rtlil.cc:2613:Mux$556[12] ),
    .E(\$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458 ),
    .Q(\ModByteWr.Current_addr[12] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2688$auto$blifparse.cc:377:parse_blif$2701  (
    .C(\ModByteWr.Clk ),
    .D(\$abc$1567$auto$rtlil.cc:2613:Mux$556[13] ),
    .E(\$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458 ),
    .Q(\ModByteWr.Current_addr[13] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2688$auto$blifparse.cc:377:parse_blif$2702  (
    .C(\ModByteWr.Clk ),
    .D(\$abc$1567$auto$rtlil.cc:2613:Mux$556[14] ),
    .E(\$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458 ),
    .Q(\ModByteWr.Current_addr[14] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2688$auto$blifparse.cc:377:parse_blif$2703  (
    .C(\ModByteWr.Clk ),
    .D(\$abc$1567$auto$rtlil.cc:2613:Mux$556[0] ),
    .E(\$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458 ),
    .Q(\ModByteWr.Current_addr[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$2764$auto$blifparse.cc:377:parse_blif$2765  (
    .C(\$auto$clkbufmap.cc:298:execute$6729 ),
    .D(\ModSerial2Byte.COUNT[3] ),
    .E(1'h1),
    .Q(\$auto$clkbufmap.cc:266:execute$6726 ),
    .R(\$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$2764$auto$blifparse.cc:377:parse_blif$2766  (
    .C(\$auto$clkbufmap.cc:298:execute$6729 ),
    .D(\ModStSp.mod1.ModStop.SpLatch.Clk ),
    .E(1'h1),
    .Q(\ModSerial2Byte.Byte[0] ),
    .R(\$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$2764$auto$blifparse.cc:377:parse_blif$2767  (
    .C(\$auto$clkbufmap.cc:298:execute$6729 ),
    .D(\ModSerial2Byte.Byte[0] ),
    .E(1'h1),
    .Q(\ModSerial2Byte.Byte[1] ),
    .R(\$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$2764$auto$blifparse.cc:377:parse_blif$2768  (
    .C(\$auto$clkbufmap.cc:298:execute$6729 ),
    .D(\ModSerial2Byte.Byte[1] ),
    .E(1'h1),
    .Q(\ModSerial2Byte.Byte[2] ),
    .R(\$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$2764$auto$blifparse.cc:377:parse_blif$2769  (
    .C(\$auto$clkbufmap.cc:298:execute$6729 ),
    .D(\ModSerial2Byte.Byte[2] ),
    .E(1'h1),
    .Q(\ModSerial2Byte.Byte[3] ),
    .R(\$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$2764$auto$blifparse.cc:377:parse_blif$2770  (
    .C(\$auto$clkbufmap.cc:298:execute$6729 ),
    .D(\ModSerial2Byte.Byte[3] ),
    .E(1'h1),
    .Q(\ModSerial2Byte.Byte[4] ),
    .R(\$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$2764$auto$blifparse.cc:377:parse_blif$2771  (
    .C(\$auto$clkbufmap.cc:298:execute$6729 ),
    .D(\ModSerial2Byte.Byte[4] ),
    .E(1'h1),
    .Q(\ModSerial2Byte.Byte[5] ),
    .R(\$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$2764$auto$blifparse.cc:377:parse_blif$2772  (
    .C(\$auto$clkbufmap.cc:298:execute$6729 ),
    .D(\ModSerial2Byte.Byte[5] ),
    .E(1'h1),
    .Q(\ModSerial2Byte.Byte[6] ),
    .R(\$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$2764$auto$blifparse.cc:377:parse_blif$2773  (
    .C(\$auto$clkbufmap.cc:298:execute$6729 ),
    .D(\ModSerial2Byte.Byte[6] ),
    .E(1'h1),
    .Q(\ModSerial2Byte.Byte[7] ),
    .R(\$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$2764$auto$blifparse.cc:377:parse_blif$2774  (
    .C(\$auto$clkbufmap.cc:298:execute$6729 ),
    .D(\ModSerial2Byte.Byte[7] ),
    .E(1'h1),
    .Q(\ModSerial2Byte.Byte[8] ),
    .R(\$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$2764$auto$blifparse.cc:377:parse_blif$2775  (
    .C(\$auto$clkbufmap.cc:298:execute$6729 ),
    .D(\$abc$2764$li10_li10 ),
    .E(1'h1),
    .Q(\ModSerial2Byte.COUNT[0] ),
    .R(\$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$2764$auto$blifparse.cc:377:parse_blif$2776  (
    .C(\$auto$clkbufmap.cc:298:execute$6729 ),
    .D(\$abc$2764$li11_li11 ),
    .E(1'h1),
    .Q(\ModSerial2Byte.COUNT[1] ),
    .R(\$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$2764$auto$blifparse.cc:377:parse_blif$2777  (
    .C(\$auto$clkbufmap.cc:298:execute$6729 ),
    .D(\$abc$2764$li12_li12 ),
    .E(1'h1),
    .Q(\ModSerial2Byte.COUNT[2] ),
    .R(\$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$2764$auto$blifparse.cc:377:parse_blif$2778  (
    .C(\$auto$clkbufmap.cc:298:execute$6729 ),
    .D(\$abc$2764$li13_li13 ),
    .E(1'h1),
    .Q(\ModSerial2Byte.COUNT[3] ),
    .R(\$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$2809$auto$blifparse.cc:377:parse_blif$2810  (
    .C(\ModByteWr.Clk ),
    .D(\ModByteWr.next_state[0] ),
    .E(1'h1),
    .Q(\ModByteWr.state_reg[0] ),
    .R(\$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$2809$auto$blifparse.cc:377:parse_blif$2811  (
    .C(\ModByteWr.Clk ),
    .D(\ModByteWr.next_state[1] ),
    .E(1'h1),
    .Q(\ModByteWr.state_reg[1] ),
    .R(\$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$2809$auto$blifparse.cc:377:parse_blif$2812  (
    .C(\ModByteWr.Clk ),
    .D(\ModByteWr.next_state[2] ),
    .E(1'h1),
    .Q(\ModByteWr.state_reg[2] ),
    .R(\$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$2809$auto$blifparse.cc:377:parse_blif$2813  (
    .C(\ModByteWr.Clk ),
    .D(\$abc$2809$li3_li3 ),
    .E(1'h1),
    .Q(\ModRW.state_reg[0] ),
    .R(\$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$2809$auto$blifparse.cc:377:parse_blif$2814  (
    .C(\ModByteWr.Clk ),
    .D(\$abc$2809$li4_li4 ),
    .E(1'h1),
    .Q(\ModStSp.mod1.SpState_reg[0] ),
    .R(\$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$2809$auto$blifparse.cc:377:parse_blif$2815  (
    .C(\ModByteWr.Clk ),
    .D(\$abc$1775$li5_li5 ),
    .E(1'h1),
    .Q(\ModStSp.mod1.SpState_reg[1] ),
    .R(\$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$2809$auto$blifparse.cc:377:parse_blif$2816  (
    .C(\ModByteWr.Clk ),
    .D(\$abc$2809$li6_li6 ),
    .E(1'h1),
    .Q(\ModStSp.mod2.StState_reg[0] ),
    .R(\$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$2809$auto$blifparse.cc:377:parse_blif$2817  (
    .C(\ModByteWr.Clk ),
    .D(\$abc$1775$li7_li7 ),
    .E(1'h1),
    .Q(\ModStSp.mod2.StState_reg[1] ),
    .R(\$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2847$auto$blifparse.cc:377:parse_blif$2848  (
    .C(\ModByteWr.Clk ),
    .D(\$abc$2847$li0_li0 ),
    .E(\$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467 ),
    .Q(\ModByteWr.Dout[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2847$auto$blifparse.cc:377:parse_blif$2849  (
    .C(\ModByteWr.Clk ),
    .D(\$abc$2847$li1_li1 ),
    .E(\$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467 ),
    .Q(\ModByteWr.Dout[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2847$auto$blifparse.cc:377:parse_blif$2850  (
    .C(\ModByteWr.Clk ),
    .D(\$abc$2847$li2_li2 ),
    .E(\$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467 ),
    .Q(\ModByteWr.Dout[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2847$auto$blifparse.cc:377:parse_blif$2851  (
    .C(\ModByteWr.Clk ),
    .D(\$abc$2847$li3_li3 ),
    .E(\$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467 ),
    .Q(\ModByteWr.Dout[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2847$auto$blifparse.cc:377:parse_blif$2852  (
    .C(\ModByteWr.Clk ),
    .D(\$abc$2847$li4_li4 ),
    .E(\$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467 ),
    .Q(\ModByteWr.Dout[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2847$auto$blifparse.cc:377:parse_blif$2853  (
    .C(\ModByteWr.Clk ),
    .D(\$abc$2847$li5_li5 ),
    .E(\$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467 ),
    .Q(\ModByteWr.Dout[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2847$auto$blifparse.cc:377:parse_blif$2854  (
    .C(\ModByteWr.Clk ),
    .D(\$abc$2847$li6_li6 ),
    .E(\$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467 ),
    .Q(\ModByteWr.Dout[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2847$auto$blifparse.cc:377:parse_blif$2855  (
    .C(\ModByteWr.Clk ),
    .D(\$abc$2847$li7_li7 ),
    .E(\$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467 ),
    .Q(\ModByteWr.Dout[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$2876$auto$blifparse.cc:377:parse_blif$2877  (
    .C(\ModByteWr.Clk ),
    .D(\$abc$2876$li0_li0 ),
    .E(1'h1),
    .Q(\ModByteWr.next_state[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$2876$auto$blifparse.cc:377:parse_blif$2878  (
    .C(\ModByteWr.Clk ),
    .D(\$abc$2876$li1_li1 ),
    .E(1'h1),
    .Q(\ModByteWr.next_state[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$2876$auto$blifparse.cc:377:parse_blif$2879  (
    .C(\ModByteWr.Clk ),
    .D(\$auto$pmuxtree.cc:65:recursive_mux_generator$543.Y[2] ),
    .E(1'h1),
    .Q(\ModByteWr.next_state[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342.12-342.69" *)
  DFFNRE \$abc$2896$auto$blifparse.cc:377:parse_blif$2897  (
    .C(\ModStSp.mod1.ModStop.SpLatch.Clk ),
    .D(\$auto$clkbufmap.cc:298:execute$6729 ),
    .E(1'h1),
    .Q(\ModStSp.mod2.ModStart.StLatch.Q ),
    .R(\$abc$6648$techmap$techmap5895$abc$2896$auto$blifparse.cc:377:parse_blif$2897.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$4915_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2908$auto$blifparse.cc:377:parse_blif$2909  (
    .C(\ModByteWr.Clk ),
    .D(\$abc$2908$li0_li0 ),
    .E(\$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488 ),
    .Q(\ModByteWr.We ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$2920$auto$blifparse.cc:377:parse_blif$2921  (
    .C(\ModStSp.mod1.ModStop.SpLatch.Clk ),
    .D(\$auto$clkbufmap.cc:298:execute$6729 ),
    .E(1'h1),
    .Q(\ModStSp.mod1.ModStop.SpLatch.Q ),
    .R(\$abc$6648$techmap$techmap5763$abc$2920$auto$blifparse.cc:377:parse_blif$2921.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2930$auto$blifparse.cc:377:parse_blif$2931  (
    .C(\ModByteWr.Clk ),
    .D(\$abc$2930$li0_li0 ),
    .E(\$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488 ),
    .Q(\ModByteWr.Ce ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2939$auto$blifparse.cc:377:parse_blif$2940  (
    .C(\ModByteWr.Clk ),
    .D(\$abc$2939$li0_li0 ),
    .E(\$abc$1912$auto$opt_dff.cc:220:make_patterns_logic$451 ),
    .Q(\ModByteWr.RstByteRdy ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$2948$auto$blifparse.cc:377:parse_blif$2949  (
    .C(\ModSerial2Byte.ByteRdy ),
    .D(1'h1),
    .E(1'h1),
    .Q(\ModByteWr.Mod1.DOUT ),
    .R(\$abc$6648$techmap$techmap5682$abc$2948$auto$blifparse.cc:377:parse_blif$2949.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2954$auto$blifparse.cc:377:parse_blif$2955  (
    .C(\ModByteWr.Clk ),
    .D(\ModSerial2Byte.Byte[0] ),
    .E(\$auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S[4] ),
    .Q(\ModByteWr.ACK ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6649  (
    .A({ \ModStSp.mod1.RstStop , \$iopadmap$Rst  }),
    .Y(\$abc$6648$techmap$techmap5763$abc$2920$auto$blifparse.cc:377:parse_blif$2921.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6650  (
    .A({ \ModRW.state_reg[0] , \ModStSp.mod1.ModStop.SpLatch.Q , \ModStSp.mod2.ModStart.StLatch.Q , \$iopadmap$Rst  }),
    .Y(\$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6651  (
    .A({ \ModStSp.mod2.RstStart , \$iopadmap$Rst  }),
    .Y(\$abc$6648$techmap$techmap5895$abc$2896$auto$blifparse.cc:377:parse_blif$2897.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$4915_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6652  (
    .A({ \ModStSp.mod1.SpState_reg[1] , \ModStSp.mod1.SpState_reg[0]  }),
    .Y(\$abc$1891$flatten\ModStSp.\mod1.$0\RstStop[0:0] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6653  (
    .A({ \ModByteWr.state_reg[0] , \ModByteWr.Next_addr[11] , \ModByteWr.state_reg[1] , \ModByteWr.state_reg[2]  }),
    .Y(\$abc$1567$auto$rtlil.cc:2613:Mux$556[11] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6654  (
    .A({ \ModByteWr.Next_addr[0] , \ModByteWr.state_reg[0] , \ModByteWr.state_reg[1] , \ModByteWr.state_reg[2]  }),
    .Y(\$abc$1567$auto$rtlil.cc:2613:Mux$556[0] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6655  (
    .A({ \ModSerial2Byte.Byte[2] , \ModByteWr.state_reg[0] , \ModByteWr.state_reg[1] , \ModByteWr.state_reg[2]  }),
    .Y(\$abc$2847$li1_li1 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6656  (
    .A({ \ModByteWr.state_reg[0] , \ModByteWr.state_reg[2] , \ModByteWr.state_reg[1]  }),
    .Y(\$abc$6648$new_new_n134__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fff800000000000)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6657  (
    .A({ \$abc$6648$new_new_n134__ , \ModByteWr.Current_addr[4] , \ModByteWr.Current_addr[1] , \ModByteWr.Current_addr[2] , \ModByteWr.Current_addr[0] , \ModByteWr.Current_addr[3]  }),
    .Y(\$abc$2625$li04_li04 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6658  (
    .A({ \ModByteWr.Next_addr[5] , \ModByteWr.state_reg[0] , \ModByteWr.state_reg[1] , \ModByteWr.state_reg[2]  }),
    .Y(\$abc$1567$auto$rtlil.cc:2613:Mux$556[5] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6659  (
    .A({ \ModByteWr.Next_addr[4] , \ModByteWr.state_reg[0] , \ModByteWr.state_reg[1] , \ModByteWr.state_reg[2]  }),
    .Y(\$abc$1567$auto$rtlil.cc:2613:Mux$556[4] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6660  (
    .A({ \ModByteWr.Next_addr[3] , \ModByteWr.state_reg[0] , \ModByteWr.state_reg[1] , \ModByteWr.state_reg[2]  }),
    .Y(\$abc$1567$auto$rtlil.cc:2613:Mux$556[3] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6661  (
    .A({ \ModByteWr.Next_addr[2] , \ModByteWr.state_reg[0] , \ModByteWr.state_reg[1] , \ModByteWr.state_reg[2]  }),
    .Y(\$abc$1567$auto$rtlil.cc:2613:Mux$556[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6662  (
    .A({ \ModByteWr.Next_addr[6] , \ModByteWr.state_reg[0] , \ModByteWr.state_reg[1] , \ModByteWr.state_reg[2]  }),
    .Y(\$abc$1567$auto$rtlil.cc:2613:Mux$556[6] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6663  (
    .A({ \ModByteWr.Next_addr[12] , \ModByteWr.state_reg[0] , \ModByteWr.state_reg[1] , \ModByteWr.state_reg[2]  }),
    .Y(\$abc$1567$auto$rtlil.cc:2613:Mux$556[12] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6664  (
    .A({ \ModByteWr.Next_addr[13] , \ModByteWr.state_reg[0] , \ModByteWr.state_reg[1] , \ModByteWr.state_reg[2]  }),
    .Y(\$abc$1567$auto$rtlil.cc:2613:Mux$556[13] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6665  (
    .A({ \ModByteWr.state_reg[0] , \ModByteWr.Next_addr[9] , \ModByteWr.state_reg[1] , \ModByteWr.state_reg[2]  }),
    .Y(\$abc$1567$auto$rtlil.cc:2613:Mux$556[9] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6666  (
    .A({ \ModByteWr.state_reg[0] , \ModByteWr.Next_addr[7] , \ModByteWr.state_reg[1] , \ModByteWr.state_reg[2]  }),
    .Y(\$abc$1567$auto$rtlil.cc:2613:Mux$556[7] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0708000000000000)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6667  (
    .A({ \ModByteWr.state_reg[2] , \ModByteWr.state_reg[0] , \ModByteWr.Current_addr[2] , \ModByteWr.state_reg[1] , \ModByteWr.Current_addr[1] , \ModByteWr.Current_addr[0]  }),
    .Y(\$abc$2625$li02_li02 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6668  (
    .A({ \ModSerial2Byte.Byte[7] , \ModByteWr.state_reg[0] , \ModByteWr.state_reg[1] , \ModByteWr.state_reg[2]  }),
    .Y(\$abc$2847$li6_li6 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6669  (
    .A({ \ModSerial2Byte.COUNT[0] , \ModSerial2Byte.COUNT[3]  }),
    .Y(\$abc$2764$li10_li10 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hff03fff5)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6670  (
    .A({ \ModByteWr.state_reg[0] , \ModByteWr.state_reg[2] , \ModByteWr.state_reg[1] , \ModByteWr.Mod1.DOUT , \$iopadmap$Rst  }),
    .Y(\$abc$2876$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6671  (
    .A({ \ModSerial2Byte.Byte[3] , \ModByteWr.state_reg[0] , \ModByteWr.state_reg[1] , \ModByteWr.state_reg[2]  }),
    .Y(\$abc$2847$li2_li2 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6672  (
    .A({ \ModSerial2Byte.Byte[4] , \ModByteWr.state_reg[0] , \ModByteWr.state_reg[1] , \ModByteWr.state_reg[2]  }),
    .Y(\$abc$2847$li3_li3 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6673  (
    .A({ \ModStSp.mod1.SpState_reg[0] , \ModStSp.mod1.SpState_reg[1]  }),
    .Y(\$abc$1891$flatten\ModStSp.\mod1.$auto$rtlil.cc:2510:ReduceOr$369 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hc1)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6674  (
    .A({ \ModByteWr.state_reg[1] , \ModByteWr.state_reg[2] , \ModByteWr.state_reg[0]  }),
    .Y(\$abc$2930$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6675  (
    .A({ \ModByteWr.Next_addr[10] , \ModByteWr.state_reg[0] , \ModByteWr.state_reg[1] , \ModByteWr.state_reg[2]  }),
    .Y(\$abc$1567$auto$rtlil.cc:2613:Mux$556[10] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6676  (
    .A({ \ModByteWr.Next_addr[1] , \ModByteWr.state_reg[0] , \ModByteWr.state_reg[1] , \ModByteWr.state_reg[2]  }),
    .Y(\$abc$1567$auto$rtlil.cc:2613:Mux$556[1] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'hb)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6677  (
    .A({ \ModByteWr.state_reg[1] , \ModByteWr.state_reg[2]  }),
    .Y(\$abc$2908$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h18)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6678  (
    .A({ \ModByteWr.state_reg[2] , \ModByteWr.state_reg[1] , \ModByteWr.state_reg[0]  }),
    .Y(\$auto$pmuxtree.cc:65:recursive_mux_generator$543.Y[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h03fb)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6679  (
    .A({ \ModByteWr.state_reg[2] , \ModByteWr.state_reg[1] , \ModByteWr.state_reg[0] , \ModByteWr.Mod1.DOUT  }),
    .Y(\$abc$1912$auto$opt_dff.cc:220:make_patterns_logic$451 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hc80e)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6680  (
    .A({ \ModByteWr.state_reg[2] , \ModByteWr.state_reg[0] , \$iopadmap$Rst , \ModByteWr.state_reg[1]  }),
    .Y(\$abc$2939$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7f800000)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6681  (
    .A({ \$abc$6648$new_new_n134__ , \ModByteWr.Current_addr[3] , \ModByteWr.Current_addr[1] , \ModByteWr.Current_addr[2] , \ModByteWr.Current_addr[0]  }),
    .Y(\$abc$2625$li03_li03 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6682  (
    .A({ \ModStSp.mod2.StState_reg[1] , \ModStSp.mod2.StState_reg[0]  }),
    .Y(\$abc$1839$flatten\ModStSp.\mod2.$0\RstStart[0:0] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00ffffac)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6683  (
    .A({ \ModByteWr.state_reg[2] , \ModByteWr.state_reg[1] , \ModByteWr.state_reg[0] , \$iopadmap$Rst , \ModByteWr.Mod1.DOUT  }),
    .Y(\$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6684  (
    .A({ \ModStSp.mod2.StState_reg[1] , \ModStSp.mod2.StState_reg[0]  }),
    .Y(\$abc$1839$flatten\ModStSp.\mod2.$auto$rtlil.cc:2510:ReduceOr$392 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6685  (
    .A({ \ModSerial2Byte.Byte[8] , \ModByteWr.state_reg[0] , \ModByteWr.state_reg[1] , \ModByteWr.state_reg[2]  }),
    .Y(\$abc$2847$li7_li7 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h3002)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6686  (
    .A({ \ModByteWr.state_reg[0] , \ModByteWr.state_reg[2] , \ModByteWr.state_reg[1] , \$iopadmap$Rst  }),
    .Y(\$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6687  (
    .A({ \ModByteWr.Next_addr[8] , \ModByteWr.state_reg[0] , \ModByteWr.state_reg[1] , \ModByteWr.state_reg[2]  }),
    .Y(\$abc$1567$auto$rtlil.cc:2613:Mux$556[8] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6688  (
    .A({ \ModByteWr.state_reg[2] , \ModByteWr.state_reg[0] , \ModByteWr.state_reg[1] , \ModByteWr.Current_addr[0]  }),
    .Y(\$abc$2625$li00_li00 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6689  (
    .A({ \ModSerial2Byte.Byte[5] , \ModByteWr.state_reg[0] , \ModByteWr.state_reg[1] , \ModByteWr.state_reg[2]  }),
    .Y(\$abc$2847$li4_li4 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0230)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6690  (
    .A({ \ModByteWr.state_reg[0] , \ModByteWr.state_reg[1] , \ModByteWr.state_reg[2] , \ModByteWr.Mod1.DOUT  }),
    .Y(\$abc$2876$li1_li1 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h14000000)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6691  (
    .A({ \ModByteWr.state_reg[2] , \ModByteWr.state_reg[0] , \ModByteWr.Current_addr[1] , \ModByteWr.Current_addr[0] , \ModByteWr.state_reg[1]  }),
    .Y(\$abc$2625$li01_li01 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6692  (
    .A({ \ModByteWr.Next_addr[14] , \ModByteWr.state_reg[0] , \ModByteWr.state_reg[1] , \ModByteWr.state_reg[2]  }),
    .Y(\$abc$1567$auto$rtlil.cc:2613:Mux$556[14] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h800000007fffffff)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6693  (
    .A({ \ModByteWr.Current_addr[5] , \ModByteWr.Current_addr[1] , \ModByteWr.Current_addr[2] , \ModByteWr.Current_addr[0] , \ModByteWr.Current_addr[3] , \ModByteWr.Current_addr[4]  }),
    .Y(\$abc$6648$new_new_n171__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6694  (
    .A({ \$abc$6648$new_new_n134__ , \$abc$6648$new_new_n171__  }),
    .Y(\$abc$2625$li05_li05 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6695  (
    .A({ \ModSerial2Byte.Byte[6] , \ModByteWr.state_reg[0] , \ModByteWr.state_reg[1] , \ModByteWr.state_reg[2]  }),
    .Y(\$abc$2847$li5_li5 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6696  (
    .A({ \ModByteWr.Current_addr[1] , \ModByteWr.Current_addr[2] , \ModByteWr.Current_addr[0] , \ModByteWr.Current_addr[5] , \ModByteWr.Current_addr[3] , \ModByteWr.Current_addr[4]  }),
    .Y(\$abc$6648$new_new_n174__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h60)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6697  (
    .A({ \$abc$6648$new_new_n134__ , \$abc$6648$new_new_n174__ , \ModByteWr.Current_addr[6]  }),
    .Y(\$abc$2625$li06_li06 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7800)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6698  (
    .A({ \$abc$6648$new_new_n134__ , \ModByteWr.Current_addr[7] , \$abc$6648$new_new_n174__ , \ModByteWr.Current_addr[6]  }),
    .Y(\$abc$2625$li07_li07 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7f800000)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6699  (
    .A({ \$abc$6648$new_new_n134__ , \ModByteWr.Current_addr[8] , \$abc$6648$new_new_n174__ , \ModByteWr.Current_addr[7] , \ModByteWr.Current_addr[6]  }),
    .Y(\$abc$2625$li08_li08 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h80)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6700  (
    .A({ \ModByteWr.Current_addr[8] , \ModByteWr.Current_addr[7] , \ModByteWr.Current_addr[6]  }),
    .Y(\$abc$6648$new_new_n178__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7800)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6701  (
    .A({ \$abc$6648$new_new_n134__ , \ModByteWr.Current_addr[9] , \$abc$6648$new_new_n178__ , \$abc$6648$new_new_n174__  }),
    .Y(\$abc$2625$li09_li09 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7f800000)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6702  (
    .A({ \$abc$6648$new_new_n134__ , \ModByteWr.Current_addr[10] , \$abc$6648$new_new_n178__ , \$abc$6648$new_new_n174__ , \ModByteWr.Current_addr[9]  }),
    .Y(\$abc$2625$li10_li10 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fff800000000000)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6703  (
    .A({ \$abc$6648$new_new_n134__ , \ModByteWr.Current_addr[11] , \$abc$6648$new_new_n178__ , \$abc$6648$new_new_n174__ , \ModByteWr.Current_addr[10] , \ModByteWr.Current_addr[9]  }),
    .Y(\$abc$2625$li11_li11 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6704  (
    .A({ \ModByteWr.Current_addr[11] , \ModByteWr.Current_addr[10] , \ModByteWr.Current_addr[9] , \ModByteWr.Current_addr[8] , \ModByteWr.Current_addr[7] , \ModByteWr.Current_addr[6]  }),
    .Y(\$abc$6648$new_new_n182__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7800)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6705  (
    .A({ \$abc$6648$new_new_n134__ , \ModByteWr.Current_addr[12] , \$abc$6648$new_new_n182__ , \$abc$6648$new_new_n174__  }),
    .Y(\$abc$2625$li12_li12 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7f800000)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6706  (
    .A({ \$abc$6648$new_new_n134__ , \ModByteWr.Current_addr[13] , \$abc$6648$new_new_n182__ , \$abc$6648$new_new_n174__ , \ModByteWr.Current_addr[12]  }),
    .Y(\$abc$2625$li13_li13 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fff800000000000)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6707  (
    .A({ \$abc$6648$new_new_n134__ , \ModByteWr.Current_addr[14] , \$abc$6648$new_new_n182__ , \$abc$6648$new_new_n174__ , \ModByteWr.Current_addr[13] , \ModByteWr.Current_addr[12]  }),
    .Y(\$abc$2625$li14_li14 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h000e)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6708  (
    .A({ \ModByteWr.state_reg[1] , \ModByteWr.state_reg[2] , \$iopadmap$Rst , \ModByteWr.state_reg[0]  }),
    .Y(\$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6709  (
    .A({ \ModStSp.mod1.ModStop.SpLatch.Q , \ModStSp.mod1.SpState_reg[0] , \ModStSp.mod1.SpState_reg[1]  }),
    .Y(\$abc$2809$li4_li4 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h5c)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6710  (
    .A({ \ModRW.state_reg[0] , \ModStSp.mod2.ModStart.StLatch.Q , \ModStSp.mod1.ModStop.SpLatch.Q  }),
    .Y(\$abc$2809$li3_li3 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6711  (
    .A({ \ModSerial2Byte.COUNT[2] , \ModSerial2Byte.COUNT[1] , \ModSerial2Byte.COUNT[0]  }),
    .Y(\$abc$2764$li12_li12 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h80)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6712  (
    .A({ \ModSerial2Byte.COUNT[2] , \ModSerial2Byte.COUNT[1] , \ModSerial2Byte.COUNT[0]  }),
    .Y(\$abc$2764$li13_li13 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6713  (
    .A({ \ModSerial2Byte.COUNT[1] , \ModSerial2Byte.COUNT[0]  }),
    .Y(\$abc$2764$li11_li11 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6714  (
    .A({ \ModSerial2Byte.Byte[1] , \ModByteWr.state_reg[0] , \ModByteWr.state_reg[1] , \ModByteWr.state_reg[2]  }),
    .Y(\$abc$2847$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h000a000c)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6715  (
    .A({ \ModByteWr.state_reg[0] , \ModByteWr.state_reg[1] , \ModByteWr.state_reg[2] , \$iopadmap$Rst , \ModByteWr.Mod1.DOUT  }),
    .Y(\$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6716  (
    .A({ \ModByteWr.Mod1.DOUT , \ModByteWr.state_reg[0] , \ModByteWr.state_reg[1] , \ModByteWr.state_reg[2]  }),
    .Y(\$auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S[4] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6717  (
    .A({ \ModStSp.mod2.StState_reg[0] , \ModStSp.mod2.StState_reg[1]  }),
    .Y(\$abc$1775$li7_li7 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6718  (
    .A({ \ModStSp.mod1.SpState_reg[0] , \ModStSp.mod1.SpState_reg[1]  }),
    .Y(\$abc$1775$li5_li5 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6719  (
    .A({ \ModStSp.mod2.ModStart.StLatch.Q , \ModStSp.mod2.StState_reg[1] , \ModStSp.mod2.StState_reg[0]  }),
    .Y(\$abc$2809$li6_li6 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6720  (
    .A(\$iopadmap$Rst ),
    .Y(\$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$6648$auto$blifparse.cc:535:parse_blif$6721  (
    .A(\ModByteWr.RstByteRdy ),
    .Y(\$abc$6648$techmap$techmap5682$abc$2948$auto$blifparse.cc:377:parse_blif$2949.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:25.13-25.48|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:146.1-170.11|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:178.11-178.42|/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:650.12-650.51" *)
  LATCHN \I2CLog:ModStSp.mod1.RstStop_923  (
    .D(\$abc$1891$flatten\ModStSp.\mod1.$0\RstStop[0:0] ),
    .G(\$abc$1891$flatten\ModStSp.\mod1.$auto$rtlil.cc:2510:ReduceOr$369 ),
    .Q(\ModStSp.mod1.RstStop )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:25.13-25.48|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:98.1-122.11|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:179.11-179.43|/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:650.12-650.51" *)
  LATCHN \I2CLog:ModStSp.mod2.RstStart_875  (
    .D(\$abc$1839$flatten\ModStSp.\mod2.$0\RstStart[0:0] ),
    .G(\$abc$1839$flatten\ModStSp.\mod2.$auto$rtlil.cc:2510:ReduceOr$392 ),
    .Q(\ModStSp.mod2.RstStart )
  );
  assign \$auto$rs_design_edit.cc:880:execute$6842  = 1'h1;
  assign \$auto$rs_design_edit.cc:880:execute$6843  = 1'h1;
  assign \$auto$rs_design_edit.cc:880:execute$6844  = 1'h1;
  assign \$auto$rs_design_edit.cc:880:execute$6845  = 1'h1;
  assign \$auto$rs_design_edit.cc:880:execute$6841  = 1'h1;
endmodule
