# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1510 3.2e-05 2048 180 4640 582656 95.2427 60.1188 6169.29 1788.44 8113.38 8113.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1710 0.001024 2048 50 70 19072 1.47098 2.6495 101.516 105.68 105.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1510 3.2e-05 2048 180 4640 582336 95.3852 60.2627 7341.37 1787.9 9285.2 9285.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1710 0.001024 2048 50 70 19080 1.47456 3.01085 101.431 105.96 106.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1510 3.2e-05 2048 180 4640 582400 95.0856 60.2539 7641.06 1792.74 9589.42 9589.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1710 0.001024 2048 50 70 19040 1.47738 3.15798 101.389 106.069 106.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1510 3.2e-05 2048 180 4640 582144 95.0244 60.2463 7107.58 1788.53 9051.67 9051.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1710 0.001024 2048 50 70 19008 1.47251 2.93683 101.302 105.754 105.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1510 3.2e-05 2048 180 4640 582400 95.632 60.4932 7226.12 1791.68 9174.21 9174.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1710 0.001024 2048 50 70 19000 1.47046 2.93629 101.333 105.78 105.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1510 3.2e-05 2048 180 4640 582400 95.1674 60.3561 7394.96 1798.34 9349.11 9349.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1710 0.001024 2048 50 70 19040 1.4745 3.08118 101.438 106.038 106.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1510 3.2e-05 2048 180 4640 581760 95.4482 60.2082 7432.62 1787.62 9376.18 9376.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1710 0.001024 2048 50 70 18960 1.46819 3.13818 100.181 104.833 104.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1510 3.2e-05 2048 180 4640 582656 95.0363 60.3097 7211.08 1791.48 9158.19 9158.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1710 0.001024 2048 50 70 18944 1.4673 3.02899 100.207 104.748 104.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1510 3.2e-05 2048 180 4640 580608 95.1136 60.459 7247.86 1790.54 9194.25 9194.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1710 0.001024 2048 50 70 18816 1.46176 3.09942 100.035 104.642 104.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1510 3.2e-05 2048 180 4640 580800 95.448 60.3959 7749.27 1790.32 9695.71 9695.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1710 0.001024 2048 50 70 18800 1.45818 3.20099 99.9673 104.67 104.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1510 3.2e-05 2048 180 4640 581632 95.1794 60.4051 9047.35 1792.25 10995.5 10995.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1710 0.001024 2048 50 70 18688 1.45526 3.81651 99.8241 105.14 105.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1510 3.2e-05 2048 180 4650 582912 95.3349 60.2961 6291.29 1788.45 8235.65 8235.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1710 0.001024 2048 50 75 19136 1.47827 2.67104 101.526 105.719 105.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1510 3.2e-05 2048 180 4650 583040 95.6891 60.2963 6369.13 1789.19 8314.57 8314.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1710 0.001024 2048 50 75 19120 1.47795 2.75635 101.526 105.803 105.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1510 3.2e-05 2048 180 4650 582912 95.4444 60.375 6323.88 1788.56 8268.53 8268.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1710 0.001024 2048 50 75 19104 1.47229 2.76182 101.499 105.777 105.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1510 3.2e-05 2048 180 4650 582400 95.723 60.3598 6476.86 1789.81 8423.04 8423.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1710 0.001024 2048 50 75 19096 1.47846 2.81427 101.543 105.881 105.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1510 3.2e-05 2048 180 4650 582656 95.249 60.1711 6368.23 1789.99 8313.92 8314.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1710 0.001024 2048 50 75 19072 1.4767 2.85923 101.493 105.876 105.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1510 3.2e-05 2048 180 4650 582336 95.4063 60.2814 7489.38 1791.29 9436.65 9436.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1710 0.001024 2048 50 75 19080 1.47136 3.268 101.548 106.331 106.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1510 3.2e-05 2048 180 4650 582400 95.329 60.2734 7305.78 1790.79 9252.46 9252.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1710 0.001024 2048 50 75 19040 1.4744 3.19798 101.45 106.163 106.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1510 3.2e-05 2048 180 4650 582144 95.0008 60.1509 7760.74 1788.29 9704.47 9704.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1710 0.001024 2048 50 75 19008 1.47661 3.41821 101.361 106.3 106.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1510 3.2e-05 2048 180 4650 582400 95.6561 60.3672 7723.05 1790.34 9669.7 9669.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1710 0.001024 2048 50 75 19000 1.46755 3.31776 101.36 106.189 106.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1510 3.2e-05 2048 180 4650 582400 95.3074 60.2652 7783.07 1789.86 9728.79 9729.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1710 0.001024 2048 50 75 19040 1.4769 3.38736 101.537 106.445 106.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1510 3.2e-05 2048 180 4650 581760 95.5557 60.2419 7656.76 1787.21 9600.03 9600.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1710 0.001024 2048 50 75 18960 1.47046 3.35462 104.613 109.483 109.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1510 3.2e-05 2048 180 4650 582656 95.1747 60.253 7348.46 1790.03 9294.19 9294.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1710 0.001024 2048 50 75 18944 1.47245 3.17914 101.319 106.013 106.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1510 3.2e-05 2048 180 4650 580608 95.3665 60.2124 8505.97 1790.82 10452.6 10452.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1710 0.001024 2048 50 75 18816 1.46637 3.94445 100.105 105.56 105.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1510 3.2e-05 2048 180 4650 580800 95.8859 60.4748 8551.13 1790.25 10498 10498.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1710 0.001024 2048 50 75 18800 1.46429 3.7 100.026 105.234 105.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1510 3.2e-05 2048 180 4650 581632 95.604 60.4528 7825.27 1792.13 9773.73 9773.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1710 0.001024 2048 50 75 18688 1.46413 3.56122 99.8789 104.949 105.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1510 3.2e-05 2048 180 4640 583168 94.9988 60.2262 5940.92 1788.39 7884.82 7885.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1710 0.001024 2048 50 80 19104 1.4761 2.73878 101.512 105.771 105.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1510 3.2e-05 2048 180 4640 583040 95.4762 60.2311 6692.53 1789.26 8637.79 8638.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1710 0.001024 2048 50 80 19080 1.48016 3.12518 101.482 106.132 106.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1510 3.2e-05 2048 180 4640 582912 95.091 60.3038 6223.09 1789.89 8168.65 8168.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1710 0.001024 2048 50 80 19056 1.46922 2.87923 101.475 105.867 105.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1510 3.2e-05 2048 180 4640 582400 95.444 60.3435 6300.62 1788.5 8245.18 8245.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1710 0.001024 2048 50 80 19040 1.47088 2.92045 101.407 105.843 105.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1510 3.2e-05 2048 180 4640 582656 95.1487 60.1955 6139.93 1788.58 8084.13 8084.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1710 0.001024 2048 50 80 19072 1.47776 2.98874 101.506 106.016 106.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1510 3.2e-05 2048 180 4640 582336 95.1942 60.2513 7829.86 1789.38 9774.97 9775.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1710 0.001024 2048 50 80 19008 1.4712 3.63437 101.415 106.563 106.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1510 3.2e-05 2048 180 4640 581760 95.0709 60.2318 5432 1789.86 7377.44 7377.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1710 0.001024 2048 50 80 18864 1.46253 2.62538 100.121 104.25 104.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1510 3.2e-05 2048 180 4640 582400 95.0667 60.2288 7554.91 1790.62 9501.12 9501.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1710 0.001024 2048 50 80 19040 1.47866 3.5544 101.517 106.593 106.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1510 3.2e-05 2048 180 4640 582400 94.8463 60.209 5268.55 1806.67 7230.54 7230.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1710 0.001024 2048 50 80 18880 1.4689 2.47952 101.738 105.73 105.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1510 3.2e-05 2048 180 4640 582144 94.8838 60.1854 7071.38 1790.22 9016.94 9017.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1710 0.001024 2048 50 80 19008 1.48154 3.33635 101.481 106.343 106.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1510 3.2e-05 2048 180 4640 580608 95.0185 60.1515 5024.96 1789.62 6970.03 6970.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1710 0.001024 2048 50 80 18816 1.46458 2.41699 100.122 104.047 104.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1510 3.2e-05 2048 180 4640 582400 95.4868 60.3853 7393.73 1790.04 9339.92 9340.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1710 0.001024 2048 50 80 19000 1.47075 3.5535 101.419 106.486 106.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1510 3.2e-05 2048 180 4640 580800 95.4699 60.5476 5181.41 1790.18 7127.87 7128.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1710 0.001024 2048 50 80 18800 1.46992 2.56858 100.088 104.171 104.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1510 3.2e-05 2048 180 4640 582400 95.0875 60.2292 9372.19 1790 11317.8 11318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1710 0.001024 2048 50 80 18928 1.46845 4.34566 100.243 106.101 106.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1510 3.2e-05 2048 180 4640 580608 95.1992 60.2077 6119.14 1790.24 8065.08 8065.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1710 0.001024 2048 50 80 18816 1.46925 2.93776 100.215 104.666 104.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1510 3.2e-05 2048 180 4640 581760 95.324 60.3054 8980.45 1788.91 10925.3 10925.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1710 0.001024 2048 50 80 18960 1.47661 4.46736 101.401 107.388 107.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1510 3.2e-05 2048 180 4640 581760 95.0152 60.2364 6086.71 1789.88 8032.1 8032.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1710 0.001024 2048 50 80 18720 1.46192 2.95248 100.038 104.496 104.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1510 3.2e-05 2048 180 4640 582656 94.9577 60.231 8759.83 1792.12 10707.4 10707.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1710 0.001024 2048 50 80 18944 1.47123 4.20208 101.39 107.107 107.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1510 3.2e-05 2048 180 4640 581632 95.1529 60.3309 5861.97 1792.71 7810.44 7810.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1710 0.001024 2048 50 80 18688 1.46166 2.94045 99.9622 104.407 104.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1510 3.2e-05 2048 180 4640 580608 95.0674 60.5665 7630.35 1792.07 9578.33 9578.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1710 0.001024 2048 50 80 18816 1.46365 3.5817 100.162 105.252 105.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1510 3.2e-05 2048 180 4640 580608 95.1001 60.149 5345.86 1791.63 7293.01 7293.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1710 0.001024 2048 50 80 18432 1.44794 2.4535 99.657 103.601 103.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1510 3.2e-05 2048 180 4640 580800 95.4591 60.3126 7872.61 1790.6 9819.25 9819.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1710 0.001024 2048 50 80 18800 1.46486 3.79699 100.098 105.404 105.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1510 3.2e-05 2048 180 4640 579200 96.0808 60.504 5656.92 1798.29 7612.06 7612.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1710 0.001024 2048 50 80 18400 1.45091 2.68499 99.6103 103.79 103.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1510 3.2e-05 2048 180 4656 582912 95.3398 60.2686 5889.21 1790.43 7835.53 7835.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1710 0.001024 2048 50 72 19136 1.4767 2.46125 101.544 105.525 105.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1510 3.2e-05 2048 180 4656 583040 95.6695 60.5733 6234.74 1790.39 8181.66 8181.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1710 0.001024 2048 50 72 19120 1.48205 2.62998 101.527 105.68 105.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1510 3.2e-05 2048 180 4656 582912 95.4117 60.3286 6137.29 1788.31 8081.62 8081.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1710 0.001024 2048 50 72 19104 1.47661 2.62157 101.458 105.6 105.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1510 3.2e-05 2048 180 4656 582144 95.2446 60.297 3955.94 1790.4 5902.16 5902.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1710 0.001024 2048 50 72 19008 1.46931 1.75696 101.374 104.644 104.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1510 3.2e-05 2048 180 4656 582400 95.5832 60.3689 7080.12 1790.63 9026.99 9027.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1710 0.001024 2048 50 72 19096 1.4807 3.05971 101.453 106.037 106.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1510 3.2e-05 2048 180 4656 582400 95.2848 60.2268 4482.08 1789.01 6426.87 6427.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1710 0.001024 2048 50 72 19040 1.47674 1.98867 101.464 104.973 105.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1510 3.2e-05 2048 180 4656 582656 95.1731 60.1897 6586.69 1788.38 8530.71 8530.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1710 0.001024 2048 50 72 19072 1.4728 2.98227 101.425 105.925 105.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1510 3.2e-05 2048 180 4656 582656 95.2996 60.2239 4263.04 1788.49 6207.32 6207.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1710 0.001024 2048 50 72 18944 1.46419 2.064 100.185 103.754 103.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1510 3.2e-05 2048 180 4656 582336 95.5065 60.2566 7540.12 1789.59 9485.75 9485.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1710 0.001024 2048 50 72 19080 1.47302 3.11514 101.505 106.137 106.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1510 3.2e-05 2048 180 4656 581760 95.3316 60.3266 5266.46 1789.79 7212.19 7212.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1710 0.001024 2048 50 72 19008 1.4689 2.24006 101.458 105.211 105.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1510 3.2e-05 2048 180 4656 582400 95.3246 60.2563 7164.61 1790.69 9111.17 9111.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1710 0.001024 2048 50 72 19040 1.47258 3.07197 101.419 106.008 106.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1510 3.2e-05 2048 180 4656 582400 95.3058 60.226 5108.73 1791.09 7055.64 7055.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1710 0.001024 2048 50 72 18880 1.46282 2.34378 100.15 104.002 104.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1510 3.2e-05 2048 180 4656 582144 95.123 60.5499 9121.89 1788.33 11066.2 11066.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1710 0.001024 2048 50 72 19008 1.46909 3.87462 101.322 106.708 106.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1510 3.2e-05 2048 180 4656 580608 95.3939 60.212 5818.2 1789.09 7763.17 7763.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1710 0.001024 2048 50 72 18816 1.46384 2.75773 100.02 104.285 104.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1510 3.2e-05 2048 180 4656 582400 95.8508 60.4515 8975.04 1790.1 10921.7 10921.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1710 0.001024 2048 50 72 19000 1.46666 3.98528 101.317 106.813 106.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1510 3.2e-05 2048 180 4656 580800 95.9355 60.4016 6072.93 1792.27 8021.83 8022.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1710 0.001024 2048 50 72 18800 1.46227 2.92416 100.051 104.479 104.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1510 3.2e-05 2048 180 4656 582400 95.2467 60.3296 8822.48 1788.14 10766.5 10766.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1710 0.001024 2048 50 72 19040 1.47456 3.81533 101.446 106.777 106.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1510 3.2e-05 2048 180 4656 580608 95.221 60.2911 5805.44 1789.26 7750.49 7750.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1710 0.001024 2048 50 72 18816 1.46666 2.49408 100.104 104.109 104.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1510 3.2e-05 2048 180 4656 581760 95.5216 60.2481 8537.5 1787.67 10481.2 10481.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1710 0.001024 2048 50 72 18960 1.46842 3.47949 100.215 105.206 105.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1510 3.2e-05 2048 180 4656 581760 95.3789 60.2325 5502.27 1788.32 7446.48 7446.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1710 0.001024 2048 50 72 18720 1.46038 2.57194 99.8912 103.967 104.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1510 3.2e-05 2048 180 4656 582656 95.2772 60.285 8174.94 1790.02 10120.8 10121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1710 0.001024 2048 50 72 18944 1.46701 3.49325 100.23 105.233 105.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1510 3.2e-05 2048 180 4656 581632 95.6088 60.492 5516.8 1793.25 7466.44 7466.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1710 0.001024 2048 50 72 18688 1.45821 2.64874 99.8867 104.036 104.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1510 3.2e-05 2048 180 4650 582912 95.2436 60.3406 6662.51 1788.56 8606.92 8607.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1710 0.001024 2048 50 75 19136 1.4807 2.91453 101.527 105.965 106.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1510 3.2e-05 2048 180 4650 583040 95.6201 60.3607 5990.93 1790.57 7937.77 7938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1710 0.001024 2048 50 75 19120 1.47491 2.63507 101.56 105.713 105.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1510 3.2e-05 2048 180 4650 582400 95.3735 60.2911 3861.38 1789.29 5806.62 5806.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1710 0.001024 2048 50 75 19040 1.47162 1.77152 101.409 104.694 104.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1510 3.2e-05 2048 180 4650 582912 95.2205 60.3733 6372.21 1788.34 8316.44 8316.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1710 0.001024 2048 50 75 19104 1.48003 2.79747 101.491 105.811 105.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1510 3.2e-05 2048 180 4650 582144 95.1274 60.2583 4107.17 1801.73 6066.2 6066.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1710 0.001024 2048 50 75 19008 1.47453 1.85613 101.374 104.746 104.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1510 3.2e-05 2048 180 4650 582400 95.4999 60.2796 6831.47 1790.04 8777.58 8777.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1710 0.001024 2048 50 75 19096 1.476 3.07011 101.544 106.133 106.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1510 3.2e-05 2048 180 4650 582400 95.2713 60.3215 4304.25 1802.5 6274.61 6274.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1710 0.001024 2048 50 75 19040 1.47738 1.98349 101.534 105.039 105.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1510 3.2e-05 2048 180 4650 582656 95.1494 60.33 6929.46 1805.85 8891.07 8891.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1710 0.001024 2048 50 75 19072 1.47482 3.15722 101.941 106.614 106.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1510 3.2e-05 2048 180 4650 582656 95.2201 60.3543 4433.07 1790.57 6379.49 6379.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1710 0.001024 2048 50 75 18944 1.47046 2.23232 101.326 105.071 105.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1510 3.2e-05 2048 180 4650 582336 95.4063 60.4206 7529.16 1789.57 9474.84 9475.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1710 0.001024 2048 50 75 19080 1.47866 3.296 101.542 106.359 106.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1510 3.2e-05 2048 180 4650 581760 95.3075 60.2733 5388.11 1789.67 7333.64 7333.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1710 0.001024 2048 50 75 19008 1.4743 2.40992 101.487 105.414 105.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1510 3.2e-05 2048 180 4650 582400 95.2038 60.2883 7309.66 1790.64 9256.08 9256.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1710 0.001024 2048 50 75 19040 1.47046 3.22784 101.454 106.195 106.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1510 3.2e-05 2048 180 4650 582400 95.1242 60.3199 5119.87 1791.29 7066.9 7067.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1710 0.001024 2048 50 75 18880 1.46669 2.46013 100.189 104.159 104.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1510 3.2e-05 2048 180 4650 582144 94.9194 60.3566 8842.61 1788.8 10787 10787.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1710 0.001024 2048 50 75 19008 1.4721 3.97834 101.376 106.869 106.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1510 3.2e-05 2048 180 4650 580608 95.4189 60.2837 5921.27 1790.58 7867.83 7868.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1710 0.001024 2048 50 75 18816 1.4664 2.87949 100.102 104.491 104.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1510 3.2e-05 2048 180 4650 582400 95.6109 60.4753 8877.08 1790.24 10823.7 10823.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1710 0.001024 2048 50 75 19000 1.47251 4.11482 101.354 106.984 107.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1510 3.2e-05 2048 180 4650 580800 95.9025 60.4485 5926.52 1792.03 7875.18 7875.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1710 0.001024 2048 50 75 18800 1.46227 2.90214 100.071 104.481 104.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1510 3.2e-05 2048 180 4650 582400 95.2773 60.2996 8611.72 1790.3 10557.9 10558.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1710 0.001024 2048 50 75 19040 1.47286 3.86662 101.543 106.926 106.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1510 3.2e-05 2048 180 4650 580608 95.2134 60.4228 5625.23 1790.69 7571.83 7572.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1710 0.001024 2048 50 75 18816 1.46637 2.51898 100.188 104.216 104.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1510 3.2e-05 2048 180 4650 581760 95.526 60.3134 8328.09 1787.59 10271.8 10272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1710 0.001024 2048 50 75 18960 1.47034 3.50259 101.304 106.318 106.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1510 3.2e-05 2048 180 4650 581760 95.389 60.2189 5540.92 1790.03 7486.83 7487.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1710 0.001024 2048 50 75 18720 1.46019 2.63072 99.9712 104.104 104.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1510 3.2e-05 2048 180 4650 582656 95.118 60.3496 7965.13 1790.29 9911.18 9911.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1710 0.001024 2048 50 75 18944 1.46973 3.65974 101.322 106.494 106.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1510 3.2e-05 2048 180 4650 581632 95.5806 60.3349 5644.82 1792.08 7593.09 7593.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1710 0.001024 2048 50 75 18688 1.45613 2.92371 99.8845 104.307 104.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1510 3.2e-05 2048 180 4640 582912 95.0511 60.4232 5836.82 1797.4 7789.98 7790.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1710 0.001024 2048 50 96 19040 1.47635 3.19651 101.548 106.264 106.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1510 3.2e-05 2048 180 4640 582656 94.9925 60.2101 3747.26 1789.97 5692.71 5692.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1710 0.001024 2048 50 96 19008 1.47859 2.20365 101.592 105.317 105.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1510 3.2e-05 2048 180 4640 583040 95.397 60.282 5966.23 1790.4 7912.6 7912.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1710 0.001024 2048 50 96 19000 1.47456 3.27274 101.503 106.293 106.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1510 3.2e-05 2048 180 4640 582400 95.0678 60.2117 3835.61 1789.52 5780.69 5780.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1710 0.001024 2048 50 96 18960 1.47626 2.22618 101.47 105.215 105.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1510 3.2e-05 2048 180 4640 582912 94.9476 60.202 6458.54 1805.8 8419.78 8420.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1710 0.001024 2048 50 96 19008 1.47325 3.64266 101.995 107.154 107.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1510 3.2e-05 2048 180 4640 582144 94.841 60.1827 4127.62 1788.89 6071.82 6072.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1710 0.001024 2048 50 96 18912 1.47104 2.4001 101.392 105.307 105.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1510 3.2e-05 2048 180 4640 582400 95.3257 60.3292 6337.54 1790.05 8283.53 8283.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1710 0.001024 2048 50 96 18984 1.47251 3.41859 101.507 106.441 106.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1510 3.2e-05 2048 180 4640 582400 95.0868 60.2348 4058.55 1790.43 6004.58 6004.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1710 0.001024 2048 50 96 18928 1.47251 2.3985 101.511 105.425 105.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1510 3.2e-05 2048 180 4640 580608 95.3857 60.3101 3318.62 1788.54 5263.13 5263.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1710 0.001024 2048 50 96 18816 1.46842 1.9111 101.309 104.733 104.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1510 3.2e-05 2048 180 4640 582656 94.9957 60.3754 6234.5 1790.33 8180.48 8180.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1710 0.001024 2048 50 96 19008 1.47504 3.74598 101.587 106.85 106.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1510 3.2e-05 2048 180 4640 582656 94.9661 60.2792 4033.54 1790.53 5979.59 5979.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1710 0.001024 2048 50 96 18944 1.47411 2.59376 101.597 105.709 105.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1510 3.2e-05 2048 180 4640 580608 95.1035 60.3448 3353.67 1790.63 5300.01 5300.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1710 0.001024 2048 50 96 18816 1.47046 2.26918 101.421 105.204 105.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1510 3.2e-05 2048 180 4640 582336 95.1969 60.2509 9129.28 1787.7 11072.7 11072.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1710 0.001024 2048 50 96 18936 1.46864 5.12198 101.371 108.004 108.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1510 3.2e-05 2048 180 4640 581760 95.0423 60.3189 5770.69 1790.15 7716.48 7716.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1710 0.001024 2048 50 96 18864 1.47184 3.32602 101.385 106.227 106.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1510 3.2e-05 2048 180 4640 580608 95.3824 60.2945 4753.85 1791.41 6701.23 6701.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1710 0.001024 2048 50 96 18792 1.47456 2.83914 101.415 105.774 105.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1510 3.2e-05 2048 180 4640 582400 94.9266 60.2886 8520.51 1790.9 10466.9 10467.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1710 0.001024 2048 50 96 18960 1.47046 5.01411 101.509 108.038 108.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1510 3.2e-05 2048 180 4640 582400 94.8068 60.2993 5719.04 1791.53 7665.95 7666.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1710 0.001024 2048 50 96 18880 1.47683 3.46112 101.51 106.493 106.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1510 3.2e-05 2048 180 4640 581760 95.0099 60.2023 4778.3 1789.91 6723.69 6723.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1710 0.001024 2048 50 96 18720 1.4679 2.97453 100.243 104.729 104.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1510 3.2e-05 2048 180 4640 582144 94.8347 60.1643 8084.38 1789.75 10029.4 10029.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1710 0.001024 2048 50 96 18912 1.46813 4.47283 101.417 107.403 107.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1510 3.2e-05 2048 180 4640 580608 95.0539 60.1725 5223.35 1788.99 7167.83 7168.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1710 0.001024 2048 50 96 18816 1.4744 3.21203 101.374 106.104 106.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1510 3.2e-05 2048 180 4640 580608 95.2914 60.4413 4544.32 1793.66 6493.98 6494.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1710 0.001024 2048 50 96 18720 1.4751 2.4881 101.379 105.386 105.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1510 3.2e-05 2048 180 4640 582400 95.4685 60.3254 7954.89 1791.41 9902.37 9902.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1710 0.001024 2048 50 96 18900 1.47046 4.66122 101.396 107.572 107.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1510 3.2e-05 2048 180 4640 580800 95.4391 60.3307 5553.16 1790.84 7500.07 7500.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1710 0.001024 2048 50 96 18800 1.47472 3.48643 101.344 106.349 106.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1510 3.2e-05 2048 180 4640 580800 95.5734 60.3922 4583.26 1791.22 6530.73 6530.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1710 0.001024 2048 50 96 18600 1.46541 2.6785 100.039 104.225 104.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1510 3.2e-05 2048 180 4640 582400 95.0614 60.2702 7763.95 1788.47 9708.04 9708.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1710 0.001024 2048 50 96 18928 1.47581 4.49126 101.469 107.478 107.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1510 3.2e-05 2048 180 4640 580608 95.1952 60.511 5387.09 1789.46 7332.56 7332.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1710 0.001024 2048 50 96 18816 1.47222 3.11296 101.465 106.093 106.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1510 3.2e-05 2048 180 4640 580608 95.1624 60.3475 4424.08 1791.1 6370.96 6371.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1710 0.001024 2048 50 96 18480 1.4569 2.86163 99.8489 104.212 104.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1510 3.2e-05 2048 180 4640 581760 95.3454 60.2355 7603.65 1789.5 9549.01 9549.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1710 0.001024 2048 50 96 18840 1.46694 4.20659 100.241 105.955 106.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1510 3.2e-05 2048 180 4640 581760 95.0387 60.2441 5423.46 1790.22 7369.23 7369.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1710 0.001024 2048 50 96 18720 1.4673 3.31354 100.234 105.057 105.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1510 3.2e-05 2048 180 4640 578880 95.5908 60.3888 4467.27 1787.82 6411.34 6411.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1710 0.001024 2048 50 96 18360 1.44634 2.89606 99.5969 103.984 104.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1510 3.2e-05 2048 180 4640 582656 94.9525 60.145 7653.32 1789 9597.71 9597.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1710 0.001024 2048 50 96 18944 1.4777 4.33766 101.553 107.414 107.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1510 3.2e-05 2048 180 4640 581632 95.1863 60.3837 5175.17 1793.86 7124.87 7125.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1710 0.001024 2048 50 96 18688 1.47011 3.23584 100.201 104.95 105.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1510 3.2e-05 2048 180 4640 580608 95.0636 60.1859 4677.13 1791.46 6624.12 6624.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1710 0.001024 2048 50 96 18432 1.46112 3.3887 99.8502 104.743 104.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1510 3.2e-05 2048 180 4640 583168 94.8779 60.2637 5920.41 1789.74 7865.58 7865.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1710 0.001024 2048 50 80 19104 1.47267 2.77584 101.559 105.852 105.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1510 3.2e-05 2048 180 4640 582656 95.0115 60.1412 3802.66 1789.91 5748 5748.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1710 0.001024 2048 50 80 19072 1.47661 1.8265 101.558 104.905 104.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1510 3.2e-05 2048 180 4640 583040 95.3031 60.2211 6688.95 1789.23 8633.98 8634.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1710 0.001024 2048 50 80 19080 1.47725 3.31366 101.478 106.314 106.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1510 3.2e-05 2048 180 4640 582400 94.9756 60.2598 4268.51 1797.22 6221.23 6221.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1710 0.001024 2048 50 80 19040 1.47866 2.03219 101.474 105.028 105.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1510 3.2e-05 2048 180 4640 581760 95.319 60.259 3480.97 1789.34 5426.16 5426.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1710 0.001024 2048 50 80 18960 1.4713 1.82534 101.413 104.753 104.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1510 3.2e-05 2048 180 4640 582912 94.9357 60.2448 6203.82 1789.98 8149.26 8149.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1710 0.001024 2048 50 80 19056 1.4721 2.86925 101.48 105.866 105.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1510 3.2e-05 2048 180 4640 582144 94.8744 60.2827 4039.5 1790.2 5985.13 5985.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1710 0.001024 2048 50 80 19008 1.4744 1.9456 101.474 104.937 104.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1510 3.2e-05 2048 180 4640 581760 95.0223 60.2908 3322.74 1790.02 5268.35 5268.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1710 0.001024 2048 50 80 18864 1.46621 1.61882 100.119 103.248 103.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1510 3.2e-05 2048 180 4640 582400 95.2488 60.2269 8851.79 1791.16 10798.7 10798.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1710 0.001024 2048 50 80 19040 1.47357 4.1247 101.415 107.058 107.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1510 3.2e-05 2048 180 4640 582400 95.0759 60.2515 5559.96 1790.11 7505.67 7505.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1710 0.001024 2048 50 80 18928 1.47046 2.51139 100.255 104.28 104.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1510 3.2e-05 2048 180 4640 580608 95.3179 60.3917 4497.86 1788.91 6442.76 6443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1710 0.001024 2048 50 80 18816 1.46605 2.47747 100.059 104.047 104.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1510 3.2e-05 2048 180 4640 582656 94.8869 60.1518 8164.46 1788.47 10108.3 10108.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1710 0.001024 2048 50 80 19072 1.47661 3.94867 101.517 106.984 107.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1510 3.2e-05 2048 180 4640 582656 94.9147 60.289 5022.58 1788.39 6966.45 6966.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1710 0.001024 2048 50 80 18944 1.46672 2.72752 101.335 105.576 105.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1510 3.2e-05 2048 180 4640 580608 95.0332 60.2199 4105.09 1790.88 6051.49 6051.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1710 0.001024 2048 50 80 18816 1.46397 2.00877 100.168 103.684 103.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1510 3.2e-05 2048 180 4640 582336 95.2165 60.2213 8449.23 1787.99 10392.9 10393.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1710 0.001024 2048 50 80 19008 1.4696 3.92944 101.365 106.806 106.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1510 3.2e-05 2048 180 4640 581760 95.0621 60.2577 5466.72 1807.02 7429.33 7429.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1710 0.001024 2048 50 80 18864 1.46374 2.52109 101.655 105.683 105.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1510 3.2e-05 2048 180 4640 580608 95.3641 60.4862 4809.25 1790.56 6755.95 6756.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1710 0.001024 2048 50 80 18792 1.46637 2.46579 100.126 104.103 104.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1510 3.2e-05 2048 180 4640 580608 95.2659 60.4439 4293.88 1795.13 6244.99 6245.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1710 0.001024 2048 50 80 18720 1.46224 2.0201 100.165 103.691 103.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1510 3.2e-05 2048 180 4640 582400 94.9277 60.2571 7898.28 1790.37 9844.1 9844.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1710 0.001024 2048 50 80 19040 1.47546 3.6311 101.511 106.661 106.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1510 3.2e-05 2048 180 4640 582400 94.797 60.188 5375.17 1791.13 7321.56 7321.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1710 0.001024 2048 50 80 18880 1.46691 2.82726 100.245 104.584 104.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1510 3.2e-05 2048 180 4640 581760 94.9941 60.239 4491.66 1788 6435.15 6435.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1710 0.001024 2048 50 80 18720 1.46387 2.49587 99.9863 103.987 104.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1510 3.2e-05 2048 180 4640 581120 95.5249 60.476 4421.51 1795.47 6373.25 6373.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1710 0.001024 2048 50 80 18560 1.45302 2.33584 99.8242 103.656 103.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1510 3.2e-05 2048 180 4640 582144 94.8432 60.1638 7450.57 1790.24 9396.1 9396.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1710 0.001024 2048 50 80 19008 1.47046 3.52477 101.474 106.513 106.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1510 3.2e-05 2048 180 4640 580608 95.0368 60.2261 5281.62 1788.56 7225.74 7226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1710 0.001024 2048 50 80 18816 1.46374 2.4393 100.107 104.051 104.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1510 3.2e-05 2048 180 4640 580608 95.3144 60.4103 4348.79 1793.8 6298.59 6298.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1710 0.001024 2048 50 80 18720 1.46435 2.01933 100.123 103.651 103.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1510 3.2e-05 2048 180 4640 580608 95.0494 60.1624 4090.87 1789.97 6036.33 6036.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1710 0.001024 2048 50 80 18432 1.44707 2.47926 99.6045 103.572 103.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1510 3.2e-05 2048 180 4640 582400 95.4429 60.3156 7753.6 1790.18 9699.81 9700.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1710 0.001024 2048 50 80 19000 1.46966 3.6695 101.419 106.602 106.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1510 3.2e-05 2048 180 4640 580800 95.4551 60.3592 5247.19 1792.43 7195.72 7195.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1710 0.001024 2048 50 80 18800 1.46227 2.54054 100.146 104.193 104.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1510 3.2e-05 2048 180 4640 580800 95.6041 60.4085 4556.82 1791.57 6504.68 6504.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1710 0.001024 2048 50 80 18600 1.4583 2.25213 99.8327 103.587 103.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1510 3.2e-05 2048 180 4640 579200 96.0267 60.6148 4160.72 1797.79 6115.42 6115.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1710 0.001024 2048 50 80 18400 1.44813 2.66035 99.6084 103.762 103.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1510 3.2e-05 2048 180 4656 582400 95.2171 60.496 6400.69 1790.39 8347.06 8347.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1710 0.001024 2048 50 96 19040 1.48035 3.59834 101.544 106.666 106.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1510 3.2e-05 2048 180 4656 582144 95.2794 60.1938 4106.58 1807.35 6069.68 6069.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1710 0.001024 2048 50 96 19008 1.4783 2.37363 102.04 105.934 105.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1510 3.2e-05 2048 180 4656 581376 95.3536 60.2429 3393.85 1791.53 5341.25 5341.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1710 0.001024 2048 50 96 18912 1.4745 1.95075 101.386 104.854 104.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1510 3.2e-05 2048 180 4656 582400 95.6446 60.3132 6217.28 1792.84 8166.36 8166.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1710 0.001024 2048 50 96 19000 1.47315 3.32941 101.505 106.351 106.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1510 3.2e-05 2048 180 4656 581760 95.4101 60.3763 4055.41 1791.15 6002.62 6002.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1710 0.001024 2048 50 96 18960 1.47414 2.25581 101.464 105.238 105.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1510 3.2e-05 2048 180 4656 580800 95.7656 60.3569 3309.71 1791.67 5257.78 5258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1710 0.001024 2048 50 96 18840 1.46685 2.01651 100.234 103.762 103.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1510 3.2e-05 2048 180 4656 582144 95.2892 60.3086 8650.55 1790.64 10597.1 10597.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1710 0.001024 2048 50 96 19008 1.47581 4.94387 101.514 107.977 108.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1510 3.2e-05 2048 180 4656 581376 95.3584 60.3072 5422.91 1791.5 7370.36 7370.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1710 0.001024 2048 50 96 18912 1.47155 2.99776 101.389 105.9 105.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1510 3.2e-05 2048 180 4656 581760 95.2745 60.2728 4374.78 1791.58 6322.18 6322.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1710 0.001024 2048 50 96 18864 1.47248 2.47779 101.421 105.412 105.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1510 3.2e-05 2048 180 4656 580608 95.3386 60.2179 3703.49 1790.72 5650.04 5650.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1710 0.001024 2048 50 96 18816 1.47027 2.0992 101.42 105.033 105.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1510 3.2e-05 2048 180 4656 581952 95.5858 60.4764 7996.51 1789.6 9942.46 9942.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1710 0.001024 2048 50 96 18984 1.47411 4.50381 101.465 107.486 107.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1510 3.2e-05 2048 180 4656 581504 95.4535 60.372 5050.34 1791.01 6997.45 6997.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1710 0.001024 2048 50 96 18928 1.47706 2.79552 101.459 105.775 105.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1510 3.2e-05 2048 180 4656 580608 95.7027 60.3386 4130.89 1790.27 6077.48 6077.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1710 0.001024 2048 50 96 18816 1.46822 2.71917 101.354 105.583 105.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1510 3.2e-05 2048 180 4656 580608 95.229 60.2892 3734.77 1791.16 5681.73 5681.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1710 0.001024 2048 50 96 18816 1.47558 2.45555 101.497 105.47 105.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1510 3.2e-05 2048 180 4656 582144 95.2091 60.4843 7603.41 1789.5 9548.88 9549.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1710 0.001024 2048 50 96 19008 1.47818 4.38902 101.542 107.452 107.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1510 3.2e-05 2048 180 4656 581632 95.5638 60.4548 4848.32 1791.34 6795.96 6796.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1710 0.001024 2048 50 96 18944 1.47914 3.06803 101.54 106.131 106.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1510 3.2e-05 2048 180 4656 580608 95.3404 60.3276 3954.38 1790.61 5900.93 5901.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1710 0.001024 2048 50 96 18816 1.47706 2.35722 101.417 105.294 105.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1510 3.2e-05 2048 180 4656 581632 95.53 60.3223 3499.02 1792.85 5448 5448.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1710 0.001024 2048 50 96 18688 1.46637 2.64045 100.149 104.301 104.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1510 3.2e-05 2048 180 4656 581760 95.5894 60.4091 7614.8 1791.02 9562.11 9562.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1710 0.001024 2048 50 96 18936 1.47286 4.30131 101.426 107.244 107.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1510 3.2e-05 2048 180 4656 581760 95.2868 60.2447 5266.63 1789.38 7211.84 7212.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1710 0.001024 2048 50 96 18864 1.46637 2.9161 101.366 105.79 105.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1510 3.2e-05 2048 180 4656 580608 95.8608 60.5069 4450.04 1790.59 6397.29 6397.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1710 0.001024 2048 50 96 18792 1.47149 2.79347 101.378 105.688 105.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1510 3.2e-05 2048 180 4656 580608 95.6304 60.4337 4463.13 1795.29 6414.78 6415.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1710 0.001024 2048 50 96 18720 1.46637 2.42736 101.421 105.358 105.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1510 3.2e-05 2048 180 4656 581760 95.3334 60.3642 7506.1 1793.91 9455.98 9456.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1710 0.001024 2048 50 96 18960 1.4745 4.14378 101.508 107.172 107.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1510 3.2e-05 2048 180 4656 581120 95.6901 60.4199 5369.54 1792.75 7318.69 7318.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1710 0.001024 2048 50 96 18880 1.4745 3.27885 101.455 106.252 106.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1510 3.2e-05 2048 180 4656 579840 95.8785 60.4201 4402.51 1793.79 6352.87 6353.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1710 0.001024 2048 50 96 18720 1.46272 2.85997 100.194 104.562 104.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1510 3.2e-05 2048 180 4656 581120 95.4935 60.2974 4125.48 1811.16 6092.7 6092.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1710 0.001024 2048 50 96 18560 1.4569 2.49037 101.516 105.509 105.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1510 3.2e-05 2048 180 4650 582656 95.1108 60.2085 6667.27 1789.86 8612.73 8612.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1710 0.001024 2048 50 100 19008 1.47661 3.8768 101.521 106.917 106.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1510 3.2e-05 2048 180 4650 582144 95.1968 60.3773 4250.28 1791.29 6197.4 6197.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1710 0.001024 2048 50 100 18944 1.47456 2.55334 101.474 105.544 105.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1510 3.2e-05 2048 180 4650 582144 94.9595 74.5349 3480.73 1794.52 5445.03 5445.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1710 0.001024 2048 50 100 18912 1.47389 2.11354 101.476 105.107 105.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1510 3.2e-05 2048 180 4650 582720 95.5707 60.318 6237.33 1791.07 8184.56 8184.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1710 0.001024 2048 50 100 19000 1.47619 3.5369 101.555 106.612 106.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1510 3.2e-05 2048 180 4650 582400 95.2652 60.5337 3998.27 1804.07 5958.42 5958.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1710 0.001024 2048 50 100 18960 1.47677 2.32954 101.518 105.368 105.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1510 3.2e-05 2048 180 4650 581760 95.5187 60.31 3328.49 1788.08 5272.68 5272.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1710 0.001024 2048 50 100 18840 1.46659 2.10698 101.31 104.927 104.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1510 3.2e-05 2048 180 4650 582400 95.1289 60.3036 2868.93 1791.42 4816.06 4816.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1710 0.001024 2048 50 100 18880 1.47261 1.93555 101.859 105.313 105.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1510 3.2e-05 2048 180 4650 582528 95.1808 60.2618 8502.77 1790.85 10449.3 10449.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1710 0.001024 2048 50 100 18960 1.46877 4.98074 101.478 107.972 108.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1510 3.2e-05 2048 180 4650 582144 94.957 60.3544 5268.04 1806.06 7229.69 7229.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1710 0.001024 2048 50 100 18912 1.47587 3.05312 101.919 106.493 106.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1510 3.2e-05 2048 180 4650 581760 95.294 60.2561 4294.42 1789.94 6240.2 6240.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1710 0.001024 2048 50 100 18864 1.47251 2.484 101.427 105.426 105.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1510 3.2e-05 2048 180 4650 580608 95.3947 60.3655 3658.43 1790.45 5604.91 5605.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1710 0.001024 2048 50 100 18816 1.47046 2.14032 101.468 105.123 105.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1510 3.2e-05 2048 180 4650 581952 95.5351 60.2972 7814.21 1791.08 9761.41 9761.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1710 0.001024 2048 50 100 18984 1.46902 4.56349 101.56 107.637 107.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1510 3.2e-05 2048 180 4650 581504 95.4606 60.297 4949.2 1791.09 6896.33 6896.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1710 0.001024 2048 50 100 18928 1.47661 2.8647 101.52 105.904 105.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1510 3.2e-05 2048 180 4650 580608 95.6714 60.3584 4038.14 1790.66 5985.11 5985.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1710 0.001024 2048 50 100 18816 1.47149 2.76883 101.407 105.691 105.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1510 3.2e-05 2048 180 4650 580608 95.2337 60.378 3636.36 1790.66 5582.92 5583.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1710 0.001024 2048 50 100 18816 1.47309 2.47194 101.553 105.541 105.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1510 3.2e-05 2048 180 4650 582144 95.1739 60.2847 7588.87 1790.05 9534.64 9534.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1710 0.001024 2048 50 100 18944 1.47251 4.48362 101.443 107.443 107.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1510 3.2e-05 2048 180 4650 581632 95.3415 60.4034 4899.25 1792.86 6848.12 6848.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1710 0.001024 2048 50 100 18816 1.46858 3.20973 100.246 104.967 105.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1510 3.2e-05 2048 180 4650 580608 95.3902 60.2214 4065.8 1790.54 6012.22 6012.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1710 0.001024 2048 50 100 18816 1.4743 2.47037 101.469 105.46 105.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1510 3.2e-05 2048 180 4650 581632 95.5412 60.3187 3561.85 1792.22 5510.21 5510.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1710 0.001024 2048 50 100 18688 1.46896 2.80832 100.201 104.522 104.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1510 3.2e-05 2048 180 4650 581760 95.4773 60.3221 7885.97 1790.99 9833.04 9833.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1710 0.001024 2048 50 100 18936 1.47008 4.60557 101.476 107.595 107.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1510 3.2e-05 2048 180 4650 581760 95.3363 60.3292 5619.72 1791.2 7566.88 7567.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1710 0.001024 2048 50 100 18864 1.47251 3.2073 101.472 106.194 106.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1510 3.2e-05 2048 180 4650 580608 95.8248 60.5283 4608.3 1792.02 6556.96 6557.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1710 0.001024 2048 50 100 18792 1.47446 2.97574 101.475 105.967 106.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1510 3.2e-05 2048 180 4650 580608 95.5654 60.3696 4371.66 1793.62 6321.5 6321.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1710 0.001024 2048 50 100 18720 1.47293 2.48669 101.425 105.428 105.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1510 3.2e-05 2048 180 4650 578880 95.6133 60.2457 4000.27 1786.02 5942.44 5942.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1710 0.001024 2048 50 100 18360 1.45389 2.92374 99.5974 104.018 104.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1510 3.2e-05 2048 180 4650 582400 95.2611 60.3159 7666.92 1790.87 9613.66 9613.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1710 0.001024 2048 50 100 18960 1.4743 4.30278 101.564 107.385 107.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1510 3.2e-05 2048 180 4650 582400 95.114 60.2767 5262.92 1789.63 7208.21 7208.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1710 0.001024 2048 50 100 18880 1.47968 3.1968 101.512 106.232 106.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1510 3.2e-05 2048 180 4650 581760 95.3531 60.3371 4454.47 1788.53 6398.95 6399.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1710 0.001024 2048 50 100 18720 1.47245 3.20512 101.297 106.019 106.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1510 3.2e-05 2048 180 4650 581120 95.4853 60.4767 4105.3 1794.08 6062 6062.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1710 0.001024 2048 50 100 18560 1.46573 2.61507 100.033 104.154 104.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1510 3.2e-05 2048 180 4650 579200 96.0479 60.5469 3916.82 1797.82 5871.51 5871.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1710 0.001024 2048 50 100 18400 1.45389 3.09837 99.8677 104.463 104.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1510 3.2e-05 2048 180 4680 582144 95.3105 60.2211 6221.64 1791.39 8168.84 8169.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1710 0.001024 2048 50 120 18912 1.47866 4.24522 101.52 107.286 107.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1510 3.2e-05 2048 180 4680 581632 95.3288 60.2849 4058.07 1790.88 6004.84 6005.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1710 0.001024 2048 50 120 18880 1.47866 2.81798 101.503 105.842 105.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1510 3.2e-05 2048 180 4680 581376 95.0925 60.2473 3286.79 1791.18 5233.59 5233.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1710 0.001024 2048 50 120 18816 1.47302 2.38592 101.455 105.359 105.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1510 3.2e-05 2048 180 4680 581632 95.1844 60.2706 2854.67 1791.78 4802.17 4802.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1710 0.001024 2048 50 120 18816 1.47664 2.3015 101.515 105.337 105.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1510 3.2e-05 2048 180 4680 582400 95.4365 60.3456 8571.88 1790.51 10518.5 10518.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1710 0.001024 2048 50 120 18880 1.4767 5.81427 101.451 108.79 108.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1510 3.2e-05 2048 180 4680 581760 95.1982 60.2224 5313.27 1791.16 7260.13 7260.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1710 0.001024 2048 50 120 18800 1.46301 3.55443 101.354 106.412 106.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1510 3.2e-05 2048 180 4680 580800 95.5963 60.4307 4321.86 1791.58 6269.75 6270.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1710 0.001024 2048 50 120 18720 1.46934 3.1015 100.219 104.834 104.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1510 3.2e-05 2048 180 4680 581120 95.3016 60.2471 3674.45 1793.67 5623.95 5624.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1710 0.001024 2048 50 120 18720 1.46221 2.83421 101.348 105.686 105.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1510 3.2e-05 2048 180 4680 582144 95.2637 60.3483 7874.19 1791.66 9821.74 9821.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1710 0.001024 2048 50 120 18864 1.47194 5.57373 101.468 108.558 108.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1510 3.2e-05 2048 180 4680 581376 95.1063 60.2723 4929.37 1792.27 6877.29 6877.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1710 0.001024 2048 50 120 18816 1.47174 3.4775 101.474 106.465 106.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1510 3.2e-05 2048 180 4680 581760 95.1127 60.3184 4042.26 1791.18 5989.15 5989.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1710 0.001024 2048 50 120 18720 1.46608 2.83238 101.341 105.681 105.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1510 3.2e-05 2048 180 4680 580608 95.0163 60.222 3644.29 1789.2 5589.01 5589.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1710 0.001024 2048 50 120 18624 1.46454 2.47974 100.122 104.109 104.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1510 3.2e-05 2048 180 4680 579840 95.5908 60.3559 3160.9 1800.42 5117.54 5117.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1710 0.001024 2048 50 120 18480 1.4537 2.70336 99.865 104.065 104.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1510 3.2e-05 2048 180 4680 581952 95.5139 60.3381 7511.99 1789.55 9457.69 9457.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1710 0.001024 2048 50 120 18872 1.47654 5.01616 101.471 108.007 108.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1510 3.2e-05 2048 180 4680 581504 95.2146 60.4488 4751.57 1790.97 6698.48 6698.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1710 0.001024 2048 50 120 18816 1.47866 3.21965 101.47 106.211 106.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1510 3.2e-05 2048 180 4680 580608 95.3841 60.2963 3978.67 1790.88 5925.5 5925.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1710 0.001024 2048 50 120 18648 1.46048 3.25139 100.164 104.919 104.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1510 3.2e-05 2048 180 4680 580608 94.953 60.2393 3506.45 1790.63 5452.55 5452.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1710 0.001024 2048 50 120 18592 1.47066 2.7913 101.407 105.713 105.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1510 3.2e-05 2048 180 4680 580160 95.213 60.1858 3096.42 1786.02 5038.12 5038.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1710 0.001024 2048 50 120 18480 1.46355 2.08013 99.9693 103.558 103.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1510 3.2e-05 2048 180 4680 581632 95.3324 60.3146 6949.1 1791.15 8896.18 8896.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1710 0.001024 2048 50 120 18880 1.47866 5.02016 101.512 108.054 108.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1510 3.2e-05 2048 180 4680 581632 95.2221 60.545 4630.94 1791.88 6578.86 6579.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1710 0.001024 2048 50 120 18816 1.47075 3.71274 101.519 106.747 106.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1510 3.2e-05 2048 180 4680 580608 95.0281 60.2563 3828.08 1789.41 5773.05 5773.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1710 0.001024 2048 50 120 18624 1.46422 2.79606 100.126 104.43 104.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1510 3.2e-05 2048 180 4680 581632 95.2228 60.2353 3447.39 1793.93 5397.05 5397.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1710 0.001024 2048 50 120 18688 1.47056 3.40787 101.562 106.483 106.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1510 3.2e-05 2048 180 4680 581120 95.5485 60.3608 3170.4 1795.57 5122.16 5122.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1710 0.001024 2048 50 120 18560 1.46515 2.60096 101.386 105.496 105.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1510 3.2e-05 2048 180 4672 582400 95.3528 60.2882 6113.94 1790.25 8060.11 8060.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1710 0.001024 2048 50 128 18880 1.47456 4.52112 101.53 107.568 107.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1510 3.2e-05 2048 180 4672 582144 95.4415 60.349 3913.96 1790.37 5860.39 5860.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1710 0.001024 2048 50 128 18816 1.47456 2.93069 101.444 105.892 105.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1510 3.2e-05 2048 180 4672 581376 95.2396 60.3722 3222.79 1791.91 5170.59 5170.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1710 0.001024 2048 50 128 18816 1.47987 2.48592 101.566 105.574 105.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1510 3.2e-05 2048 180 4672 581632 95.4064 60.3814 2784.79 1791.63 4732.48 4732.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1710 0.001024 2048 50 128 18688 1.4687 2.37568 101.274 105.162 105.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1510 3.2e-05 2048 180 4672 582400 95.7046 60.4932 8209.59 1791.02 10157.1 10157.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1710 0.001024 2048 50 128 18840 1.47414 5.95901 101.453 108.928 108.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1510 3.2e-05 2048 180 4672 581760 95.4378 60.3513 4996.78 1791.01 6943.86 6944.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1710 0.001024 2048 50 128 18800 1.47882 3.65978 101.446 106.627 106.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1510 3.2e-05 2048 180 4672 580800 95.5747 60.3487 4119.42 1790.51 6066.14 6066.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1710 0.001024 2048 50 128 18720 1.46752 3.11542 101.334 105.963 106.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1510 3.2e-05 2048 180 4672 581120 95.2543 60.4659 3539.5 1793.34 5488.85 5489.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1710 0.001024 2048 50 128 18720 1.47866 2.91229 101.447 105.882 105.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1510 3.2e-05 2048 180 4672 580800 95.655 60.512 3237.41 1790.79 5184.64 5184.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1710 0.001024 2048 50 128 18600 1.4696 2.48422 100.178 104.175 104.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1510 3.2e-05 2048 180 4672 582144 95.4179 60.3789 7589.95 1790.34 9536.38 9536.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1710 0.001024 2048 50 128 18864 1.47645 5.74198 101.526 108.788 108.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1510 3.2e-05 2048 180 4672 581376 95.2245 60.2626 4740.25 1792.15 6688.17 6688.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1710 0.001024 2048 50 128 18816 1.4767 3.58486 101.573 106.681 106.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1510 3.2e-05 2048 180 4672 581760 95.1347 60.2433 3881.44 1790.27 5827.38 5827.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1710 0.001024 2048 50 128 18720 1.4729 2.89411 101.405 105.817 105.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1510 3.2e-05 2048 180 4672 580608 95.3337 60.3632 3438.02 1791.06 5385.04 5385.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1710 0.001024 2048 50 128 18624 1.47251 2.49958 100.266 104.281 104.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1510 3.2e-05 2048 180 4672 579840 95.6515 60.4529 3041.36 1793.51 4991.26 4991.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1710 0.001024 2048 50 128 18480 1.4639 2.78118 99.9609 104.253 104.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1510 3.2e-05 2048 180 4672 581952 95.7083 60.329 7102.39 1789.87 9048.59 9048.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1710 0.001024 2048 50 128 18816 1.46637 5.14182 101.429 108.08 108.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1510 3.2e-05 2048 180 4672 581504 95.4494 60.336 4508.53 1791.97 6456.56 6456.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1710 0.001024 2048 50 128 18704 1.46819 3.28762 100.223 105.023 105.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1510 3.2e-05 2048 180 4672 580608 95.6346 60.3425 3803.19 1789.25 5748.68 5748.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1710 0.001024 2048 50 128 18648 1.47046 3.2783 100.223 105.013 105.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1510 3.2e-05 2048 180 4672 580608 95.2588 60.2616 3344.02 1790.97 5290.78 5291.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1710 0.001024 2048 50 128 18592 1.46739 2.85306 101.319 105.681 105.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1510 3.2e-05 2048 180 4672 580160 95.6263 60.1966 2966.76 1785.99 4908.85 4909.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1710 0.001024 2048 50 128 18480 1.46541 2.12147 100.069 103.698 103.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1510 3.2e-05 2048 180 4672 582144 95.4579 60.2586 6867.05 1789.78 8812.83 8813.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1710 0.001024 2048 50 128 18816 1.47626 5.29002 101.444 108.256 108.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1510 3.2e-05 2048 180 4672 581632 95.4094 60.4442 4486.81 1793.05 6435.99 6436.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1710 0.001024 2048 50 128 18688 1.47232 3.82157 101.313 106.651 106.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1510 3.2e-05 2048 180 4672 580608 95.3615 60.2236 3702.37 1790.42 5648.65 5648.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1710 0.001024 2048 50 128 18624 1.47251 2.92454 100.261 104.701 104.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1510 3.2e-05 2048 180 4672 581632 95.2053 60.3279 3340.89 1793.91 5290.61 5290.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1710 0.001024 2048 50 128 18432 1.46058 3.35261 99.9204 104.778 104.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1510 3.2e-05 2048 180 4672 581120 95.5735 60.4273 3066.57 1795.47 5018.31 5018.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1710 0.001024 2048 50 128 18560 1.47661 2.72573 101.489 105.734 105.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1510 3.2e-05 2048 180 4672 580608 95.431 60.2568 2849.96 1790.18 4796.1 4796.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1710 0.001024 2048 50 128 18432 1.46966 2.82624 100.221 104.561 104.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1510 3.2e-05 2048 180 4736 582400 95.2764 60.3772 6130.34 1791.65 8077.92 8078.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1710 0.001024 2048 50 128 18896 1.47866 8.1016 101.572 111.196 111.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1510 3.2e-05 2048 180 4736 582400 95.0988 60.275 6878.64 1791.58 8825.87 8826.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1710 0.001024 2048 50 128 18880 1.47661 5.08998 101.569 108.176 108.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1510 3.2e-05 2048 180 4736 582144 95.1389 60.3159 4443.49 1789.47 6388.69 6388.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1710 0.001024 2048 50 128 18816 1.47674 3.60029 101.43 106.551 106.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1510 3.2e-05 2048 180 4736 581376 95.1392 60.3262 3607.29 1792.46 5555.48 5555.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1710 0.001024 2048 50 128 18816 1.47718 2.62563 101.575 105.721 105.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1510 3.2e-05 2048 180 4736 581632 95.2791 60.3308 3236.83 1793.3 5186.01 5186.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1710 0.001024 2048 50 128 18688 1.46886 3.09478 100.265 104.874 104.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1510 3.2e-05 2048 180 4736 581120 95.2879 60.3339 2966.02 1810.23 4932.16 4932.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1710 0.001024 2048 50 128 18720 1.47456 2.4023 101.926 105.845 105.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1510 3.2e-05 2048 180 4736 580608 95.0791 60.1948 2736.89 1789.44 4681.88 4682.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1710 0.001024 2048 50 128 18624 1.4696 2.61939 100.215 104.345 104.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1510 3.2e-05 2048 180 4736 580608 95.3121 60.2285 2570.17 1788.84 4514.82 4515.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1710 0.001024 2048 50 128 18592 1.4696 2.87949 100.218 104.612 104.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1510 3.2e-05 2048 180 4736 581632 95.2067 60.3897 2451.59 1791.88 4399.34 4399.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1710 0.001024 2048 50 128 18432 1.45795 3.09427 99.8666 104.463 104.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1510 3.2e-05 2048 180 4680 580608 94.9534 60.3686 2362.99 1789.62 4308.2 4308.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1710 0.001024 2048 50 120 18592 1.46304 7.39578 100.126 109.029 109.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1510 3.2e-05 2048 180 4672 580608 95.2992 60.4293 2304.58 1790.85 4251.43 4251.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1710 0.001024 2048 50 128 18592 1.47626 7.72685 100.261 109.507 109.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1510 3.2e-05 2048 180 4650 580160 95.5703 60.2291 2355.95 1786.19 4298.22 4298.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1710 0.001024 2048 50 100 18760 1.47456 6.08154 101.512 109.111 109.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1510 3.2e-05 2048 180 4656 580160 95.6036 60.2474 2350.75 1787.57 4294.44 4294.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1710 0.001024 2048 50 96 18760 1.47584 6.00912 101.504 109.032 109.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1510 3.2e-05 2048 180 4640 582656 95.0037 60.3022 2705.09 1790.08 4650.75 4651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1710 0.001024 2048 50 96 18944 1.47923 5.99053 101.585 109.095 109.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1510 3.2e-05 2048 180 4640 579840 95.0346 60.0288 4062.94 1786.33 6004.61 6004.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1710 0.001024 2048 50 96 18240 1.44874 2.47254 99.6004 103.566 103.623
