Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date              : Thu Jul 18 19:22:58 2024
| Host              : devjz-ubt20-s01 running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -file /home/shiroha/Code/Backend/ml-accelerator/vivado/softmax-timing_summary.rpt
| Design            : softmax_top
| Device            : xcu280-fsvh2892
| Speed File        : -2L  PRODUCTION 1.29 11-17-2020
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (651)
6. checking no_output_delay (961)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (651)
--------------------------------
 There are 651 input ports with no input delay specified. (HIGH)

data_in_stage2_bits_batch_num[0]
data_in_stage2_bits_batch_num[1]
data_in_stage2_bits_batch_num[2]
data_in_stage2_bits_batch_num[3]
data_in_stage2_valid
data_in_stage3_bits_data_exp[0]
data_in_stage3_bits_data_exp[1]
data_in_stage3_bits_data_exp[2]
data_in_stage3_bits_data_exp[3]
data_in_stage3_bits_data_exp[4]
data_in_stage3_bits_data_frac_0[0]
data_in_stage3_bits_data_frac_0[1]
data_in_stage3_bits_data_frac_0[2]
data_in_stage3_bits_data_frac_0[3]
data_in_stage3_bits_data_frac_0[4]
data_in_stage3_bits_data_frac_0[5]
data_in_stage3_bits_data_frac_0[6]
data_in_stage3_bits_data_frac_0[7]
data_in_stage3_bits_data_frac_0[8]
data_in_stage3_bits_data_frac_0[9]
data_in_stage3_bits_data_frac_10[0]
data_in_stage3_bits_data_frac_10[1]
data_in_stage3_bits_data_frac_10[2]
data_in_stage3_bits_data_frac_10[3]
data_in_stage3_bits_data_frac_10[4]
data_in_stage3_bits_data_frac_10[5]
data_in_stage3_bits_data_frac_10[6]
data_in_stage3_bits_data_frac_10[7]
data_in_stage3_bits_data_frac_10[8]
data_in_stage3_bits_data_frac_10[9]
data_in_stage3_bits_data_frac_11[0]
data_in_stage3_bits_data_frac_11[1]
data_in_stage3_bits_data_frac_11[2]
data_in_stage3_bits_data_frac_11[3]
data_in_stage3_bits_data_frac_11[4]
data_in_stage3_bits_data_frac_11[5]
data_in_stage3_bits_data_frac_11[6]
data_in_stage3_bits_data_frac_11[7]
data_in_stage3_bits_data_frac_11[8]
data_in_stage3_bits_data_frac_11[9]
data_in_stage3_bits_data_frac_12[0]
data_in_stage3_bits_data_frac_12[1]
data_in_stage3_bits_data_frac_12[2]
data_in_stage3_bits_data_frac_12[3]
data_in_stage3_bits_data_frac_12[4]
data_in_stage3_bits_data_frac_12[5]
data_in_stage3_bits_data_frac_12[6]
data_in_stage3_bits_data_frac_12[7]
data_in_stage3_bits_data_frac_12[8]
data_in_stage3_bits_data_frac_12[9]
data_in_stage3_bits_data_frac_13[0]
data_in_stage3_bits_data_frac_13[1]
data_in_stage3_bits_data_frac_13[2]
data_in_stage3_bits_data_frac_13[3]
data_in_stage3_bits_data_frac_13[4]
data_in_stage3_bits_data_frac_13[5]
data_in_stage3_bits_data_frac_13[6]
data_in_stage3_bits_data_frac_13[7]
data_in_stage3_bits_data_frac_13[8]
data_in_stage3_bits_data_frac_13[9]
data_in_stage3_bits_data_frac_14[0]
data_in_stage3_bits_data_frac_14[1]
data_in_stage3_bits_data_frac_14[2]
data_in_stage3_bits_data_frac_14[3]
data_in_stage3_bits_data_frac_14[4]
data_in_stage3_bits_data_frac_14[5]
data_in_stage3_bits_data_frac_14[6]
data_in_stage3_bits_data_frac_14[7]
data_in_stage3_bits_data_frac_14[8]
data_in_stage3_bits_data_frac_14[9]
data_in_stage3_bits_data_frac_15[0]
data_in_stage3_bits_data_frac_15[1]
data_in_stage3_bits_data_frac_15[2]
data_in_stage3_bits_data_frac_15[3]
data_in_stage3_bits_data_frac_15[4]
data_in_stage3_bits_data_frac_15[5]
data_in_stage3_bits_data_frac_15[6]
data_in_stage3_bits_data_frac_15[7]
data_in_stage3_bits_data_frac_15[8]
data_in_stage3_bits_data_frac_15[9]
data_in_stage3_bits_data_frac_16[0]
data_in_stage3_bits_data_frac_16[1]
data_in_stage3_bits_data_frac_16[2]
data_in_stage3_bits_data_frac_16[3]
data_in_stage3_bits_data_frac_16[4]
data_in_stage3_bits_data_frac_16[5]
data_in_stage3_bits_data_frac_16[6]
data_in_stage3_bits_data_frac_16[7]
data_in_stage3_bits_data_frac_16[8]
data_in_stage3_bits_data_frac_16[9]
data_in_stage3_bits_data_frac_17[0]
data_in_stage3_bits_data_frac_17[1]
data_in_stage3_bits_data_frac_17[2]
data_in_stage3_bits_data_frac_17[3]
data_in_stage3_bits_data_frac_17[4]
data_in_stage3_bits_data_frac_17[5]
data_in_stage3_bits_data_frac_17[6]
data_in_stage3_bits_data_frac_17[7]
data_in_stage3_bits_data_frac_17[8]
data_in_stage3_bits_data_frac_17[9]
data_in_stage3_bits_data_frac_18[0]
data_in_stage3_bits_data_frac_18[1]
data_in_stage3_bits_data_frac_18[2]
data_in_stage3_bits_data_frac_18[3]
data_in_stage3_bits_data_frac_18[4]
data_in_stage3_bits_data_frac_18[5]
data_in_stage3_bits_data_frac_18[6]
data_in_stage3_bits_data_frac_18[7]
data_in_stage3_bits_data_frac_18[8]
data_in_stage3_bits_data_frac_18[9]
data_in_stage3_bits_data_frac_19[0]
data_in_stage3_bits_data_frac_19[1]
data_in_stage3_bits_data_frac_19[2]
data_in_stage3_bits_data_frac_19[3]
data_in_stage3_bits_data_frac_19[4]
data_in_stage3_bits_data_frac_19[5]
data_in_stage3_bits_data_frac_19[6]
data_in_stage3_bits_data_frac_19[7]
data_in_stage3_bits_data_frac_19[8]
data_in_stage3_bits_data_frac_19[9]
data_in_stage3_bits_data_frac_1[0]
data_in_stage3_bits_data_frac_1[1]
data_in_stage3_bits_data_frac_1[2]
data_in_stage3_bits_data_frac_1[3]
data_in_stage3_bits_data_frac_1[4]
data_in_stage3_bits_data_frac_1[5]
data_in_stage3_bits_data_frac_1[6]
data_in_stage3_bits_data_frac_1[7]
data_in_stage3_bits_data_frac_1[8]
data_in_stage3_bits_data_frac_1[9]
data_in_stage3_bits_data_frac_20[0]
data_in_stage3_bits_data_frac_20[1]
data_in_stage3_bits_data_frac_20[2]
data_in_stage3_bits_data_frac_20[3]
data_in_stage3_bits_data_frac_20[4]
data_in_stage3_bits_data_frac_20[5]
data_in_stage3_bits_data_frac_20[6]
data_in_stage3_bits_data_frac_20[7]
data_in_stage3_bits_data_frac_20[8]
data_in_stage3_bits_data_frac_20[9]
data_in_stage3_bits_data_frac_21[0]
data_in_stage3_bits_data_frac_21[1]
data_in_stage3_bits_data_frac_21[2]
data_in_stage3_bits_data_frac_21[3]
data_in_stage3_bits_data_frac_21[4]
data_in_stage3_bits_data_frac_21[5]
data_in_stage3_bits_data_frac_21[6]
data_in_stage3_bits_data_frac_21[7]
data_in_stage3_bits_data_frac_21[8]
data_in_stage3_bits_data_frac_21[9]
data_in_stage3_bits_data_frac_22[0]
data_in_stage3_bits_data_frac_22[1]
data_in_stage3_bits_data_frac_22[2]
data_in_stage3_bits_data_frac_22[3]
data_in_stage3_bits_data_frac_22[4]
data_in_stage3_bits_data_frac_22[5]
data_in_stage3_bits_data_frac_22[6]
data_in_stage3_bits_data_frac_22[7]
data_in_stage3_bits_data_frac_22[8]
data_in_stage3_bits_data_frac_22[9]
data_in_stage3_bits_data_frac_23[0]
data_in_stage3_bits_data_frac_23[1]
data_in_stage3_bits_data_frac_23[2]
data_in_stage3_bits_data_frac_23[3]
data_in_stage3_bits_data_frac_23[4]
data_in_stage3_bits_data_frac_23[5]
data_in_stage3_bits_data_frac_23[6]
data_in_stage3_bits_data_frac_23[7]
data_in_stage3_bits_data_frac_23[8]
data_in_stage3_bits_data_frac_23[9]
data_in_stage3_bits_data_frac_24[0]
data_in_stage3_bits_data_frac_24[1]
data_in_stage3_bits_data_frac_24[2]
data_in_stage3_bits_data_frac_24[3]
data_in_stage3_bits_data_frac_24[4]
data_in_stage3_bits_data_frac_24[5]
data_in_stage3_bits_data_frac_24[6]
data_in_stage3_bits_data_frac_24[7]
data_in_stage3_bits_data_frac_24[8]
data_in_stage3_bits_data_frac_24[9]
data_in_stage3_bits_data_frac_25[0]
data_in_stage3_bits_data_frac_25[1]
data_in_stage3_bits_data_frac_25[2]
data_in_stage3_bits_data_frac_25[3]
data_in_stage3_bits_data_frac_25[4]
data_in_stage3_bits_data_frac_25[5]
data_in_stage3_bits_data_frac_25[6]
data_in_stage3_bits_data_frac_25[7]
data_in_stage3_bits_data_frac_25[8]
data_in_stage3_bits_data_frac_25[9]
data_in_stage3_bits_data_frac_26[0]
data_in_stage3_bits_data_frac_26[1]
data_in_stage3_bits_data_frac_26[2]
data_in_stage3_bits_data_frac_26[3]
data_in_stage3_bits_data_frac_26[4]
data_in_stage3_bits_data_frac_26[5]
data_in_stage3_bits_data_frac_26[6]
data_in_stage3_bits_data_frac_26[7]
data_in_stage3_bits_data_frac_26[8]
data_in_stage3_bits_data_frac_26[9]
data_in_stage3_bits_data_frac_27[0]
data_in_stage3_bits_data_frac_27[1]
data_in_stage3_bits_data_frac_27[2]
data_in_stage3_bits_data_frac_27[3]
data_in_stage3_bits_data_frac_27[4]
data_in_stage3_bits_data_frac_27[5]
data_in_stage3_bits_data_frac_27[6]
data_in_stage3_bits_data_frac_27[7]
data_in_stage3_bits_data_frac_27[8]
data_in_stage3_bits_data_frac_27[9]
data_in_stage3_bits_data_frac_28[0]
data_in_stage3_bits_data_frac_28[1]
data_in_stage3_bits_data_frac_28[2]
data_in_stage3_bits_data_frac_28[3]
data_in_stage3_bits_data_frac_28[4]
data_in_stage3_bits_data_frac_28[5]
data_in_stage3_bits_data_frac_28[6]
data_in_stage3_bits_data_frac_28[7]
data_in_stage3_bits_data_frac_28[8]
data_in_stage3_bits_data_frac_28[9]
data_in_stage3_bits_data_frac_29[0]
data_in_stage3_bits_data_frac_29[1]
data_in_stage3_bits_data_frac_29[2]
data_in_stage3_bits_data_frac_29[3]
data_in_stage3_bits_data_frac_29[4]
data_in_stage3_bits_data_frac_29[5]
data_in_stage3_bits_data_frac_29[6]
data_in_stage3_bits_data_frac_29[7]
data_in_stage3_bits_data_frac_29[8]
data_in_stage3_bits_data_frac_29[9]
data_in_stage3_bits_data_frac_2[0]
data_in_stage3_bits_data_frac_2[1]
data_in_stage3_bits_data_frac_2[2]
data_in_stage3_bits_data_frac_2[3]
data_in_stage3_bits_data_frac_2[4]
data_in_stage3_bits_data_frac_2[5]
data_in_stage3_bits_data_frac_2[6]
data_in_stage3_bits_data_frac_2[7]
data_in_stage3_bits_data_frac_2[8]
data_in_stage3_bits_data_frac_2[9]
data_in_stage3_bits_data_frac_30[0]
data_in_stage3_bits_data_frac_30[1]
data_in_stage3_bits_data_frac_30[2]
data_in_stage3_bits_data_frac_30[3]
data_in_stage3_bits_data_frac_30[4]
data_in_stage3_bits_data_frac_30[5]
data_in_stage3_bits_data_frac_30[6]
data_in_stage3_bits_data_frac_30[7]
data_in_stage3_bits_data_frac_30[8]
data_in_stage3_bits_data_frac_30[9]
data_in_stage3_bits_data_frac_31[0]
data_in_stage3_bits_data_frac_31[1]
data_in_stage3_bits_data_frac_31[2]
data_in_stage3_bits_data_frac_31[3]
data_in_stage3_bits_data_frac_31[4]
data_in_stage3_bits_data_frac_31[5]
data_in_stage3_bits_data_frac_31[6]
data_in_stage3_bits_data_frac_31[7]
data_in_stage3_bits_data_frac_31[8]
data_in_stage3_bits_data_frac_31[9]
data_in_stage3_bits_data_frac_32[0]
data_in_stage3_bits_data_frac_32[1]
data_in_stage3_bits_data_frac_32[2]
data_in_stage3_bits_data_frac_32[3]
data_in_stage3_bits_data_frac_32[4]
data_in_stage3_bits_data_frac_32[5]
data_in_stage3_bits_data_frac_32[6]
data_in_stage3_bits_data_frac_32[7]
data_in_stage3_bits_data_frac_32[8]
data_in_stage3_bits_data_frac_32[9]
data_in_stage3_bits_data_frac_33[0]
data_in_stage3_bits_data_frac_33[1]
data_in_stage3_bits_data_frac_33[2]
data_in_stage3_bits_data_frac_33[3]
data_in_stage3_bits_data_frac_33[4]
data_in_stage3_bits_data_frac_33[5]
data_in_stage3_bits_data_frac_33[6]
data_in_stage3_bits_data_frac_33[7]
data_in_stage3_bits_data_frac_33[8]
data_in_stage3_bits_data_frac_33[9]
data_in_stage3_bits_data_frac_34[0]
data_in_stage3_bits_data_frac_34[1]
data_in_stage3_bits_data_frac_34[2]
data_in_stage3_bits_data_frac_34[3]
data_in_stage3_bits_data_frac_34[4]
data_in_stage3_bits_data_frac_34[5]
data_in_stage3_bits_data_frac_34[6]
data_in_stage3_bits_data_frac_34[7]
data_in_stage3_bits_data_frac_34[8]
data_in_stage3_bits_data_frac_34[9]
data_in_stage3_bits_data_frac_35[0]
data_in_stage3_bits_data_frac_35[1]
data_in_stage3_bits_data_frac_35[2]
data_in_stage3_bits_data_frac_35[3]
data_in_stage3_bits_data_frac_35[4]
data_in_stage3_bits_data_frac_35[5]
data_in_stage3_bits_data_frac_35[6]
data_in_stage3_bits_data_frac_35[7]
data_in_stage3_bits_data_frac_35[8]
data_in_stage3_bits_data_frac_35[9]
data_in_stage3_bits_data_frac_36[0]
data_in_stage3_bits_data_frac_36[1]
data_in_stage3_bits_data_frac_36[2]
data_in_stage3_bits_data_frac_36[3]
data_in_stage3_bits_data_frac_36[4]
data_in_stage3_bits_data_frac_36[5]
data_in_stage3_bits_data_frac_36[6]
data_in_stage3_bits_data_frac_36[7]
data_in_stage3_bits_data_frac_36[8]
data_in_stage3_bits_data_frac_36[9]
data_in_stage3_bits_data_frac_37[0]
data_in_stage3_bits_data_frac_37[1]
data_in_stage3_bits_data_frac_37[2]
data_in_stage3_bits_data_frac_37[3]
data_in_stage3_bits_data_frac_37[4]
data_in_stage3_bits_data_frac_37[5]
data_in_stage3_bits_data_frac_37[6]
data_in_stage3_bits_data_frac_37[7]
data_in_stage3_bits_data_frac_37[8]
data_in_stage3_bits_data_frac_37[9]
data_in_stage3_bits_data_frac_38[0]
data_in_stage3_bits_data_frac_38[1]
data_in_stage3_bits_data_frac_38[2]
data_in_stage3_bits_data_frac_38[3]
data_in_stage3_bits_data_frac_38[4]
data_in_stage3_bits_data_frac_38[5]
data_in_stage3_bits_data_frac_38[6]
data_in_stage3_bits_data_frac_38[7]
data_in_stage3_bits_data_frac_38[8]
data_in_stage3_bits_data_frac_38[9]
data_in_stage3_bits_data_frac_39[0]
data_in_stage3_bits_data_frac_39[1]
data_in_stage3_bits_data_frac_39[2]
data_in_stage3_bits_data_frac_39[3]
data_in_stage3_bits_data_frac_39[4]
data_in_stage3_bits_data_frac_39[5]
data_in_stage3_bits_data_frac_39[6]
data_in_stage3_bits_data_frac_39[7]
data_in_stage3_bits_data_frac_39[8]
data_in_stage3_bits_data_frac_39[9]
data_in_stage3_bits_data_frac_3[0]
data_in_stage3_bits_data_frac_3[1]
data_in_stage3_bits_data_frac_3[2]
data_in_stage3_bits_data_frac_3[3]
data_in_stage3_bits_data_frac_3[4]
data_in_stage3_bits_data_frac_3[5]
data_in_stage3_bits_data_frac_3[6]
data_in_stage3_bits_data_frac_3[7]
data_in_stage3_bits_data_frac_3[8]
data_in_stage3_bits_data_frac_3[9]
data_in_stage3_bits_data_frac_40[0]
data_in_stage3_bits_data_frac_40[1]
data_in_stage3_bits_data_frac_40[2]
data_in_stage3_bits_data_frac_40[3]
data_in_stage3_bits_data_frac_40[4]
data_in_stage3_bits_data_frac_40[5]
data_in_stage3_bits_data_frac_40[6]
data_in_stage3_bits_data_frac_40[7]
data_in_stage3_bits_data_frac_40[8]
data_in_stage3_bits_data_frac_40[9]
data_in_stage3_bits_data_frac_41[0]
data_in_stage3_bits_data_frac_41[1]
data_in_stage3_bits_data_frac_41[2]
data_in_stage3_bits_data_frac_41[3]
data_in_stage3_bits_data_frac_41[4]
data_in_stage3_bits_data_frac_41[5]
data_in_stage3_bits_data_frac_41[6]
data_in_stage3_bits_data_frac_41[7]
data_in_stage3_bits_data_frac_41[8]
data_in_stage3_bits_data_frac_41[9]
data_in_stage3_bits_data_frac_42[0]
data_in_stage3_bits_data_frac_42[1]
data_in_stage3_bits_data_frac_42[2]
data_in_stage3_bits_data_frac_42[3]
data_in_stage3_bits_data_frac_42[4]
data_in_stage3_bits_data_frac_42[5]
data_in_stage3_bits_data_frac_42[6]
data_in_stage3_bits_data_frac_42[7]
data_in_stage3_bits_data_frac_42[8]
data_in_stage3_bits_data_frac_42[9]
data_in_stage3_bits_data_frac_43[0]
data_in_stage3_bits_data_frac_43[1]
data_in_stage3_bits_data_frac_43[2]
data_in_stage3_bits_data_frac_43[3]
data_in_stage3_bits_data_frac_43[4]
data_in_stage3_bits_data_frac_43[5]
data_in_stage3_bits_data_frac_43[6]
data_in_stage3_bits_data_frac_43[7]
data_in_stage3_bits_data_frac_43[8]
data_in_stage3_bits_data_frac_43[9]
data_in_stage3_bits_data_frac_44[0]
data_in_stage3_bits_data_frac_44[1]
data_in_stage3_bits_data_frac_44[2]
data_in_stage3_bits_data_frac_44[3]
data_in_stage3_bits_data_frac_44[4]
data_in_stage3_bits_data_frac_44[5]
data_in_stage3_bits_data_frac_44[6]
data_in_stage3_bits_data_frac_44[7]
data_in_stage3_bits_data_frac_44[8]
data_in_stage3_bits_data_frac_44[9]
data_in_stage3_bits_data_frac_45[0]
data_in_stage3_bits_data_frac_45[1]
data_in_stage3_bits_data_frac_45[2]
data_in_stage3_bits_data_frac_45[3]
data_in_stage3_bits_data_frac_45[4]
data_in_stage3_bits_data_frac_45[5]
data_in_stage3_bits_data_frac_45[6]
data_in_stage3_bits_data_frac_45[7]
data_in_stage3_bits_data_frac_45[8]
data_in_stage3_bits_data_frac_45[9]
data_in_stage3_bits_data_frac_46[0]
data_in_stage3_bits_data_frac_46[1]
data_in_stage3_bits_data_frac_46[2]
data_in_stage3_bits_data_frac_46[3]
data_in_stage3_bits_data_frac_46[4]
data_in_stage3_bits_data_frac_46[5]
data_in_stage3_bits_data_frac_46[6]
data_in_stage3_bits_data_frac_46[7]
data_in_stage3_bits_data_frac_46[8]
data_in_stage3_bits_data_frac_46[9]
data_in_stage3_bits_data_frac_47[0]
data_in_stage3_bits_data_frac_47[1]
data_in_stage3_bits_data_frac_47[2]
data_in_stage3_bits_data_frac_47[3]
data_in_stage3_bits_data_frac_47[4]
data_in_stage3_bits_data_frac_47[5]
data_in_stage3_bits_data_frac_47[6]
data_in_stage3_bits_data_frac_47[7]
data_in_stage3_bits_data_frac_47[8]
data_in_stage3_bits_data_frac_47[9]
data_in_stage3_bits_data_frac_48[0]
data_in_stage3_bits_data_frac_48[1]
data_in_stage3_bits_data_frac_48[2]
data_in_stage3_bits_data_frac_48[3]
data_in_stage3_bits_data_frac_48[4]
data_in_stage3_bits_data_frac_48[5]
data_in_stage3_bits_data_frac_48[6]
data_in_stage3_bits_data_frac_48[7]
data_in_stage3_bits_data_frac_48[8]
data_in_stage3_bits_data_frac_48[9]
data_in_stage3_bits_data_frac_49[0]
data_in_stage3_bits_data_frac_49[1]
data_in_stage3_bits_data_frac_49[2]
data_in_stage3_bits_data_frac_49[3]
data_in_stage3_bits_data_frac_49[4]
data_in_stage3_bits_data_frac_49[5]
data_in_stage3_bits_data_frac_49[6]
data_in_stage3_bits_data_frac_49[7]
data_in_stage3_bits_data_frac_49[8]
data_in_stage3_bits_data_frac_49[9]
data_in_stage3_bits_data_frac_4[0]
data_in_stage3_bits_data_frac_4[1]
data_in_stage3_bits_data_frac_4[2]
data_in_stage3_bits_data_frac_4[3]
data_in_stage3_bits_data_frac_4[4]
data_in_stage3_bits_data_frac_4[5]
data_in_stage3_bits_data_frac_4[6]
data_in_stage3_bits_data_frac_4[7]
data_in_stage3_bits_data_frac_4[8]
data_in_stage3_bits_data_frac_4[9]
data_in_stage3_bits_data_frac_50[0]
data_in_stage3_bits_data_frac_50[1]
data_in_stage3_bits_data_frac_50[2]
data_in_stage3_bits_data_frac_50[3]
data_in_stage3_bits_data_frac_50[4]
data_in_stage3_bits_data_frac_50[5]
data_in_stage3_bits_data_frac_50[6]
data_in_stage3_bits_data_frac_50[7]
data_in_stage3_bits_data_frac_50[8]
data_in_stage3_bits_data_frac_50[9]
data_in_stage3_bits_data_frac_51[0]
data_in_stage3_bits_data_frac_51[1]
data_in_stage3_bits_data_frac_51[2]
data_in_stage3_bits_data_frac_51[3]
data_in_stage3_bits_data_frac_51[4]
data_in_stage3_bits_data_frac_51[5]
data_in_stage3_bits_data_frac_51[6]
data_in_stage3_bits_data_frac_51[7]
data_in_stage3_bits_data_frac_51[8]
data_in_stage3_bits_data_frac_51[9]
data_in_stage3_bits_data_frac_52[0]
data_in_stage3_bits_data_frac_52[1]
data_in_stage3_bits_data_frac_52[2]
data_in_stage3_bits_data_frac_52[3]
data_in_stage3_bits_data_frac_52[4]
data_in_stage3_bits_data_frac_52[5]
data_in_stage3_bits_data_frac_52[6]
data_in_stage3_bits_data_frac_52[7]
data_in_stage3_bits_data_frac_52[8]
data_in_stage3_bits_data_frac_52[9]
data_in_stage3_bits_data_frac_53[0]
data_in_stage3_bits_data_frac_53[1]
data_in_stage3_bits_data_frac_53[2]
data_in_stage3_bits_data_frac_53[3]
data_in_stage3_bits_data_frac_53[4]
data_in_stage3_bits_data_frac_53[5]
data_in_stage3_bits_data_frac_53[6]
data_in_stage3_bits_data_frac_53[7]
data_in_stage3_bits_data_frac_53[8]
data_in_stage3_bits_data_frac_53[9]
data_in_stage3_bits_data_frac_54[0]
data_in_stage3_bits_data_frac_54[1]
data_in_stage3_bits_data_frac_54[2]
data_in_stage3_bits_data_frac_54[3]
data_in_stage3_bits_data_frac_54[4]
data_in_stage3_bits_data_frac_54[5]
data_in_stage3_bits_data_frac_54[6]
data_in_stage3_bits_data_frac_54[7]
data_in_stage3_bits_data_frac_54[8]
data_in_stage3_bits_data_frac_54[9]
data_in_stage3_bits_data_frac_55[0]
data_in_stage3_bits_data_frac_55[1]
data_in_stage3_bits_data_frac_55[2]
data_in_stage3_bits_data_frac_55[3]
data_in_stage3_bits_data_frac_55[4]
data_in_stage3_bits_data_frac_55[5]
data_in_stage3_bits_data_frac_55[6]
data_in_stage3_bits_data_frac_55[7]
data_in_stage3_bits_data_frac_55[8]
data_in_stage3_bits_data_frac_55[9]
data_in_stage3_bits_data_frac_56[0]
data_in_stage3_bits_data_frac_56[1]
data_in_stage3_bits_data_frac_56[2]
data_in_stage3_bits_data_frac_56[3]
data_in_stage3_bits_data_frac_56[4]
data_in_stage3_bits_data_frac_56[5]
data_in_stage3_bits_data_frac_56[6]
data_in_stage3_bits_data_frac_56[7]
data_in_stage3_bits_data_frac_56[8]
data_in_stage3_bits_data_frac_56[9]
data_in_stage3_bits_data_frac_57[0]
data_in_stage3_bits_data_frac_57[1]
data_in_stage3_bits_data_frac_57[2]
data_in_stage3_bits_data_frac_57[3]
data_in_stage3_bits_data_frac_57[4]
data_in_stage3_bits_data_frac_57[5]
data_in_stage3_bits_data_frac_57[6]
data_in_stage3_bits_data_frac_57[7]
data_in_stage3_bits_data_frac_57[8]
data_in_stage3_bits_data_frac_57[9]
data_in_stage3_bits_data_frac_58[0]
data_in_stage3_bits_data_frac_58[1]
data_in_stage3_bits_data_frac_58[2]
data_in_stage3_bits_data_frac_58[3]
data_in_stage3_bits_data_frac_58[4]
data_in_stage3_bits_data_frac_58[5]
data_in_stage3_bits_data_frac_58[6]
data_in_stage3_bits_data_frac_58[7]
data_in_stage3_bits_data_frac_58[8]
data_in_stage3_bits_data_frac_58[9]
data_in_stage3_bits_data_frac_59[0]
data_in_stage3_bits_data_frac_59[1]
data_in_stage3_bits_data_frac_59[2]
data_in_stage3_bits_data_frac_59[3]
data_in_stage3_bits_data_frac_59[4]
data_in_stage3_bits_data_frac_59[5]
data_in_stage3_bits_data_frac_59[6]
data_in_stage3_bits_data_frac_59[7]
data_in_stage3_bits_data_frac_59[8]
data_in_stage3_bits_data_frac_59[9]
data_in_stage3_bits_data_frac_5[0]
data_in_stage3_bits_data_frac_5[1]
data_in_stage3_bits_data_frac_5[2]
data_in_stage3_bits_data_frac_5[3]
data_in_stage3_bits_data_frac_5[4]
data_in_stage3_bits_data_frac_5[5]
data_in_stage3_bits_data_frac_5[6]
data_in_stage3_bits_data_frac_5[7]
data_in_stage3_bits_data_frac_5[8]
data_in_stage3_bits_data_frac_5[9]
data_in_stage3_bits_data_frac_60[0]
data_in_stage3_bits_data_frac_60[1]
data_in_stage3_bits_data_frac_60[2]
data_in_stage3_bits_data_frac_60[3]
data_in_stage3_bits_data_frac_60[4]
data_in_stage3_bits_data_frac_60[5]
data_in_stage3_bits_data_frac_60[6]
data_in_stage3_bits_data_frac_60[7]
data_in_stage3_bits_data_frac_60[8]
data_in_stage3_bits_data_frac_60[9]
data_in_stage3_bits_data_frac_61[0]
data_in_stage3_bits_data_frac_61[1]
data_in_stage3_bits_data_frac_61[2]
data_in_stage3_bits_data_frac_61[3]
data_in_stage3_bits_data_frac_61[4]
data_in_stage3_bits_data_frac_61[5]
data_in_stage3_bits_data_frac_61[6]
data_in_stage3_bits_data_frac_61[7]
data_in_stage3_bits_data_frac_61[8]
data_in_stage3_bits_data_frac_61[9]
data_in_stage3_bits_data_frac_62[0]
data_in_stage3_bits_data_frac_62[1]
data_in_stage3_bits_data_frac_62[2]
data_in_stage3_bits_data_frac_62[3]
data_in_stage3_bits_data_frac_62[4]
data_in_stage3_bits_data_frac_62[5]
data_in_stage3_bits_data_frac_62[6]
data_in_stage3_bits_data_frac_62[7]
data_in_stage3_bits_data_frac_62[8]
data_in_stage3_bits_data_frac_62[9]
data_in_stage3_bits_data_frac_63[0]
data_in_stage3_bits_data_frac_63[1]
data_in_stage3_bits_data_frac_63[2]
data_in_stage3_bits_data_frac_63[3]
data_in_stage3_bits_data_frac_63[4]
data_in_stage3_bits_data_frac_63[5]
data_in_stage3_bits_data_frac_63[6]
data_in_stage3_bits_data_frac_63[7]
data_in_stage3_bits_data_frac_63[8]
data_in_stage3_bits_data_frac_63[9]
data_in_stage3_bits_data_frac_6[0]
data_in_stage3_bits_data_frac_6[1]
data_in_stage3_bits_data_frac_6[2]
data_in_stage3_bits_data_frac_6[3]
data_in_stage3_bits_data_frac_6[4]
data_in_stage3_bits_data_frac_6[5]
data_in_stage3_bits_data_frac_6[6]
data_in_stage3_bits_data_frac_6[7]
data_in_stage3_bits_data_frac_6[8]
data_in_stage3_bits_data_frac_6[9]
data_in_stage3_bits_data_frac_7[0]
data_in_stage3_bits_data_frac_7[1]
data_in_stage3_bits_data_frac_7[2]
data_in_stage3_bits_data_frac_7[3]
data_in_stage3_bits_data_frac_7[4]
data_in_stage3_bits_data_frac_7[5]
data_in_stage3_bits_data_frac_7[6]
data_in_stage3_bits_data_frac_7[7]
data_in_stage3_bits_data_frac_7[8]
data_in_stage3_bits_data_frac_7[9]
data_in_stage3_bits_data_frac_8[0]
data_in_stage3_bits_data_frac_8[1]
data_in_stage3_bits_data_frac_8[2]
data_in_stage3_bits_data_frac_8[3]
data_in_stage3_bits_data_frac_8[4]
data_in_stage3_bits_data_frac_8[5]
data_in_stage3_bits_data_frac_8[6]
data_in_stage3_bits_data_frac_8[7]
data_in_stage3_bits_data_frac_8[8]
data_in_stage3_bits_data_frac_8[9]
data_in_stage3_bits_data_frac_9[0]
data_in_stage3_bits_data_frac_9[1]
data_in_stage3_bits_data_frac_9[2]
data_in_stage3_bits_data_frac_9[3]
data_in_stage3_bits_data_frac_9[4]
data_in_stage3_bits_data_frac_9[5]
data_in_stage3_bits_data_frac_9[6]
data_in_stage3_bits_data_frac_9[7]
data_in_stage3_bits_data_frac_9[8]
data_in_stage3_bits_data_frac_9[9]
reset

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (961)
---------------------------------
 There are 961 ports with no output delay specified. (HIGH)

data_out_bits_data_o_0[0]
data_out_bits_data_o_0[10]
data_out_bits_data_o_0[11]
data_out_bits_data_o_0[12]
data_out_bits_data_o_0[13]
data_out_bits_data_o_0[14]
data_out_bits_data_o_0[1]
data_out_bits_data_o_0[2]
data_out_bits_data_o_0[3]
data_out_bits_data_o_0[4]
data_out_bits_data_o_0[5]
data_out_bits_data_o_0[6]
data_out_bits_data_o_0[7]
data_out_bits_data_o_0[8]
data_out_bits_data_o_0[9]
data_out_bits_data_o_10[0]
data_out_bits_data_o_10[10]
data_out_bits_data_o_10[11]
data_out_bits_data_o_10[12]
data_out_bits_data_o_10[13]
data_out_bits_data_o_10[14]
data_out_bits_data_o_10[1]
data_out_bits_data_o_10[2]
data_out_bits_data_o_10[3]
data_out_bits_data_o_10[4]
data_out_bits_data_o_10[5]
data_out_bits_data_o_10[6]
data_out_bits_data_o_10[7]
data_out_bits_data_o_10[8]
data_out_bits_data_o_10[9]
data_out_bits_data_o_11[0]
data_out_bits_data_o_11[10]
data_out_bits_data_o_11[11]
data_out_bits_data_o_11[12]
data_out_bits_data_o_11[13]
data_out_bits_data_o_11[14]
data_out_bits_data_o_11[1]
data_out_bits_data_o_11[2]
data_out_bits_data_o_11[3]
data_out_bits_data_o_11[4]
data_out_bits_data_o_11[5]
data_out_bits_data_o_11[6]
data_out_bits_data_o_11[7]
data_out_bits_data_o_11[8]
data_out_bits_data_o_11[9]
data_out_bits_data_o_12[0]
data_out_bits_data_o_12[10]
data_out_bits_data_o_12[11]
data_out_bits_data_o_12[12]
data_out_bits_data_o_12[13]
data_out_bits_data_o_12[14]
data_out_bits_data_o_12[1]
data_out_bits_data_o_12[2]
data_out_bits_data_o_12[3]
data_out_bits_data_o_12[4]
data_out_bits_data_o_12[5]
data_out_bits_data_o_12[6]
data_out_bits_data_o_12[7]
data_out_bits_data_o_12[8]
data_out_bits_data_o_12[9]
data_out_bits_data_o_13[0]
data_out_bits_data_o_13[10]
data_out_bits_data_o_13[11]
data_out_bits_data_o_13[12]
data_out_bits_data_o_13[13]
data_out_bits_data_o_13[14]
data_out_bits_data_o_13[1]
data_out_bits_data_o_13[2]
data_out_bits_data_o_13[3]
data_out_bits_data_o_13[4]
data_out_bits_data_o_13[5]
data_out_bits_data_o_13[6]
data_out_bits_data_o_13[7]
data_out_bits_data_o_13[8]
data_out_bits_data_o_13[9]
data_out_bits_data_o_14[0]
data_out_bits_data_o_14[10]
data_out_bits_data_o_14[11]
data_out_bits_data_o_14[12]
data_out_bits_data_o_14[13]
data_out_bits_data_o_14[14]
data_out_bits_data_o_14[1]
data_out_bits_data_o_14[2]
data_out_bits_data_o_14[3]
data_out_bits_data_o_14[4]
data_out_bits_data_o_14[5]
data_out_bits_data_o_14[6]
data_out_bits_data_o_14[7]
data_out_bits_data_o_14[8]
data_out_bits_data_o_14[9]
data_out_bits_data_o_15[0]
data_out_bits_data_o_15[10]
data_out_bits_data_o_15[11]
data_out_bits_data_o_15[12]
data_out_bits_data_o_15[13]
data_out_bits_data_o_15[14]
data_out_bits_data_o_15[1]
data_out_bits_data_o_15[2]
data_out_bits_data_o_15[3]
data_out_bits_data_o_15[4]
data_out_bits_data_o_15[5]
data_out_bits_data_o_15[6]
data_out_bits_data_o_15[7]
data_out_bits_data_o_15[8]
data_out_bits_data_o_15[9]
data_out_bits_data_o_16[0]
data_out_bits_data_o_16[10]
data_out_bits_data_o_16[11]
data_out_bits_data_o_16[12]
data_out_bits_data_o_16[13]
data_out_bits_data_o_16[14]
data_out_bits_data_o_16[1]
data_out_bits_data_o_16[2]
data_out_bits_data_o_16[3]
data_out_bits_data_o_16[4]
data_out_bits_data_o_16[5]
data_out_bits_data_o_16[6]
data_out_bits_data_o_16[7]
data_out_bits_data_o_16[8]
data_out_bits_data_o_16[9]
data_out_bits_data_o_17[0]
data_out_bits_data_o_17[10]
data_out_bits_data_o_17[11]
data_out_bits_data_o_17[12]
data_out_bits_data_o_17[13]
data_out_bits_data_o_17[14]
data_out_bits_data_o_17[1]
data_out_bits_data_o_17[2]
data_out_bits_data_o_17[3]
data_out_bits_data_o_17[4]
data_out_bits_data_o_17[5]
data_out_bits_data_o_17[6]
data_out_bits_data_o_17[7]
data_out_bits_data_o_17[8]
data_out_bits_data_o_17[9]
data_out_bits_data_o_18[0]
data_out_bits_data_o_18[10]
data_out_bits_data_o_18[11]
data_out_bits_data_o_18[12]
data_out_bits_data_o_18[13]
data_out_bits_data_o_18[14]
data_out_bits_data_o_18[1]
data_out_bits_data_o_18[2]
data_out_bits_data_o_18[3]
data_out_bits_data_o_18[4]
data_out_bits_data_o_18[5]
data_out_bits_data_o_18[6]
data_out_bits_data_o_18[7]
data_out_bits_data_o_18[8]
data_out_bits_data_o_18[9]
data_out_bits_data_o_19[0]
data_out_bits_data_o_19[10]
data_out_bits_data_o_19[11]
data_out_bits_data_o_19[12]
data_out_bits_data_o_19[13]
data_out_bits_data_o_19[14]
data_out_bits_data_o_19[1]
data_out_bits_data_o_19[2]
data_out_bits_data_o_19[3]
data_out_bits_data_o_19[4]
data_out_bits_data_o_19[5]
data_out_bits_data_o_19[6]
data_out_bits_data_o_19[7]
data_out_bits_data_o_19[8]
data_out_bits_data_o_19[9]
data_out_bits_data_o_1[0]
data_out_bits_data_o_1[10]
data_out_bits_data_o_1[11]
data_out_bits_data_o_1[12]
data_out_bits_data_o_1[13]
data_out_bits_data_o_1[14]
data_out_bits_data_o_1[1]
data_out_bits_data_o_1[2]
data_out_bits_data_o_1[3]
data_out_bits_data_o_1[4]
data_out_bits_data_o_1[5]
data_out_bits_data_o_1[6]
data_out_bits_data_o_1[7]
data_out_bits_data_o_1[8]
data_out_bits_data_o_1[9]
data_out_bits_data_o_20[0]
data_out_bits_data_o_20[10]
data_out_bits_data_o_20[11]
data_out_bits_data_o_20[12]
data_out_bits_data_o_20[13]
data_out_bits_data_o_20[14]
data_out_bits_data_o_20[1]
data_out_bits_data_o_20[2]
data_out_bits_data_o_20[3]
data_out_bits_data_o_20[4]
data_out_bits_data_o_20[5]
data_out_bits_data_o_20[6]
data_out_bits_data_o_20[7]
data_out_bits_data_o_20[8]
data_out_bits_data_o_20[9]
data_out_bits_data_o_21[0]
data_out_bits_data_o_21[10]
data_out_bits_data_o_21[11]
data_out_bits_data_o_21[12]
data_out_bits_data_o_21[13]
data_out_bits_data_o_21[14]
data_out_bits_data_o_21[1]
data_out_bits_data_o_21[2]
data_out_bits_data_o_21[3]
data_out_bits_data_o_21[4]
data_out_bits_data_o_21[5]
data_out_bits_data_o_21[6]
data_out_bits_data_o_21[7]
data_out_bits_data_o_21[8]
data_out_bits_data_o_21[9]
data_out_bits_data_o_22[0]
data_out_bits_data_o_22[10]
data_out_bits_data_o_22[11]
data_out_bits_data_o_22[12]
data_out_bits_data_o_22[13]
data_out_bits_data_o_22[14]
data_out_bits_data_o_22[1]
data_out_bits_data_o_22[2]
data_out_bits_data_o_22[3]
data_out_bits_data_o_22[4]
data_out_bits_data_o_22[5]
data_out_bits_data_o_22[6]
data_out_bits_data_o_22[7]
data_out_bits_data_o_22[8]
data_out_bits_data_o_22[9]
data_out_bits_data_o_23[0]
data_out_bits_data_o_23[10]
data_out_bits_data_o_23[11]
data_out_bits_data_o_23[12]
data_out_bits_data_o_23[13]
data_out_bits_data_o_23[14]
data_out_bits_data_o_23[1]
data_out_bits_data_o_23[2]
data_out_bits_data_o_23[3]
data_out_bits_data_o_23[4]
data_out_bits_data_o_23[5]
data_out_bits_data_o_23[6]
data_out_bits_data_o_23[7]
data_out_bits_data_o_23[8]
data_out_bits_data_o_23[9]
data_out_bits_data_o_24[0]
data_out_bits_data_o_24[10]
data_out_bits_data_o_24[11]
data_out_bits_data_o_24[12]
data_out_bits_data_o_24[13]
data_out_bits_data_o_24[14]
data_out_bits_data_o_24[1]
data_out_bits_data_o_24[2]
data_out_bits_data_o_24[3]
data_out_bits_data_o_24[4]
data_out_bits_data_o_24[5]
data_out_bits_data_o_24[6]
data_out_bits_data_o_24[7]
data_out_bits_data_o_24[8]
data_out_bits_data_o_24[9]
data_out_bits_data_o_25[0]
data_out_bits_data_o_25[10]
data_out_bits_data_o_25[11]
data_out_bits_data_o_25[12]
data_out_bits_data_o_25[13]
data_out_bits_data_o_25[14]
data_out_bits_data_o_25[1]
data_out_bits_data_o_25[2]
data_out_bits_data_o_25[3]
data_out_bits_data_o_25[4]
data_out_bits_data_o_25[5]
data_out_bits_data_o_25[6]
data_out_bits_data_o_25[7]
data_out_bits_data_o_25[8]
data_out_bits_data_o_25[9]
data_out_bits_data_o_26[0]
data_out_bits_data_o_26[10]
data_out_bits_data_o_26[11]
data_out_bits_data_o_26[12]
data_out_bits_data_o_26[13]
data_out_bits_data_o_26[14]
data_out_bits_data_o_26[1]
data_out_bits_data_o_26[2]
data_out_bits_data_o_26[3]
data_out_bits_data_o_26[4]
data_out_bits_data_o_26[5]
data_out_bits_data_o_26[6]
data_out_bits_data_o_26[7]
data_out_bits_data_o_26[8]
data_out_bits_data_o_26[9]
data_out_bits_data_o_27[0]
data_out_bits_data_o_27[10]
data_out_bits_data_o_27[11]
data_out_bits_data_o_27[12]
data_out_bits_data_o_27[13]
data_out_bits_data_o_27[14]
data_out_bits_data_o_27[1]
data_out_bits_data_o_27[2]
data_out_bits_data_o_27[3]
data_out_bits_data_o_27[4]
data_out_bits_data_o_27[5]
data_out_bits_data_o_27[6]
data_out_bits_data_o_27[7]
data_out_bits_data_o_27[8]
data_out_bits_data_o_27[9]
data_out_bits_data_o_28[0]
data_out_bits_data_o_28[10]
data_out_bits_data_o_28[11]
data_out_bits_data_o_28[12]
data_out_bits_data_o_28[13]
data_out_bits_data_o_28[14]
data_out_bits_data_o_28[1]
data_out_bits_data_o_28[2]
data_out_bits_data_o_28[3]
data_out_bits_data_o_28[4]
data_out_bits_data_o_28[5]
data_out_bits_data_o_28[6]
data_out_bits_data_o_28[7]
data_out_bits_data_o_28[8]
data_out_bits_data_o_28[9]
data_out_bits_data_o_29[0]
data_out_bits_data_o_29[10]
data_out_bits_data_o_29[11]
data_out_bits_data_o_29[12]
data_out_bits_data_o_29[13]
data_out_bits_data_o_29[14]
data_out_bits_data_o_29[1]
data_out_bits_data_o_29[2]
data_out_bits_data_o_29[3]
data_out_bits_data_o_29[4]
data_out_bits_data_o_29[5]
data_out_bits_data_o_29[6]
data_out_bits_data_o_29[7]
data_out_bits_data_o_29[8]
data_out_bits_data_o_29[9]
data_out_bits_data_o_2[0]
data_out_bits_data_o_2[10]
data_out_bits_data_o_2[11]
data_out_bits_data_o_2[12]
data_out_bits_data_o_2[13]
data_out_bits_data_o_2[14]
data_out_bits_data_o_2[1]
data_out_bits_data_o_2[2]
data_out_bits_data_o_2[3]
data_out_bits_data_o_2[4]
data_out_bits_data_o_2[5]
data_out_bits_data_o_2[6]
data_out_bits_data_o_2[7]
data_out_bits_data_o_2[8]
data_out_bits_data_o_2[9]
data_out_bits_data_o_30[0]
data_out_bits_data_o_30[10]
data_out_bits_data_o_30[11]
data_out_bits_data_o_30[12]
data_out_bits_data_o_30[13]
data_out_bits_data_o_30[14]
data_out_bits_data_o_30[1]
data_out_bits_data_o_30[2]
data_out_bits_data_o_30[3]
data_out_bits_data_o_30[4]
data_out_bits_data_o_30[5]
data_out_bits_data_o_30[6]
data_out_bits_data_o_30[7]
data_out_bits_data_o_30[8]
data_out_bits_data_o_30[9]
data_out_bits_data_o_31[0]
data_out_bits_data_o_31[10]
data_out_bits_data_o_31[11]
data_out_bits_data_o_31[12]
data_out_bits_data_o_31[13]
data_out_bits_data_o_31[14]
data_out_bits_data_o_31[1]
data_out_bits_data_o_31[2]
data_out_bits_data_o_31[3]
data_out_bits_data_o_31[4]
data_out_bits_data_o_31[5]
data_out_bits_data_o_31[6]
data_out_bits_data_o_31[7]
data_out_bits_data_o_31[8]
data_out_bits_data_o_31[9]
data_out_bits_data_o_32[0]
data_out_bits_data_o_32[10]
data_out_bits_data_o_32[11]
data_out_bits_data_o_32[12]
data_out_bits_data_o_32[13]
data_out_bits_data_o_32[14]
data_out_bits_data_o_32[1]
data_out_bits_data_o_32[2]
data_out_bits_data_o_32[3]
data_out_bits_data_o_32[4]
data_out_bits_data_o_32[5]
data_out_bits_data_o_32[6]
data_out_bits_data_o_32[7]
data_out_bits_data_o_32[8]
data_out_bits_data_o_32[9]
data_out_bits_data_o_33[0]
data_out_bits_data_o_33[10]
data_out_bits_data_o_33[11]
data_out_bits_data_o_33[12]
data_out_bits_data_o_33[13]
data_out_bits_data_o_33[14]
data_out_bits_data_o_33[1]
data_out_bits_data_o_33[2]
data_out_bits_data_o_33[3]
data_out_bits_data_o_33[4]
data_out_bits_data_o_33[5]
data_out_bits_data_o_33[6]
data_out_bits_data_o_33[7]
data_out_bits_data_o_33[8]
data_out_bits_data_o_33[9]
data_out_bits_data_o_34[0]
data_out_bits_data_o_34[10]
data_out_bits_data_o_34[11]
data_out_bits_data_o_34[12]
data_out_bits_data_o_34[13]
data_out_bits_data_o_34[14]
data_out_bits_data_o_34[1]
data_out_bits_data_o_34[2]
data_out_bits_data_o_34[3]
data_out_bits_data_o_34[4]
data_out_bits_data_o_34[5]
data_out_bits_data_o_34[6]
data_out_bits_data_o_34[7]
data_out_bits_data_o_34[8]
data_out_bits_data_o_34[9]
data_out_bits_data_o_35[0]
data_out_bits_data_o_35[10]
data_out_bits_data_o_35[11]
data_out_bits_data_o_35[12]
data_out_bits_data_o_35[13]
data_out_bits_data_o_35[14]
data_out_bits_data_o_35[1]
data_out_bits_data_o_35[2]
data_out_bits_data_o_35[3]
data_out_bits_data_o_35[4]
data_out_bits_data_o_35[5]
data_out_bits_data_o_35[6]
data_out_bits_data_o_35[7]
data_out_bits_data_o_35[8]
data_out_bits_data_o_35[9]
data_out_bits_data_o_36[0]
data_out_bits_data_o_36[10]
data_out_bits_data_o_36[11]
data_out_bits_data_o_36[12]
data_out_bits_data_o_36[13]
data_out_bits_data_o_36[14]
data_out_bits_data_o_36[1]
data_out_bits_data_o_36[2]
data_out_bits_data_o_36[3]
data_out_bits_data_o_36[4]
data_out_bits_data_o_36[5]
data_out_bits_data_o_36[6]
data_out_bits_data_o_36[7]
data_out_bits_data_o_36[8]
data_out_bits_data_o_36[9]
data_out_bits_data_o_37[0]
data_out_bits_data_o_37[10]
data_out_bits_data_o_37[11]
data_out_bits_data_o_37[12]
data_out_bits_data_o_37[13]
data_out_bits_data_o_37[14]
data_out_bits_data_o_37[1]
data_out_bits_data_o_37[2]
data_out_bits_data_o_37[3]
data_out_bits_data_o_37[4]
data_out_bits_data_o_37[5]
data_out_bits_data_o_37[6]
data_out_bits_data_o_37[7]
data_out_bits_data_o_37[8]
data_out_bits_data_o_37[9]
data_out_bits_data_o_38[0]
data_out_bits_data_o_38[10]
data_out_bits_data_o_38[11]
data_out_bits_data_o_38[12]
data_out_bits_data_o_38[13]
data_out_bits_data_o_38[14]
data_out_bits_data_o_38[1]
data_out_bits_data_o_38[2]
data_out_bits_data_o_38[3]
data_out_bits_data_o_38[4]
data_out_bits_data_o_38[5]
data_out_bits_data_o_38[6]
data_out_bits_data_o_38[7]
data_out_bits_data_o_38[8]
data_out_bits_data_o_38[9]
data_out_bits_data_o_39[0]
data_out_bits_data_o_39[10]
data_out_bits_data_o_39[11]
data_out_bits_data_o_39[12]
data_out_bits_data_o_39[13]
data_out_bits_data_o_39[14]
data_out_bits_data_o_39[1]
data_out_bits_data_o_39[2]
data_out_bits_data_o_39[3]
data_out_bits_data_o_39[4]
data_out_bits_data_o_39[5]
data_out_bits_data_o_39[6]
data_out_bits_data_o_39[7]
data_out_bits_data_o_39[8]
data_out_bits_data_o_39[9]
data_out_bits_data_o_3[0]
data_out_bits_data_o_3[10]
data_out_bits_data_o_3[11]
data_out_bits_data_o_3[12]
data_out_bits_data_o_3[13]
data_out_bits_data_o_3[14]
data_out_bits_data_o_3[1]
data_out_bits_data_o_3[2]
data_out_bits_data_o_3[3]
data_out_bits_data_o_3[4]
data_out_bits_data_o_3[5]
data_out_bits_data_o_3[6]
data_out_bits_data_o_3[7]
data_out_bits_data_o_3[8]
data_out_bits_data_o_3[9]
data_out_bits_data_o_40[0]
data_out_bits_data_o_40[10]
data_out_bits_data_o_40[11]
data_out_bits_data_o_40[12]
data_out_bits_data_o_40[13]
data_out_bits_data_o_40[14]
data_out_bits_data_o_40[1]
data_out_bits_data_o_40[2]
data_out_bits_data_o_40[3]
data_out_bits_data_o_40[4]
data_out_bits_data_o_40[5]
data_out_bits_data_o_40[6]
data_out_bits_data_o_40[7]
data_out_bits_data_o_40[8]
data_out_bits_data_o_40[9]
data_out_bits_data_o_41[0]
data_out_bits_data_o_41[10]
data_out_bits_data_o_41[11]
data_out_bits_data_o_41[12]
data_out_bits_data_o_41[13]
data_out_bits_data_o_41[14]
data_out_bits_data_o_41[1]
data_out_bits_data_o_41[2]
data_out_bits_data_o_41[3]
data_out_bits_data_o_41[4]
data_out_bits_data_o_41[5]
data_out_bits_data_o_41[6]
data_out_bits_data_o_41[7]
data_out_bits_data_o_41[8]
data_out_bits_data_o_41[9]
data_out_bits_data_o_42[0]
data_out_bits_data_o_42[10]
data_out_bits_data_o_42[11]
data_out_bits_data_o_42[12]
data_out_bits_data_o_42[13]
data_out_bits_data_o_42[14]
data_out_bits_data_o_42[1]
data_out_bits_data_o_42[2]
data_out_bits_data_o_42[3]
data_out_bits_data_o_42[4]
data_out_bits_data_o_42[5]
data_out_bits_data_o_42[6]
data_out_bits_data_o_42[7]
data_out_bits_data_o_42[8]
data_out_bits_data_o_42[9]
data_out_bits_data_o_43[0]
data_out_bits_data_o_43[10]
data_out_bits_data_o_43[11]
data_out_bits_data_o_43[12]
data_out_bits_data_o_43[13]
data_out_bits_data_o_43[14]
data_out_bits_data_o_43[1]
data_out_bits_data_o_43[2]
data_out_bits_data_o_43[3]
data_out_bits_data_o_43[4]
data_out_bits_data_o_43[5]
data_out_bits_data_o_43[6]
data_out_bits_data_o_43[7]
data_out_bits_data_o_43[8]
data_out_bits_data_o_43[9]
data_out_bits_data_o_44[0]
data_out_bits_data_o_44[10]
data_out_bits_data_o_44[11]
data_out_bits_data_o_44[12]
data_out_bits_data_o_44[13]
data_out_bits_data_o_44[14]
data_out_bits_data_o_44[1]
data_out_bits_data_o_44[2]
data_out_bits_data_o_44[3]
data_out_bits_data_o_44[4]
data_out_bits_data_o_44[5]
data_out_bits_data_o_44[6]
data_out_bits_data_o_44[7]
data_out_bits_data_o_44[8]
data_out_bits_data_o_44[9]
data_out_bits_data_o_45[0]
data_out_bits_data_o_45[10]
data_out_bits_data_o_45[11]
data_out_bits_data_o_45[12]
data_out_bits_data_o_45[13]
data_out_bits_data_o_45[14]
data_out_bits_data_o_45[1]
data_out_bits_data_o_45[2]
data_out_bits_data_o_45[3]
data_out_bits_data_o_45[4]
data_out_bits_data_o_45[5]
data_out_bits_data_o_45[6]
data_out_bits_data_o_45[7]
data_out_bits_data_o_45[8]
data_out_bits_data_o_45[9]
data_out_bits_data_o_46[0]
data_out_bits_data_o_46[10]
data_out_bits_data_o_46[11]
data_out_bits_data_o_46[12]
data_out_bits_data_o_46[13]
data_out_bits_data_o_46[14]
data_out_bits_data_o_46[1]
data_out_bits_data_o_46[2]
data_out_bits_data_o_46[3]
data_out_bits_data_o_46[4]
data_out_bits_data_o_46[5]
data_out_bits_data_o_46[6]
data_out_bits_data_o_46[7]
data_out_bits_data_o_46[8]
data_out_bits_data_o_46[9]
data_out_bits_data_o_47[0]
data_out_bits_data_o_47[10]
data_out_bits_data_o_47[11]
data_out_bits_data_o_47[12]
data_out_bits_data_o_47[13]
data_out_bits_data_o_47[14]
data_out_bits_data_o_47[1]
data_out_bits_data_o_47[2]
data_out_bits_data_o_47[3]
data_out_bits_data_o_47[4]
data_out_bits_data_o_47[5]
data_out_bits_data_o_47[6]
data_out_bits_data_o_47[7]
data_out_bits_data_o_47[8]
data_out_bits_data_o_47[9]
data_out_bits_data_o_48[0]
data_out_bits_data_o_48[10]
data_out_bits_data_o_48[11]
data_out_bits_data_o_48[12]
data_out_bits_data_o_48[13]
data_out_bits_data_o_48[14]
data_out_bits_data_o_48[1]
data_out_bits_data_o_48[2]
data_out_bits_data_o_48[3]
data_out_bits_data_o_48[4]
data_out_bits_data_o_48[5]
data_out_bits_data_o_48[6]
data_out_bits_data_o_48[7]
data_out_bits_data_o_48[8]
data_out_bits_data_o_48[9]
data_out_bits_data_o_49[0]
data_out_bits_data_o_49[10]
data_out_bits_data_o_49[11]
data_out_bits_data_o_49[12]
data_out_bits_data_o_49[13]
data_out_bits_data_o_49[14]
data_out_bits_data_o_49[1]
data_out_bits_data_o_49[2]
data_out_bits_data_o_49[3]
data_out_bits_data_o_49[4]
data_out_bits_data_o_49[5]
data_out_bits_data_o_49[6]
data_out_bits_data_o_49[7]
data_out_bits_data_o_49[8]
data_out_bits_data_o_49[9]
data_out_bits_data_o_4[0]
data_out_bits_data_o_4[10]
data_out_bits_data_o_4[11]
data_out_bits_data_o_4[12]
data_out_bits_data_o_4[13]
data_out_bits_data_o_4[14]
data_out_bits_data_o_4[1]
data_out_bits_data_o_4[2]
data_out_bits_data_o_4[3]
data_out_bits_data_o_4[4]
data_out_bits_data_o_4[5]
data_out_bits_data_o_4[6]
data_out_bits_data_o_4[7]
data_out_bits_data_o_4[8]
data_out_bits_data_o_4[9]
data_out_bits_data_o_50[0]
data_out_bits_data_o_50[10]
data_out_bits_data_o_50[11]
data_out_bits_data_o_50[12]
data_out_bits_data_o_50[13]
data_out_bits_data_o_50[14]
data_out_bits_data_o_50[1]
data_out_bits_data_o_50[2]
data_out_bits_data_o_50[3]
data_out_bits_data_o_50[4]
data_out_bits_data_o_50[5]
data_out_bits_data_o_50[6]
data_out_bits_data_o_50[7]
data_out_bits_data_o_50[8]
data_out_bits_data_o_50[9]
data_out_bits_data_o_51[0]
data_out_bits_data_o_51[10]
data_out_bits_data_o_51[11]
data_out_bits_data_o_51[12]
data_out_bits_data_o_51[13]
data_out_bits_data_o_51[14]
data_out_bits_data_o_51[1]
data_out_bits_data_o_51[2]
data_out_bits_data_o_51[3]
data_out_bits_data_o_51[4]
data_out_bits_data_o_51[5]
data_out_bits_data_o_51[6]
data_out_bits_data_o_51[7]
data_out_bits_data_o_51[8]
data_out_bits_data_o_51[9]
data_out_bits_data_o_52[0]
data_out_bits_data_o_52[10]
data_out_bits_data_o_52[11]
data_out_bits_data_o_52[12]
data_out_bits_data_o_52[13]
data_out_bits_data_o_52[14]
data_out_bits_data_o_52[1]
data_out_bits_data_o_52[2]
data_out_bits_data_o_52[3]
data_out_bits_data_o_52[4]
data_out_bits_data_o_52[5]
data_out_bits_data_o_52[6]
data_out_bits_data_o_52[7]
data_out_bits_data_o_52[8]
data_out_bits_data_o_52[9]
data_out_bits_data_o_53[0]
data_out_bits_data_o_53[10]
data_out_bits_data_o_53[11]
data_out_bits_data_o_53[12]
data_out_bits_data_o_53[13]
data_out_bits_data_o_53[14]
data_out_bits_data_o_53[1]
data_out_bits_data_o_53[2]
data_out_bits_data_o_53[3]
data_out_bits_data_o_53[4]
data_out_bits_data_o_53[5]
data_out_bits_data_o_53[6]
data_out_bits_data_o_53[7]
data_out_bits_data_o_53[8]
data_out_bits_data_o_53[9]
data_out_bits_data_o_54[0]
data_out_bits_data_o_54[10]
data_out_bits_data_o_54[11]
data_out_bits_data_o_54[12]
data_out_bits_data_o_54[13]
data_out_bits_data_o_54[14]
data_out_bits_data_o_54[1]
data_out_bits_data_o_54[2]
data_out_bits_data_o_54[3]
data_out_bits_data_o_54[4]
data_out_bits_data_o_54[5]
data_out_bits_data_o_54[6]
data_out_bits_data_o_54[7]
data_out_bits_data_o_54[8]
data_out_bits_data_o_54[9]
data_out_bits_data_o_55[0]
data_out_bits_data_o_55[10]
data_out_bits_data_o_55[11]
data_out_bits_data_o_55[12]
data_out_bits_data_o_55[13]
data_out_bits_data_o_55[14]
data_out_bits_data_o_55[1]
data_out_bits_data_o_55[2]
data_out_bits_data_o_55[3]
data_out_bits_data_o_55[4]
data_out_bits_data_o_55[5]
data_out_bits_data_o_55[6]
data_out_bits_data_o_55[7]
data_out_bits_data_o_55[8]
data_out_bits_data_o_55[9]
data_out_bits_data_o_56[0]
data_out_bits_data_o_56[10]
data_out_bits_data_o_56[11]
data_out_bits_data_o_56[12]
data_out_bits_data_o_56[13]
data_out_bits_data_o_56[14]
data_out_bits_data_o_56[1]
data_out_bits_data_o_56[2]
data_out_bits_data_o_56[3]
data_out_bits_data_o_56[4]
data_out_bits_data_o_56[5]
data_out_bits_data_o_56[6]
data_out_bits_data_o_56[7]
data_out_bits_data_o_56[8]
data_out_bits_data_o_56[9]
data_out_bits_data_o_57[0]
data_out_bits_data_o_57[10]
data_out_bits_data_o_57[11]
data_out_bits_data_o_57[12]
data_out_bits_data_o_57[13]
data_out_bits_data_o_57[14]
data_out_bits_data_o_57[1]
data_out_bits_data_o_57[2]
data_out_bits_data_o_57[3]
data_out_bits_data_o_57[4]
data_out_bits_data_o_57[5]
data_out_bits_data_o_57[6]
data_out_bits_data_o_57[7]
data_out_bits_data_o_57[8]
data_out_bits_data_o_57[9]
data_out_bits_data_o_58[0]
data_out_bits_data_o_58[10]
data_out_bits_data_o_58[11]
data_out_bits_data_o_58[12]
data_out_bits_data_o_58[13]
data_out_bits_data_o_58[14]
data_out_bits_data_o_58[1]
data_out_bits_data_o_58[2]
data_out_bits_data_o_58[3]
data_out_bits_data_o_58[4]
data_out_bits_data_o_58[5]
data_out_bits_data_o_58[6]
data_out_bits_data_o_58[7]
data_out_bits_data_o_58[8]
data_out_bits_data_o_58[9]
data_out_bits_data_o_59[0]
data_out_bits_data_o_59[10]
data_out_bits_data_o_59[11]
data_out_bits_data_o_59[12]
data_out_bits_data_o_59[13]
data_out_bits_data_o_59[14]
data_out_bits_data_o_59[1]
data_out_bits_data_o_59[2]
data_out_bits_data_o_59[3]
data_out_bits_data_o_59[4]
data_out_bits_data_o_59[5]
data_out_bits_data_o_59[6]
data_out_bits_data_o_59[7]
data_out_bits_data_o_59[8]
data_out_bits_data_o_59[9]
data_out_bits_data_o_5[0]
data_out_bits_data_o_5[10]
data_out_bits_data_o_5[11]
data_out_bits_data_o_5[12]
data_out_bits_data_o_5[13]
data_out_bits_data_o_5[14]
data_out_bits_data_o_5[1]
data_out_bits_data_o_5[2]
data_out_bits_data_o_5[3]
data_out_bits_data_o_5[4]
data_out_bits_data_o_5[5]
data_out_bits_data_o_5[6]
data_out_bits_data_o_5[7]
data_out_bits_data_o_5[8]
data_out_bits_data_o_5[9]
data_out_bits_data_o_60[0]
data_out_bits_data_o_60[10]
data_out_bits_data_o_60[11]
data_out_bits_data_o_60[12]
data_out_bits_data_o_60[13]
data_out_bits_data_o_60[14]
data_out_bits_data_o_60[1]
data_out_bits_data_o_60[2]
data_out_bits_data_o_60[3]
data_out_bits_data_o_60[4]
data_out_bits_data_o_60[5]
data_out_bits_data_o_60[6]
data_out_bits_data_o_60[7]
data_out_bits_data_o_60[8]
data_out_bits_data_o_60[9]
data_out_bits_data_o_61[0]
data_out_bits_data_o_61[10]
data_out_bits_data_o_61[11]
data_out_bits_data_o_61[12]
data_out_bits_data_o_61[13]
data_out_bits_data_o_61[14]
data_out_bits_data_o_61[1]
data_out_bits_data_o_61[2]
data_out_bits_data_o_61[3]
data_out_bits_data_o_61[4]
data_out_bits_data_o_61[5]
data_out_bits_data_o_61[6]
data_out_bits_data_o_61[7]
data_out_bits_data_o_61[8]
data_out_bits_data_o_61[9]
data_out_bits_data_o_62[0]
data_out_bits_data_o_62[10]
data_out_bits_data_o_62[11]
data_out_bits_data_o_62[12]
data_out_bits_data_o_62[13]
data_out_bits_data_o_62[14]
data_out_bits_data_o_62[1]
data_out_bits_data_o_62[2]
data_out_bits_data_o_62[3]
data_out_bits_data_o_62[4]
data_out_bits_data_o_62[5]
data_out_bits_data_o_62[6]
data_out_bits_data_o_62[7]
data_out_bits_data_o_62[8]
data_out_bits_data_o_62[9]
data_out_bits_data_o_63[0]
data_out_bits_data_o_63[10]
data_out_bits_data_o_63[11]
data_out_bits_data_o_63[12]
data_out_bits_data_o_63[13]
data_out_bits_data_o_63[14]
data_out_bits_data_o_63[1]
data_out_bits_data_o_63[2]
data_out_bits_data_o_63[3]
data_out_bits_data_o_63[4]
data_out_bits_data_o_63[5]
data_out_bits_data_o_63[6]
data_out_bits_data_o_63[7]
data_out_bits_data_o_63[8]
data_out_bits_data_o_63[9]
data_out_bits_data_o_6[0]
data_out_bits_data_o_6[10]
data_out_bits_data_o_6[11]
data_out_bits_data_o_6[12]
data_out_bits_data_o_6[13]
data_out_bits_data_o_6[14]
data_out_bits_data_o_6[1]
data_out_bits_data_o_6[2]
data_out_bits_data_o_6[3]
data_out_bits_data_o_6[4]
data_out_bits_data_o_6[5]
data_out_bits_data_o_6[6]
data_out_bits_data_o_6[7]
data_out_bits_data_o_6[8]
data_out_bits_data_o_6[9]
data_out_bits_data_o_7[0]
data_out_bits_data_o_7[10]
data_out_bits_data_o_7[11]
data_out_bits_data_o_7[12]
data_out_bits_data_o_7[13]
data_out_bits_data_o_7[14]
data_out_bits_data_o_7[1]
data_out_bits_data_o_7[2]
data_out_bits_data_o_7[3]
data_out_bits_data_o_7[4]
data_out_bits_data_o_7[5]
data_out_bits_data_o_7[6]
data_out_bits_data_o_7[7]
data_out_bits_data_o_7[8]
data_out_bits_data_o_7[9]
data_out_bits_data_o_8[0]
data_out_bits_data_o_8[10]
data_out_bits_data_o_8[11]
data_out_bits_data_o_8[12]
data_out_bits_data_o_8[13]
data_out_bits_data_o_8[14]
data_out_bits_data_o_8[1]
data_out_bits_data_o_8[2]
data_out_bits_data_o_8[3]
data_out_bits_data_o_8[4]
data_out_bits_data_o_8[5]
data_out_bits_data_o_8[6]
data_out_bits_data_o_8[7]
data_out_bits_data_o_8[8]
data_out_bits_data_o_8[9]
data_out_bits_data_o_9[0]
data_out_bits_data_o_9[10]
data_out_bits_data_o_9[11]
data_out_bits_data_o_9[12]
data_out_bits_data_o_9[13]
data_out_bits_data_o_9[14]
data_out_bits_data_o_9[1]
data_out_bits_data_o_9[2]
data_out_bits_data_o_9[3]
data_out_bits_data_o_9[4]
data_out_bits_data_o_9[5]
data_out_bits_data_o_9[6]
data_out_bits_data_o_9[7]
data_out_bits_data_o_9[8]
data_out_bits_data_o_9[9]
data_out_valid

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.897        0.000                      0                  745       -0.072       -3.457                     68                  745        0.968        0.000                       0                   792  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clock  {0.000 1.500}        3.000           333.333         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               0.897        0.000                      0                  745       -0.072       -3.457                     68                  745        0.968        0.000                       0                   792  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clock                       
(none)                      clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        0.897ns,  Total Violation        0.000ns
Hold  :           68  Failing Endpoints,  Worst Slack       -0.072ns,  Total Violation       -3.457ns
PW    :            0  Failing Endpoints,  Worst Slack        0.968ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.897ns  (required time - arrival time)
  Source:                 expu_divu_inst/expdiv_divu_o_bits_sum_data_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            DIV_stage_inst/frac_o_10_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clock rise@3.000ns - clock rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.778ns (39.938%)  route 1.170ns (60.062%))
  Logic Levels:           8  (CARRY8=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.195ns = ( 6.195 - 3.000 ) 
    Source Clock Delay      (SCD):    3.625ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.737     0.737 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.737    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.737 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     1.013    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.041 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       2.584     3.625    expu_divu_inst/clock
                         FDRE                                         r  expu_divu_inst/expdiv_divu_o_bits_sum_data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.702 r  expu_divu_inst/expdiv_divu_o_bits_sum_data_o_reg[5]/Q
                         net (fo=72, unplaced)        0.176     3.878    expu_divu_inst/_expu_divu_inst_expdiv_divu_o_bits_sum[5]
                                                                      r  expu_divu_inst/g0_b3_rep__3/I0
                         LUT5 (Prop_LUT5_I0_O)        0.125     4.003 f  expu_divu_inst/g0_b3_rep__3/O
                         net (fo=140, unplaced)       0.278     4.281    expu_divu_inst/g0_b3_rep__3_n_0
                                                                      f  expu_divu_inst/frac_o_10[7]_i_66/I3
                         LUT4 (Prop_LUT4_I3_O)        0.070     4.351 r  expu_divu_inst/frac_o_10[7]_i_66/O
                         net (fo=2, unplaced)         0.141     4.492    expu_divu_inst/frac_o_10[7]_i_66_n_0
                                                                      r  expu_divu_inst/frac_o_10[7]_i_47/I0
                         LUT6 (Prop_LUT6_I0_O)        0.100     4.592 r  expu_divu_inst/frac_o_10[7]_i_47/O
                         net (fo=2, unplaced)         0.185     4.777    expu_divu_inst/DIV_stage_inst/frac_o_102[2]
                                                                      r  expu_divu_inst/frac_o_10[7]_i_26/I4
                         LUT5 (Prop_LUT5_I4_O)        0.070     4.847 r  expu_divu_inst/frac_o_10[7]_i_26/O
                         net (fo=3, unplaced)         0.143     4.990    expu_divu_inst/frac_o_10[7]_i_26_n_0
                                                                      r  expu_divu_inst/frac_o_10[7]_i_6/I3
                         LUT5 (Prop_LUT5_I3_O)        0.053     5.043 r  expu_divu_inst/frac_o_10[7]_i_6/O
                         net (fo=2, unplaced)         0.185     5.228    expu_divu_inst/frac_o_10[7]_i_6_n_0
                                                                      r  expu_divu_inst/frac_o_10[7]_i_14/I0
                         LUT6 (Prop_LUT6_I0_O)        0.037     5.265 r  expu_divu_inst/frac_o_10[7]_i_14/O
                         net (fo=1, unplaced)         0.032     5.297    expu_divu_inst/frac_o_10[7]_i_14_n_0
                                                                      r  expu_divu_inst/frac_o_10_reg[7]_i_1/S[3]
                         CARRY8 (Prop_CARRY8_S[3]_CO[7])
                                                      0.170     5.467 r  expu_divu_inst/frac_o_10_reg[7]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     5.472    expu_divu_inst/frac_o_10_reg[7]_i_1_n_0
                                                                      r  expu_divu_inst/frac_o_10_reg[9]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.076     5.548 r  expu_divu_inst/frac_o_10_reg[9]_i_1/O[1]
                         net (fo=1, unplaced)         0.025     5.573    DIV_stage_inst/O12[9]
                         FDRE                                         r  DIV_stage_inst/frac_o_10_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      3.000     3.000 r  
                                                      0.000     3.000 r  clock (IN)
                         net (fo=0)                   0.000     3.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.485     3.485 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     3.485    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.485 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     3.732    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.756 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       2.439     6.195    DIV_stage_inst/clock_IBUF_BUFG
                         FDRE                                         r  DIV_stage_inst/frac_o_10_reg[9]/C
                         clock pessimism              0.285     6.480    
                         clock uncertainty           -0.035     6.445    
                         FDRE (Setup_FDRE_C_D)        0.025     6.470    DIV_stage_inst/frac_o_10_reg[9]
  -------------------------------------------------------------------
                         required time                          6.470    
                         arrival time                          -5.573    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             0.897ns  (required time - arrival time)
  Source:                 expu_divu_inst/expdiv_divu_o_bits_sum_data_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            DIV_stage_inst/frac_o_11_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clock rise@3.000ns - clock rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.778ns (39.938%)  route 1.170ns (60.062%))
  Logic Levels:           8  (CARRY8=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.195ns = ( 6.195 - 3.000 ) 
    Source Clock Delay      (SCD):    3.625ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.737     0.737 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.737    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.737 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     1.013    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.041 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       2.584     3.625    expu_divu_inst/clock
                         FDRE                                         r  expu_divu_inst/expdiv_divu_o_bits_sum_data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.702 r  expu_divu_inst/expdiv_divu_o_bits_sum_data_o_reg[5]/Q
                         net (fo=72, unplaced)        0.176     3.878    expu_divu_inst/_expu_divu_inst_expdiv_divu_o_bits_sum[5]
                                                                      r  expu_divu_inst/g0_b3_rep__3/I0
                         LUT5 (Prop_LUT5_I0_O)        0.125     4.003 f  expu_divu_inst/g0_b3_rep__3/O
                         net (fo=140, unplaced)       0.278     4.281    expu_divu_inst/g0_b3_rep__3_n_0
                                                                      f  expu_divu_inst/frac_o_11[7]_i_66/I3
                         LUT4 (Prop_LUT4_I3_O)        0.070     4.351 r  expu_divu_inst/frac_o_11[7]_i_66/O
                         net (fo=2, unplaced)         0.141     4.492    expu_divu_inst/frac_o_11[7]_i_66_n_0
                                                                      r  expu_divu_inst/frac_o_11[7]_i_47/I0
                         LUT6 (Prop_LUT6_I0_O)        0.100     4.592 r  expu_divu_inst/frac_o_11[7]_i_47/O
                         net (fo=2, unplaced)         0.185     4.777    expu_divu_inst/DIV_stage_inst/frac_o_112[2]
                                                                      r  expu_divu_inst/frac_o_11[7]_i_26/I4
                         LUT5 (Prop_LUT5_I4_O)        0.070     4.847 r  expu_divu_inst/frac_o_11[7]_i_26/O
                         net (fo=3, unplaced)         0.143     4.990    expu_divu_inst/frac_o_11[7]_i_26_n_0
                                                                      r  expu_divu_inst/frac_o_11[7]_i_6/I3
                         LUT5 (Prop_LUT5_I3_O)        0.053     5.043 r  expu_divu_inst/frac_o_11[7]_i_6/O
                         net (fo=2, unplaced)         0.185     5.228    expu_divu_inst/frac_o_11[7]_i_6_n_0
                                                                      r  expu_divu_inst/frac_o_11[7]_i_14/I0
                         LUT6 (Prop_LUT6_I0_O)        0.037     5.265 r  expu_divu_inst/frac_o_11[7]_i_14/O
                         net (fo=1, unplaced)         0.032     5.297    expu_divu_inst/frac_o_11[7]_i_14_n_0
                                                                      r  expu_divu_inst/frac_o_11_reg[7]_i_1/S[3]
                         CARRY8 (Prop_CARRY8_S[3]_CO[7])
                                                      0.170     5.467 r  expu_divu_inst/frac_o_11_reg[7]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     5.472    expu_divu_inst/frac_o_11_reg[7]_i_1_n_0
                                                                      r  expu_divu_inst/frac_o_11_reg[9]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.076     5.548 r  expu_divu_inst/frac_o_11_reg[9]_i_1/O[1]
                         net (fo=1, unplaced)         0.025     5.573    DIV_stage_inst/O13[9]
                         FDRE                                         r  DIV_stage_inst/frac_o_11_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      3.000     3.000 r  
                                                      0.000     3.000 r  clock (IN)
                         net (fo=0)                   0.000     3.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.485     3.485 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     3.485    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.485 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     3.732    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.756 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       2.439     6.195    DIV_stage_inst/clock_IBUF_BUFG
                         FDRE                                         r  DIV_stage_inst/frac_o_11_reg[9]/C
                         clock pessimism              0.285     6.480    
                         clock uncertainty           -0.035     6.445    
                         FDRE (Setup_FDRE_C_D)        0.025     6.470    DIV_stage_inst/frac_o_11_reg[9]
  -------------------------------------------------------------------
                         required time                          6.470    
                         arrival time                          -5.573    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             0.897ns  (required time - arrival time)
  Source:                 expu_divu_inst/expdiv_divu_o_bits_sum_data_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            DIV_stage_inst/frac_o_12_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clock rise@3.000ns - clock rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.778ns (39.938%)  route 1.170ns (60.062%))
  Logic Levels:           8  (CARRY8=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.195ns = ( 6.195 - 3.000 ) 
    Source Clock Delay      (SCD):    3.625ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.737     0.737 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.737    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.737 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     1.013    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.041 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       2.584     3.625    expu_divu_inst/clock
                         FDRE                                         r  expu_divu_inst/expdiv_divu_o_bits_sum_data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.702 r  expu_divu_inst/expdiv_divu_o_bits_sum_data_o_reg[5]/Q
                         net (fo=72, unplaced)        0.176     3.878    expu_divu_inst/_expu_divu_inst_expdiv_divu_o_bits_sum[5]
                                                                      r  expu_divu_inst/g0_b3_rep__3/I0
                         LUT5 (Prop_LUT5_I0_O)        0.125     4.003 f  expu_divu_inst/g0_b3_rep__3/O
                         net (fo=140, unplaced)       0.278     4.281    expu_divu_inst/g0_b3_rep__3_n_0
                                                                      f  expu_divu_inst/frac_o_12[7]_i_66/I3
                         LUT4 (Prop_LUT4_I3_O)        0.070     4.351 r  expu_divu_inst/frac_o_12[7]_i_66/O
                         net (fo=2, unplaced)         0.141     4.492    expu_divu_inst/frac_o_12[7]_i_66_n_0
                                                                      r  expu_divu_inst/frac_o_12[7]_i_47/I0
                         LUT6 (Prop_LUT6_I0_O)        0.100     4.592 r  expu_divu_inst/frac_o_12[7]_i_47/O
                         net (fo=2, unplaced)         0.185     4.777    expu_divu_inst/DIV_stage_inst/frac_o_122[2]
                                                                      r  expu_divu_inst/frac_o_12[7]_i_26/I4
                         LUT5 (Prop_LUT5_I4_O)        0.070     4.847 r  expu_divu_inst/frac_o_12[7]_i_26/O
                         net (fo=3, unplaced)         0.143     4.990    expu_divu_inst/frac_o_12[7]_i_26_n_0
                                                                      r  expu_divu_inst/frac_o_12[7]_i_6/I3
                         LUT5 (Prop_LUT5_I3_O)        0.053     5.043 r  expu_divu_inst/frac_o_12[7]_i_6/O
                         net (fo=2, unplaced)         0.185     5.228    expu_divu_inst/frac_o_12[7]_i_6_n_0
                                                                      r  expu_divu_inst/frac_o_12[7]_i_14/I0
                         LUT6 (Prop_LUT6_I0_O)        0.037     5.265 r  expu_divu_inst/frac_o_12[7]_i_14/O
                         net (fo=1, unplaced)         0.032     5.297    expu_divu_inst/frac_o_12[7]_i_14_n_0
                                                                      r  expu_divu_inst/frac_o_12_reg[7]_i_1/S[3]
                         CARRY8 (Prop_CARRY8_S[3]_CO[7])
                                                      0.170     5.467 r  expu_divu_inst/frac_o_12_reg[7]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     5.472    expu_divu_inst/frac_o_12_reg[7]_i_1_n_0
                                                                      r  expu_divu_inst/frac_o_12_reg[9]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.076     5.548 r  expu_divu_inst/frac_o_12_reg[9]_i_1/O[1]
                         net (fo=1, unplaced)         0.025     5.573    DIV_stage_inst/O14[9]
                         FDRE                                         r  DIV_stage_inst/frac_o_12_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      3.000     3.000 r  
                                                      0.000     3.000 r  clock (IN)
                         net (fo=0)                   0.000     3.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.485     3.485 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     3.485    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.485 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     3.732    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.756 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       2.439     6.195    DIV_stage_inst/clock_IBUF_BUFG
                         FDRE                                         r  DIV_stage_inst/frac_o_12_reg[9]/C
                         clock pessimism              0.285     6.480    
                         clock uncertainty           -0.035     6.445    
                         FDRE (Setup_FDRE_C_D)        0.025     6.470    DIV_stage_inst/frac_o_12_reg[9]
  -------------------------------------------------------------------
                         required time                          6.470    
                         arrival time                          -5.573    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             0.897ns  (required time - arrival time)
  Source:                 expu_divu_inst/expdiv_divu_o_bits_sum_data_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            DIV_stage_inst/frac_o_13_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clock rise@3.000ns - clock rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.778ns (39.938%)  route 1.170ns (60.062%))
  Logic Levels:           8  (CARRY8=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.195ns = ( 6.195 - 3.000 ) 
    Source Clock Delay      (SCD):    3.625ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.737     0.737 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.737    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.737 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     1.013    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.041 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       2.584     3.625    expu_divu_inst/clock
                         FDRE                                         r  expu_divu_inst/expdiv_divu_o_bits_sum_data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.702 r  expu_divu_inst/expdiv_divu_o_bits_sum_data_o_reg[5]/Q
                         net (fo=72, unplaced)        0.176     3.878    expu_divu_inst/_expu_divu_inst_expdiv_divu_o_bits_sum[5]
                                                                      r  expu_divu_inst/g0_b3_rep__3/I0
                         LUT5 (Prop_LUT5_I0_O)        0.125     4.003 f  expu_divu_inst/g0_b3_rep__3/O
                         net (fo=140, unplaced)       0.278     4.281    expu_divu_inst/g0_b3_rep__3_n_0
                                                                      f  expu_divu_inst/frac_o_13[7]_i_66/I3
                         LUT4 (Prop_LUT4_I3_O)        0.070     4.351 r  expu_divu_inst/frac_o_13[7]_i_66/O
                         net (fo=2, unplaced)         0.141     4.492    expu_divu_inst/frac_o_13[7]_i_66_n_0
                                                                      r  expu_divu_inst/frac_o_13[7]_i_47/I0
                         LUT6 (Prop_LUT6_I0_O)        0.100     4.592 r  expu_divu_inst/frac_o_13[7]_i_47/O
                         net (fo=2, unplaced)         0.185     4.777    expu_divu_inst/DIV_stage_inst/frac_o_132[2]
                                                                      r  expu_divu_inst/frac_o_13[7]_i_26/I4
                         LUT5 (Prop_LUT5_I4_O)        0.070     4.847 r  expu_divu_inst/frac_o_13[7]_i_26/O
                         net (fo=3, unplaced)         0.143     4.990    expu_divu_inst/frac_o_13[7]_i_26_n_0
                                                                      r  expu_divu_inst/frac_o_13[7]_i_6/I3
                         LUT5 (Prop_LUT5_I3_O)        0.053     5.043 r  expu_divu_inst/frac_o_13[7]_i_6/O
                         net (fo=2, unplaced)         0.185     5.228    expu_divu_inst/frac_o_13[7]_i_6_n_0
                                                                      r  expu_divu_inst/frac_o_13[7]_i_14/I0
                         LUT6 (Prop_LUT6_I0_O)        0.037     5.265 r  expu_divu_inst/frac_o_13[7]_i_14/O
                         net (fo=1, unplaced)         0.032     5.297    expu_divu_inst/frac_o_13[7]_i_14_n_0
                                                                      r  expu_divu_inst/frac_o_13_reg[7]_i_1/S[3]
                         CARRY8 (Prop_CARRY8_S[3]_CO[7])
                                                      0.170     5.467 r  expu_divu_inst/frac_o_13_reg[7]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     5.472    expu_divu_inst/frac_o_13_reg[7]_i_1_n_0
                                                                      r  expu_divu_inst/frac_o_13_reg[9]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.076     5.548 r  expu_divu_inst/frac_o_13_reg[9]_i_1/O[1]
                         net (fo=1, unplaced)         0.025     5.573    DIV_stage_inst/O15[9]
                         FDRE                                         r  DIV_stage_inst/frac_o_13_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      3.000     3.000 r  
                                                      0.000     3.000 r  clock (IN)
                         net (fo=0)                   0.000     3.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.485     3.485 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     3.485    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.485 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     3.732    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.756 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       2.439     6.195    DIV_stage_inst/clock_IBUF_BUFG
                         FDRE                                         r  DIV_stage_inst/frac_o_13_reg[9]/C
                         clock pessimism              0.285     6.480    
                         clock uncertainty           -0.035     6.445    
                         FDRE (Setup_FDRE_C_D)        0.025     6.470    DIV_stage_inst/frac_o_13_reg[9]
  -------------------------------------------------------------------
                         required time                          6.470    
                         arrival time                          -5.573    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             0.897ns  (required time - arrival time)
  Source:                 expu_divu_inst/expdiv_divu_o_bits_sum_data_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            DIV_stage_inst/frac_o_14_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clock rise@3.000ns - clock rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.778ns (39.938%)  route 1.170ns (60.062%))
  Logic Levels:           8  (CARRY8=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.195ns = ( 6.195 - 3.000 ) 
    Source Clock Delay      (SCD):    3.625ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.737     0.737 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.737    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.737 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     1.013    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.041 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       2.584     3.625    expu_divu_inst/clock
                         FDRE                                         r  expu_divu_inst/expdiv_divu_o_bits_sum_data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.702 r  expu_divu_inst/expdiv_divu_o_bits_sum_data_o_reg[5]/Q
                         net (fo=72, unplaced)        0.176     3.878    expu_divu_inst/_expu_divu_inst_expdiv_divu_o_bits_sum[5]
                                                                      r  expu_divu_inst/g0_b3_rep__2/I0
                         LUT5 (Prop_LUT5_I0_O)        0.125     4.003 f  expu_divu_inst/g0_b3_rep__2/O
                         net (fo=140, unplaced)       0.278     4.281    expu_divu_inst/g0_b3_rep__2_n_0
                                                                      f  expu_divu_inst/frac_o_14[7]_i_66/I3
                         LUT4 (Prop_LUT4_I3_O)        0.070     4.351 r  expu_divu_inst/frac_o_14[7]_i_66/O
                         net (fo=2, unplaced)         0.141     4.492    expu_divu_inst/frac_o_14[7]_i_66_n_0
                                                                      r  expu_divu_inst/frac_o_14[7]_i_47/I0
                         LUT6 (Prop_LUT6_I0_O)        0.100     4.592 r  expu_divu_inst/frac_o_14[7]_i_47/O
                         net (fo=2, unplaced)         0.185     4.777    expu_divu_inst/DIV_stage_inst/frac_o_142[2]
                                                                      r  expu_divu_inst/frac_o_14[7]_i_26/I4
                         LUT5 (Prop_LUT5_I4_O)        0.070     4.847 r  expu_divu_inst/frac_o_14[7]_i_26/O
                         net (fo=3, unplaced)         0.143     4.990    expu_divu_inst/frac_o_14[7]_i_26_n_0
                                                                      r  expu_divu_inst/frac_o_14[7]_i_6/I3
                         LUT5 (Prop_LUT5_I3_O)        0.053     5.043 r  expu_divu_inst/frac_o_14[7]_i_6/O
                         net (fo=2, unplaced)         0.185     5.228    expu_divu_inst/frac_o_14[7]_i_6_n_0
                                                                      r  expu_divu_inst/frac_o_14[7]_i_14/I0
                         LUT6 (Prop_LUT6_I0_O)        0.037     5.265 r  expu_divu_inst/frac_o_14[7]_i_14/O
                         net (fo=1, unplaced)         0.032     5.297    expu_divu_inst/frac_o_14[7]_i_14_n_0
                                                                      r  expu_divu_inst/frac_o_14_reg[7]_i_1/S[3]
                         CARRY8 (Prop_CARRY8_S[3]_CO[7])
                                                      0.170     5.467 r  expu_divu_inst/frac_o_14_reg[7]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     5.472    expu_divu_inst/frac_o_14_reg[7]_i_1_n_0
                                                                      r  expu_divu_inst/frac_o_14_reg[9]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.076     5.548 r  expu_divu_inst/frac_o_14_reg[9]_i_1/O[1]
                         net (fo=1, unplaced)         0.025     5.573    DIV_stage_inst/O16[9]
                         FDRE                                         r  DIV_stage_inst/frac_o_14_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      3.000     3.000 r  
                                                      0.000     3.000 r  clock (IN)
                         net (fo=0)                   0.000     3.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.485     3.485 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     3.485    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.485 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     3.732    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.756 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       2.439     6.195    DIV_stage_inst/clock_IBUF_BUFG
                         FDRE                                         r  DIV_stage_inst/frac_o_14_reg[9]/C
                         clock pessimism              0.285     6.480    
                         clock uncertainty           -0.035     6.445    
                         FDRE (Setup_FDRE_C_D)        0.025     6.470    DIV_stage_inst/frac_o_14_reg[9]
  -------------------------------------------------------------------
                         required time                          6.470    
                         arrival time                          -5.573    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             0.897ns  (required time - arrival time)
  Source:                 expu_divu_inst/expdiv_divu_o_bits_sum_data_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            DIV_stage_inst/frac_o_15_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clock rise@3.000ns - clock rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.778ns (39.938%)  route 1.170ns (60.062%))
  Logic Levels:           8  (CARRY8=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.195ns = ( 6.195 - 3.000 ) 
    Source Clock Delay      (SCD):    3.625ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.737     0.737 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.737    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.737 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     1.013    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.041 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       2.584     3.625    expu_divu_inst/clock
                         FDRE                                         r  expu_divu_inst/expdiv_divu_o_bits_sum_data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.702 r  expu_divu_inst/expdiv_divu_o_bits_sum_data_o_reg[5]/Q
                         net (fo=72, unplaced)        0.176     3.878    expu_divu_inst/_expu_divu_inst_expdiv_divu_o_bits_sum[5]
                                                                      r  expu_divu_inst/g0_b3_rep__2/I0
                         LUT5 (Prop_LUT5_I0_O)        0.125     4.003 f  expu_divu_inst/g0_b3_rep__2/O
                         net (fo=140, unplaced)       0.278     4.281    expu_divu_inst/g0_b3_rep__2_n_0
                                                                      f  expu_divu_inst/frac_o_15[7]_i_66/I3
                         LUT4 (Prop_LUT4_I3_O)        0.070     4.351 r  expu_divu_inst/frac_o_15[7]_i_66/O
                         net (fo=2, unplaced)         0.141     4.492    expu_divu_inst/frac_o_15[7]_i_66_n_0
                                                                      r  expu_divu_inst/frac_o_15[7]_i_47/I0
                         LUT6 (Prop_LUT6_I0_O)        0.100     4.592 r  expu_divu_inst/frac_o_15[7]_i_47/O
                         net (fo=2, unplaced)         0.185     4.777    expu_divu_inst/DIV_stage_inst/frac_o_152[2]
                                                                      r  expu_divu_inst/frac_o_15[7]_i_26/I4
                         LUT5 (Prop_LUT5_I4_O)        0.070     4.847 r  expu_divu_inst/frac_o_15[7]_i_26/O
                         net (fo=3, unplaced)         0.143     4.990    expu_divu_inst/frac_o_15[7]_i_26_n_0
                                                                      r  expu_divu_inst/frac_o_15[7]_i_6/I3
                         LUT5 (Prop_LUT5_I3_O)        0.053     5.043 r  expu_divu_inst/frac_o_15[7]_i_6/O
                         net (fo=2, unplaced)         0.185     5.228    expu_divu_inst/frac_o_15[7]_i_6_n_0
                                                                      r  expu_divu_inst/frac_o_15[7]_i_14/I0
                         LUT6 (Prop_LUT6_I0_O)        0.037     5.265 r  expu_divu_inst/frac_o_15[7]_i_14/O
                         net (fo=1, unplaced)         0.032     5.297    expu_divu_inst/frac_o_15[7]_i_14_n_0
                                                                      r  expu_divu_inst/frac_o_15_reg[7]_i_1/S[3]
                         CARRY8 (Prop_CARRY8_S[3]_CO[7])
                                                      0.170     5.467 r  expu_divu_inst/frac_o_15_reg[7]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     5.472    expu_divu_inst/frac_o_15_reg[7]_i_1_n_0
                                                                      r  expu_divu_inst/frac_o_15_reg[9]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.076     5.548 r  expu_divu_inst/frac_o_15_reg[9]_i_1/O[1]
                         net (fo=1, unplaced)         0.025     5.573    DIV_stage_inst/O17[9]
                         FDRE                                         r  DIV_stage_inst/frac_o_15_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      3.000     3.000 r  
                                                      0.000     3.000 r  clock (IN)
                         net (fo=0)                   0.000     3.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.485     3.485 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     3.485    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.485 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     3.732    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.756 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       2.439     6.195    DIV_stage_inst/clock_IBUF_BUFG
                         FDRE                                         r  DIV_stage_inst/frac_o_15_reg[9]/C
                         clock pessimism              0.285     6.480    
                         clock uncertainty           -0.035     6.445    
                         FDRE (Setup_FDRE_C_D)        0.025     6.470    DIV_stage_inst/frac_o_15_reg[9]
  -------------------------------------------------------------------
                         required time                          6.470    
                         arrival time                          -5.573    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             0.897ns  (required time - arrival time)
  Source:                 expu_divu_inst/expdiv_divu_o_bits_sum_data_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            DIV_stage_inst/frac_o_16_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clock rise@3.000ns - clock rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.778ns (39.938%)  route 1.170ns (60.062%))
  Logic Levels:           8  (CARRY8=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.195ns = ( 6.195 - 3.000 ) 
    Source Clock Delay      (SCD):    3.625ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.737     0.737 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.737    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.737 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     1.013    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.041 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       2.584     3.625    expu_divu_inst/clock
                         FDRE                                         r  expu_divu_inst/expdiv_divu_o_bits_sum_data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.702 r  expu_divu_inst/expdiv_divu_o_bits_sum_data_o_reg[5]/Q
                         net (fo=72, unplaced)        0.176     3.878    expu_divu_inst/_expu_divu_inst_expdiv_divu_o_bits_sum[5]
                                                                      r  expu_divu_inst/g0_b3_rep__2/I0
                         LUT5 (Prop_LUT5_I0_O)        0.125     4.003 f  expu_divu_inst/g0_b3_rep__2/O
                         net (fo=140, unplaced)       0.278     4.281    expu_divu_inst/g0_b3_rep__2_n_0
                                                                      f  expu_divu_inst/frac_o_16[7]_i_67/I3
                         LUT4 (Prop_LUT4_I3_O)        0.070     4.351 r  expu_divu_inst/frac_o_16[7]_i_67/O
                         net (fo=2, unplaced)         0.141     4.492    expu_divu_inst/frac_o_16[7]_i_67_n_0
                                                                      r  expu_divu_inst/frac_o_16[7]_i_48/I0
                         LUT6 (Prop_LUT6_I0_O)        0.100     4.592 r  expu_divu_inst/frac_o_16[7]_i_48/O
                         net (fo=2, unplaced)         0.185     4.777    expu_divu_inst/DIV_stage_inst/frac_o_162[2]
                                                                      r  expu_divu_inst/frac_o_16[7]_i_26/I4
                         LUT5 (Prop_LUT5_I4_O)        0.070     4.847 r  expu_divu_inst/frac_o_16[7]_i_26/O
                         net (fo=3, unplaced)         0.143     4.990    expu_divu_inst/frac_o_16[7]_i_26_n_0
                                                                      r  expu_divu_inst/frac_o_16[7]_i_6/I3
                         LUT5 (Prop_LUT5_I3_O)        0.053     5.043 r  expu_divu_inst/frac_o_16[7]_i_6/O
                         net (fo=2, unplaced)         0.185     5.228    expu_divu_inst/frac_o_16[7]_i_6_n_0
                                                                      r  expu_divu_inst/frac_o_16[7]_i_14/I0
                         LUT6 (Prop_LUT6_I0_O)        0.037     5.265 r  expu_divu_inst/frac_o_16[7]_i_14/O
                         net (fo=1, unplaced)         0.032     5.297    expu_divu_inst/frac_o_16[7]_i_14_n_0
                                                                      r  expu_divu_inst/frac_o_16_reg[7]_i_1/S[3]
                         CARRY8 (Prop_CARRY8_S[3]_CO[7])
                                                      0.170     5.467 r  expu_divu_inst/frac_o_16_reg[7]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     5.472    expu_divu_inst/frac_o_16_reg[7]_i_1_n_0
                                                                      r  expu_divu_inst/frac_o_16_reg[9]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.076     5.548 r  expu_divu_inst/frac_o_16_reg[9]_i_1/O[1]
                         net (fo=1, unplaced)         0.025     5.573    DIV_stage_inst/O18[9]
                         FDRE                                         r  DIV_stage_inst/frac_o_16_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      3.000     3.000 r  
                                                      0.000     3.000 r  clock (IN)
                         net (fo=0)                   0.000     3.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.485     3.485 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     3.485    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.485 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     3.732    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.756 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       2.439     6.195    DIV_stage_inst/clock_IBUF_BUFG
                         FDRE                                         r  DIV_stage_inst/frac_o_16_reg[9]/C
                         clock pessimism              0.285     6.480    
                         clock uncertainty           -0.035     6.445    
                         FDRE (Setup_FDRE_C_D)        0.025     6.470    DIV_stage_inst/frac_o_16_reg[9]
  -------------------------------------------------------------------
                         required time                          6.470    
                         arrival time                          -5.573    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             0.897ns  (required time - arrival time)
  Source:                 expu_divu_inst/expdiv_divu_o_bits_sum_data_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            DIV_stage_inst/frac_o_17_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clock rise@3.000ns - clock rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.778ns (39.938%)  route 1.170ns (60.062%))
  Logic Levels:           8  (CARRY8=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.195ns = ( 6.195 - 3.000 ) 
    Source Clock Delay      (SCD):    3.625ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.737     0.737 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.737    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.737 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     1.013    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.041 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       2.584     3.625    expu_divu_inst/clock
                         FDRE                                         r  expu_divu_inst/expdiv_divu_o_bits_sum_data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.702 r  expu_divu_inst/expdiv_divu_o_bits_sum_data_o_reg[5]/Q
                         net (fo=72, unplaced)        0.176     3.878    expu_divu_inst/_expu_divu_inst_expdiv_divu_o_bits_sum[5]
                                                                      r  expu_divu_inst/g0_b3_rep__2/I0
                         LUT5 (Prop_LUT5_I0_O)        0.125     4.003 f  expu_divu_inst/g0_b3_rep__2/O
                         net (fo=140, unplaced)       0.278     4.281    expu_divu_inst/g0_b3_rep__2_n_0
                                                                      f  expu_divu_inst/frac_o_17[7]_i_66/I3
                         LUT4 (Prop_LUT4_I3_O)        0.070     4.351 r  expu_divu_inst/frac_o_17[7]_i_66/O
                         net (fo=2, unplaced)         0.141     4.492    expu_divu_inst/frac_o_17[7]_i_66_n_0
                                                                      r  expu_divu_inst/frac_o_17[7]_i_47/I0
                         LUT6 (Prop_LUT6_I0_O)        0.100     4.592 r  expu_divu_inst/frac_o_17[7]_i_47/O
                         net (fo=2, unplaced)         0.185     4.777    expu_divu_inst/DIV_stage_inst/frac_o_172[2]
                                                                      r  expu_divu_inst/frac_o_17[7]_i_26/I4
                         LUT5 (Prop_LUT5_I4_O)        0.070     4.847 r  expu_divu_inst/frac_o_17[7]_i_26/O
                         net (fo=3, unplaced)         0.143     4.990    expu_divu_inst/frac_o_17[7]_i_26_n_0
                                                                      r  expu_divu_inst/frac_o_17[7]_i_6/I3
                         LUT5 (Prop_LUT5_I3_O)        0.053     5.043 r  expu_divu_inst/frac_o_17[7]_i_6/O
                         net (fo=2, unplaced)         0.185     5.228    expu_divu_inst/frac_o_17[7]_i_6_n_0
                                                                      r  expu_divu_inst/frac_o_17[7]_i_14/I0
                         LUT6 (Prop_LUT6_I0_O)        0.037     5.265 r  expu_divu_inst/frac_o_17[7]_i_14/O
                         net (fo=1, unplaced)         0.032     5.297    expu_divu_inst/frac_o_17[7]_i_14_n_0
                                                                      r  expu_divu_inst/frac_o_17_reg[7]_i_1/S[3]
                         CARRY8 (Prop_CARRY8_S[3]_CO[7])
                                                      0.170     5.467 r  expu_divu_inst/frac_o_17_reg[7]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     5.472    expu_divu_inst/frac_o_17_reg[7]_i_1_n_0
                                                                      r  expu_divu_inst/frac_o_17_reg[9]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.076     5.548 r  expu_divu_inst/frac_o_17_reg[9]_i_1/O[1]
                         net (fo=1, unplaced)         0.025     5.573    DIV_stage_inst/O19[9]
                         FDRE                                         r  DIV_stage_inst/frac_o_17_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      3.000     3.000 r  
                                                      0.000     3.000 r  clock (IN)
                         net (fo=0)                   0.000     3.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.485     3.485 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     3.485    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.485 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     3.732    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.756 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       2.439     6.195    DIV_stage_inst/clock_IBUF_BUFG
                         FDRE                                         r  DIV_stage_inst/frac_o_17_reg[9]/C
                         clock pessimism              0.285     6.480    
                         clock uncertainty           -0.035     6.445    
                         FDRE (Setup_FDRE_C_D)        0.025     6.470    DIV_stage_inst/frac_o_17_reg[9]
  -------------------------------------------------------------------
                         required time                          6.470    
                         arrival time                          -5.573    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             0.897ns  (required time - arrival time)
  Source:                 expu_divu_inst/expdiv_divu_o_bits_sum_data_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            DIV_stage_inst/frac_o_18_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clock rise@3.000ns - clock rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.778ns (39.938%)  route 1.170ns (60.062%))
  Logic Levels:           8  (CARRY8=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.195ns = ( 6.195 - 3.000 ) 
    Source Clock Delay      (SCD):    3.625ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.737     0.737 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.737    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.737 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     1.013    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.041 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       2.584     3.625    expu_divu_inst/clock
                         FDRE                                         r  expu_divu_inst/expdiv_divu_o_bits_sum_data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.702 r  expu_divu_inst/expdiv_divu_o_bits_sum_data_o_reg[5]/Q
                         net (fo=72, unplaced)        0.176     3.878    expu_divu_inst/_expu_divu_inst_expdiv_divu_o_bits_sum[5]
                                                                      r  expu_divu_inst/g0_b3_rep__2/I0
                         LUT5 (Prop_LUT5_I0_O)        0.125     4.003 f  expu_divu_inst/g0_b3_rep__2/O
                         net (fo=140, unplaced)       0.278     4.281    expu_divu_inst/g0_b3_rep__2_n_0
                                                                      f  expu_divu_inst/frac_o_18[7]_i_66/I3
                         LUT4 (Prop_LUT4_I3_O)        0.070     4.351 r  expu_divu_inst/frac_o_18[7]_i_66/O
                         net (fo=2, unplaced)         0.141     4.492    expu_divu_inst/frac_o_18[7]_i_66_n_0
                                                                      r  expu_divu_inst/frac_o_18[7]_i_47/I0
                         LUT6 (Prop_LUT6_I0_O)        0.100     4.592 r  expu_divu_inst/frac_o_18[7]_i_47/O
                         net (fo=2, unplaced)         0.185     4.777    expu_divu_inst/DIV_stage_inst/frac_o_182[2]
                                                                      r  expu_divu_inst/frac_o_18[7]_i_26/I4
                         LUT5 (Prop_LUT5_I4_O)        0.070     4.847 r  expu_divu_inst/frac_o_18[7]_i_26/O
                         net (fo=3, unplaced)         0.143     4.990    expu_divu_inst/frac_o_18[7]_i_26_n_0
                                                                      r  expu_divu_inst/frac_o_18[7]_i_6/I3
                         LUT5 (Prop_LUT5_I3_O)        0.053     5.043 r  expu_divu_inst/frac_o_18[7]_i_6/O
                         net (fo=2, unplaced)         0.185     5.228    expu_divu_inst/frac_o_18[7]_i_6_n_0
                                                                      r  expu_divu_inst/frac_o_18[7]_i_14/I0
                         LUT6 (Prop_LUT6_I0_O)        0.037     5.265 r  expu_divu_inst/frac_o_18[7]_i_14/O
                         net (fo=1, unplaced)         0.032     5.297    expu_divu_inst/frac_o_18[7]_i_14_n_0
                                                                      r  expu_divu_inst/frac_o_18_reg[7]_i_1/S[3]
                         CARRY8 (Prop_CARRY8_S[3]_CO[7])
                                                      0.170     5.467 r  expu_divu_inst/frac_o_18_reg[7]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     5.472    expu_divu_inst/frac_o_18_reg[7]_i_1_n_0
                                                                      r  expu_divu_inst/frac_o_18_reg[9]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.076     5.548 r  expu_divu_inst/frac_o_18_reg[9]_i_1/O[1]
                         net (fo=1, unplaced)         0.025     5.573    DIV_stage_inst/O20[9]
                         FDRE                                         r  DIV_stage_inst/frac_o_18_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      3.000     3.000 r  
                                                      0.000     3.000 r  clock (IN)
                         net (fo=0)                   0.000     3.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.485     3.485 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     3.485    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.485 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     3.732    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.756 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       2.439     6.195    DIV_stage_inst/clock_IBUF_BUFG
                         FDRE                                         r  DIV_stage_inst/frac_o_18_reg[9]/C
                         clock pessimism              0.285     6.480    
                         clock uncertainty           -0.035     6.445    
                         FDRE (Setup_FDRE_C_D)        0.025     6.470    DIV_stage_inst/frac_o_18_reg[9]
  -------------------------------------------------------------------
                         required time                          6.470    
                         arrival time                          -5.573    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             0.897ns  (required time - arrival time)
  Source:                 expu_divu_inst/expdiv_divu_o_bits_sum_data_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            DIV_stage_inst/frac_o_19_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clock rise@3.000ns - clock rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.778ns (39.938%)  route 1.170ns (60.062%))
  Logic Levels:           8  (CARRY8=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.195ns = ( 6.195 - 3.000 ) 
    Source Clock Delay      (SCD):    3.625ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.737     0.737 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.737    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.737 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     1.013    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.041 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       2.584     3.625    expu_divu_inst/clock
                         FDRE                                         r  expu_divu_inst/expdiv_divu_o_bits_sum_data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.702 r  expu_divu_inst/expdiv_divu_o_bits_sum_data_o_reg[5]/Q
                         net (fo=72, unplaced)        0.176     3.878    expu_divu_inst/_expu_divu_inst_expdiv_divu_o_bits_sum[5]
                                                                      r  expu_divu_inst/g0_b3_rep__2/I0
                         LUT5 (Prop_LUT5_I0_O)        0.125     4.003 f  expu_divu_inst/g0_b3_rep__2/O
                         net (fo=140, unplaced)       0.278     4.281    expu_divu_inst/g0_b3_rep__2_n_0
                                                                      f  expu_divu_inst/frac_o_19[7]_i_66/I3
                         LUT4 (Prop_LUT4_I3_O)        0.070     4.351 r  expu_divu_inst/frac_o_19[7]_i_66/O
                         net (fo=2, unplaced)         0.141     4.492    expu_divu_inst/frac_o_19[7]_i_66_n_0
                                                                      r  expu_divu_inst/frac_o_19[7]_i_47/I0
                         LUT6 (Prop_LUT6_I0_O)        0.100     4.592 r  expu_divu_inst/frac_o_19[7]_i_47/O
                         net (fo=2, unplaced)         0.185     4.777    expu_divu_inst/DIV_stage_inst/frac_o_192[2]
                                                                      r  expu_divu_inst/frac_o_19[7]_i_26/I4
                         LUT5 (Prop_LUT5_I4_O)        0.070     4.847 r  expu_divu_inst/frac_o_19[7]_i_26/O
                         net (fo=3, unplaced)         0.143     4.990    expu_divu_inst/frac_o_19[7]_i_26_n_0
                                                                      r  expu_divu_inst/frac_o_19[7]_i_6/I3
                         LUT5 (Prop_LUT5_I3_O)        0.053     5.043 r  expu_divu_inst/frac_o_19[7]_i_6/O
                         net (fo=2, unplaced)         0.185     5.228    expu_divu_inst/frac_o_19[7]_i_6_n_0
                                                                      r  expu_divu_inst/frac_o_19[7]_i_14/I0
                         LUT6 (Prop_LUT6_I0_O)        0.037     5.265 r  expu_divu_inst/frac_o_19[7]_i_14/O
                         net (fo=1, unplaced)         0.032     5.297    expu_divu_inst/frac_o_19[7]_i_14_n_0
                                                                      r  expu_divu_inst/frac_o_19_reg[7]_i_1/S[3]
                         CARRY8 (Prop_CARRY8_S[3]_CO[7])
                                                      0.170     5.467 r  expu_divu_inst/frac_o_19_reg[7]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     5.472    expu_divu_inst/frac_o_19_reg[7]_i_1_n_0
                                                                      r  expu_divu_inst/frac_o_19_reg[9]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.076     5.548 r  expu_divu_inst/frac_o_19_reg[9]_i_1/O[1]
                         net (fo=1, unplaced)         0.025     5.573    DIV_stage_inst/O21[9]
                         FDRE                                         r  DIV_stage_inst/frac_o_19_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      3.000     3.000 r  
                                                      0.000     3.000 r  clock (IN)
                         net (fo=0)                   0.000     3.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.485     3.485 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     3.485    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.485 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     3.732    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.756 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       2.439     6.195    DIV_stage_inst/clock_IBUF_BUFG
                         FDRE                                         r  DIV_stage_inst/frac_o_19_reg[9]/C
                         clock pessimism              0.285     6.480    
                         clock uncertainty           -0.035     6.445    
                         FDRE (Setup_FDRE_C_D)        0.025     6.470    DIV_stage_inst/frac_o_19_reg[9]
  -------------------------------------------------------------------
                         required time                          6.470    
                         arrival time                          -5.573    
  -------------------------------------------------------------------
                         slack                                  0.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.072ns  (arrival time - required time)
  Source:                 EXP_stage_inst/sum_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            EXP_stage_inst/sum_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.056ns (47.059%)  route 0.063ns (52.941%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.370     0.370 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.370    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.370 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.486    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.503 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       1.114     1.617    EXP_stage_inst/clock
                         FDRE                                         r  EXP_stage_inst/sum_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.655 r  EXP_stage_inst/sum_reg[9]/Q
                         net (fo=3, unplaced)         0.056     1.711    EXP_stage_inst/AdderTree/Q[9]
                                                                      r  EXP_stage_inst/AdderTree/sum_reg[15]_i_2/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.018     1.729 r  EXP_stage_inst/AdderTree/sum_reg[15]_i_2/O[1]
                         net (fo=1, unplaced)         0.007     1.736    EXP_stage_inst/p_0_in[9]
                         FDRE                                         r  EXP_stage_inst/sum_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.557     0.557 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.557    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.557 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.704    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.723 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       1.259     1.982    EXP_stage_inst/clock
                         FDRE                                         r  EXP_stage_inst/sum_reg[9]/C
                         clock pessimism             -0.220     1.762    
                         FDRE (Hold_FDRE_C_D)         0.046     1.808    EXP_stage_inst/sum_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                 -0.072    

Slack (VIOLATED) :        -0.070ns  (arrival time - required time)
  Source:                 EXP_stage_inst/sum_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            EXP_stage_inst/sum_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.056ns (46.281%)  route 0.065ns (53.719%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.370     0.370 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.370    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.370 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.486    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.503 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       1.114     1.617    EXP_stage_inst/clock
                         FDRE                                         r  EXP_stage_inst/sum_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.037     1.654 r  EXP_stage_inst/sum_reg[13]/Q
                         net (fo=3, unplaced)         0.058     1.712    EXP_stage_inst/AdderTree/Q[13]
                                                                      r  EXP_stage_inst/AdderTree/sum_reg[15]_i_2/S[5]
                         CARRY8 (Prop_CARRY8_S[5]_O[5])
                                                      0.019     1.731 r  EXP_stage_inst/AdderTree/sum_reg[15]_i_2/O[5]
                         net (fo=1, unplaced)         0.007     1.738    EXP_stage_inst/p_0_in[13]
                         FDRE                                         r  EXP_stage_inst/sum_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.557     0.557 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.557    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.557 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.704    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.723 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       1.259     1.982    EXP_stage_inst/clock
                         FDRE                                         r  EXP_stage_inst/sum_reg[13]/C
                         clock pessimism             -0.220     1.762    
                         FDRE (Hold_FDRE_C_D)         0.046     1.808    EXP_stage_inst/sum_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                 -0.070    

Slack (VIOLATED) :        -0.067ns  (arrival time - required time)
  Source:                 EXP_stage_inst/sum_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            EXP_stage_inst/sum_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.057ns (45.968%)  route 0.067ns (54.032%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.370     0.370 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.370    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.370 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.486    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.503 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       1.114     1.617    EXP_stage_inst/clock
                         FDRE                                         r  EXP_stage_inst/sum_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.655 r  EXP_stage_inst/sum_reg[8]/Q
                         net (fo=3, unplaced)         0.060     1.715    EXP_stage_inst/AdderTree/Q[8]
                                                                      r  EXP_stage_inst/AdderTree/sum_reg[15]_i_2/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_O[0])
                                                      0.019     1.734 r  EXP_stage_inst/AdderTree/sum_reg[15]_i_2/O[0]
                         net (fo=1, unplaced)         0.007     1.741    EXP_stage_inst/p_0_in[8]
                         FDRE                                         r  EXP_stage_inst/sum_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.557     0.557 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.557    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.557 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.704    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.723 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       1.259     1.982    EXP_stage_inst/clock
                         FDRE                                         r  EXP_stage_inst/sum_reg[8]/C
                         clock pessimism             -0.220     1.762    
                         FDRE (Hold_FDRE_C_D)         0.046     1.808    EXP_stage_inst/sum_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                 -0.067    

Slack (VIOLATED) :        -0.066ns  (arrival time - required time)
  Source:                 EXP_stage_inst/sum_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            EXP_stage_inst/sum_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.056ns (44.800%)  route 0.069ns (55.200%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.370     0.370 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.370    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.370 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.486    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.503 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       1.114     1.617    EXP_stage_inst/clock
                         FDRE                                         r  EXP_stage_inst/sum_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.655 r  EXP_stage_inst/sum_reg[12]/Q
                         net (fo=3, unplaced)         0.062     1.717    EXP_stage_inst/AdderTree/Q[12]
                                                                      r  EXP_stage_inst/AdderTree/sum_reg[15]_i_2/S[4]
                         CARRY8 (Prop_CARRY8_S[4]_O[4])
                                                      0.018     1.735 r  EXP_stage_inst/AdderTree/sum_reg[15]_i_2/O[4]
                         net (fo=1, unplaced)         0.007     1.742    EXP_stage_inst/p_0_in[12]
                         FDRE                                         r  EXP_stage_inst/sum_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.557     0.557 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.557    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.557 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.704    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.723 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       1.259     1.982    EXP_stage_inst/clock
                         FDRE                                         r  EXP_stage_inst/sum_reg[12]/C
                         clock pessimism             -0.220     1.762    
                         FDRE (Hold_FDRE_C_D)         0.046     1.808    EXP_stage_inst/sum_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.066ns  (arrival time - required time)
  Source:                 expu_divu_inst/expdiv_divu_o_bits_sum_data_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            DIV_stage_inst/exp_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.061ns (48.800%)  route 0.064ns (51.200%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.370     0.370 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.370    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.370 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.486    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.503 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       1.114     1.617    expu_divu_inst/clock
                         FDRE                                         r  expu_divu_inst/expdiv_divu_o_bits_sum_data_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.655 r  expu_divu_inst/expdiv_divu_o_bits_sum_data_o_reg[12]/Q
                         net (fo=2, unplaced)         0.048     1.703    expu_divu_inst/_expu_divu_inst_expdiv_divu_o_bits_sum[12]
                                                                      r  expu_divu_inst/exp_o[2]_i_1/I4
                         LUT6 (Prop_LUT6_I4_O)        0.023     1.726 r  expu_divu_inst/exp_o[2]_i_1/O
                         net (fo=1, unplaced)         0.016     1.742    DIV_stage_inst/exp_o_reg[4]_0[2]
                         FDRE                                         r  DIV_stage_inst/exp_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.557     0.557 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.557    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.557 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.704    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.723 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       1.259     1.982    DIV_stage_inst/clock_IBUF_BUFG
                         FDRE                                         r  DIV_stage_inst/exp_o_reg[2]/C
                         clock pessimism             -0.220     1.762    
                         FDRE (Hold_FDRE_C_D)         0.046     1.808    DIV_stage_inst/exp_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.066ns  (arrival time - required time)
  Source:                 EXP_stage_inst/AdderTree/TreeLevel1_out_bits_batch_num_reg[0]_EXP_stage_inst_AdderTree_TreeLevel1_out_valid_reg_r/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            EXP_stage_inst/AdderTree/TreeLevel2_out_bits_batch_num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.061ns (48.800%)  route 0.064ns (51.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.370     0.370 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.370    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.370 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.486    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.503 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       1.114     1.617    EXP_stage_inst/AdderTree/clock
                         FDRE                                         r  EXP_stage_inst/AdderTree/TreeLevel1_out_bits_batch_num_reg[0]_EXP_stage_inst_AdderTree_TreeLevel1_out_valid_reg_r/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.655 r  EXP_stage_inst/AdderTree/TreeLevel1_out_bits_batch_num_reg[0]_EXP_stage_inst_AdderTree_TreeLevel1_out_valid_reg_r/Q
                         net (fo=1, unplaced)         0.048     1.703    EXP_stage_inst/AdderTree/TreeLevel1_out_bits_batch_num_reg[0]_EXP_stage_inst_AdderTree_TreeLevel1_out_valid_reg_r_n_0
                                                                      r  EXP_stage_inst/AdderTree/TreeLevel1_out_bits_batch_num_reg_gate__2/I0
                         LUT2 (Prop_LUT2_I0_O)        0.023     1.726 r  EXP_stage_inst/AdderTree/TreeLevel1_out_bits_batch_num_reg_gate__2/O
                         net (fo=1, unplaced)         0.016     1.742    EXP_stage_inst/AdderTree/TreeLevel1_out_bits_batch_num_reg_gate__2_n_0
                         FDRE                                         r  EXP_stage_inst/AdderTree/TreeLevel2_out_bits_batch_num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.557     0.557 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.557    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.557 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.704    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.723 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       1.259     1.982    EXP_stage_inst/AdderTree/clock
                         FDRE                                         r  EXP_stage_inst/AdderTree/TreeLevel2_out_bits_batch_num_reg[0]/C
                         clock pessimism             -0.220     1.762    
                         FDRE (Hold_FDRE_C_D)         0.046     1.808    EXP_stage_inst/AdderTree/TreeLevel2_out_bits_batch_num_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.066ns  (arrival time - required time)
  Source:                 EXP_stage_inst/AdderTree/TreeLevel1_out_bits_batch_num_reg[2]_EXP_stage_inst_AdderTree_TreeLevel1_out_valid_reg_r/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            EXP_stage_inst/AdderTree/TreeLevel2_out_bits_batch_num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.061ns (48.800%)  route 0.064ns (51.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.370     0.370 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.370    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.370 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.486    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.503 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       1.114     1.617    EXP_stage_inst/AdderTree/clock
                         FDRE                                         r  EXP_stage_inst/AdderTree/TreeLevel1_out_bits_batch_num_reg[2]_EXP_stage_inst_AdderTree_TreeLevel1_out_valid_reg_r/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.655 r  EXP_stage_inst/AdderTree/TreeLevel1_out_bits_batch_num_reg[2]_EXP_stage_inst_AdderTree_TreeLevel1_out_valid_reg_r/Q
                         net (fo=1, unplaced)         0.048     1.703    EXP_stage_inst/AdderTree/TreeLevel1_out_bits_batch_num_reg[2]_EXP_stage_inst_AdderTree_TreeLevel1_out_valid_reg_r_n_0
                                                                      r  EXP_stage_inst/AdderTree/TreeLevel1_out_bits_batch_num_reg_gate__0/I0
                         LUT2 (Prop_LUT2_I0_O)        0.023     1.726 r  EXP_stage_inst/AdderTree/TreeLevel1_out_bits_batch_num_reg_gate__0/O
                         net (fo=1, unplaced)         0.016     1.742    EXP_stage_inst/AdderTree/TreeLevel1_out_bits_batch_num_reg_gate__0_n_0
                         FDRE                                         r  EXP_stage_inst/AdderTree/TreeLevel2_out_bits_batch_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.557     0.557 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.557    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.557 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.704    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.723 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       1.259     1.982    EXP_stage_inst/AdderTree/clock
                         FDRE                                         r  EXP_stage_inst/AdderTree/TreeLevel2_out_bits_batch_num_reg[2]/C
                         clock pessimism             -0.220     1.762    
                         FDRE (Hold_FDRE_C_D)         0.046     1.808    EXP_stage_inst/AdderTree/TreeLevel2_out_bits_batch_num_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.066ns  (arrival time - required time)
  Source:                 EXP_stage_inst/AdderTree/TreeLevel1_out_bits_batch_num_reg[3]_EXP_stage_inst_AdderTree_TreeLevel1_out_valid_reg_r/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            EXP_stage_inst/AdderTree/TreeLevel2_out_bits_batch_num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.061ns (48.800%)  route 0.064ns (51.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.370     0.370 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.370    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.370 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.486    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.503 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       1.114     1.617    EXP_stage_inst/AdderTree/clock
                         FDRE                                         r  EXP_stage_inst/AdderTree/TreeLevel1_out_bits_batch_num_reg[3]_EXP_stage_inst_AdderTree_TreeLevel1_out_valid_reg_r/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.655 r  EXP_stage_inst/AdderTree/TreeLevel1_out_bits_batch_num_reg[3]_EXP_stage_inst_AdderTree_TreeLevel1_out_valid_reg_r/Q
                         net (fo=1, unplaced)         0.048     1.703    EXP_stage_inst/AdderTree/TreeLevel1_out_bits_batch_num_reg[3]_EXP_stage_inst_AdderTree_TreeLevel1_out_valid_reg_r_n_0
                                                                      r  EXP_stage_inst/AdderTree/TreeLevel1_out_bits_batch_num_reg_gate/I0
                         LUT2 (Prop_LUT2_I0_O)        0.023     1.726 r  EXP_stage_inst/AdderTree/TreeLevel1_out_bits_batch_num_reg_gate/O
                         net (fo=1, unplaced)         0.016     1.742    EXP_stage_inst/AdderTree/TreeLevel1_out_bits_batch_num_reg_gate_n_0
                         FDRE                                         r  EXP_stage_inst/AdderTree/TreeLevel2_out_bits_batch_num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.557     0.557 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.557    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.557 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.704    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.723 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       1.259     1.982    EXP_stage_inst/AdderTree/clock
                         FDRE                                         r  EXP_stage_inst/AdderTree/TreeLevel2_out_bits_batch_num_reg[3]/C
                         clock pessimism             -0.220     1.762    
                         FDRE (Hold_FDRE_C_D)         0.046     1.808    EXP_stage_inst/AdderTree/TreeLevel2_out_bits_batch_num_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.061ns  (arrival time - required time)
  Source:                 EXP_stage_inst/sum_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            EXP_stage_inst/sum_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.069ns (53.077%)  route 0.061ns (46.923%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.370     0.370 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.370    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.370 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.486    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.503 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       1.114     1.617    EXP_stage_inst/clock
                         FDRE                                         r  EXP_stage_inst/sum_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.655 r  EXP_stage_inst/sum_reg[1]/Q
                         net (fo=2, unplaced)         0.054     1.709    EXP_stage_inst/AdderTree/Q[1]
                                                                      r  EXP_stage_inst/AdderTree/sum_reg[7]_i_1/DI[1]
                         CARRY8 (Prop_CARRY8_DI[1]_O[2])
                                                      0.031     1.740 r  EXP_stage_inst/AdderTree/sum_reg[7]_i_1/O[2]
                         net (fo=1, unplaced)         0.007     1.747    EXP_stage_inst/p_0_in[2]
                         FDRE                                         r  EXP_stage_inst/sum_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.557     0.557 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.557    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.557 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.704    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.723 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       1.259     1.982    EXP_stage_inst/clock
                         FDRE                                         r  EXP_stage_inst/sum_reg[2]/C
                         clock pessimism             -0.220     1.762    
                         FDRE (Hold_FDRE_C_D)         0.046     1.808    EXP_stage_inst/sum_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                 -0.061    

Slack (VIOLATED) :        -0.061ns  (arrival time - required time)
  Source:                 EXP_stage_inst/AdderTree/TreeLevel1_out_bits_sum_3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            EXP_stage_inst/AdderTree/TreeLevel2_out_bits_sum_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.061ns (46.923%)  route 0.069ns (53.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.370     0.370 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.370    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.370 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.486    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.503 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       1.114     1.617    EXP_stage_inst/AdderTree/clock
                         FDRE                                         r  EXP_stage_inst/AdderTree/TreeLevel1_out_bits_sum_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.655 r  EXP_stage_inst/AdderTree/TreeLevel1_out_bits_sum_3_reg[0]/Q
                         net (fo=4, unplaced)         0.053     1.708    EXP_stage_inst/AdderTree/AdderTreeLevel_1/TreeLevel2_out_bits_sum_0_reg[0][0]
                                                                      r  EXP_stage_inst/AdderTree/AdderTreeLevel_1/TreeLevel2_out_bits_sum_0[0]_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.023     1.731 r  EXP_stage_inst/AdderTree/AdderTreeLevel_1/TreeLevel2_out_bits_sum_0[0]_i_1/O
                         net (fo=1, unplaced)         0.016     1.747    EXP_stage_inst/AdderTree/_AdderTreeLevel_1_io_out_bits_sum_0[0]
                         FDRE                                         r  EXP_stage_inst/AdderTree/TreeLevel2_out_bits_sum_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.557     0.557 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.557    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.557 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.704    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.723 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       1.259     1.982    EXP_stage_inst/AdderTree/clock
                         FDRE                                         r  EXP_stage_inst/AdderTree/TreeLevel2_out_bits_sum_0_reg[0]/C
                         clock pessimism             -0.220     1.762    
                         FDRE (Hold_FDRE_C_D)         0.046     1.808    EXP_stage_inst/AdderTree/TreeLevel2_out_bits_sum_0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                 -0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { clock }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         3.000       1.710                clock_IBUF_BUFG_inst/I
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.000       1.936                EXP_stage_inst/AdderTree/TreeLevel1_in_bits_batch_num_reg[0]_srl3___EXP_stage_inst_AdderTree_TreeLevel1_in_valid_reg_r/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.000       1.936                EXP_stage_inst/AdderTree/TreeLevel1_in_bits_batch_num_reg[1]_srl3___EXP_stage_inst_AdderTree_TreeLevel1_in_valid_reg_r/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.000       1.936                EXP_stage_inst/AdderTree/TreeLevel1_in_bits_batch_num_reg[2]_srl3___EXP_stage_inst_AdderTree_TreeLevel1_in_valid_reg_r/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.000       1.936                EXP_stage_inst/AdderTree/TreeLevel1_in_bits_batch_num_reg[3]_srl3___EXP_stage_inst_AdderTree_TreeLevel1_in_valid_reg_r/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.000       1.936                EXP_stage_inst/AdderTree/TreeLevel1_in_valid_reg_srl3___EXP_stage_inst_AdderTree_TreeLevel1_in_valid_reg_r/CLK
Min Period        n/a     FDRE/C      n/a            0.550         3.000       2.450                DIV_stage_inst/dataoutValid_reg/C
Min Period        n/a     FDRE/C      n/a            0.550         3.000       2.450                DIV_stage_inst/exp_o_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.550         3.000       2.450                DIV_stage_inst/exp_o_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.550         3.000       2.450                DIV_stage_inst/exp_o_reg[2]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         1.500       0.968                EXP_stage_inst/AdderTree/TreeLevel1_in_bits_batch_num_reg[0]_srl3___EXP_stage_inst_AdderTree_TreeLevel1_in_valid_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         1.500       0.968                EXP_stage_inst/AdderTree/TreeLevel1_in_bits_batch_num_reg[0]_srl3___EXP_stage_inst_AdderTree_TreeLevel1_in_valid_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         1.500       0.968                EXP_stage_inst/AdderTree/TreeLevel1_in_bits_batch_num_reg[1]_srl3___EXP_stage_inst_AdderTree_TreeLevel1_in_valid_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         1.500       0.968                EXP_stage_inst/AdderTree/TreeLevel1_in_bits_batch_num_reg[1]_srl3___EXP_stage_inst_AdderTree_TreeLevel1_in_valid_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         1.500       0.968                EXP_stage_inst/AdderTree/TreeLevel1_in_bits_batch_num_reg[2]_srl3___EXP_stage_inst_AdderTree_TreeLevel1_in_valid_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         1.500       0.968                EXP_stage_inst/AdderTree/TreeLevel1_in_bits_batch_num_reg[2]_srl3___EXP_stage_inst_AdderTree_TreeLevel1_in_valid_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         1.500       0.968                EXP_stage_inst/AdderTree/TreeLevel1_in_bits_batch_num_reg[3]_srl3___EXP_stage_inst_AdderTree_TreeLevel1_in_valid_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         1.500       0.968                EXP_stage_inst/AdderTree/TreeLevel1_in_bits_batch_num_reg[3]_srl3___EXP_stage_inst_AdderTree_TreeLevel1_in_valid_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         1.500       0.968                EXP_stage_inst/AdderTree/TreeLevel1_in_valid_reg_srl3___EXP_stage_inst_AdderTree_TreeLevel1_in_valid_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         1.500       0.968                EXP_stage_inst/AdderTree/TreeLevel1_in_valid_reg_srl3___EXP_stage_inst_AdderTree_TreeLevel1_in_valid_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         1.500       0.968                EXP_stage_inst/AdderTree/TreeLevel1_in_bits_batch_num_reg[0]_srl3___EXP_stage_inst_AdderTree_TreeLevel1_in_valid_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         1.500       0.968                EXP_stage_inst/AdderTree/TreeLevel1_in_bits_batch_num_reg[0]_srl3___EXP_stage_inst_AdderTree_TreeLevel1_in_valid_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         1.500       0.968                EXP_stage_inst/AdderTree/TreeLevel1_in_bits_batch_num_reg[1]_srl3___EXP_stage_inst_AdderTree_TreeLevel1_in_valid_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         1.500       0.968                EXP_stage_inst/AdderTree/TreeLevel1_in_bits_batch_num_reg[1]_srl3___EXP_stage_inst_AdderTree_TreeLevel1_in_valid_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         1.500       0.968                EXP_stage_inst/AdderTree/TreeLevel1_in_bits_batch_num_reg[2]_srl3___EXP_stage_inst_AdderTree_TreeLevel1_in_valid_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         1.500       0.968                EXP_stage_inst/AdderTree/TreeLevel1_in_bits_batch_num_reg[2]_srl3___EXP_stage_inst_AdderTree_TreeLevel1_in_valid_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         1.500       0.968                EXP_stage_inst/AdderTree/TreeLevel1_in_bits_batch_num_reg[3]_srl3___EXP_stage_inst_AdderTree_TreeLevel1_in_valid_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         1.500       0.968                EXP_stage_inst/AdderTree/TreeLevel1_in_bits_batch_num_reg[3]_srl3___EXP_stage_inst_AdderTree_TreeLevel1_in_valid_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         1.500       0.968                EXP_stage_inst/AdderTree/TreeLevel1_in_valid_reg_srl3___EXP_stage_inst_AdderTree_TreeLevel1_in_valid_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         1.500       0.968                EXP_stage_inst/AdderTree/TreeLevel1_in_valid_reg_srl3___EXP_stage_inst_AdderTree_TreeLevel1_in_valid_reg_r/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clock
  To Clock:  

Max Delay           961 Endpoints
Min Delay           961 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DIV_stage_inst/dataoutValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            data_out_bits_data_o_0[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.590ns  (logic 1.291ns (49.849%)  route 1.299ns (50.151%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.737     0.737 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.737    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.737 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     1.013    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.041 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       2.584     3.625    DIV_stage_inst/clock_IBUF_BUFG
                         FDRE                                         r  DIV_stage_inst/dataoutValid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.702 r  DIV_stage_inst/dataoutValid_reg/Q
                         net (fo=646, unplaced)       0.216     3.918    DIV_stage_inst/divu_o_valid
                                                                      r  DIV_stage_inst/data_out_bits_data_o_0_OBUF[12]_inst_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.100     4.018 r  DIV_stage_inst/data_out_bits_data_o_0_OBUF[12]_inst_i_1/O
                         net (fo=64, unplaced)        1.083     5.101    data_out_bits_data_o_63_OBUF[12]
                                                                      r  data_out_bits_data_o_0_OBUF[12]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.114     6.215 r  data_out_bits_data_o_0_OBUF[12]_inst/O
                         net (fo=0)                   0.000     6.215    data_out_bits_data_o_0[12]
                                                                      r  data_out_bits_data_o_0[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIV_stage_inst/dataoutValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            data_out_bits_data_o_0[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.590ns  (logic 1.291ns (49.849%)  route 1.299ns (50.151%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.737     0.737 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.737    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.737 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     1.013    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.041 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       2.584     3.625    DIV_stage_inst/clock_IBUF_BUFG
                         FDRE                                         r  DIV_stage_inst/dataoutValid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.702 r  DIV_stage_inst/dataoutValid_reg/Q
                         net (fo=646, unplaced)       0.216     3.918    DIV_stage_inst/divu_o_valid
                                                                      r  DIV_stage_inst/data_out_bits_data_o_0_OBUF[14]_inst_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.100     4.018 r  DIV_stage_inst/data_out_bits_data_o_0_OBUF[14]_inst_i_1/O
                         net (fo=64, unplaced)        1.083     5.101    data_out_bits_data_o_63_OBUF[14]
                                                                      r  data_out_bits_data_o_0_OBUF[14]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.114     6.215 r  data_out_bits_data_o_0_OBUF[14]_inst/O
                         net (fo=0)                   0.000     6.215    data_out_bits_data_o_0[14]
                                                                      r  data_out_bits_data_o_0[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIV_stage_inst/dataoutValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            data_out_bits_data_o_10[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.590ns  (logic 1.291ns (49.849%)  route 1.299ns (50.151%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.737     0.737 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.737    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.737 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     1.013    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.041 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       2.584     3.625    DIV_stage_inst/clock_IBUF_BUFG
                         FDRE                                         r  DIV_stage_inst/dataoutValid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.702 r  DIV_stage_inst/dataoutValid_reg/Q
                         net (fo=646, unplaced)       0.216     3.918    DIV_stage_inst/divu_o_valid
                                                                      r  DIV_stage_inst/data_out_bits_data_o_0_OBUF[12]_inst_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.100     4.018 r  DIV_stage_inst/data_out_bits_data_o_0_OBUF[12]_inst_i_1/O
                         net (fo=64, unplaced)        1.083     5.101    data_out_bits_data_o_63_OBUF[12]
                                                                      r  data_out_bits_data_o_10_OBUF[12]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.114     6.215 r  data_out_bits_data_o_10_OBUF[12]_inst/O
                         net (fo=0)                   0.000     6.215    data_out_bits_data_o_10[12]
                                                                      r  data_out_bits_data_o_10[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIV_stage_inst/dataoutValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            data_out_bits_data_o_10[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.590ns  (logic 1.291ns (49.849%)  route 1.299ns (50.151%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.737     0.737 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.737    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.737 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     1.013    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.041 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       2.584     3.625    DIV_stage_inst/clock_IBUF_BUFG
                         FDRE                                         r  DIV_stage_inst/dataoutValid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.702 r  DIV_stage_inst/dataoutValid_reg/Q
                         net (fo=646, unplaced)       0.216     3.918    DIV_stage_inst/divu_o_valid
                                                                      r  DIV_stage_inst/data_out_bits_data_o_0_OBUF[14]_inst_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.100     4.018 r  DIV_stage_inst/data_out_bits_data_o_0_OBUF[14]_inst_i_1/O
                         net (fo=64, unplaced)        1.083     5.101    data_out_bits_data_o_63_OBUF[14]
                                                                      r  data_out_bits_data_o_10_OBUF[14]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.114     6.215 r  data_out_bits_data_o_10_OBUF[14]_inst/O
                         net (fo=0)                   0.000     6.215    data_out_bits_data_o_10[14]
                                                                      r  data_out_bits_data_o_10[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIV_stage_inst/dataoutValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            data_out_bits_data_o_11[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.590ns  (logic 1.291ns (49.849%)  route 1.299ns (50.151%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.737     0.737 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.737    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.737 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     1.013    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.041 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       2.584     3.625    DIV_stage_inst/clock_IBUF_BUFG
                         FDRE                                         r  DIV_stage_inst/dataoutValid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.702 r  DIV_stage_inst/dataoutValid_reg/Q
                         net (fo=646, unplaced)       0.216     3.918    DIV_stage_inst/divu_o_valid
                                                                      r  DIV_stage_inst/data_out_bits_data_o_0_OBUF[12]_inst_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.100     4.018 r  DIV_stage_inst/data_out_bits_data_o_0_OBUF[12]_inst_i_1/O
                         net (fo=64, unplaced)        1.083     5.101    data_out_bits_data_o_63_OBUF[12]
                                                                      r  data_out_bits_data_o_11_OBUF[12]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.114     6.215 r  data_out_bits_data_o_11_OBUF[12]_inst/O
                         net (fo=0)                   0.000     6.215    data_out_bits_data_o_11[12]
                                                                      r  data_out_bits_data_o_11[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIV_stage_inst/dataoutValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            data_out_bits_data_o_11[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.590ns  (logic 1.291ns (49.849%)  route 1.299ns (50.151%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.737     0.737 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.737    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.737 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     1.013    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.041 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       2.584     3.625    DIV_stage_inst/clock_IBUF_BUFG
                         FDRE                                         r  DIV_stage_inst/dataoutValid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.702 r  DIV_stage_inst/dataoutValid_reg/Q
                         net (fo=646, unplaced)       0.216     3.918    DIV_stage_inst/divu_o_valid
                                                                      r  DIV_stage_inst/data_out_bits_data_o_0_OBUF[14]_inst_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.100     4.018 r  DIV_stage_inst/data_out_bits_data_o_0_OBUF[14]_inst_i_1/O
                         net (fo=64, unplaced)        1.083     5.101    data_out_bits_data_o_63_OBUF[14]
                                                                      r  data_out_bits_data_o_11_OBUF[14]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.114     6.215 r  data_out_bits_data_o_11_OBUF[14]_inst/O
                         net (fo=0)                   0.000     6.215    data_out_bits_data_o_11[14]
                                                                      r  data_out_bits_data_o_11[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIV_stage_inst/dataoutValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            data_out_bits_data_o_12[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.590ns  (logic 1.291ns (49.849%)  route 1.299ns (50.151%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.737     0.737 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.737    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.737 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     1.013    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.041 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       2.584     3.625    DIV_stage_inst/clock_IBUF_BUFG
                         FDRE                                         r  DIV_stage_inst/dataoutValid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.702 r  DIV_stage_inst/dataoutValid_reg/Q
                         net (fo=646, unplaced)       0.216     3.918    DIV_stage_inst/divu_o_valid
                                                                      r  DIV_stage_inst/data_out_bits_data_o_0_OBUF[12]_inst_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.100     4.018 r  DIV_stage_inst/data_out_bits_data_o_0_OBUF[12]_inst_i_1/O
                         net (fo=64, unplaced)        1.083     5.101    data_out_bits_data_o_63_OBUF[12]
                                                                      r  data_out_bits_data_o_12_OBUF[12]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.114     6.215 r  data_out_bits_data_o_12_OBUF[12]_inst/O
                         net (fo=0)                   0.000     6.215    data_out_bits_data_o_12[12]
                                                                      r  data_out_bits_data_o_12[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIV_stage_inst/dataoutValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            data_out_bits_data_o_12[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.590ns  (logic 1.291ns (49.849%)  route 1.299ns (50.151%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.737     0.737 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.737    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.737 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     1.013    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.041 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       2.584     3.625    DIV_stage_inst/clock_IBUF_BUFG
                         FDRE                                         r  DIV_stage_inst/dataoutValid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.702 r  DIV_stage_inst/dataoutValid_reg/Q
                         net (fo=646, unplaced)       0.216     3.918    DIV_stage_inst/divu_o_valid
                                                                      r  DIV_stage_inst/data_out_bits_data_o_0_OBUF[14]_inst_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.100     4.018 r  DIV_stage_inst/data_out_bits_data_o_0_OBUF[14]_inst_i_1/O
                         net (fo=64, unplaced)        1.083     5.101    data_out_bits_data_o_63_OBUF[14]
                                                                      r  data_out_bits_data_o_12_OBUF[14]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.114     6.215 r  data_out_bits_data_o_12_OBUF[14]_inst/O
                         net (fo=0)                   0.000     6.215    data_out_bits_data_o_12[14]
                                                                      r  data_out_bits_data_o_12[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIV_stage_inst/dataoutValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            data_out_bits_data_o_13[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.590ns  (logic 1.291ns (49.849%)  route 1.299ns (50.151%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.737     0.737 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.737    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.737 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     1.013    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.041 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       2.584     3.625    DIV_stage_inst/clock_IBUF_BUFG
                         FDRE                                         r  DIV_stage_inst/dataoutValid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.702 r  DIV_stage_inst/dataoutValid_reg/Q
                         net (fo=646, unplaced)       0.216     3.918    DIV_stage_inst/divu_o_valid
                                                                      r  DIV_stage_inst/data_out_bits_data_o_0_OBUF[12]_inst_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.100     4.018 r  DIV_stage_inst/data_out_bits_data_o_0_OBUF[12]_inst_i_1/O
                         net (fo=64, unplaced)        1.083     5.101    data_out_bits_data_o_63_OBUF[12]
                                                                      r  data_out_bits_data_o_13_OBUF[12]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.114     6.215 r  data_out_bits_data_o_13_OBUF[12]_inst/O
                         net (fo=0)                   0.000     6.215    data_out_bits_data_o_13[12]
                                                                      r  data_out_bits_data_o_13[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIV_stage_inst/dataoutValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            data_out_bits_data_o_13[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.590ns  (logic 1.291ns (49.849%)  route 1.299ns (50.151%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.737     0.737 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.737    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.737 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     1.013    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.041 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       2.584     3.625    DIV_stage_inst/clock_IBUF_BUFG
                         FDRE                                         r  DIV_stage_inst/dataoutValid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.702 r  DIV_stage_inst/dataoutValid_reg/Q
                         net (fo=646, unplaced)       0.216     3.918    DIV_stage_inst/divu_o_valid
                                                                      r  DIV_stage_inst/data_out_bits_data_o_0_OBUF[14]_inst_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.100     4.018 r  DIV_stage_inst/data_out_bits_data_o_0_OBUF[14]_inst_i_1/O
                         net (fo=64, unplaced)        1.083     5.101    data_out_bits_data_o_63_OBUF[14]
                                                                      r  data_out_bits_data_o_13_OBUF[14]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.114     6.215 r  data_out_bits_data_o_13_OBUF[14]_inst/O
                         net (fo=0)                   0.000     6.215    data_out_bits_data_o_13[14]
                                                                      r  data_out_bits_data_o_13[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DIV_stage_inst/dataoutValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            data_out_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.127ns  (logic 0.642ns (56.965%)  route 0.485ns (43.035%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.370     0.370 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.370    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.370 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.486    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.503 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       1.114     1.617    DIV_stage_inst/clock_IBUF_BUFG
                         FDRE                                         r  DIV_stage_inst/dataoutValid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.655 r  DIV_stage_inst/dataoutValid_reg/Q
                         net (fo=646, unplaced)       0.485     2.140    data_out_valid_OBUF
                                                                      r  data_out_valid_OBUF_inst/I
                         OBUF (Prop_OBUF_I_O)         0.604     2.744 r  data_out_valid_OBUF_inst/O
                         net (fo=0)                   0.000     2.744    data_out_valid
                                                                      r  data_out_valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIV_stage_inst/frac_o_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            data_out_bits_data_o_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.149ns  (logic 0.656ns (57.093%)  route 0.493ns (42.907%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.370     0.370 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.370    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.370 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.486    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.503 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       1.114     1.617    DIV_stage_inst/clock_IBUF_BUFG
                         FDRE                                         r  DIV_stage_inst/frac_o_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.655 r  DIV_stage_inst/frac_o_0_reg[0]/Q
                         net (fo=1, unplaced)         0.069     1.724    DIV_stage_inst/frac_o_0[0]
                                                                      r  DIV_stage_inst/data_out_bits_data_o_0_OBUF[0]_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.014     1.738 r  DIV_stage_inst/data_out_bits_data_o_0_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.424     2.162    data_out_bits_data_o_0_OBUF[0]
                                                                      r  data_out_bits_data_o_0_OBUF[0]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.604     2.766 r  data_out_bits_data_o_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.766    data_out_bits_data_o_0[0]
                                                                      r  data_out_bits_data_o_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIV_stage_inst/frac_o_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            data_out_bits_data_o_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.149ns  (logic 0.656ns (57.093%)  route 0.493ns (42.907%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.370     0.370 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.370    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.370 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.486    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.503 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       1.114     1.617    DIV_stage_inst/clock_IBUF_BUFG
                         FDRE                                         r  DIV_stage_inst/frac_o_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.655 r  DIV_stage_inst/frac_o_0_reg[2]/Q
                         net (fo=1, unplaced)         0.069     1.724    DIV_stage_inst/frac_o_0[2]
                                                                      r  DIV_stage_inst/data_out_bits_data_o_0_OBUF[2]_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.014     1.738 r  DIV_stage_inst/data_out_bits_data_o_0_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.424     2.162    data_out_bits_data_o_0_OBUF[2]
                                                                      r  data_out_bits_data_o_0_OBUF[2]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.604     2.766 r  data_out_bits_data_o_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.766    data_out_bits_data_o_0[2]
                                                                      r  data_out_bits_data_o_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIV_stage_inst/frac_o_0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            data_out_bits_data_o_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.149ns  (logic 0.656ns (57.093%)  route 0.493ns (42.907%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.370     0.370 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.370    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.370 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.486    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.503 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       1.114     1.617    DIV_stage_inst/clock_IBUF_BUFG
                         FDRE                                         r  DIV_stage_inst/frac_o_0_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.655 r  DIV_stage_inst/frac_o_0_reg[4]/Q
                         net (fo=1, unplaced)         0.069     1.724    DIV_stage_inst/frac_o_0[4]
                                                                      r  DIV_stage_inst/data_out_bits_data_o_0_OBUF[4]_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.014     1.738 r  DIV_stage_inst/data_out_bits_data_o_0_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.424     2.162    data_out_bits_data_o_0_OBUF[4]
                                                                      r  data_out_bits_data_o_0_OBUF[4]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.604     2.766 r  data_out_bits_data_o_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.766    data_out_bits_data_o_0[4]
                                                                      r  data_out_bits_data_o_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIV_stage_inst/frac_o_0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            data_out_bits_data_o_0[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.149ns  (logic 0.656ns (57.093%)  route 0.493ns (42.907%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.370     0.370 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.370    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.370 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.486    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.503 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       1.114     1.617    DIV_stage_inst/clock_IBUF_BUFG
                         FDRE                                         r  DIV_stage_inst/frac_o_0_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.655 r  DIV_stage_inst/frac_o_0_reg[8]/Q
                         net (fo=1, unplaced)         0.069     1.724    DIV_stage_inst/frac_o_0[8]
                                                                      r  DIV_stage_inst/data_out_bits_data_o_0_OBUF[8]_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.014     1.738 r  DIV_stage_inst/data_out_bits_data_o_0_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.424     2.162    data_out_bits_data_o_0_OBUF[8]
                                                                      r  data_out_bits_data_o_0_OBUF[8]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.604     2.766 r  data_out_bits_data_o_0_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.766    data_out_bits_data_o_0[8]
                                                                      r  data_out_bits_data_o_0[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIV_stage_inst/frac_o_10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            data_out_bits_data_o_10[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.149ns  (logic 0.656ns (57.093%)  route 0.493ns (42.907%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.370     0.370 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.370    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.370 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.486    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.503 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       1.114     1.617    DIV_stage_inst/clock_IBUF_BUFG
                         FDRE                                         r  DIV_stage_inst/frac_o_10_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.655 r  DIV_stage_inst/frac_o_10_reg[0]/Q
                         net (fo=1, unplaced)         0.069     1.724    DIV_stage_inst/frac_o_10_reg_n_0_[0]
                                                                      r  DIV_stage_inst/data_out_bits_data_o_10_OBUF[0]_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.014     1.738 r  DIV_stage_inst/data_out_bits_data_o_10_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.424     2.162    data_out_bits_data_o_10_OBUF[0]
                                                                      r  data_out_bits_data_o_10_OBUF[0]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.604     2.766 r  data_out_bits_data_o_10_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.766    data_out_bits_data_o_10[0]
                                                                      r  data_out_bits_data_o_10[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIV_stage_inst/frac_o_10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            data_out_bits_data_o_10[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.149ns  (logic 0.656ns (57.093%)  route 0.493ns (42.907%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.370     0.370 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.370    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.370 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.486    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.503 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       1.114     1.617    DIV_stage_inst/clock_IBUF_BUFG
                         FDRE                                         r  DIV_stage_inst/frac_o_10_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.655 r  DIV_stage_inst/frac_o_10_reg[2]/Q
                         net (fo=1, unplaced)         0.069     1.724    DIV_stage_inst/frac_o_10_reg_n_0_[2]
                                                                      r  DIV_stage_inst/data_out_bits_data_o_10_OBUF[2]_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.014     1.738 r  DIV_stage_inst/data_out_bits_data_o_10_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.424     2.162    data_out_bits_data_o_10_OBUF[2]
                                                                      r  data_out_bits_data_o_10_OBUF[2]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.604     2.766 r  data_out_bits_data_o_10_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.766    data_out_bits_data_o_10[2]
                                                                      r  data_out_bits_data_o_10[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIV_stage_inst/frac_o_10_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            data_out_bits_data_o_10[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.149ns  (logic 0.656ns (57.093%)  route 0.493ns (42.907%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.370     0.370 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.370    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.370 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.486    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.503 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       1.114     1.617    DIV_stage_inst/clock_IBUF_BUFG
                         FDRE                                         r  DIV_stage_inst/frac_o_10_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.655 r  DIV_stage_inst/frac_o_10_reg[4]/Q
                         net (fo=1, unplaced)         0.069     1.724    DIV_stage_inst/frac_o_10_reg_n_0_[4]
                                                                      r  DIV_stage_inst/data_out_bits_data_o_10_OBUF[4]_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.014     1.738 r  DIV_stage_inst/data_out_bits_data_o_10_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.424     2.162    data_out_bits_data_o_10_OBUF[4]
                                                                      r  data_out_bits_data_o_10_OBUF[4]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.604     2.766 r  data_out_bits_data_o_10_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.766    data_out_bits_data_o_10[4]
                                                                      r  data_out_bits_data_o_10[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIV_stage_inst/frac_o_10_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            data_out_bits_data_o_10[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.149ns  (logic 0.656ns (57.093%)  route 0.493ns (42.907%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.370     0.370 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.370    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.370 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.486    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.503 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       1.114     1.617    DIV_stage_inst/clock_IBUF_BUFG
                         FDRE                                         r  DIV_stage_inst/frac_o_10_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.655 r  DIV_stage_inst/frac_o_10_reg[8]/Q
                         net (fo=1, unplaced)         0.069     1.724    DIV_stage_inst/frac_o_10_reg_n_0_[8]
                                                                      r  DIV_stage_inst/data_out_bits_data_o_10_OBUF[8]_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.014     1.738 r  DIV_stage_inst/data_out_bits_data_o_10_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.424     2.162    data_out_bits_data_o_10_OBUF[8]
                                                                      r  data_out_bits_data_o_10_OBUF[8]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.604     2.766 r  data_out_bits_data_o_10_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.766    data_out_bits_data_o_10[8]
                                                                      r  data_out_bits_data_o_10[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIV_stage_inst/frac_o_11_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            data_out_bits_data_o_11[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.149ns  (logic 0.656ns (57.093%)  route 0.493ns (42.907%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.370     0.370 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.370    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.370 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.486    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.503 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       1.114     1.617    DIV_stage_inst/clock_IBUF_BUFG
                         FDRE                                         r  DIV_stage_inst/frac_o_11_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.655 r  DIV_stage_inst/frac_o_11_reg[0]/Q
                         net (fo=1, unplaced)         0.069     1.724    DIV_stage_inst/frac_o_11_reg_n_0_[0]
                                                                      r  DIV_stage_inst/data_out_bits_data_o_11_OBUF[0]_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.014     1.738 r  DIV_stage_inst/data_out_bits_data_o_11_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.424     2.162    data_out_bits_data_o_11_OBUF[0]
                                                                      r  data_out_bits_data_o_11_OBUF[0]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.604     2.766 r  data_out_bits_data_o_11_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.766    data_out_bits_data_o_11[0]
                                                                      r  data_out_bits_data_o_11[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clock

Max Delay          1435 Endpoints
Min Delay          1435 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in_stage3_bits_data_frac_0[9]
                            (input port)
  Destination:            DIV_stage_inst/frac_o_0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.004ns  (logic 1.382ns (46.008%)  route 1.622ns (53.992%))
  Logic Levels:           9  (CARRY8=2 IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        3.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.195ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in_stage3_bits_data_frac_0[9] (IN)
                         net (fo=0)                   0.000     0.000    data_in_stage3_bits_data_frac_0_IBUF[9]_inst/I
                                                                      r  data_in_stage3_bits_data_frac_0_IBUF[9]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.737     0.737 r  data_in_stage3_bits_data_frac_0_IBUF[9]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.737    data_in_stage3_bits_data_frac_0_IBUF[9]_inst/OUT
                                                                      r  data_in_stage3_bits_data_frac_0_IBUF[9]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.737 r  data_in_stage3_bits_data_frac_0_IBUF[9]_inst/IBUFCTRL_INST/O
                         net (fo=21, unplaced)        0.906     1.643    expu_divu_inst/data_in_stage3_bits_data_frac_0_IBUF[9]
                                                                      r  expu_divu_inst/frac_o_0[7]_i_67/I0
                         LUT4 (Prop_LUT4_I0_O)        0.139     1.782 r  expu_divu_inst/frac_o_0[7]_i_67/O
                         net (fo=2, unplaced)         0.141     1.923    expu_divu_inst/frac_o_0[7]_i_67_n_0
                                                                      r  expu_divu_inst/frac_o_0[7]_i_48/I0
                         LUT6 (Prop_LUT6_I0_O)        0.100     2.023 r  expu_divu_inst/frac_o_0[7]_i_48/O
                         net (fo=2, unplaced)         0.185     2.208    expu_divu_inst/DIV_stage_inst/frac_o_02[2]
                                                                      r  expu_divu_inst/frac_o_0[7]_i_26/I4
                         LUT5 (Prop_LUT5_I4_O)        0.070     2.278 r  expu_divu_inst/frac_o_0[7]_i_26/O
                         net (fo=3, unplaced)         0.143     2.421    expu_divu_inst/frac_o_0[7]_i_26_n_0
                                                                      r  expu_divu_inst/frac_o_0[7]_i_6/I3
                         LUT5 (Prop_LUT5_I3_O)        0.053     2.474 r  expu_divu_inst/frac_o_0[7]_i_6/O
                         net (fo=2, unplaced)         0.185     2.659    expu_divu_inst/frac_o_0[7]_i_6_n_0
                                                                      r  expu_divu_inst/frac_o_0[7]_i_14/I0
                         LUT6 (Prop_LUT6_I0_O)        0.037     2.696 r  expu_divu_inst/frac_o_0[7]_i_14/O
                         net (fo=1, unplaced)         0.032     2.728    expu_divu_inst/frac_o_0[7]_i_14_n_0
                                                                      r  expu_divu_inst/frac_o_0_reg[7]_i_1/S[3]
                         CARRY8 (Prop_CARRY8_S[3]_CO[7])
                                                      0.170     2.898 r  expu_divu_inst/frac_o_0_reg[7]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     2.903    expu_divu_inst/frac_o_0_reg[7]_i_1_n_0
                                                                      r  expu_divu_inst/frac_o_0_reg[9]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.076     2.979 r  expu_divu_inst/frac_o_0_reg[9]_i_1/O[1]
                         net (fo=1, unplaced)         0.025     3.004    DIV_stage_inst/D[9]
                         FDRE                                         r  DIV_stage_inst/frac_o_0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.485     0.485 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.485    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.485 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     0.732    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.756 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       2.439     3.195    DIV_stage_inst/clock_IBUF_BUFG
                         FDRE                                         r  DIV_stage_inst/frac_o_0_reg[9]/C

Slack:                    inf
  Source:                 data_in_stage3_bits_data_frac_10[9]
                            (input port)
  Destination:            DIV_stage_inst/frac_o_10_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.004ns  (logic 1.382ns (46.008%)  route 1.622ns (53.992%))
  Logic Levels:           9  (CARRY8=2 IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        3.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.195ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in_stage3_bits_data_frac_10[9] (IN)
                         net (fo=0)                   0.000     0.000    data_in_stage3_bits_data_frac_10_IBUF[9]_inst/I
                                                                      r  data_in_stage3_bits_data_frac_10_IBUF[9]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.737     0.737 r  data_in_stage3_bits_data_frac_10_IBUF[9]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.737    data_in_stage3_bits_data_frac_10_IBUF[9]_inst/OUT
                                                                      r  data_in_stage3_bits_data_frac_10_IBUF[9]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.737 r  data_in_stage3_bits_data_frac_10_IBUF[9]_inst/IBUFCTRL_INST/O
                         net (fo=21, unplaced)        0.906     1.643    expu_divu_inst/data_in_stage3_bits_data_frac_10_IBUF[9]
                                                                      r  expu_divu_inst/frac_o_10[7]_i_66/I0
                         LUT4 (Prop_LUT4_I0_O)        0.139     1.782 r  expu_divu_inst/frac_o_10[7]_i_66/O
                         net (fo=2, unplaced)         0.141     1.923    expu_divu_inst/frac_o_10[7]_i_66_n_0
                                                                      r  expu_divu_inst/frac_o_10[7]_i_47/I0
                         LUT6 (Prop_LUT6_I0_O)        0.100     2.023 r  expu_divu_inst/frac_o_10[7]_i_47/O
                         net (fo=2, unplaced)         0.185     2.208    expu_divu_inst/DIV_stage_inst/frac_o_102[2]
                                                                      r  expu_divu_inst/frac_o_10[7]_i_26/I4
                         LUT5 (Prop_LUT5_I4_O)        0.070     2.278 r  expu_divu_inst/frac_o_10[7]_i_26/O
                         net (fo=3, unplaced)         0.143     2.421    expu_divu_inst/frac_o_10[7]_i_26_n_0
                                                                      r  expu_divu_inst/frac_o_10[7]_i_6/I3
                         LUT5 (Prop_LUT5_I3_O)        0.053     2.474 r  expu_divu_inst/frac_o_10[7]_i_6/O
                         net (fo=2, unplaced)         0.185     2.659    expu_divu_inst/frac_o_10[7]_i_6_n_0
                                                                      r  expu_divu_inst/frac_o_10[7]_i_14/I0
                         LUT6 (Prop_LUT6_I0_O)        0.037     2.696 r  expu_divu_inst/frac_o_10[7]_i_14/O
                         net (fo=1, unplaced)         0.032     2.728    expu_divu_inst/frac_o_10[7]_i_14_n_0
                                                                      r  expu_divu_inst/frac_o_10_reg[7]_i_1/S[3]
                         CARRY8 (Prop_CARRY8_S[3]_CO[7])
                                                      0.170     2.898 r  expu_divu_inst/frac_o_10_reg[7]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     2.903    expu_divu_inst/frac_o_10_reg[7]_i_1_n_0
                                                                      r  expu_divu_inst/frac_o_10_reg[9]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.076     2.979 r  expu_divu_inst/frac_o_10_reg[9]_i_1/O[1]
                         net (fo=1, unplaced)         0.025     3.004    DIV_stage_inst/O12[9]
                         FDRE                                         r  DIV_stage_inst/frac_o_10_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.485     0.485 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.485    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.485 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     0.732    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.756 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       2.439     3.195    DIV_stage_inst/clock_IBUF_BUFG
                         FDRE                                         r  DIV_stage_inst/frac_o_10_reg[9]/C

Slack:                    inf
  Source:                 data_in_stage3_bits_data_frac_11[9]
                            (input port)
  Destination:            DIV_stage_inst/frac_o_11_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.004ns  (logic 1.382ns (46.008%)  route 1.622ns (53.992%))
  Logic Levels:           9  (CARRY8=2 IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        3.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.195ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in_stage3_bits_data_frac_11[9] (IN)
                         net (fo=0)                   0.000     0.000    data_in_stage3_bits_data_frac_11_IBUF[9]_inst/I
                                                                      r  data_in_stage3_bits_data_frac_11_IBUF[9]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.737     0.737 r  data_in_stage3_bits_data_frac_11_IBUF[9]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.737    data_in_stage3_bits_data_frac_11_IBUF[9]_inst/OUT
                                                                      r  data_in_stage3_bits_data_frac_11_IBUF[9]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.737 r  data_in_stage3_bits_data_frac_11_IBUF[9]_inst/IBUFCTRL_INST/O
                         net (fo=21, unplaced)        0.906     1.643    expu_divu_inst/data_in_stage3_bits_data_frac_11_IBUF[9]
                                                                      r  expu_divu_inst/frac_o_11[7]_i_66/I0
                         LUT4 (Prop_LUT4_I0_O)        0.139     1.782 r  expu_divu_inst/frac_o_11[7]_i_66/O
                         net (fo=2, unplaced)         0.141     1.923    expu_divu_inst/frac_o_11[7]_i_66_n_0
                                                                      r  expu_divu_inst/frac_o_11[7]_i_47/I0
                         LUT6 (Prop_LUT6_I0_O)        0.100     2.023 r  expu_divu_inst/frac_o_11[7]_i_47/O
                         net (fo=2, unplaced)         0.185     2.208    expu_divu_inst/DIV_stage_inst/frac_o_112[2]
                                                                      r  expu_divu_inst/frac_o_11[7]_i_26/I4
                         LUT5 (Prop_LUT5_I4_O)        0.070     2.278 r  expu_divu_inst/frac_o_11[7]_i_26/O
                         net (fo=3, unplaced)         0.143     2.421    expu_divu_inst/frac_o_11[7]_i_26_n_0
                                                                      r  expu_divu_inst/frac_o_11[7]_i_6/I3
                         LUT5 (Prop_LUT5_I3_O)        0.053     2.474 r  expu_divu_inst/frac_o_11[7]_i_6/O
                         net (fo=2, unplaced)         0.185     2.659    expu_divu_inst/frac_o_11[7]_i_6_n_0
                                                                      r  expu_divu_inst/frac_o_11[7]_i_14/I0
                         LUT6 (Prop_LUT6_I0_O)        0.037     2.696 r  expu_divu_inst/frac_o_11[7]_i_14/O
                         net (fo=1, unplaced)         0.032     2.728    expu_divu_inst/frac_o_11[7]_i_14_n_0
                                                                      r  expu_divu_inst/frac_o_11_reg[7]_i_1/S[3]
                         CARRY8 (Prop_CARRY8_S[3]_CO[7])
                                                      0.170     2.898 r  expu_divu_inst/frac_o_11_reg[7]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     2.903    expu_divu_inst/frac_o_11_reg[7]_i_1_n_0
                                                                      r  expu_divu_inst/frac_o_11_reg[9]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.076     2.979 r  expu_divu_inst/frac_o_11_reg[9]_i_1/O[1]
                         net (fo=1, unplaced)         0.025     3.004    DIV_stage_inst/O13[9]
                         FDRE                                         r  DIV_stage_inst/frac_o_11_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.485     0.485 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.485    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.485 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     0.732    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.756 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       2.439     3.195    DIV_stage_inst/clock_IBUF_BUFG
                         FDRE                                         r  DIV_stage_inst/frac_o_11_reg[9]/C

Slack:                    inf
  Source:                 data_in_stage3_bits_data_frac_12[9]
                            (input port)
  Destination:            DIV_stage_inst/frac_o_12_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.004ns  (logic 1.382ns (46.008%)  route 1.622ns (53.992%))
  Logic Levels:           9  (CARRY8=2 IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        3.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.195ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in_stage3_bits_data_frac_12[9] (IN)
                         net (fo=0)                   0.000     0.000    data_in_stage3_bits_data_frac_12_IBUF[9]_inst/I
                                                                      r  data_in_stage3_bits_data_frac_12_IBUF[9]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.737     0.737 r  data_in_stage3_bits_data_frac_12_IBUF[9]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.737    data_in_stage3_bits_data_frac_12_IBUF[9]_inst/OUT
                                                                      r  data_in_stage3_bits_data_frac_12_IBUF[9]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.737 r  data_in_stage3_bits_data_frac_12_IBUF[9]_inst/IBUFCTRL_INST/O
                         net (fo=21, unplaced)        0.906     1.643    expu_divu_inst/data_in_stage3_bits_data_frac_12_IBUF[9]
                                                                      r  expu_divu_inst/frac_o_12[7]_i_66/I0
                         LUT4 (Prop_LUT4_I0_O)        0.139     1.782 r  expu_divu_inst/frac_o_12[7]_i_66/O
                         net (fo=2, unplaced)         0.141     1.923    expu_divu_inst/frac_o_12[7]_i_66_n_0
                                                                      r  expu_divu_inst/frac_o_12[7]_i_47/I0
                         LUT6 (Prop_LUT6_I0_O)        0.100     2.023 r  expu_divu_inst/frac_o_12[7]_i_47/O
                         net (fo=2, unplaced)         0.185     2.208    expu_divu_inst/DIV_stage_inst/frac_o_122[2]
                                                                      r  expu_divu_inst/frac_o_12[7]_i_26/I4
                         LUT5 (Prop_LUT5_I4_O)        0.070     2.278 r  expu_divu_inst/frac_o_12[7]_i_26/O
                         net (fo=3, unplaced)         0.143     2.421    expu_divu_inst/frac_o_12[7]_i_26_n_0
                                                                      r  expu_divu_inst/frac_o_12[7]_i_6/I3
                         LUT5 (Prop_LUT5_I3_O)        0.053     2.474 r  expu_divu_inst/frac_o_12[7]_i_6/O
                         net (fo=2, unplaced)         0.185     2.659    expu_divu_inst/frac_o_12[7]_i_6_n_0
                                                                      r  expu_divu_inst/frac_o_12[7]_i_14/I0
                         LUT6 (Prop_LUT6_I0_O)        0.037     2.696 r  expu_divu_inst/frac_o_12[7]_i_14/O
                         net (fo=1, unplaced)         0.032     2.728    expu_divu_inst/frac_o_12[7]_i_14_n_0
                                                                      r  expu_divu_inst/frac_o_12_reg[7]_i_1/S[3]
                         CARRY8 (Prop_CARRY8_S[3]_CO[7])
                                                      0.170     2.898 r  expu_divu_inst/frac_o_12_reg[7]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     2.903    expu_divu_inst/frac_o_12_reg[7]_i_1_n_0
                                                                      r  expu_divu_inst/frac_o_12_reg[9]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.076     2.979 r  expu_divu_inst/frac_o_12_reg[9]_i_1/O[1]
                         net (fo=1, unplaced)         0.025     3.004    DIV_stage_inst/O14[9]
                         FDRE                                         r  DIV_stage_inst/frac_o_12_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.485     0.485 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.485    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.485 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     0.732    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.756 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       2.439     3.195    DIV_stage_inst/clock_IBUF_BUFG
                         FDRE                                         r  DIV_stage_inst/frac_o_12_reg[9]/C

Slack:                    inf
  Source:                 data_in_stage3_bits_data_frac_13[9]
                            (input port)
  Destination:            DIV_stage_inst/frac_o_13_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.004ns  (logic 1.382ns (46.008%)  route 1.622ns (53.992%))
  Logic Levels:           9  (CARRY8=2 IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        3.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.195ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in_stage3_bits_data_frac_13[9] (IN)
                         net (fo=0)                   0.000     0.000    data_in_stage3_bits_data_frac_13_IBUF[9]_inst/I
                                                                      r  data_in_stage3_bits_data_frac_13_IBUF[9]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.737     0.737 r  data_in_stage3_bits_data_frac_13_IBUF[9]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.737    data_in_stage3_bits_data_frac_13_IBUF[9]_inst/OUT
                                                                      r  data_in_stage3_bits_data_frac_13_IBUF[9]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.737 r  data_in_stage3_bits_data_frac_13_IBUF[9]_inst/IBUFCTRL_INST/O
                         net (fo=21, unplaced)        0.906     1.643    expu_divu_inst/data_in_stage3_bits_data_frac_13_IBUF[9]
                                                                      r  expu_divu_inst/frac_o_13[7]_i_66/I0
                         LUT4 (Prop_LUT4_I0_O)        0.139     1.782 r  expu_divu_inst/frac_o_13[7]_i_66/O
                         net (fo=2, unplaced)         0.141     1.923    expu_divu_inst/frac_o_13[7]_i_66_n_0
                                                                      r  expu_divu_inst/frac_o_13[7]_i_47/I0
                         LUT6 (Prop_LUT6_I0_O)        0.100     2.023 r  expu_divu_inst/frac_o_13[7]_i_47/O
                         net (fo=2, unplaced)         0.185     2.208    expu_divu_inst/DIV_stage_inst/frac_o_132[2]
                                                                      r  expu_divu_inst/frac_o_13[7]_i_26/I4
                         LUT5 (Prop_LUT5_I4_O)        0.070     2.278 r  expu_divu_inst/frac_o_13[7]_i_26/O
                         net (fo=3, unplaced)         0.143     2.421    expu_divu_inst/frac_o_13[7]_i_26_n_0
                                                                      r  expu_divu_inst/frac_o_13[7]_i_6/I3
                         LUT5 (Prop_LUT5_I3_O)        0.053     2.474 r  expu_divu_inst/frac_o_13[7]_i_6/O
                         net (fo=2, unplaced)         0.185     2.659    expu_divu_inst/frac_o_13[7]_i_6_n_0
                                                                      r  expu_divu_inst/frac_o_13[7]_i_14/I0
                         LUT6 (Prop_LUT6_I0_O)        0.037     2.696 r  expu_divu_inst/frac_o_13[7]_i_14/O
                         net (fo=1, unplaced)         0.032     2.728    expu_divu_inst/frac_o_13[7]_i_14_n_0
                                                                      r  expu_divu_inst/frac_o_13_reg[7]_i_1/S[3]
                         CARRY8 (Prop_CARRY8_S[3]_CO[7])
                                                      0.170     2.898 r  expu_divu_inst/frac_o_13_reg[7]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     2.903    expu_divu_inst/frac_o_13_reg[7]_i_1_n_0
                                                                      r  expu_divu_inst/frac_o_13_reg[9]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.076     2.979 r  expu_divu_inst/frac_o_13_reg[9]_i_1/O[1]
                         net (fo=1, unplaced)         0.025     3.004    DIV_stage_inst/O15[9]
                         FDRE                                         r  DIV_stage_inst/frac_o_13_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.485     0.485 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.485    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.485 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     0.732    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.756 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       2.439     3.195    DIV_stage_inst/clock_IBUF_BUFG
                         FDRE                                         r  DIV_stage_inst/frac_o_13_reg[9]/C

Slack:                    inf
  Source:                 data_in_stage3_bits_data_frac_14[9]
                            (input port)
  Destination:            DIV_stage_inst/frac_o_14_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.004ns  (logic 1.382ns (46.008%)  route 1.622ns (53.992%))
  Logic Levels:           9  (CARRY8=2 IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        3.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.195ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in_stage3_bits_data_frac_14[9] (IN)
                         net (fo=0)                   0.000     0.000    data_in_stage3_bits_data_frac_14_IBUF[9]_inst/I
                                                                      r  data_in_stage3_bits_data_frac_14_IBUF[9]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.737     0.737 r  data_in_stage3_bits_data_frac_14_IBUF[9]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.737    data_in_stage3_bits_data_frac_14_IBUF[9]_inst/OUT
                                                                      r  data_in_stage3_bits_data_frac_14_IBUF[9]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.737 r  data_in_stage3_bits_data_frac_14_IBUF[9]_inst/IBUFCTRL_INST/O
                         net (fo=21, unplaced)        0.906     1.643    expu_divu_inst/data_in_stage3_bits_data_frac_14_IBUF[9]
                                                                      r  expu_divu_inst/frac_o_14[7]_i_66/I0
                         LUT4 (Prop_LUT4_I0_O)        0.139     1.782 r  expu_divu_inst/frac_o_14[7]_i_66/O
                         net (fo=2, unplaced)         0.141     1.923    expu_divu_inst/frac_o_14[7]_i_66_n_0
                                                                      r  expu_divu_inst/frac_o_14[7]_i_47/I0
                         LUT6 (Prop_LUT6_I0_O)        0.100     2.023 r  expu_divu_inst/frac_o_14[7]_i_47/O
                         net (fo=2, unplaced)         0.185     2.208    expu_divu_inst/DIV_stage_inst/frac_o_142[2]
                                                                      r  expu_divu_inst/frac_o_14[7]_i_26/I4
                         LUT5 (Prop_LUT5_I4_O)        0.070     2.278 r  expu_divu_inst/frac_o_14[7]_i_26/O
                         net (fo=3, unplaced)         0.143     2.421    expu_divu_inst/frac_o_14[7]_i_26_n_0
                                                                      r  expu_divu_inst/frac_o_14[7]_i_6/I3
                         LUT5 (Prop_LUT5_I3_O)        0.053     2.474 r  expu_divu_inst/frac_o_14[7]_i_6/O
                         net (fo=2, unplaced)         0.185     2.659    expu_divu_inst/frac_o_14[7]_i_6_n_0
                                                                      r  expu_divu_inst/frac_o_14[7]_i_14/I0
                         LUT6 (Prop_LUT6_I0_O)        0.037     2.696 r  expu_divu_inst/frac_o_14[7]_i_14/O
                         net (fo=1, unplaced)         0.032     2.728    expu_divu_inst/frac_o_14[7]_i_14_n_0
                                                                      r  expu_divu_inst/frac_o_14_reg[7]_i_1/S[3]
                         CARRY8 (Prop_CARRY8_S[3]_CO[7])
                                                      0.170     2.898 r  expu_divu_inst/frac_o_14_reg[7]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     2.903    expu_divu_inst/frac_o_14_reg[7]_i_1_n_0
                                                                      r  expu_divu_inst/frac_o_14_reg[9]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.076     2.979 r  expu_divu_inst/frac_o_14_reg[9]_i_1/O[1]
                         net (fo=1, unplaced)         0.025     3.004    DIV_stage_inst/O16[9]
                         FDRE                                         r  DIV_stage_inst/frac_o_14_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.485     0.485 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.485    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.485 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     0.732    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.756 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       2.439     3.195    DIV_stage_inst/clock_IBUF_BUFG
                         FDRE                                         r  DIV_stage_inst/frac_o_14_reg[9]/C

Slack:                    inf
  Source:                 data_in_stage3_bits_data_frac_15[9]
                            (input port)
  Destination:            DIV_stage_inst/frac_o_15_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.004ns  (logic 1.382ns (46.008%)  route 1.622ns (53.992%))
  Logic Levels:           9  (CARRY8=2 IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        3.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.195ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in_stage3_bits_data_frac_15[9] (IN)
                         net (fo=0)                   0.000     0.000    data_in_stage3_bits_data_frac_15_IBUF[9]_inst/I
                                                                      r  data_in_stage3_bits_data_frac_15_IBUF[9]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.737     0.737 r  data_in_stage3_bits_data_frac_15_IBUF[9]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.737    data_in_stage3_bits_data_frac_15_IBUF[9]_inst/OUT
                                                                      r  data_in_stage3_bits_data_frac_15_IBUF[9]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.737 r  data_in_stage3_bits_data_frac_15_IBUF[9]_inst/IBUFCTRL_INST/O
                         net (fo=21, unplaced)        0.906     1.643    expu_divu_inst/data_in_stage3_bits_data_frac_15_IBUF[9]
                                                                      r  expu_divu_inst/frac_o_15[7]_i_66/I0
                         LUT4 (Prop_LUT4_I0_O)        0.139     1.782 r  expu_divu_inst/frac_o_15[7]_i_66/O
                         net (fo=2, unplaced)         0.141     1.923    expu_divu_inst/frac_o_15[7]_i_66_n_0
                                                                      r  expu_divu_inst/frac_o_15[7]_i_47/I0
                         LUT6 (Prop_LUT6_I0_O)        0.100     2.023 r  expu_divu_inst/frac_o_15[7]_i_47/O
                         net (fo=2, unplaced)         0.185     2.208    expu_divu_inst/DIV_stage_inst/frac_o_152[2]
                                                                      r  expu_divu_inst/frac_o_15[7]_i_26/I4
                         LUT5 (Prop_LUT5_I4_O)        0.070     2.278 r  expu_divu_inst/frac_o_15[7]_i_26/O
                         net (fo=3, unplaced)         0.143     2.421    expu_divu_inst/frac_o_15[7]_i_26_n_0
                                                                      r  expu_divu_inst/frac_o_15[7]_i_6/I3
                         LUT5 (Prop_LUT5_I3_O)        0.053     2.474 r  expu_divu_inst/frac_o_15[7]_i_6/O
                         net (fo=2, unplaced)         0.185     2.659    expu_divu_inst/frac_o_15[7]_i_6_n_0
                                                                      r  expu_divu_inst/frac_o_15[7]_i_14/I0
                         LUT6 (Prop_LUT6_I0_O)        0.037     2.696 r  expu_divu_inst/frac_o_15[7]_i_14/O
                         net (fo=1, unplaced)         0.032     2.728    expu_divu_inst/frac_o_15[7]_i_14_n_0
                                                                      r  expu_divu_inst/frac_o_15_reg[7]_i_1/S[3]
                         CARRY8 (Prop_CARRY8_S[3]_CO[7])
                                                      0.170     2.898 r  expu_divu_inst/frac_o_15_reg[7]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     2.903    expu_divu_inst/frac_o_15_reg[7]_i_1_n_0
                                                                      r  expu_divu_inst/frac_o_15_reg[9]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.076     2.979 r  expu_divu_inst/frac_o_15_reg[9]_i_1/O[1]
                         net (fo=1, unplaced)         0.025     3.004    DIV_stage_inst/O17[9]
                         FDRE                                         r  DIV_stage_inst/frac_o_15_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.485     0.485 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.485    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.485 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     0.732    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.756 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       2.439     3.195    DIV_stage_inst/clock_IBUF_BUFG
                         FDRE                                         r  DIV_stage_inst/frac_o_15_reg[9]/C

Slack:                    inf
  Source:                 data_in_stage3_bits_data_frac_16[9]
                            (input port)
  Destination:            DIV_stage_inst/frac_o_16_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.004ns  (logic 1.382ns (46.008%)  route 1.622ns (53.992%))
  Logic Levels:           9  (CARRY8=2 IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        3.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.195ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in_stage3_bits_data_frac_16[9] (IN)
                         net (fo=0)                   0.000     0.000    data_in_stage3_bits_data_frac_16_IBUF[9]_inst/I
                                                                      r  data_in_stage3_bits_data_frac_16_IBUF[9]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.737     0.737 r  data_in_stage3_bits_data_frac_16_IBUF[9]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.737    data_in_stage3_bits_data_frac_16_IBUF[9]_inst/OUT
                                                                      r  data_in_stage3_bits_data_frac_16_IBUF[9]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.737 r  data_in_stage3_bits_data_frac_16_IBUF[9]_inst/IBUFCTRL_INST/O
                         net (fo=21, unplaced)        0.906     1.643    expu_divu_inst/data_in_stage3_bits_data_frac_16_IBUF[9]
                                                                      r  expu_divu_inst/frac_o_16[7]_i_67/I0
                         LUT4 (Prop_LUT4_I0_O)        0.139     1.782 r  expu_divu_inst/frac_o_16[7]_i_67/O
                         net (fo=2, unplaced)         0.141     1.923    expu_divu_inst/frac_o_16[7]_i_67_n_0
                                                                      r  expu_divu_inst/frac_o_16[7]_i_48/I0
                         LUT6 (Prop_LUT6_I0_O)        0.100     2.023 r  expu_divu_inst/frac_o_16[7]_i_48/O
                         net (fo=2, unplaced)         0.185     2.208    expu_divu_inst/DIV_stage_inst/frac_o_162[2]
                                                                      r  expu_divu_inst/frac_o_16[7]_i_26/I4
                         LUT5 (Prop_LUT5_I4_O)        0.070     2.278 r  expu_divu_inst/frac_o_16[7]_i_26/O
                         net (fo=3, unplaced)         0.143     2.421    expu_divu_inst/frac_o_16[7]_i_26_n_0
                                                                      r  expu_divu_inst/frac_o_16[7]_i_6/I3
                         LUT5 (Prop_LUT5_I3_O)        0.053     2.474 r  expu_divu_inst/frac_o_16[7]_i_6/O
                         net (fo=2, unplaced)         0.185     2.659    expu_divu_inst/frac_o_16[7]_i_6_n_0
                                                                      r  expu_divu_inst/frac_o_16[7]_i_14/I0
                         LUT6 (Prop_LUT6_I0_O)        0.037     2.696 r  expu_divu_inst/frac_o_16[7]_i_14/O
                         net (fo=1, unplaced)         0.032     2.728    expu_divu_inst/frac_o_16[7]_i_14_n_0
                                                                      r  expu_divu_inst/frac_o_16_reg[7]_i_1/S[3]
                         CARRY8 (Prop_CARRY8_S[3]_CO[7])
                                                      0.170     2.898 r  expu_divu_inst/frac_o_16_reg[7]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     2.903    expu_divu_inst/frac_o_16_reg[7]_i_1_n_0
                                                                      r  expu_divu_inst/frac_o_16_reg[9]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.076     2.979 r  expu_divu_inst/frac_o_16_reg[9]_i_1/O[1]
                         net (fo=1, unplaced)         0.025     3.004    DIV_stage_inst/O18[9]
                         FDRE                                         r  DIV_stage_inst/frac_o_16_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.485     0.485 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.485    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.485 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     0.732    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.756 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       2.439     3.195    DIV_stage_inst/clock_IBUF_BUFG
                         FDRE                                         r  DIV_stage_inst/frac_o_16_reg[9]/C

Slack:                    inf
  Source:                 data_in_stage3_bits_data_frac_17[9]
                            (input port)
  Destination:            DIV_stage_inst/frac_o_17_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.004ns  (logic 1.382ns (46.008%)  route 1.622ns (53.992%))
  Logic Levels:           9  (CARRY8=2 IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        3.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.195ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in_stage3_bits_data_frac_17[9] (IN)
                         net (fo=0)                   0.000     0.000    data_in_stage3_bits_data_frac_17_IBUF[9]_inst/I
                                                                      r  data_in_stage3_bits_data_frac_17_IBUF[9]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.737     0.737 r  data_in_stage3_bits_data_frac_17_IBUF[9]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.737    data_in_stage3_bits_data_frac_17_IBUF[9]_inst/OUT
                                                                      r  data_in_stage3_bits_data_frac_17_IBUF[9]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.737 r  data_in_stage3_bits_data_frac_17_IBUF[9]_inst/IBUFCTRL_INST/O
                         net (fo=21, unplaced)        0.906     1.643    expu_divu_inst/data_in_stage3_bits_data_frac_17_IBUF[9]
                                                                      r  expu_divu_inst/frac_o_17[7]_i_66/I0
                         LUT4 (Prop_LUT4_I0_O)        0.139     1.782 r  expu_divu_inst/frac_o_17[7]_i_66/O
                         net (fo=2, unplaced)         0.141     1.923    expu_divu_inst/frac_o_17[7]_i_66_n_0
                                                                      r  expu_divu_inst/frac_o_17[7]_i_47/I0
                         LUT6 (Prop_LUT6_I0_O)        0.100     2.023 r  expu_divu_inst/frac_o_17[7]_i_47/O
                         net (fo=2, unplaced)         0.185     2.208    expu_divu_inst/DIV_stage_inst/frac_o_172[2]
                                                                      r  expu_divu_inst/frac_o_17[7]_i_26/I4
                         LUT5 (Prop_LUT5_I4_O)        0.070     2.278 r  expu_divu_inst/frac_o_17[7]_i_26/O
                         net (fo=3, unplaced)         0.143     2.421    expu_divu_inst/frac_o_17[7]_i_26_n_0
                                                                      r  expu_divu_inst/frac_o_17[7]_i_6/I3
                         LUT5 (Prop_LUT5_I3_O)        0.053     2.474 r  expu_divu_inst/frac_o_17[7]_i_6/O
                         net (fo=2, unplaced)         0.185     2.659    expu_divu_inst/frac_o_17[7]_i_6_n_0
                                                                      r  expu_divu_inst/frac_o_17[7]_i_14/I0
                         LUT6 (Prop_LUT6_I0_O)        0.037     2.696 r  expu_divu_inst/frac_o_17[7]_i_14/O
                         net (fo=1, unplaced)         0.032     2.728    expu_divu_inst/frac_o_17[7]_i_14_n_0
                                                                      r  expu_divu_inst/frac_o_17_reg[7]_i_1/S[3]
                         CARRY8 (Prop_CARRY8_S[3]_CO[7])
                                                      0.170     2.898 r  expu_divu_inst/frac_o_17_reg[7]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     2.903    expu_divu_inst/frac_o_17_reg[7]_i_1_n_0
                                                                      r  expu_divu_inst/frac_o_17_reg[9]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.076     2.979 r  expu_divu_inst/frac_o_17_reg[9]_i_1/O[1]
                         net (fo=1, unplaced)         0.025     3.004    DIV_stage_inst/O19[9]
                         FDRE                                         r  DIV_stage_inst/frac_o_17_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.485     0.485 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.485    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.485 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     0.732    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.756 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       2.439     3.195    DIV_stage_inst/clock_IBUF_BUFG
                         FDRE                                         r  DIV_stage_inst/frac_o_17_reg[9]/C

Slack:                    inf
  Source:                 data_in_stage3_bits_data_frac_18[9]
                            (input port)
  Destination:            DIV_stage_inst/frac_o_18_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.004ns  (logic 1.382ns (46.008%)  route 1.622ns (53.992%))
  Logic Levels:           9  (CARRY8=2 IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        3.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.195ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in_stage3_bits_data_frac_18[9] (IN)
                         net (fo=0)                   0.000     0.000    data_in_stage3_bits_data_frac_18_IBUF[9]_inst/I
                                                                      r  data_in_stage3_bits_data_frac_18_IBUF[9]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.737     0.737 r  data_in_stage3_bits_data_frac_18_IBUF[9]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.737    data_in_stage3_bits_data_frac_18_IBUF[9]_inst/OUT
                                                                      r  data_in_stage3_bits_data_frac_18_IBUF[9]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.737 r  data_in_stage3_bits_data_frac_18_IBUF[9]_inst/IBUFCTRL_INST/O
                         net (fo=21, unplaced)        0.906     1.643    expu_divu_inst/data_in_stage3_bits_data_frac_18_IBUF[9]
                                                                      r  expu_divu_inst/frac_o_18[7]_i_66/I0
                         LUT4 (Prop_LUT4_I0_O)        0.139     1.782 r  expu_divu_inst/frac_o_18[7]_i_66/O
                         net (fo=2, unplaced)         0.141     1.923    expu_divu_inst/frac_o_18[7]_i_66_n_0
                                                                      r  expu_divu_inst/frac_o_18[7]_i_47/I0
                         LUT6 (Prop_LUT6_I0_O)        0.100     2.023 r  expu_divu_inst/frac_o_18[7]_i_47/O
                         net (fo=2, unplaced)         0.185     2.208    expu_divu_inst/DIV_stage_inst/frac_o_182[2]
                                                                      r  expu_divu_inst/frac_o_18[7]_i_26/I4
                         LUT5 (Prop_LUT5_I4_O)        0.070     2.278 r  expu_divu_inst/frac_o_18[7]_i_26/O
                         net (fo=3, unplaced)         0.143     2.421    expu_divu_inst/frac_o_18[7]_i_26_n_0
                                                                      r  expu_divu_inst/frac_o_18[7]_i_6/I3
                         LUT5 (Prop_LUT5_I3_O)        0.053     2.474 r  expu_divu_inst/frac_o_18[7]_i_6/O
                         net (fo=2, unplaced)         0.185     2.659    expu_divu_inst/frac_o_18[7]_i_6_n_0
                                                                      r  expu_divu_inst/frac_o_18[7]_i_14/I0
                         LUT6 (Prop_LUT6_I0_O)        0.037     2.696 r  expu_divu_inst/frac_o_18[7]_i_14/O
                         net (fo=1, unplaced)         0.032     2.728    expu_divu_inst/frac_o_18[7]_i_14_n_0
                                                                      r  expu_divu_inst/frac_o_18_reg[7]_i_1/S[3]
                         CARRY8 (Prop_CARRY8_S[3]_CO[7])
                                                      0.170     2.898 r  expu_divu_inst/frac_o_18_reg[7]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     2.903    expu_divu_inst/frac_o_18_reg[7]_i_1_n_0
                                                                      r  expu_divu_inst/frac_o_18_reg[9]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.076     2.979 r  expu_divu_inst/frac_o_18_reg[9]_i_1/O[1]
                         net (fo=1, unplaced)         0.025     3.004    DIV_stage_inst/O20[9]
                         FDRE                                         r  DIV_stage_inst/frac_o_18_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.485     0.485 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.485    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.485 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     0.732    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.756 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       2.439     3.195    DIV_stage_inst/clock_IBUF_BUFG
                         FDRE                                         r  DIV_stage_inst/frac_o_18_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in_stage2_bits_batch_num[0]
                            (input port)
  Destination:            EXP_stage_inst/SEU/batch_num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.370ns (48.812%)  route 0.388ns (51.188%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in_stage2_bits_batch_num[0] (IN)
                         net (fo=0)                   0.000     0.000    data_in_stage2_bits_batch_num_IBUF[0]_inst/I
                                                                      r  data_in_stage2_bits_batch_num_IBUF[0]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.370     0.370 r  data_in_stage2_bits_batch_num_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.370    data_in_stage2_bits_batch_num_IBUF[0]_inst/OUT
                                                                      r  data_in_stage2_bits_batch_num_IBUF[0]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.370 r  data_in_stage2_bits_batch_num_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.388     0.758    EXP_stage_inst/SEU/io_data_in_bits_batch_num[0]
                         FDRE                                         r  EXP_stage_inst/SEU/batch_num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.557     0.557 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.557    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.557 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.704    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.723 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       1.259     1.982    EXP_stage_inst/SEU/clock
                         FDRE                                         r  EXP_stage_inst/SEU/batch_num_reg[0]/C

Slack:                    inf
  Source:                 data_in_stage2_bits_batch_num[1]
                            (input port)
  Destination:            EXP_stage_inst/SEU/batch_num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.370ns (48.812%)  route 0.388ns (51.188%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in_stage2_bits_batch_num[1] (IN)
                         net (fo=0)                   0.000     0.000    data_in_stage2_bits_batch_num_IBUF[1]_inst/I
                                                                      r  data_in_stage2_bits_batch_num_IBUF[1]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.370     0.370 r  data_in_stage2_bits_batch_num_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.370    data_in_stage2_bits_batch_num_IBUF[1]_inst/OUT
                                                                      r  data_in_stage2_bits_batch_num_IBUF[1]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.370 r  data_in_stage2_bits_batch_num_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.388     0.758    EXP_stage_inst/SEU/io_data_in_bits_batch_num[1]
                         FDRE                                         r  EXP_stage_inst/SEU/batch_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.557     0.557 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.557    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.557 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.704    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.723 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       1.259     1.982    EXP_stage_inst/SEU/clock
                         FDRE                                         r  EXP_stage_inst/SEU/batch_num_reg[1]/C

Slack:                    inf
  Source:                 data_in_stage2_bits_batch_num[2]
                            (input port)
  Destination:            EXP_stage_inst/SEU/batch_num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.370ns (48.812%)  route 0.388ns (51.188%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in_stage2_bits_batch_num[2] (IN)
                         net (fo=0)                   0.000     0.000    data_in_stage2_bits_batch_num_IBUF[2]_inst/I
                                                                      r  data_in_stage2_bits_batch_num_IBUF[2]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.370     0.370 r  data_in_stage2_bits_batch_num_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.370    data_in_stage2_bits_batch_num_IBUF[2]_inst/OUT
                                                                      r  data_in_stage2_bits_batch_num_IBUF[2]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.370 r  data_in_stage2_bits_batch_num_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.388     0.758    EXP_stage_inst/SEU/io_data_in_bits_batch_num[2]
                         FDRE                                         r  EXP_stage_inst/SEU/batch_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.557     0.557 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.557    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.557 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.704    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.723 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       1.259     1.982    EXP_stage_inst/SEU/clock
                         FDRE                                         r  EXP_stage_inst/SEU/batch_num_reg[2]/C

Slack:                    inf
  Source:                 data_in_stage2_bits_batch_num[3]
                            (input port)
  Destination:            EXP_stage_inst/SEU/batch_num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.370ns (48.812%)  route 0.388ns (51.188%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in_stage2_bits_batch_num[3] (IN)
                         net (fo=0)                   0.000     0.000    data_in_stage2_bits_batch_num_IBUF[3]_inst/I
                                                                      r  data_in_stage2_bits_batch_num_IBUF[3]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.370     0.370 r  data_in_stage2_bits_batch_num_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.370    data_in_stage2_bits_batch_num_IBUF[3]_inst/OUT
                                                                      r  data_in_stage2_bits_batch_num_IBUF[3]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.370 r  data_in_stage2_bits_batch_num_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.388     0.758    EXP_stage_inst/SEU/io_data_in_bits_batch_num[3]
                         FDRE                                         r  EXP_stage_inst/SEU/batch_num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.557     0.557 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.557    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.557 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.704    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.723 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       1.259     1.982    EXP_stage_inst/SEU/clock
                         FDRE                                         r  EXP_stage_inst/SEU/batch_num_reg[3]/C

Slack:                    inf
  Source:                 data_in_stage3_bits_data_exp[3]
                            (input port)
  Destination:            DIV_stage_inst/exp_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.760ns  (logic 0.393ns (51.710%)  route 0.367ns (48.290%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in_stage3_bits_data_exp[3] (IN)
                         net (fo=0)                   0.000     0.000    data_in_stage3_bits_data_exp_IBUF[3]_inst/I
                                                                      r  data_in_stage3_bits_data_exp_IBUF[3]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.370     0.370 r  data_in_stage3_bits_data_exp_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.370    data_in_stage3_bits_data_exp_IBUF[3]_inst/OUT
                                                                      r  data_in_stage3_bits_data_exp_IBUF[3]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.370 r  data_in_stage3_bits_data_exp_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.351     0.721    expu_divu_inst/data_in_stage3_bits_data_exp_IBUF[3]
                                                                      r  expu_divu_inst/exp_o[3]_i_1/I2
                         LUT3 (Prop_LUT3_I2_O)        0.023     0.744 r  expu_divu_inst/exp_o[3]_i_1/O
                         net (fo=1, unplaced)         0.016     0.760    DIV_stage_inst/exp_o_reg[4]_0[3]
                         FDRE                                         r  DIV_stage_inst/exp_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.557     0.557 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.557    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.557 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.704    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.723 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       1.259     1.982    DIV_stage_inst/clock_IBUF_BUFG
                         FDRE                                         r  DIV_stage_inst/exp_o_reg[3]/C

Slack:                    inf
  Source:                 data_in_stage3_bits_data_exp[0]
                            (input port)
  Destination:            DIV_stage_inst/exp_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.765ns  (logic 0.430ns (56.209%)  route 0.335ns (43.791%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in_stage3_bits_data_exp[0] (IN)
                         net (fo=0)                   0.000     0.000    data_in_stage3_bits_data_exp_IBUF[0]_inst/I
                                                                      r  data_in_stage3_bits_data_exp_IBUF[0]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.370     0.370 r  data_in_stage3_bits_data_exp_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.370    data_in_stage3_bits_data_exp_IBUF[0]_inst/OUT
                                                                      r  data_in_stage3_bits_data_exp_IBUF[0]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.370 r  data_in_stage3_bits_data_exp_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=4, unplaced)         0.319     0.689    expu_divu_inst/data_in_stage3_bits_data_exp_IBUF[0]
                                                                      r  expu_divu_inst/exp_o[2]_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.060     0.749 r  expu_divu_inst/exp_o[2]_i_1/O
                         net (fo=1, unplaced)         0.016     0.765    DIV_stage_inst/exp_o_reg[4]_0[2]
                         FDRE                                         r  DIV_stage_inst/exp_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.557     0.557 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.557    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.557 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.704    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.723 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       1.259     1.982    DIV_stage_inst/clock_IBUF_BUFG
                         FDRE                                         r  DIV_stage_inst/exp_o_reg[2]/C

Slack:                    inf
  Source:                 data_in_stage3_bits_data_exp[0]
                            (input port)
  Destination:            DIV_stage_inst/exp_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.765ns  (logic 0.393ns (51.372%)  route 0.372ns (48.628%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in_stage3_bits_data_exp[0] (IN)
                         net (fo=0)                   0.000     0.000    data_in_stage3_bits_data_exp_IBUF[0]_inst/I
                                                                      r  data_in_stage3_bits_data_exp_IBUF[0]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.370     0.370 r  data_in_stage3_bits_data_exp_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.370    data_in_stage3_bits_data_exp_IBUF[0]_inst/OUT
                                                                      r  data_in_stage3_bits_data_exp_IBUF[0]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.370 r  data_in_stage3_bits_data_exp_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=4, unplaced)         0.356     0.726    expu_divu_inst/data_in_stage3_bits_data_exp_IBUF[0]
                                                                      r  expu_divu_inst/exp_o[0]_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.023     0.749 r  expu_divu_inst/exp_o[0]_i_1/O
                         net (fo=1, unplaced)         0.016     0.765    DIV_stage_inst/exp_o_reg[4]_0[0]
                         FDRE                                         r  DIV_stage_inst/exp_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.557     0.557 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.557    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.557 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.704    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.723 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       1.259     1.982    DIV_stage_inst/clock_IBUF_BUFG
                         FDRE                                         r  DIV_stage_inst/exp_o_reg[0]/C

Slack:                    inf
  Source:                 data_in_stage2_valid
                            (input port)
  Destination:            EXP_stage_inst/SEU/subuValid_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.766ns  (logic 0.370ns (48.302%)  route 0.396ns (51.698%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in_stage2_valid (IN)
                         net (fo=0)                   0.000     0.000    data_in_stage2_valid_IBUF_inst/I
                                                                      r  data_in_stage2_valid_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.370     0.370 r  data_in_stage2_valid_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.370    data_in_stage2_valid_IBUF_inst/OUT
                                                                      r  data_in_stage2_valid_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.370 r  data_in_stage2_valid_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5, unplaced)         0.396     0.766    EXP_stage_inst/SEU/io_data_in_valid
                         FDRE                                         r  EXP_stage_inst/SEU/subuValid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.557     0.557 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.557    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.557 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.704    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.723 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       1.259     1.982    EXP_stage_inst/SEU/clock
                         FDRE                                         r  EXP_stage_inst/SEU/subuValid_reg/C

Slack:                    inf
  Source:                 data_in_stage3_bits_data_exp[3]
                            (input port)
  Destination:            DIV_stage_inst/exp_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.429ns (55.859%)  route 0.339ns (44.141%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in_stage3_bits_data_exp[3] (IN)
                         net (fo=0)                   0.000     0.000    data_in_stage3_bits_data_exp_IBUF[3]_inst/I
                                                                      r  data_in_stage3_bits_data_exp_IBUF[3]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.370     0.370 r  data_in_stage3_bits_data_exp_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.370    data_in_stage3_bits_data_exp_IBUF[3]_inst/OUT
                                                                      r  data_in_stage3_bits_data_exp_IBUF[3]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.370 r  data_in_stage3_bits_data_exp_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.323     0.693    expu_divu_inst/data_in_stage3_bits_data_exp_IBUF[3]
                                                                      r  expu_divu_inst/exp_o[4]_i_1/I1
                         LUT5 (Prop_LUT5_I1_O)        0.059     0.752 r  expu_divu_inst/exp_o[4]_i_1/O
                         net (fo=1, unplaced)         0.016     0.768    DIV_stage_inst/exp_o_reg[4]_0[4]
                         FDRE                                         r  DIV_stage_inst/exp_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.557     0.557 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.557    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.557 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.704    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.723 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       1.259     1.982    DIV_stage_inst/clock_IBUF_BUFG
                         FDRE                                         r  DIV_stage_inst/exp_o_reg[4]/C

Slack:                    inf
  Source:                 data_in_stage3_bits_data_exp[0]
                            (input port)
  Destination:            DIV_stage_inst/exp_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.409ns (53.116%)  route 0.361ns (46.884%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in_stage3_bits_data_exp[0] (IN)
                         net (fo=0)                   0.000     0.000    data_in_stage3_bits_data_exp_IBUF[0]_inst/I
                                                                      r  data_in_stage3_bits_data_exp_IBUF[0]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.370     0.370 r  data_in_stage3_bits_data_exp_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.370    data_in_stage3_bits_data_exp_IBUF[0]_inst/OUT
                                                                      r  data_in_stage3_bits_data_exp_IBUF[0]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.370 r  data_in_stage3_bits_data_exp_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=4, unplaced)         0.345     0.715    expu_divu_inst/data_in_stage3_bits_data_exp_IBUF[0]
                                                                      r  expu_divu_inst/exp_o[1]_i_1/I1
                         LUT4 (Prop_LUT4_I1_O)        0.039     0.754 r  expu_divu_inst/exp_o[1]_i_1/O
                         net (fo=1, unplaced)         0.016     0.770    DIV_stage_inst/exp_o_reg[4]_0[1]
                         FDRE                                         r  DIV_stage_inst/exp_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.557     0.557 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.557    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.557 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.704    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.723 r  clock_IBUF_BUFG_inst/O
                         net (fo=791, unplaced)       1.259     1.982    DIV_stage_inst/clock_IBUF_BUFG
                         FDRE                                         r  DIV_stage_inst/exp_o_reg[1]/C





