\doxysection{arch\+\_\+arm\+\_\+load.\+h}
\hypertarget{arch__arm__load_8h_source}{}\label{arch__arm__load_8h_source}\index{runtime/EASTL/include/EASTL/internal/atomic/arch/arm/arch\_arm\_load.h@{runtime/EASTL/include/EASTL/internal/atomic/arch/arm/arch\_arm\_load.h}}
\mbox{\hyperlink{arch__arm__load_8h}{浏览该文件的文档.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00002\ \textcolor{comment}{//\ Copyright\ (c)\ Electronic\ Arts\ Inc.\ All\ rights\ reserved.}}
\DoxyCodeLine{00004\ }
\DoxyCodeLine{00005\ }
\DoxyCodeLine{00006\ \textcolor{preprocessor}{\#ifndef\ EASTL\_ATOMIC\_INTERNAL\_ARCH\_ARM\_LOAD\_H}}
\DoxyCodeLine{00007\ \textcolor{preprocessor}{\#define\ EASTL\_ATOMIC\_INTERNAL\_ARCH\_ARM\_LOAD\_H}}
\DoxyCodeLine{00008\ }
\DoxyCodeLine{00009\ \textcolor{preprocessor}{\#if\ defined(EA\_PRAGMA\_ONCE\_SUPPORTED)}}
\DoxyCodeLine{00010\ \textcolor{preprocessor}{\ \ \ \ \#pragma\ once}}
\DoxyCodeLine{00011\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00012\ }
\DoxyCodeLine{00013\ }
\DoxyCodeLine{00015\ \textcolor{comment}{//}}
\DoxyCodeLine{00016\ \textcolor{comment}{//\ void\ EASTL\_ARCH\_ATOMIC\_LOAD\_*\_N(type,\ type\ ret,\ type\ *\ ptr)}}
\DoxyCodeLine{00017\ \textcolor{comment}{//}}
\DoxyCodeLine{00018\ \textcolor{preprocessor}{\#if\ defined(EA\_COMPILER\_MSVC)}}
\DoxyCodeLine{00019\ }
\DoxyCodeLine{00020\ }
\DoxyCodeLine{00030\ \textcolor{preprocessor}{\ \ \ \ \#if\ defined(EA\_PROCESSOR\_ARM32)}}
\DoxyCodeLine{00031\ }
\DoxyCodeLine{00032\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \#define\ EASTL\_ARCH\_ATOMIC\_ARM32\_LDREXD(ret,\ ptr)\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00033\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ ret\ =\ \_\_ldrexd((ptr))}}
\DoxyCodeLine{00034\ }
\DoxyCodeLine{00035\ \textcolor{preprocessor}{\ \ \ \ \#endif}}
\DoxyCodeLine{00036\ }
\DoxyCodeLine{00037\ }
\DoxyCodeLine{00038\ \textcolor{preprocessor}{\ \ \ \ \#define\ EASTL\_ARCH\_ATOMIC\_ARM\_LOAD\_N(integralType,\ bits,\ type,\ ret,\ ptr)\ \(\backslash\)}}
\DoxyCodeLine{00039\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00040\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ integralType\ retIntegral;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00041\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ retIntegral\ =\ EA\_PREPROCESSOR\_JOIN(\_\_iso\_volatile\_load,\ bits)(EASTL\_ATOMIC\_VOLATILE\_INTEGRAL\_CAST(integralType,\ (ptr)));\ \(\backslash\)}}
\DoxyCodeLine{00042\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00043\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ ret\ =\ EASTL\_ATOMIC\_TYPE\_PUN\_CAST(type,\ retIntegral);\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00044\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \}}}
\DoxyCodeLine{00045\ }
\DoxyCodeLine{00046\ }
\DoxyCodeLine{00047\ \textcolor{preprocessor}{\ \ \ \ \#define\ EASTL\_ARCH\_ATOMIC\_ARM\_LOAD\_8(type,\ ret,\ ptr)\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00048\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ EASTL\_ARCH\_ATOMIC\_ARM\_LOAD\_N(\_\_int8,\ 8,\ type,\ ret,\ ptr)}}
\DoxyCodeLine{00049\ }
\DoxyCodeLine{00050\ \textcolor{preprocessor}{\ \ \ \ \#define\ EASTL\_ARCH\_ATOMIC\_ARM\_LOAD\_16(type,\ ret,\ ptr)\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00051\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ EASTL\_ARCH\_ATOMIC\_ARM\_LOAD\_N(\_\_int16,\ 16,\ type,\ ret,\ ptr)}}
\DoxyCodeLine{00052\ }
\DoxyCodeLine{00053\ \textcolor{preprocessor}{\ \ \ \ \#define\ EASTL\_ARCH\_ATOMIC\_ARM\_LOAD\_32(type,\ ret,\ ptr)\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00054\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ EASTL\_ARCH\_ATOMIC\_ARM\_LOAD\_N(\_\_int32,\ 32,\ type,\ ret,\ ptr)}}
\DoxyCodeLine{00055\ }
\DoxyCodeLine{00056\ }
\DoxyCodeLine{00057\ \textcolor{preprocessor}{\ \ \ \ \#if\ defined(EA\_PROCESSOR\_ARM32)}}
\DoxyCodeLine{00058\ }
\DoxyCodeLine{00059\ }
\DoxyCodeLine{00060\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \#define\ EASTL\_ARCH\_ATOMIC\_LOAD\_64(type,\ ret,\ ptr)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00061\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00062\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_int64\ loadRet64;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00063\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EASTL\_ARCH\_ATOMIC\_ARM32\_LDREXD(loadRet64,\ EASTL\_ATOMIC\_VOLATILE\_INTEGRAL\_CAST(\_\_int64,\ (ptr)));\ \(\backslash\)}}
\DoxyCodeLine{00064\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00065\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ret\ =\ EASTL\_ATOMIC\_TYPE\_PUN\_CAST(type,\ loadRet64);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00066\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \}}}
\DoxyCodeLine{00067\ }
\DoxyCodeLine{00068\ \textcolor{preprocessor}{\ \ \ \ \#else}}
\DoxyCodeLine{00069\ }
\DoxyCodeLine{00070\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \#define\ EASTL\_ARCH\_ATOMIC\_ARM\_LOAD\_64(type,\ ret,\ ptr)\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00071\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ EASTL\_ARCH\_ATOMIC\_ARM\_LOAD\_N(\_\_int64,\ 64,\ type,\ ret,\ ptr)}}
\DoxyCodeLine{00072\ }
\DoxyCodeLine{00073\ \textcolor{preprocessor}{\ \ \ \ \#endif}}
\DoxyCodeLine{00074\ }
\DoxyCodeLine{00075\ }
\DoxyCodeLine{00085\ \textcolor{preprocessor}{\ \ \ \ \#define\ EASTL\_ARCH\_ATOMIC\_ARM\_LOAD\_128(type,\ ret,\ ptr,\ MemoryOrder)\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00086\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00087\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ bool\ cmpxchgRetBool;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00088\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ ret\ =\ *(ptr);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00089\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ do\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00090\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00091\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EA\_PREPROCESSOR\_JOIN(EA\_PREPROCESSOR\_JOIN(EASTL\_ATOMIC\_CMPXCHG\_STRONG\_,\ MemoryOrder),\ \_128)(type,\ cmpxchgRetBool,\ \(\backslash\)}}
\DoxyCodeLine{00092\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ptr,\ \&(ret),\ ret);\ \(\backslash\)}}
\DoxyCodeLine{00093\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \}\ while\ (!cmpxchgRetBool);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00094\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \}}}
\DoxyCodeLine{00095\ }
\DoxyCodeLine{00096\ }
\DoxyCodeLine{00097\ \textcolor{preprocessor}{\ \ \ \ \#define\ EASTL\_ARCH\_ATOMIC\_LOAD\_RELAXED\_8(type,\ ret,\ ptr)\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00098\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ EASTL\_ARCH\_ATOMIC\_ARM\_LOAD\_8(type,\ ret,\ ptr)}}
\DoxyCodeLine{00099\ }
\DoxyCodeLine{00100\ \textcolor{preprocessor}{\ \ \ \ \#define\ EASTL\_ARCH\_ATOMIC\_LOAD\_RELAXED\_16(type,\ ret,\ ptr)\ \ \ \(\backslash\)}}
\DoxyCodeLine{00101\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ EASTL\_ARCH\_ATOMIC\_ARM\_LOAD\_16(type,\ ret,\ ptr)}}
\DoxyCodeLine{00102\ }
\DoxyCodeLine{00103\ \textcolor{preprocessor}{\ \ \ \ \#define\ EASTL\_ARCH\_ATOMIC\_LOAD\_RELAXED\_32(type,\ ret,\ ptr)\ \ \ \(\backslash\)}}
\DoxyCodeLine{00104\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ EASTL\_ARCH\_ATOMIC\_ARM\_LOAD\_32(type,\ ret,\ ptr)}}
\DoxyCodeLine{00105\ }
\DoxyCodeLine{00106\ \textcolor{preprocessor}{\ \ \ \ \#define\ EASTL\_ARCH\_ATOMIC\_LOAD\_RELAXED\_64(type,\ ret,\ ptr)\ \ \ \(\backslash\)}}
\DoxyCodeLine{00107\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ EASTL\_ARCH\_ATOMIC\_ARM\_LOAD\_64(type,\ ret,\ ptr)}}
\DoxyCodeLine{00108\ }
\DoxyCodeLine{00109\ \textcolor{preprocessor}{\ \ \ \ \#define\ EASTL\_ARCH\_ATOMIC\_LOAD\_RELAXED\_128(type,\ ret,\ ptr)\ \ \(\backslash\)}}
\DoxyCodeLine{00110\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ EASTL\_ARCH\_ATOMIC\_ARM\_LOAD\_128(type,\ ret,\ ptr,\ RELAXED)}}
\DoxyCodeLine{00111\ }
\DoxyCodeLine{00112\ }
\DoxyCodeLine{00113\ \textcolor{preprocessor}{\ \ \ \ \#define\ EASTL\_ARCH\_ATOMIC\_LOAD\_ACQUIRE\_8(type,\ ret,\ ptr)\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00114\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ EASTL\_ARCH\_ATOMIC\_ARM\_LOAD\_8(type,\ ret,\ ptr);\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00115\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ EASTL\_ATOMIC\_CPU\_MB()}}
\DoxyCodeLine{00116\ }
\DoxyCodeLine{00117\ \textcolor{preprocessor}{\ \ \ \ \#define\ EASTL\_ARCH\_ATOMIC\_LOAD\_ACQUIRE\_16(type,\ ret,\ ptr)\ \ \ \(\backslash\)}}
\DoxyCodeLine{00118\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ EASTL\_ARCH\_ATOMIC\_ARM\_LOAD\_16(type,\ ret,\ ptr);\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00119\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ EASTL\_ATOMIC\_CPU\_MB()}}
\DoxyCodeLine{00120\ }
\DoxyCodeLine{00121\ \textcolor{preprocessor}{\ \ \ \ \#define\ EASTL\_ARCH\_ATOMIC\_LOAD\_ACQUIRE\_32(type,\ ret,\ ptr)\ \ \ \(\backslash\)}}
\DoxyCodeLine{00122\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ EASTL\_ARCH\_ATOMIC\_ARM\_LOAD\_32(type,\ ret,\ ptr);\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00123\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ EASTL\_ATOMIC\_CPU\_MB()}}
\DoxyCodeLine{00124\ }
\DoxyCodeLine{00125\ \textcolor{preprocessor}{\ \ \ \ \#define\ EASTL\_ARCH\_ATOMIC\_LOAD\_ACQUIRE\_64(type,\ ret,\ ptr)\ \ \ \(\backslash\)}}
\DoxyCodeLine{00126\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ EASTL\_ARCH\_ATOMIC\_ARM\_LOAD\_64(type,\ ret,\ ptr);\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00127\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ EASTL\_ATOMIC\_CPU\_MB()}}
\DoxyCodeLine{00128\ }
\DoxyCodeLine{00129\ \textcolor{preprocessor}{\ \ \ \ \#define\ EASTL\_ARCH\_ATOMIC\_LOAD\_ACQUIRE\_128(type,\ ret,\ ptr)\ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00130\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ EASTL\_ARCH\_ATOMIC\_ARM\_LOAD\_128(type,\ ret,\ ptr,\ ACQUIRE)}}
\DoxyCodeLine{00131\ }
\DoxyCodeLine{00132\ }
\DoxyCodeLine{00133\ \textcolor{preprocessor}{\ \ \ \ \#define\ EASTL\_ARCH\_ATOMIC\_LOAD\_SEQ\_CST\_8(type,\ ret,\ ptr)\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00134\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ EASTL\_ARCH\_ATOMIC\_ARM\_LOAD\_8(type,\ ret,\ ptr);\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00135\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ EASTL\_ATOMIC\_CPU\_MB()}}
\DoxyCodeLine{00136\ }
\DoxyCodeLine{00137\ \textcolor{preprocessor}{\ \ \ \ \#define\ EASTL\_ARCH\_ATOMIC\_LOAD\_SEQ\_CST\_16(type,\ ret,\ ptr)\ \ \ \(\backslash\)}}
\DoxyCodeLine{00138\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ EASTL\_ARCH\_ATOMIC\_ARM\_LOAD\_16(type,\ ret,\ ptr);\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00139\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ EASTL\_ATOMIC\_CPU\_MB()}}
\DoxyCodeLine{00140\ }
\DoxyCodeLine{00141\ \textcolor{preprocessor}{\ \ \ \ \#define\ EASTL\_ARCH\_ATOMIC\_LOAD\_SEQ\_CST\_32(type,\ ret,\ ptr)\ \ \ \(\backslash\)}}
\DoxyCodeLine{00142\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ EASTL\_ARCH\_ATOMIC\_ARM\_LOAD\_32(type,\ ret,\ ptr);\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00143\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ EASTL\_ATOMIC\_CPU\_MB()}}
\DoxyCodeLine{00144\ }
\DoxyCodeLine{00145\ \textcolor{preprocessor}{\ \ \ \ \#define\ EASTL\_ARCH\_ATOMIC\_LOAD\_SEQ\_CST\_64(type,\ ret,\ ptr)\ \ \ \(\backslash\)}}
\DoxyCodeLine{00146\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ EASTL\_ARCH\_ATOMIC\_ARM\_LOAD\_64(type,\ ret,\ ptr);\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00147\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ EASTL\_ATOMIC\_CPU\_MB()}}
\DoxyCodeLine{00148\ }
\DoxyCodeLine{00149\ \textcolor{preprocessor}{\ \ \ \ \#define\ EASTL\_ARCH\_ATOMIC\_LOAD\_SEQ\_CST\_128(type,\ ret,\ ptr)\ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00150\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ EASTL\_ARCH\_ATOMIC\_ARM\_LOAD\_128(type,\ ret,\ ptr,\ SEQ\_CST)}}
\DoxyCodeLine{00151\ }
\DoxyCodeLine{00152\ }
\DoxyCodeLine{00153\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00154\ }
\DoxyCodeLine{00155\ }
\DoxyCodeLine{00156\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ EASTL\_ATOMIC\_INTERNAL\_ARCH\_ARM\_LOAD\_H\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
