:=:=:=>HIER
::ign;::gen;::variants;::parent;::inst;::lang;::entity;::config;::comment
;;;testbench;inst_t;VHDL;inst_t_e;inst_t_e_rtl_conf;TESTBENCH
# Test: either two branches or overlay;;;;;;;;
;;;inst_t;inst_a;VHDL;inst_a_e;inst_a_e_rtl_conf;lc all
;;;inst_t;inst_A;VHDL;inst_A_e;inst_A_e_rtl_conf;conflict
;;;inst_A;INST_AA;VHDL;INST_AA_e;INST_AA_e_rtl_conf;conflict
;;;inst_a;inst_aa;Verilog;inst_aa_e;inst_aa_e_rtl_conf;conflict
# Test: warning because of duplicate definitons;;;;;;;;
;;;inst_a;inst_ab;VHDL;inst_ab_e;inst_ab_e_rtl_conf;
;;;inst_b;inst_AB;VHDL;inst_AB_e;inst_AB_e_rtl_conf;
;;;inst_c;INST_AB;VHDL;INST_AB_e;INST_AB_e_rtl_conf;
;;;;;;;;
;;;;;;;;
;;;;;;;;
;;;inst_a;inst_aa;VHDL;inst_aa_e;inst_aa_e_rtl_conf;
;;Off;inst_a;inst_ab;VHDL;inst_ab_e;inst_ab_e_rtl_conf;
;;;inst_a;inst_ac;VHDL;inst_ac_e;inst_ac_e_rtl_conf;
;;Off;inst_a;inst_ad;VHDL;inst_ad_e;inst_ad_e_rtl_conf;
;;Off;inst_a;inst_ae;VHDL;inst_ae_e;inst_ae_e_rtl_conf;
;;;inst_t;inst_b;VHDL;inst_b_e;inst_b_e_rtl_conf;
;;Off;inst_t;inst_c;VHDL;inst_c_e;inst_c_e_rtl_conf;
;;Off;inst_t;inst_d;VHDL;inst_d_e;inst_d_e_rtl_conf;
;;Off;inst_t;inst_e;VHDL;inst_e_e;inst_e_e_rtl_conf;
;;Off;inst_e;inst_ea;VHDL;inst_ea_e;inst_ea_e_rtl_conf;
;;Off;inst_e;inst_eb;VHDL;inst_eb_e;inst_eb_e_rtl_conf;
;;Off;inst_e;inst_ec;VHDL;inst_ec_e;inst_ec_e_rtl_conf;
;;Off;inst_e;inst_ed;VHDL;inst_ed_e;inst_ed_e_rtl_conf;
;;Off;inst_e;inst_ee;Verilog;inst_ee_e;inst_ee_e_rtl_conf;
;;Off;inst_e;inst_ef;Verilog;inst_ef_e;inst_ef_e_rtl_conf;
;;Off;inst_e;inst_eg;Verilog;inst_eg_e;inst_eg_e_rtl_conf;
;;Off;inst_ea;inst_eaa;VHDL;inst_eaa_e;inst_eaa_e_rtl_conf;
;;Off;inst_ea;inst_eab;Verilog;inst_eab_e;inst_eab_e_rtl_conf;
;;Off;inst_ea;inst_eac;Verilog;inst_eac_e;inst_eac_e_rtl_conf;
;;Off;inst_eb;inst_eba;VHDL;inst_eba_e;inst_eba_e_rtl_conf;
;;Off;inst_eb;inst_ebb;VHDL;inst_ebb_e;inst_ebb_e_rtl_conf;
;;Off;inst_eb;inst_ebc;Verilog;inst_ebc_e;inst_ebc_e_rtl_conf;
;;Off;inst_ec;inst_eca;Verilog;inst_eca_e;inst_eca_e_rtl_conf;
;;Off;inst_ec;inst_ecb;Verilog;inst_ecb_e;inst_ecb_e_rtl_conf;
;;Off;inst_ec;inst_ecc;Verilog;inst_ecc_e;inst_ecc_e_rtl_conf;
;;Off;inst_ed;inst_eda;Verilog;inst_eda_e;inst_eda_e_rtl_conf;
;;Off;inst_ed;inst_edb;Verilog;inst_edb_e;inst_edb_e_rtl_conf;
:=:=:=>Image
;;;;inst_t
;;;;
;;inst_a;const_01_p;0
;;;;
;;;const_02_p;1
:=:=:=>CONN
::ign;::gen;::bundle;::class;::clock;::type;::high;::low;::mode;::name;::out;::in;::descr;::mdeout;::mdein;::result
# Test overlayed signal definition;;;;;;;;;;;;;;;
;;CASE1;CASE;clk;std_ulogic;;;;case;inst_a/case_a_p;inst_b/case_b_p;;;;
;;;;;;;;;Case;inst_aa/case_aa_p;inst_ab/case_ab_p;;;;
