Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Jan  8 04:42:51 2018
| Host         : Berna running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file system_wrapper_timing_summary_postroute_physopted.rpt -rpx system_wrapper_timing_summary_postroute_physopted.rpx
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[0] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[12] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[1] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[2] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[3] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[4] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[5] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[6] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[7] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[0] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[12] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[1] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[2] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[3] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[4] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[5] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[6] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[7] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[0] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[12] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[1] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[2] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[3] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[4] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[5] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[6] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[7] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/axi_bram_ctrl_3_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[0] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/axi_bram_ctrl_3_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[12] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/axi_bram_ctrl_3_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[1] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/axi_bram_ctrl_3_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[2] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/axi_bram_ctrl_3_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[3] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/axi_bram_ctrl_3_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[4] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/axi_bram_ctrl_3_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[5] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/axi_bram_ctrl_3_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[6] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/axi_bram_ctrl_3_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/op_rdy_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/kcpsm6_v1/bank_flop/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/kcpsm6_v1/read_strobe_flop/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/axi_arready_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/axi_awready_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/axi_rvalid_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/axi_wready_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/renable_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/pblaze_s_0/U0/cordic_v1/op_rdy_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/pblaze_s_0/U0/kcpsm6_v1/bank_flop/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/pblaze_s_0/U0/kcpsm6_v1/read_strobe_flop/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: system_i/pblaze_s_0/U0/s_axi_renable_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/pblaze_s_1/U0/cordic_v1/op_rdy_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/pblaze_s_1/U0/kcpsm6_v1/bank_flop/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/pblaze_s_1/U0/kcpsm6_v1/read_strobe_flop/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: system_i/pblaze_s_1/U0/s_axi_renable_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/pblaze_s_2/U0/cordic_v1/op_rdy_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/pblaze_s_2/U0/kcpsm6_v1/bank_flop/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/pblaze_s_2/U0/kcpsm6_v1/read_strobe_flop/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 584 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.396    -1553.030                   1096                39249        0.024        0.000                      0                39249        3.750        0.000                       0                 12956  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -4.396    -1553.030                   1096                39249        0.024        0.000                      0                39249        3.750        0.000                       0                 12956  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         1096  Failing Endpoints,  Worst Slack       -4.396ns,  Total Violation    -1553.030ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.396ns  (required time - arrival time)
  Source:                 system_i/pblaze_s_2/U0/cordic_v1/mult1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/pblaze_s_2/U0/cordic_v1/mult1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.209ns  (logic 11.175ns (78.648%)  route 3.034ns (21.352%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=4 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.639ns = ( 13.639 - 10.000 ) 
    Source Clock Delay      (SCD):    4.119ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.961 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=9, routed)           0.146     2.107    system_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.208 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=49, routed)          0.146     2.354    system_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.455 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12899, routed)       1.664     4.119    system_i/pblaze_s_2/U0/cordic_v1/S_AXI_ACLK
    SLICE_X31Y50         FDRE                                         r  system_i/pblaze_s_2/U0/cordic_v1/mult1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.456     4.575 r  system_i/pblaze_s_2/U0/cordic_v1/mult1_reg[3]/Q
                         net (fo=1, routed)           0.553     5.128    system_i/pblaze_s_2/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/A[3]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.036     9.164 r  system_i/pblaze_s_2/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.166    system_i/pblaze_s_2/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.879 r  system_i/pblaze_s_2/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.881    system_i/pblaze_s_2/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.594 r  system_i/pblaze_s_2/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.596    system_i/pblaze_s_2/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    14.114 r  system_i/pblaze_s_2/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[2]
                         net (fo=6, routed)           0.848    14.961    system_i/pblaze_s_2/U0/cordic_v1/P[36]
    SLICE_X30Y60         LUT2 (Prop_lut2_I0_O)        0.124    15.085 r  system_i/pblaze_s_2/U0/cordic_v1/z[27]_i_49/O
                         net (fo=1, routed)           0.000    15.085    system_i/pblaze_s_2/U0/cordic_v1/z[27]_i_49_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.598 r  system_i/pblaze_s_2/U0/cordic_v1/z_reg[27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    15.598    system_i/pblaze_s_2/U0/cordic_v1/z_reg[27]_i_19_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.913 r  system_i/pblaze_s_2/U0/cordic_v1/z_reg[31]_i_36/O[3]
                         net (fo=2, routed)           0.725    16.638    system_i/pblaze_s_2/U0/cordic_v1/plusOp__0[31]
    SLICE_X31Y62         LUT3 (Prop_lut3_I0_O)        0.336    16.974 r  system_i/pblaze_s_2/U0/cordic_v1/mult1[31]_i_14/O
                         net (fo=1, routed)           0.608    17.582    system_i/pblaze_s_2/U0/cordic_v1/mult1[31]_i_14_n_0
    SLICE_X32Y62         LUT6 (Prop_lut6_I3_O)        0.327    17.909 r  system_i/pblaze_s_2/U0/cordic_v1/mult1[31]_i_8/O
                         net (fo=1, routed)           0.295    18.204    system_i/pblaze_s_2/U0/cordic_v1/mult1[31]
    SLICE_X35Y62         LUT5 (Prop_lut5_I4_O)        0.124    18.328 r  system_i/pblaze_s_2/U0/cordic_v1/mult1[31]_i_2/O
                         net (fo=1, routed)           0.000    18.328    system_i/pblaze_s_2/U0/cordic_v1/mult1[31]_i_2_n_0
    SLICE_X35Y62         FDRE                                         r  system_i/pblaze_s_2/U0/cordic_v1/mult1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.615    11.615    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.706 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=9, routed)           0.133    11.839    system_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.930 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=49, routed)          0.133    12.063    system_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.154 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12899, routed)       1.486    13.639    system_i/pblaze_s_2/U0/cordic_v1/S_AXI_ACLK
    SLICE_X35Y62         FDRE                                         r  system_i/pblaze_s_2/U0/cordic_v1/mult1_reg[31]/C
                         clock pessimism              0.415    14.055    
                         clock uncertainty           -0.154    13.901    
    SLICE_X35Y62         FDRE (Setup_fdre_C_D)        0.031    13.932    system_i/pblaze_s_2/U0/cordic_v1/mult1_reg[31]
  -------------------------------------------------------------------
                         required time                         13.932    
                         arrival time                         -18.328    
  -------------------------------------------------------------------
                         slack                                 -4.396    

Slack (VIOLATED) :        -4.394ns  (required time - arrival time)
  Source:                 system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/mult1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/mult1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.223ns  (logic 11.293ns (79.401%)  route 2.930ns (20.599%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=4 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.645ns = ( 13.645 - 10.000 ) 
    Source Clock Delay      (SCD):    4.107ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.961 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=9, routed)           0.146     2.107    system_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.208 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=49, routed)          0.146     2.354    system_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.455 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12899, routed)       1.652     4.107    system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/s_axi_aclk
    SLICE_X8Y76          FDRE                                         r  system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/mult1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.518     4.625 r  system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/mult1_reg[10]/Q
                         net (fo=1, routed)           0.393     5.018    system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/A[10]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     9.054 r  system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.056    system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.769 r  system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.771    system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.484 r  system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.486    system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    14.004 r  system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[3]
                         net (fo=6, routed)           0.823    14.827    system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/P[37]
    SLICE_X9Y83          LUT2 (Prop_lut2_I0_O)        0.124    14.951 r  system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/z[27]_i_48/O
                         net (fo=1, routed)           0.000    14.951    system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/z[27]_i_48_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.501 r  system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/z_reg[27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    15.501    system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/z_reg[27]_i_19_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.835 r  system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/z_reg[31]_i_36/O[1]
                         net (fo=2, routed)           0.819    16.653    system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/plusOp__0[29]
    SLICE_X9Y85          LUT3 (Prop_lut3_I0_O)        0.331    16.984 r  system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/mult1[29]_i_5/O
                         net (fo=1, routed)           0.461    17.445    system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/mult1[29]_i_5_n_0
    SLICE_X10Y86         LUT6 (Prop_lut6_I3_O)        0.332    17.777 r  system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/mult1[29]_i_3/O
                         net (fo=1, routed)           0.428    18.205    system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/mult1[29]
    SLICE_X13Y86         LUT5 (Prop_lut5_I4_O)        0.124    18.329 r  system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/mult1[29]_i_1/O
                         net (fo=1, routed)           0.000    18.329    system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/mult1[29]_i_1_n_0
    SLICE_X13Y86         FDRE                                         r  system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/mult1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.615    11.615    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.706 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=9, routed)           0.133    11.839    system_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.930 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=49, routed)          0.133    12.063    system_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.154 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12899, routed)       1.492    13.645    system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/s_axi_aclk
    SLICE_X13Y86         FDRE                                         r  system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/mult1_reg[29]/C
                         clock pessimism              0.415    14.061    
                         clock uncertainty           -0.154    13.907    
    SLICE_X13Y86         FDRE (Setup_fdre_C_D)        0.029    13.936    system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/mult1_reg[29]
  -------------------------------------------------------------------
                         required time                         13.936    
                         arrival time                         -18.329    
  -------------------------------------------------------------------
                         slack                                 -4.394    

Slack (VIOLATED) :        -4.382ns  (required time - arrival time)
  Source:                 system_i/pblaze_s_1/U0/cordic_v1/mult1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/pblaze_s_1/U0/cordic_v1/mult1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.311ns  (logic 10.947ns (76.493%)  route 3.364ns (23.507%))
  Logic Levels:           9  (CARRY4=1 DSP48E1=4 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.638ns = ( 13.638 - 10.000 ) 
    Source Clock Delay      (SCD):    3.863ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.961 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=9, routed)           0.146     2.107    system_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.208 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=49, routed)          1.655     3.863    system_i/pblaze_s_1/U0/cordic_v1/FCLK_CLK0_repN_alias
    SLICE_X30Y83         FDRE                                         r  system_i/pblaze_s_1/U0/cordic_v1/mult1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y83         FDRE (Prop_fdre_C_Q)         0.518     4.381 r  system_i/pblaze_s_1/U0/cordic_v1/mult1_reg[10]/Q
                         net (fo=1, routed)           0.589     4.970    system_i/pblaze_s_1/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/A[10]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     9.006 r  system_i/pblaze_s_1/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.008    system_i/pblaze_s_1/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.721 r  system_i/pblaze_s_1/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.723    system_i/pblaze_s_1/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.436 r  system_i/pblaze_s_1/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.438    system_i/pblaze_s_1/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    13.956 r  system_i/pblaze_s_1/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[2]
                         net (fo=6, routed)           1.073    15.029    system_i/pblaze_s_1/U0/cordic_v1/P[36]
    SLICE_X29Y89         LUT2 (Prop_lut2_I1_O)        0.124    15.153 r  system_i/pblaze_s_1/U0/cordic_v1/z[27]_i_57/O
                         net (fo=1, routed)           0.000    15.153    system_i/pblaze_s_1/U0/cordic_v1/z[27]_i_57_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.700 r  system_i/pblaze_s_1/U0/cordic_v1/z_reg[27]_i_21/O[2]
                         net (fo=2, routed)           0.899    16.599    system_i/pblaze_s_1/U0/cordic_v1/z_reg[27]_i_21_n_5
    SLICE_X26Y92         LUT3 (Prop_lut3_I1_O)        0.328    16.927 r  system_i/pblaze_s_1/U0/cordic_v1/mult1[26]_i_5/O
                         net (fo=1, routed)           0.642    17.570    system_i/pblaze_s_1/U0/cordic_v1/mult1[26]_i_5_n_0
    SLICE_X25Y93         LUT6 (Prop_lut6_I3_O)        0.326    17.896 r  system_i/pblaze_s_1/U0/cordic_v1/mult1[26]_i_3/O
                         net (fo=1, routed)           0.154    18.050    system_i/pblaze_s_1/U0/cordic_v1/mult1[26]
    SLICE_X25Y93         LUT5 (Prop_lut5_I4_O)        0.124    18.174 r  system_i/pblaze_s_1/U0/cordic_v1/mult1[26]_i_1/O
                         net (fo=1, routed)           0.000    18.174    system_i/pblaze_s_1/U0/cordic_v1/mult1[26]_i_1_n_0
    SLICE_X25Y93         FDRE                                         r  system_i/pblaze_s_1/U0/cordic_v1/mult1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.615    11.615    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.706 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=9, routed)           0.133    11.839    system_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.930 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=49, routed)          0.133    12.063    system_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.154 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12899, routed)       1.485    13.638    system_i/pblaze_s_1/U0/cordic_v1/S_AXI_ACLK
    SLICE_X25Y93         FDRE                                         r  system_i/pblaze_s_1/U0/cordic_v1/mult1_reg[26]/C
                         clock pessimism              0.278    13.916    
                         clock uncertainty           -0.154    13.762    
    SLICE_X25Y93         FDRE (Setup_fdre_C_D)        0.029    13.791    system_i/pblaze_s_1/U0/cordic_v1/mult1_reg[26]
  -------------------------------------------------------------------
                         required time                         13.791    
                         arrival time                         -18.174    
  -------------------------------------------------------------------
                         slack                                 -4.382    

Slack (VIOLATED) :        -4.369ns  (required time - arrival time)
  Source:                 system_i/pblaze_s_0/U0/cordic_v1/mult2_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/pblaze_s_0/U0/cordic_v1/mult1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.336ns  (logic 11.080ns (77.290%)  route 3.256ns (22.710%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=4 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.636ns = ( 13.636 - 10.000 ) 
    Source Clock Delay      (SCD):    3.871ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.961 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=9, routed)           0.146     2.107    system_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.208 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=49, routed)          1.663     3.871    system_i/pblaze_s_0/U0/cordic_v1/FCLK_CLK0_repN_alias
    SLICE_X8Y65          FDSE                                         r  system_i/pblaze_s_0/U0/cordic_v1/mult2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDSE (Prop_fdse_C_Q)         0.518     4.389 r  system_i/pblaze_s_0/U0/cordic_v1/mult2_reg[1]/Q
                         net (fo=2, routed)           0.582     4.971    system_i/pblaze_s_0/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/B[1]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      3.851     8.822 r  system_i/pblaze_s_0/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.824    system_i/pblaze_s_0/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.537 r  system_i/pblaze_s_0/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.539    system_i/pblaze_s_0/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.252 r  system_i/pblaze_s_0/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.254    system_i/pblaze_s_0/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    13.772 r  system_i/pblaze_s_0/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[3]
                         net (fo=6, routed)           0.935    14.707    system_i/pblaze_s_0/U0/cordic_v1/P[37]
    SLICE_X9Y69          LUT2 (Prop_lut2_I0_O)        0.124    14.831 r  system_i/pblaze_s_0/U0/cordic_v1/z[27]_i_48/O
                         net (fo=1, routed)           0.000    14.831    system_i/pblaze_s_0/U0/cordic_v1/z[27]_i_48_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.381 r  system_i/pblaze_s_0/U0/cordic_v1/z_reg[27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    15.381    system_i/pblaze_s_0/U0/cordic_v1/z_reg[27]_i_19_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.694 r  system_i/pblaze_s_0/U0/cordic_v1/z_reg[31]_i_36/O[3]
                         net (fo=2, routed)           0.845    16.539    system_i/pblaze_s_0/U0/cordic_v1/plusOp__0[31]
    SLICE_X6Y71          LUT3 (Prop_lut3_I0_O)        0.328    16.867 r  system_i/pblaze_s_0/U0/cordic_v1/mult1[31]_i_14/O
                         net (fo=1, routed)           0.307    17.173    system_i/pblaze_s_0/U0/cordic_v1/mult1[31]_i_14_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I3_O)        0.328    17.501 r  system_i/pblaze_s_0/U0/cordic_v1/mult1[31]_i_8/O
                         net (fo=1, routed)           0.581    18.082    system_i/pblaze_s_0/U0/cordic_v1/mult1[31]
    SLICE_X10Y72         LUT5 (Prop_lut5_I4_O)        0.124    18.206 r  system_i/pblaze_s_0/U0/cordic_v1/mult1[31]_i_2/O
                         net (fo=1, routed)           0.000    18.206    system_i/pblaze_s_0/U0/cordic_v1/mult1[31]_i_2_n_0
    SLICE_X10Y72         FDRE                                         r  system_i/pblaze_s_0/U0/cordic_v1/mult1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.615    11.615    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.706 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=9, routed)           0.133    11.839    system_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.930 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=49, routed)          0.133    12.063    system_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.154 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12899, routed)       1.483    13.636    system_i/pblaze_s_0/U0/cordic_v1/S_AXI_ACLK
    SLICE_X10Y72         FDRE                                         r  system_i/pblaze_s_0/U0/cordic_v1/mult1_reg[31]/C
                         clock pessimism              0.278    13.914    
                         clock uncertainty           -0.154    13.760    
    SLICE_X10Y72         FDRE (Setup_fdre_C_D)        0.077    13.837    system_i/pblaze_s_0/U0/cordic_v1/mult1_reg[31]
  -------------------------------------------------------------------
                         required time                         13.837    
                         arrival time                         -18.206    
  -------------------------------------------------------------------
                         slack                                 -4.369    

Slack (VIOLATED) :        -4.341ns  (required time - arrival time)
  Source:                 system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/mult1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/x_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.208ns  (logic 11.033ns (77.651%)  route 3.175ns (22.349%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=4 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.638ns = ( 13.638 - 10.000 ) 
    Source Clock Delay      (SCD):    4.107ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.961 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=9, routed)           0.146     2.107    system_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.208 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=49, routed)          0.146     2.354    system_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.455 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12899, routed)       1.652     4.107    system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/s_axi_aclk
    SLICE_X10Y76         FDRE                                         r  system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/mult1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDRE (Prop_fdre_C_Q)         0.518     4.625 r  system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/mult1_reg[4]/Q
                         net (fo=1, routed)           0.415     5.040    system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/A[4]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036     9.076 r  system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.078    system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.791 r  system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.793    system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.506 r  system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.508    system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    14.026 r  system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[3]
                         net (fo=6, routed)           0.834    14.860    system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/P[37]
    SLICE_X11Y83         LUT2 (Prop_lut2_I0_O)        0.124    14.984 r  system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/x[27]_i_32/O
                         net (fo=1, routed)           0.000    14.984    system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/x[27]_i_32_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.534 r  system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/x_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.534    system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/x_reg[27]_i_11_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.847 r  system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/x_reg[31]_i_17/O[3]
                         net (fo=2, routed)           0.610    16.457    system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/x_reg[31]_i_17_n_4
    SLICE_X13Y85         LUT6 (Prop_lut6_I1_O)        0.306    16.763 r  system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/x[31]_i_9/O
                         net (fo=1, routed)           0.584    17.347    system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/x[31]_i_9_n_0
    SLICE_X17Y85         LUT5 (Prop_lut5_I2_O)        0.124    17.471 r  system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/x[31]_i_4/O
                         net (fo=1, routed)           0.726    18.197    system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/x[31]_i_4_n_0
    SLICE_X17Y86         LUT3 (Prop_lut3_I0_O)        0.118    18.315 r  system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/x[31]_i_2/O
                         net (fo=1, routed)           0.000    18.315    system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/x[31]_i_2_n_0
    SLICE_X17Y86         FDRE                                         r  system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/x_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.615    11.615    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.706 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=9, routed)           0.133    11.839    system_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.930 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=49, routed)          0.133    12.063    system_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.154 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12899, routed)       1.485    13.638    system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/s_axi_aclk
    SLICE_X17Y86         FDRE                                         r  system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/x_reg[31]/C
                         clock pessimism              0.415    14.054    
                         clock uncertainty           -0.154    13.900    
    SLICE_X17Y86         FDRE (Setup_fdre_C_D)        0.075    13.975    system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/cordic_v1/x_reg[31]
  -------------------------------------------------------------------
                         required time                         13.975    
                         arrival time                         -18.315    
  -------------------------------------------------------------------
                         slack                                 -4.341    

Slack (VIOLATED) :        -4.293ns  (required time - arrival time)
  Source:                 system_i/pblaze_s_0/U0/cordic_v1/mult2_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/pblaze_s_0/U0/cordic_v1/mult1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.262ns  (logic 10.776ns (75.559%)  route 3.486ns (24.441%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=4 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.634ns = ( 13.634 - 10.000 ) 
    Source Clock Delay      (SCD):    3.871ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.961 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=9, routed)           0.146     2.107    system_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.208 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=49, routed)          1.663     3.871    system_i/pblaze_s_0/U0/cordic_v1/FCLK_CLK0_repN_alias
    SLICE_X8Y65          FDSE                                         r  system_i/pblaze_s_0/U0/cordic_v1/mult2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDSE (Prop_fdse_C_Q)         0.518     4.389 r  system_i/pblaze_s_0/U0/cordic_v1/mult2_reg[1]/Q
                         net (fo=2, routed)           0.582     4.971    system_i/pblaze_s_0/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/B[1]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      3.851     8.822 r  system_i/pblaze_s_0/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.824    system_i/pblaze_s_0/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.537 r  system_i/pblaze_s_0/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.539    system_i/pblaze_s_0/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.252 r  system_i/pblaze_s_0/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.254    system_i/pblaze_s_0/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    13.772 r  system_i/pblaze_s_0/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[3]
                         net (fo=6, routed)           0.935    14.707    system_i/pblaze_s_0/U0/cordic_v1/P[37]
    SLICE_X9Y69          LUT2 (Prop_lut2_I0_O)        0.124    14.831 r  system_i/pblaze_s_0/U0/cordic_v1/z[27]_i_48/O
                         net (fo=1, routed)           0.000    14.831    system_i/pblaze_s_0/U0/cordic_v1/z[27]_i_48_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.381 r  system_i/pblaze_s_0/U0/cordic_v1/z_reg[27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    15.381    system_i/pblaze_s_0/U0/cordic_v1/z_reg[27]_i_19_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.620 r  system_i/pblaze_s_0/U0/cordic_v1/z_reg[31]_i_36/O[2]
                         net (fo=2, routed)           0.825    16.445    system_i/pblaze_s_0/U0/cordic_v1/plusOp__0[30]
    SLICE_X6Y71          LUT3 (Prop_lut3_I0_O)        0.302    16.747 r  system_i/pblaze_s_0/U0/cordic_v1/mult1[30]_i_5/O
                         net (fo=1, routed)           0.571    17.317    system_i/pblaze_s_0/U0/cordic_v1/mult1[30]_i_5_n_0
    SLICE_X6Y73          LUT6 (Prop_lut6_I3_O)        0.124    17.441 r  system_i/pblaze_s_0/U0/cordic_v1/mult1[30]_i_3/O
                         net (fo=1, routed)           0.567    18.008    system_i/pblaze_s_0/U0/cordic_v1/mult1[30]
    SLICE_X6Y73          LUT5 (Prop_lut5_I4_O)        0.124    18.132 r  system_i/pblaze_s_0/U0/cordic_v1/mult1[30]_i_1/O
                         net (fo=1, routed)           0.000    18.132    system_i/pblaze_s_0/U0/cordic_v1/mult1[30]_i_1_n_0
    SLICE_X6Y73          FDRE                                         r  system_i/pblaze_s_0/U0/cordic_v1/mult1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.615    11.615    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.706 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=9, routed)           0.133    11.839    system_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.930 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=49, routed)          0.133    12.063    system_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.154 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12899, routed)       1.481    13.634    system_i/pblaze_s_0/U0/cordic_v1/S_AXI_ACLK
    SLICE_X6Y73          FDRE                                         r  system_i/pblaze_s_0/U0/cordic_v1/mult1_reg[30]/C
                         clock pessimism              0.278    13.912    
                         clock uncertainty           -0.154    13.758    
    SLICE_X6Y73          FDRE (Setup_fdre_C_D)        0.081    13.839    system_i/pblaze_s_0/U0/cordic_v1/mult1_reg[30]
  -------------------------------------------------------------------
                         required time                         13.839    
                         arrival time                         -18.132    
  -------------------------------------------------------------------
                         slack                                 -4.293    

Slack (VIOLATED) :        -4.288ns  (required time - arrival time)
  Source:                 system_i/pblaze_s_1/U0/cordic_v1/mult1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/pblaze_s_1/U0/cordic_v1/x_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.338ns  (logic 11.051ns (77.075%)  route 3.287ns (22.925%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=4 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.713ns = ( 13.713 - 10.000 ) 
    Source Clock Delay      (SCD):    3.863ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.961 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=9, routed)           0.146     2.107    system_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.208 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=49, routed)          1.655     3.863    system_i/pblaze_s_1/U0/cordic_v1/FCLK_CLK0_repN_alias
    SLICE_X30Y83         FDRE                                         r  system_i/pblaze_s_1/U0/cordic_v1/mult1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y83         FDRE (Prop_fdre_C_Q)         0.518     4.381 r  system_i/pblaze_s_1/U0/cordic_v1/mult1_reg[10]/Q
                         net (fo=1, routed)           0.589     4.970    system_i/pblaze_s_1/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/A[10]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     9.006 r  system_i/pblaze_s_1/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.008    system_i/pblaze_s_1/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.721 r  system_i/pblaze_s_1/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.723    system_i/pblaze_s_1/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.436 r  system_i/pblaze_s_1/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.438    system_i/pblaze_s_1/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    13.956 r  system_i/pblaze_s_1/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[3]
                         net (fo=6, routed)           0.663    14.618    system_i/pblaze_s_1/U0/cordic_v1/P[37]
    SLICE_X32Y86         LUT2 (Prop_lut2_I1_O)        0.124    14.742 r  system_i/pblaze_s_1/U0/cordic_v1/x[27]_i_40/O
                         net (fo=1, routed)           0.000    14.742    system_i/pblaze_s_1/U0/cordic_v1/x[27]_i_40_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.275 r  system_i/pblaze_s_1/U0/cordic_v1/x_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.275    system_i/pblaze_s_1/U0/cordic_v1/x_reg[27]_i_13_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.590 r  system_i/pblaze_s_1/U0/cordic_v1/x_reg[31]_i_19/O[3]
                         net (fo=2, routed)           0.620    16.210    system_i/pblaze_s_1/U0/cordic_v1/x_reg[31]_i_19_n_4
    SLICE_X35Y86         LUT6 (Prop_lut6_I5_O)        0.307    16.517 r  system_i/pblaze_s_1/U0/cordic_v1/x[31]_i_9/O
                         net (fo=1, routed)           0.776    17.293    system_i/pblaze_s_1/U0/cordic_v1/x[31]_i_9_n_0
    SLICE_X36Y85         LUT5 (Prop_lut5_I2_O)        0.124    17.417 r  system_i/pblaze_s_1/U0/cordic_v1/x[31]_i_4/O
                         net (fo=1, routed)           0.633    18.051    system_i/pblaze_s_1/U0/cordic_v1/x[31]_i_4_n_0
    SLICE_X36Y85         LUT3 (Prop_lut3_I0_O)        0.150    18.201 r  system_i/pblaze_s_1/U0/cordic_v1/x[31]_i_2/O
                         net (fo=1, routed)           0.000    18.201    system_i/pblaze_s_1/U0/cordic_v1/x[31]_i_2_n_0
    SLICE_X36Y85         FDRE                                         r  system_i/pblaze_s_1/U0/cordic_v1/x_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.615    11.615    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.706 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=9, routed)           0.133    11.839    system_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.930 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=49, routed)          0.133    12.063    system_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.154 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12899, routed)       1.560    13.713    system_i/pblaze_s_1/U0/cordic_v1/S_AXI_ACLK
    SLICE_X36Y85         FDRE                                         r  system_i/pblaze_s_1/U0/cordic_v1/x_reg[31]/C
                         clock pessimism              0.278    13.991    
                         clock uncertainty           -0.154    13.837    
    SLICE_X36Y85         FDRE (Setup_fdre_C_D)        0.075    13.912    system_i/pblaze_s_1/U0/cordic_v1/x_reg[31]
  -------------------------------------------------------------------
                         required time                         13.912    
                         arrival time                         -18.201    
  -------------------------------------------------------------------
                         slack                                 -4.288    

Slack (VIOLATED) :        -4.264ns  (required time - arrival time)
  Source:                 system_i/pblaze_s_0/U0/cordic_v1/mult2_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/pblaze_s_0/U0/cordic_v1/mult1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.280ns  (logic 11.037ns (77.288%)  route 3.243ns (22.712%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=4 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.682ns = ( 13.682 - 10.000 ) 
    Source Clock Delay      (SCD):    3.871ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.961 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=9, routed)           0.146     2.107    system_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.208 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=49, routed)          1.663     3.871    system_i/pblaze_s_0/U0/cordic_v1/FCLK_CLK0_repN_alias
    SLICE_X8Y65          FDSE                                         r  system_i/pblaze_s_0/U0/cordic_v1/mult2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDSE (Prop_fdse_C_Q)         0.518     4.389 r  system_i/pblaze_s_0/U0/cordic_v1/mult2_reg[1]/Q
                         net (fo=2, routed)           0.582     4.971    system_i/pblaze_s_0/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/B[1]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      3.851     8.822 r  system_i/pblaze_s_0/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.824    system_i/pblaze_s_0/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.537 r  system_i/pblaze_s_0/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.539    system_i/pblaze_s_0/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.252 r  system_i/pblaze_s_0/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.254    system_i/pblaze_s_0/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.772 r  system_i/pblaze_s_0/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[1]
                         net (fo=6, routed)           0.931    14.703    system_i/pblaze_s_0/U0/cordic_v1/P[35]
    SLICE_X8Y68          LUT2 (Prop_lut2_I1_O)        0.124    14.827 r  system_i/pblaze_s_0/U0/cordic_v1/z[23]_i_54/O
                         net (fo=1, routed)           0.000    14.827    system_i/pblaze_s_0/U0/cordic_v1/z[23]_i_54_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.203 r  system_i/pblaze_s_0/U0/cordic_v1/z_reg[23]_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.203    system_i/pblaze_s_0/U0/cordic_v1/z_reg[23]_i_21_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.320 r  system_i/pblaze_s_0/U0/cordic_v1/z_reg[27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.320    system_i/pblaze_s_0/U0/cordic_v1/z_reg[27]_i_21_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.643 r  system_i/pblaze_s_0/U0/cordic_v1/z_reg[31]_i_38/O[1]
                         net (fo=2, routed)           1.067    16.710    system_i/pblaze_s_0/U0/cordic_v1/z_reg[31]_i_38_n_6
    SLICE_X5Y70          LUT3 (Prop_lut3_I1_O)        0.334    17.044 r  system_i/pblaze_s_0/U0/cordic_v1/mult1[29]_i_5/O
                         net (fo=1, routed)           0.495    17.539    system_i/pblaze_s_0/U0/cordic_v1/mult1[29]_i_5_n_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I3_O)        0.326    17.865 r  system_i/pblaze_s_0/U0/cordic_v1/mult1[29]_i_3/O
                         net (fo=1, routed)           0.162    18.027    system_i/pblaze_s_0/U0/cordic_v1/mult1[29]
    SLICE_X4Y71          LUT5 (Prop_lut5_I4_O)        0.124    18.151 r  system_i/pblaze_s_0/U0/cordic_v1/mult1[29]_i_1/O
                         net (fo=1, routed)           0.000    18.151    system_i/pblaze_s_0/U0/cordic_v1/mult1[29]_i_1_n_0
    SLICE_X4Y71          FDRE                                         r  system_i/pblaze_s_0/U0/cordic_v1/mult1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.615    11.615    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.706 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=9, routed)           0.133    11.839    system_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.930 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=49, routed)          0.133    12.063    system_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.154 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12899, routed)       1.529    13.682    system_i/pblaze_s_0/U0/cordic_v1/S_AXI_ACLK
    SLICE_X4Y71          FDRE                                         r  system_i/pblaze_s_0/U0/cordic_v1/mult1_reg[29]/C
                         clock pessimism              0.278    13.960    
                         clock uncertainty           -0.154    13.806    
    SLICE_X4Y71          FDRE (Setup_fdre_C_D)        0.081    13.887    system_i/pblaze_s_0/U0/cordic_v1/mult1_reg[29]
  -------------------------------------------------------------------
                         required time                         13.887    
                         arrival time                         -18.151    
  -------------------------------------------------------------------
                         slack                                 -4.264    

Slack (VIOLATED) :        -4.258ns  (required time - arrival time)
  Source:                 system_i/pblaze_s_2/U0/cordic_v1/mult1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/pblaze_s_2/U0/cordic_v1/mult1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.178ns  (logic 11.039ns (77.859%)  route 3.139ns (22.141%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=4 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.637ns = ( 13.637 - 10.000 ) 
    Source Clock Delay      (SCD):    3.872ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.961 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=9, routed)           0.146     2.107    system_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.208 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=49, routed)          1.664     3.872    system_i/pblaze_s_2/U0/cordic_v1/FCLK_CLK0_repN_alias
    SLICE_X30Y52         FDRE                                         r  system_i/pblaze_s_2/U0/cordic_v1/mult1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.518     4.390 r  system_i/pblaze_s_2/U0/cordic_v1/mult1_reg[9]/Q
                         net (fo=1, routed)           0.590     4.979    system_i/pblaze_s_2/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/A[9]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036     9.015 r  system_i/pblaze_s_2/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.017    system_i/pblaze_s_2/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.730 r  system_i/pblaze_s_2/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.732    system_i/pblaze_s_2/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.445 r  system_i/pblaze_s_2/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.447    system_i/pblaze_s_2/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    13.965 r  system_i/pblaze_s_2/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[2]
                         net (fo=6, routed)           0.795    14.760    system_i/pblaze_s_2/U0/cordic_v1/P[36]
    SLICE_X33Y60         LUT2 (Prop_lut2_I0_O)        0.124    14.884 r  system_i/pblaze_s_2/U0/cordic_v1/x[27]_i_33/O
                         net (fo=1, routed)           0.000    14.884    system_i/pblaze_s_2/U0/cordic_v1/x[27]_i_33_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.416 r  system_i/pblaze_s_2/U0/cordic_v1/x_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.416    system_i/pblaze_s_2/U0/cordic_v1/x_reg[27]_i_11_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.750 r  system_i/pblaze_s_2/U0/cordic_v1/x_reg[31]_i_17/O[1]
                         net (fo=2, routed)           0.731    16.481    system_i/pblaze_s_2/U0/cordic_v1/x_reg[31]_i_17_n_6
    SLICE_X32Y65         LUT5 (Prop_lut5_I0_O)        0.303    16.784 r  system_i/pblaze_s_2/U0/cordic_v1/mult1[29]_i_4/O
                         net (fo=1, routed)           0.282    17.066    system_i/pblaze_s_2/U0/cordic_v1/data1[29]
    SLICE_X32Y65         LUT6 (Prop_lut6_I3_O)        0.124    17.190 r  system_i/pblaze_s_2/U0/cordic_v1/mult1[29]_i_2/O
                         net (fo=1, routed)           0.736    17.926    system_i/pblaze_s_2/U0/cordic_v1/mult1[29]_i_2_n_0
    SLICE_X31Y64         LUT5 (Prop_lut5_I2_O)        0.124    18.050 r  system_i/pblaze_s_2/U0/cordic_v1/mult1[29]_i_1/O
                         net (fo=1, routed)           0.000    18.050    system_i/pblaze_s_2/U0/cordic_v1/mult1[29]_i_1_n_0
    SLICE_X31Y64         FDRE                                         r  system_i/pblaze_s_2/U0/cordic_v1/mult1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.615    11.615    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.706 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=9, routed)           0.133    11.839    system_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.930 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=49, routed)          0.133    12.063    system_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.154 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12899, routed)       1.484    13.637    system_i/pblaze_s_2/U0/cordic_v1/S_AXI_ACLK
    SLICE_X31Y64         FDRE                                         r  system_i/pblaze_s_2/U0/cordic_v1/mult1_reg[29]/C
                         clock pessimism              0.278    13.915    
                         clock uncertainty           -0.154    13.761    
    SLICE_X31Y64         FDRE (Setup_fdre_C_D)        0.031    13.792    system_i/pblaze_s_2/U0/cordic_v1/mult1_reg[29]
  -------------------------------------------------------------------
                         required time                         13.792    
                         arrival time                         -18.050    
  -------------------------------------------------------------------
                         slack                                 -4.258    

Slack (VIOLATED) :        -4.256ns  (required time - arrival time)
  Source:                 system_i/pblaze_s_1/U0/cordic_v1/mult1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/pblaze_s_1/U0/cordic_v1/x_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.188ns  (logic 11.057ns (77.932%)  route 3.131ns (22.068%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=4 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.641ns = ( 13.641 - 10.000 ) 
    Source Clock Delay      (SCD):    3.863ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.961 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=9, routed)           0.146     2.107    system_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.208 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=49, routed)          1.655     3.863    system_i/pblaze_s_1/U0/cordic_v1/FCLK_CLK0_repN_alias
    SLICE_X30Y83         FDRE                                         r  system_i/pblaze_s_1/U0/cordic_v1/mult1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y83         FDRE (Prop_fdre_C_Q)         0.518     4.381 r  system_i/pblaze_s_1/U0/cordic_v1/mult1_reg[10]/Q
                         net (fo=1, routed)           0.589     4.970    system_i/pblaze_s_1/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/A[10]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     9.006 r  system_i/pblaze_s_1/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.008    system_i/pblaze_s_1/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.721 r  system_i/pblaze_s_1/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.723    system_i/pblaze_s_1/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.436 r  system_i/pblaze_s_1/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.438    system_i/pblaze_s_1/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    13.956 r  system_i/pblaze_s_1/U0/cordic_v1/mult_gen/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[3]
                         net (fo=6, routed)           0.836    14.792    system_i/pblaze_s_1/U0/cordic_v1/P[37]
    SLICE_X33Y89         LUT6 (Prop_lut6_I5_O)        0.124    14.916 r  system_i/pblaze_s_1/U0/cordic_v1/x[27]_i_16/O
                         net (fo=2, routed)           0.745    15.661    system_i/pblaze_s_1/U0/cordic_v1/p_0_out[25]
    SLICE_X35Y84         LUT3 (Prop_lut3_I0_O)        0.124    15.785 r  system_i/pblaze_s_1/U0/cordic_v1/x[27]_i_20/O
                         net (fo=1, routed)           0.000    15.785    system_i/pblaze_s_1/U0/cordic_v1/x[27]_i_20_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.335 r  system_i/pblaze_s_1/U0/cordic_v1/x_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.335    system_i/pblaze_s_1/U0/cordic_v1/x_reg[27]_i_5_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.669 r  system_i/pblaze_s_1/U0/cordic_v1/x_reg[31]_i_10/O[1]
                         net (fo=1, routed)           0.553    17.222    system_i/pblaze_s_1/U0/cordic_v1/x_reg[31]_i_10_n_6
    SLICE_X35Y89         LUT5 (Prop_lut5_I4_O)        0.303    17.525 r  system_i/pblaze_s_1/U0/cordic_v1/x[29]_i_2/O
                         net (fo=1, routed)           0.401    17.927    system_i/pblaze_s_1/U0/cordic_v1/x[29]_i_2_n_0
    SLICE_X35Y90         LUT3 (Prop_lut3_I0_O)        0.124    18.051 r  system_i/pblaze_s_1/U0/cordic_v1/x[29]_i_1/O
                         net (fo=1, routed)           0.000    18.051    system_i/pblaze_s_1/U0/cordic_v1/x[29]_i_1_n_0
    SLICE_X35Y90         FDRE                                         r  system_i/pblaze_s_1/U0/cordic_v1/x_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.615    11.615    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.706 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=9, routed)           0.133    11.839    system_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.930 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=49, routed)          0.133    12.063    system_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.154 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12899, routed)       1.488    13.641    system_i/pblaze_s_1/U0/cordic_v1/S_AXI_ACLK
    SLICE_X35Y90         FDRE                                         r  system_i/pblaze_s_1/U0/cordic_v1/x_reg[29]/C
                         clock pessimism              0.278    13.919    
                         clock uncertainty           -0.154    13.765    
    SLICE_X35Y90         FDRE (Setup_fdre_C_D)        0.029    13.794    system_i/pblaze_s_1/U0/cordic_v1/x_reg[29]
  -------------------------------------------------------------------
                         required time                         13.794    
                         arrival time                         -18.051    
  -------------------------------------------------------------------
                         slack                                 -4.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/slv_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.233%)  route 0.200ns (51.767%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.819     0.819    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.845 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=9, routed)           0.030     0.875    system_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.901 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=49, routed)          0.030     0.931    system_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.957 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12899, routed)       0.565     1.521    system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X11Y52         FDRE                                         r  system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/slv_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/slv_reg1_reg[4]/Q
                         net (fo=1, routed)           0.200     1.862    system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/Q[4]
    SLICE_X11Y49         LUT5 (Prop_lut5_I1_O)        0.045     1.907 r  system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     1.907    system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1_n_88
    SLICE_X11Y49         FDRE                                         r  system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.921     0.921    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.950 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=9, routed)           0.033     0.983    system_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.012 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=49, routed)          0.033     1.045    system_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.074 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12899, routed)       0.835     1.909    system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X11Y49         FDRE                                         r  system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism             -0.117     1.792    
    SLICE_X11Y49         FDRE (Hold_fdre_C_D)         0.091     1.883    system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i_reg[1068]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][5][userdata][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.656%)  route 0.224ns (61.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.819     0.819    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.845 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=9, routed)           0.030     0.875    system_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.901 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=49, routed)          0.030     0.931    system_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.957 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12899, routed)       0.554     1.510    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/aclk
    SLICE_X22Y32         FDRE                                         r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i_reg[1068]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i_reg[1068]/Q
                         net (fo=2, routed)           0.224     1.875    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_payld[27]
    SLICE_X21Y35         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][5][userdata][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.921     0.921    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.950 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=9, routed)           0.033     0.983    system_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.012 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=49, routed)          0.033     1.045    system_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.074 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12899, routed)       0.825     1.899    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X21Y35         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][5][userdata][1]/C
                         clock pessimism             -0.122     1.777    
    SLICE_X21Y35         FDRE (Hold_fdre_C_D)         0.070     1.847    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][5][userdata][1]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer_reg[1096]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1096]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.846%)  route 0.203ns (52.154%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.819     0.819    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.845 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=9, routed)           0.030     0.875    system_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.901 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=49, routed)          0.030     0.931    system_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.957 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12899, routed)       0.561     1.517    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X22Y0          FDRE                                         r  system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer_reg[1096]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y0          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer_reg[1096]/Q
                         net (fo=1, routed)           0.203     1.861    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer_reg_n_0_[1096]
    SLICE_X19Y0          LUT4 (Prop_lut4_I0_O)        0.045     1.906 r  system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i[1096]_i_1/O
                         net (fo=1, routed)           0.000     1.906    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i[1096]_i_1_n_0
    SLICE_X19Y0          FDRE                                         r  system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1096]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.921     0.921    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.950 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=9, routed)           0.033     0.983    system_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.012 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=49, routed)          0.033     1.045    system_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.074 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12899, routed)       0.832     1.906    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X19Y0          FDRE                                         r  system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1096]/C
                         clock pessimism             -0.122     1.784    
    SLICE_X19Y0          FDRE (Hold_fdre_C_D)         0.092     1.876    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1096]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.459%)  route 0.198ns (51.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.819     0.819    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.845 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=9, routed)           0.030     0.875    system_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.901 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=49, routed)          0.030     0.931    system_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.957 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12899, routed)       0.559     1.515    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/s_sc_aclk
    SLICE_X19Y13         FDRE                                         r  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[3]/Q
                         net (fo=1, routed)           0.198     1.854    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg_n_0_[3]
    SLICE_X23Y14         LUT3 (Prop_lut3_I0_O)        0.045     1.899 r  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1/O
                         net (fo=1, routed)           0.000     1.899    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/payld_sel[3]
    SLICE_X23Y14         FDRE                                         r  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.921     0.921    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.950 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=9, routed)           0.033     0.983    system_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.012 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=49, routed)          0.033     1.045    system_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.074 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12899, routed)       0.823     1.897    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/s_sc_aclk
    SLICE_X23Y14         FDRE                                         r  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o_reg[3]/C
                         clock pessimism             -0.122     1.775    
    SLICE_X23Y14         FDRE (Hold_fdre_C_D)         0.092     1.867    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.016%)  route 0.230ns (61.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.819     0.819    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.845 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=9, routed)           0.030     0.875    system_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.901 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=49, routed)          0.030     0.931    system_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.957 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12899, routed)       0.562     1.518    system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X19Y9          FDSE                                         r  system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y9          FDSE (Prop_fdse_C_Q)         0.141     1.659 r  system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg/Q
                         net (fo=1, routed)           0.230     1.889    system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/afull_r
    SLICE_X22Y7          FDRE                                         r  system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.921     0.921    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.950 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=9, routed)           0.033     0.983    system_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.012 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=49, routed)          0.033     1.045    system_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.074 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12899, routed)       0.827     1.901    system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_aclk
    SLICE_X22Y7          FDRE                                         r  system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]/C
                         clock pessimism             -0.122     1.779    
    SLICE_X22Y7          FDRE (Hold_fdre_C_D)         0.075     1.854    system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[26].axi_rdata_int_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer_reg[1085]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.148ns (46.091%)  route 0.173ns (53.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.819     0.819    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.845 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=9, routed)           0.030     0.875    system_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.901 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=49, routed)          0.030     0.931    system_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.957 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12899, routed)       0.559     1.515    system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X20Y42         FDRE                                         r  system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[26].axi_rdata_int_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDRE (Prop_fdre_C_Q)         0.148     1.663 r  system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[26].axi_rdata_int_reg[26]/Q
                         net (fo=2, routed)           0.173     1.836    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/D[29]
    SLICE_X22Y42         FDRE                                         r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer_reg[1085]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.921     0.921    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.950 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=9, routed)           0.033     0.983    system_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.012 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=49, routed)          0.033     1.045    system_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.074 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12899, routed)       0.827     1.901    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/aclk
    SLICE_X22Y42         FDRE                                         r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer_reg[1085]/C
                         clock pessimism             -0.122     1.779    
    SLICE_X22Y42         FDRE (Hold_fdre_C_D)         0.022     1.801    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer_reg[1085]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/m_vector_i_reg[1038]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[13].bram_wrdata_int_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.843%)  route 0.222ns (61.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.819     0.819    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.845 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=9, routed)           0.030     0.875    system_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.901 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=49, routed)          0.030     0.931    system_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.957 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12899, routed)       0.564     1.520    system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/aclk
    SLICE_X18Y49         FDRE                                         r  system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/m_vector_i_reg[1038]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/m_vector_i_reg[1038]/Q
                         net (fo=1, routed)           0.222     1.883    system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_wdata[13]
    SLICE_X22Y49         FDRE                                         r  system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[13].bram_wrdata_int_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.921     0.921    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.950 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=9, routed)           0.033     0.983    system_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.012 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=49, routed)          0.033     1.045    system_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.074 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12899, routed)       0.829     1.903    system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X22Y49         FDRE                                         r  system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[13].bram_wrdata_int_reg[13]/C
                         clock pessimism             -0.122     1.781    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.066     1.847    system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[13].bram_wrdata_int_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][6][userdata][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.887ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.819     0.819    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.845 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=9, routed)           0.030     0.875    system_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.901 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=49, routed)          0.030     0.931    system_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.957 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12899, routed)       0.548     1.504    system_i/axi_smc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X25Y23         FDRE                                         r  system_i/axi_smc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][6][userdata][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y23         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  system_i/axi_smc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][6][userdata][5]/Q
                         net (fo=1, routed)           0.056     1.701    system_i/axi_smc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/DIA0
    SLICE_X24Y23         RAMD32                                       r  system_i/axi_smc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.921     0.921    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.950 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=9, routed)           0.033     0.983    system_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.012 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=49, routed)          0.033     1.045    system_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.074 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12899, routed)       0.813     1.887    system_i/axi_smc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/WCLK
    SLICE_X24Y23         RAMD32                                       r  system_i/axi_smc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/CLK
                         clock pessimism             -0.369     1.517    
    SLICE_X24Y23         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.664    system_i/axi_smc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1070]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.819     0.819    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.845 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=9, routed)           0.030     0.875    system_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.901 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=49, routed)          0.030     0.931    system_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.957 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12899, routed)       0.559     1.515    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X25Y7          FDRE                                         r  system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1070]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1070]/Q
                         net (fo=1, routed)           0.056     1.712    system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/DIA0
    SLICE_X24Y7          RAMD32                                       r  system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.921     0.921    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.950 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=9, routed)           0.033     0.983    system_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.012 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=49, routed)          0.033     1.045    system_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.074 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12899, routed)       0.827     1.901    system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/WCLK
    SLICE_X24Y7          RAMD32                                       r  system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/CLK
                         clock pessimism             -0.372     1.528    
    SLICE_X24Y7          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.675    system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][84]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.819     0.819    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.845 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=9, routed)           0.030     0.875    system_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.901 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=49, routed)          0.030     0.931    system_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.957 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12899, routed)       0.563     1.519    system_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[1].inst_opipe_payld/aclk
    SLICE_X17Y46         FDRE                                         r  system_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  system_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][84]/Q
                         net (fo=1, routed)           0.056     1.716    system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/DIA0
    SLICE_X16Y46         RAMD32                                       r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.921     0.921    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.950 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=9, routed)           0.033     0.983    system_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.012 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=49, routed)          0.033     1.045    system_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.074 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12899, routed)       0.831     1.905    system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/WCLK
    SLICE_X16Y46         RAMD32                                       r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/CLK
                         clock pessimism             -0.372     1.532    
    SLICE_X16Y46         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.679    system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9   system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9   system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10  system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10  system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9   system_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9   system_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10  system_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10  system_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10  system_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10  system_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y11  system_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y11  system_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y11  system_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y11  system_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y11  system_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y11  system_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y11  system_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y11  system_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X16Y58  system_i/pblaze_s_0/U0/kcpsm6_v1/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X16Y58  system_i/pblaze_s_0/U0/kcpsm6_v1/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y52  system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/kcpsm6_v1/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y52  system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/kcpsm6_v1/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y52  system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/kcpsm6_v1/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y52  system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/kcpsm6_v1/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y53  system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/kcpsm6_v1/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y53  system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/kcpsm6_v1/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y53  system_i/pblaze_m_0/U0/pBlaze_v1_0_S_AXI_inst/Proccesor_v1/kcpsm6_v1/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y64  system_i/pblaze_s_1/U0/kcpsm6_v1/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y64  system_i/pblaze_s_1/U0/kcpsm6_v1/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y64  system_i/pblaze_s_1/U0/kcpsm6_v1/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK



