#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x280b490 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x27e7160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x2831a40 .functor NOT 1, L_0x2834730, C4<0>, C4<0>, C4<0>;
L_0x28344c0 .functor XOR 5, L_0x2834380, L_0x2834420, C4<00000>, C4<00000>;
L_0x2834620 .functor XOR 5, L_0x28344c0, L_0x2834580, C4<00000>, C4<00000>;
v0x2830dc0_0 .net *"_ivl_10", 4 0, L_0x2834580;  1 drivers
v0x2830ec0_0 .net *"_ivl_12", 4 0, L_0x2834620;  1 drivers
v0x2830fa0_0 .net *"_ivl_2", 4 0, L_0x28342e0;  1 drivers
v0x2831060_0 .net *"_ivl_4", 4 0, L_0x2834380;  1 drivers
v0x2831140_0 .net *"_ivl_6", 4 0, L_0x2834420;  1 drivers
v0x2831270_0 .net *"_ivl_8", 4 0, L_0x28344c0;  1 drivers
v0x2831350_0 .var "clk", 0 0;
v0x28313f0_0 .var/2u "stats1", 159 0;
v0x28314b0_0 .var/2u "strobe", 0 0;
v0x2831600_0 .net "sum_dut", 4 0, L_0x2834090;  1 drivers
v0x28316c0_0 .net "sum_ref", 4 0, L_0x2831de0;  1 drivers
v0x2831760_0 .net "tb_match", 0 0, L_0x2834730;  1 drivers
v0x2831800_0 .net "tb_mismatch", 0 0, L_0x2831a40;  1 drivers
v0x28318c0_0 .net "x", 3 0, v0x282d0b0_0;  1 drivers
v0x2831980_0 .net "y", 3 0, v0x282d170_0;  1 drivers
L_0x28342e0 .concat [ 5 0 0 0], L_0x2831de0;
L_0x2834380 .concat [ 5 0 0 0], L_0x2831de0;
L_0x2834420 .concat [ 5 0 0 0], L_0x2834090;
L_0x2834580 .concat [ 5 0 0 0], L_0x2831de0;
L_0x2834730 .cmp/eeq 5, L_0x28342e0, L_0x2834620;
S_0x27f0f00 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x27e7160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x27f42d0_0 .net *"_ivl_0", 4 0, L_0x2831ad0;  1 drivers
L_0x7fb31fabc018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27f1a30_0 .net *"_ivl_3", 0 0, L_0x7fb31fabc018;  1 drivers
v0x282c8a0_0 .net *"_ivl_4", 4 0, L_0x2831c60;  1 drivers
L_0x7fb31fabc060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x282c960_0 .net *"_ivl_7", 0 0, L_0x7fb31fabc060;  1 drivers
v0x282ca40_0 .net "sum", 4 0, L_0x2831de0;  alias, 1 drivers
v0x282cb70_0 .net "x", 3 0, v0x282d0b0_0;  alias, 1 drivers
v0x282cc50_0 .net "y", 3 0, v0x282d170_0;  alias, 1 drivers
L_0x2831ad0 .concat [ 4 1 0 0], v0x282d0b0_0, L_0x7fb31fabc018;
L_0x2831c60 .concat [ 4 1 0 0], v0x282d170_0, L_0x7fb31fabc060;
L_0x2831de0 .arith/sum 5, L_0x2831ad0, L_0x2831c60;
S_0x282cdb0 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x27e7160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x282cfd0_0 .net "clk", 0 0, v0x2831350_0;  1 drivers
v0x282d0b0_0 .var "x", 3 0;
v0x282d170_0 .var "y", 3 0;
E_0x27fa950/0 .event negedge, v0x282cfd0_0;
E_0x27fa950/1 .event posedge, v0x282cfd0_0;
E_0x27fa950 .event/or E_0x27fa950/0, E_0x27fa950/1;
S_0x282d250 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x27e7160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
L_0x2834220 .functor BUFZ 1, L_0x2833c00, C4<0>, C4<0>, C4<0>;
v0x2830410_0 .net *"_ivl_30", 0 0, L_0x2834220;  1 drivers
v0x2830510_0 .net "c1", 0 0, L_0x2832440;  1 drivers
v0x28305d0_0 .net "c2", 0 0, L_0x2832c30;  1 drivers
v0x28306c0_0 .net "c3", 0 0, L_0x2833410;  1 drivers
v0x28307b0_0 .net "c4", 0 0, L_0x2833c00;  1 drivers
v0x28308a0_0 .net "sum", 4 0, L_0x2834090;  alias, 1 drivers
v0x2830940_0 .net "x", 3 0, v0x282d0b0_0;  alias, 1 drivers
v0x2830a30_0 .net "y", 3 0, v0x282d170_0;  alias, 1 drivers
L_0x2832550 .part v0x282d0b0_0, 0, 1;
L_0x2832680 .part v0x282d170_0, 0, 1;
L_0x2832d40 .part v0x282d0b0_0, 1, 1;
L_0x2832e70 .part v0x282d170_0, 1, 1;
L_0x2833520 .part v0x282d0b0_0, 2, 1;
L_0x2833650 .part v0x282d170_0, 2, 1;
L_0x2833d60 .part v0x282d0b0_0, 3, 1;
L_0x2833e90 .part v0x282d170_0, 3, 1;
LS_0x2834090_0_0 .concat8 [ 1 1 1 1], L_0x2831f90, L_0x28328b0, L_0x2833040, L_0x2833830;
LS_0x2834090_0_4 .concat8 [ 1 0 0 0], L_0x2834220;
L_0x2834090 .concat8 [ 4 1 0 0], LS_0x2834090_0_0, LS_0x2834090_0_4;
S_0x282d430 .scope module, "fa0" "full_adder" 4 10, 4 49 0, S_0x282d250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x2831e80 .functor XOR 1, L_0x2832550, L_0x2832680, C4<0>, C4<0>;
L_0x7fb31fabc0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2831f90 .functor XOR 1, L_0x2831e80, L_0x7fb31fabc0a8, C4<0>, C4<0>;
L_0x2832050 .functor AND 1, L_0x2832550, L_0x2832680, C4<1>, C4<1>;
L_0x2832190 .functor AND 1, L_0x2832680, L_0x7fb31fabc0a8, C4<1>, C4<1>;
L_0x2832280 .functor OR 1, L_0x2832050, L_0x2832190, C4<0>, C4<0>;
L_0x2832390 .functor AND 1, L_0x7fb31fabc0a8, L_0x2832550, C4<1>, C4<1>;
L_0x2832440 .functor OR 1, L_0x2832280, L_0x2832390, C4<0>, C4<0>;
v0x282d6c0_0 .net *"_ivl_0", 0 0, L_0x2831e80;  1 drivers
v0x282d7c0_0 .net *"_ivl_10", 0 0, L_0x2832390;  1 drivers
v0x282d8a0_0 .net *"_ivl_4", 0 0, L_0x2832050;  1 drivers
v0x282d990_0 .net *"_ivl_6", 0 0, L_0x2832190;  1 drivers
v0x282da70_0 .net *"_ivl_8", 0 0, L_0x2832280;  1 drivers
v0x282dba0_0 .net "a", 0 0, L_0x2832550;  1 drivers
v0x282dc60_0 .net "b", 0 0, L_0x2832680;  1 drivers
v0x282dd20_0 .net "cin", 0 0, L_0x7fb31fabc0a8;  1 drivers
v0x282dde0_0 .net "cout", 0 0, L_0x2832440;  alias, 1 drivers
v0x282dea0_0 .net "sum", 0 0, L_0x2831f90;  1 drivers
S_0x282e000 .scope module, "fa1" "full_adder" 4 19, 4 49 0, S_0x282d250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x2832840 .functor XOR 1, L_0x2832d40, L_0x2832e70, C4<0>, C4<0>;
L_0x28328b0 .functor XOR 1, L_0x2832840, L_0x2832440, C4<0>, C4<0>;
L_0x28329b0 .functor AND 1, L_0x2832d40, L_0x2832e70, C4<1>, C4<1>;
L_0x2832a20 .functor AND 1, L_0x2832e70, L_0x2832440, C4<1>, C4<1>;
L_0x2832ac0 .functor OR 1, L_0x28329b0, L_0x2832a20, C4<0>, C4<0>;
L_0x2832b80 .functor AND 1, L_0x2832440, L_0x2832d40, C4<1>, C4<1>;
L_0x2832c30 .functor OR 1, L_0x2832ac0, L_0x2832b80, C4<0>, C4<0>;
v0x282e260_0 .net *"_ivl_0", 0 0, L_0x2832840;  1 drivers
v0x282e340_0 .net *"_ivl_10", 0 0, L_0x2832b80;  1 drivers
v0x282e420_0 .net *"_ivl_4", 0 0, L_0x28329b0;  1 drivers
v0x282e510_0 .net *"_ivl_6", 0 0, L_0x2832a20;  1 drivers
v0x282e5f0_0 .net *"_ivl_8", 0 0, L_0x2832ac0;  1 drivers
v0x282e720_0 .net "a", 0 0, L_0x2832d40;  1 drivers
v0x282e7e0_0 .net "b", 0 0, L_0x2832e70;  1 drivers
v0x282e8a0_0 .net "cin", 0 0, L_0x2832440;  alias, 1 drivers
v0x282e940_0 .net "cout", 0 0, L_0x2832c30;  alias, 1 drivers
v0x282ea70_0 .net "sum", 0 0, L_0x28328b0;  1 drivers
S_0x282ec00 .scope module, "fa2" "full_adder" 4 28, 4 49 0, S_0x282d250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x2832fd0 .functor XOR 1, L_0x2833520, L_0x2833650, C4<0>, C4<0>;
L_0x2833040 .functor XOR 1, L_0x2832fd0, L_0x2832c30, C4<0>, C4<0>;
L_0x2833140 .functor AND 1, L_0x2833520, L_0x2833650, C4<1>, C4<1>;
L_0x28331b0 .functor AND 1, L_0x2833650, L_0x2832c30, C4<1>, C4<1>;
L_0x2833250 .functor OR 1, L_0x2833140, L_0x28331b0, C4<0>, C4<0>;
L_0x2833360 .functor AND 1, L_0x2832c30, L_0x2833520, C4<1>, C4<1>;
L_0x2833410 .functor OR 1, L_0x2833250, L_0x2833360, C4<0>, C4<0>;
v0x282ee70_0 .net *"_ivl_0", 0 0, L_0x2832fd0;  1 drivers
v0x282ef50_0 .net *"_ivl_10", 0 0, L_0x2833360;  1 drivers
v0x282f030_0 .net *"_ivl_4", 0 0, L_0x2833140;  1 drivers
v0x282f120_0 .net *"_ivl_6", 0 0, L_0x28331b0;  1 drivers
v0x282f200_0 .net *"_ivl_8", 0 0, L_0x2833250;  1 drivers
v0x282f330_0 .net "a", 0 0, L_0x2833520;  1 drivers
v0x282f3f0_0 .net "b", 0 0, L_0x2833650;  1 drivers
v0x282f4b0_0 .net "cin", 0 0, L_0x2832c30;  alias, 1 drivers
v0x282f550_0 .net "cout", 0 0, L_0x2833410;  alias, 1 drivers
v0x282f680_0 .net "sum", 0 0, L_0x2833040;  1 drivers
S_0x282f810 .scope module, "fa3" "full_adder" 4 37, 4 49 0, S_0x282d250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x28337c0 .functor XOR 1, L_0x2833d60, L_0x2833e90, C4<0>, C4<0>;
L_0x2833830 .functor XOR 1, L_0x28337c0, L_0x2833410, C4<0>, C4<0>;
L_0x2833930 .functor AND 1, L_0x2833d60, L_0x2833e90, C4<1>, C4<1>;
L_0x28339a0 .functor AND 1, L_0x2833e90, L_0x2833410, C4<1>, C4<1>;
L_0x2833a40 .functor OR 1, L_0x2833930, L_0x28339a0, C4<0>, C4<0>;
L_0x2833b50 .functor AND 1, L_0x2833410, L_0x2833d60, C4<1>, C4<1>;
L_0x2833c00 .functor OR 1, L_0x2833a40, L_0x2833b50, C4<0>, C4<0>;
v0x282fa50_0 .net *"_ivl_0", 0 0, L_0x28337c0;  1 drivers
v0x282fb50_0 .net *"_ivl_10", 0 0, L_0x2833b50;  1 drivers
v0x282fc30_0 .net *"_ivl_4", 0 0, L_0x2833930;  1 drivers
v0x282fd20_0 .net *"_ivl_6", 0 0, L_0x28339a0;  1 drivers
v0x282fe00_0 .net *"_ivl_8", 0 0, L_0x2833a40;  1 drivers
v0x282ff30_0 .net "a", 0 0, L_0x2833d60;  1 drivers
v0x282fff0_0 .net "b", 0 0, L_0x2833e90;  1 drivers
v0x28300b0_0 .net "cin", 0 0, L_0x2833410;  alias, 1 drivers
v0x2830150_0 .net "cout", 0 0, L_0x2833c00;  alias, 1 drivers
v0x2830280_0 .net "sum", 0 0, L_0x2833830;  1 drivers
S_0x2830bc0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x27e7160;
 .timescale -12 -12;
E_0x27fae00 .event anyedge, v0x28314b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x28314b0_0;
    %nor/r;
    %assign/vec4 v0x28314b0_0, 0;
    %wait E_0x27fae00;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x282cdb0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27fa950;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x282d170_0, 0;
    %assign/vec4 v0x282d0b0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x27e7160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2831350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28314b0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x27e7160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x2831350_0;
    %inv;
    %store/vec4 v0x2831350_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x27e7160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x282cfd0_0, v0x2831800_0, v0x28318c0_0, v0x2831980_0, v0x28316c0_0, v0x2831600_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x27e7160;
T_5 ;
    %load/vec4 v0x28313f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x28313f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x28313f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x28313f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28313f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x28313f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28313f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x27e7160;
T_6 ;
    %wait E_0x27fa950;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28313f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28313f0_0, 4, 32;
    %load/vec4 v0x2831760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x28313f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28313f0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28313f0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28313f0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x28316c0_0;
    %load/vec4 v0x28316c0_0;
    %load/vec4 v0x2831600_0;
    %xor;
    %load/vec4 v0x28316c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x28313f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28313f0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x28313f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28313f0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/m2014_q4j/iter0/response34/top_module.sv";
