{"schemaVersion":{"patch":0,"minor":3,"major":0},"metadata":{"fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":"name"},{"kind":"text","text":"("},{"kind":"externalParam","text":"for"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines5StateV","text":"State"},{"kind":"text","text":") -> "},{"kind":"typeIdentifier","text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"role":"symbol","roleHeading":"Type Method","extendedModule":"VHDLParsing","externalID":"s:11VHDLParsing12VariableNameV12VHDLMachinesE4name3forAcD5StateV_tFZ","modules":[{"relatedModules":["VHDLParsing"],"name":"VHDLMachines"}],"title":"name(for:)","symbolKind":"method"},"sections":[],"abstract":[{"type":"text","text":"The name for the given states constant bit representation."}],"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlmachines\/vhdlparsing\/variablename\/name(for:)-228z"]}],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing\/VariableName\/name(for:)-228z"},"primaryContentSections":[{"declarations":[{"platforms":["Linux"],"languages":["swift"],"tokens":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":"name"},{"kind":"text","text":"("},{"text":"for","kind":"externalParam"},{"text":" ","kind":"text"},{"text":"state","kind":"internalParam"},{"text":": ","kind":"text"},{"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/State","text":"State","kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines5StateV"},{"text":") -> ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}]}],"kind":"declarations"},{"parameters":[{"name":"state","content":[{"type":"paragraph","inlineContent":[{"type":"text","text":"The state to get the name for."}]}]}],"kind":"parameters"},{"content":[{"text":"Return Value","type":"heading","level":2,"anchor":"return-value"},{"inlineContent":[{"text":"The name of the constant bit representation for this state.","type":"text"}],"type":"paragraph"}],"kind":"content"}],"hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing\/VariableName"]]},"kind":"symbol","references":{"doc://VHDLMachines/documentation/VHDLMachines/VHDLParsing/VariableName/name(for:)-228z":{"fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"text":"name","kind":"identifier"},{"text":"(","kind":"text"},{"text":"for","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"State","preciseIdentifier":"s:12VHDLMachines5StateV","kind":"typeIdentifier"},{"text":") -> ","kind":"text"},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"}],"type":"topic","title":"name(for:)","role":"symbol","url":"\/documentation\/vhdlmachines\/vhdlparsing\/variablename\/name(for:)-228z","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing\/VariableName\/name(for:)-228z","abstract":[{"text":"The name for the given states constant bit representation.","type":"text"}],"kind":"symbol"},"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]},"doc://VHDLMachines/documentation/VHDLMachines/State":{"fragments":[{"kind":"keyword","text":"struct"},{"text":" ","kind":"text"},{"text":"State","kind":"identifier"}],"title":"State","type":"topic","url":"\/documentation\/vhdlmachines\/state","abstract":[{"text":"A state in a machine.","type":"text"}],"role":"symbol","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/State","navigatorTitle":[{"text":"State","kind":"identifier"}],"kind":"symbol"},"doc://VHDLMachines/documentation/VHDLMachines/VHDLParsing":{"title":"VHDLParsing","url":"\/documentation\/vhdlmachines\/vhdlparsing","abstract":[],"role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing","kind":"symbol"},"doc://VHDLMachines/documentation/VHDLMachines/VHDLParsing/VariableName":{"type":"topic","navigatorTitle":[{"text":"VariableName","kind":"identifier"}],"role":"symbol","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing\/VariableName","kind":"symbol","abstract":[{"text":"Add common names from machine generation.","type":"text"}],"url":"\/documentation\/vhdlmachines\/vhdlparsing\/variablename","title":"VariableName","fragments":[{"text":"extension","kind":"keyword"},{"text":" ","kind":"text"},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"identifier"}]}}}