{"Source Block": ["hdl/library/axi_adc_trigger/axi_adc_trigger_reg.v@111:205@HdlStmProcess", "  assign high_level = config_trigger_i[3:2];\n  assign any_edge   = config_trigger_i[5:4];\n  assign rise_edge  = config_trigger_i[7:6];\n  assign fall_edge  = config_trigger_i[9:8];\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_wack <= 'd0;\n      up_scratch <= 'd0;\n      up_trigger_o <= 'd0;\n      up_io_selection <= 'd1;\n      up_config_trigger_i <= 'd0;\n      up_limit_a <= 'd0;\n      up_function_a <= 'd0;\n      up_hysteresis_a <= 'd0;\n      up_limit_b <= 'd0;\n      up_function_b <= 'd0;\n      up_hysteresis_b <= 'd0;\n      up_fifo_depth <= 'd0;\n      up_trigger_delay <= 'd0;\n      up_trigger_l_mix_a <= 'd0;\n      up_trigger_l_mix_b <= 'd0;\n      up_trigger_out_control <= 'd0;\n      up_triggered <= 1'd0;\n      up_streaming <= 1'd0;\n      up_trigger_holdoff <= 32'h0;\n      up_trigger_out_hold_pins <= 32'h0;\n    end else begin\n      up_wack <= up_wreq;\n      if ((up_wreq == 1'b1) && (up_waddr[4:0] == 5'h1)) begin\n        up_scratch <= up_wdata;\n      end\n      if ((up_wreq == 1'b1) && (up_waddr[4:0] == 5'h2)) begin\n        up_trigger_o <= up_wdata[1:0];\n      end\n      if ((up_wreq == 1'b1) && (up_waddr[4:0] == 5'h3)) begin\n        up_io_selection <= up_wdata[7:0];\n      end\n      if ((up_wreq == 1'b1) && (up_waddr[4:0] == 5'h4)) begin\n        up_config_trigger_i <= up_wdata[9:0];\n      end\n      if ((up_wreq == 1'b1) && (up_waddr[4:0] == 5'h5)) begin\n        up_limit_a <= up_wdata[15:0];\n      end\n      if ((up_wreq == 1'b1) && (up_waddr[4:0] == 5'h6)) begin\n        up_function_a <= up_wdata[1:0];\n      end\n      if ((up_wreq == 1'b1) && (up_waddr[4:0] == 5'h7)) begin\n        up_hysteresis_a <= up_wdata;\n      end\n      if ((up_wreq == 1'b1) && (up_waddr[4:0] == 5'h8)) begin\n        up_trigger_l_mix_a <= up_wdata[3:0];\n      end\n      if ((up_wreq == 1'b1) && (up_waddr[4:0] == 5'h9)) begin\n        up_limit_b <= up_wdata[15:0];\n      end\n      if ((up_wreq == 1'b1) && (up_waddr[4:0] == 5'ha)) begin\n        up_function_b <= up_wdata[1:0];\n      end\n      if ((up_wreq == 1'b1) && (up_waddr[4:0] == 5'hb)) begin\n        up_hysteresis_b <= up_wdata;\n      end\n      if ((up_wreq == 1'b1) && (up_waddr[4:0] == 5'hc)) begin\n        up_trigger_l_mix_b <= up_wdata[3:0];\n      end\n      if ((up_wreq == 1'b1) && (up_waddr[4:0] == 5'hd)) begin\n        up_trigger_out_control <= up_wdata[16:0];\n      end\n      if ((up_wreq == 1'b1) && (up_waddr[4:0] == 5'he)) begin\n        up_fifo_depth <= up_wdata;\n      end\n      if (triggered == 1'b1) begin\n        up_triggered <= 1'b1;\n      end else if ((up_wreq == 1'b1) && (up_waddr[4:0] == 5'hf)) begin\n        up_triggered <= up_triggered & ~up_wdata[0];\n      end\n      if ((up_wreq == 1'b1) && (up_waddr[4:0] == 5'h10)) begin\n        up_trigger_delay <= up_wdata;\n      end\n      if ((up_wreq == 1'b1) && (up_waddr[4:0] == 5'h11)) begin\n        up_streaming <= up_wdata[0];\n      end\n      if ((up_wreq == 1'b1) && (up_waddr[4:0] == 5'h12)) begin\n        up_trigger_holdoff <= up_wdata[31:0];\n      end\n      if ((up_wreq == 1'b1) && (up_waddr[4:0] == 5'h13)) begin\n        up_trigger_out_hold_pins <= up_wdata[31:0];\n      end\n    end\n  end\n\n  // processor read interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n"], "Clone Blocks": [["hdl/library/axi_logic_analyzer/axi_logic_analyzer_reg.v@101:195", "  reg             up_triggered = 0;\n  reg             up_streaming = 0;\n\n  wire    [15:0]  up_input_data;\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_wack <= 'd0;\n      up_scratch <= 'd0;\n      up_divider_counter_la <= 'd0;\n      up_divider_counter_pg <= 'd0;\n      up_edge_detect_enable <= 'd0;\n      up_rise_edge_enable <= 'd0;\n      up_fall_edge_enable <= 'd0;\n      up_low_level_enable <= 'd0;\n      up_high_level_enable <= 'd0;\n      up_fifo_depth <= 'd0;\n      up_trigger_delay <= 'd0;\n      up_trigger_logic <= 'd0;\n      up_clock_select <= 'd0;\n      up_overwrite_enable <= 'd0;\n      up_overwrite_data <= 'd0;\n      up_io_selection <= 16'h0;\n      up_od_pp_n <= 16'h0;\n      up_triggered <= 1'd0;\n      up_streaming <= 1'd0;\n      up_trigger_holdoff <= 32'h0;\n    end else begin\n      up_wack <= up_wreq;\n      if ((up_wreq == 1'b1) && (up_waddr[4:0] == 5'h1)) begin\n        up_scratch <= up_wdata;\n      end\n      if ((up_wreq == 1'b1) && (up_waddr[4:0] == 5'h2)) begin\n        up_divider_counter_la <= up_wdata;\n      end\n      if ((up_wreq == 1'b1) && (up_waddr[4:0] == 5'h3)) begin\n        up_divider_counter_pg <= up_wdata;\n      end\n      if ((up_wreq == 1'b1) && (up_waddr[4:0] == 5'h4)) begin\n        up_io_selection <= up_wdata[15:0];\n      end\n      if ((up_wreq == 1'b1) && (up_waddr[4:0] == 5'h5)) begin\n        up_edge_detect_enable <= up_wdata[17:0];\n      end\n      if ((up_wreq == 1'b1) && (up_waddr[4:0] == 5'h6)) begin\n        up_rise_edge_enable <= up_wdata[17:0];\n      end\n      if ((up_wreq == 1'b1) && (up_waddr[4:0] == 5'h7)) begin\n        up_fall_edge_enable <= up_wdata[17:0];\n      end\n      if ((up_wreq == 1'b1) && (up_waddr[4:0] == 5'h8)) begin\n        up_low_level_enable <= up_wdata[17:0];\n      end\n      if ((up_wreq == 1'b1) && (up_waddr[4:0] == 5'h9)) begin\n        up_high_level_enable <= up_wdata[17:0];\n      end\n      if ((up_wreq == 1'b1) && (up_waddr[4:0] == 5'ha)) begin\n        up_fifo_depth <= up_wdata;\n      end\n      if ((up_wreq == 1'b1) && (up_waddr[4:0] == 5'hb)) begin\n        up_trigger_logic <= up_wdata[6:0];\n      end\n      if ((up_wreq == 1'b1) && (up_waddr[4:0] == 5'hc)) begin\n        up_clock_select <= up_wdata[0];\n      end\n      if ((up_wreq == 1'b1) && (up_waddr[4:0] == 5'hd)) begin\n        up_overwrite_enable <= up_wdata[15:0];\n      end\n      if ((up_wreq == 1'b1) && (up_waddr[4:0] == 5'he)) begin\n        up_overwrite_data <= up_wdata[15:0];\n      end\n      if ((up_wreq == 1'b1) && (up_waddr[4:0] == 5'h10)) begin\n        up_od_pp_n <= up_wdata[15:0];\n      end\n      if ((up_wreq == 1'b1) && (up_waddr[4:0] == 5'h11)) begin\n        up_trigger_delay <= up_wdata;\n      end\n      if (triggered == 1'b1) begin\n        up_triggered <= 1'b1;\n      end else if ((up_wreq == 1'b1) && (up_waddr[4:0] == 5'h12)) begin\n        up_triggered <= up_triggered & ~up_wdata[0];\n      end\n      if ((up_wreq == 1'b1) && (up_waddr[4:0] == 5'h13)) begin\n        up_streaming <= up_wdata[0];\n      end\n      if ((up_wreq == 1'b1) && (up_waddr[4:0] == 5'h14)) begin\n        up_trigger_holdoff <= up_wdata[31:0];\n      end\n    end\n  end\n\n  // processor read interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n"]], "Diff Content": {"Delete": [[137, "      up_trigger_out_hold_pins <= 32'h0;\n"], [197, "        up_trigger_out_hold_pins <= up_wdata[31:0];\n"]], "Add": [[137, "      up_trigger_out_hold_pins <= DEFAULT_OUT_HOLD;\n"], [197, "        up_trigger_out_hold_pins <= up_wdata[19:0];\n"]]}}