.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001111000000100
000000001000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000011110000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000111000000010
000100000000000000
000000000000000000
000000000000000001
000000000001100001
000000000001010000
001100000000000100
000000000000000000
000001111000000000
000111010000000000
000001010001000010
000000001011010000
000000000000000100
000000000000000001
000000000000000001
000000000000000000

.io_tile 19 0
000010000000000010
000100110000000000
000000000000100000
000000000000000001
000000000011000001
000000000011010000
001100000000000100
000011010000000000
000000000000000000
000111010000000000
000000000010100010
000000000011010000
000000000000000100
000000000001100001
000010000000000001
000001010000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000001100010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001010000000000100
000010110000000000
100000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000010001
000000000000000000
000000000000000000

.io_tile 24 0
100000000000000010
000100000000011000
000000011000000000
100000001000001001
000000000000010001
000000000011110000
001100000000000100
000000110000000000
100010011000000000
000110110000000000
000000000001100010
000000000001010000
000000000000000100
000000000000010001
000000000000000001
000000000000000000

.ipcon_tile 0 1
000000010001010000000011100011001010110000110000001000
000000010000000000000100000011010000110000110010000000
001000000000001011100000001111111010110000110000001000
100000000000000111100000000101110000110000110010000000
000001000000001001000011011111001100110000110010001000
000000000000001111000111000011010000110000110000000000
000000000000000111000010001011101100110000110010001000
000000000000001111100000000111110000110000110010000000
000000000000000111100011100111111000110000110001001000
000000000000001111000010010101100000110000110000000000
000000000000011011100000000111011010110000110000001000
000000001110101111100011110101100000110000110010000000
000000000000001111000010010011101110110000110010001000
000000000000000111000011000111010000110000110000000000
000000000000000000000010000001101010110000110000001000
000000000000001001000110011001010000110000110010000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 3 1
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000100000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000010100010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000001000000000000000000100000001
000000000000000000000000001011000000000010000000000000
001000000000000111100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000010000000000000001011101110001001000000000000
010000000000000000000000001111010000001010000000100000
000000000000000000000000001000011110000000100000000001
000000000000000000000000001111001111000110100000100000
000000001100000000000000010001101110000100000000000000
000000000000000000000011000000010000001001000010000100
000000000000000001000000010000000000000000000000000000
000000000000000000100011010000000000000000000000000000
000001001000000000000000010000000000000000000000000000
000010000000000000000011010000000000000000000000000000
000001000000100111000010000000000000000000000000000000
000010000000010000000111110000000000000000000000000000

.ramb_tile 6 1
000000000000000111000000001000000000000000
000000010000001001100000000011000000000000
001001000000000000000000001000000000000000
100010000000000000000000001111000000000000
110000000000000001000000001000000000000000
110010000000000000100010001011000000000000
000000000000100000000000001000000000000000
000000000000010000000011001011000000000000
000000000000001000000000000111000000010000
000000100000001011000000000101100000000000
000000000000000001000111011000000001000000
000000000000000011000011001101001100000000
000000000110000000000010010000000000000000
000000000000000000000011100011001000000000
110000000000000001000000000000000000000000
110000000000000000100010011101001000000000

.logic_tile 7 1
000000000100110000000000000000000000000000000000000000
000000100000010001000000000000000000000000000000000000
000000000000000111100000000011111110000100000000000000
000000000000000000000000000000101010101000010000100100
000100000000000000000000000101011001010000100000000000
000000100000001001000000000000001011101000000001100000
000000000000000000000010000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000011010000000000000000000000000000
000000000100000000000000000111100000000001010000000000
000010000001010000000000001011101000000010010000000110
000000001100000011000000010000000000000000000000000000
000000000000000000100011110000000000000000000000000000

.logic_tile 8 1
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000100110010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 9 1
000001000110100000000000000111101111000100000000000000
000010000000000000000000000000011111101000010000000100
001000000000100000000000000000000000000000000000000000
100000000001000000000000000000000000000000000000000000
110000001000000000000000000000000000000000000000000000
110010100000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000100011100111010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000001000000111000000000000000000000000000000
000000000000001011000000000000000000000000000000000000

.logic_tile 10 1
000000000000000111000010000000011110000100000110000001
000000000001010000100000000000010000000000000000000000
001001001100100000000000000000000000000000000000000000
100000100001011111000000000000000000000000000000000000
110100000000001000000010010001001111101111010000000000
110000000000001101000011111101101011010111110000000000
000000000000000000000111100000000000000000000000000000
000000000000000000010100000000000000000000000000000000
000000001100000000000000001001000000000001010010000000
000010100000000000000010011111001101000010010000000000
000000000000000011000000000000001100000000100010000000
000000000000000000000000001101011010010100100000000100
000000001000001000000010001000011100000100000000000000
000000000001010111000100000001001101010100100000100100
000000000000000000000111000000000000000000000000000000
000000100000000000000011100000000000000000000000000000

.logic_tile 11 1
000000001000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
001000000000000000000000000000001110000100000100000000
100001001110000000000000000000010000000000000000000000
110000100110000000000000000000000000000000000100000000
010000000001010000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000001001111010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000010010000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000100000000000000000011100000000000000000000000000000
000000000000010000000100000000000000000000000000000000
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000010000000000000000000000

.logic_tile 12 1
000000000000000000000000000101100000000000000100100000
000000000001010000000000000000000000000001000000000000
001000000000000000000000000000000000000000000000000000
100000001100000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010110100000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000011001110101001000000000000000000000000000000000000
000000000000100000000000010000000000000000000000000000
000010100000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
000010100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000001000000000000110000001000000000000000110000000
000010100001000000000000000000100000000001000000000100
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110100001010000000000000000000000000000000000100000010
110000000000000000000000000011000000000010000000000000
000000000000000000010000000000001100000100000100000000
000000000000000000000000000000010000000000000001000000
000001001100000000000111011111001101000111110000000000
000010000001011101000110000011011111011111110000000000
000010100100000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000001000000001000000011100000000000000000000000000000
000010001011000111000000000000000000000000000000000000
000000001000000000000111100000000000000000000000000000
000000000010000000000100000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000010000000000000000000000000000
000010000000000000000011110000000000000000000000000000
101000001110000000000111100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000010100000000111100000000000000000000000000000
110010000000010011000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000001000001000000000000000011100000100000110000000
000010000000011011000000000000000000000000000000000000
000000000001000001000000001000001101010000000001000000
000000000000000000100000001001001111010010100000000100
000001000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
010000000000000000000000000011001000001000000000000000
000010100000000000000011110101010000001110000010000000

.logic_tile 15 1
000010101000000111000011011000001100010100000000000000
000000000000000000000111100111001111000100000000000001
001000000000000111100000001000000000000000000100000000
100000000000101001100000001111000000000010000000000000
110000000000001111000011100011111001010111110000000000
010100000000000011000100001101101100100111110000000000
000000000000001111000111000101001010010111110000000000
000000000000001111100000000101011001101111010000000000
000000000110100001000111100101011011011111100000000000
000000001010010000000011100101001010101011110000000000
000000000111110000000111100001011011111111100000000000
000000000110110001000000000001111101111110000000000000
000001000000010000000110000001011001111110100000000000
000010000000100000000010001001101100111101100000000000
000001001110000001100000000000011000010000000000000001
000010100000000000000011111011001111010010100000000010

.logic_tile 16 1
000001000000000001000000000101001110011111110000000000
000010000000000011000000000001111110001111010000000000
001000001000001000000000000000000000000000100100000000
100000000000000011000000000000001000000000000000000000
110001001010100000000000010000011111010000100000000000
010000001010000000010011100011001000000000100000000001
000000000000001111100000011001011100011111110000000000
000000000000001011100011110101011111000111110000000000
000000001010001000000000000101011011101011110000000000
000000000000000001000010010111111010011111100000000000
000010001110001000000000001011111011101111010000000000
000001000000000011000011110101101011101011110000000000
000111100010000011100000011000001111010000100000000000
000000000001011111000010100011001111010100000000000010
000000001010001000000011100000000000000000100100000000
000000000010000001000100000000001000000000000000000000

.logic_tile 17 1
000000000000001001000000010101111011011111100000000000
000010100000001111100011010001101001010111110000000000
001000000000001000000110010011101110000100000000000000
100000001000001001000010000000101000101000010010000000
110000001010001000000000000101001011101000100100000000
110000000001011101000010001001011000111100010000000000
000000000000001000000111110000000000000000000000000000
000000000000001011000111100000000000000000000000000000
000001000100000011100000001111001101000111110000000001
000010000001010000100000001111101110101111110000000000
000000000000000000000000011111111011011111100000000001
000000000000000000000011101001011011101111100000000000
000000000000000001000010000000011110000100000100000000
000000001010000000000010000000010000000000000000000000
000000001000000001000110001000000000000000000100000000
000001000000000000000010011111000000000010000000000000

.logic_tile 18 1
000000001011001011100111000001001110010111110000000000
000010100010001101100011101001011010011111100000000000
001000001100001111000011100011111111111111010000000000
100000000000001001100110101001001010010111100000000000
010010100000001111100011110000011110000100000100000000
110000000000000111100011110000010000000000000000000000
000000000000001101100011110001101110111001000100000000
000000000000000111100010010101101011110101000001000000
000000000010000000000000011101011001111001110100000000
000010000000000000000011010101101000010100000001000000
000000000000001000000000000111101010001111100000000000
000000000000000101000000001111001001101111110000000000
000010000000000001000111110000011000010000000000000001
000000000000000000000010001111011101010110000000100000
000000001010000111000000001001011010111001000110000001
000000000000000000100011101101011011111010000000000000

.ramb_tile 19 1
000000000000000011000000000000000000000000
000001010000001001100000001011000000000000
001000000000000111100111100000000000000000
100000000001010000000100000111000000000000
010000000110000000000011100000000000000000
110110100001010111000000000001000000000000
000000001110001011100011001000000000000000
000100000000001011100100000001000000000000
000000001000000000000111001001100000000000
000000000000001001000110011101100000000000
000000000000000000000000000000000001000000
000000000000000011000000000001001010000000
000000000000000000000000000000000001000000
000010100000000111000000000011001100000000
010000001010100000000000000000000000000000
110000000000010000000000000101001101000000

.logic_tile 20 1
000001001010000011100000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
001000001010100011100000000000001110000100000100000000
100000000000010000000000000000000000000000000000000000
110000000000010001000000000101111011110111110000000001
110000000000100000000000000101101010110001110000000000
000010100000001111000011111001011010011111100000000000
000001000000000101000011010001011100010111110000000000
000000000110000001100000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000111100000000000010000000001
000000000000000000000000000001101111000010110000000000
000110000110000001000011101101101101010111110000000100
000001000000000000000010010101101011101111010000000000
000000000000000011100111001111111110001101000000000000
000000001000001001100000000111100000000100000000000010

.logic_tile 21 1
000000000000001000000000000011100000000001010101000000
000000101000000001000011001101101000000000010000000001
001000001000001001100000000001101111010000000100000000
100000000000000001000010110000101000100000010000000010
110000000100100000010110011111101111011011100000000000
010010100000011001000010001011001111001111000000000000
000000000000000000000000010011000001000000010000000000
000000000000000000000010000111001111000000000000000000
000000000000101000000000011101011010001001000110000000
000000000000011011000011100001110000001000000001000000
000000000000000000000110010001111111000111110000000000
000000000000100000000010000111111110000101110000000000
000001001010000001100000000111001010000000000000000000
000010000000001001000000000000001001100000000000000000
000000001010000000000010001101011110010111010000000000
000000000000001111010110100111111110000011110000000000

.logic_tile 22 1
000000001000000000000000001011101010001001000101000000
000000000000001101000000000001100000000100000000000010
001000000000101000000011011011001100010111100000000000
100000000001010001000010001101011100111011110000000000
110001000000001111100010110000001110000000000000000000
110000000000000001100110001101001010010000000000000000
000000000000000000000000011011101110000001000000000001
000000000000000000000011001111000000001011000000100000
000010100000001111000000011011101111011011100000000000
000000100000000101100011101011101111001111000000000000
000000000000001000000110010001111110001001000110000000
000000000000011111000011101101100000001000000000000000
000000000000000111000011001101001111010010100000000000
000000000000000111000000001111101101101111010000000000
000001001110000001100011110001000001000000010000000000
000000100000000000000011000111001001000000000000000000

.logic_tile 23 1
000000000000000000000000010001101100111001000100000000
000000000000000000000010011001011111111010000000000000
001000100000000101100000000000000000000000000000000000
100000000001000000000000001011000000000010000000000000
010000000000100000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000010100000000000000000000000000000
000000000000010000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
001000000100000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000000000000000000000001100000000010000000000000
000000000001010000000000000000100000000000000000000000
000000000001010000010000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000

.ipcon_tile 25 1
000000010000000000000111100011111000110000110000001000
000000110000001111000011001111110000110000110000100000
001000001111000000000011110111101010110000110000001000
100000000001001011000111101111010000110000110010000000
000001000000001111100011100111111100110000110010001000
000000000000001111100100000001100000110000110000000000
000000000000000000000000010011111100110000110010001000
000000000000100000000011010011010000110000110000000000
000000000110001111000111010001001110110000110010001000
000000000000000111000111011011100000110000110000000000
000000000000001111000111011001101010110000110010001000
000000000000000111100011110111100000110000110000000000
000000000000101000000111110011011010110000110000001000
000000000000010011000111101001110000110000110000100000
000000000000001011100000010011011000110000110010001100
000100001000000011100011100101000000110000110000000000

.ipcon_tile 0 2
000000000000001111100011101111111010110000110000001000
000001000000001111000100001101110000110000110001000000
001000000000000111100000010111111110110000110000001000
100000000000000111000011101001010000110000110001000000
000000000000001111000110100101001100110000110010001000
000000000000001101100100001101010000110000110000000000
000010100000001000000111111001011100110000110000001000
000001000000000111000111010011000000110000110010000000
000000000100000000000111101001011100110000110000001000
000000000000000000000100000001010000110000110010000000
000000000000001111000010001001111100110000110000001000
000000000000001011000111100111110000110000110001000000
000000000000001001000011100101111000110000110000001001
000000000000001111000100001111000000110000110000000000
000000000000000111100011110111001010110000110000001000
000000000000001111000011110111000000110000110000000001

.logic_tile 1 2
000000000010000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000100000000000000010110000000000000000000000000000
000000000000000000000000000000011010000100000100000000
000010100000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 2
000000000000000101000000000001000000000000000100000000
000000000000000000100010110000000000000001000000000000
101001001000001101000010101111011010000010000000000000
100000100000000101100100000101111110000000000000000000
010000000000000000000010010111100000000000000100000000
110000000001010000000010000000000000000001000000000000
000001000000101101100110000000001000000100000100000000
000010000000010001000000000000010000000000000000000000
000001000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010101001111010000010000000000000
000000000000000000000100001111001011000000000000000000
000000001100001000000110000000011100000100000100000000
000000000000010001000000000000010000000000000000000000
110000000110000000000000011000000000000000000100000000
000000000000001101000010001001000000000010000000000000

.logic_tile 4 2
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101001000010000000000000000000000000000000000100000000
100010000000000000000000000111000000000010000000000000
010010101010000000000111001101101101000010000000000000
110010100000000000000000000011101111000000000000000000
000001000000000000000000010000000000000000000000000000
000010000000000000000010000000000000000000000000000000
000000000000001001100000010111100000000000000100000000
000000100000000011000011000000000000000001000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000001101000000000000001100000000000000000000
110000000000000000000110000000001100000100000100000000
000010100000001101000000000000010000000000000000000000

.logic_tile 5 2
000001001001010101000000010000000000000000000000000000
000000000000000000100011000000000000000000000000000000
101000000000000000000011100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000001101111000001001000001000000
010000000000000000000000001011110000000101000000100000
000000000000000101000000000000000000000000000000000000
000000000000000000100011000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000011000000000000000000000000000000
000000001010000000000000000000000001000000100100000000
000000000001010000000000000000001010000000000000000000
110001001010100000000000000000000000000000100100000000
000000000000000000000000000000001000000000000000000000

.ramt_tile 6 2
000001010000100001000000000000000000000000
000000010000000111100000001111000000000000
001000011000000001000000000000000000000000
100000010000000000100011100001000000000000
010000000000001000000011101000000000000000
110010000000001111000111101001000000000000
000000000000000001000000000000000000000000
000010000000000000000000001101000000000000
000000000000100111100000001011000000000001
000000000000000000000000000011000000000000
000000000000000111100010000000000001000000
000000000000000001100100000101001100000000
000001001110000000000011000000000001000000
000010000001000000000000000001001110000000
010000000000000001000000001000000001000000
110000000000000000000000001011001000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001000000000000000001000011111010000000000100000
000010000000010000000000001011011100010110000000100000
000000000001010000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000011000000010000000000000000000000000000000000000000
000000000010000001000011000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000100001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
101001000110000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000110000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000111101000000000000000000100000001
000000000000000000000100001011000000000010000000000000
110000000001110000000000000000000000000000000000000000
000010100001110000000000000000000000000000000000000000

.logic_tile 9 2
000000001000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
100000000000010000000000000000000000000000000000000000
110000001010000001000010100000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000100000000000000000110100000000000000000000000000000
000010100001010000000010010000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000011001110001001000111000000
000000000000000000000011101101111010000101000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 2
000001000000100000000000000000001010000100000110000000
000010000000010000000011000000000000000000000000000010
001000000101011000000000000000011111000000100000000000
100000000000100011000010110011001101010100100001000000
010001001010100000000011101111100000000001110000000000
110010001110010011000010100111001110000000010001100000
000000000000000001100000000101100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000001100000111100000001101001111101111110001000000
000000000000000000000000001111001000011110100000000000
000110001110000011100110100000001000000100000100000000
000001000000000011000100000000010000000000000000000000
000000000110100011000011101011100001000001110010100000
000010000000011001000000000111001100000000010000000000
000000000000000101000011100111011000000001000000000000
000000000000000001000100001101110000001001000010000000

.logic_tile 11 2
000000000110000101000000001001011111111111010000000001
000010100001010000000010101101011010010111100000000000
001001000000001011100010100000000000000000000000000000
100000100000000011000000000000000000000000000000000000
010000001011010111100010000000000000000000000000000000
110000100000010001000011100000000000000000000000000000
000010100000001101100010001111011111110111100000000000
000001000000000111000000001011101010110111010000000000
000000001110000000000000000011111000001000000011000000
000000000000000000010000000111000000001110000000000000
000000000000000101000011101001101010010111100000000000
000000000000000000000010000111001011111111010000000000
000000001000000011100010001101000000000000000100000000
000000000000010000000000001011001001000000100000000100
000000000000000111100000001101111100000000000100000100
000000000000001001100010001001110000000100000001000000

.logic_tile 12 2
000010100100000000000110001000000000000000000100000000
000000000001010000000011100011000000000010000000000001
001000001100001111000000001001001110101111110000000000
100000000000001111100010101111101101011110100000000000
110000100100000000000110110001100000000000000100000000
010001100000001111000010000000000000000001000000100000
000000000000100101100000001001011000101111110000000000
000000000001001111000011100111101101011110100000000000
000000001010001000000011100101000000000000000100000000
000000001011011111000110010000100000000001000000000000
000000000000101000000011001011011001101111110000000010
000000000001000001000100000101011011010110110000000000
000000001010001111000000001101001000000001000000000000
000000000000000101100000000101010000001001000000000010
000001000000000001000000001111101010111001010000000100
000000100000000111100010001011011110010000000000000000

.logic_tile 13 2
000000001000000111000111001001011001001011100000000000
000010100001000000000000001001111100111111110000000000
001000000000000000000111001001101011111001000000000000
100000000000000101000111101101001101110000000000000000
110000100000000101000111101111101100011111100000000000
110111000000000000100100001101001011011111010000000000
000000000000000111000111110000000000000000000100000000
000000000000000000100010000001000000000010000000000000
000001000100000111100000000001000000000000000100000000
000010000001010000000000000000000000000001000000000000
000000001100001000000110100000000000000000000100000000
000000000000100001000100000001000000000010000000000000
000001000010000000000111101111101001111111010000000000
000010000000010000000100001001111010010111100000000000
000000000000001000000000010000000000000000100100000000
000001000000010001000011110000001000000000000000000000

.logic_tile 14 2
000000000100000001100110010000000000000000000000000000
000000000101000000100010100000000000000000000000000000
001000001100000000000000000011101110101111110000000000
100000000000000000000000000111111010101001110000000000
010001001000000001100011101001011011001111100000100000
110010000000000001100000000101011100011111110000000000
000000100000000011100000000000000000000000100100000000
000000000000000000100011100000001101000000000000000010
000000000010100001100111100000001000000100000100100000
000000000000010000000100000000010000000000000000000000
000010000000001001000000000000000000000000100100100001
000001101011011011100011110000001111000000000000000000
000000000110000001000010010011101100000001000000000001
000000100000000001100111111001000000001001000000000000
000000000000000000000000001111001011011111110000000000
000000000000000000000011111101001111001111010000000000

.logic_tile 15 2
000000101010000111100000000000000000000000000100000000
000001000000010000100000000111000000000010000000000100
001000000001011000000000000111000000000000000100000000
100000000000100111000010100000000000000001000000000100
110000001000100000000010001111001011111001010000000000
110000001010011011000010101111011001010000000000000000
000000000001000000000000000011011110111011110000000000
000000000000000101000000000001001100101011010000000000
000000001010000111000110000000000000000000100100000000
000010100000000001000000000000001110000000000000000000
000000000000000000010000000000000000000000000000000000
000010100000001001000000000000000000000000000000000000
000000000000000111000011011011011010000001000000000000
000010100001010111100011100011100000000110000000000000
000001000000000111000110000001101010101111110000000000
000000101010000000100000001111011010101101010000000000

.logic_tile 16 2
000000101000000111000010110000000000000000000000000000
000001000110000000000011010000000000000000000000000000
001001000000001000000111001101101000000001000100000000
100010000000000101000100001001110000000000000010000000
010010001010000101000011100001100000000001000100000000
110000000000000000000100000101101001000000000000000000
000000000000000101000010100000001100010000100000000000
000000000001001101000000000001011110010100000010100000
000000000011110000000000011001100000000001000100000000
000000000111010000000011010001101001000000000000000000
001001000001000000000010000000000000000000000000000000
000010101000000000000100000000000000000000000000000000
000000001000100000000000000001011010000100000001000000
000010001111010011000000000000000000001001000000000000
000000000000000011000000001111111010111001010000000001
000000000000000000000000001011001001100000000000000000

.logic_tile 17 2
000001000000001111000111011101111000111000000000000000
000000100010001011000010101111111010100000000000000000
001000000000001111000011100011011100011111110000000000
100000000000100001000110101001111111001111010000000000
110010100000001011100000011111111110101111110000000000
110001000000000111100010000011101001011110100000000000
000000000000100111100000000111111001111001010000100000
000000000010011111000010111101101100010000000000000000
000001001011000000000010001101011001111111100000000000
000010000001010000000111110011001010010111010000000000
000000000001001001100000011011111001000111010000000000
000000000000000111010010000111011010111111110000000000
000011000110101000000111100011000000000000000100000000
000011000000010001000110010000100000000001000000000000
000000100000000000000111000001011110010000000000000000
000001000000001001000111100111011000100000010000000100

.logic_tile 18 2
000001001100000101000000001111001110101111010000000000
000010000000000101000000001011101010101011110000000000
001001000000000101000011101001011001111001000000000000
100010101000001001000010110101011111110000000000100000
110000000110001111100000001000000000000000000100000000
010000101110000001100000000011000000000010000000000000
000000000000001101000111111111111110010111100000000000
000000000000000111100111010001011000010111010000000001
000011000101011000000010111101001100010111110000000000
000011001110101001000111111111011100001011100000000100
000001000001010000000000011101101110000100000000000010
000010100000100001000011011101000000001100000000000000
000000000110100111100010000001100001000000010001000000
000010100010011111000011101111101011000010110000000010
000000000000011101000011101011111000110010110000000000
000000000000100101100111100111101111111011110000000000

.ramt_tile 19 2
000010111110000011100111011000000000000000
000001011100000000000111111111000000000000
001000010000000000000111101000000000000000
100000010000000111000100000011000000000000
010000001001010000000000001000000000000000
010010100011110000000000001011000000000000
000000000000001111010000001000000000000000
000000001110001011100011101001000000000000
000010001000100000010000001101100000000000
000011001100010000000000000001000000000000
000000000000000011100010001000000000000000
000001000000000000000010001011001000000000
000000000000010000000011001000000000000000
000000000000100000000000000111001111000000
010000001010000001000010000000000001000000
110001001010000000000000001001001011000000

.logic_tile 20 2
000000001000100001000010110101000001000000010000000000
000000000000010000000011101111101010000010110010100000
001001000000001101100000000000000000000000000000000000
100000100000100001100000000000000000000000000000000000
010010101010001111100111100111000001000001110010000000
110010000000001011000111100101001111000000010000000000
000000000000001011100000001001001111101111110000000000
000000100001000101100000000011101010101101010001000000
000000000001000000000000001011111001101011110000000000
000000100000100000000011100111101101011111100000000000
000000000000000011100011100000000000000000000100000000
000000000000000000000011100001000000000010000000000000
000000000010000111100010001001000000000000100000000001
000000001100000001000000000001101101000000110000000000
000000100000000011100111000011101111111111010000000000
000000000000000000100100000101101000010111100000000000

.logic_tile 21 2
000000000000100000000000000000000000000000000100000000
000000100001001011000010000001000000000010000000000000
001000000010000000000111100000000000000000000000000000
100000000001010000000100000000000000000000000000000000
010001000000001000000000000000000000000000000000000000
010010000000000001000000000000000000000000000000000000
000000001011010001000000000111111101010111100000000000
000000000000100000100000000101101111110111110000000000
000000001010000000000010001001101010010110110000000100
000000000000000000000100000011101110011111110000000000
000000000000000000000110100001000000000000000100000000
000000001110001111000000000000000000000001000000000000
000000000000000111100000001011011100001000000000000000
000000000000000000100000000101110000000000000000000000
000000000001000000000010000000000000000000000000000000
000001000000000000000110010000000000000000000000000000

.logic_tile 22 2
000000000000001000000000001000000000000000000100100000
000000000000001111000000000011000000000010000000000000
001000000000100111000000000111101010000001000000000000
100000001100010000000000001101100000001001000000100000
110000000110100101000011110111111101111111100000000000
010000000001011001000010000001111110111101000000000000
000000000001000000000000000000000001000000100100000000
000101000000010000000000000000001000000000000000000000
001000000000000111000111001111000000000000000000000110
000000000000000000100111101011100000000001000000100001
000000000000000000000011100111001010001001000000000001
000001000000000001000010000101010000000101000010000000
000000000000000011100000010000001100000100000100000100
000000000000000000000011000000000000000000000000100000
110000000001000111100111000000000000000000000100000000
100000000000100000100111101011000000000010000001000100

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010101110000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000100000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000100000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 2
000000000000000011100011100111111000110000110000001000
000000000001000000100111111101000000110000110000100000
001000100110001111100000011001011100110000110000001000
100000000000001101000011011111100000110000110000000100
000010100000001111100011001101101000110000110000001000
000010000000001111100111110001010000110000110001000000
000000000001101111000111110111011010110000110001001000
000000000000001111000011100001000000110000110000000000
000000000000001011100000001011101100110000110000001000
000000000000001111100000001111100000110000110010000000
000000000000101000000111100001111110110000110010001000
000010000001011011000100000111100000110000110010000000
000010100000000111100000000101101010110000110000001100
000001000000000111100000000011100000110000110000000000
000000000000100111000111000101011010110000110000001000
000001000000011111000111011101010000110000110001000100

.ipcon_tile 0 3
000000000001001111100000000011101010110000110000001001
000000000000101111000011100001110000110000110010000000
000000000000000000000111001011011110110000110010001000
000000000000000000000100000101010000110000110010000000
000000000000000111100111111011011110110000110000001000
000001000000000111100111011011010000110000110010000000
000000000000001111000111010011001010110000110000001000
000000000000001111100111101111110000110000110000000001
000000000000001111000010010001001110110000110000001001
000000000000001011100111101001000000110000110000000000
000000000000001000000111110101111110110000110000001100
000000000000000111000111100101000000110000110010000000
000000000000001000000000011011011010110000110010001000
000000000000000111000011111101110000110000110000000000
000000000000000111100111011011101010110000110000001000
000000000000000000100011011001000000110000110000000010

.logic_tile 1 3
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000110000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
101000000110001000000000010011111011000010000000000000
100000000000000111000011011001111010000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001000000110000000011000000100000100000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000010000000001000000100100000000
000000000100000000000011010000001000000000000000000000
000010000000100000000000010000000000000000000000000000
000001000000010000000010000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000
000000000110000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000000

.logic_tile 3 3
000000000000000000000000000000000000000000100100000000
000000000000000000000010000000001110000000000000000000
101000000000000101000110000000001110000100000100000000
100000000000000000000000000000000000000000000000000000
010000000000000101000000010000000000000000100100000000
010000000000000000000010010000001110000000000000000000
000001001000000000000000000101001111100000000000000001
000010000001010000000000001101011000000000000000000000
000000001000000001110000010000000000000000000100000000
000000000000000000000010000111000000000010000000000000
000000000000000000000000000111000000000000000100000000
000010100000000000000000000000000000000001000000000000
000000000000000111000010101011011000000010000000000000
000000000000000000100100000111011101000000000000000000
000000000000000001100000000000001110000100000100000000
000000100000000000000000000000000000000000000000000000

.logic_tile 4 3
000000000000101001100010100001000000000000000100000000
000010100000000101000110110000100000000001000000000000
101000000000000000000010100000001000000100000100000000
100000000000000000000110110000010000000000000000000000
110000000000100101000000000101101010000010000000000000
010000000000011101100000000101001000000000000000000000
000000000000001001100000000000000000000000100100000000
000000100001010101000000000000001111000000000000000000
000000000000001000000000011001001111000010000000000000
000010100001010101000011001111001010000000000000000000
000000000000000000000000001000000000000000000100000000
000000001100000000000000001001000000000010000000000000
000000000000001000000000010000000000000000000100000000
000000000000000001000010100011000000000010000000000000
110000000000000000000110000001100000000000000100000000
000000100000000000000000000000100000000001000000000000

.logic_tile 5 3
000000001001100000000110101000000000000000000100000000
000000000000010000000000000001000000000010000000000000
101000000000000000000000000000011000000100000100000000
100000000000010111000010100000000000000000000000000000
110000000000000001100000011000000000000000000100000000
110000000000000000000010000001000000000010000000000000
000000001010000000000010110000000000000000000000000000
000000001100010000000010100000000000000000000000000000
000001000000001000000000000000000000000000000000000000
000000001110000001000000000000000000000000000000000000
000000001010000001100000000000011000000100000100000000
000000000001000000000000000000000000000000000000000000
000000000000000000000111001101101001000010000000000000
000000001000000000000000001101111001000000000000000000
000000000000100000000000000011001011000010000000000000
000000101101000000010000001101001100000000000000000000

.ramb_tile 6 3
000000000010000000000000010000000000000000
000000010000000000000011111001000000000000
001000000000000101100111001000000000000000
100000000000000000100011111101000000000000
110000000000010001000000001000000000000000
110000000000000000000000001001000000000000
000000000000100011110000001000000000000000
000000000000010000000010001001000000000000
000000000001000000000111100001100000100000
000001000101110001000000000101000000000000
000000000110000001000000000000000000000000
000010100000000000000000001111001110000000
000000000001000000000010011000000000000000
000010000000001001000011100101001100000000
110000000110000001000000000000000001000000
110000000000000000000000001011001100000000

.logic_tile 7 3
000000000000000001100010000000000000000000000000000000
000000000100000000000100000000000000000000000000000000
101000000000001000000010110101100000000000000100000000
100010000000000001000110000000000000000001000000000000
110100000000000000000000000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
000000000100000111100000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000101000010000000000000001000000000000000100000000
000000000000000000000011110000100000000001000000000000
000010100000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000000001000000000000000000000001000000100100000000
000000000000100000000000000000001110000000000000000000
110010000100010111000000000001111001000010000000000000
000001100000100000100000000001011001000000000000000000

.logic_tile 8 3
000001101010000000000000000111011100000000000100000000
000000000000000000000000000111111111100000000000100000
101000000000000111000000001111001100000001000100000000
100000000000000000100000001011011101000000000000000100
010000101010000000000111001111111001010000000000100000
110001000000000000000000001101001111000000000000000000
000000000001010011100011100011001111100000000100000100
000000000000100000100100001011101101000000000000000000
000000000000000000000110110000000000000000000000000000
000000100001010000000010100000000000000000000000000000
000000001010000000000110100011001111000000000100000000
000000000000000000000000001011101101100000000000000001
000000001010000101100110110011101110000000000100000100
000000000000000000000010101111111110001000000000000010
010010001010101000000010000111001111000000000100000000
110011000001000011000000001111011101000100000000000010

.logic_tile 9 3
000000100000000000000000000001100000000000001000000000
000001001100001111000010000000001000000000000000000000
001000000000000101100000010101101000001100111000000000
100000000000000000100011100000100000110011000001000001
010010100110000000000000000101101000001100111010000000
010001000000001111000000000000100000110011000000000001
000000000110101111000110110101101000001100110010000000
000000001111000001100110110000000000110011000000000100
000001100000000000000000000000011110000100000100000000
000010100010000000000000000000000000000000000000000000
000010001010100111000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000001000000000000000000001011111011111001100010000000
000010000000000000000000001001001100110000010000000000
000000001010101000000000000000000001001100110000000000
000010100000011011000000000101001000110011000000000101

.logic_tile 10 3
000000000000001000000010100000000000000000000000000000
000000000000001111000000000000000000000000000000000000
001001000001010000000000000000000000000000000000000000
100000100000110000000000000000000000000000000000000000
010000000000000000000011100101011110000000000000000000
110000000001010011000100000001000000001000000000000000
000000000100000000000111100000000000000000000000000000
000000000000001001000100000000000000000000000000000000
000000000000001000000111101111101010000000000000000000
000001001010001111000100001101001000010000000000000000
000001000010001000000000000000011110000100000100000000
000000100000000011000000000000010000000000000010000000
000000000000100000000000000011011011011111110000000000
000010100000010000000000000011101100001011110000000000
000000000110001000000110000000000000000000100100000000
000000000000000101000000000000001001000000000000000000

.logic_tile 11 3
000000000000001111100000000001011101010111110000000000
000010100000000001100010001111011111101111010000000000
001001001110000001000000001111001100101111110000000000
100000100000001111100010100101101000101001110000000000
010000100000000001100011110111011110101000000000000000
110000000000010000000110000001111010111000100000000000
000000000000000111100110100111011011000100000100000000
000000001100001001000011100011011100010100100010000000
000000000000001011000000001101011010110110100011000000
000000001100011011000011100101111101110000000000000000
000000000000001011100111000101101000000100000010000000
000010100000000011000100001111010000000000000001100000
000000000000000001000011111101111001101111110000000000
000000000000000000100111000011001000010110110000000000
000000000000101000000111000001011001101000000000000000
000000100001010111000010011111111110100000010000000000

.logic_tile 12 3
000000000110001001100010110011101011000110100000000000
000000000000000111100111111011101100001111110000000000
001000000000101001000110100111111011100010110001000000
100000000001000111100011110011111011100001010000000000
010111000100100101000110001001011100000110100000000000
010010000000011111000110010001111011001111110000000000
000001000000000111100010100111101110010000100010000000
000000100001010101000111100000101101101000000000000000
000010000110000111000111101001001101100010110000000000
000001000010011001100110011001001111010010100001000000
000000000000000000000010100011000000000000000010000001
000000001010000101000000001101001100000010000010000000
000000000001111001000000000001111011100100010101000000
000000000100010001000000000001001010111000110000000000
000010000000000000000010000011001011001001000000000000
000000000000000000000100000111001001000100000000000010

.logic_tile 13 3
000000000001001001000010111001011011111111110000000000
000010000000001011000011110011011101000111010000000000
001010001000001000000010111101011001110010110000000000
100000000000000001000110101111011100111011110000000000
010001000000000001000011100011001000010111110000000000
110000001101010000100000001011011001101111010000000000
000001000000001000000010110011011011010111110000000000
000000100000001011000011110011111011011111100000000000
000001000110001001000010111011011001010111100000000000
000010000110000001100111101101111110001011100000000000
000000000000000011100110101011011001010000000000000000
000000000001001001100010011011001110101000000010000000
000000000001010000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000100001
000000001010101101000000001000000000000000000100000000
000000001101011101000011110101000000000010000000100000

.logic_tile 14 3
000010100000001111000110111111111111100000010000000000
000000000000000001100011011001011110111110100000000000
101001001111001001100110110101101001000000100000000010
100000100000000001000111100111011000000001110000000000
110000000100000111000000001101101011011111100000000000
110000000000010111000011101111011110101011110000000000
000001001100000001000000000000011000010000100000000000
000010100000101001100000001001001100000000100010000000
000010000001110111100000001001011010110110110000000000
000000000001110000000000001011001110111010110000000000
000001001010001001000000010001011100101001110000000000
000000100001011011100011011101001010101000100000000000
000000001010011111100011100001100000000000000100000000
000000001010100101100100000000100000000001000000000010
000000000000001001100111100101101011100000000000000000
000000001000001011100110000001001100110100000000000000

.logic_tile 15 3
000010100001111001000011011111001101111011110000000000
000001000000011111000011110001001101101011010000000000
001110100110001000000111010000011110000000000000000001
100001000000001001000010110001011111000110100000000000
010000001110001111000110000001111011010111110000000001
010010000100100011100010101011101010011011110000000000
000001001100001001000011100111011001000110100000000000
000010000000000011100110100101111110001111110000000000
001000000000100111000110111011101101010111100000000000
000000000000011001000111000001101100000111010000000000
000000000010000111000010100001001011110110100010100000
000000000000000101000011111101001100110000000000000000
000000000000100011100010010000001101000000000100000000
000000000000011001000111010111011011000000100000000010
000001001110000000000110000101001101000001000000000010
000000100000001111000100001001101011001001000000000000

.logic_tile 16 3
000010100111110000000000000000000000000000000100000000
000010000110100001000000001011000000000010000000000000
001001100000000000000011101011111101010111010000000000
100001001111010000000000001111011110111111010000100000
110000000000100000000000001001100000000001010000000000
110000001111010000000000001111101000000010010010100001
000000000000000000000010101011011100011111100000000000
000000000000000000000110001011001101011111010000000000
000000000000101011100111110111001101010000000010000000
000000000000010001000111110000001011000000000000000000
000101000000000000000010010000000000000000000000000000
000010000000001111000111010000000000000000000000000000
000000001100101000000111100101101111101011010000100000
000010101110011111000010000001111110000011000000000000
000001000000000111000110110000001100000100000100000000
000000100000000001100111000000010000000000000000000000

.logic_tile 17 3
000000000000101101100010000001011011000000000100000000
000000001110010101100000000000011100001000000000000000
001000000110000000000111001011100000000000000100000000
100001000000000000000110101101001100000000100001000100
110000000100100000000010101011011001010111100000100000
010000100001010000000100001001111110000111010000000000
000010101100000000000010011111101010010111100000000000
000001000000000000000111110111111111000111010000000000
000000000001001111100110111111111110010111100000000000
000001000000000001000011111111011111000111010000000000
000010000000000000000111011011011110000110100000000000
000001000001010001000111010111011110001111110000000000
000010100000001000000110111101100001000001000100000000
000001001001010101000010011011101100000000000000000000
000000000000100001000010111001011010010111110000000000
000010101101011101000110001011011001011011110000000000

.logic_tile 18 3
000000000000001011100000001111000001000010110100000000
000000000000000001000011100011101001000010100000000000
001010101001000111100010101011001111011111100010000000
100000000000000000100011001001001010001011100000000000
010000000000001111100111000001011111101000010000100000
010000000000000101100110101011001101011000100000000000
000000000000001000000011110000011101000110000100000000
000000000000000101000111111101001111010110000000000000
000000000110000000000000001101111001111011110000000000
000010100001001111000011000111101011101011010000000000
000000001110001011100111011111011111101111010000000000
000001000100001101000011001011101000010111110000000000
000000000001000001100111010101101011110111110000000000
000001001100101001100011010001101011110001110000000000
000010100000111001000000010101001011000000000000000001
000001000001110001000011010111011100001000000000000000

.ramb_tile 19 3
000001000000000000000000000000000000000000
000000110111000000000011111001000000000000
001001000110001000000000000001100000001000
100000100010100011000000000111000000000000
010001000000000000000011100000000000000000
110000001100000000000011100111000000000000
000000000000000111100011011101100000110000
000100000001000000000011011101000000000000
000000000110100111110000001000000000000000
000000000001000000100000000111000000000000
000001000110000000010000000111100000100000
000000100010000111000010100011100000100000
000010100000110001000000001000000000000000
000001000001110101000011101011000000000000
110000000000000101000010000101100000000000
010000100000000000100000001111101011010000

.logic_tile 20 3
000001100001010000000000000001111110001111100000000000
000011000000100000000010001011001100011111110000000000
001010000000000101000010100111111110000100000000000010
100001000000000000000100000101010000001100000000000000
010010000000101000000011100000000001000000100110000000
110000000001000001000100000000001100000000000000000000
000000000000000101000010101101101001101000010000000000
000000001000000111010000001001111010010100010000000001
000000000001111000000000011011101111001011100000000000
000000001110110011000011011011101010111111110000000000
000000000000000000000011110111001100111110100000000000
000010100000000001000111110111001111111101100000000000
000000000001010111000000011111111100101110100000000000
000000001100001001000011011011011110011111110000000000
000000000000000001100111000000011100000100000101000000
000000000000100111000000000000000000000000000000000000

.logic_tile 21 3
000000000000000001000011100000000000000000000000000000
000000000000011001100011110000000000000000000000000000
001001001000000101000010100001011101011111100000000000
100000100000000000000100000001011000101011110000000000
010001000000010011100010101111001000110010110000000000
010000100000100000100010010011011101110111110000000000
000000000000000101000000000111100000000000000100000000
000000000000000000000000000000100000000001000000000001
000010000001010000000000000001011101011111110000000000
000000000000100000000010010101101010101110100000000000
000000000000101111000000000000001110000000000000000010
000000001000011101000010011101001111000110100000000000
000010100010001001100000010000000001000000100110000000
000001000000000111000010000000001111000000000000000000
000000001110000000000110100101000001000001000000000000
000000100000100000000100001101101001000010100000000001

.logic_tile 22 3
000010000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000100
001001001000000000000000000000000000000000000000000000
100000100000000000000000000000000000000000000000000000
110000000010000000000000000000000000000000100110000000
110000000001000000000010010000001110000000000000000000
000010100000100111000000000000000000000000000000000000
000000100001010000000011110000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000001100000001111000000000000000000000000000000000000
000000000000000000000000001011011010010000000000000000
000000001000000000000000001101001011000000000010000000
000000000000100001000010000000000000000000000000000000
000000000000010000000100000000000000000000000000000000
000001000000100000000010000000000001000000100100100000
000000000001010011000000000000001110000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000011000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 3
000011100000000000000000000011111010110000110000001000
000000000000001111000000000111010000110000110000100000
000000000110000111000111000011001110110000110010001000
000000000000000000000100000111010000110000110000000000
000010000000000011100011100111011000110000110000001000
000001100110001111100100000001110000110000110001000000
000000000000101111000000010011001010110000110000001000
000000000000000111000011110101110000110000110001000100
000000000000000000000011111011111010110000110000001000
000000000110000111000111010111100000110000110000000100
000000000000000011100111111111101010110000110010001000
000000000000000111100111111111100000110000110010000000
000000000000001111100111111111101100110000110000001000
000000001100001111100011000101010000110000110000100100
000000000000000111000111101011111100110000110000001000
000000000000000111100111110001010000110000110000100000

.ipcon_tile 0 4
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000001
000000000000000111100000000000000000110000110000001001
000000000000000000100000000000000000110000110000000000
000000001111000000000000000000000000110000110001001000
000000000000000000000000000000000000110000110000000000
000000000000000111100000000000000000110000110010001000
000000000000000000100000000000000000110000110000000000
000000010000000000000000000000011000110000110001001000
000000011000000000000000000000000000110000110001000000
000000010000000000000000000000011010110000110000001001
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110010001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001001
000000010000000000000000000000000000110000110000000000

.logic_tile 1 4
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000111110110000000000000000000000000000000000000000
000000010111010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 4
000000000000000000000000000111100000000000000100000000
000000000000000000000011100000000000000001000000000000
101000000000000000000000000000000001000000100100000000
100000000000000000000000000000001101000000000000000000
010000101000000000000000000000000000000000000000000000
010001000000010000000000000000000000000000000000000000
000000000000000001100000000111111010000010000000000000
000000000000000000000000000111101100000000000000000000
000000010000000001100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000110100111000000000000000100000000
000000010000000000000000000000000000000001000000000000
000000010000001101100110100000000000000000000000000000
000000010000000001000000000000000000000000000000000000
110000010000001000000110000000001110000100000100000000
000000010000000101000000000000010000000000000000000000

.logic_tile 3 4
000000000000100000000110000000001100000100000100000000
000000000001010000000011100000010000000000000000000000
101010100000000000000000000000000000000000000100000000
100001000000000000000010101011000000000010000000000000
010000000000000001100000010101101001000010000000000000
010000000000000000000010010101011011000000000000000000
000000000000001000000110000000000000000000100100000000
000000000000000001000000000000001101000000000000000000
000000111010100000000011100011000000000000000100000000
000000010001000000000100000000100000000001000000000000
000010110000100000000000000000000000000000000100000000
000001010000000000000000001011000000000010000000000000
000000010000000001100000011101001110100000000000000000
000010010000000000100010001001111110000000000000000000
000000010000000000000000000000000000000000100100000000
000000010000000000000000000000001101000000000000000000

.logic_tile 4 4
000000000000000000000000001000000000000000000100100000
000000000000010000000011101011000000000010000000000000
101010000110000000000110000011100000000000000100100000
100011101010000000000100000000100000000001000000000000
010001000000000000000110001000000000000000000100000000
010000000000000000000000001011000000000010000000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000010110000000000000011001100000000001000000000000
000000010000000000000010000111100000000000000000000000
000000110110010000010110011011001011000010000000000000
000000010000100000000011101011111111000000000000000000
000100010000000000000000000000000001000000100100000000
000000010000000000000000000000001101000000000000000000
000000010001010001100000010011100000000000000100000000
000000010000100000000010000000100000000001000000000000

.logic_tile 5 4
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
101010100000001000000000000001111110000010000000000000
100001001100000111000000001101001010000000000000000100
110010000000100000000000000000000001000000100110000001
110001000000011111000011110000001000000000000011000001
000000001110000000000000000000000000000000000111000000
000000000000000000000010101101000000000010000001000100
000000011011100000000000000000000000000000100111100111
000000010000010000000000000000001000000000000000000101
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010111000000000000010000101111110000000000010000100
000001010000000000000000000000100000001000000000000000
010000010000011111000000000000000000000000000000000000
000000010000101001100000000000000000000000000000000000

.ramt_tile 6 4
000000011010000001000000001000000000000000
000001010000000000100000001011000000000000
001000010000000001000111001000000000000000
100000011000001001100100001011000000000000
110000000110000000000000000000000000000000
010100100001000000000000001111000000000000
000000000000000000000000001000000000000000
000000000000000111000000001111000000000000
000001010111110000000111011001100000000010
000010010000000111000111010011100000000000
000000010000000000000111100000000001000000
000000010000001001000111111011001000000000
000000010010000000000011100000000001000000
000000010100000000000000000011001110000000
010000010000000001000000010000000001000000
010000010000000000100011010001001010000000

.logic_tile 7 4
000000000000000000000000000000011110000100000100000000
000001000000010000000011100000010000000000000000000000
101010101010000001100010100000001010000100000100000000
100001000010000000000000000000000000000000000000000000
010000001001001111000000000000000001000000100100000000
010010000000000111100000000000001010000000000000000000
000000000000100111000000001000000000000000000000000000
000000001111000000000000001001001111000000100000000000
000000011001011001100000010000011110000100000100100001
000000010001110001000010000000000000000000000001000000
000000010000000000010000000000001110000100000100000000
000000110000100000000000000000000000000000000000000000
000100010000000101000000010001101100000010000000000000
000000111000100000000010100011001101000000000000000000
110000011000010000000000010000000000000000100110000000
000000010000101111000011110000001010000000000000000000

.logic_tile 8 4
000000000000000000000000001000001100000000000000000001
000001000000000101000011100101011010010100100000000000
101001001000001000000010101000000000000000000100000000
100010000010100101000010100101000000000010000000000000
010000000000100001100010101011011110000010000000000000
010000000001000000000010110001111010000000000000000000
000000001000001001000000000000000001000000100100000000
000000000010001011000010110000001011000000000000000000
000001011000000111000110000011111110000010000000000000
000010010000000000000000001101101000000000000000000000
000001010000000000000110100000000000000000100100000000
000010010001011101000000000000001100000000000000000000
000000010000001000000000000101000000000000000100000000
000000010001000101000000000000100000000001000000000000
110000011010001000000000010001111101000010000000000000
000001011110000101000010000111101001000000000001000000

.logic_tile 9 4
000000000000000101000010110000011000010100000100000000
000000001000000000000010010111011001010100100000000000
101001001100100000000010100000000001000000000000000000
100000000000000000000100001001001100000000100000000000
010010101010000101000111000001011101000100000000000000
110101000100000000000010100000101100000000000000000000
000001000000010000000010100101101010000000100000000000
000110100000100000000000001101101001000000000000000000
000000011000100001100110001011011111100001010100100000
000000010000010000000000001111001101010001110000000000
000000010000001001100110100000011010000000000000000000
000000010000000101010010010001011011000010000000000000
000000011000000111000000011011101101001100000100000000
000000010010010000000010001011111100101101010010000000
000000010000001000000110100111001000001101000110000110
000010010000000101000000001111010000000110000000100000

.logic_tile 10 4
000000100110000000000010100000000000000000000000000000
000001001011010000000110100000000000000000000000000000
101001000000000000000010000000000000000000000000000000
100010100001010000000100000000000000000000000000000000
110100000000010000000000000101101000000000000000000000
110000000001000000000000000000010000000001000000000000
000000000000000000000000000000000000000000000000000000
000001001000000101000000000000000000000000000000000000
000000011000000000000000000101100000000001000010000000
000000010001000111000000001001000000000011000000000000
000000010000000000000000001011101101100010110110000100
000000010010000001000000000111001001100001010000000000
000000010001010000000010000000000000000000000000000000
000010111000100000000100000000000000000000000000000000
000000010000001000000000001000000000000000000000000000
000100010000000101000000000101001001000000100000000000

.logic_tile 11 4
000000000000001001000110101111111010101110100001000000
000000000100001111100100001011101110011111110000000000
001001001110001011100010001011011000100110110000000000
100010100000000111100110101101001000101111110000000000
110000001000100111000010100001001000110111110000000000
110110000000010000000100001011011100100111010000000000
000000000000100011110111010101101101011111110000000000
000000000001011001100111010001001100000111110000000000
000000111000000001100000011001101101101000010000000000
000000010000001001000011101111101011100100010000000000
000000010001010101000000000101011000000001000010000000
000000010000100000100010011111110000000110000000000000
000000011111000111100011100000000000000000000100000000
000000110001010000000110000001000000000010000000000000
000000011100000101000111111101011111011111110000000000
000000010001010001100110000001001110001111010000000000

.logic_tile 12 4
000000000000000101000011111101101110101111110000000000
000000000000000000100110101011001101010110110000000000
001000100000000111000000000000000000000000000100000000
100000000000000000000000001001000000000010000000000000
110000000000001000000110100101011100000001010000000000
110100000000000001000010101001101110000000010000000000
000001001000011111100000010111000000000001000000000000
000010100010101011000011010001000000000000000000000000
000000010000000011000000010111111011111111110000000000
000010010000000111100011010011011010001011100000000000
000000010000000101100000000000000001000000100101000000
000000010000000000000010010000001000000000000000000000
000001010000001001000010000111100000000000000100000000
000010010000100111000000000000100000000001000000000001
000000010110001000000000010111001010111001010000000000
000010110010000011000011000011011010010000000000000000

.logic_tile 13 4
000000000000000111000110000101111010010110100100000000
000000000001000000100000000000011010100000000001000000
001000101100000111100010101001101110101000000000000000
100001000000001111000110110001001101011000000000000000
110000001010001101100111101001001100000001010000000000
010010101010000001000000001011101111000000010000100000
000101000001001000000110001101111110010111100000000000
000110001001100101000011100111101010000111010000000000
000010110000001001100110100111000000000001000000000000
000000010000000011000110001111100000000000000010000010
001000010000000000000000010001101110100000010000000000
000000010000000000000010000001111111100000100000000000
000001010000010101000110100111101110101111010000000000
000010110100100001100110100011101011101011110000000000
000001010000001101000000011000001110000000000000000000
000000110000000001000011011001010000000010000001000010

.logic_tile 14 4
000000000000101011100111111011001011101111010000000000
000000000110010111000111101011001000010111110000000000
001000000000001101000000000000001100010100000010000000
100000000000000111100000000111001111000100000000000000
010000000111000111100010101001000000000001000100000000
010000001011010011100100000011001000000000000000000000
000000000000001000000000010011101110101111110000000001
000000000000001101000010011001101100101001110000000000
000000010010000001000000001011111010110111110000000000
000000011100000101100010101011011101110010110000000000
000000010000000111100000001001011100000000000100000001
000010110010000001100010101111000000000100000000000000
000001010000001111100000010011011001011111110000000000
000000110110000001000010010101001101001111010000000000
000000011000000000000000011101011100010111110000000000
000000010000000000000010110101111100011011110000000000

.logic_tile 15 4
000100001010100111100010111111011001001110100000000000
000010100000011101100110101011111000001111110000000010
000001001010000111100010100001111010101011110000000000
000010101011010101000110111101101000101111010000000000
000100000000000111000000001101001101110010110000000000
000010100000000000100010111111111001111011110000000000
000000000000010111000110111001001100110000100011000000
000000000000001101000010101101011001010000100000100000
000000011000000001100111110011111110000110100000000000
000000011110000001000010001111101001001111110000000000
000000010000011101100110110001001101110000100000000000
000010110000000001000010000011001010010000100000000001
000100010001010000000111111101011000101011110000000000
000000110001110000000110011001101010011111100000000000
000000010001011000000111001011111011000110100000000000
000000011000000101000100001001011100011111110000000100

.logic_tile 16 4
000000000000000111100000001111011111000111110000000000
000000000001000000000000001101111000101111110000000000
001001001010000000000010100000000001000000100100000000
100000000100011011000000000000001100000000000000000001
010000001010000111100111101001111010001111100000000000
110000000000000000000000000111101111011111110000000000
000000001010000000000010100111011110101111110000000000
000010100001001011000000000011101000101101010000100000
000001010000000111000000000111101110000000000000000001
000000110000000000100010110000110000000001000001000000
000000010100000111000111100101001111110010110000000000
000000010000000001100100001111001111110111110000000000
000000010000000111000111000011111111101111110000000000
000100010110000000100010111011111100011110100000000000
000010110000000011100000000000000001000010000010000100
000001010001010000000010111111001111000000000000000000

.logic_tile 17 4
000000000001011001000000011011101010001110000100000000
000000000000100001000010100001010000001001000000000000
001000001000000011000110101001011100110111110000000000
100000100010101011000000000111001000110010110000000000
110000000000001000000011101101111000000110100000000000
010000100000000101000011100011011000001111110000000000
000000100000001111000000000011100000000011010100000000
000101000000000101100000001101101110000011000000100000
000000010000001001100110010011011110101000010000000000
000000010000000101000111111001011111101000100000000000
000010010000000011100000010111100001000010110100000100
000000111000001011000011011101101000000010100000000000
000000110100000000000110110101001110010111110000000000
000000110000000011000010001101011100001011100010000000
000000011010000001000111001111111010111001010010000000
000000010001000001000110001111001101100000000000000000

.logic_tile 18 4
000000000100000000000011110101011011111111010000000000
000000000111010000000110000011111010101011010000000000
001000001010000001000000001111100001000000100000000001
100000100000001001100011011111101100000000110000000000
110000000000000111000111000000000000000000000100000000
110000000000000000000111101101000000000010000000000000
000000100000000111100111010011011011110010110000000000
000001000000000111100111010011001010110111110000000000
000001010001010011100000010011101000000000000010000101
000000011100101001000010110000111101001000000011000110
000000010000100001010111101101111000001101000000000001
000000011101010000000010000001110000001000000010000000
000000010001010000000111111101011011111111010000000000
000010010001100000000011111011111000101011010000000000
000000011110000000000110010101001001010110110000000000
000001010000000000000110001111011011011111110000000000

.ramt_tile 19 4
000001000000001000000111000000000000000000
000010010000000111000011101011000000000000
001010000000000000000111000111100000000000
100001010000000000000011100111000000110000
010011100001010000000000001000000000000000
010010100011110000000000000011000000000000
000000000001000111000111100001100000100000
000001000000000000100110011001100000000000
000000010000000000000000001000000000000000
000000010110000000000011101101000000000000
000010110000000000000111111001000000001000
000001010000001001000010101011000000000000
000000011100001000000010001000000000000000
000000010000000101000000001011000000000000
010000011010000001000000001111000001000100
110000010000000000000000001101101001000000

.logic_tile 20 4
000000101000000111000010000000011110010000000000000000
000000000000001001000100001111001000010110000010000100
001010000000000011100010001000001110000000000100000001
110001000000000000100110101111001101000100000000000000
110001000000000001100011001101101111111001000000000000
010010000100101001000000001001011111110000000000000000
000000000000100000000011101101111100011111100000000000
000000000001000101000000000001111110101011110000000000
000010110000000001000111011001011000111011110000000000
000001010000001001000011010111011100010111100001000000
000000010100100000000000010111111100010111100000000000
000000011111010000000011100111011001110111110000000000
000000010000001111000010000000001100010000000000000000
000000011110000101100110001101001000010110000010100000
000001010001000011100010000111101010110111110000000000
000100110001010111000011100101001001110001110000000000

.logic_tile 21 4
000000000000000000000110000000011110000100000100000000
000000001010000000000000000000000000000000000000000000
001001001011101000000111000000000001000000100100000001
110010000000010001000110110000001110000000000000000000
111001000000000001010000001001000000000000000000000000
110000000000000000100000000101100000000001000000000010
000000001000000111000000000011111111000000000000000000
000100000000000101000010010000011111100000000001000000
000000010000001000000000000011111011100110110000000000
000000011010001011000000000011111101011111110000000000
000000010001000000000011100011101010101011110000000000
000000110001110001000011100111101111101111010000000000
000011111000001000000011111001111011100000010000000000
000000010000001011000111100001101001110100010000000000
000000010000101000000010001101011110111111100000000000
000000010000011101000010001111011111111110000000000000

.logic_tile 22 4
000000000001010000000000010001111100010111100000000000
000000001010100000000010101001101101010101100000000000
001001000000000000000011100011000000000000010100000110
100010000000000000000100000011101010000000110000000000
110010100000001000010000001111100000000000010000000000
110001000110000001000000001011001001000000000000000000
000010000000000000000000000000000000000000000000000000
000000000011000000000000000000000000000000000000000000
000000010101010001100000010000000000000000000000000000
000000010000100000000010000000000000000000000000000000
000000010000000001000000010000000000000000000000000000
000000010000000000000010100000000000000000000000000000
000000010001000000000111000000000000000000000000000000
000000011010000000000100000000000000000000000000000000
000000010001001000000000000000000000000000000000000000
000000010000001011000000000000000000000000000000000000

.logic_tile 23 4
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000001000000000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
110010001100000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
000100000000000000000011100000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000011100000011010000100000100100100
000000010100000000000100000000010000000000000000000000
110000010000100000000000000000000000000000000000000000
100000010000010000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000011010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000010100000000000000000000000000000110000110010001000
000000000000000000000000000000000000110000110001000000
000000000000000000000000000000000000110000110000001000
000010100000000000000000000000000000110000110000100000
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110010000000
000000000010100000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000100000
000000010001000000000011100000001100110000110000001000
000000010000100000000100000000010000110000110001000000
000000010000000000000000000000001110110000110000001000
000010010000010000000000000000010000110000110000000100
000010110000000000000011100000000000110000110000001000
000000010000000000000100000000000000110000110001000000
000000010000000000000000000000000000110000110000001000
000000010000010000000000000000000000110000110000000100

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010110000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010001010000000000000000000000110000110000001000
000000011010000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000001100010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110100000000010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001101000000000000000000
000000010000000000000110100000000000000000000000000000
000000010100000000000100000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000111100000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 5
000000000000000000000110110000000000000000000000000000
000000000000000000000011100000000000000000000000000000
101000000110000000000000000000000000000000000100000000
100000000000000000000000001001000000000010000000000000
010000000000001000000000000000000000000000000000000000
010000000000001001000000000000000000000000000000000000
000000000000000001100000000000000000000000000100000000
000000000000000000100000000101000000000010000000000000
000000110000000000000000000000000000000000000000000000
000001011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000010010000000000000000001000000000000000000100000000
000000011000000000000000000101000000000010000000000000
110000010000000000000000000101100000000010000000000001
000000011100000000000000001001001010000000000000000000

.logic_tile 3 5
000000000000000000000000000000000000000000000000000000
000010000000000011000000000000000000000000000000000000
101000000000001101000010100001111001100000000000000000
100000000000001001100110101101101110000000000000000000
110000000100000101000000001001111001100000000000000000
010010000000001101100010111001101000000000000000000000
000000000000000000010010000001011010000000000100000000
000000000000000000000110100000010000001000000010000000
000000010000000000000000001101011010100000000000000000
000000011000000000000010010001011010000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000001001000000000000000000000000000000000000
110000010000000011100000000000000000000000000000000000

.logic_tile 4 5
000000000000000000000000010000011100000100000100000000
000000000000000000000011110000010000000000000000000000
101000000000010000000110000000011111010100100011100011
100000000000100000000000000000001110000000000011100011
010000000001011000000000000111100000000000000100000000
010010000000000001000000000000100000000001000000000000
000000001010000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000010000000000000000000111000000000000000100000000
000000010010000101000000000000000000000001000000000000
000010110000001000000010000011100001000010000011100010
000001010000000001000000000000001001000000000010000111
000000010000001000000000010101001110000010000000000100
000000010000000101000010000000010000000000000000000101
110000010000000101000000000011000000000000000100000000
000000010000001001000010100000000000000001000000000000

.logic_tile 5 5
000000001000000000000111100000000000000000100110000011
000000000000001111000100000000001000000000000001100101
101010100000010000000000000000000000000000100110000000
100001000000100000000000000000001010000000000000000000
010000000110001000000011100000000000000000000000000000
110010000000000111000000000000000000000000000000000000
000000000000000101100000010011001100101110000000000000
000000000000000000000010100011101001011110100000100000
000000010100000011100000010000000000000000000000000000
000000010000001111000011010000000000000000000000000000
000000110000000000000000000011100000000000000110000100
000001010000000000000011110000100000000001000010000001
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000000001101100000000001000000100000
000000010000000000000000001101000000000000000001000110

.ramb_tile 6 5
000000000001100000000000001000000000000000
000000010000010000000000000001000000000000
001000000000000000000010001000000000000000
100000001110000011000100001001000000000000
110001000000100001000010001000000000000000
110000000000010000100000001011000000000000
000000000000000000000000000000000000000000
000000001100001111000011101011000000000000
000000010000100111100111000011000000000100
000011110001000000100000000101000000000000
000000010000000000000000011000000000000000
000000010000001001000011001101001110000000
000000110010000000000010001000000000000000
000100011100010001000010000111001011000000
110000010001000011100000000000000001000000
010000010000100000000000001111001010000000

.logic_tile 7 5
000010000000010000000010100000000000000000000000000000
000000001010010000000010010000000000000000000000000000
101000000000001001000110001001111110000001000000000001
100000000000001001100100001001001101000000000000000000
110000100000100000000000001001011011001001010000000001
010001000000010000000000001111111011010110100000000000
000000000000000001000111101101101110000010000100000000
000000000000000000100010100111011100000000000000000000
000011010001010001000110010111111000000000000110000100
000010011100100000100011011001001111000010000000000000
000000010001010000000000001111001001000000000110000000
000000011000001001000000000111111000000001000000000000
000000010010000000000111100000000000000000000000000000
000000010000010000000000000000000000000000000000000000
110000010000001001100011100000000000000000000000000000
010100010000000011000000000000000000000000000000000000

.logic_tile 8 5
000000001011000011100011100101101001000000000000000000
000000001111100000000111110101111001000001000000000000
101001000000000000000000010000000000000000100100000000
100010000000100000000010000000001111000000000000000000
010000000000011001100010110101000000000000000111000000
010010101110001001000011010000100000000001000010000001
000000000000001101000000000000001100000000000000100000
000000000000000111000010110111011100000000100000000000
000000010000000111000000000000000000000000000110000001
000010110010000000100011111111000000000010000010100000
000011010000000000000000000001100001000010100001000111
000001010001010000000000000001101010000000010010000100
000000010000010000000010010101000000000000000100000010
000000010001011001000010110000000000000001000000000000
010000010000000000000000000101011010000000000000000000
000000010000000000000000000000100000001000000010000011

.logic_tile 9 5
000010000001000000000000000000000000000000000000000000
000010101010110000000011110000000000000000000000000000
101000000000001000000000011011011000010001110100000000
100000000000001001000011011011101011100001010000000000
010000000110000000000000011011101101000000000000000000
010000000000000000000010011001011111000000100000000000
000000100000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000001010001010000000010011011011101000000010000000000
000010011100000000000010001111101001000000000000000000
000001010000001001000010101011111000100001010100000000
000010010000010001000000001011001011010001110000000000
000000011000000000000000001011101100000000000000100000
000000010000000000000000001111010000001000000000000000
000100010000000000000010011001111000000000000000000000
000100010000010000000010001111100000000010000000000000

.logic_tile 10 5
000110100000100101100111101000000001000000000011000000
000000001010010000100111111111001101000000100000000001
001000001000001111100000000011011001000000010010100001
100000000010001111100011000011011011000000000000100101
010001000000001001000011100011111010111001110100100000
110010000000001101100000000011101001101000000000000000
000000001110010111000111000001111011000000100000000000
000000000000100011000111100000011111100000010000000000
000000110001111011100111101111011001110011110010000000
000010110000010001000000000101101110010010100000000000
000000011000000000000011110011001010101000100100000000
000001010000000001000111110001001101111100100000000000
000000010000000000000111110000011110000010000000000100
000000010001010000000111001111000000000000000000000000
000001010000000111100011100011011100101000100100000000
000010110000001101000010000101001001111100100000000010

.logic_tile 11 5
000000000000001111100010001101001110000000000000000000
000000000000101011100011111101011001101000010000000100
001001000111010000000110101000000000000000000100000000
100010100000100011000000000011000000000010000000000001
110000000001010000000111001001001101111011110000000000
010010000001110001000111110011011111101011010000000000
000000000000001000000110001001011001011110100000000000
000000000000101101000000000101001001101111110000000000
000000011011010101100111101011101000110111100000100000
000010110000101111000010010111111110111011100000000000
000000010001000001000010000000000001000000100100000000
000000011110100111100000000000001100000000000000000000
000000010000000001000000010011100000000000000100000000
000100011101010000000010000000000000000001000000000000
000000010000000001100010000101001100101000010000000000
000100010000000000000000000011101011000100000000000000

.logic_tile 12 5
000000000000000101000111001101011011000110100000100000
000000000001011111100110101101001101001111110000000000
001110100000001001100011010000000001000000100000100001
100001001100001111000010100111001101000000000001000000
110000000000001111000011101000011010010110100100000000
110000000000000111000100000011011100010000000000000100
000000100000001111000110000001011001001001010000000000
000000001000001001100110110011101100001111110001000000
000010010111001011100111000000011001000000000000000001
000001010000101111000000000111001111000110100000000000
000000110110000101000010111101101011110010110000000000
000000010000100001000010111111011001111011110000000000
000000011100000111000010000011001001011101000000000000
000001011010000101100100000001011110101101010011000000
000000110001000101000110000001101010101100010000000000
000011110000000000000111110001101101011100010000000000

.logic_tile 13 5
000100001011000101100000011011111011111001110100000001
000010000000001101000010011111011110101000000000100000
001000000000000111000110111011011101110000010100000000
100000000000000101100011111011001001111001100010000000
110000001000010011100111010001001110101000010000000000
010110100110011001100110101001001110000000010000000000
000000000000000101000010100001111010000110100000000000
000000000000000001100010001101011101001111110000000000
000000010000010111100110100111001111000000000000000000
000000011100000001100011011111101001010100100000000000
000000010000001111100011101101011010010001110000000000
000000010000011111000100000111001010101001110001000000
000000011011011111000110010101111000001011000101000000
000000010000101101000010001101000000000011000000000000
000000010000000011100011100001000000000000000000000000
000000011001001111100100000000001100000000010000000000

.logic_tile 14 5
000001000000100001100000000011100000000000000100000000
000000001011000000000000000000000000000001000001000000
001000001010001000000000001011001111110111110000000000
100010100000001011000000001101101111110001110000000000
010000000001011111100011110011101110000010000010000000
110011000000100001100011110000100000000000000000000100
000000001110000000000000010000000001000000100100000000
000100000001000000000011110000001100000000000000000000
000010010100001000000000010111001011011111110000000000
000010111010000101000010100101101101001111010000000000
000000010001000011110010111000000000000000000100000000
000000010000000000100110100011000000000010000000000000
000000010001110001000000011011101011111011110000000000
000001010110011101100010100111111000101011010000000000
000001010000001111000000011011000000000001000000000001
000000110000000001000010100111001000000001010000000000

.logic_tile 15 5
000000001010100001000011100001111100000010000010100001
000000001010000111000111100000010000000000000010000011
101010100000100001100111000001001110010111100000000000
100001001111001101000000000111011000000111010000000000
110010000001000000000111100001101101110110110111100000
000100000000100000000000001001111011110110101000100010
000000001000000000000111000001111101011110100000000000
000000000000001111000100000111001010101110000000000000
000010010000001000000110101001001110010110110000000000
000001010000000111000100000001101110010001110000000000
000000010000101000000110000101001000110110110100000000
000000010110011001000000001011111111110110101000000001
000000010110000101000010100011011111100011110100100001
000100010001010101100010011001101111110011110011100110
110000010110000001000111110011001001101111010111000001
110000110000100111000111011011011111101111001000000010

.logic_tile 16 5
000001101100001001000000000001111101100000000000000000
000010000000000101000011000101111101110000100000000000
101101000110001001100111110000000000000000000110000000
100110001010100001000010100001000000000010000000000100
010010100000101001000000011101011001000000000000000000
010001000000010001000010101111011110010100100000000000
000010101000100101100010101111011010010001110000000000
000000100000001001100110100011101111101001110000000100
000101010001000000000010000111101011010111110000000000
000010110010101001010111110011111001011011110000000000
000000010000000111100010101101111011000111010000000000
000000111000001001000011110101101110101011010000000000
000010010000000000000111010001111011100000000000000000
000000010000000000000010000001011000101001010000000001
010000010000100101100110000011101101000110100000000000
000000010000001101000010001011011111001111110000000000

.logic_tile 17 5
000010001001000000000011101011111001000110100000000000
000001100000100000000011100101101100001111110000000000
001000000000010101000011111111001010100010110000000001
100000000000100011100010000101011010100001010000000000
110010000000000111000010011101001110000001000000000000
010001000000001111000111011001111111000010100010000001
000000000000000101000000000000011110000100000100000000
000001000110000101000000000000010000000000000000000000
000010010001010111100010010011011000110000010000000000
000011111110101101000011011001111010010000000000000000
000000111000101000000110010111111100111110100000000000
000001010001001001000111100111011001111110010000000000
000001010000001001000010100011011111000110100000000000
000000110000001011000111100011001000001111110000000000
000000010000000001000010000000011110000100000100000000
000000010001011101000100000000010000000000000000100000

.logic_tile 18 5
000000000001111001000010001101011011010111100000000000
000100101010011111100110100111111100000111010000000000
001000000000001011000111110111100000000000000100000000
100000000000000001000110000000100000000001000000000000
110010100111011011100111011000000000000000000100000000
110001101001110101100011101111000000000010000000000100
000000000110001000000010101101111000011111100010000000
000000000010001011000011110001101010000111010000000000
000010111001100000000000000001001110111110000000000000
000101011110110111000000001101001000111111100000000000
000000010000000000000111101001111101101000010000000000
000000010000000111000110011001111010101110010000000000
000010111011000001100111000001011010100001010000000000
000011110000101111000100000101001001111010100000000000
000000010000000111100011101111001100101110100000000000
000000010000000000100000001011001001011111110000100000

.ramb_tile 19 5
000010000110000000000000001000000000000000
000001010000000000000000001111000000000000
001000000001010000000000010011100000010000
100000001000000111000011010101000000000000
010010100110001001000011101000000000000000
110000000000001001000000001011000000000000
000000001111000000000000000111100000000000
000010000001101001000000001111000000000100
000000010000000000000010101000000000000000
000000010001011011000000001001000000000000
000001010000000000000000001011000000100000
000010010001011011000010100101000000010000
000000010000110111100000000000000000000000
000010010000000000000011100101000000000000
010001010000000001000111000111000001000010
010110110000000000100011101011001111000000

.logic_tile 20 5
000011001001000111000000000011111001101000000010000000
000001000000000000100011000011001010110100010000000000
101000000000100101000111100011000000000000000110000000
100000000101000000100111100000000000000001000000000000
110000000000000000000010100101111110000001000000000000
110000000110000000000010101011011001000000000000000000
000001001000001101000110111000001010010000100000000000
000000000000101011000010011001011000000000100000000000
000000010001100000000000011011101110100010110100000100
000001011110011111000011010111101110010010100000000000
000010110000000101100010001111111000101110000100000000
000001010000001001000000001101011110101001000010000000
000000010000001101000111100000000001000000100100000000
000000010000101011100100000000001100000000000000000000
000001011000000111100000000111111010101110000100100000
000010110010000000000010000111011011101001000010000000

.logic_tile 21 5
000000000000010111000000000001111101111001000000000001
000100000000000000000010101101001110110000000000000000
001000000000000101000011100011011100111111100000000000
100000001000000011000000001101001101111101000001000000
110001000000001111100111100111011101100000010000000000
010000000000000111000011110111111101111101010001000000
000001000000000111000000000101001000000110000000000010
000010000001000000000010000000011110101001000000000110
001000010000001000000011111000001010010110100110000100
000000010100001111000011110001001010010000000000000000
000010010110001001000010000101101111110111110000000000
000000010000001111100011111101011111110001110000000000
000000010000100111000011101001111111101111110000000000
000010110111010001100010010101111111011110100000000000
000000110110000111100010110011101101011110100000000000
000000010000100000000011100001001011011111110000000000

.logic_tile 22 5
000000000001011000000000010111100000000001010100000110
000000000010100001000010000101101000000000100000000000
001000000000000000000011101011101100011011100000000000
100100000000100000000100001111011111001111000000000000
010010000000000001100111100101101100001000000101000010
110000000000000000000000001001010000001100000000000000
000000000000001000000000010011011101010111100000000000
000000000000000001000011101111101010101010010000000000
000000010100000000000110010101100000000000010000000000
000000010001000000000010011011101111000000000000000000
000001010000001000000010000000000000000000000000000000
000100010000001111000100000000000000000000000000000000
000000010001110000000010000001111100000000000000000000
000000011111110000000111100000111101100000000000000000
000000010000000000000000010000000000000000000000000000
000001010000000000000010000000000000000000000000000000

.logic_tile 23 5
000000000001010000000000000011100000000000000100000000
000000000000100000000011100000100000000001000001000000
001000100000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000010000000000001000000100100000000
000010110000000000000000000000001110000000000010000000
000000010000010000000000000000000000000000000000000000
000000010100100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001001000000000000000000000000000000000000

.logic_tile 24 5
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000110000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000

.dsp0_tile 25 5
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000000000010000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000100100000000000000000000000110000110000001000
000000000001010000000000000000000000110000110000000000
000000010001010000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000011010000000010000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000100000000000000000000000110000110000001000
000000010001000000000000000000000000110000110000000000
000000010000010000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000010000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000

.logic_tile 1 6
000100001110100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000101000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001011000000010000000000000000000000000000000000000000
100011100000100000000010100000000000000000000000000000
010000000000000000000011100001001001000010000000000000
110000000000000000000000000000011001000000000000000000
000000000000010000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000000001000000000000000000000000000000111000000
000000000001010011000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 6
000001100000000000000000000111101111110011000000000000
000011100000001001000000001101011111000000000000000000
101000000001010101000000010101111111100001000000000000
100000000000101101100010001101101101000000000000000000
110000000000000000000011101101001101100001000000000000
010010000000000000000111100001101110000000000000000000
000000000000000000000010100111000000000000000100000000
000000000000000000000100000000100000000001000000000000
000000000000000101000110011000001100000000000000000010
000000000000001111000011111001011000010000000000000000
000010000000000001000010110011011111100000000000000000
000001000000001001100010101101001000000000100000000000
000001000000000111100010000000000000000000100101000000
000000000000000000100010100000001110000000000000000000
110000000000001101100110101011111101100010000000000000
000000000000000101000000000011011110000100010000000000

.logic_tile 4 6
000000000000100000000000010111001101101000000000000000
000010000000000000000011101101101100101100000000000000
101000000000000101000000001000001100000000000100000000
100000001100001101100000001111010000000100000001000000
010001000000001000000010111001111111101001000000000000
010010000000010111000111110001001100101000000000000000
000000000000000000000000001111011100100000010000000000
000000001100000000000010111101001101100000110000000000
000001001100000101100110100000001010000000000110000000
000000000000000000000010001011010000000100000000000000
000000000100001000000000000011001110000000000110000000
000000000000000101000000000000110000001000000000000000
000000000110001001100011110000001110000000000100000000
000000000000000011100010011011000000000100000000000010
010000000000001000000000010000001100000000000100000000
000000000000001001000011000101010000000100000000100000

.logic_tile 5 6
000000000000001000000110101000000000000000000100000000
000000000000100101000000000001000000000010000011000001
101001000000011000000011111011111000000100000000000000
100000100000101111000111111011000000000110000000000000
110100001010000000000000010000000001000000100101000010
110000000000011101000010100000001111000000000000000010
000001000000000111100000000000011000000010000000000000
000011000000000000000000000101010000000000000000000000
000001000000100000000000000001111110000100000000100110
000010100000010000000000000000110000000000000001000000
000000000000000000000111000001011010000001110001000000
000000000110000111000100001001001011000011110000000000
000000001010000000000011100000011100000100000101100000
000010100000000000000000000000010000000000000010000001
010010100010000000000011110001011010000010000000000000
000001000000000000000110011001001011000000000000000010

.ramt_tile 6 6
000000110010000101100000010000000000000000
000011110000000111100011011111000000000000
001000010000011011000000000000000000000000
100000010100101011000000000001000000000000
010000001100000000000011100000000000000000
010000000000000001000011101101000000000000
000010100100000000000000010000000000000000
000001000000000000000011111101000000000000
000000000000000000000000001101100000000000
000000000001000000000000000001100000000100
000010000000000101000011101000000000000000
000001000110000101000000000001001010000000
000000000011100000000110100000000001000000
000000000011010000000100000001001100000000
110100000001010111100000001000000001000000
110100000000100000000000000011001101000000

.logic_tile 7 6
000000000000000000000010101001111010000000000010000000
000001000000000000000000001101001111000100000000000000
101010000001000011000000000011111110000000100010000101
100001000000001111100000000000001111000000000000000011
110001001011000000000000001000000001000010000010000001
010010000000000000000000000001001010000000000000000101
001000000000000111100011000000000000000000000000000000
000100000000000111000000000000000000000000000000000000
000010100000000000000000010000000000000000000000000000
000001000100000000000011110000000000000000000000000000
000010101010001000000000000000000000000000000110000000
000001100000000111000000001001000000000010000010000100
000000000000000000000010010000000000000000000000000000
000000001010000000000110000000000000000000000000000000
010000000001010001100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 8 6
000000000000100101100000000000000000000000100100000000
000000000001010101000010100000001110000000000010000000
001000000000000101000000010011101100000000100000000000
100000000000000101000010001011101000000000000000000000
110000000001010000000000011011111001100000000010000111
110000100000000000000010101001001011000000000010000010
000000001100000000000110000000001110000100000100000001
000000000000000000000000000000000000000000000000000000
000000001110101001100111100000000000000000000100000000
000000100000010101000100000111000000000010000000000010
000000000000101101100000011001011100000000010000000000
000000000110010011000010100011001100000000000000000000
000001001010000111100010001000000000000010000000000000
000000000000000000100000000001001001000000000000000000
000001000000000000000000000011101100000000000000000000
000000000000010000000000001101101101000010000000000000

.logic_tile 9 6
000000000110000101000000001000000000000000000100000000
000000000010000000000011000101000000000010000000100000
101000000000000101100000000000000000000000000100000000
100000001110001101000000001111000000000010000010100010
110000000100001000000000000000000000000000000000000000
110000000000001111000000000000000000000000000000000000
000001000000010101000000000000000000000000100111000000
000100100000100000000000000000001010000000000000000000
000000000000010000000000000000011001010110000000000010
000000000000100000010000000000001000000000000000000000
000100000011000000000000010011111100000010000011000100
000100000000101001000011010111100000000000000010000000
000000000001001000000010000001000000000000000100000000
000000100000000111000110000000000000000001000010000010
010000000001100000000000000001101000000110000000000000
000000000010010000000000000000010000001000000000000100

.logic_tile 10 6
000000001110100000000110110000000001000000001000000000
000010001100000000000111000000001110000000000000001000
001000100000100000000000000011100001000000001000000000
100000000000010000000011000000101111000000000000000000
110000000000000000000010000111101000001100111100000000
110000001110000000000000000000101101110011000000000000
000000000000000000000000001000001000001100110100000000
000000000010000000000000001111001101110011001000000000
000100001000010000000110011111001101000010000000000000
000000000000100000010010001011111110000000000000000100
000000100000010000000000000111100001001100110100000000
000001000000100000000011000000001111110011000000000000
000100000011000001000010110000001110000000000000100000
000000100000100111000010001101001110000100000000000010
010000100000000001100000010001011000000010000000000000
100000000000000000000011101001110000001001000000100000

.logic_tile 11 6
000001000000001111100111101001101100001101000001100010
000010001000001111100111110101000000000100000000100000
101001000000000101100111010000001111010000000001000000
100000000000001111100010101101001000010110000000100100
010000000000000000000011111011111001110110100100100000
110000000000010000000010110011111000110000000000000010
000000000001010111100011011001101111000000000010000000
000100000001110000000011101111111000001000000000000100
000001000110000011100000000001011011101110000100000000
000000100010001001000000000001011100101001000001000000
000001000001110001000111000001011101100010110100000010
000000101011110001100100000111101100100001010000000100
000000101011011011000111000000001000000100000100000100
000001000000101011000100000000010000000000000000000010
000000000000100000000000000101101101010000000010100110
000000001000010000000010010000101000101001000000000010

.logic_tile 12 6
000000001001010000000011111101001111111110100000000000
000001000101100000000011100011101111111110010000000000
001000100000000000000111110000001110000100000100000000
100000000000001011000011100000010000000000000000000000
010000000000001000000111101011011001010110110010000000
110000000110000001000110001001111010100010110000000000
000000100000001111000010001111111100000110100000000000
000000001100001001000100000111011010101111110000000000
000011000001001000000110010101111001010001110000000000
000011001001010101000011101001011010101001110001000000
000000000000001000000110110011000000000000000100000000
000000000010001111000011110000100000000001000000000000
000000100000001000000010000000000001000000100100000000
000001100010100101000000000000001011000000000000000000
000000100000001001000110100001101101010111110000000000
000000000000100101100000001001001101011011110001000000

.logic_tile 13 6
000000000001000101000111100001011100010000000010100001
000000001010001101000010110000101101101001000010000010
001001000000001111100110001001001101111110100010000000
100000100000101111100011111101101001111110010000000000
010000000110000011100011011111100000000000000100000000
110100001101010000100010000001101010000000010000000000
000000000000001000010010111001101100111110000010000000
000000000000000011000010001001101000111111100000000000
000000000000001000000000000101011000110110110000000000
000000001011010001000010000001111100110101110000000000
000000001100100111000011000000011011000000000011000100
000000000001000000100111101111011101010000000000100110
000000001000000000000000001001111111001001000100000000
000000000000000000000010001111011000001010000000000000
000000000001000000000010010011101101010000000000000000
000000000000100000000011010000111010100001010010100001

.logic_tile 14 6
000000001101011000000010010011001110101011110000000000
000000000001001111000110100101001001101111010000000000
000000000001001111100111010001101010111111010000000000
000000000010000001100010100011101111010111100000000000
000000001100001001000000000111101100011111100000000000
000010100000001001000011100001101010011111010000000000
000000000010001001100111000111101111101110100000000000
000010100001001111000110101001101000101111110000000000
000000000000100001000000010011011011101011110000000000
000000000001000001000010000101001011011111100000000000
000000000000000001000110101111101111101000000000000000
000000100001010000000000001101011001111000100000000000
000000000100000111100110100101011101110100000000000010
000010100001001101000110111011011000010100000010000000
000010100000000011100010000011011011011101000000100000
000101000000000000100111111101001100011110100000100000

.logic_tile 15 6
000000000000001111100110101101101010001110000100100000
000100000000000101100011101001110000001001000000000000
001000001001010111000011110101101000000000100000000000
100001001010001001000110001011111010000000110010000001
010001000000100101000011111101111000001011000100100000
110000100000011101000011101011100000000011000000000000
000010101001001101000010010011101011000100000000000000
000010100000000001000011010001001100001100000010000000
000000000001011000000110100111000001000000000000000000
000000001100100101000000000000101010000001000000000000
000000000000001001000011101000011000000110000110000000
000000000001010101000011011101001001010110000000000000
000001000000000011100000001011111110111111100000000000
000000100000000000000010001111101110101011100000000000
000100000001000000000011101001001101000111010000000000
000100001001001011000100001001001010101011010000000000

.logic_tile 16 6
000100001010000000000000001011101111100000000000000001
000000000000000000000010010111111101000000000010000000
001100000000001101000000000001101100000110100000000000
100010101000000001100000000101001110001111110000000000
110010000000111001000000000000000000000000000100000000
110001100000110101000000001001000000000010000000000010
000000001100001000000000000000001011010000000010100000
000001000000100101000011100000001010000000000011000000
000000000010001000000000000101111010000000000010000100
000000000000001011000000000000010000001000000010000000
000000100000000000000110011000000000000000000100000000
000000000000000011000110010111000000000010000000000000
000000001111001000000010010000000001000000100100000000
000000100001110001000110010000001100000000000000000100
000000001010000001100110100111111101111111010000000000
000000000000000001100000001111111000010111100000000000

.logic_tile 17 6
000001000000001011100110100111011111010100000000000000
000000100000000101100011110111111000000100000001000000
001000000001011000000010000111111101111110100000000000
100000000000100101000111111101001011111101100000000000
010000001000001101100010100001001100000001000000000000
010110000000001011000011100101111111000110000000000001
000000100000001001000000011101100001000000000100000000
000000000000001111100011100111001100000000100000000001
000010100000000000000011100001001011010001110000100000
000001001011010011000111101011001101101001110000000100
000001101110001011100000001000011001000000000100000000
000010100000000111100010000011011010000100000000000000
000000001010000111000010010001101000000110100000000000
000000001111010000000011000001111100001111110000000000
000000000000001001100000011000001011000000000100000000
000000100001010011000010000011011010000100000000000000

.logic_tile 18 6
000000000000001000000111000000011000000100000100000001
000000100000001111000100000000010000000000000000000000
001000000001000111100111010000000000000000000000000000
100000000000000111100111110000000000000000000000000000
110001000010100101100000000000000000000000000000000000
010010001000010101000000000000000000000000000000000000
000000000000010101000000011101011011010100100000000000
000000000001110000000011011101001100001000000000000000
000000001010000101100111101001101101111110000000000000
000010101001001111000010001111011000111111010000000000
000001101010001111010000000011111111001001000000000000
000000001100000001000010000101001110000100000000000000
000000000000001000000000001001011111010000000010100000
000000000000000111000000001011111001000000000010100110
000000000000001111000011010001001100010111100000000000
000000001100001001000111010011001110001011100000000100

.ramt_tile 19 6
000001000000100000000111111000000000000000
000010010001000000000010011101000000000000
001001000110000000000000000011000000000000
100000111010001111000000000101000000000000
010000000000110000000111001000000000000000
010000000000111001000000001011000000000000
000000000010000000000111001111100000000000
000100000000100000000100001011000000010000
000000000000011000000111010000000000000000
000000000111001011000111111101000000000000
000000101100000000010111010011000000000000
000001000000001001000010100111100000000001
000001000000000011100000001000000000000000
000010000000001111000000000011000000000000
011000000110010011000000000111000000000000
010000000000100000100000001001001101000001

.logic_tile 20 6
000010100000000111100011100001111011000110100000000000
000000100010001111000000000001001111001111110000000010
101000000000101101100010000001100000000000000101000010
100001000001000001000110100000100000000001000000000100
110011101011010011000010111001001010000001000000000010
110011001010100111100011000001011011000110000000000001
000000000001010011100000001000001011010100100010100000
000001000000101111000011100111001011000000100000000000
000000000000000000000110000011011000000110100000000000
000010101111011111000100000001111100001111110000000000
000000000000000111000010001111111010101111110000000000
000001000000000000100100001001001011101101010000000000
000001001100100000000111000001011100010000000000000000
000010001110010000000000000000101010101001000000100100
000000000001001111100111100111111011000000000000100000
000100000010101101100100000101001101000001000000000010

.logic_tile 21 6
000100001100000011100111101101100001000010110100100000
000000000000000000100110010101001100000001010000000000
001000000000101111100010111111001010111011110000000000
100000001000011111000011100111011110010111100000000000
110100000000000001100011111011001111010111100000000000
110000001100000000010111111001011000001011100000000000
000000000000001111000000001111101101111000000100000000
000000000000010111000000000011101111111010100000000000
000000000000011101100110011001111101010111100000000000
000000000000110101000010000111011101000111010000000100
000001100000001111100111110011101000000010100100000000
000010101110101011100011100000011011100001010000000000
000000000000000001000111100001101000000100000000000000
000000001100011111000111110101110000001100000000100000
000001000000000001100011100011101100010100000000000000
000010000000101001000011000001111101001000000000000001

.logic_tile 22 6
000010000000100111000000001011011100111001010000000000
000000000000010000100000001111101111100110000000000000
001000000000000000000000001111100000000011010100000000
100000001011000000000000001111001110000011000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000010110000000000000000000000000000
000010100000000000000011100000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001011000100000000000000000000000000000000
000000000000010011000111010111111100000000000100000001
000010000000100000000011000001110000000100000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000001100001000000000000000000000000000000000000000
000000000000101101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000101110000000000000001000000000000000000100000000
000001000000100000000000000101000000000010000000000000
001000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000010000000
000000001100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000001010010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
001000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100001010000000000000000000000110000110000001000
000001000000100000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000010000000000000000011100000100000110000000
000000000000000000000000000000010000000000000000000000
000000100000000000010011000000000000000000000000000000
000001001110000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000100100000000
000000000000000000000010100000001100000000000000100000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000001000000000000111101111000010000000000000
010000000000001111000000000000101110000000000000000000
000010100000001000000110001101101000010000000000000000
000001000000000001000000000101111111000000000000100000
000000000000001111000000010000011100000100000110000000
000000001010000111000011010000000000000000000000000000
000000000000010011100000000000000000000000100110000000
000000000000100000100000000000001010000000000000000000
000000000000101000000000011000000000000000000100000001
000000000000000001000010001111000000000010000000000000
110000000000000001100111010000000000000000000100000000
000000000000000000000110000011000000000010000010000000

.logic_tile 3 7
000000000000000001100010100111111010110011000000000000
000000100000010000100100001111101100000000000000000000
000000000001011111100010110011011011100000000000000000
000000000000101001100110010011101011001000000000000000
000000000000000001110000001011111110110011000000100000
000000000000000000100000001001111010000000000000000000
000010100000011111000110011111101100110000000000000000
000001000000100101000110101101111001000000000000000000
000001000000000101100010111001101111110011000000000000
000000000000000101000010011101001000000000000000000000
000000000000000101000010100111011010100010000000000000
000000000000000000000000001011011000001000100000000000
000000000000000011100011100011011000110000000000000000
000000000000000101000110101111111101000000000000000000
000000000000000000000110101101011000100010000000000000
000000000000000000000010100011011111000100010000000000

.logic_tile 4 7
000000001000001101000011100000001000000100000101000000
000000000000000101100100000000010000000000000001000000
101000001110011000000000010001100000000000000101000000
100000000000101101000010100000000000000001000000000000
000000000000000101100110101000000000000000000110000100
000000000000000000000000000111000000000010000000000000
000000000000001000000000010011011001100000000000000010
000000000000001011000011110011111010000000000000000000
000000000000100001000000000101101100100000000000000010
000001000001010000000010111101001110000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000010000000000001111001000000000000000000000
000000001110000101000000000101101100100000000000000000
000000000010000000100000000001001010000000000000000001
000000000000000101100000000000000001000000100110000000
000000001111000000000010000000001011000000000010000010

.logic_tile 5 7
000001000000000001000110110111000001000000000000000010
000010100110010000000110101101001101000010000001000000
101010100011010000000111001111001101111111110000000000
100000000110100000000000001011001001001011100001000000
110001000000101101100110000111100000000000000101000000
110010000000000101000000000000100000000001000000000001
000010000000000000000000000101011110000010000000000000
000000001100010000000010110000011010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110001111000000000000000000000000000000000000
000000000000000000010111000001000000000001100001000000
000000001110000000000010110001101001000001010000000010
000000000000100001000111000101100000000010000000000000
000000000001001101000100000000100000000000000000000110
000000000000000000000010100000000001000000100101100000
000000000000000000000110000000001111000000000000000000

.ramb_tile 6 7
000100000000101000000000000000000000000000
000100011111001101000011100001000000000000
001011000001000000000011101000000000000000
100011001100101111000100001111000000000000
010000100001000111100000010000000000000000
010000000001000000000010110101000000000000
000110100001010011100000011000000000000000
000101001100010000000011101001000000000000
000010100000100000000011101101100000000000
000001001000000000000000000001100000010100
000010100110001001000011100000000001000000
000001001100000101100100001011001100000000
000000000000000000000000001000000001000000
000000000001000000000000000101001100000000
110010000001000001000000001000000000000000
110111001100000000000010001011001011000000

.logic_tile 7 7
000000000000001001000000000001011100000000000000000000
000000001000000001000011100000010000000001000000000000
001000100000000000000011110111001100000010000000100000
100000000000100000000011000000110000000000000000000000
010000000000000001100000011111111101000000000000000000
010000000000000000000010111111101001000000100000000100
000000000000100000000011010101100000000001100000000010
000000001100010000000011111101101110000001010001000000
000000000000100000000000010111101110010100000001000100
000010100001010101000011010000111100100000010000100100
000000001000000111100111100011011101000000100000000100
000000000000000101100100000000101111001001010001000110
000001000100001000000011010101100000000000000100000000
000010000011010101000011100000100000000001000001000100
110100000000010000000010001001001011101111010000000000
100000000001010000000011111101001001111111100000100000

.logic_tile 8 7
000000000000001000000000000111011101010000000011100011
000000101100000001000010000000111011101000000000100001
101000000000100000000000000000011010000100000101000010
100000000000000000000000000000000000000000000010000000
110000101010000000000011100101101010010100100001000010
010001000010000000000011010000111000001000000000000000
000010000110000111000110000000001010000100000100000010
000000000000010000100011000000010000000000000010000000
000000000000000000000111111111101100001001000010000000
000000000000000000000111000111110000001010000010000000
000000000000001000000111100000000000000000000101000010
000000100000001011000000001101000000000010000000000001
000000000110000000000111000011000000000001110010000011
000000100000000000000111111001101111000000100010000000
010010100001000011100011000011111110000100000000000000
000000000000110000100010000000010000000000000000000000

.logic_tile 9 7
000000001110100000000000001111101101110000110000000000
000000100000011111000011100011001011110000010000000000
001000000010000000000110110001011000000100000010000000
100000000000000000000010010000010000000000000000000000
110001000000000111000110110000001100000100000100000000
010010100001000011000011110000010000000000000011000000
000010000010000011100011101011111110101110000000000000
000000001010000000000111111101011011101101010000000100
000000000000100001000010000011111000000000000010000000
000000000001000000000010000000010000000001000000000000
000000000000101111100000000001000001000011000010000000
000000100001000101100000000111001111000001000000000000
000000001100001000000000000101000000000000100010000000
000000000000000001000000000101001001000010110000100000
000000001100001000000110110101101010000000000000000001
000000000000001101000010100000010000000001000010000001

.logic_tile 10 7
000001000000000000000111101011000000000000010000000001
000000100010000000000111100101101010000001010000000000
001000000000001111000110010000011001010000100001000001
100000000000101111000011111001001101010100000000000110
010000000000001111100011101011001010110111110000000000
010000000110101111000110001101011100011011100010000000
000000000000001101000011100000001011010000100000000000
000000000000100011000010010111011111000010100001000000
000100100000000111100110100101011011000000000000000000
000000100001001001000011100111001100000001000000000000
000001001000000000000111111011011010000001000101000000
000010100000000011000111010111010000000000000010000000
000000000001011101100000011001111000101001010000000000
000010000000001111100011000111011101010010100000000000
000000000110001001000000010011111001000000100000000000
000010100000001111100011111111111011000000000000000000

.logic_tile 11 7
000000001010011000000000001011111011000110100000000000
000000000011011111000000001011111100001111110010000000
101000000000000011100000010101000000000000000100000011
100000000010000000100010110000000000000001000000000000
110001000110001001000010001101011100010001110001000000
010110100000001011100000001001001000101001110000000000
000000000001001111100000001000011011000100000000000000
000001000000001111100010010101001111010100000000000000
000100100110000000000011000000011000001100110000000000
000000000000000000000111110000001110110011000000000000
000000000100001111000011110111101010100001010000000000
000000000110000001000010001111011101110101010010000000
000000000000000111000111110000011000001100110000000000
000000000000010001100111100000001111110011000000000000
010000000000000001000000000000000000000000100100000000
000000000000000000100010000000001110000000000000100001

.logic_tile 12 7
000001000000001000000110100000011111000010100110000000
000000000110001001000000000111001001010010100000000000
001000000110000101000110011001100001000011010100000100
100000000000100000000111100001101111000011000010000000
110000100001000111000111000011001101010000000011100111
110001000000001111100111100000011111100001010000100010
000010000000000001100111000011011010001001000000000000
000001000000010001100100001001010000001110000000000010
000010100001001001000111110101011101101110100001000000
000011100001100111000111011101001101101111110000000000
000000000000000111000000001001001101111011110000000010
000001000000000000000011110101011001101011010000000000
000001000000000111100111110111011000110110110000000010
000000100011010001100011100101111000110101110000000000
000100100000000111000011010101111110010100100000100000
000000001011011111100010111101001110111100110000000000

.logic_tile 13 7
000001000000001000000000010111101100001110000100000000
000000100000001011000011010001010000000110000000000000
001000000000001111100000000011001101101101010110000000
100000000010001111000000001111101000100100010000000000
010001000000101000000011111001101101111001110100000000
110000100100000111000011100101001000010100000000000000
000000000000000001000111000001011011001001010001000000
000000000000000000100100000111111111001111110000000000
000000001110000011100011110000011100000010000000000000
000000000001010011010111100000000000000000000000000000
000000000110000101000000000111101110001101000001000011
000010100010001001000010101101110000001000000001000011
000010100001011000000010011000000000000010000000000000
000011000000001111000011001011000000000000000000000001
000001000000101111100010100011111110000000000010000011
000000100001001011100110000000001010001000000001100011

.logic_tile 14 7
000110100000000011100000000000000000000010000000000000
000100101010000000000010010000001010000000000000000000
101000001000000000000110010111011001111111110000000000
100000000000000000000011010111111010001011100010000000
110000000000100111000000000000011100000110000000000000
000000000001010000000000001001001101000010000000100000
001011000000110000000000011000000000000010000000000000
000001000001111001000010111101000000000000000000000000
000110000000000000000111000001011110001011000000000000
000000001010001001000111000011010000000110000010000010
000000000001000001100010000000000000000010000000000100
000000000000100111100010011111000000000000000000000000
000000101110000000000010001011011001111110100100000000
000101000001001111000110000111111101111001010010000011
110000000000000111100000011000000001001100110000000000
010000000000001111000010001011001110110011000000000000

.logic_tile 15 7
000100001011101000000110011101111010010111100000000000
000100001100111001000111111111101000001011100000000000
001000000000001000000000011001011100010111100000000000
100000001000001001000010000101001011001011100000000000
010010000000000001100110001011101100010000100010000000
010001100001010111000011000001111011000000100000000000
000000000000001011000011101001001110000110100000000000
000000001000001001000011000111001001001111110000000000
000010001111010011000010010011001110000000000100000000
000001000000100000000110100000011111001000000010000000
000000000000001001000011100001111010000001000010000000
000000000001010101000100001001111110001001000000000000
000000000110000111100011010101111100010111100000000000
000000001110001111000111010001001101001011100000000000
000000000000000000000111100101011010000000000000000000
000101000000000001000000000101001001001001010000000100

.logic_tile 16 7
000000000001010000000010100000001101010110100100000000
000010000000100101000000001101001001010000000000000000
001000000010001101000111110011011011101111110000000100
100000000000001111000011101101011111101001110000000000
110000100000000000000010111000001111000010100100100000
110101000000000011000111101001001110010010100000000000
000000001000000000000011101011111100010100000010000000
000010000001000101000010000101101011000100000000000000
000000000000000011000000001001101110001011000100000000
000000100000010111000000001001010000000011000000100000
000010100000000000000000000001111001000110000100000000
000000000000101111000010000000011001101001000000000010
000000000110000000000111100101101001000110100010000000
000000000001000001000011110001111011001111110000000000
000000101010010001000011010001111110001110000101000000
000101000000100000100011010101110000001001000000000000

.logic_tile 17 7
000001000000000000000010101011011111000110100001000000
000000001000010000000000000101101000001111110000000000
001000000000001111100010001011001101110111100000100000
100000000000000011000110111101101101111011100000000000
110000000000111000000011110001101111010000000010000001
110000100000110101000111110000001011101001000001000000
000000000101010111100011110000000001000000100100000000
000000001100100000100111100000001001000000000001000000
000001000000011111000110011111111100110111100000000000
000010100000000011100111011001111100110111010010000000
000000000000001000010010000001111100000110100000000000
000001000000001001000000001111001010001111110010000000
000010000000000000000111111101001000101111110000000001
000010100000001001000111001111011011010110110000000000
110000000110000000000111010001111100000110100010000000
100000000000001111000111101101001100001111110000000000

.logic_tile 18 7
000000000010000000000111010011011110000001000000000001
000010000000001111000011110101001001000000000000000000
101000000000000000000111001111011101111011110000000100
100001000000000000000000000011101011101011010000000000
110010101110001001000010101101001110101110000100000000
010000000001010011000000001101001000010110000000000001
000000100001000101000110011101000000000010100000000001
000000001010000000000111101011101110000010000000000000
000000001110010111000000010000011010000100000100000000
000000000000100000100011110000010000000000000000000000
000001001000001111100010010000000001000000100100000000
000010000000000111100110110000001111000000000000000000
000100000100100101000011100111011001100010110100100000
000100000000011001000000000001011101100001010010000000
000010100000001000000000010111011010010100100000000000
000001000000000011000011000111001001111100110000000010

.ramb_tile 19 7
000000000000000000000110010000000000000000
000100010000000000000111001001000000000000
001001000000000000000000011001100000001000
100010000000001001000010011111000000000000
010010000001010001000011101000000000000000
110001000000000000100000001001000000000000
000000100010000011100111100101100000000000
000100000000100001100100001011100000001000
000000000001000000000010100000000000000000
000000100000000000000111111111000000000000
000000000000000101000000001011000000000010
000000000100000000100000000101100000001000
000000000000100000000011100000000000000000
000000000000010000000000000101000000000000
010000000000000000000011100111100001000000
110010000110100000000010011001101100001000

.logic_tile 20 7
000000001110000000000110100011011001000001000010000000
000000000000000000000000001101101001000010100001000000
001010101011100101100111010011011011010111100000000000
100000000000011001100111111001011100000111010000000000
110010100000010111000111101011111111110110110001000000
110001000000000000100100001101111110110101110000000000
000000101110001001100010101101001101010111100000000000
000101100011011011000111001101001100001011100000000001
000010101011000000000011110001111101000000000000000000
000001000000100111000011011011101000001000000000000100
000000000010000011100010101000011010000000000100100000
000000000000000000100000000101000000000010000000000100
000010100000000101000111100011101110000110100000000000
000000000010000001100100000111001100001111110000000000
010010100001000001000111011111111111101111010000000001
100000000000000000100011011111011011101011110000000000

.logic_tile 21 7
000000000000000000000111000011101101000010000010100000
000000000001000000000110000000001111101001010010000000
001000000000000101000000000011001010000001000000000000
100000000000000000000010010101011110000010100001000000
110000000000000011100010011000000000000010000011100010
010000000000001011000011101001000000000000000010100011
000000101000000000000010010001011000000011110010000010
000000000000000000000010101101111110010011110001000100
000010100000010101000000010000000001000010000000000000
000001000000101101000010000000001110000000000010000000
000000000010001101110011001101011101010000100000000000
000000000100001111100111100111011011000000100000000001
000000100010000000000000001001011001101011110000000000
000000000110001001000000001101101100011111100000000010
000000000000101001000011101000000000000000000100000000
000001000010010111000000001011000000000010000010000000

.logic_tile 22 7
000000100000000000000000010000000000000000000000000000
000001000110000000000011110000000000000000000000000000
101000000001010000000000000000000000000000000000000000
100000000010100000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
010000001100000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000000000000
000000000000010001000000000000000000000000000100000000
000000000000100000000000000111000000000010000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 23 7
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001001000000000011100000000000000000000000000000000000
100010100000000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000001000000000000000000001000000000000000000100000000
000100100000100000000000000001000000000010000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000000000001
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000111000000000000000000000000000000
000000001000000000000100000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100001100100000000000000000000000000000000000000000

.dsp2_tile 25 7
000010000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
001000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000

.logic_tile 1 8
000001000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000001100000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000001000000100110000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100001011000000000000000000000000000000000000
000000000000010000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000010000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000110000000000010010000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000100000000010000000000000000000000000000000000000000
000000000000000000000000011000000000000000000100000001
000000000000000000000011101001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000010001110000000000000000000000000000000000000000000
000001000010000000010000000000000000000000000000000000

.logic_tile 3 8
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000011111101100100010000000000000
100000000000000000000011100111111111000100010000000000
110001000000001000010000011111101111100010000000000000
110010000000001001000010010111001100000100010000000000
000000000000001000000000000011011111110011000000000000
000000000000001011000011111101001100000000000000000000
000000000100001000000000010101011101110011000000000000
000000000000001001000011010011011110000000000000100000
000010000001010101100110100001100000000000000101000000
000000000000000001000010100000100000000001000000000000
000000000000000000000011110101100001000010000101000000
000000000000000101000110100000101001000000010000000100
110000100001011001100110011011011101110011000000000000
100001000000101001100110010101011111000000000000000000

.logic_tile 4 8
000001001100000000000000000000001100000100000110000000
000010000000000000000010100000010000000000000000000000
101000000000000111000000001011011000000000000000000000
100000000000000000100011100101110000000010000000000010
000000100000000001000000000000000000000000000100100010
000011100000000000000011000101000000000010000001000000
000100000001011000000010101000000000000000000100000010
000100000000100001000000001111000000000010000010000000
000000000000100000000010111000011100000010000000000000
000000000000000000010010001101001001000000000000000000
000000001110000001110011100000000000000000100111000000
000000000000000000000100000000001011000000000001000000
000001000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000011000000
000000001000000000000000010000000001000000100101000100
000010000000000000000011110000001101000000000000000000

.logic_tile 5 8
000001001000000000000000000101100001000000001000000000
000010100000000000000000000000101000000000000000000000
101000000000010000000110000101001000001100111100000000
100000000000001101000000000000000000110011000000000000
000001000000000001100000000000001000001100111100000000
000010000001010000000000000000001101110011000000000000
000110000000000000000000000000001000001100111100000000
000000000000001101000010100000001101110011000000000000
000001001100000000000110010000001001001100111100000000
000000100000000000000010000000001100110011000000000000
000010000001111001110000000000001001001100110100000000
000000000000000001000000000000001100110011000000000000
000000000000100000000000001011111000001000000011100111
000001000000010000000000000011010000000000000001000111
000000000000100000000000000101001101100000000000000000
000000001100010000000000001011011010000000000000000000

.ramt_tile 6 8
000000010000000000000000000000000000000000
000000010000000000000000000101000000000000
001000010000001001100011101000000000000000
100000010000001001100000000101000000000000
110001000000000111100000001000000000000000
010010101100000000100010010011000000000000
000001001110000000000000001000000000000000
000010001010000001000010011011000000000000
000001001011010000000000010101000000000000
000000101110000000000011000111100000000001
000000001010000000000011101000000001000000
000000000000000111000000001111001011000000
000000000101010111000011100000000001000000
000000100100100000000000001111001000000000
110000000000010111100000011000000001000000
110000000000100000000011000001001001000000

.logic_tile 7 8
000001000100001000000000000011001010000000100000000010
000000000000001001000011100000111000001001010001000000
101000000001010000000000011001001110000001000000000000
100000000000101111000011011101010000000111000001000100
010000000110001000000000001000000000000000000100000001
010000000000001111000011110011000000000010000000000000
000010100000000000000000000001100000000000000101000001
000101000000000000000011100000100000000001000010000000
000010001000000000000111101011100000000001100001000100
000000000110000000000100001111001000000001010001000000
000001000001011111000000000001100000000000000100000000
000010000000001111100000000000000000000001000000000001
000000000010000000000111000011000000000000000100000001
000010001111010000000100000000100000000001000010000001
010000100001010000000111100001011000000100000000000010
000001000110000000000000000101010000001101000001000000

.logic_tile 8 8
000000001000000011100110111101100000000001110001000000
000000000000000000100011000011101010000000010001100000
001000100000000111000010001000000000000000000100000000
100001000001010000100100000001001101000000100010000000
010000001100000111100011001111111010000000000001000110
110000100000000000000010110111101001100000000000000001
000110100011011011000000000011100000001100110000000000
000001000000001011000010110000101100110011000000000000
000010100000100001100110001000001011000110100011000000
000001000000000000000011010101011100000000100000000010
000000000000000000000110110000000001000000000010000010
000000000100000011000111101001001101000000100000000100
000000000100100001100010000001100000000001000000000000
000000000000010000100000000111100000000000000000000000
010000100010000111100000010011001111101000010001000000
100000000000001111000010000001111110000100000000000000

.logic_tile 9 8
000000000000100001100011100101111110001101000000000000
000010000000010000000100001111110000000100000001000000
101000000000000000000000011111111100000110000000000000
100000000000001001000011010101001111000010000000000000
110000001110000111100010010001001110010100100000000001
000000000000000000000011110000101101000000010000000100
000010101010000111100000000000000000000000100100000000
000001000000001011100011110000001011000000000000000000
000000001000000011100000011001001010101001000000000000
000000101110000000000011010001011011001001010000000000
000000000001010000010000000101011000010000000000000000
000000000000000111000000000000011011001000000000000000
000000001110001011100110010011000000000000000100000000
000000000000101001100011100000000000000001000000000000
000010000000001001100000011101101110000101000100000000
000011100000000001000010000111000000001001000000000001

.logic_tile 10 8
000100001000000000000011001101011111111111110010000000
000000000000000000000100000111111100001011100000000000
101010000001000101100010000000011010000100000000100010
100000000000100000100111000011011111000110100000000001
010000000001000001000011110000001100000100000110000000
110000000001010000100011010000000000000000000010100111
000000001000100000000111100101000001000000010010100000
000000000100010000000110111001001011000010110001000000
000000001000010001000000000000011000000100000110000000
000010000001110000100000000000010000000000000000000001
000000000001000000000011001111101110110111110000000000
000000000010000001000000001011011011100111010000000001
000000000010000000000111101000011110000010000000100000
000000001100100000000010001111000000000110000010000010
010000000001001001000111010001111011000100000001100100
000000000111011001000111110000111000001001010000000000

.logic_tile 11 8
000011000000000111000000000000011010001100110000000000
000011101011011101000000000000000000110011000000000000
101100000000010011000111100101000000000000000100000000
100000000001011101000100000000100000000001000000000000
110001000110001000000010001001101111010000100000000000
000000100000000011000000001111001011000000100000000000
000010100001000001000110000001011010010100100100000000
000001000000101001100000000000001000000000010000000000
000000001000000000000000011011100001000001100100000000
000000001011010000000011000001101010000001010000000100
000000000001000001110111100000000001001100110000000000
000000001010100000000100000000001010110011000000000000
000100101100001111100000010001101111000000100101000000
000000000000100001100010000000111010001001010000000000
000000000001000000000011101111001100000110100000000000
000000000000000000000100000011011010001111110000000000

.logic_tile 12 8
000000000000010000000110100101000000000010000010000000
000000000000100000000010010000100000000000000000000000
001000000000000011000111000111101001111111110000000000
100000000000000000000111110111011100001011100010000000
010000100000100000000011010101100000000010000000000000
110000000000011111000111000000000000000000000000000000
000100000001101001000000000000001111010000000100000000
000101000001010111100010010000001000000000000010000000
000000000000001111000000000101101001010000000010000010
000000001000001011000000000000111010101001000010100000
000011101010000111100000000000011000000010000000000000
000010001010000000000000000000010000000000000000000000
000000000000011111100000001011011110100110110000000000
000010100000001011000000000111001100011111110000000010
010000100000000011100000000000011011010000000001000000
100111101100000001100000000101001001010010100000000101

.logic_tile 13 8
000100001000101000000000000011100001000000001000000000
000000000100011001000000000000001101000000000000001000
000000100000000101100010000101000000000000001000000000
000000000000000000000100000000101111000000000000000000
000001001000000111000110000011000001000000001000000000
000000000001000111000100000000101100000000000000000000
000001000000000000000000000011000001000000001000000000
000010000000000101000000000000001110000000000000000000
000010000000100000010110100001100001000000001000000000
000010100101011001000000000000101111000000000000000000
000000100000100111000000010111000001000000001000000000
000001000000000001100010110000101000000000000000000000
000000001010000000000010000101000000000000001000000000
000110100101000000000010010000001000000000000000000000
000000000001000000000011100101000001000000001000000000
000001000000000001000100000000001010000000000000000000

.logic_tile 14 8
000010101000100000000000010001100000000010000000000000
000000000001000000000011010000100000000000000000000000
001000000000000000000110000111011000000000000100000000
100000000000010000000011110000010000001000000000000000
010000000001110000000000010000001111010000000100000000
010001001000000000000011110000011001000000000001000000
000011100000000000000000000000000000000010000000000000
000010000000000000000000000000001011000000000000000000
000010000001010001100110100011000000000010000000000000
000011000001000101000000000000000000000000000000000000
000000100000000000000000000111111000000000000100000000
000000000100000000000000000000110000001000000000000000
000001000110000101000000000011000001000000000100000000
000010000100100000000010100000101001000000010000000000
010001000000100000000110100001101100000000000100000000
100110000011000000000000000000100000001000000000000000

.logic_tile 15 8
000001000001010000000000000111000000000000001000000000
000000100000100000000000000000000000000000000000001000
000010000000000101100000010011100000000000001000000000
000000000000100000000010100000100000000000000000000000
000010100000100000000000000011101000001100111000000000
000100001101010000000000000000000000110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000100000110011000000000000
000010000000000000000111100000001000001100111000000000
000000001001010000000100000000001110110011000000000000
000001000001000101100000000000001000001100111000100000
000010000000000000000010000000001101110011000000000000
000000101000001101100000000111101000001100111000000000
000000000000001111000000000000100000110011000000000000
000010000000000000000000010000001001001100111000000000
000001101001000000000010100000001000110011000000000000

.logic_tile 16 8
000001101101011000000000010001111101010100000000000010
000010000001101111000010100000011011100000010000000001
001001001110000001000111111000000001000000000110000000
110000100000000000100010111111001010000000100000000000
010000000000000000000110100000000000000000000000000000
110000000000010000000100000000000000000000000000000000
000001000000001111000011011101101110110111110000000000
000100000000000101000010100011001111011011100000000000
000001000001000000000000001001100000000001100010000000
000000100110000000010000001001101111000010100010000000
000000001000000001000011100000001001010000000100000000
000000000000100000000100000000011111000000000001000000
000100000000100101100111110111111010000000000110000000
000000000101000000000111010000110000001000000000000000
010000001000100000000111001001011110110111110000000001
100000000001010000000011110011011111110010110000000000

.logic_tile 17 8
000000000100000000000111101101101011110111100000000100
000010100000000000000011110001011010111011100000000000
001001000000000000000000010000001100000100000100000000
100000000000101001000011000000010000000000000000000000
010000001010010000000000000000000000000000100100100000
010000000000100000000010000000001101000000000000000000
000010100000001011100000000000001100000100000100000000
000001000000000001100000000000010000000000000001000000
000000001010100000000000000000000000000000100100000000
000010100001000000000010000000001101000000000000000000
000000100000000000000000000011111000010100100000100000
000000000000000000000011111001111111111100110000000000
000010101100100000000000000000000000000000100100000000
000011100000010000000010010000001101000000000000000000
000000000001000000000000000011000000000000000100000000
000001000000000000000000000000100000000001000000000000

.logic_tile 18 8
000000000110010111100010000011100000000000000100000000
000000000001000000000011010000000000000001000000000100
101000000000000101000000000000000000000000000000000000
100000001000000101000000000000000000000000000000000000
110001000001000000000000000000000001000000100101000010
110000100001100000000000000000001000000000000000000001
000000000000000001000000011000001000010000100000000000
000000000000000111100011111101011000010100000000000011
000001000010000000000011100001000000000000000100000000
000010100001000000000000000000100000000001000000000000
000000000110010111000000000000011011000000100000000000
000000000000000000100000001011001010010100100000000010
000000000000000000000010000000011000000100000100000000
000000101010000000000100000000000000000000000001100000
000000000000000000000000000000000000000000000000000000
000000001111000000000000000000000000000000000000000000

.ramt_tile 19 8
000000000000000000000110101000000000000000
000000011010000000000000001111000000000000
001000000001100101100000000011000000000000
100000010010101111000000000101100000000000
110000000010100111000000000000000000000000
110000000001000001100000000111000000000000
000000100000000111000000000011000000100000
000110000100000000000000001001000000010000
000001000001000000000111011000000000000000
000000000001111011000111101011000000000000
000001000000001001000000011101100000100000
000000100000000011100011000011000000000000
000000000000000111100010000000000000000000
000000000000000000100000000101000000000000
110010000000000000000011100001100001000000
010101000001010000000000001011001000000100

.logic_tile 20 8
000000000000000101000111100101001111110001010100000000
000100100110100111000110011001101001110001100000000000
001000000001010111000111101011011011001011100000000000
100000001000100000100011100101011101010111100001000000
110000100010100111100111000011011100001111110000000001
010000000000010000000110000101101100000110100000000000
000000000100000000000111011011100001000011010100000000
000000000010001111000011100111001000000011000000000010
000000000001011111100011100001001110001011100000000000
000000000000000011100111110101111100010111100000000001
000000000000000101000111000111101011000001000000000100
000000001010100001100011010001111111000010100000000001
000011000100000000000000000011011010010000000000000001
000010000000000001000010010001011100000000000000000000
001000000101001000000110110011111101000110000100000000
000000000000000111000011000000011001101001000000000000

.logic_tile 21 8
000000000010001001000011101001001010010100000000000000
000000001111011011000000001011001111000100000000000000
001000100001010111100011100101111111010110100000000010
100001000000110000100000001101001110001001010000000000
010001001110001001100010000011011101010000100000000000
110000100100000011000011111111011111000000100000000100
000000000001000111100011101111111010001000000000000010
000000000000000000000000000111000000000000000000000000
000010000000001101100010010111001111100110110000000000
000000000001001111100011110011101011101111110000000010
000000000000000000000011100001001110000000000000000001
000000000000000000000110011011011001000110100000000000
000000000000000001000111010001100000000001000000000000
000000000000000011000111110101000000000000000000000000
000000000000001111000111001111001100000001000100000000
000000000000000111100000001001010000000000000000000000

.logic_tile 22 8
000000000000000000000111101001000000000010000000000000
000000000000000000000000000011100000000000000001100000
101000000000000101000000000011011110000000000000000000
100000000000000000000000000000000000000001000000000100
110000000000000001100111100000000000000000000000000000
010000000001010000000000000000000000000000000000000000
000000101110000000000000001000001010000000100010000000
000000000000000000000010101111001110000010100001000000
000000000000011000000000010000000000000000000000000000
000001001100100001000011100000000000000000000000000000
000000000000000000000000001111101010110000100010000000
000000001010000001000000000111011110111110110000000001
000000000000000000000000000001100000000000000100000000
000000000010010001000000000000000000000001000001000100
000000000001000111100000000000000001000000100100000001
000000000000001001100011100000001011000000000001000010

.logic_tile 23 8
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000100100000000000000000000001000000100100100010
100000000001000000000000000000001111000000000000000100
110000000000000000000000000000000000000000000000000000
110000001110010000000000000000000000000000000000000000
001000000000000111000000000000011010000100000100100011
000000000010000000100000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000001110000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000110100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000100000000000000000000000000000110000110000001000
000001000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
001000000000011000000000000011100000000000000100000000
000000000000001011000000000000000000000001000001000000
101010000000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
110000000101010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000010000010000000000000000000000000000
000000001000010000000011110000000000000000000000000000
000000000000000011100000000001000000000000000100000010
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
110000001100000000100000000000000000000000000000000000

.logic_tile 2 9
000000000000001000000000010000000000000000000000000000
000000000000000101000011010000000000000000000000000000
101000000000000101100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
010011100000000000000010000000000000000000100111000001
010000000000000000000100000000001011000000000000000000
000100000000010000000000000000001100000100000100000000
000100000000100000000000000000000000000000000000100001
000000000100001000000000000000000000000000000000000000
000000001010001011000000000000000000000000000000000000
000000000100100000000000001000000000000000000110000110
000000000001000000000000001111000000000010000000000000
000010000000000000000000000000000000000000000000000000
000000000000010000010000000000000000000000000000000000
010000000000000000000000001001000000000001000000000100
000000000000000000000010010001000000000000000000000000

.logic_tile 3 9
000000000000000011100110100000000000000000000000000000
000000001010000000000100000000000000000000000000000000
001010100000000000000000010000000000000000000000000000
100001001100000000000011010000000000000000000000000000
110000000000000000000010011111111101101100010000000000
010010000000000000000010001001111100011100010000000000
001000000000010000000000000011101010111101010000000000
000000001110000000000000001101011101010000100001000000
000000000000001000000111100111100000000000000000000001
000000000011000111000110010000101011000000010000000000
000010100000011000000011110000000000000000000110000110
000001000000001011000010101001000000000010000000000000
000100000000001000000000000000000000000000100101000000
000000000110000101000000000000001100000000000010000010
110000000001010000000000000011100000000010000000000000
100000000000100000000010010001101110000000000000000000

.logic_tile 4 9
000000000000000111000010001000000000000000000110100010
000010000111000000100100001111000000000010000000000000
101000000001011000000110100011101010101001000000000000
100000000000100011000011101111101110110110010000000000
000000100100001101000010110001001110101001110010000000
000000000000011011100011110111001111010100010000000000
000100000000000000000000000000000000000000000011000010
000000000000000000000000001001001011000000100000000000
000000000001001000000011100101011000000100000000000000
000000000000101011000100000000011011000000000010000111
000001000000000000000000011000011000010100100100000000
000010000000001111000011010111011101000100000000000000
000000000001010001100010100000000001000000100100000100
000010000000011001000110010000001100000000000010000010
000000000000000000000010000011011000000000100100000000
000000000110000001000100000000001101001001010000000000

.logic_tile 5 9
000001000100001111100111101101101101101000000000000001
000010000000010011000100001111111110011000000000000000
101001000001010011100000001000011010000000000000000010
100010000000100011000000000001000000000100000001000000
000000101000101001000111000111111110100000000100000000
000001000000010111100011101101101010111001010000000100
000010000000001111000110110001000000000001100000000010
000001000001010011000111100111001000000010100000000001
000100001010000000000010010000011011001100110100000000
000100000100000000000011000000001100110011000000000000
000000101110001000000000010011011000000010000000000000
000000000000000001000011100101100000000011000000000000
000000000001001000000000001101001000000010000000000000
000000000000001001000011001101010000000011000000000000
000000000010100111100010010011100000000000100100000100
000000000011011111000011111101101111000001110000000000

.ramb_tile 6 9
000001000000100000000011101000000000000000
000000110001010000000000000001000000000000
001001000001000000000000000000000000000000
100010000000100011000000000101000000000000
110000100110010000000000000000000000000000
010001000000001001000010001111000000000000
000010101010001000000111101000000000000000
000001001111000011000111111011000000000000
000010101000000000000000001101100000000000
000010000000000001000011101101100000000001
000000000000011001000111010000000001000000
000001001010001011000011001001001100000000
000000000000100000000111001000000000000000
000000001001000000000000001011001100000000
110010100000000000000000000000000001000000
010001000000000000000000001101001010000000

.logic_tile 7 9
000100000000100000000000000101111010100001010001000000
000000000000010000000010011011101001100000000000000000
101001000000011001000000011011011000010111100000000000
100010000101011111100011011011011100001011100000000010
010110000001010111000010000000011110000100000100000000
110001000001010000000100000000000000000000000011000000
000000100100001000000000010000001110000100000100000000
000001000000001111000011110000000000000000000001000000
000010100000001111000000011101111000100000010000000100
000000000000000111100010000001101010101000000000000000
000001001000000000000111011111111101101000010001000000
000010000000000111000111001101111010000100000000000000
000000000011111111100000000000001110000100000101000000
000000000100111111100000000000000000000000000010000000
110000000000000000000111001000000000000000000100000000
010000000000001111000010001111000000000010000010000000

.logic_tile 8 9
000000000000000001100000000111111000010100000100000001
000000101000000000000000000000011111001001000000000000
101000000000000111100111001101000001000000010000000000
100000000000000000100000001101001010000001110000000000
110000001010100001000110101111100000000000100100000000
000000000000000000000000000011001101000001110000000000
000000000000001111100000010101100000000000000100000000
000100000000000001000011000000000000000001000001000000
000001000000100000000010110000011000000100000100000000
000010100111000000000011000000000000000000000000000000
000101100000010001000000001111111110010111100000000000
000111000000000101000000000011101000000111010000000000
000000001011010000000011100011011110000101000100000000
000000100001000000000000001101100000000110000000000000
000000000110000111100011101000000000000000000100000001
000000000100000001100110011111000000000010000010000000

.logic_tile 9 9
000100101111000101000110010101000000000010000000000000
000001000111000011100010111001001011000011000000000000
101100000000001111000111000000011000000100000110000000
100101001110101111100111100000000000000000000000000000
110001000000000001000110100001001100101000010000000000
110010100000001111000111110101001000000000100000000000
000010100000000111100110001011111101000000010000000000
000000000100000000000000000011101110000010110000000000
000010100000100001000111100101000000000000000100000100
000000000000010000000000000000100000000001000001000000
000010100000001001100000000111100000000000000100100000
000001100001011011000011100000000000000001000000000000
000000000111000000000111001001101001001001000000000010
000100000000100000000100001101011001001001010000000000
010001000011011011100000000011111101100001010000000000
110100000000000111000000001011011001100000000000000000

.logic_tile 10 9
000000100010000111100111100001001111100000000000000000
000001100000101101100010101001111110110000010000000000
101000000000001101000110001000011100010000000001000001
100000000000100001100000000111001101010010100000100001
110100000000100101000011011001000001000001010010100000
000001000000010000100010100001001100000001100010000000
000010100000001001000111100001011011010100100100000000
000000001000001011000100000000011010001000000000000000
000000001000000000000110000001111011010100100100000000
000000000000000000000010100000001111000000010000000000
000010000000100000000000001111001010000001000110000000
000000000000000001000000000101000000001011000000000000
000000000000000001000000000101111000000001000100000000
000000000001010000000010111101010000000111000000000000
000001000101001011100111111011011010000001000000000000
000000000000101101000111011111101011000110000000000000

.logic_tile 11 9
000000000000000001000011000001111000000000000000000000
000000000101001011000000000001101011001001010000000000
101100000000001011100111110001100001000000010000000100
100110100000001011000111010001001100000010110000000001
110001000000101101000010100011001101110000010000000000
000000101100000101000111000101011001010000000000000000
000000100000000001000010111000000000000000000100000000
000001000000000000000111111011000000000010000000000000
000000000000101001000110000001101010000000100000000000
000001000000011011000010100011011111000000110000000000
000000001001100001100010100111100001000000100100000000
000000100001110000000000000111101011000010110000000000
000000000100100000000111101001000000000010100000000000
000000000001000001000000000101101101000010000000000001
000001000000000101000110000101111111010100000000000000
000000000000000000010000000101101000001000000000000000

.logic_tile 12 9
000000000000110111000111100101000000000010000000000000
000000000000110000100010110000000000000000000000000000
101010100111011000000000000000001010000100000101000000
100100000010001101000000000000000000000000000000000000
110000000000010101000000010000000001000000100100000000
000000000000101111100010110000001000000000000010000000
000000100000001111100010110000000001000000100100000000
000000100110000111100111010000001011000000000010000000
000000000110100000000000001101111101000000010000000000
000000000111000000000011011101001100000001010001000000
000000100000001101100000000111101000000110000000000000
000001000110000111100000000000011001000001000001000000
000001000000000000000000000001011111110110100100100011
000010000010000000000000001011011010111111110000100000
000000000000000001000000000000000000000010000000000000
000000000000000000000010001101000000000000000000000000

.logic_tile 13 9
000001001111111111100000000101100000000000001000000000
000010000100101001000000000000101000000000000000010000
000001000000000000000110100101100001000000001000000000
000000100000000111000000000000001010000000000000000000
000000100100010000000010000111000000000000001000000000
000000001010010000000100000000001101000000000000000000
000000001010001011100111110101000001000000001000000000
000101000000001001100011010000101101000000000000000000
000001000000000101100000010111000001000000001000000000
000010000000000000000010010000101100000000000000000000
000001100000001000000110100101100001000000001000000000
000010000000000111000000000000101001000000000000000000
000010000000000000000000010011000001000000001000000000
000000000000101001000010100000001000000000000000000000
000000000000100111000000000111100000000000001000000000
000000000101000000100000000000001000000000000000000000

.logic_tile 14 9
000000100000010000000000000000000001000010000000000000
000011100110010000000000000000001010000000000000000000
001000000000101000000000000111100000000010000000000000
100000000001000001000000000000000000000000000000000000
010001000000001000000011100000011010000010000000000000
110010000100100111000100000000010000000000000000000000
000000000000000101000000000000000000000010000000000000
000100000000001111100011110101000000000000000000000000
000010001000000000000000000111100000000000000100000000
000000000000000000000000000000001111000000010000000000
000000000000010000000000010000011101010000000100000000
000000000100000000000010100000011110000000000000000000
000010100001010000000110100101100000000010000000000000
000000000000100000000000000000000000000000000000000000
010000001101011001100000000001100000000010000000000000
100000000000001011000000000000000000000000000000000000

.logic_tile 15 9
000001001111010000000000000000001001001100111000000000
000010100000000000000000000000001111110011000000010000
000000001011001101100000000000001000001100111000000000
000000000100100101000000000000001100110011000000000000
000010100000000000000000000111001000001100111000000000
000000001110000000000000000000100000110011000000000000
000000001000000000010000000001101000001100111000000000
000000000000000000000000000000000000110011000000000000
001001001011010001100000000011101000001100111000000000
000010000000110000100000000000100000110011000000000000
000001001011010101100110100111001000001100111000000000
000010100000000000000000000000000000110011000000000000
000000000100000101100000010001101000001100111000000000
000101000100000000000010010000000000110011000000000000
000000000000000000000110000000001001001100111000000000
000000000000100000000100000000001100110011000000000000

.logic_tile 16 9
000000000000100000000110000000011110000000000100000000
000000000001000000000000001011000000000100000001000000
001000001010001001110110100000011011010000000101000000
100010101110000011000000000000001110000000000000000000
110000000000000000000000010001000000000010000000000000
110000001100000000000011000000100000000000000000100000
000001000001101101100000001000000001000000000100000000
000010001011110101000000000011001110000000100000000000
000000000001110111000000000000011000000010000000000000
000000100001110000100010110000000000000000000000000010
000000000000000101000000001000000001000000000100000000
000000000100100000100000001001001110000000100000000000
000000000110010101000011101101001100110000010000100000
000000100000010000000100000001101110010000000000000000
010000000010001000000000001000000001000000000110000000
100001000001011011000000000111001010000000100000000000

.logic_tile 17 9
000010101010001111000111110101111011001001000010000000
000000000000000111100111100001101000000010000000000000
001000000000001000000111110101011110010111100000000100
100001000000000001000010110001001101001011100000000000
010000000110100101000111000001011000100000010001000000
110010000000011001100000000011111010100000100000000000
000000000000001011000010111101111000001000000000000000
000010100000001001100011011001010000001101000000000000
000000000000010000000110001111101011101000000000000000
000000100010000111000011111111001100011000000000000000
000000100000100000000010001001011011111000110000000000
000001000001011001000100001111111101011000100000000010
000000001000011101100000000000000000000000000100000000
000010001110000101000000001011000000000010000000000000
000001001110100011100011010111001011101000000000000000
000000000001011001100110000111001001100100000010000000

.logic_tile 18 9
000001001100100000000110110101000000000000000100000000
000000100001000000000110000000000000000001000000000000
101000001010000000000000001000000000000000000100000000
100000000000000111000000001111000000000010000000000000
110010000000000000000000000000000000000000100100000000
000001100000000101000000000000001111000000000000000000
000000001010000000000000000000000001000000100100000000
000000000101010101000000000000001100000000000000000000
000011100001011101000110000011001101101000000010000000
000011001100100111100000000011011111100000010000000000
000000000000000111100000000000011000000100000100000010
000000000000000000100000000000000000000000000000000000
000010000000000000000111100011001000100000010000100000
000001001010010000000000000011011001101000000000000000
000000000000010000000110010000000001000000100100000000
000000000000000000000011100000001010000000000000000000

.ramb_tile 19 9
000000001000000000000000001000000000000000
000100110000000000000010011111000000000000
001000100000100000000000011111000000000000
100000000101010111000011111111100000000100
110000000000100001000011100000000000000000
010000001111001001000000001001000000000000
000000001110100000000000000011100000000000
000010100000010000000011101011100000100000
000000000001100000000110000000000000000000
000000001011110000000111101101000000000000
000000000000000001100000010001100000000000
000001001000000000100010110101100000010000
000000000011000000000010000000000000000000
000000000000100000000100000101000000000000
010001000000000111000111001111100001000000
010010000001010000100010001101001100000001

.logic_tile 20 9
000000000000000001100011100000011010000000000100000001
000000000000010000100010100011000000000100000001000000
001000000001000111100010111001101001000000010000000000
100000000000000101100111111001111110000000000000000000
110000000000001000000010000000011110010000000100000000
110000001011011111000100000000011100000000000010000000
000000001000010011100000000000011110010000000010000000
000000001010100111100000000000011000000000000000000000
000100000001010101000010001011101011001011100000000000
000010100010000111100011111011001010010111100010000000
000100000110000101000000001001111001000000000000000000
000000000000000000100011101001011110010000000000000000
000000000100010000000011100001011000000001000000000000
000000100000000000000100001101101101000010100000000000
010000000000000000000010010011111010001111110000000000
100000000000000101000011011011101100001001010000000100

.logic_tile 21 9
000101000000010001100110101001011000000010000000000000
000000000000001111000010100101001000000110000000000000
000100000000001101000000001101111110000000000000000000
000000001000000101100010100101111001010000000000000000
000010000000000000000000001000011010000110000000000010
000001001101110101000000001001000000000010000000000001
000000100000000101000110110001011101000010000000000000
000001000110001101000010100101011000000010100000000000
000000000100000000000000010111011010110100010000000010
000100000000000101000010010011111101110110100000000000
000000001100000000000000010001101000111100110000000000
000000000001000000000010001111011110101000010000000010
000000000000000001100000001001011010001000000000000000
000000000100000101100010101111101110000000000000000000
000010000001000000000010100111001100101101010000000000
000000000000000000000100000101001111101110000000000010

.logic_tile 22 9
000100000000000000000011110000000001000000000000000000
000000000000001101000011110111001101000000100000000000
101000000001000101000000000000000000000000100100000000
100001000110100000100000000000001100000000000000000000
010111000110001001000011100000000000000000000000000000
010010000100000101000100001111001011000010000000000000
001000000000100001100000000000001110000100000000000000
000000000001010000000000001011000000000000000000000000
000010000000000111000010010001100000000011000000000000
000001000100000000000011000001001101000001000000000000
000000000000000000000000001001011110000011000000000000
000000000000000000000011000001000000000010000000000000
000000000000000001100010100000000000000000000000000100
000000000000000000110100000101001110000000100000000000
000001000000000001000000000111011010000000110000000000
000000100100000000000000001001101010000000100000000001

.logic_tile 23 9
000000000000000111100110001011001111001111110000000000
000000000100000000100000000011111011000110100001000000
101010000000000000000010001101011100010010100000000000
100000000001001101000100001001011110110011110010000000
110010100001010101100000000011100000000000000101000000
000000000000000000000000000000000000000001000000000000
000001000001001000000010000111000000000000000100000000
000010100100000001000100000000100000000001000000000000
000000000000000000000111000111000000000000000100000000
000000000000000000000100000000100000000001000000000000
000000100010001111000000000000000000000000100100100000
000000000000001111000010010000001000000000000000000000
000000000000001000000010101101101001000010000000000000
000000001100001111000010010001011111000000000000000000
000000000000000000000110000000001010000100000100000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000010000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000010000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000000000000000000000011000000100000100100000
000000000000000000000000000000000000000000000000000000
001000000000000111000000000000000001000000100110000000
100000001100000000000000000000001000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000001011000000000000000000000000000100000011
000000000000001111000011100101000000000010000011100000
101000000001000000000110000001011101000101010000000000
100000000000100000000000001111001101011110100000000000
010000000010000001000000000011000001000000000000000100
010000000000000011000010110000001101000000010000000100
000010100000010001100000011011111011000001010000000000
000001000000000111000011011101001001000110000001000000
000010000000001101100000000000000000000000000000000000
000000100000001011000000000000000000000000000000000000
000001000001010000000110100000011110000010100000000000
000010101110100011000110011111011010000110000000000000
000000000000000001100000011101011010100110110000000000
000000000000000000000011000011101110010000110000000010
000000000000000000000111000011000000000010100000000000
000000000000000000000100000001001111000010010000000000

.logic_tile 3 10
000000000110101111100000000101000000000010000000000000
000000000001010001000000001011001010000011100000000000
101000000000000000000000000111100000000000000100000000
100000000000000000000000000000100000000001000000000000
110000101100010001100000001101100000000010100000000000
110000000000100011000000001011001101000001100000000000
000100000001100011100000000000000001000000100100000000
000000000001110001000000000000001110000000000000000000
000001000100100011100110010011001110000001010000000001
000010000000000000000011010111011000000110000000000000
000000000000000000000000010000000000000000000110000000
000000000000000000000011010111000000000010000000000000
000000100000001011100110110011011110000000000000000100
000011001010001111100110000000110000001000000001000000
010000001100000000000010110000000000000000100110000000
110000000000000001000010110000001000000000000001000000

.logic_tile 4 10
000100001001110000000011101111111101010000110000000000
000010100000110000000011001011011100000000010000000001
101000001110000001100010101111000000000010110100000000
100000000000000000100011111101101001000000010000100000
010000000010100000000111100001101100000000000000000000
110010100000000000000000000000110000001000000001000100
000000000000100101000010011101101001101000000000000000
000000000001010000000110010111111001111001110000000000
000000100000100000000111101001100000000010010101000000
000011000100000000000100001001001111000010100001000000
000000000000000000000110010111111010000000000010000000
000000000000000001000010000000100000001000000000000000
000100000000011000000010001111100001000010100000000000
000100000000000111000000001111101011000001100000000000
000010100000000000000111110101111010000010100000000000
000000000000001111000011110000101110001001000000000000

.logic_tile 5 10
000001000100000111100000011011011011101001000001000000
000000000000001111000011110001001101010000000000000000
101000000000000000000111101001011100100001010000000000
100000000000001001000000001011111000010000000010000000
000000000000101111000110100000000000000000100100000000
000000000001010111100000000000001101000000000001000000
000110001111000011000000011101111101101000010000000000
000001000000101101000010111011011011000000100001000000
000000000110000101000000000101111000100100010001000000
000000000000000000100010110111111011111000110000000000
000000100110000111110010000011111001100000000000000001
000001001000000000100110010101101100110100000000000000
000000000001000111100000000000000000000000000100000000
000000000000100000100000000001000000000010000001000000
110000000000110011100000000101000000000000000100000100
110010000000110000100000000000000000000001000000000000

.ramt_tile 6 10
000100010000000000000000000000000000000000
000100010001010000000000001111000000000000
001000010001010000000000001000000000000000
100001010000000111000000000011000000000000
010000001100001111000111001000000000000000
110000100000001101000111100001000000000000
000010000000010011100000010000000000000000
000000001010000000100011001101000000000000
000001000000010111000000000101000000001100
000010100000000000000000000101000000000000
000010100000001001000010001000000001000000
000001000101000111000110011101001111000000
000010100000100000000011001000000001000000
000000001001010000000100000101001101000000
110010000001010000000000011000000000000000
010001000000100000000011111011001100000000

.logic_tile 7 10
000001001100000011100000000000000000000000100100000000
000010000001000000100000000000001110000000000001000000
101010100000000111000110010000000000000000000101000000
100001000000000111000111110001000000000010000001000000
010000101000000000000010000000001110000100000110000000
110011100100000000000000000000000000000000000000000001
000000000000010000000111100000000000000000000100000011
000000000000000000000000000011000000000010000000000000
000000000000000111000000000001100000000000000101100100
000000000000000000100000000000000000000001000000000000
000010100000000000010110000000011100000100000100100000
000000001110000001000000000000000000000000000011000000
000011000000100111100000001000011100000110000010000000
000011000000011111100000001001010000000010000001100110
010010100110000000000111001101111110001111000000000100
010000001010110000000000001001110000001011000000100100

.logic_tile 8 10
000000101010001111000000000101011110000010000100000000
000001001100011011000010110000101001100001010001000000
101000000000010111100011110101101000001010000110000000
100000000110000011000110110111010000000110000001000000
010010100110001101100011111111000000000010010100100000
110011000000001001100111011001101001000001010000000000
000110100000001101000000000000001001010010100100000010
000001000000001011000000000101011100010000000001000000
000001000000010000000000000001000001000011010110000000
000010000001110000000000001001001000000001000000000000
000000000000000111100000000001001011000010100100100000
000000000100001001000000000000101000100000010000000000
000010000011111000000000011000011010010110000100100000
000000001111111111000011110011001001010000000001000000
000100000000100000000000001001001000001010000100000010
000000001101010101000000001001010000001001000001000000

.logic_tile 9 10
000011100000000000000011010111001001101001000000000000
000011100000010111000011101101011100100000000000000000
101000000000001000000111010001001100000010000100100000
100000000000001101000110110000011101101001000000000000
110000000000100000000011110101100001000011010110000000
110000000000011011000010101011001001000001000000000000
000100100000011111100000010111011011000000000000000000
000000000000000111000010000011001111000110100000000000
000000000000001001010110100111101010000000100000000000
000000001011000111100010111001101100000000110000000000
000000000000010000010000000001111100100001010000000000
000000100110000001000011110111001011010000000000000000
000100100000000111100010001001111111010111100000000000
000001000000000001100000000111101101001011100000000000
000000000000000111000111000111101101000010000100000000
000000001110001001100111100000111011101001000000000100

.logic_tile 10 10
000000000101011000000111110111001100000000000000000000
000000001101010101000011110001111111001001010000000000
001000101111000101100000000111101110010100000000000000
100001000000000000000000000101001101001000000000000000
010000001111011000000000010000001000000100000110000000
010001000000001111000010010000010000000000000000100000
000000000001000101000000011000001100000110000000000000
000001001111010000100011011011001011000010000000000000
000001001000001000000111000000000001000000100100000100
000000100000001111000111110000001101000000000010000000
000000000011011000000011111101111100000000000000000000
000000000000000101000011110001001101001001010000000000
000000000000100001000010101111111110110111100000000000
000000000000000000100010011111101101110111010010000000
110000000000000101100010001000000000000000000100000000
100000000000001001000011111101000000000010000010000010

.logic_tile 11 10
000000000001010000000000000001100000000000001000000000
000000000101001111000000000000001010000000000000000000
000000000000001011100000000001101000001100111000000000
000000000000000111100000000000001010110011000001000000
000001101000001011000000000101001000001100111000000000
000000001111011111100011110000101101110011000000000000
000000000000010000000011100111101001001100111000000000
000000000001011001000100000000101010110011000000000000
000001000000000000000111000011001001001100111000000000
000000000000000000010010010000101101110011000000000000
000000000000100111100010000001001001001100111000000000
000010100001000000100010000000001101110011000000000000
000110100000100000000000000111101001001100111010000000
000001000001000000000000000000101011110011000000000000
000000000000000001000011010111101001001100111000000000
000000000000000000000011110000001100110011000000000000

.logic_tile 12 10
000000000000000000000111100000000000000010000000000000
000000000000000011000111100001000000000000000000000000
101001000000001001000000000000000000000000100100000000
100000100100000111100000000000001011000000000000000000
010000001000011111100000000000001011010000000010000001
010000000000000011100011110000001101000000000000000001
000000000000000001000111010000000001000000100100000000
000000000000001111000011100000001011000000000010000010
000100000001010000010000001001111110001101000001000011
000000000000100000000000000101010000001000000010000000
000010101000000000000111111111111000010111100000000000
000001000000000000000010001011101001000111010000000000
000000001010000000000000001101100000000000000001000000
000000000001000000000000001101000000000010000000000000
000010000000010000000111010000001010000100000100000000
000000000100000000000011110000000000000000000000000000

.logic_tile 13 10
000010000000001000000011100111100000000000001000000000
000000001100001001000100000000001100000000000000010000
000000000000000101100011110001000001000000001000000000
000000000010000000100110010000001000000000000000000000
000010000001101000000110000001100000000000001000000000
000001000100110101000100000000101011000000000000000000
000000000001001000000111000001100001000000001000000000
000000000000001111000100000000101101000000000000000000
000000100000001000000000000001000000000000001000000000
000000000000101001000000000000101110000000000000000000
000010000111000000000011000111100001000000001000000000
000011100000000000000100000000001010000000000000000000
000010000000001101100000000101000001000000001000000000
000001001010000111000000000000001011000000000000000000
000000000000000111000110100111100000000000001000000000
000000000111000111000000000000101110000000000000000000

.logic_tile 14 10
000001000000000000000000000011100000000001000100000000
000010100000000000000000000111100000000000000000000000
001100000000000000000000000011100000000010000000000000
100000000000100000000000000000000000000000000000000000
110000001010000000000000000000011110000000000101000000
010010100000000000000000000111010000000100000000000000
000001100001000000000000000011100000000010000000000000
000010101001110000000000000000100000000000000000000000
000000000110101101100000010111100000000000000100000000
000000000001010001000011010000001110000000010000000000
000010000000001000000110110111000000000000000100000000
000001000010100001000010000000001100000000010000000000
000000000000000011100000000000000001000000000100000000
000000000000000000000000000111001110000000100000000000
010000001011001101000000010000001100000010000000000000
100010101100000101000010100000000000000000000000000000

.logic_tile 15 10
000001000000101000000110010000001001001100111000000000
000010000001011001000110100000001100110011000000010001
000000001110000101100000000000001001001100111000000000
000010101010000000000000000000001000110011000000000000
000000000000001000000000000000001000001100111000000000
000000000001000101000000000000001000110011000000000000
000000000000011000000000000111001000001100111000000000
000000001010000101000000000000000000110011000001000000
000001001010100000010000000101101000001100111000000000
000010100001010000000000000000000000110011000000000000
000110101010100000000000000000001000001100111000000000
000001000001001001000000000000001001110011000000000000
001100000000000111100000000000001000001100111000000000
000100000000000000000000000000001001110011000000000000
001010101000010000000000000000001000001100111000000000
000001000000000000000000000000001010110011000000000000

.logic_tile 16 10
000000001100100000000000000111000000000000001000000000
000000000000010111000010010000000000000000000000001000
101000000001010000000000000000000000000000001000000000
100000100101010000000000000000001011000000000000000000
010000000000000000000000000000001000001100111110000000
010000100110000011000010010000001100110011000001000000
000010000000010000000000000000001001001100111100000000
000000000000000000010000000000001100110011000010000001
000000000110111000000000000000001001001100111100000000
000000000100101011000000000000001111110011000000000100
000000001010000001000000000111001000001100111110000000
000000000000000000100000000000100000110011000000000000
000001000000000000000011100000001000001100111100000000
000010001100000001000100000000001000110011000010100000
110001000000000000000010000000001000001100111101000000
100000000000100000000000000000001010110011000001000000

.logic_tile 17 10
000001001010000000000010101101100000000010110100100100
000010100100000001000100001101101000000001010000000000
001000000000001001000011010011100001000000000000000100
100000000000001111100011010000001001000000010011100111
010000000001011001100111101000001010000000000100100001
110000000000001111000010011001011110000000100000000000
000010001001010000000111001011000001000010100010000000
000010100000001101000011101111001101000001000000000000
000000000001000011000110100001101010000001000100000010
000000000000001111000010000111010000000000000000000000
000000001111010000000010000011001010000110100000100000
000100100001100001000000000011001001001111110000000000
000000000000000111000000001101101010010100000000000000
000000000100000000000000000001001101010000000000000100
000000001010000001000000010011011110000110000000100000
000000100000000000100010101011000000000001000000000000

.logic_tile 18 10
000000001100100101100011100000000000000000100111000000
000000001111000000000111000000001101000000000000000000
101100001010010101100000000001000000000000000100000000
100001001110001111100010110000100000000001000001000000
110000001110001101100110101111101010000010000000000001
110000001100001011000110110001001100000110000000000000
000000000000000000000000001111001010100000000000000000
000000000000000000000011101101011000110000100000000000
000100001000001000000000010000001010000100000110000100
000100000001001111000011010000010000000000000000000000
000000100001000000000000000011100000000000000100000010
000001100100100001000000000000000000000001000000000000
000000000010000111000010000001101000101001000000000000
000001000000100000000000000101011110010000000000000000
000010000000001000000000000000011000000100000100000010
000001100000101011000000000000010000000000000001000101

.ramt_tile 19 10
000000000000000000000111000000000000000000
000000010001000000000111101001000000000000
001000000000000000000111010111100000000000
100000011000001111000111001011100000001000
110010100000000111000000001000000000000000
010001001000000000000000001101000000000000
000000000111000000000010001011000000000000
000000101100000000000100001001000000010001
000000001110011000000010011000000000000000
000000000000011011000011101001000000000000
000010000000000001000000001011100000010000
000001001000000000000010010011100000000000
000101100000100001000000010000000000000000
000010001000010000100011000111000000000000
010010000001000000000111000101000000001000
010000000000000000000100001001001111000000

.logic_tile 20 10
000000000110001000000010110011111010001011100000000000
000000000110000011000011111111111000010111100000000001
001000000000000000000111110011111010000000000000000000
100000001000100000000011000111011001100000000000000000
010000000000000000000000001001011011000000010000000000
010010100100000000000010000011101011000000000000000000
000000000000001000000110010000000000000000100100000000
000000000001010001000011110000001111000000000001000000
000000000000000011100110010011001100010110110010000000
000000000001000000000111000001011111100010110000000000
000000000000001111110110001001111110000000100000000000
000000000000000101000100000111101011000000110000000000
000010101100001000000111011011101001000000000000000000
000001000000000001000111101101011100010000000000000000
001000100000000101100000000011000001000000000000000000
000001001000000111100000000000101001000000010000000000

.logic_tile 21 10
000010000000000000000110001011011111000000010000000001
000000000000000000000111011101101000000000000000000000
000000000000001001100111101001111101000110000000000000
000000000000000001000111100001101100000100000000000000
000000000100000000000010000111011100111000100000000000
000000000000000000000000001101111100110110100000000000
000000000111001011000110111011011110100000010000000000
000000000000000001000011100101111101010000000000000000
000100000010101001100110000001111010000001010000000111
000000000000010101100110001001111111000001000001000000
000000101010100001100110010001111010001000000000000000
000011000011010001100110011001010000000000000000000000
000010000100101000000010011000001111000010000000000000
000010100100000101000010100111001010000110000000000000
000000000010001101100010000011111001000010000000000000
000010000000011001000000000011111000000001010000000000

.logic_tile 22 10
000000000000000000000111001101011001011110100000000000
000000000000000000000110100001011001101111010000000000
101000100000001000000111101101101000101001010000000000
100000000000100101000110100101111101101001000000000010
110000001010000000000010110101011001000000000000000000
110000000000000101000011010000011000100000000000000000
000000100001000001000010000011011111000010100000000000
000001100000000101100100000000011100000000010000000000
000001001000001001010110000000001000000010000100000101
000010100000000001000100000000010000000000000000000000
000000100000000001100000000101011000001000000000000000
000000100000100000000000001101100000000000000000000100
000000000000000000000011100011011100000110000000000000
000000000000000001000000000011000000000100000000000010
010000100000000000010010000000001100000010000000000000
110011000110000000000000000111000000000000000000000000

.logic_tile 23 10
000000001111010000000000011011011000000010000000000000
000000000100100000000011111011011111000000000000000001
101000001001001000000010001000011011000000000000000000
100000000000000101000100001101001110000010000000000000
110000000000000111100000001000000000000000000101000000
000010001100000000100000000111000000000010000000000000
000010101110000001100000000000001100000100000101000000
000010100000000000000010100000000000000000000000000000
000000000000001001100110100000000001000000100100000000
000000000000000111110000000000001101000000000000000000
000001100001000111100000000001100000000000000100000000
000011000000100000100011100000000000000001000000000000
000000000000000000000110100111001100001111110000000000
000000000000000001000000000101011001000110100001000000
000000000000010111000000000000000001000000100100000000
000000000000100011000000000000001100000000000010000000

.logic_tile 24 10
000100000000000000000000000000000000000000000000000000
000000001010000000000010000000000000000000000000000000
101000000000010000000000000000000000000000000110000000
100000000000100000000000000011000000000010000010000000
010000000000000000000000000011000000000000000100000010
010000000110000000000000000000000000000001000010000000
000000000000000000000000000000000000000000000100000000
000000001100000000000000000011000000000010000000000000
000000000000000111100000000011000000000000000100000010
000000000000000000100000000000000000000001000000000100
000100100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000100100000000
000000000000100000000000000000001100000000000000000100

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000100000
000000000101000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000100
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000100
000000000000000000000000000000000000110000110000101000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001100
000000001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001100
000000000010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001100
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000100

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000001010000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000010000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000100100000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000101000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000001100100000101000000000011000000000000001000000000
000001000000000000100000000000000000000000000000001000
000000000001010000000000010000000000000000001000000000
000000000000000000000010110000001000000000000000000000
000000000100000000000000000000001000001100111001000000
000000000000100000000000000000001111110011000000000000
000010101100000000000000001000001000001100110000000000
000000000000000000000000000111000000110011000010000000
000000000111000111000000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000000000001010000000000000111101110000000000000000100
000000000000100000000000000011011000000000010000000010
000000000000000000000111101111000000000001000000000100
000000000000000000000110011001100000000000000000000000
000000000001011111100000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000

.logic_tile 2 11
000000000100100111000000010000000000000000100100100001
000000000000000000100011010000001101000000000000000000
101011000000000101100000000011000001000000000000000110
100010000000000000100000000000001111000000010000000000
010000000000000000000000000000011110000100000100000000
010000000010000000000000000000000000000000000000000000
000000100000011011000111001011111111111101010000000010
000000001110000001100100000101001000010000100000000000
000000000000000000000000001111001111111000110000000000
000010000100000101000011110011011011100100010000000000
000000000000000000000010000000011110000100000100000010
000010100000000001000100000000010000000000000000000000
000000100000001000000000010000011100000100000100000100
000000000010001111000011100000010000000000000000000000
010010000110000001100011110000000000000000100100000011
110001100000000101000110100000001000000000000000000000

.logic_tile 3 11
000000000000000000010000000000001111000110100010000101
000000000000000000000010010000011011000000000001000001
101010001000010000000011110011000000000000000101000000
100001001110000000000010000000100000000001000000000000
010000001100000000000111000011000000000000000100000010
010000000000000000000100000000000000000001000000000001
000000001010110001000110000000001010000100000100000010
000000000000010000000000000000010000000000000000000001
000010100000001111100000011001100000000011100000000000
000000000000000011100010101001101110000001000000000000
000000000001010101100000000000011110000100000100000010
000000000000000000000010100000000000000000000000000001
000100100001010101100000000000011100000100000100000000
000001000000000000000011110000000000000000000000000000
010000100000000001000000001011011100001011000000100101
110000000000001111100000000111010000001111000001100010

.logic_tile 4 11
000000000100000000000011100001100000000000000100000000
000000000000001111000000000000100000000001000001000100
101001000000101000000011100000011010000100000100000000
100000000001001111000000000000000000000000000010000000
010000000001010000000111100001011110101000010001000000
110010100000100000000100000111101111010100000010000000
000110100001000001100000000000011101000010000000000010
000001001011100001000000000000011010000000000010000001
000010000110010000000111000001001100101000010000000000
000000000001001111000110000111111101010100000001000100
000001000000000111100000000111001101101000010000000000
000010100000001101000010001001001100100000010000000000
000000101010100111000111100000000001000000100110000001
000001000001000000000011000000001100000000000001000000
010100000000001000000000000001001110101000000000000000
010100000010000111000000001001001111111000000010000001

.logic_tile 5 11
000001000000000111000011100000011101000010100100000000
000010000000000000100010100101011100010000100001000000
101000000000000101100011100001001110100000000000000000
100000000000011111000110110111111010110000010000000001
010100000001000111000011011000011111000010100000000000
110010100001100111100011110101011000000010000000000000
000000100000000111100000000011001110100000000000000000
000001000000000000100000001001101101111000000001000000
000100100001101011000111010001111000010110000110000000
000100100000101011000011100000101010100000000000000000
000000000000001000000110000011000000000010010100000000
000000000100000111000000001111001000000001010001000000
000001000000110101100010010001001011000110000100000010
000010100000010001100110000000011001101000000000000100
000010100000000000000000011001100000000010000000000000
000000000000000001000011100111001100000011000000000000

.ramb_tile 6 11
000000000000001000000000000000000000000000
000000010000000011000011100011000000000000
001001100001011000000111000000000000000000
100010001010100011000000000101000000000000
010000000000000011100010000000000000000000
010000000000000001100110010101000000000000
000010000001000111000000001000000000000000
000000000100100000000000001001000000000000
000000000000100000000010001111100000101000
000000100001001011000000000001100000000000
000000100001000000000111000000000000000000
000001001010100000000000001111001101000000
000000001010100000000000000000000000000000
000000000000010000000011100001001011000000
010000100110010000000000010000000001000000
110011101111010000000011001101001101000000

.logic_tile 7 11
000000000100000000000111100000000000000000000100000010
000000000000010000000111110011000000000010000000000100
101000000110100000000000000000000000000000100100000000
100000000000010111000000000000001001000000000000000001
010000001000000000000010010000000001000000100100000001
110100100000010000000011000000001111000000000000000110
000000000000010000000000000000011100000100000101100001
000000000000000000000000000000010000000000000000000000
000100000001101000000000000000001010000100000100000001
000000000110010011000000000000010000000000000000000001
000010101000000000000010010000001110000100000110000000
000011001010100000000011100000000000000000000000000001
000001000000100001000000000000011100000100000100000010
000011100000000000000000000000010000000000000001000000
010000001100000000000111100000001000000100000101000000
010000100000000000000100000000010000000000000000000100

.logic_tile 8 11
000001000010110000000000000101000000000000000101000010
000000001101110000000000000000100000000001000000000000
101001000001001001100110101000000000000000000110000010
100010000000101111000100001001000000000010000000000000
010001000000000000000111001011100001000000010000000000
110000001100000000000010011101001101000000000001000000
000000000000000011000010000000000001000000100100000000
000000001100011011100000000000001101000000000000100001
000001001010001011100000000000001111010110100010100100
000000100000000111100000000011011111010100100000000000
000000000000000111100111010000000001000000100110000000
000001000000000001100011100000001010000000000010000000
000000000000100000000000011111111001010000100000000000
000000000001000000000010000011101010101000000000000100
010000000000000000000010000000000000000000100100000101
010001000100000000000010000000001100000000000000000010

.logic_tile 9 11
000000000000001001100111100001011000001100110000000000
000000000000101111000000000000000000110011000000000000
001000000000001011100010110111011110010110100100000100
100000000000101101100011010000111110100000000001000000
010000000000111111000110000101100001000000000100000000
110000000000100101100000000000101111000000010001000000
000000000110000000000110100111100001000011100000000000
000000001010000000000111111001101100000011110000000000
000010100000000011100000000011000000000010000000000000
000001100000010000100000000101001000000011000000000000
000010101001010111100000000001111110000000000100000000
000001001010000000100000000000010000001000000001000000
000011100000011001000010000000011111000110000000000000
000010100000100001000000000101011011000010000000000000
110100000001010000000111101111011000101000010010000000
100001001110000000000110011001011010000000010000000000

.logic_tile 10 11
000110000000100111100000011001000000000000010000000000
000100000000010001000011011011001001000010110001000000
101000000000000111000111010001101011000110100010000000
100000000000000000000110111101101010001111110000000000
110000000010000111000000000101111101101011110100000100
000001000110000000100011001011111010100011110000000000
000001000011001111010000000011001101111110100100000101
000000100001100111000010010011101000111001010000000000
000011100010000001000011110001111110101111000100000000
000001000000011111000111001011001000111111000000100000
000000000000000001000010001111001110010111100000000000
000000000010000000000110011001101111000111010000000000
000000001000101001000010001011101100111110100100000010
000000000000011111100011000101011101110110100000100000
110010000000001111000010001111101100110110110100000010
110010100010000111000100000001111110110110100010000000

.logic_tile 11 11
000100000000000001000111100001001000001100111000000000
000010100000000000100111110000001010110011000000010000
000001000001011000000000000001101000001100111000000000
000000000100100011000011100000101101110011000000000000
000000001100100001000010000101101000001100111000000000
000010000001011111100100000000101101110011000000000001
000010100000010000000000000011001000001100111000000000
000000000000000000000010000000001010110011000000000000
000000001001011001000111010001001000001100111010000000
000000100000000111100111000000101001110011000000000000
000000100000000000000010000001101001001100111000000100
000001000000000000000100000000001101110011000000000000
000000000000100000000111100011001000001100111000000100
000000000100010000000110010000001111110011000000000000
000100000000000000000000000101001000001100111000000000
000000000000000000000000000000101111110011000000000000

.logic_tile 12 11
000000100000000101000111110001011011010000100000000000
000001001000001011000110000111011010100000000000000100
101010100000001011000000010111111010100000000000000000
100001000000100111000011010011111010110000100010000000
110000000111100101100111100011101000000001000000000000
000010100101010001000000000101011101000001010000000000
000000101011111001100110001000001110010000000000000001
000000000000011011000010011111011111000000000000000000
000100000010000101000000001011100001000000010010000000
000100000100000000000010010001101101000010110000000011
000010000000000101000010011101011001000010000000000000
000000000000100000000110000001111010000001010000000000
000000001100000001000111110000001110000100000100000000
000000000001000111010011100001001001000110100000000000
000000000001000111000111010111100000000000000100000000
000000100110000000000011110000000000000001000000000000

.logic_tile 13 11
000000001101000011000110000001000001000000001000000000
000001000000000000000100000000001010000000000000010000
000010000010000000000000000111000001000000001000000000
000001000001000000000000000000101101000000000000000000
000011000000000101100000000011000000000000001000000000
000000001011010000100000000000001101000000000000000000
000000001000000111000000000011100001000000001000000000
000000000000000000000000000000101110000000000000000000
000101001100100011000011110011100001000000001000000000
000010000000010000100110100000001111000000000000000000
000000000000000011000010010111100000000000001000000000
000000000000000000100010100000001001000000000000000000
000000001101110101000110100111100000000000001000000000
000000000001010000000000000000101010000000000000000000
000000000000101001000010110111000000000000001000000000
000000000001010011100011010000001101000000000000000000

.logic_tile 14 11
000010000010100000000000000000000000000000000100000000
000001100000010000000011111011001100000000100000000000
001000001010000000000000000000011100000010000001000000
100000000000000000000000000000000000000000000000000000
010100001010001000000000000101000000000010000000000000
010000000110000001000000000000000000000000000000000000
000000000000000000000110000101100000000010000000000000
000000100111010000000000000000100000000000000000000000
000001100110100001000000010111000000000001000100000000
000011101101001101100010100011000000000000000000000000
000000100000001000000000000000000001000010000001000000
000001000010000001000000000000001110000000000000000000
000000000101101101100000000011000000000010000000000000
000000001111110101000000000000000000000000000000000000
010001000000001000000000000011001110000000000100000000
100000100000101011000000000000000000001000000000000000

.logic_tile 15 11
000000000000100000000000000000001001001100111000000000
000000000001010000000000000000001000110011000000010000
000000100001011000000000000101101000001100111000000000
000000000001110101000000000000100000110011000000000000
000001001100001000000000000101001000001100111000000000
000010100001000101000000000000000000110011000000000000
000000000000000000000110100111001000001100111000000000
000000000000000000000000000000000000110011000000000100
000100001110000000000000000000001001001100111000000000
000010000000000000000000000000001111110011000010000000
000000000000000000000011100000001001001100111000000000
000000001101010000000000000000001111110011000000000000
000000001000010011100000000000001001001100111000000000
000110000000100000100000000000001110110011000000000100
000000101110010011100111011000001000001100110000000000
000000000000100000100110011011000000110011000000000000

.logic_tile 16 11
000010001010100000000000000000001000001100111101000010
000000000000010000000000000000001100110011000000010000
101001000100000000000000000000001000001100111100000000
100000100000000000000000000000001101110011000000100000
110111101000011111000000000101001000001100111101000010
110010100000111111000000000000000000110011000000000000
000000100000001000000000000000001001001100111110000000
000000000010101101000000000000001010110011000000000000
000100000000100000000011010111101000001100111100000000
000000000001001111000111100000100000110011000000000101
000001000001000000000010000011001000001100111100000001
000000000001010000010100000000100000110011000000000000
000001000110000000000010000000001000001100111100000100
000000100000010000000000000000001010110011000010000000
110001100000010000000000010000001001001100111100000011
100011000000000000000011100000001101110011000000000000

.logic_tile 17 11
000011100000100000000000000000000000000000100100000000
000001000000010000000011100000001110000000000000100000
101000000000100001100111100101101010100000010001000000
100010001000010000100100000101111100010100000000000000
110010100110100000000010110000000000000000100100000000
000000000001010001000111100000001101000000000000000000
000000000100000101000111100000011101000100000000000000
000000000000001001100100001101011010010100100000000000
000000001001000011000000000001101011100000000000000000
000000000001100000100011111001101110110100000000000000
000010000000000011000000010000000001000000100100000000
000100000000000000100010000000001111000000000010000000
000011000000010011100000000001100000000000000100000000
000000001100000000100000000000000000000001000000000000
000001000000000011000000000101111011100001010000100000
000010000010000000000011100101011100010000000000000000

.logic_tile 18 11
000000000001100000000000010101111110101000010000000100
000000001000010000000010101001101110000000010000000000
101010000000001000000000000001100000000000000100000000
100100000110001111000011110000100000000001000000000100
110000000000100011000111000000001100000100000100000000
010000000000000000000010110000000000000000000000000000
000001000000100000000110101101100000000000010010000000
000010000011000000000111100111101011000001110000000000
000010000000000001000000011101101110010111100010000000
000011101111000000100011110001101010001011100000000000
000000000000000000000000010101000000000000000100000000
000000001010100000000010110000100000000001000000000100
000000000110000011000011000000000001000000100100000000
000000001110101001100000000000001110000000000000000000
000001000000001111000000001011101110001101000000100000
000000000000000011000000000111110000001000000000000000

.ramb_tile 19 11
000100000000000000000000001000000000000000
000000011100010000000011100101000000000000
001011100000000000000111101000000000000000
100001000000000000000000001101000000000000
010000000000000000000000000000000000000000
010000001110000000000000001011000000000000
000000100000011011100011111000000000000000
000001001000001011000111011001000000000000
000011100110000111100010011011000000000001
000010000000001011100011111101000000000000
000000100000010000000011000000000001000000
000001000000000111000000000111001101000000
000010000000101000000000001000000000000000
000001000001000011000000000111001100000000
110000000000000111100000000000000001000000
010000000000000000100000001011001010000000

.logic_tile 20 11
001001000000100111000010100000011000000000100000000000
000010001100011111000110100000011011000000000000000000
101000000000000101000111000101101000000011000000000000
100000000010000000000000001011011010000010000000000000
110000001100010101000110010001000000000000000000000000
010000000000101001000110011101000000000010000000000000
000000000001010001100000010001011110111001010000000000
000000001110100000100010010011011111110111110000000100
000001000000001001000011011001101010000011000000000000
000010000000000001000011110101001010000001000000000000
000001100010000000000000000000011100010100000000000100
000011100110100000000010100111011011000100000000000000
000000001010100001100000001000000000000000000100000000
000000000001000101000011000111000000000010000010000000
110000100000010111100010000011001111101001010000000000
000001000110000000100100001001001011010010100000000100

.logic_tile 21 11
000000000001010000000000010101111000010010100000000000
000000000000001101000010010111001010000000000000000000
000000000001011101000110000101100000000010000000000000
000000001010000011000100001011001010000001010000000000
000001001110011011100111110101011100000110000000000000
000010000000101001000110011101010000001000000000000000
000100000000000001100111000111101100101001000000000000
000100000000000001100100000101001011111111000000000000
000000000000001000000111101001101010000000100001000000
000000000000001001000000000001111000010000100000000000
000001000000000000000010001111011011000110000000000000
000010101010000000000000000001011111000100000000000000
000000001011000001000111000101011110101001000000000000
000000000000100111100000001111001001111111000000000000
000000100000001001100000010001011010110100010000000000
000000000010001001100010010101111110110110100000000100

.logic_tile 22 11
000000100000100000000010100000001100000100000000000000
000001000001010101000011101001010000000000000000000000
101001001010001101000000000000011010000000000000000000
100000100000000001000010111011000000000010000000000000
110110100010010111100000000111011000010110000000000000
110000000000100001100000000000101000000000000000000000
000000000001010001000000000111111000111100000000000010
000000000000101101100011100011111010110100000000000000
000000100000000001100110000011011010000000000000000000
000010100000000000000100000000110000000001000000000000
000010100000001000000000000001101111100000110000000100
000001000000000111000000001001001010110000110000000000
000010100001100001100010011000000000000000000100000000
000010000110010000100011010011000000000010001001000000
110001000000000111100110000000001010000000000000000000
110000100001010000100100001011000000000010000000000000

.logic_tile 23 11
000000000000000000000000000101100000000000000010000000
000000000001001001000011110001100000000001000010100000
101000000001000000000000000000000000000000000100000000
100000000000000000000000001011000000000010000000000000
110000100000000101000110000000000000000000000100000000
000001000000000000000000001111000000000010000000000000
000000000000000000000000010000011110000100000100000000
000000000000000000000010000000010000000000000000000000
000000000000100001100011100000000001000000100100100000
000000000000001001000100000000001100000000000000000000
000000000000000111100011000011001010001000000000100000
000000000001010111100100000011010000001110000000000000
000000000101010000000010000011111100001000000000000000
000000000000100000000100000101010000000000000010000000
000000000000000000000111100000001000000100000100000000
000000000000000000000000000000010000000000000010000000

.logic_tile 24 11
000000000000000000000000000000000001000000100100000001
000000000000000000000000000000001111000000000000000000
101000000000000111000000000000011010000100000100000000
100000000000000000100000000000000000000000000000000000
110000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000001000010000000000000000000000000000000
000000001000000000000100000000000000000000000000000000
000000000000000000000000000000000001000000100110000000
000010000000000000000000000000001011000000000000000000
000000000000100000010000001000000000000000000100000000
000000000111010000000000000001000000000010000000000001
000000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000010000000000000000000000000000000
000001000100000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000010000000000000011000111001100110000110010001000
000000010000000000000100000000000000110000110000000000
000000010000000011100110100111111010110000110000001000
000000000000000000100100000000110000110000110000000100
000000010000000000000111110101101010110000110010001000
000000001110000000000111100000110000110000110000000000
000000010000000011000111110101001110110000110000001000
000000010000000000100111110000110000110000110000000100
000000000001000111100111010011001000110000110000001100
000000000000100000100111100000110000110000110000000000
000000000000001000000000010011111100110000110000001000
000000000000001111000011000000100000110000110000000100
000000000100001000000011000001111000110000110000001000
000000000000000111000100000000100000110000110000000100
000000000000000000000111100011011010110000110000001000
000000000000000000000000000000100000110000110000100000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000001010100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000011000000000011000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000001010001100000000111101010001001000100000000
100000000100100000000000001011000000001011000000000000
010001000000000001100110010001001100011111110000000000
010000000000000000000010011101001100101011110000000000
000000000000010101000000011101100001000010000000000000
000000000000000000000011100001001101000000000000100001
000010000000001001000110010101100000000001000000000000
000000000000001011000010101011100000000000000010000100
000000000000000000000110001101001110000010000000000000
000000000000000000000000000111001000000000000000000001
000001000001010001000000000101001110000000000000000000
000000000000000101100000000000100000001000000000100000
110000000001010001000000001111001010000000100000000000
100000001010101001100000000111001000000000000000000101

.logic_tile 2 12
000000100001010000000000000000000000000000100100000000
000001000000010000000000000000001111000000000011000000
101010000000000000000000000011000000000000000100000000
100001000000000000000000000000000000000001000000000000
110000000000000000000000000000000001000000100100000000
010000001010000000000000000000001011000000000010000000
000100000001010000000011100000001110000100000100000010
000000001010000000000000000000000000000000000010000000
000000001000000000000010111000000000000000000100000000
000000000000000101000011100011000000000010000000100000
000000001110010101000000001000000000000000000100000000
000000000110100101000000000011000000000010000000000000
000000001100000001000010000000001100000100000100000000
000000000000010000100100000000010000000000000000000100
110100000001010111100000001000000000000000000100000100
110000001010100000100010101111000000000010000000000000

.logic_tile 3 12
000100000000001011100000010001100000000000000100000000
000000000100010001000010000000000000000001000000000000
101000000001110001100000011000000000000000000100000100
100000000000011001100011001011000000000010000000000010
110000000001110000000000010101011100000110000000000000
010000000000110000000011010000101000000001010000000000
000001000001000011100110000000000000000000000100000000
000011000110100101000110000011000000000010000001000010
000000001000000101000011101101101101101000010000000001
000010000000000000000110110001111101010000100000000000
000000000010000011100010100000000000000000000100000000
000000000000010000100011101111000000000010000000000010
000101001110000000000000001001011010001001000000000000
000000001010000000000010101001001001000010100010000000
010000000000100000000000000101100000000000000100000000
110000001111000000000000000000100000000001000000100000

.logic_tile 4 12
000000001110000000000000010000000001000000100100000000
000001000000001101000011100000001101000000000001000001
101000000000100000000000000000011000000100000100000000
100000000110000000000010110000010000000000000000000100
010000000010100000000000000000000000000000000100000000
010000000000010000000000000001000000000010000000000001
000000000000000111000000000111000000000000000100000000
000000000000000000100011110000000000000001000000000000
000010100101100000000000000111100000000000000100000000
000000000000100000000010100000100000000001000000000001
000000000000000000000000000111100000000000000100000100
000000000000000000000011100000100000000001000000000000
000000001110000101000010100000011010000000100000000000
000000000110000000000000000000011111000000000010000001
010011101000000000000010100011000000000000000100000000
110011100000000000000010100000100000000001000000000001

.logic_tile 5 12
000000000000000111000110100101101001101101010000000000
000000100000000000100000000101111101011000100001000000
101010101101011011000011101101011101100001010000000000
100000000000000111100100001111111001111010100000000000
110000000110010001100111001011001101101101010010000000
110000000001010000000100001111101101011000100000000000
000010000000100000000111010111000000000000000101000000
000001001010010000000111110000000000000001000000000000
000001000000100111100110000000001000000000000010000000
000000100111010000100000001101010000000100000000000000
000000000000010000000000000000000000000000100100100010
000000000000000000000011110000001111000000000010000000
000101000000100101000011101001111110000010000000000000
000000100000000000100111111101000000000011000000000000
110000000000001111000110011001111100100001010000000000
110000000100000011100011111111011000111010100000000000

.ramt_tile 6 12
000000010010000111000000001000000000000000
000000011111000000000010011111000000000000
001000010001000000000000001000000000000000
100000010000100000000000000011000000000000
010001000111010000000000000000000000000000
010000100000101111000000001111000000000000
000000100001000111100000001000000000000000
000000001111110000000000000111000000000000
000000000001010000000010000101000000000000
000000001100000000000100000111000000110000
000000000000000011010010000000000000000000
000000001100000111000010001111001101000000
000010100000000111000011111000000001000000
000000000100010000000011000011001101000000
010000000001001000000011001000000000000000
110000000000001011000000001011001000000000

.logic_tile 7 12
000111100000100111000000010101001010001011000100000000
000010000101010011000010010111100000000010000000000100
101000000001010011100000001001000000000010010110000000
100000000000100000100000000101001011000010100000100000
110000001010000001000111110001001110000010000110000000
010010100000001101000010010000001001100001010000000000
000001100110001000000000000000011101000110000100000000
000000000000000111000000001101001100010100000001000100
000100000000000111000000000101011111000010100100000000
000100001110000000000010010000101110100000010010000000
000100000000000101000000001101001000001010000110000000
000000000000000111000000000001010000000110000000000100
000000001100001111100010010000001110000110000100000000
000000000000000101100011111001011111010100000000000100
000010000000000111100000000101000000000010010100000100
000001000100010101100000000011101011000010100000000000

.logic_tile 8 12
000000000001010111000000001001000000000010100000000000
000000000010100000100010100011001111000010000000000000
101000000000001111100111000000001001010010100100000000
100000001110001101000111000011011010010000000010000001
110000000000000000000000000001101110001011000100000000
010000001100000000000011101001110000000001000001000000
000000000001010000000000010011001001000010000100000000
000000001110000111000010010000011011101001000001000000
000001100000001111000000010111000000000010010100000100
000011100000000011000011010111001001000010100000000000
000001100001001000000000010001101000001010000100000000
000011000000101011000010101101010000000110000001000000
000100000000001111100010010111100001000011010100000000
000100100000000101100010101001101001000001000010000000
000000000001110000000000010001011101000010100100000100
000100001010100000000010110000111000100000010000000000

.logic_tile 9 12
000010001010100000000011110001001111000010100000000000
000001000101000000000011100000101110000001000000000000
101000000001000000000000001101101010101000010000000000
100000000000001111000011010101001101000000100000000000
110000001010001011100011010101001000000110100000000000
110000000000001101100010101001011011001111110000000000
000010000000000101100011100000000000000000000110000000
000000000000000001000111001111000000000010000000000100
000000000000000000010110000000000001000000100100000101
000010101010000000000100000000001000000000000000000101
000000100001000111000000000000000001000000100100100000
000101000000100000100000000000001100000000000000000001
000001000000011000000010001101101000000110000000000000
000010000010100101000011001101110000000010000000000000
010000100001000011000000000001101011100000010001000000
000001001100100000100000001101101010010000010000000000

.logic_tile 10 12
000000000000001001000000001101111010101000000000000000
000000000001010111000000001101011000010000100000000000
001001000000000111100110000111000000000010000100000100
100010100000000000100111110000000000000000001000000000
110000001011010101100000000001101111000000000000000000
010001000000111001000011100101001010001001010000000000
000000100000001111100111110011111011000000000010000000
000001000000001111000111100101101100000110100000000000
000001000110000101100010011011011000000001000000000000
000010000000000001000111110101111111001001000000000000
000001000000011101100000011101111000000001000001000000
000000101110000011000010000111011100000010100000000000
000000001010001001100111001111101110101000010000000000
000101000000000101000011100111111100001000000000000000
010000000100000011100000000000011100010100000001000000
100000001010001001000011110001001011010000100000000100

.logic_tile 11 12
000010100010000011100011100101101000001100111000000000
000000000100000000000111110000101001110011000000010000
000000000000010111100000000011001000001100111000000000
000000000000001001000011110000001001110011000000000000
000000000000000000000000010011001001001100111000000010
000000100110001111000011100000001000110011000000000000
000010000000100000000000010001101001001100111000000100
000000000000000000000010110000101100110011000000000000
000000100110000111100000000101001001001100111000000000
000010000000001001100000000000101001110011000000000000
000000000100000111100000000011101000001100111000000000
000000000010001001000000000000001000110011000000000000
000000000000000000000000000101001001001100111000000000
000000000000000000000000000000001001110011000010000000
000000000000000000000000000001101001001100111000000100
000000101001000000000000000000101000110011000000000000

.logic_tile 12 12
000011000000000001000000000000001110000100000100000000
000010001010000111000000000000010000000000000001000000
101001001000000101100000010101111110000000000000000000
100000101110100000100010111011011110000110100000000000
110000000000001000000000000001101101000000100100000000
000000000110000011000000000000001110001001010000000010
000110101100010011000000000000000000000000000100000000
000000100001000000000010110101000000000010000001000000
000000000000000001100111100011111011000000100100000000
000000100000000101000000000000111110001001010010000000
001010000110100001010111110001111110000101000101000000
000000000000000000000011110001100000000110000000000000
000000000001011000000000001000011111010100000101000000
000010000000101001000010000111011101000110000000000000
000010001010000011100010011001001100000010000000100000
000100000000100000000011010011000000000011000000000000

.logic_tile 13 12
000000001000000111000000010000001000111100001010000000
000000000000000000100011100000000000111100000000010010
101001000000001000000000001000000000000000000100000000
100000000100001111000000000111000000000010000000000000
110010100000000000000111000101001100100000000000000000
000000000010011111000100001101011001110000010000000000
000000000001111011100010010000011000000100000100000000
000000000000010001100011110000000000000000000000000000
000001000000000111000110011000000000000000000100000000
000000001010100000100010001011000000000010000000000000
000000001100100001000000000101111101010111100000000000
000000000001011001110010000011101100000111010000000000
000100000000000000000000000001000001000010100000100000
000100100000000000000000001011001010000001000000000000
000010001001001000000000001001001011100001010000100000
000000000000000101000000001101111010100000000000000000

.logic_tile 14 12
000000000110000000000111001000000000000000000000000000
000011100000100000000000001101000000000010000000000000
101001000001010000000010100101000000000010000000000000
100010000000000000000110010000100000000000000000000000
110100001110110111100010101011000001000010100000000010
010100001110110000100100001001101010000010000000000000
000011000001011111000110000011101011010111100000000000
000010100000101101100100001001001101000111010010000000
000000001000000000000110110101100000000000000100000000
000000000000000000000011100000000000000001000001000000
000000100000001000000011000111000000000000000110000010
000001000000000111000000000000100000000001000000000000
000010101001000000000111000111100000000000000100000000
000000000000100000000000000000100000000001000001000000
000001000000100000000000000000000001000010000000000000
000010001011000000000010010000001001000000000000000000

.logic_tile 15 12
000001000000000011000011100001000001000001010000000010
000000100000000000000100000011001110000010010000000000
101001000000010001100000001111100000000001110000000000
100010100111110000000000000011001101000000100000000010
110000001110010000000011000001101111100001010000000000
000000000000100000000000001111001101010000000001000000
000000000001000000000000000111001111111000000000000000
000000000000100000000010001001011011010000000000000000
000000101000001000000110111000000000000000000110000000
000001000100000101000010111111000000000010000000000000
000000000000010111100010010000001100000100000100000000
000000000000000000100010000000010000000000000000000000
000000000000100111100011100011100000000000000100000000
000010000000010001000100000000100000000001000000000000
000010001101111111000010000101011111000000100000000000
000000000000110101000000000000101110101000010010000000

.logic_tile 16 12
000100001010001000000000000101001000001100111101000000
000010001001010111000000000000000000110011000000010000
101100000000000000000000000000001001001100111100000000
100001000000000000000000000000001010110011000000000100
010001000001011101100010000000001000001100111100000000
110010100101000101000000000000001110110011000000000100
000000001000001000000110100101001000001100111100000000
000010100000001111000000000000000000110011000000000001
000000000000000101000000000000001001001100111100000000
000001000000010000100000000000001011110011000000000100
000000101010000000000010100000001000001100111101000000
000001000000000000000100000000001100110011000000000000
000000000000000001000000000000001000001100111100000000
000000000110000000100000000000001000110011000000000100
110000001100100000000000000000001001001100111100000000
100000000001000000000000000000001101110011000000000100

.logic_tile 17 12
000010100000000001000000000001000000000000001000000000
000001000100000000100000000000000000000000000000001000
101000000000000000000000000101100000000000001000000000
100000000001000000000000000000100000000000000000000000
000000000100000000000000010101001000001100111110000000
000010000001000000000010000000100000110011000000000000
000000001110000001100011100000001000001100111100000000
000010000000000000000100000000001101110011000000000000
000000000000000000010110000000001001001100111100000000
000100001000000000000000000000001100110011000000000010
000010000000101000000110010101101000001100111100000000
000000001011010001000010000000000000110011000000000000
000001000000100000000000000000001001001100111100000000
000000100001000000000000000000001101110011000000000000
110000000100110000000000000000001001001100111100000000
100000000000010000000000000000001101110011000000000100

.logic_tile 18 12
000000100000010111000000000111011001000110000000000100
000000000000000001000000000000001100000001000000000000
101000000000100001000000010000000000000000100100000000
100100000100010000100010100000001111000000000010000000
110000001001010011100111001000000000000000000100000000
000000000100000000000100001011000000000010000000000000
000000000000001001100000000000001100000100000100000000
000000000000000011000000000000000000000000000001000000
000000000000100000000000001001011010110000010000000000
000000001111001111000000000101001011010000000000000000
000010000001001011100000000111000000000000000100000000
000001001000000001100010000000100000000001000000000000
000000001000000000000111101011111110101001000000000000
000010100000000001000010011001011010100000000000100000
001001000001000000000000000001000000000000000110000000
000010100000110000000011100000000000000001000000000000

.ramt_tile 19 12
000100010000000011100111000000000000000000
000000110000000000000000000011000000000000
001000010000000011000000000000000000000000
100000011100010000000000001001000000000000
010000001101010000000011101000000000000000
110000000000100000000011100101000000000000
000000000000000111100000001000000000000000
000000001001010000100000000001000000000000
000100001011010000000000000011100000000000
000000000010000111000000000111000000000001
000000000001111111000000000000000001000000
000000101001110011110000001101001110000000
000000000001010111000000001000000001000000
000000000010000000000010010111001111000000
110010100000010001000011000000000000000000
010000001110100011100000001111001000000000

.logic_tile 20 12
000010000000001001100010001101011110000010100000000000
000000000001000001100110100001111101000010010000000010
101000000001000001100000010011100000000010100000000000
100000000000000011000010010000001001000000010000000010
010010000000010111100010000111011101010100000000000010
110001000000110000000010000000011001001000000000000000
000000000110000111100000001111101100000010000000000000
000000000000000101000000000011000000001001000000000000
000000000000000000000111001011011110111101000000000000
000001000000000101000010010101111000111111010000000001
000000000010010101000110000000000001000010000100000000
000000000000001111000000000000001000000000000001000000
000000000000001000000110100001011010101001010000000000
000000001010010101000000001111001001010010100010000000
110000000000000111000000010101001101000010000000000000
100000000001010000100011000000001100001001000000000000

.logic_tile 21 12
000100000000001000000010111101011100000001000000000000
000010100000001001000011010001000000000011000000000000
001100100001001101000000000000011111010100100010000001
100101000111000101100000000000011010000000000011100001
110000000000000111000111100001111100000010000000000000
110000101110000001100010101001000000000110000000000000
000000000000001101000000001101000001000011000000000000
000000001010001011000000000011101000000001000000000000
000011001010011000000000000111001011101001010000000001
000010100000000001000000000001011010101001000000000000
000000000000000111000000000000000000000000000100000000
000000000001000000000000001111000000000010000001000000
000000000000001000000111000001111100010010100000000000
000000000010000101000010000000001010000000000000000000
110000000000000101100111000011011110010100000000000000
100000000000000000000000000000001001001000000000000001

.logic_tile 22 12
000000000000000001100000011111011010000110000000000000
000000000000000000000011110111000000001000000000000000
101000100001001000000000001001100000000010000000000000
100001001100001111000000000011001110000001010000000000
010000000000001000000000000000000001000000100100000000
010000001110000111000010100000001101000000000000000000
000000000000100000000010111111100000000010000000000000
000000000000011111000010111101001110000010100000000010
000100100000001000000011100011101111000010000000000000
000011100000001001000000000000101110001001000000000000
000001100000000101000110100000011110000010100000000000
000011000000000000100010000111001010000000100000000000
000000001010000000000000000011001111000010000000000000
000000001010001101000000000000101110001001000000000000
000010100000110101000000000011011010110000110000000000
000000000001110000100000001101011000110000100001000000

.logic_tile 23 12
000000100111000011000000000000000001000000000000000000
000001000000100000100010100111001111000000100001000000
101000000000110001000111101000000000001100110000000000
100000001011110000100100000001000000110011000000000000
110000000000000001100000010011101101000100000000000000
010000000000000000100010100000101011000000000000000100
000000000000000000000011100000000000000000100100000000
000000000001010000000100000000001011000000000011000100
000000101110000001000000000001000000000000000100000001
000000000000000000000011100000000000000001000000100000
000000000000000000000111100000000000000000000000000000
000000101000000000000000000000000000000000000000000000
000000000000000001000000001000011000010000100001000000
000010000000000000100000000111011001010100000000000000
000000000000000001000111100000001010001100110000000000
000010001000000000000100000000000000110011000000000000

.logic_tile 24 12
000000000100000000000010000001100000000000000100000000
000000000000000000000000000000000000000001000001000000
101000000011010001000000000000011100000100000101000000
100000000000000000100000000000000000000000000000000000
110000100000110000000010000001000000000000000100000000
000001000000100000000000000000100000000001000001000000
000000100000000000000000000111000000000000000100000000
000001000010000000000010000000000000000001000010000000
000000000000100000000000000000000000000000100100000000
000000000110000000000000000000001011000000000001000000
000000000000000000000000000000000001000000100110000000
000010101000000001010000000000001110000000000000000000
000000001100000001000000000000011010000100000110000000
000000000000000001000000000000010000000000000000000000
000011101100000000000000000000000000000000000100000000
000011000000000001000000000111000000000010000001000000

.dsp2_tile 25 12
000010000000010000000000000111011010110000110000001000
000001010000100000000000000000110000110000110000000100
001000000000001111100000000101111110110000110000001000
101000010000100111100011110000000000110000110000000100
110000000100001011100000000101011010110000110000001000
110000000000001111100000000000000000110000110001000000
000000000000000111000000010001101100110000110000001000
000000000000001111000011010000110000110000110001000100
000001000001010111000111000011111000110000110000001000
000010000000000000000111100000000000110000110000000100
000000000000001011100000000011111110110000110010001010
000001000000001101100011100000110000110000110000000000
000000000000000000000111110011001100110000110000001110
000000000000000000000111000000100000110000110000000000
000000000000000111000111000001111100110000110000001000
000010000000000000000000000000000000110000110011000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010010000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000100011000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000010000000000000000000000000000000110000110000000000

.logic_tile 1 13
000100000101000001100000000111111000010000000000000000
000000000000000000100000000101111111010110000000000000
101010100000010000000011100000000000000000000000000000
100001000000100000000100000000000000000000000000000000
110010000000000001100010000111011110100000000000000000
000000000010000000100100001111111011111000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000001001111000000100000000001
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000100000000000000010010111100000000000000100000000
000000000000000000000110110000100000000001000010000110
000010100000000000000000000000000000000000000000000000
000000000100000000000010000000000000000000000000000000

.logic_tile 2 13
000001000000000000000000011000000000000000000100000100
000000000000000000000010000001000000000010000000000000
101000000001001101000000010000000001000000100100100000
100000001110101001000011100000001110000000000000000000
010000000000000001100000000000011100000110100000100000
010001000000000000000000000000011100000000000000000000
000000000001010011000000001111100000000001000000000000
000000000010100101100000000001000000000000000010000100
000000100001000000000011101011011111101000000010000000
000000000100000111000000000011111110111001110000000000
000000000001000101100110100000000001000000100100000000
000010000000101001000000000000001100000000000000000000
000000100001000000000000000000011010000000000000000010
000000001000001111000000000101000000000100000000100000
010010100001001001110000000001111101101001110000000001
110001001111010101000011100111101000010100010000000000

.logic_tile 3 13
000100000001000000000000000111001100101001010000000000
000000100000100001000000000101101100100000000001000000
101010100000000111000000011111100001000001100110000000
100010100110000000100010011111001101000010100010000000
000100000000101011000000000000011010000100000100000010
000000000000000011000000000000010000000000000000100011
000010100000001000000000010111101110101000010010000000
000000001010001011000011011111101101010000100010000000
000000000000101101000011100011101110101000000000000001
000000000001001101000000000001011110111000000000000000
000010000000001111110110001011101110100000010000000000
000000000110001101100010000001001111110000100010000000
000000000000000101000000001111011010101000010000000000
000000000110000000000010101011101110101000000000000001
000010000000001011100111110001100001000011110010100110
000000000000000111000110000101101110000011100011000000

.logic_tile 4 13
000000000000001101000000000001011111101000010000000000
000000000000000111100010111001001000010000100000100000
101000100000111101100000010111011100101000010000000000
100000001101011101000010111101101000010100000011000000
110010100000001000000000000001001100110000010000100001
010000000000000101000010110011011001110000000000000000
000000001010000111100000000000000001000000100110000000
000000000010000000000010000000001000000000000011000000
000010100000000111100011111001001100100000010000000000
000000000000001111000011011001001001110000100000000010
000010100110011000000000000000000000000000100110000000
000010000000000111000000000000001010000000000001000000
000001001010010111000010000001001010111000000000000000
000000000000000000000100000001011110110000000000000010
010000000000000000000111100111101001101000000000000000
110000000000001111000100000001111011111000000001000100

.logic_tile 5 13
000010100000001000000000000011000000000000000111000000
000001001000010111000011100000100000000001000000000000
101000000000000000000000001111011110110000010010000100
100000001110000000000000001011011111110000000000000000
010001001100000000000010000111011010101000010000000010
010000000000001001000010000001111110101000000001000100
000100001010011101100000011000000001000000000000000000
000000000000101111000011111111001100000000100000000000
000000000000010111000010101101001010101000000000000000
000000000100100000100100000101011011100100000001000000
000010100001010111000011110000000001000000100100000000
000000000000001111000111000000001110000000000010000001
000000000000000101000011000101101110101000000000000000
000000000000000000100010110111011111111000000000100001
110000000110010000000010000111011100101000010000000000
010000100000001101000010001111011100010100000010000000

.ramb_tile 6 13
001000001010100000000000001000000000000000
000000010111000000000000000011000000000000
001000000000000000000111000000000000000000
100000001110000000000100001111000000000000
110001000000100000000010001000000000000000
110000000000010000000010001011000000000000
000000001000001000000000000000000000000000
000000000100000011000000000011000000000000
000000000000100011100000001111100000000000
000000000001000000000000001111000000000001
000010000000000000000000011000000001000000
000001001010000011000011001001001111000000
000000000010100011100010000000000000000000
000000000001000000100111000111001011000000
110010000000001011100111000000000001000000
110000100000000111100010001101001010000000

.logic_tile 7 13
000111100000100000000000001111100000000010100000000000
000011100001010000000000001111101100000001000000000000
101000001000000000000111100000001110000100000100000000
100000000100000000000000000000000000000000000000000100
110000000000000011000110000000000000000000100100000000
000010001111010000000010100000001010000000000000000000
000010100010000011100111100000000001000000100100000000
000000001010000000100000000000001110000000000000000000
000000001010001011000010001011111001101000000010000000
000000000000001101000000000011111101011000000000000000
000010000110000000000111110011111010111000000000000000
000000000010101111000111000111111101010000000000000000
000000000000101001000111111001101010101000000001000000
000000000100011011100110001011111111100000010000000000
000001000000010000000110000101011010101000000000000000
000000100000100111000011111111101100011000000000000000

.logic_tile 8 13
000000000010010111000010100101101110010000110000000000
000000000000100001000010111111011000000000110000000000
101010000100001101100010101011111000101000000000000000
100000001010001111000010100011111000010000100010000000
110110100001100011000011110000000000000000100100000000
000100000000100000100111100000001001000000000000000010
000000000010001111000011001011001010000000000000000000
000000001100000011000010000001011101001001010000000100
000000001110000000000010001000011011000110100000000000
000000001100001111000011110001011010000000000000000000
000000000000000111000000000101011111010111100000000000
000000000001010000000010011101011011000111010000000000
000010100000000000000111101011101001101000000001000000
000001000000000000000010001011011011100000010000000000
000100000001000000000010001011011101100001010001000000
000000000011100000000111011111111001100000000000000000

.logic_tile 9 13
000000001110001000000111001000011100010100100100000000
000000000000010101000100001001011011000100000010000000
101000001010001101000011100111101010010100100100000000
100000000000001001100010110000111010000000010001000000
110000000000000001000010110101100001000001000110000000
000000100000001011000110011101101000000011010000000000
000010000000001111000111010011101010000101000100000000
000000000000001011000111010111110000000110000000000010
000001000000000000000000010001100000000001100101000000
000010100001010000000011001011001011000010100000000000
000001000110101000000010001001011011111111110101000001
000000001011000111000011111111001010110110100001000001
000010101010001000000000001000001010000000100101000000
000000001100001111000000001101011011000110100000000000
000001000000010000000110110011101011010100000010000000
000000100000000000000010111001001001000100000000000000

.logic_tile 10 13
000000000110001000000000001000000000000000000100000000
000000000011001111000000001001000000000010000010000000
001011100000000000000000010000011010000100000110000000
100010100010000000000011100000010000000000001000000000
110000000000000000000011000011000000000000000110000100
010000000000000011000000000000000000000001000000000110
000010001000000111000011000111000000000000000110000000
000000000000000000100000000000000000000001000010000000
000000000010000111000000011000000000000000000100000000
000000000000000001100011010011000000000010000000100100
000001000001000000000000000001000000000000000101000000
000010000000100111000000000000000000000001001000000100
000000000010000011100000000111011110000000000000100000
000001001101010101000010001101001100001001010000000000
110110000000010000000000000011011010010100000000000000
100101100000000001000000000101001111001000000000000000

.logic_tile 11 13
000010000001010000000010000111101000001100111000000000
000000001010000000000100000000001100110011000000010000
101000001000000000000000000111001001001100111000000000
100000000000000000000000000000101110110011000000000000
010000000000000000000111000011101001001100111000000000
110000001010000000000011110000001101110011000000000000
000000001001000000010000010011001001001100111000000000
000000000000000000000011110000101110110011000001000000
000000101000100000000111110011001001001100111000000000
000001001010011011000111000000101110110011000000000100
000100000000011011100000000011101000001100111000000000
000100000010001011100011100000001011110011000000000000
000010101000000000000010001101101000001100110000000100
000001000110100000000000000011100000110011000000000000
110101000000001011100000000000000000000000000100000000
100010000000001011100000001001000000000010000000100000

.logic_tile 12 13
000000001110001101100111100011001010000001000000000000
000000000001000101000000000001111101000001010000000000
001010000001011101100010001011001100000000000000000000
100000100000000011000110011101011000001001010000000000
110000000001011101000110001001111100000001000000000000
110110100000000011100011111001001101000010100000000000
000000001001001111000111100111111100110000010000000000
000000001010101111100111000111101111100000000000000000
000000000000000000000010000101111001000110000100000001
000000000000001001000110000000011110101001000000000000
000110000001011111100010000101111011000100000000000001
000101101010000111100000000000101101101000010000000000
000000100001010000000010000111101000000100000000000000
000000100000101001000011111011011011001100000000000000
000000000111101011000111001001101010000110100000000000
000000000000111001000111011111001010001111110010000000

.logic_tile 13 13
000100000000011000000000011111101111100000000000000000
000000101110100101000010100001101011111000000000000000
101000000000001111000010010111101010000001000100000000
100000000000000111100111101111110000001011000000000000
110100000001010101100110100011111100000000100100000000
000000001110100000000100000000011100101000010010000000
000010001000100001000110001001000000000001100100000000
000000000000010000100000001001101111000010100000000000
000001000001001000000110000001101100001000000010000010
000000101010100111000010101011010000001101000010000010
000100000000000001000111100101011100010100100100100000
000100001000000000010111100000011111001000000000000000
000010100000001000000000010000001111010100100101000000
000000000000000011000011110001011001000000100000000000
000000000001000000000011110101100000000000000100000000
000001000000000000000111010000000000000001000000000000

.logic_tile 14 13
000000001000000101100011001101111101001100000000000000
000000000100010000000010110011101000000100000010000000
001100000000001000000000010001101000001001000000100000
100101000000000111000011100001110000000101000000000100
110000100000000111000000000011001000010000000000100010
110010100000100101000010010000111001101001000000100000
000011001010100000000000000000000000000000000100000001
000011001111000001000010100101001110000000100000000000
000011101100000000000010001000001110000000000100000000
000001000000000000000100001011000000000100000000000010
000000000000110001100000001101000001000001000000000000
000000000001010001000010001111001110000010100000000000
000000000000101000000111000101101110000000000100000000
000000000101001001000100000000000000001000000000100010
010000000001000000000000010000000000000000000100000000
100000100000000001000011100111001011000000100000000010

.logic_tile 15 13
000000000000001101000000010111111010001000000000100000
000100000000001111000011111111110000000000000000000000
001000001110010001100010100011001101010000100000000000
100000000001010000100011010000101000101000000001000000
010000100000100111100000010111000001000000010000000000
010001000001010011100011101011001001000001110010000000
000000001010000101000110011111111010000010000000000000
000000001010000001100110001011001111000000000000000000
000110100000000000000000001111100000000001010000000000
000101000100001111000010110011001101000001100000000001
000101000000011000000110000001001011101000100100000000
000000100000001111000011011101001010111100010000000010
000000000100001001100110010001011001000010000000000000
000000000100000101000010000111011101000000000000000000
000011000000100001000000010011011010001101000000000010
000011100001000001100010100101110000000100000000000000

.logic_tile 16 13
000000000001000000000000000101001000001100111100000000
000000000000000000000000000000100000110011000000010000
101000000000000000000110010111101000001100111110000000
100010100000000000000011010000000000110011000000000100
110001000000000000000011010000001001001100111110000000
110000000000000111000110100000001001110011001000000010
000000001100001000000010000000001000001100111110000001
000000000000010101000000000000001010110011001000000000
000110100000001000000000000011101000001100111100000000
000000000000001001000000000000000000110011001011000000
000010001110110111100000000000001000001100110100000001
000011100100110000100010110000001110110011001001000000
000000000000101000000010001001111010000010000000000000
000010000111010011000100001011101100000000000000000000
110010000001100111000000000101101011010000000000000000
100000000001110001000000000000111110101001000010000010

.logic_tile 17 13
000000000000000000000110000000001000001100111100000000
000000000001010000000000000000001100110011000000010001
101000101000100000000110000101001000001100111100000000
100000000001000000000000000000000000110011000000000010
000001000000000001100000000111001000001100111100000000
000000100110000000000000000000100000110011000000000001
000001000000000001100000000000001000001100111100000000
000000000000000000000000000000001001110011000010000000
000000000000001000000000000111101000001100111100000100
000000000001000001000000000000000000110011000000000000
000010000000000000000000000101101000001100111100000000
000000001100000000000000000000000000110011000000000000
000010101110100000000000010111101000001100111100000000
000000000110110000000010000000100000110011000000000000
110000100001001000000000010000001001001100111100000000
100000001000000001000010000000001001110011000000000000

.logic_tile 18 13
000010101000001000000011101000000000000000000100000000
000001000000000011000010000011000000000010000000000001
101000000000001101100111110000000000000000100100000000
100000000000001111000111100000001011000000000011000100
010001000100100111100111110101111001110111100000000100
010000000000010000100011000011111111110111010000000000
000000000010000000000000000001001010000110100000000000
000000000011010111000011110111001001001111110000000001
000010000000000000000000000000000001000000100101000001
000001000100101111000011100000001101000000000000000000
000000100000000000000000011011011001010100000000000010
000001000001000001000011111111101010000100000000000000
000000000000100011100000000001111110100001010000000000
000000000000000001000000000111001011010000000010000000
000101000010001000000111000000011000000100000101000000
000110100100001011000110000000010000000000000000000010

.ramb_tile 19 13
000000000110010111100000001000000000000000
000000010000000000100000000111000000000000
001000000000000001000111000000000000000000
100000000100000111100000000011000000000000
010010001000110000000011110000000000000000
110000100110000000000011001011000000000000
000000000000000000000011000000000000000000
000000001010000000000100000001000000000000
000000000001110111000011001101000000000000
000000000001001001000010011101100000000010
000010100000100000000000001000000000000000
000001100000010011000000001001001101000000
000000100110100000000000000000000001000000
000000000001000000000000000011001100000000
010010000000000011100000001000000001000000
010001000010000111000000000001001110000000

.logic_tile 20 13
000000100000101001100000011111011001100000010000000000
000001001010011001000011000011011000100000100010000000
101000000000001011100111011011111001101000000000000000
100010101110001011100111111011101001100100000000000000
110010100000000000000010010000000000000000100101000000
000000000000010000000110010000001101000000000000000100
000000001110100111000000000000011010000100000101000000
000000000001000000000010000000000000000000000010100000
000000000000000000000000010000000001000000100100000000
000100000000000000000010110000001001000000000000100100
000011000000010000000111011000000000000000000100100000
000001000000000101000111010001000000000010000000000100
000010100000110000000011010001001110000010000000000000
000001000101010111000010101001011011000010100001000000
110000000000000111000000001001001110101100000000000100
110100000000000000100000001101011011001100000000000000

.logic_tile 21 13
000000000001010000000000001011101100000000000000100001
000000000000100101000010000011011010010000000000000100
001010100000000111100000001001011110000001000010000000
100000000000000000100000000001010000000110000000000000
010000000000000001010011101000000000000000000000000000
110010000000000000000010000111001111000000100000000000
000000001000010000000000000000001100000100000100000000
000000000000000000000000000000010000000000000000100100
001000001100001000000110100111100000000001000010000000
000100000000001101000111010011001000000001010000000000
000000001011011011000000011011101000000000000010000101
000001000000001011000010100011011101100000000000000000
000000001010001000000010000000001110000100000100000000
000000001010000111000010110000000000000000000001100000
110010000000011101100010000001011100001011000000000000
100000000000000101000000001101011111000011000010000000

.logic_tile 22 13
000000000000001000000000010011100000000010100000000000
000000000000000101000011110001101101000000100001000000
101010000000000011100111101101111010010000000000000000
100000000000100000100111110001011011110000000001000000
010010000000001001100000010011011010000111010000000000
010011000100000111100010000101101111101011010000000000
000100000000010011100110000000011110000100000110000000
000000000000100001000000000000010000000000000000000000
000000000000000000000111111000011100000010000000000000
000000001110001111000010101001011000000010100000000000
000001000000100000000111100000011110000100000100000000
000110001111000000000000000000010000000000000000000010
000010101011010000000111000011101010000110000000000000
000000000000000000000100000001100000000100000000000000
000010000000010000000111001011000001000010000000000000
000001000000100000000110001001001111000010100000000000

.logic_tile 23 13
000000000000000000000110100101100000000000000100000000
000000000100000000000000000000000000000001000000000000
101000000001010000000111100000000000000000100100000000
100000000000100000000100000000001011000000000000000000
110010000000000001100011000000001100000100000100000000
000001000000000000000011100000000000000000000000000000
000000100000000000000000000000000001000000100100000000
000001001110000001000000000000001001000000000000000000
000000000001001001000110000000000000000000000100000000
000000001110100001100000001101000000000010000000000000
000011100001011000010111100000000000000000000100000000
000011100010100001000000001001000000000010000000000000
000010100000100000000000000011101101010000100010000000
000000000001010000000000000000111100101000000000000000
000001100000010000000000000011001011000100000000100000
000011001000100000000000000000001101101000010000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000001000000
101000000001010000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110010100000010000000000000000000000000000000000000000
000001000110100000000010000000000000000000000000000000
000000001101010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000010100000000000000000000000000000000000100110000000
000000001000000000000000000000001011000000000000000000

.dsp3_tile 25 13
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110001000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110001000000
000010000000000000000000000000000000110000110000001000
000011000000000000000000000000000000110000110001000000
000000000000000000000000000000000000110000110011001000
000000000000000000000000000000000000110000110000000000
000010000001000000000000000000000000110000110010001000
000000000000000000000000000000000000110000110001000000
000000000000000000000000000000000000110000110010001000
000000000000000000000000000000000000110000110000000100
000000000000000000000000000000000000110000110000001010
000000000000000000000000000000000000110000110001000000
000000000000000000000000000000000000110000110010001000
000000000000000000000000000000000000110000110001000000

.ipcon_tile 0 14
000000000000100000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000011010000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010001000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000100000000000000000000000110000110000001000
000000010001010000000000000000000000110000110000000000

.logic_tile 1 14
000100000000000000000000000000011000000000000000000010
000000000001010000000000001101010000000100000000000100
101010000000000000000111100000011101010000000000000010
100000000100000000000100000000001010000000000001000000
000000000100000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000001000010010000000000000000000000000000
000000011100010000000000000000001110000100000100000000
000000010000000000000000000000000000000000000000000000
000001010000001000000111100000000000000000000000000000
000000011010000001000000000000000000000000000000000000
000000010000000000000111000000000000000000000000000000
000000010100001001000100000000000000000000000000000000
110010010000010011100000001011101111111001100010000000
110000010000100000100000001011011011110000010000000000

.logic_tile 2 14
000000000010100111100000000111000001000000000000000010
000010000001000000000010100000001101000000010000000000
101000000000101000000000000000000000000000100100000000
100000000001010001000000000000001100000000000000000000
010001000000001011100000001000000000000000000100000000
010000100001010111100000001111000000000010000010000000
000000000000011000000110000101001110000000000000000010
000000001010000111000000000000000000001000000000000100
000001110000101101100111110111101100000111000000000000
000001010000001001000010010101110000000001000000000000
000000010000000000000000010001111010010000110000000000
000000010000000111000010100101011000000000100010000000
000100010001001001100000000001011010010100000000000000
000100010000101011000000000011001101011100000000000001
110000010001001000000110111000001111000010100000000000
010010010000101111000011001111001110000110000000000000

.logic_tile 3 14
000010100000001000000000000000011100000100000100000000
000000000100011001000000000000000000000000000000000100
101000000000000111100000010101101110100000010000100000
100000000000010000000011111011101111110000010000000001
110000000000101000000000000011101111101000000000100001
010001000000010011000000000111111010111000000000000000
000000000000001011000011101000000000000000000101000000
000000000000001001000100000101000000000010000000000000
000000110010010000000011110000000000000000000110000000
000001110110010000000110010001000000000010000000000000
000000010000000111000011101001101110100000010000000000
000000010000001111100000000001101111110000100000000010
000100010000100101100110110000000000000000100100000000
000100010001010000000010100000001111000000000001000000
110000010000000011000000000011101110101000010000000001
110010111000000000000000001111001010010000100000000010

.logic_tile 4 14
000001000100000111000000010000000001000000100101000000
000010000000001001100010000000001011000000000000000000
101000100000010000000111100101000000000001000000000000
100001000000000000000000001111100000000000000000000100
000010000100101111100110001000001110010000000000100000
000000000000010101000111100011001011000000100000000000
000000000000000001100110010001001111101000010000000000
000000000000111101100111000011111001100000010010100000
000000011000001001100010000001011010111100010000000000
000000010100010001000000000101001011111100000001100000
000001010000000001100000000001001110100001010000000000
000000110000000001000000000101001101110101010000000000
000101011100000111000111011101111100111001000001000000
000100010000000001100010110101101110110101000000000000
110000010100000001000000000000001100010000000000000000
110000010001000000100000000000001011000000000001000000

.logic_tile 5 14
000000000000000000000111000011111110111001100001000000
000000100000000000000011110111001111110000100000000000
001000101000010000000111100101001100100000000000000100
100000000000000111000100001111101011111000000000000000
010100000000000000000111100001101100000110100000000000
010100001001010000000011000000101111000000010000000000
000001000000011111100000000000000000000000000100000000
000000100000000001000000000111000000000010000010100001
000000010000000001000111010000001001000110000000000000
000000010000001111000010001111011101000010100000000000
000010010001000011100000010000000001000000100100000000
000000010010100000000011100000001111000000000011000000
000000010000001111100111010011111011010000110000000000
000010010000000111100111001011001000000000010000000001
110011110000000000000000011111011010100000010000000000
100001010000001111000011000011101101111101010010000000

.ramt_tile 6 14
000000011010000000000011100000000000000000
000000010111000000000100001111000000000000
001000010001000000000011010000000000000000
100000010110000111000011010011000000000000
010000000010000111000010011000000000000000
110000000000000000000011001001000000000000
000000100000001001000000001000000000000000
000000001110001011000000000101000000000000
000001011000010011000000000001000000000010
000010110001000000000000000101100000000000
000000110000000000000111100000000001000000
000001010000000000000100001101001001000000
000000010000000000000011001000000001000000
000000011010000000000011100001001010000000
110000010001000111000000001000000000000000
110010010111000000100000001011001111000000

.logic_tile 7 14
000000001010001011100011111101101101101000010000000000
000000000000000011000011001001011010011101100001000000
101001000011000111100000001000000000000000000100000000
100000000110100011100011111011000000000010000000000000
110010100010001000000011101011111111111001000010000000
000001000000001011000000001111011010110101000000000000
000000000100001111100111000101100000000000000101000000
000010100010000111100110000000100000000001000000000000
000100010000000001100011000101101010100000000001000000
000000110000001001000000001101101100110000010000000000
000010110000000111000111010011001000101001000000000000
000000011100000000100010111011011001100000000010000000
000000010000001000000111000011001111101000010010000000
000000010000001011000000000001001101000100000000000000
000001110100000000000010010001101111101101010000000001
000001011010000000000111100001011000100100010000000000

.logic_tile 8 14
000110100000000000000111010001011101101000010010000000
000111100000000000000011100101101011000100000000000000
101000000000000001100111000101101111010100100010000010
100000000000001111000010010000011010000000010000000000
010000000000000001000111000000000001000000100100000000
010010100000001011100111100000001101000000000000000001
000000000001001001000010001000000000000000000101000000
000000001010100111000100001001000000000010000001000100
000000010000010000000010000001101010111101010010000000
000000010000100000000000000101011011100000010000000000
000010010000000111100000010101011010111100010000000000
000001010000000000000011001011011010010100010000000000
000010010000001000000110101111101111111000000000000000
000100010000001011000100001001101110100000000000000000
000000010000000011100000000000011000000100000100000000
000000010000010000100011000000000000000000000010000000

.logic_tile 9 14
000000000000000000000011110000000001000010000000000000
000000001110000000000010110000001111000000000010000000
001000000110000111000010010111011000001110100000000000
100000000001000111000111011011111011001011110000000000
000000000000000000000010001000011000000000100110100011
000000000000000000000111100111001011000010101000000000
000000100000001111100000010001101101000010000010100000
000001000000001101100010100000011111000001010000000011
000100010000001011100111000011011100101000010000000000
000010110000000111100110000111011001000000100001000000
000100011010000000000111000011111011000100000000000000
000100010000100000000011101001101010001100000000000000
000011010000000011100111100001111011000001000000000000
000011010000000000000110010011111101000010100000000000
110000010001000001000111010000000000000010000001000000
100000010001110000000111010000001111000000000000000000

.logic_tile 10 14
000000000000001000000010100011100001000000001000000000
000000100000000101000000000000101010000000000000001000
000000100001000000000000000111100000000000001000000000
000000000000000000000011000000001011000000000000000000
000000000000000101000000010101100000000000001000000000
000010000001000101000011110000101101000000000000000000
000001000000001101000110100001100000000000001000000000
000010100110000111000011010000101101000000000000000000
000000010000000111000010100101000001000000001000000000
000000010000000000000110110000001011000000000000000000
000000010001011000000010100011100000000000001000000000
000000011110001111000100000000001001000000000000000000
000011011010010000000000000011000000000000001000000000
000010011110000000000000000000001010000000000000000000
000000010110100101000000000001000001000000001000000000
000000010001010000100000000000001010000000000000000000

.logic_tile 11 14
000010000001010111000010000001001011010111100000000000
000000001000010000000010100011101011000111010000000000
001000000000001111100000000001111011000000000010000000
100100000000001011100011110111001110100000000000000010
010100000000001111100111100111011101000110100000000000
110110101101000111100111011011111110001111110010000000
000000000000000011100010001111101110010111100010000000
000000000000000000000100001111011111000111010000000000
000000010010001000000000010001001000010111100000000000
000010110000001011000011110101011100001011100000100000
000100010000101111010110110011111110010111100001000000
000000010001000101000011101111001011000111010000000000
000000010000010000000110100000000001000000100110000000
000000010101010001000010010000001101000000000000000000
000001010000001001000000001001011001000000100000000000
000000110000000111100010000011111000000000110000000000

.logic_tile 12 14
000000000010000000000111100011000000000000001000000000
000000000000101111010000000000101110000000000000000000
000000001010000011000000000001001001001100111000000000
000001001010000000100000000000001100110011000000000000
000000000001110000000011100101001001001100111010000000
000000000010100000000111110000101110110011000000000000
000000001000000001000011100111001001001100111000000000
000000000010000000000111100000101011110011000000000000
000100010001000011100111000001101001001100111000000000
000000011000000000000100000000001011110011000000000000
000010011010101011000000000101101000001100111010000000
000010010111010011100000000000001100110011000000000000
000000010010000111100010010111001000001100111000000000
000000110000000000000111100000101011110011000000000001
000010011101010011100000000011101000001100111000000000
000000010000000000000000000000001001110011000000000000

.logic_tile 13 14
000010100001001000000111000001000001000000001000000000
000011100000010111000100000000101101000000000000001000
000000000010100000000111000101000001000000001000000000
000000000000010000000100000000001101000000000000000000
000110100000000111000000000101100001000000001000000000
000001000000000000000000000000001011000000000000000000
000001000000000011000011100011100001000000001000000000
000000100000001111100011000000001001000000000000000000
000000010000000000010000000101100001000000001000000000
000010011011010000000011110000101010000000000000000000
001010110110010001000010010011000001000000001000000000
000000011010001001100011100000101100000000000000000000
000000010000000000000011000111100000000000001000000000
000100010000000000000011100000101111000000000000000000
000000010111100000000000000001000000000000001000000000
000100011101010000000010010000001111000000000000000000

.logic_tile 14 14
000000100000000111100111111111111101010111100010000000
000001000001000001000111100011001111000111010000000000
101000001000001011100111101011101010010000100010000000
100001001110000111000010111101101101100000000000000000
010000001100000001000011010111000000000010000111000101
010100000001001111000111010101100000000011000001100000
000010001110001000000111011101101101010010100000000000
000001000110000011000011100101101000110011110000000000
000000010000101111100110010001001110010111100000000100
000000010001010011100011101111101110000111010000000000
000001010000101111000000010001111000101000000000000000
000000010111001111000010111101011000100000010000000001
000000010000000011000111010011011010000000000000000000
000000010001000001100011110000001000001001010000000100
110000010000000000000110100101001101000000000000000000
000000010000000001000100000101111001000000010000100000

.logic_tile 15 14
000000001100001000000000010101000000000000000100000010
000000000000001001000010100000000000000001000010000000
101000000001000000000000000000000000000000100110000001
100000000110100000000000000000001111000000000001000100
010000000000000000000011111101101111101111110000000000
110000000000010001000010100011001111010110110000000000
000000000000001000000011100011000000000000000100000000
000001001010000011000000000000100000000001000000000001
000000011010110111100000000000000000000000000100000110
000000010100010000100010000001000000000010000000000000
000000010000101000000010100101101000000000100001000001
000000010000011101000000000000111100101000010000000000
000000010000001000000000000111101010000000100000000000
000000010000001111000010100000011101101000010010000100
001010110000001000000011101000000000000000000100000000
000000010000100111000000001011000000000010000000000111

.logic_tile 16 14
000100001100000111100111011001001110000100000000000000
000000000000000000000111000011001010001100000000000001
101001000001110000000111110001011001100000010000000000
100010100011010000000010011001111111101000000000000000
110000000000000001100010011101011000000000000000000000
010000000001010000000011100111111011010010100000000000
000001000100000000000010001011101000101000000000000000
000010100000000000000010001101111001100100000001000000
000000011110000000000111111000000000000000000100000000
000000011010000000000011011101000000000010000010100001
000000011100000000000010000011100000000001000000000000
000000010000001111000010011011001111000010100000000000
000000010000101000000011000011100000000000000100000000
000000010000001111000010010000100000000001000000000010
000000010000100001100000000111000000000000000100000000
000000010111010000000011110000100000000001000010000000

.logic_tile 17 14
000000000000000000000000000000001000001100111100000000
000000100111010000000000000000001100110011000000010000
101010100010000000000000000000001000001100111100000000
100000000000000000000000000000001100110011000001000000
000000000000100000000000000000001000001100111100000000
000100000001000000000000000000001101110011000000000001
000000000110001000000000000111001000001100111100000000
000000000000000001000000000000100000110011000000000001
000101010000001001100000010101101000001100111100000100
000100011000000001000010000000000000110011000000000000
000000010000000001100110010000001001001100111101000000
000000010000000000000010000000001100110011000000000000
000010010101000000000110000000001001001100111100000000
000011010000000000000000000000001101110011000000000001
110000010000010000000000000000001001001100111100000000
100000010001100000000000000000001101110011000000000010

.logic_tile 18 14
000001000000100011000111001101011010101001000000000000
000000100001000000100100001111001110010000000000000000
101001000000000111000111111111011000100000000000000000
100010100000000000000111011011011100110000100001000000
110001001001011011100011100000011000000100000100000100
000000001010000101000111000000010000000000000000000000
000001000000001000000110000000001010000100000100000000
000010100000000011000000000000010000000000000010000000
000000011100001111000011100000001010000100000110000000
000000010001000001100100000000010000000000000000000000
000001010001011000000110011111011010110111110101100101
000010110010000111000110000001111001010111110000000000
000000010010100011100111110001001100000001000000000000
000000010010000000000010110101011100001001000000000000
000001010000000000000011101011111100000000000000000000
000010010010000000000110001111101111101001000000000000

.ramt_tile 19 14
000110010000000000000000010000000000000000
000001010000010111000011110001000000000000
001000010000101111100000001000000000000000
100000010000000011000000000111000000000000
010010100000000111000000001000000000000000
010000100000001011000000001111000000000000
000000100001010000000000001000000000000000
000000000000100000000000000001000000000000
000000011000000011100000000111000000000000
000000010001000000100000000101000000000100
000000110001000000000011101000000000000000
000000010000000000000000001011001010000000
000000010000001000000011001000000000000000
000000010000000011000010000111001111000000
010000010000011001000010000000000000000000
010000011010000011000000001111001100000000

.logic_tile 20 14
000010101010000011000011110001101011010010100000000000
000000000000001001000011000000001001000000000000000001
001000000001000001100110100011100001000011000000000010
100000001100100000100110110101001000000001000000000000
110001000001111011100011101111011000100100000000000000
010010100000001001000100001101001000101000000000000000
000010100000000000000111100111101011001111000010000000
000010100000000000000000001001111001101111000001000100
000110110001010000000111100101011001000010100000000000
000001010000000000000011110000001101000000010010000000
000010110000010000000000011000000000000000000100000010
000000011000100011000010111111000000000010000000000000
000000010000100000000000010111000000000000000100000000
000000010000010001000011100000100000000001000010000000
000001010000000000000010000101001000101000010000000000
000010010000000000000011011011011000000000010000000100

.logic_tile 21 14
000010000001010000000000001011101010000010000000000010
000001000000000000000000000101100000001001000000000000
101010100100000000000000000101111110000110000000000000
100001001100001101000000000101000000000100000000000100
000010000010100000000111101101001100000110000000000000
000001000000010101000000000101000000001000000000000100
000000000000001101000000000111111010000011000000000000
000000000000001111000000000101100000000001000010000000
000000010000000101000000001000001110001100110100000000
000000010000000000100000000011010000110011000001100000
000000010111001000000010100101101110010110000000000000
000000011100100001000100000000001010000000000000000001
000010010010000111000000011101101011000011000000000010
000001010110000000000011100001001010001111000000000000
110010010000000011100111000101101010000110000000000010
100101010010010000000100000101010000000100000000000000

.logic_tile 22 14
000000000000000000000000010001101111000010000000000000
000000000000000000000011000000001110001001000000000100
001000100001000001000010000101111110000010000000000000
100001000100100000100100000000101110000001010000000100
010000000000000000000000001011101110000010000000000010
010000000000000000000011110111000000001001000000000000
000010000000010111000111100111101100000010000000000010
000000001110000000000100001101000000000110000000000000
001000010000001000000000000000011111000110000000000010
000000010000001001000000000011001110000100000000000000
000000010000010111000000000011011111000010100000000000
000000010100100000100000000000001111000000010010000000
000000010000101000000000000000011000000100000110000000
000000010000011001000000000000010000000000000000000000
000000110001000001100000000111111010000110000000000010
000000010000100001100010000111000000000100000000000000

.logic_tile 23 14
000000000000000000000110001000000000000000000100000000
000000001100000000000000001101000000000010000000000000
101000000000011101000000000000011110000100000100000000
100000000010000001000000000000000000000000000000000000
110000000000001000000010000011001011000010000000000000
000000000000000001000010001011111110000000000000000001
000000000001000001100010011000000000000000000100000000
000000000000100000000010001111000000000010000000000000
000000010000001000000110010001101010000010000000000000
000000011100000101000111110111001100000000000000000000
001010010000010000010010110101000000000000000100000000
000000010000000000000010100000100000000001000000000000
000010110000000001100110100111001001000010000000000000
000001010000000000000010101111111010000000000000000000
000000010101010111100000001001111101100000000000000000
000000010000000000000010011101011101000000000000000010

.logic_tile 24 14
000000000000000000000011100000001010000100000100000000
000000000000000000000100000000010000000000000000000000
101001000001000000000000000000000000000000000100000000
100010100000100000000000001001000000000010000000000000
110000100001010000000011110000000000000000000100000000
000011000000100000000011001011000000000010000000000000
000000000000000000000000000000000000000000100100000000
000000000100000000000000000000001110000000000000000000
000000010000010001000111110000001100000100000100000000
000000010100000000000011010000010000000000000000000000
000001011100000000000000000000000000000000000110000000
000000110000000000000000000011000000000010000000000000
000000010000001001100000011111011110000010000000000000
000000011110001101000010001111101110000000000000000000
000011110000001000000110000000001010000100000100000000
000010110000000001000000000000010000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000010000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010010000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000011000100000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000011000100000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000100000000000000000010000000000000000000000000000
000000001010000000000011000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
010000000000010000000000010000000000000000000000000000
010000000000000000000011100000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000010010010000000000000000101000000000000000110000000
000000010000010000000000000000100000000001000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 15
000001000000001000000111000000000000000000000000000010
000010001000000011000110100011001011000000100000000000
101000000000000000000000000000011110000100000100000000
100000000010000000000000000000000000000000000001000000
000000001110100000000110000111001100000000000000000000
000000000001000000000100000000100000001000000000000100
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000100000000001000000000000
000001010101001001100110110000000000000000000000000000
000000110100001011000010101001001000000000100010000000
000000010001011000000000010011000000000000000110000000
000000010001100011000010100000100000000001000000000000
000001010000100011100000010000001100000100000100000000
000000010001000000010010110000010000000000000000000000
110001010000000101100000000000001110010000000000000000
010010111100000000000000000000001001000000000000000100

.logic_tile 3 15
000100001100000001100000010000000001000000100100000000
000100000000000000100010010000001111000000000000000000
101000100000000001000000001000000001000000000000000000
100000000000001001100000000011001010000000100010000000
000000000010000001100000010111101011101000000000100000
000001000000000000100010010101111010111000000000100000
000000000001010011100110000101001001101000000001100000
000000000000000101100000000011011000110100000000000000
000000011100101001000011100000000001000000100110000000
000000010001001111000100000000001011000000000000000000
000010110011010111000000011101011110110000010000000000
000001010000100000100011010111001011110000000011000000
000100010001010000000111100001001100101000010000000000
000000011110000000000000001001011111010000100010000000
010000010000001001000110100011101100110000010000000000
010000010000001111100010010001101011110000000001000010

.logic_tile 4 15
000100001110001000000111000011100000000000000100000000
000101000001001111000010100000100000000001000000100000
001000000000001000000011100111001100000000000000000000
100000000110000111000100000000010000001000000001000000
010000000000000101000010001000011110010110000000000000
110000000000000000000010100001011101000010000000000000
000000000000100111000000000000001111010010100000000000
000000000101010001100000001001011111000010000000000000
000101010000000111100010000111101100100000010000000000
000100010000010000000110000101001001110000010000000000
000000010000100000000111101000000000000000000010000000
000000011101000000000100000101001101000000100000000000
000010010100000001000111100111100001000011100000000000
000010110000000000000000000111101010000001000000000000
000001010000000000000000001001001010100000010000000000
000010110000000001000010001001001011110000100010000000

.logic_tile 5 15
000000000001010101000110000011101010010100000001000000
000000001100000111100010010001001001100000010000000000
101000000000011000000111000001101111000000000000000000
100001001100100011000010010000111111101000010000000000
110001000001001111100110100011111010000001010001000000
010000000000000011100011100001101011001001000000000000
000100000000000000000000010001011110110101010000000000
000010100000011111000011101011001111110100000000000000
000010010000000001100111011001011010101000010000000000
000001010000000000000111110001111000101110010000000000
000000011010010111100010000000000000000000100100000001
000000010101100000000110010000001000000000000010000000
000001010000000111100010000111101010000110000000000000
000000110000000000000110000101010000001010000000000000
000010010000010111100000010011101111000000000000000100
000010110000101111000010000011101001000110100000000000

.ramb_tile 6 15
000000001010100011100000000000000000000000
000010110001010000000000000011000000000000
001000000000001000000000001000000000000000
100000000110000011000000001111000000000000
110001000000000011100111000000000000000000
110010000000000000100000001101000000000000
000010100001011011100000000000000000000000
000010100000001101100000000001000000000000
000000010000100111100000001101100000000100
000000110001010011000000000001000000000000
000000110000000001000010000000000001000000
000001010110001001100100000011001101000000
000100010000000000000010000000000001000000
000000010000000000000000000101001100000000
010010110000011000000000011000000001000000
110000010100100011000010110011001110000000

.logic_tile 7 15
000010000000000011000000001001011000110110100101000110
000000001010100000100000001001011110111111110000100011
101001000000000111100011100011011101000000100010000000
100010000000000000000110110000101000000000000000000000
110000000000000000000111000101111101110000010010000000
000000001110000000000000001111101110010000000000000000
000010100000000011100111011101111111111000000001000000
000000000001000000100111001101101110100000000000000000
000000011000000000000010010000000000000000000000000000
000000010001000000000011000000000000000000000000000000
000000010001000011000111000111111010000110100010000000
000000010000100001000000000000101101001000000000000000
000110110000000111100111001000011101010010100010000000
000101010000000000000000001101011010000010000000000000
000101010000001001000111111111101011101001000000000000
000010010000001101000011001111011011100000000001000000

.logic_tile 8 15
000000100110000001010000010011100000000000000100000001
000001000000000000100010010000000000000001000000000000
001001000001010011100011010011111110010100000000000000
100010100000000111000111111011001110010000100010000000
110001100000000101100000010101100000000010000010000000
010001000000000000100011001001100000000000000001000100
000000001100100111000111000001101011000000100000000010
000010000000000000000111100000101001100000010000000000
000000011010110000000011100000011100000100000100100000
000100111110100000000110000000000000000000000000000000
000000010111000111000000000000000001000000100100000000
000000010000000001000010000000001100000000000010000000
000001010000000000000000001111011001101001000000000000
000000110000000011000011000101101101010000000010000000
000000010001010001000000000001111010010000000001000000
000000010000100000000000001101011000100001010000000000

.logic_tile 9 15
000000100110000001100000000001011111001001010000000010
000010001010001111000000000101001101000000000000000000
001001000001000111000000000101101111100000010000000000
100110000000100000100011100111011111000000010000000000
110100000000000101000000000000000000000010000000000000
010000100000000000000000000000001110000000000010000000
000000000000000111100111000000011100000010000000000000
000000000100000000000000000000000000000000000010000000
000000010000000001000000001011111001000110100010000000
000000010000000111100010001101101001001111110000000000
000000011110100000000010000011000000000010000000000000
000000010000000111000011100000000000000000000010000000
000000010000101111000110100011000000000000000101000000
000000010001000111000100000000000000000001000000000010
110000010000101000000000000001000000000010000000000000
100000010000010111000010000000000000000000000000000001

.logic_tile 10 15
000001000000101011100111100011100001000000001000000000
000010001001000011100000000000001111000000000000010000
000000000000000000000000010001100000000000001000000000
000000000010100000000010100000101111000000000000000000
000000000100000000000000000001000000000000001000000000
000010000001000000000000000000101111000000000000000000
000000000001001000000000010001000001000000001000000000
000000000000011011000011100000001110000000000000000000
000000010000000001000000000101100001000000001000000000
000000010000000000100011010000101100000000000000000000
000000010001000011100000000111100000000000001000000000
000001010000101101100011010000001000000000000000000000
000001011111010000000011110101100000000000001000000000
000000110000000000000011010000001101000000000000000000
000000010001110101000010100011100000000000001000000000
000000010000011011100100000000101100000000000000000000

.logic_tile 11 15
000000000000000001100111011101101110010000100000000000
000000100000000000000111111001001001000000010000000000
101000000001110111100010100001101100000001000000000000
100000000000001111000011010111011001000001010000000000
110000000000101000000111101111011000000000100000000000
000100001010000001000100001111001100000000110000000000
000000000000100000000111001111000000000001000100000000
000000000000010111000000000111001010000011100010000000
000000010100000101100000011011001110010000100000000000
000000011110000111100011111101001011000000010010000000
000101010001000011100111001111000000000001000100000000
000110110000100000000000000011001000000011100010000000
000010010000001001000000011000001110000000100100000000
000010010000001011100010000111011110000110100000000001
000000010001011111100011001000001111010100100100000000
000000010001011111100000001001001101000000100001000000

.logic_tile 12 15
000000000000000000000000010001101001001100111000000000
000000000001001001000011010000001001110011000000010000
000011000001001011100011110111101001001100111000000000
000010000000101111100111000000101110110011000000000000
000000000110101000000000010111101000001100111001000000
000100001110000011000011000000101101110011000000000000
000100000111000111000000000001001001001100111000000000
000000000110110000000000000000001001110011000000000001
000000010000000000000011110111001001001100111000000000
000000110100010000000011100000101010110011000001000000
000010010000000000000000000001101000001100111000000000
000000010000001111000000000000001010110011000010000000
000010110000000000000000010011001000001100111000000000
000001010001000000000011010000101001110011000010000000
000000010000000000000010000011101000001100111001000000
000000010100000001000111010000001011110011000000000000

.logic_tile 13 15
000000001001000000000000000111100001000000001000000000
000000000000010000000000000000101110000000000000010000
000000000000000111000011100011100000000000001000000000
000000000000000000000000000000101111000000000000000000
000000000000010011100111100101100000000000001000000000
000100001110000000100011110000001111000000000000000000
000010000000000000000000000101000001000000001000000000
000000000010000011000010000000001011000000000000000000
000110110000001000000000000001100000000000001000000000
000000011000001111000000000000001100000000000000000000
000000110110001000000011100101000001000000001000000000
000000010001011111000111100000101001000000000000000000
000011110001000011100010010011100001000000001000000000
000010011111110000100111010000101100000000000000000000
000001010000000111000000010111000000000000001000000000
000010010000000000010011100000001011000000000000000000

.logic_tile 14 15
000010100110110001000010101000001010010100100100000000
000000001010101111000110100111001111000100000000000000
101100001110001111100011110001111010010111100000000000
100100000000000011100011010011101001001011100000000100
110000000001010011000000000111101011000110100000000000
000000000000000001100010110011111001001111110000100000
000010000000001001000000000101101011010111100000000000
000001000000000111000010110001001001000111010000100000
000100010000101101100111100011011000001101000010000000
000000010000000111100100001001100000001000000000100000
000001011110100011100000001111111011010111100000000000
000010110000000000100000001001101011000111010000000100
000001010000100000000111000000011010000100000100000000
000000110000000111000000000000000000000000000000000000
000000010000000111100111011001011000111111100100000001
000000010000010000100111110011001110011111100010000000

.logic_tile 15 15
000100000000000000000011010111011000000000000110000000
000000001010001001000111110000111111001000000000000000
001000000001111011000110100001101010010100000000000010
100001000001111111100100000000001010100000010001000000
010000000000011001000010001000011110010000100000000001
010100000110100101000010100001011101010100000000000000
000011101101011000000010010000011110010110100100000000
000010000000100111000111111101001101010000000000000010
000010011100000000000011101101101000010111100000000000
000000010000000000000010001101011000001011100000000000
000000010000000101000000000000001110000000000100000001
000000010000000000000000001111011110000000100000000000
000000010000000111000110111011111000000000010010000000
000110111100000001000111011111001110000001010000000000
000010010000100101100011010111101011000010100100000000
000001010001000000000011110000011011100001010000000010

.logic_tile 16 15
000011001010101001000011110011011011010111100000000000
000001000001010001100011111101111000000111010000000000
101100000110011000000000000000001110010000000001000000
100100000110101011000000000101001011010000100000000000
010001000010101111000111000000001000000100000100000000
010010100000010111000110100000010000000000000000000000
001000000001011000000011000000001010000100000100000000
000000001100100011000010000000000000000000000000000100
000100010110000000000111001111011011000001110000000000
000000010000001001000110000111101011000000010000000000
000100010011000011100000000000001101000000100000000010
000100011110000000100000000000001100000000000001000010
000001010000001011100000000111011110000001010000000000
000010010000000111100011110001001101000000100010000000
000011110000011001000000000000000000000000100100000000
000010011000000001000000000000001000000000000000000000

.logic_tile 17 15
000000000000101000010000000000001000001100111100000000
000000000000000001000000000000001000110011000000010000
101001000001010001100000000101001000001100111100000000
100010001100000000000000000000000000110011000001000000
000000000001000001100000000111001000001100111100000000
000000001111000000000000000000100000110011000000000100
000100000000001000000110000111001000001100111110000000
000100001110010001000000000000100000110011000000000000
000000011110000000000000000101101000001100111100000000
000000010110010000000000000000000000110011000000000001
000000010001000000010000010000001001001100111100000000
000000110000010000000010000000001000110011000010000000
000010110000000000000110010000001001001100111100000100
000001010000010000000010000000001101110011000000000000
110010110000000000000000000101101000001100111100000000
100000010000000000000000000000100000110011000000100000

.logic_tile 18 15
000000001010001001000000010111001100000010000000000000
000000000000001011000011110011010000000111000001000000
101001000000000011000000000011011000010100000000000000
100010000000001111000000000000101000001000000000000000
110011100101011001100011101011000001000000010110000000
000010100000000011000100001011001011000010110000000001
000000100001001011100111100101111111101001000000000000
000011000000101011100000000101001010010000000010000000
000000010000000011100010000000011110000000000000000000
000000010000001111100111100101011001000110100000000000
000000010100001111000000011001011111000001000000000000
000000010000000111100011100001011100010110100000000000
000000011111100011100000001111011110110111110101100111
000000010000100001000010000011101000101011110000000000
000000010000001011100011110111001011101000010000000000
000000010000000001000011110101011010000100000010000000

.ramb_tile 19 15
000001001100011111000000000000000000000000
000000110000000011000000000001000000000000
001010100000001000000111100000000000000000
100010100000000011000100000001000000000000
010001000000000001000011100000000000000000
110010100000000011000000001011000000000000
000001000000010111000000001000000000000000
000000100000000111000000001001000000000000
000000010000000000000010001101000000000000
000000011010000011000010000001000000010000
000010110000010000000110100000000001000000
000001011010010000000100001111001101000000
000000010001000000000000010000000000000000
000000010110000000000011010101001100000000
010000110001100000000000000000000001000000
110101011000010000000000001011001010000000

.logic_tile 20 15
000000000000001111000000000101000001000000001000000000
000000000000010111100011110000001100000000000000000000
000000000000000000000011100111001000001100111000000000
000000000000000000000000000000101000110011000000000000
000000001100000111000000010011101001001100111010000000
000000000001011111000011100000101110110011000000000000
000000000001000000000000010001001001001100111010000000
000100000000100000000010110000101011110011000000000000
000000011000000000000000010101001000001100111000000100
000010010000010000000010100000101000110011000000000000
000001110000011000000011100101001001001100111010000000
000110011010000101000010010000001110110011000000000000
000001010000000000000011010001101000001100111000000000
000000110001010000000111000000101101110011000000000000
000000011110011101100000000011101000001100111000000000
000000010100100011000000000000101111110011000000000000

.logic_tile 21 15
000010100010100111100000010011100000000000000000000000
000000000000000000000011000000001001000001000000000000
101010101010000000000000000111100001000000000001000010
100000000100000000000000000000001101000001000000000000
110000100001010111100000000001000000000000000100000000
000100000000100000100000000000000000000001000000000000
000010100001010000000000000000001111000000100000000000
000000000000001111000000000000011100000000000000000000
000011010000100000000000000111100000000000000100000000
000010010000010000000000000000000000000001000000000000
000001010000000101000110100000011100000100000100000000
000010010000000001000000000000000000000000000000000000
000000010100100000000010000111000000000000000100000000
000000010000010000000011100000100000000001000010000000
000000010000001111000011111111101011000000010010000000
000000010000001011100111111111101010000010110000000000

.logic_tile 22 15
000000000000000000000011001111101011001111110110100001
000000001110000000000100001011111111101111110000000100
101000000000000101000000000000011011000100000000100100
100000001010000000100000000000011110000000000000000000
110000000000000111000000010011001100000100000000000000
000000000110000000000010000000011010101000000000000000
000110000000000011100110000101111101010000100000000000
000000000000000001000000001001001100010000110000000000
000000010001110111100110000101100000000000000100100001
000000011110100111100000000000000000000001000001000000
000000111100000101100000001011000000000000000000000000
000001010000001001000011110001000000000010000000000000
000011010000010111100000000000011000000100000000000000
000010010000100000000011000000001110000000000000000000
000000010001011000000010010000000000000000100100000000
000010110000000001000111100000001111000000000010100000

.logic_tile 23 15
000010000000001011000011110101111001010100000000000000
000000000000000001100010001101101111100000010000000000
000000000000011111100000000101001110010000100000000000
000000000000001111100000001001111000010100000000000000
000000000000000001100010001111001110001101000000000000
000000001010000001000010110101101011001000000000000000
000000001110000011100000000101011101011101000000000000
000000000000000001100011110101101010101101010001000000
000000010000001000010111100011101000000110000000000000
000010011010100111000111111011010000001010000000000000
000000111110001011100010001101001111000110000000000000
000000010000010001100000000101001111000010000000000000
000010010000011101000010010011001010001100000000000000
000001010000101111000011100011111000001000000010000000
000010110000000000000011101001101001000010100000100000
000000010000000000000111111011011010000010000000000000

.logic_tile 24 15
000000100000000000000000000000000000000000100100000000
000001001110001101000000000000001010000000000000000000
101001000000000000000000000000000001000000100100000000
100000101010000000000010110000001100000000000010000000
110000000000000111100010000000000000000000000100000000
000000000000100000000000000001000000000010000000000000
000010100000001000000111010101000000000000000101000000
000000000100000001000110000000100000000001000000000000
000010010000001000000000000000000000000000100100000000
000000010000000001000000000000001110000000000000000000
001000010000000001000000000101100000000000000100000000
000000011010000000100000000000100000000001000000000000
000001010001010001000000001000000000000000000100000000
000000010000100000100000001001000000000010000000000000
000000011010000001100000001011011111000010000000000000
000000011010000000000000001101001010000000000000000000

.dsp0_tile 25 15
001010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000100000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000100000
000000000000010000000000000000000000110000110000001000
000000000010100000000000000000000000110000110000100000
000000001100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000100000
000000010000010000000000000000000000110000110000101000
000000011110000000000000000000000000110000110000000000
000000011110000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000100
000000010000010000000000000000000000110000110000001000
000000011100110000000000000000000000110000110000100000
000001010000000000000000000000000000110000110000001000
000000010110000000000000000000000000110000110000100000

.dsp1_tile 0 16
001000000000100000000000000000000000110000110000001000
000000000001000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000101100001000000000000000000000000000000000000000
000001000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000010000000000000000000000000000
000001000000000000000011000000000000000000000000000000
000000000000010000000000000001001110000010000010000000
000000001110000000000000001011001011000000000000000000
000000000000000000000111000000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000001000000010110000000000000000100110000100
000000000100000011000111000000001111000000000000000110
101000000000010101000000000001011000000000000000000000
100000000000000101000010100000010000001000000000000100
110000000000000101100010111101000000000010000000000000
010000000000000101100010001111000000000000000000000000
000010000000001000000000001000000000000000000110100000
000000000100000111000000000101000000000010000001000110
000000001000000000000111100111111000000000000000000000
000010000000000000000011100000100000001000000000000001
000000001110000101100000011000001010000000000000000000
000000000000000000100010000011010000000100000000000100
000010001100000000000010000011011111000000000000000000
000000000000000000000000001001101000000001000000000000
000000000000010000000011100011101010011100000010000000
000000001010100001000011001001101011111100000000000100

.logic_tile 3 16
000011100000001011100110110001001100100000010000000000
000000000000001011000011011101011100111110100000000000
101000000000110000000000010111100000000000000000000000
100000000000001001000011010000001010000000010001000000
110000000000000011100110100001011110111001010000000000
000000000000000101000000001001111010011001000000000000
000000000000010000000111100000001111010000000010000000
000000000000100101000100000000011010000000000000000001
000001100000000101100110001011101110111001000000000000
000011000000000111100100001001001010111010000010000000
000000100001000001000111000111111100110000010000000100
000001001010100001000100000001101111111001100000000000
000100001010101000000011011011100001000000010100000000
000000000001010001000010000001101011000001110001000100
000000000000000011000111110001000000000001000000000000
000000000010000000000010010011000000000000000000000100

.logic_tile 4 16
000000000000001011100111100111101000001001000000000000
000000000000000011100100001011111100001010000000000000
101000000001000111000000000111000000000000000110000100
100000000000000000000000000000100000000001000010000100
010000000000001000000011101001111100001101000000000000
110001000110000001000010101011001100001000000000000000
000000000000000001100111100101101101001000000000000001
000000001010000000000110101101101011001001010000000000
000110100000001111100000010000001100000100000110000000
000000100000001111100011000000000000000000000010000000
000000000000000011100000010011101100111000000000000000
000000001100000000000011110001101110010000000000000000
000001000010001000000110101101011111000011100001000000
000000000000001001000100000101001011000011000000000000
010000000000001000000000000001000000000000000100000000
000000000000000101000011000000000000000001000010000111

.logic_tile 5 16
000001001010000000000011100011111001100000010000000000
000000100000000000000111111111011010010000010000000000
101001000000000111100011101000000000000000000100000000
100000001010000000000110011111000000000010000000000000
010100000100011111100011110011011000000110000000000000
110100000000111111100011101011110000001010000000000000
000001000001000011100000000011111011001000000010000000
000000100000000101000011011111001101001001010000000000
000000001010000000000010011101101011000110000000000000
000001001101000000000010111001111110101001000000000000
000000001010100011100111010111111100010111100000000000
000000100001010111100111101001111010011011100000000000
000000000100010000000110110000011000000100000100000000
000001000000100011000110000000000000000000000000000010
000000000000000001100010000001001011001000000000000010
000000000000000000000010010111101010101000000000000000

.ramt_tile 6 16
000010110000100111000000001000000000000000
000001011000000000000000001111000000000000
001000010000000000000000001000000000000000
100000010000000000000000000011000000000000
110000000010000001000000000000000000000000
010000000000000000100010011111000000000000
000011000001000000000000001000000000000000
000010100100100000000010010111000000000000
000000001000000000000000001011100000000000
000010000001010111000010011011100000001000
000100000001000101100111110000000000000000
000000000000100000100011011111001011000000
000000000000000000000011110000000000000000
000000000010000000000011010011001010000000
110000000000000111100110101000000000000000
110000000000000111000100001101001000000000

.logic_tile 7 16
000011100000000000000111110111111111111110100111000010
000011000000000000000110001101011100111001010000000001
101000000110001011100000000111111000000110100000000000
100000000001001111100011101101111110001111110000000000
110000001010100001100110010001011011000000010000000000
000000000101010001000011010011101011000001110000000000
000100000000101001000111100001101110010111100000000000
000000000000001011000000001011111011000111010000000000
000111101000001000000110100000000000000000000000000000
000011001110101111000010000000000000000000000000000000
000010100001011000000111101001011000010100000010000000
000000000000100011000100001011101010000100000000000000
000000000000011001000010000101011000011101000000000000
000010000000101011000011011011001110011110100000000000
010001000000001000000110101101011100110110110101000010
110000100000001101000011100111001111110110100000000000

.logic_tile 8 16
000001000001101000000000000011100001000000001000000000
000000000000010111000000000000001000000000000000000000
000100000000001111000000000111101001001100111000000000
000110100000101111100000000000101011110011000001000000
000001000000100000000010000011001000001100111000000000
000000000000000000000100000000001011110011000000000000
000100000110000111100000000111001000001100111000000000
000110100001010000000010000000101110110011000000000000
000000000000000111100000000001101000001100111010000000
000000100001000000100000000000001000110011000000000000
000000001010001101100011100101101001001100111000000000
000000001100000011100000000000001111110011000000000000
000110001000000101100011010011101000001100111001000000
000101000000000111100011000000101110110011000000000000
000000000000000000000010000011101000001100111000000000
000000001010000000000111100000001111110011000000000000

.logic_tile 9 16
000000001010001000000000000000000000000000100100000000
000000001100001101000010000000001011000000000001000000
101000000000000000000000000101001000111111100110000000
100001000000000000000000000111011010011111100000000001
110100000000000101100011110111001101111110110100000000
000000000000000111100011000011011100111101010011100100
000001000001000111100010100101100000000010000000000000
000010100000000000000100000000100000000000000001000000
000100000000000000000110100000000001000010000000000000
000000001100000011000100000000001010000000000010000000
000000000000000000000111000000001110000010000000000000
000000100000001111000100000000000000000000000010000000
000000000000101011100011100011101010111111100101000001
000000000000011101000100000001111111111111000000100000
000000000000100000000111000000011110000010000000000000
000000100001000000000000000000010000000000000000000001

.logic_tile 10 16
000000000001011000000000010011100001000000001000000000
000110100000101111000011110000001110000000000000010000
000000000000000011100011100101000000000000001000000000
000001000000000000100100000000101011000000000000000000
000000000110100000000110110001100001000000001000000000
000010100000000000000011100000001100000000000000000000
000000100000000000000111110001000001000000001000000000
000000000000000000000011110000101001000000000000000000
000000001010100000000000000101100000000000001000000000
000000000000010000000000000000101111000000000000000000
000010100000010101000110100101100001000000001000000000
000000000000001101000111010000101101000000000000000000
000010000001000000000011100111100001000000001000000000
000000000001010000000100000000101101000000000000000000
000100000000100011100000010001000001000000001000000000
000000100001000011100011110000001110000000000000000000

.logic_tile 11 16
000110000100001000000111000101011100010000000000000000
000000001110001001000010011001011010110000000010000000
101000100000110011000111101101100000000001000000000000
100000000000010000000000001001001111000010100000000000
110000000100011001100010011111001011010111100000100000
010010100001110111000011011101011100001011100000000000
000011100000001011100011100001001111010111100000000000
000010000000000111000110001111011100001011100000000000
000000000000000000000111110000011010000100000110000110
000001000000000000000110110000010000000000000000100000
000010100000000001000110100101001111010110100000000000
000000000000001001000000001011101010100001000000000100
000101000011000011100010001001111110010111100000000000
000110000000100001000110000111001011001011100000100000
010000001010001001000111001111100000000001010000000000
000000000100010001100010001111101001000010000001000000

.logic_tile 12 16
000000100000001111000000000111001001001100111000000000
000000000000001111000011110000001000110011000010010000
101000001000001111000111110101001000001100111000000000
100000000000001111000011010000101000110011000000000000
111000000100100101000011100001101000001100111000000100
000010101110010000000011100000101110110011000000000000
000010001011010001000000011111001000001100110000000000
000000000000000000000011101101100000110011000010000000
000100000000011101100000000101011001010111100001000000
000100001010100011100000000101101010001011100000000000
000000000000000000000111000001100000000000000100000001
000000000000000000000100000000100000000001000000000000
000001000100000011000010000000011100010000000100000100
000010100110010011000100000001011100010110000001100000
000001000000000001000000001001011110000110000000000000
000000100000000000000000000001101100000010000000000000

.logic_tile 13 16
000000000011010000000000000111000001000000001000000000
000011100000000000000000000000001000000000000000010000
000000000000001011100000000011100001000000001000000000
000001000001011011100011110000101011000000000000000000
000000100110000000000111100011100001000000001000000000
000000001100000111000000000000101011000000000000000000
000100000001110000000111010111000000000000001000000000
000000001000110000000111110000101111000000000000000000
000010100000010000000010010001100000000000001000000000
000000000100110000000111100000001011000000000000000000
000001001010000000000111110011100000000000001000000000
000010000000001111000111110000001010000000000000000000
000000000000001000000011010011000001000000001000000000
000000001100001111000011110000101001000000000000000000
000010100000000000000000000011000001000000001000000000
000000000000000000000011110000101111000000000000000000

.logic_tile 14 16
000010000000100000000011010001000001000000001000000000
000011100101000000000111000000101110000000000000000000
000000001001110011100000010001101000001100111000000000
000000000000010000000010110000101011110011000000000100
000000001010100111100000000011101001001100111000000000
000110000000000000000010000000001100110011000000000000
000000000000000011000000000011001000001100111000000000
000000000000000000000000000000001110110011000000000000
000001000000000001000010000011001000001100111000000000
000010000001000001000000000000001110110011000000100000
000100000000000101100000000101101000001100111000100000
000110100000001001100000000000001101110011000000000000
000000000000000001000000000001101000001100111000000000
000000000000000101000000000000001001110011000000000000
000000001110001101000000000101001001001100111000000001
000010000000001111000000000000001110110011000000000000

.logic_tile 15 16
000000100000101101000000001101001100000000010000000010
000100000001000111100000001011101011010000100000000000
101000000001011111000000000000000000000000100100000000
100000000111010001100000000000001000000000000001000000
110100100000000011100110110001111100010010100000000000
000001000000000111000111110000011110000000000001000000
000000000000010000000000010101001110000110000010000000
000001001100000000000011100111000000001000000000000000
000000000000001011100111010011111111000001000000000000
000100001110000111000111010001011100001001000000000000
000001000000101011100010010000000000000000000100000000
000010101111000101100010000101000000000010000000000010
000000000000000011100000001000001100000000000000000000
000000000000000101100000000001011110010010100000000000
000000000000010000000000001011001101010000100001000000
000001000001110001000010010111011011101000000000000000

.logic_tile 16 16
000000000110001000000011100001000000000000000100000000
000000000010001001000100000000100000000001000000000010
001000000000100101000000011000011001000010100000000000
100001000000011101100010000001011111000000100001000000
110100000001000000000011001000000000000000000100000010
110100100000000000000011110111000000000010000000000000
000000100000000011100000001101011000000000100001000000
000001000000100000100000001111101100010000100000000000
000001000110001001000000010011101110100000010000000000
000110001010001111000011010001011101100000100000000000
000000001100101001000000000011111100000100000000000000
000000000000001001100011100111101011001100000000000000
000000100000000000000010000111101110101000010000000000
000001001100001001000011111011011100000000100000000000
000000000001000111000000000000011010000100000100000010
000001000000000101100010000000000000000000000000000000

.logic_tile 17 16
000000001000001000000000010000001000001100111110000000
000000000000100001000010000000001000110011000000010000
101000000000001000000110000000001000001100111100000100
100000000001000001000000000000001100110011000000000000
000000000100100000000000000000001000001100111110000000
000000001101010000000000000000001001110011000000000000
000111000001100000000000000111001000001100111100000100
000110100000000000000000000000100000110011000000000000
000000000010010001100000000000001001001100111100000010
000000000001110000000000000000001000110011000000000000
000010000001010001100000010000001001001100111100000010
000011100110000000000010000000001100110011000000000000
000001000000000000000110000000001001001100111100000000
000000000000000000000000000000001101110011000000000001
110000000000000000000000000000001001001100111100000000
100000001011010000000000000000001001110011000000100000

.logic_tile 18 16
000000000001011111100000011111111001000100000000000000
000010100001100001100011110001001101010100000000000000
101010101101000101000110101011101001001011100000000000
100001000000101001000100001101011101010111100000000000
110011100000100001000000000000001110000100000100100000
000010000001010000100011110000010000000000000000000000
000000000000000111000111000000000000000000100100000100
000000001010000000000110010000001000000000000000000000
000000000000000000000000001101011111111000000000000000
000000000000001001000000001111111011010000000001000000
000000001100010101100111101111111010101000010010000000
000000000000000001100010001111001011000100000000000000
000001100000000001100000000001111100011111110100100110
000011000000000000000010000101101110001111110000000010
000000100000001011100011110001001101010110100100100011
000011101110001011100011010000001011001000000001100000

.ramt_tile 19 16
000010010000001011100000010000000000000000
000100010000001111100011010011000000000000
001000010100011000000011101000000000000000
100000010000101111000000000101000000000000
010001000000010000000000000000000000000000
010000100000000000000000000001000000000000
000001000010001000000000000000000000000000
000000000100000011000000000011000000000000
000001100000000111100111100011000000000000
000100000000010111100111101011100000010000
000000001000100000000000001000000001000000
000010101010010000000000001001001110000000
000000000000000000000000011000000001000000
000000000000000000000011000111001111000000
010010000000001001000110100000000000000000
010000000100001101100100001111001000000000

.logic_tile 20 16
000010100000000111100000010011101000001100111000000001
000001000000001111000011100000001000110011000000010000
000001000001000000000000000111001001001100111000000100
000000100100101111000000000000001101110011000000000000
000010100000010011100110100101101001001100111000000000
000001000100101101100100000000001101110011000000000010
000000000110000000000000000111101000001100111010000000
000000000000001101000000000000101010110011000000000000
000000001000000000000111000111101000001100111000000010
000000001110000000000100000000001011110011000000000000
000000000001010011100011110101001000001100111000000000
000000000001100000100111110000001000110011000000000000
000000100000000011000000000111101000001100111000000001
000001000100000000000000000000101001110011000000000000
000000000001000000000011000001101000001100110000000000
000000000001111011000010010000001101110011000000000010

.logic_tile 21 16
000001000000000011100010110011100001000010100000000000
000010000000000101100011001011001001000000010000000000
101000000000101000000010100101101100110000110000000000
100000000001000011010111111001111011110000100010000000
010000000110000001100011011101001110100000000000000000
010000000000000111100011010001011010000000000000000000
000101000000001000000010110101000000001100110100000000
000000000000001011000111110000100000110011000000000010
000011100000010000000010011111100000000011000000000000
000011100000100000000110000111001101000001000000000000
000000000000001101110000001000011101010000100000000100
000010100100000001000011111001001010000000100000000000
000000000001010001000000010101101101000001010000100000
000000000000000000100010110111111101000010010000000000
110110101110101101100000000001001101101001010000000010
100000000011011011000000000001011001010110000000000000

.logic_tile 22 16
000000000000101000000000010101011001101001010000000000
000000000001001011000011011001101111010110000000000001
101000001100000101000000000000011000000100000100000000
100001000000000111000011100000000000000000000001000000
110100000000011011100000010000000000000000100100000000
000000001010000011100010100000001110000000000010000000
000000000010000000000000000001011111101001010000000010
000001000000000000000010101101011011100001010000000000
000001000000000000000000000000011100000100000110000000
000000000000000000000000000000010000000000000000000000
000000000110000000000010000000001010000000000000000000
000010000000000000000010010101000000000100000000000000
000000000000000001000000000000000001000000100110000000
000000000000000000000000000000001001000000000000000000
000010000000000000000010100000011100000100000100000000
000000000000000000000100000000010000000000000000100000

.logic_tile 23 16
000010100000000001100011100001000000000000000101000000
000001000000010000000010110000100000000001000000000000
101010100010100000000011001101101101100000000000000000
100000000100000000000100000011111110000000000000000000
110000001011010101000010000001111010000001000000000000
000010000000101001100000000111101001000001010000000000
000000000000100111000110000101000000000001000000000000
000001000001000001000000001111100000000000000001000000
000010000100101101100110110101001100000010000000000000
000001000000000101000010101101011100000000000000000000
000010101010000001000110100011101010001000000000100000
000000000000000111000100000001000000000000000000000000
000000100000010001000010000000000001000000100100000000
000000000000000000100110010000001010000000000001000000
000000001110001101100000000111011111000010000000000000
000000000000000001000000000011101101000000000000000000

.logic_tile 24 16
000000100000000000000000010111000000000000000100000000
000001001110000000000011000000100000000001000010000000
101000001100000000000000000000000000000000100100000000
100000000000010000000000000000001111000000000000000100
110000000001000000000000000101111111000010000000000000
010000000000100000000000001001011100000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000001001000000001111000000000010000000100000
000010000001010000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000101010111000000000000001111000000000000100000
000000000011010000000000000000001110000100000100000000
000000000000000000000011110000010000000000000000100000
000000000000100000000000010000000000000000100100000000
000000000001000000000010000000001111000000000000000100

.dsp1_tile 25 16
000110010000000000000000000111001100110000110000001000
000001010000000000000000000000100000110000110000100000
000000110000000111000110100111101100110000110000001000
000001000000100000000100000000110000110000110000100000
000000010000000000000000000001111100110000110000001000
000000001100000000000000000000110000110000110000100000
000010010001000011100111100011111010110000110000001000
000000011010100000100100000000110000110000110000100000
000000000000001111000111100011011110110000110000101000
000000000000001011000111000000110000110000110000000000
000010000011001000000011100111011100110000110000001100
000000000100101011000111010000100000110000110000000000
000000000000001000000011100111011000110000110000001000
000000000000000111000111110000000000110000110000100000
000000100010010000000010110101101100110000110000001000
000000000000000000000111000000000000110000110000100000

.dsp2_tile 0 17
000000000000100000000000000000000000110000110000001000
000000000001000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100001000000000000000000000000110000110000001000
000001000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000100000000100000000000000000000000000000000000000000
000000001001011101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000001000000000000000001000000
000000001010000000000000000000000000000001000000000000
000001001100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.logic_tile 2 17
000010100000000001100111011001101001000000100000000000
000000000000000000100111000011111101000000000000000000
000000000001010000000110010101111000000010000000000000
000000000000000000000111000111011111000000000000000000
000000000000000000000111010101111100000000100000000000
000000000000000000000010001001011110000000000000000000
000000000000011101000110001011011010100000000000000000
000000000000101111000010111101011011000000000000000000
000000000000101000000000000000000000000000000000000000
000010001010000001000000000000000000000000000000000000
000010100000001000000011110000000000000000000000000000
000000000000001101000010000000000000000000000000000000
000000000000001001100011000111100000000010000000000000
000000000000001011010011111111101011000000000000000000
000000000000000000000010010000011110000010000000000000
000000000000000000000010110001010000000000000000000000

.logic_tile 3 17
000000001100000000000111100011011100000000000010000001
000000000000001111000111000000010000001000000000100000
101000000001010000000010100000001110000100000100100000
100000000000100000000110110000000000000000000000000100
000000001101001101000000000101001010001100000000000010
000000000000001011100011011011100000000100000000000000
000000000000000111000000000001000000000000000110000000
000000000000000111100000000000100000000001000000100010
000000000000000111100000010000011111010000000000000000
000010000000000000100010110000011111000000000000000000
000010000001010000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000100000011010001000000011111001001000010000000000000
000000000010000000100011111001111010000000000000000000
000000000000000000000110011001001011000010000000000000
000000001010000000000010000101001001000000000000000000

.logic_tile 4 17
000000000000000111000111101001101101000000000000000000
000000000000001001100011110011111101000000010000000000
001000000000001000000110011101111011000010000000000000
100000100000000101000011101011101010000000000000000000
110000000000000001000000000001011100000010000000000000
110000000000101111000000000101001110000000000000000000
000000001011001001000011100001100000000000000110000000
000000000000101101000100000000100000000001000001000001
000000000000001001100111000000001010000100000101000000
000000000000000001000100000000000000000000000000000010
000000001110100111100011110000011110000100000100000001
000000000000010001100010110000010000000000000000100000
000110100000110011000111111111001100100000000000000000
000100000000000000100110000001101100000000000000100000
110000000000000000000010010001001001000010000000000000
100000000000000000000010011001011111000000000000000000

.logic_tile 5 17
000000000000000001100000000001001010000000000000000000
000000000000000101000000000101001011010010100001000000
001000000000001000000110001111101111000000010000000000
100000000000100001000000000111111111000010110000000000
000010101110100111000011101101000000000010100010000000
000000000000001111100111100101101101000001000000000000
000010100000000011100000011011101101000110110000000000
000001000010001001100011100101101011001111110000000000
000000001000100011100110000011101101000010100000000000
000000000011011001100011111111011111100001010000000000
000000000000001011100000000011100000000010000000000000
000000100000001111100011100000000000000000000011000000
000000000000001011100010011011001110010110100000000000
000000000001011011000010010001011000000001000000000100
110000000000000111100011101111101110101001000100000010
100000001001010001100011111001001110101010001000000000

.ramb_tile 6 17
000000000000100000000000001000000000000000
000010010001000000000000000001000000000000
001000000000000000000111000000000000000000
100011000100000011000000001111000000000000
110001000011010000000000011000000000000000
010000000001000000000011111011000000000000
000000000110000001000000000000000000000000
000000000000000000000000000011000000000000
000001000010100011100000010101000000010000
000010100001000000100011111111100000000000
000100100000000001000010010000000001000000
000101000000000001000011000111001101000000
000000000110000000000111011000000001000000
000010001111000001000010110111001100000000
010000000000000011100000001000000001000000
110000100000000000000000000011001001000000

.logic_tile 7 17
000010000000111111000000000111011100000110100000000000
000000000000111011000010111111101000001111110000000000
101000000000100001100011111011011101001001000001000000
100000100000010000110110001001111010000101000000000000
110000001000010111000111010000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000101101000000000001111010111110100100000010
000000100001010011100000000001101101110110100000000010
000000000000101000000110100111101100111110110100000010
000010100000000001000111100011011010101001010000000000
000000101100000011100111110001011110101011110110000001
000000000000000000000111100001111101100011110010100000
000010100000000000000011110111111000010111100000000000
000010000000000000000010101111101000001011100000000000
110000000000001101100110001111001010010111100000000000
110000000000000011100010001011111011001011100000000000

.logic_tile 8 17
000000000001010000000111000111001001001100111010000000
000000000000000000000100000000001110110011000000010000
000001101011000001000000000011001000001100111000000000
000011100001010000100000000000001001110011000000000001
000100000101010011100000000101001000001100111000000000
000100000000000000000011100000101010110011000000000000
000101000000100000000000000111101001001100111000000000
000010000001000000000000000000101101110011000000000001
000010000001011011100000000001101001001100111000000000
000001000000001111000000000000001111110011000010000000
000001001011010011000010000111101001001100111000000000
000010000000110000100000000000101100110011000010000000
000001000000000000000000000111101001001100111000000000
000010100000001111000000000000101111110011000010000000
000000000110000111100111000111101000001100111000000000
000000000000000000100111100000101100110011000000100000

.logic_tile 9 17
000100000001010000000111000011000000000000000100000000
000000000000001011000000000111000000000001000000000100
001001001000000000000000000001011000000001010000000100
100000000000000000000011001001011010000001000000000000
000000000011100000000000000111000000000000000100000000
000000000000010011000000000111100000000001000000100100
000001000000000000000000000111101110000000000100000100
000000001010000000000000000000000000000001000000000010
000000000001001011100111000000000000000010000000000000
000001000000100001100000000011000000000000000010000000
000001000000000001100000000111000000000000100100000100
000010000100000000000000000000001110000000000000000000
000000001000000111000000000011100000000010000001000000
000000000101001011000010010000000000000000000000000000
110001100000000111000000000000001110000000100100000010
100010000000000000000000000000001101000000000000000000

.logic_tile 10 17
000001001010001000000000000011000001000000001000000000
000000000001001011000000000000001100000000000000010000
000000001011000000000011110011100001000000001000000000
000000000000100000000111010000101110000000000000000000
000001001000010111100111100101100001000000001000000000
000000101010101111000011110000001011000000000000000000
000000000000000000000110100001100001000000001000000000
000000001010100011000100000000101001000000000000000000
000011100100000111000010000101000000000000001000000000
000010000001000000100000000000001000000000000000000000
000000000000001000000000000101000000000000001000000000
000101000000001011000010000000001011000000000000000000
000001000110000000000000000011000000000000001000000000
000000001100000000000000000000101011000000000000000000
000000000000000111100000000111101000111100001000000000
000000000000101111100000000000000000111100000001000000

.logic_tile 11 17
000100000010010011000010101011101100010111100000100000
000100000001110000000000000101111110000111010000000000
001001000001011111000000010111111011010111100000000100
100010001000101101100011101011101100000111010000000000
110010100000000111000111101001011010000110100000100000
110001000000000000000010001011001010001111110000000000
000000000000000001000111101101011101010111100000000000
000010100000100101000111111111111010000111010000100000
000010000000000000000011111111101010010100100010000000
000001000000000000000011010001011101111100110000000000
000000000110000111100111100000000001000000100100000010
000000000000001001100110010000001011000000000000100001
000000101001000111100011101001001111000001000000100000
000001000000100000000111111001111100000001010000000000
110100100000000000000011111011111011000110100000000000
100100001000000001000111000001111010001111110000000010

.logic_tile 12 17
000000000000001101000010010000001000000100000100000000
000000000000000011000011000000010000000000000010000000
101001001001001111100111111001011101101101010000000100
100100100001000011000111010011101000011101000000000000
010000000000001000000010000000000001000000100100000000
110001000000000011000000000000001111000000000010000000
000001000000010000000111001000000000000000000100000000
000000100101010000000000000111000000000010000010000000
000000000110100000000010000011011101010111100001000000
000000000001010000000000000001111011001011100000000000
000000001110000001000010001111011000101110100000000010
000010000000001001000000001001111110011111110000000000
000000101110000000000011001001001011010111100001000000
000101000010001001000010000001001011000111010000000000
000000000000001000000011000000000000000000100100000000
000000000001000011000000000000001111000000000010000000

.logic_tile 13 17
000000000001010101000011010101000000000000001000000000
000011100110110000100111110000101100000000000000010000
000000000110100000000000000001000001000000001000000000
000000000000010011000010010000101010000000000000000000
000000000001010000000010100001000001000000001000000000
000000001000110000000111110000001000000000000000000000
000000000000001000000010000011000000000000001000000000
000000100000000111000000000000101001000000000000000000
000000100000101111000000010011100000000000001000000000
000000000000010011100011110000001011000000000000000000
000000001110000111100111100111000001000000001000000000
000000100000000000000000000000001110000000000000000000
000001000000000001000000000011100001000000001000000000
000010101100000000000000000000101011000000000000000000
000001000001011000000000000001100000000000001000000000
000010100000001111000000000000101100000000000000000000

.logic_tile 14 17
000000000110000000000000000101001000001100111000000000
000010101010000000000011100000001101110011000000010010
000100000000000011000000000011101000001100111000000000
000000000000000000100000000000001101110011000000000100
000100001010001000000000010011101000001100111000000100
000100000000001111000011100000101001110011000000000000
000000000000101000000000000111001001001100111001000000
000000000100010111000000000000101000110011000000000000
000010000000000000000010010001101001001100111000000000
000011000110000000000011100000001111110011000001000000
000000000000000000000111100011101000001100111000000010
000000001100001001000010010000101111110011000000000000
000000000000000000000110110101101001001100111000000000
000011100001010000000110100000001101110011000000000010
000000000000100000000010000011101000001100111000000000
000000000001000000000100000000101011110011000001000000

.logic_tile 15 17
000000000000000111000000000000000000000000100101100000
000000000000000000000010010000001110000000000010000000
101000000000000000000000000000000001000000100100000000
100000100000000000000000000000001101000000000000000000
010001100000000011100010000000011100000100000101000101
110001000000000000100100000000000000000000000000000000
000000001001000000000010000101000000000000000100000000
000000000000100000000000000000000000000001000001000000
000100000000000001100111100001001101001011100000000010
000010100000000001000110011011001011101011010000000000
000000000101100111100010000000000000000000000100000010
000010101100000000000000001011000000000010000000000001
000000000001010111100000000000000000000000100110100000
000100001100010000100000000000001001000000000000000000
000001000001000000000000000011000000000000000110000000
000000101100100000000000000000000000000001000000000000

.logic_tile 16 17
000001100000000000000000001001111100100001010000000000
000001100100000000000000000111111101100000000000000000
101010100110100000000011110000011000000100000100000011
100001000001010000000011010000010000000000000001100000
110000001011100000000000000011000000000000000100100000
110010000001110000000000000000100000000001000001000000
000010100001110001000000000011100000000000000100000001
000000001100010000000000000000100000000001000000000001
000100000000000000000011100011100000000000000100000000
000000000000000000000110100000000000000001000000000001
000010000000000001000111000000000000000000100100000000
000000001110000101000011110000001110000000000001000000
000001000000000000000111010000001110000100000100000000
000000100000000011000010110000010000000000000010000000
000000000000010111000000001101111101100000000000000000
000010100101000000100000001011001001110000010001000000

.logic_tile 17 17
000000001010011000000000000000001000001100111100000000
000000001110000001000000000000001000110011000000010010
101000000000000001100110000111001000001100111100000000
100000000000000000000000000000000000110011000000000000
000000000000100000000000000111001000001100111100000000
000000000001010000000000000000100000110011000000000010
000100000001010000000000010111001000001100111101000000
000100100000000000000010000000100000110011000000000000
000001000000110000000000000111101000001100111100000000
000010100001110000000000000000000000110011000000000000
000010100001010000000000000000001001001100111100000000
000001000000100000000000000000001000110011000000000010
000000001110100001100110010101101000001100111100000000
000000000000010000000010000000100000110011000000000010
110000000110001000000000000000001001001100111100000001
100001001110000001000000000000001001110011000000000000

.logic_tile 18 17
000000000000000001100110000011001101101000010000000000
000100000000000011000010000111101101000000010000000000
101000000000001000000111010111111110101000010000000000
100000000001000111000111001011101100000100000000000000
010001001100001101100111100001011111000110000010000000
010010000000001111000100001111011011000010000000000000
000000000000000000000011100101011000110000010000000000
000010001110010000000111110011011101100000000000000000
000000000110001111000111000001101001000010100000000000
000000000000000001000000000001111000000010000010000000
000010100100001000000000000000000001000000100110000100
000101001010000111000010000000001011000000000001000000
000010000000000101000011101000001010000110000000000000
000011100001000000100100000011001100000100000000000100
000000000000000011100010100000001010000100000100000000
000000000000000000000110000000010000000000000000100000

.ramb_tile 19 17
000000000001000111100000011000000000000000
000000010001110000110011100111000000000000
001010000001010000000111000000000000000000
100001000000000000000100001111000000000000
010010000000100000000000010000000000000000
010001000000000000000011011011000000000000
000000000110000111000000000000000000000000
000000001100000000100000000001000000000000
000000000000000000000110101011100000000000
000000001110001001000110011111000000000101
000000000000001111100000000000000000000000
000000001100001101000000001101001101000000
000000000010010000000000000000000001000000
000000100000110000000011100011001100000000
010010000010000011100111001000000001000000
110010000100000111000000001001001110000000

.logic_tile 20 17
000001100000001000000010100000000001000000100100000000
000011000001001001000111100000001010000000000000000000
101000000010000011000000000000011110000100000100100000
100000000000000000100011000000000000000000000000000000
110001000001000000000011101000000000000000000100100000
000000100000100011000000001001000000000010000000000000
000000000000000111000000001011101001100000000000000000
000100000000000000100010001101111000110100000000000000
000000000000000000000111110000000000000000000100000000
000000000110001111000010110011000000000010000000000000
000000000000000011000000010111001110000110100000000000
000010000000000000000011000000101101000000000001000000
000000000001011001000110000111001010000000010000000000
000000001010000111000000001101001101000001010000000001
000000001000000111000110100001011111101001000000000010
000000000010010000000000001001011100000110000000000000

.logic_tile 21 17
000000000000001000000000000001100001000010100000000000
000000000000000011000010101001001000000000010000000000
101000000000001001100011100001000001000010000000000000
100000101101001111100010011101001000000001010000000000
010000000000001011100111000001101010000011000000000000
110000000001001011100110100101010000000010000000000000
000101101000010111000000001000000000000000000100000000
000000000000000000000000001001000000000010000000100000
000000001010000000000111001000001011010010100000000000
000000001000000000000000001001001110000000000000000000
001000000000001000000000000000001001000010000000000000
000000000000001101000000001011011000000010100000000000
000000001100101000000000000101011001010010100000000000
000000000000010011000000000000101010000000000000000000
000000000000000001100000000000011100000100000000000000
000001000000100000100000000111001010000110000000000000

.logic_tile 22 17
000001000000000000000000001000001111000010100000000000
000010000100000000000000000101011110000000100000000000
001000000000110011100000001101101100000011000000000000
100010000001010000100000000001010000000010000000000000
110000000010001000000111101000011010000000000001000000
110000000100000011000000001011000000000100000000000000
001000000000000101000000010101101100000011000000000000
000100000000000111000011110011010000000010000000000000
000001000000000001000010011011000000000011000000000000
000010000000000000000010010101101101000001000000000000
000001000000001000000010001101011101001001000000000000
000000100000001111000011111011101111001001010000000100
000000000000000000000011110101000001000010000000000000
000000000100000000000110011011001010000001010000000000
110000100010000001000000001000000000000000000100000010
100001000000000000000010001101000000000010000000000000

.logic_tile 23 17
000001100000000000000000001101011111000010000000000000
000011000000001001000011101011111100000000000000000000
101010001100001001100010000001011010000000000000000000
100011000000100001000110010000001010100000000000000000
110000000000011000000000010111000000000000000100000000
110000000000000001000010000000000000000001000000000000
000000000100000101000011001111011001001111110010000000
000000000000000000100100000011011001000110100000000000
000000001010000011100000000011011101000001110000000000
000000000000000000000000001001001111000000100000000000
000010100010010111100000011101111100000001000000000000
000100000000100001000010001001110000001001000000000000
000000000000000001000011100111000000000000000100000000
000000000000000001100000000000000000000001000000000001
000000000001010111000111001001111111010000100000000000
000000000000000001100110110111001000010000000000000001

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
110000001010000000000000000101000000000000000100000000
010000000100000111000000000000000000000001000001000000
000010000001100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000001110000000000000000000000000000000000000000
000000000110100000000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000000100000000000000001111000000000010000000000000

.dsp2_tile 25 17
000000100000000000000111100011001010110000110000001000
000011010000001111000100000000010000110000110000100000
001000100000100000000011100001001100110000110000001000
101011010000000000000000000000000000110000110000100000
110000000000000111100000010011011110110000110000001000
010000001010000000100011100000100000110000110000100000
000000000010000111100111000101111110110000110000001000
000000001010000000100100000000110000110000110000100000
000010000001001111100111100111001000110000110000101000
000001000000101011100110110000010000110000110000000000
000000100001000000000000000111111010110000110000001000
000101000000101011000000000000000000110000110000000100
000000001000001000000011000001111110110000110000001000
000000001010000011000100000000110000110000110000100000
000000000000000111100011110011101110110000110000001000
000000000000000111000111000000010000110000110000100000

.dsp3_tile 0 18
000000000000010000000000000000000000110000110000001000
000000000000000000010000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000

.logic_tile 1 18
000000000100000000000000000000000000000000000011000110
000000000000000000000000000000000000000000000010100001
001010000000010000000000010000000000000000000000000000
100001000000100000000011010000000000000000000000000000
000000000000000000000011000011111110000100000000000000
000000001000000000000000000000001011101000010000000000
000010000001010000000000000101011000111101110100000000
000000001010000000000000000111111101111100101000000000
000000001101000000000110000011001111000100000100000000
000000000000000000000000000000111001101000011000000000
000000000001010001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000001010000001000010000000000000000000000000000000
110000000000011000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000

.logic_tile 2 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000010000010000000111000000000010000000000000
000000001010000000000000000000001011000000000000000000
000100100000100011100111010000000000000000000000000000
000100000001000000000111010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010100000000101100000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000000000000001000000000011101100000000000000000000
000000000000000000000000000101001011001000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000

.logic_tile 3 18
000000000000001000000110001001100000000000000000000000
000000001000000001000010111101101100000010000000000000
101000000000000111000010100000000000000000000110100000
100000000000000000000110110011000000000010000000000000
110000100000000101000000010111001101000010000000000000
000011000000001101100010001111111001000000000000000000
000000000000000011100111100001001011000010000000000000
000000000000000000000011000101101011000000000000000000
000100000000000111000010000101001000000000000000000000
000100000000110001100011100000111000100000000000000010
000000000001000000000010011111011101000010000000000000
000000000000100000000011001011011000000000000000000000
000010100000100001000111000000000000000000100100000000
000000000001010000000010000000001101000000000010000010
010000100000000000000000011000000000000000000100000000
110001000000000000000011111111000000000010000010100000

.logic_tile 4 18
000000000000001000000000000011000001000000000001000000
000000000000000011000000000000001110000000010011000001
101000000000001101000111111101000001000000010000000001
100000100000001111100110001111101000000000000001000000
110000101110000111000110000101101100111110100100000000
000001000000000000100011110101111000111001010000000000
000101000001000111000111101001111110000010000000000000
000011001110000000100010000111111111000000000000000000
000001001001100101100111010101111000101111000100000000
000010100100010000100011110001111111111111000000000000
000001001111010001100110110101101100000110100000000000
000000100000000000000011000111011011001111110000000000
000101000000001000000111110101111101100011110100000000
000010000000101111000010000001111101110011110000000000
010000000000101111000110011001011011101111000100000000
010000000001000001100010101101011100111111000000000000

.logic_tile 5 18
000100000000100111000111101111001100000010110001000000
000000000011010111100111000001111000000001010000000000
101000000000001011100011101011011010101011110100000000
100000000000010001000110011101001001100011110000000000
110110100000000111100111101001111000000110100000000000
000000001010001001000000001111101010001111110000000000
000011001000110111000010011101001110001000000000000000
000011000000000000100111001111100000001001000000000000
000001000000000001100111111011101010010111110000000000
000000100000001111000110001101001111000111010000000000
000000000001001001000010011011011000111110100100000000
000000000000101111000011001101111001110110100000000000
000100001000000111000111010011011101000010000000000000
000100001010000000000111011001011110000000000000000000
110100100010010001100011011011111110010111100000000000
010001000110000000000011010001111000000111010000000000

.ramt_tile 6 18
000000010000100000000000000000000000000000
000000010001000111000000001111000000000000
001000010000100111000000010000000000000000
100000110000010000100011010011000000000000
110000000100000001000011110000000000000000
010000000000000000000011011101000000000000
000000000100000000000000001000000000000000
000000000000000111000010000101000000000000
000000001110000101110000001001100000000000
000010001111000000100010001001000000000100
000001000001000011100000000000000000000000
000000000000000000100000001101001111000000
000000100110000000000110110000000000000000
000001000000000000000111110001001010000000
110000100000000001000000001000000001000000
110001100001010000100000001101001100000000

.logic_tile 7 18
000011100000000000000000000111100001000000001000000000
000011100000000000010000000000001110000000000000000000
000001000110100001000000000101001001001100111000000000
000010101101010000100010010000001010110011000010000000
000000000000000111100111100101001001001100111000000000
000000000000100000100111100000101001110011000000000000
000000000001010000000000000011001000001100111000000000
000000000000001001000000000000001110110011000000100000
000001000011000011100111000001101000001100111000000000
000010000000001001100000000000001111110011000010000000
000001000010001011100000000011101000001100111000000000
000000000100001111000000000000001100110011000000000000
000101000001010000000011000011101001001100111000000000
000110100001000001000100000000001111110011000000000010
000000001100001001000010000101001000001100111000000010
000000100000000011100000000000101101110011000000000000

.logic_tile 8 18
000001000001000001000000000111001000001100111000100000
000000000000100000100011100000101010110011000000010000
000000001011010000000000000011001001001100111000000000
000100000111000000000000000000101100110011000000000000
000001001000000111100000000111001001001100111000000000
000000100000000000100000000000101010110011000001000000
000000000001000011000000000001001000001100111000000000
000010100000010000000000000000101111110011000000000000
000000000000010011100000010001001000001100111000000000
000000000101110000100011000000001101110011000000000000
000100000000000001000000000111001000001100111000000000
000100000000100000100000000000101111110011000000000000
000001000111000000000010010011001000001100111000000000
000000100000000000000011000000001101110011000001000000
000010100010000001000000000111101000001100111000000000
000000000001000000100000000000001111110011000000000000

.logic_tile 9 18
000000000001000111000110100101001000010111100010000000
000000000110100000100010000011111111000111010000000000
101010000000000111100110100101101100010111100000000000
100001100000101001000111010001101011001011100010000000
110000000001010101100111010101011001010000100000000100
000100001010001011000111011101011001000000100000000000
000100101000101101100110101101001100010111100000000000
000010100110010001000011111011011011001011100001000000
000000000000000101100000001011101010010111100000000000
000000100100000001100010010101111001001011100000000000
000000001010101000000010001111011111101111000100100000
000000000000011111000000001101011010111111000000000000
000000000000000001000111000001100000000010000000000001
000000001100000000100000000000000000000000000000000010
110000000000100000000011101001101010010000100000000010
010000000000010111000100000111011100000000010000000000

.logic_tile 10 18
000000000000000000000000000011001000000111010000000100
000000001011010111000000000001001011101011010000010000
101000000010001000000010011111011100101011110100000100
100010000010000011000110000101011110010011110000000000
110000001000100011100011110011101111101111010101000100
000001000001001111000011100111001010101111000000000000
000000100000100001100111000101000000000010000000100000
000000000000000111000110010000000000000000000010000000
000000001000001111000111000000011000000010000000000000
000000000000000011100010010000010000000000000000000010
000100000000000111100111100101101101000110100000000000
000100000010000000100010000101101011001111110000000000
000010000000001111000000001011001010010111100000000000
000010100000011011000000001101111101001011100000000000
010000000000110000000000001001101110111110110100100000
010010000000010000000000001011101110010110100010100000

.logic_tile 11 18
000000000000000000000010010001011000010111100000100000
000000000100000111000011110111111000000111010000000000
001000001000001101100011101011011111110111100000000000
100000000000001111100100001101111110110111010001000000
010100100101100111100010000101011000010111100000000000
010100000110000111000111011101101000001011100000100000
000000000110100001000000010011111001000110100000100000
000000100001000000000011101111001111001111110000000000
000000000000000111100000001001001010010111100000000000
000000100011010111000011010111101010001011100000100000
000000000000001000010010110011011000000110100000000000
000000000000001011000011101111001110001111110000100000
000000000000000011100000010000001100000100000100000000
000100000001000101100011010000000000000000000010000000
010000001100001011100011100011111001000110100000000000
110000000000001111100010101111101101001111110000100000

.logic_tile 12 18
000001000110000000000010000101100000000000001000000000
000010000000000111000100000000101100000000000000000000
000000001010100111000111010101001001001100111000000000
000000000001010000000011010000101110110011000001000000
000110101011010011100110100001001001001100111000000000
000101000000000000000100000000101110110011000000000100
000000000000000011100011100001101001001100111000000000
000100001000000000100010000000101001110011000000000100
000000000000001000000000000111001000001100111010000000
000000000001000011000000000000001010110011000000000000
000000001000000000000000000101101001001100111000000000
000010100000000000000000000000001111110011000010000000
000001000000001000000000000001101001001100111000000000
000000100110001011000011110000001011110011000000100000
000000000000010011100000000001001000001100111000000000
000000000001011111000010000000001111110011000010000000

.logic_tile 13 18
000000100000100111000010000000001000111100001000000000
000000001010000000000010000000000000111100000010110000
001000001110001000000000000111100000000000000100000110
100000100000001111000000000000100000000001000001000000
010000000001000001000111101001001110011101000000000000
110000001110100000000010010001011010101101010000000010
000000000110000000000000001000000000000000000100000100
000000001101010000000000000111000000000010000001000000
000001000000101000000010010011001110010111100010000000
000010000000000101000110101001101101000111010000000000
000000001000100111100000001000000000000000000100000010
000000000000010000100000000011000000000010000010000000
000000100000001000000110100111001000010111100000000000
000001000000000011000011101001011111000111010000000010
110001000000101111000111000111101100000110100000000000
100000000001010011000000000111001011001111110000000100

.logic_tile 14 18
000000000000010011100010000111001000001100111000000000
000100000000100000000000000000001011110011000000010000
000000000000000000000111100011001000001100111001000000
000000001000000000000000000000001001110011000000000000
000000000000000000000010000111101000001100111000000000
000000000001000000000110010000101011110011000000000000
000010000000000000000000000101001001001100111000000000
000000001000100000000010010000101011110011000000000000
000010000001010000000000000001001000001100111000000000
000011000000001001000000000000001011110011000000000000
000100000000000000000000000101001001001100111000000000
000000001001010000000000000000101001110011000001000000
000000000000010000000000000101001000001100111000000000
000001000000110001000010010000101011110011000001000000
000000000000000000000000010101001000001100111000000000
000000000000000000000011000000101111110011000000000000

.logic_tile 15 18
000000001010100011100000001111101010010111100000000000
000000000001001001110010011011101110001011100000000000
101000001110111111100110100111101010001001000001000000
100000000000010101100100000001110000000001000000000000
110000001001000011100010100000011100000100000110000000
110000000000001001100011100000010000000000000000000010
000000000001010001000000001001101000010111100000000000
000000000000100111100011101101011011000111010000000001
000000101011010000000000011001111111010111100000000000
000001100001000000000010110111111101001011100000000000
000100000001000000000010001011011101000110100000000000
000100000000100000000010011111111010001111110000000000
000001000000001011100111111111001110000000000010000000
000010100010001101100110100101101010100001010000000000
010000000001000011100110101001011100010110110000000000
000000001100000000000010010001011000010001110000000000

.logic_tile 16 18
000010000000001111100011100000000001000000100100000000
000101000000001101100011100000001011000000000010000100
101000000001000000000000001001011100110000010000000000
100000000000001111000011110111101011010000000000000000
110000000000001001000110011101111111000000100000000000
010000000100000101000011011001111010000000110000000000
000000000000001101100011000001011100101000000000000000
000000100001000101000011101101111100010000100000000000
000000100000000001000000010101111010000100000000000000
000001000001010111000011100001101011001100000001000000
000000001001010000000000000011011110010000000010000000
000010000000101111000010100001011001010110000000000000
000010100010110001100000000111001010101000000000000000
000010100000010000000010100101111001100100000000000000
000000100000000000000010010111011001000000000000000000
000100000100000101000010000101001011000110100000000000

.logic_tile 17 18
000000000000001001100110000000001000001100111100000000
000100000001010001000000000000001000110011000000010010
101000001110001000000110010000001000001100111100000000
100000000000000001000010000000001000110011000000000000
000000000001000000000000010101001000001100111100000000
000000001110110000000010000000100000110011000000000000
000100000000000001100000000000001000001100111100000001
000100001100000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000001000000000000000000101101000001100111100000000
000000000000000000000000000000000000110011000000000010
000000000010100000000000000000001001001100111100000000
000000000000010000000000000000001001110011000000000010
110001000000110000000000000000001001001100111100000000
100110100000000000000000000000001001110011000000000000

.logic_tile 18 18
000000001010110000000111100001000000000000001000000000
000000000000110000000100000000101100000000000000000000
000010100000001000000000000101100000000000001000000000
000111100000000111000000000000001101000000000000000000
000001000000011000000011000111000001000000001000000000
000000000000101111000010010000001110000000000000000000
000000000100000111100000000111100000000000001000000000
000000001110000000000000000000101100000000000000000000
000010000000100011100111010101000001000000001000000000
000001000001001001100011010000001000000000000000000000
000010100000010011100111000111000000000000001000000000
000001000000010000110100000000101011000000000000000000
000001000000001000000111000011100000000000001000000000
000000100000000011000100000000001011000000000000000000
000000000110000011100011100011000001000000001000000000
000000000000000000000000000000101101000000000000000000

.ramt_tile 19 18
000000010001010000000000000000000000000000
000000010001100000000011101101000000000000
001001010001000111100111101000000000000000
100000011110000000100000000111000000000000
110000001010000000000011101000000000000000
010000000100000000000000001111000000000000
000100000001010000000000001000000000000000
000000000011111111000000000001000000000000
000000001000000011100000010001100000000000
000000100000000000100011011001100000000001
000000100000001000000011101000000000000000
000000000100101011000000001011001110000000
001010000000001000000110101000000000000000
000000000000001101000100000111001111000000
110000000010001001000010001000000000000000
010100000101010011000000000101001100000000

.logic_tile 20 18
000010100000001000000000001000011111000010100000000100
000000100000001011010010111101011110000010000000000000
101000000001100000000110000000000000000000000100000000
100000000000000000000100000011000000000010000000000010
110000000000001000000000000101100000000000000100000000
000000001110001001000000000000100000000001000000100000
000001001000100000000010000101111111000110000000000000
000000100000010000000110010000111111000001000000000000
000000000000001011100011100101011000101001000000000100
000000000000001111100100001001011000000110000000000000
000101101110000000000000000000001110000100000100000000
000011000000100000000000000000010000000000000000100000
000000000000010000000111000011000000000000000100000000
000000000001000000000000000000100000000001000000000100
000010100000000011100111100000001100000100000100000000
000000001010000000000110100000000000000000000000100000

.logic_tile 21 18
000000000000111101000000011111111000110000100000000010
000100000000110011000011100101011010010000100000000000
101000001010000101000010101101101010101001000000000000
100010000000000101100010110001111110000110000000000001
110000000000000101000110001001011011110100000000000000
010100000110001101100110100001001011101000000000100000
000000000111010101000010100001011001000010100000000000
000100000000001101000010100000111101000001000000000000
000000100000000000000000011101011000110000100000000000
000001000000000001000011010011111111100000010000000100
000000001010001001000111000000001100000100000100000000
000010001100001101100010000000000000000000000000000001
000000000000000000000110001011100001000010100000000000
000000000000000011000000001001001101000001000000000000
000100000000000000000000001001011010110000100000000010
000000000000001001000000001101011010010000100000000000

.logic_tile 22 18
000000000000000000000110110011101111101100000000000000
000000000000000101000111000101111000001100000000000100
101001100001001000000000011000001010000110100000000000
100011000000000011000010101111011110000000000000000000
010000000000000101010011100001000000000000000101000000
010000000000000000000010000000100000000001000000000000
000010001100000000000000001000000000000010000011000001
000000000000000101000010100011001011000000000001000000
000000000000001000000000000011111111100000110000000000
000000000000001101000000000001101111000000110000000001
000000100010000001000110011011111001110100000000000100
000010000100000000100110110101111101010100000000000000
000000000000001001100000000000001000000100000100000001
000000000000001111000010110000010000000000000000000000
000000000110000000000010101111001101100001010000000000
000000000110100011000110111101001101000001010010000000

.logic_tile 23 18
000010100000000000000000010000000000000000100100000000
000001000000000000000010010000001100000000000000000000
101000100000000000000000000011100000000000000100000000
100001000110100000000010110000100000000001000000000000
110000000000001001100110000000011010000100000100000000
000000000000000001000010100000010000000000000000000000
000000000000100000000000010000000000000000000100000000
000000000001000001000010101101000000000010000000000000
000000000000000000000000001111100001000000010000000010
000100000100001001000000001001101111000000000000000000
000000000000000111100011101011101001000010000000000000
000001000000000001100011110011011010000000000000000000
000000000000000000000000010011100000000000000100000000
000000000100000000000010000000100000000001000001000010
000001000000000000000110010101001010000010000000000000
000010100000010000000010101111011010000000000000000000

.logic_tile 24 18
000010000000000000000000000000000000000000000000000000
000001000110010000000011110000000000000000000000000000
101000000000101000000110100000000000000000100100000000
100000000000001011000100000000001011000000000000000000
110010100000000001100000000001100000000000000000000000
000001000000100000000010100000100000000001000000000000
000001000100001000000000000000000000000000000000000000
000010100010000001000000000000000000000000000000000000
000000000001010000000000000000000000000000100100000000
000000000100000000000000000000001001000000000000000000
000000000000100000000110000001100000000000000100000000
000000000001010000000000000000000000000001000000000000
000000000000000000000000000011111011000010000000000000
000000000000000000000000000101101110000000000000000000
000000000001011001100000000000000001000000100100000000
000000000000101101000000000000001110000000000000000000

.dsp3_tile 25 18
001000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000100000
000000000101000000000000000000000000110000110000001000
000100000110100000000000000000000000110000110000000100
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000100000
000000000000000000000000000000000000110000110000001000
000001000000010000000000000000000000110000110000000100
000010000001000000000000000000000000110000110000101000
000000000000100000000000000000000000110000110000000000
000001000100000000000000000000000000110000110000001000
000010100000000000000000000000000000110000110001000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110001000000
000010001101010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000100000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000001010000000000000000000000110000110000000000
000100000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000000001000000110000000001000010100000100000000
000000000010001011000000001101011101010000101000000000
001000000000000000000110000000000000000000000000000000
100000001100000000000000000000000000000000000000000000
000000000000001000000111000001111010010000000100000000
000000000000001011000010000000101011101001001000000000
000000000000010000000111000001001100001101000000000000
000000000110000101000100001101000000000100000000000000
000000000000001000000000010000000000000000000000000000
000001000000000001000010000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000001001000000000000000000000000000000000000000000
110000000001010000000000000101101100001101000000000000
100000000110000000000000000101110000001000000000000000

.logic_tile 2 19
000000000000001000000000001101100000000000010100000000
000001000000000001000000001001101011000010111000000100
001000000001010000000011110000000000000000000000000000
100000000000100000000110000000000000000000000000000000
000000000001010000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000010000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000010000000000100000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000001101100000000100000000000
000000000000000000010000000000111000101000010000000000
110000000001000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000

.logic_tile 3 19
000001000100010000000000000000011010000100000110000000
000000100000000000000000000000010000000000000001000000
101010100000000000000000000000011000000100000100000000
100000000000000000000011100000010000000000000001000000
110000000000000000000000000000001100000100000100000011
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000001
000000000000001001000011110000001110000000000000000001
000000001100001011100000000011100000000000000101000001
000000000000000011100000000000100000000001000000000000
000010100000010111100111100011000000000000000100000001
000000000000000000100100000000000000000001000000000010
000000000000010000010000000101100000000000000100000000
000000000000000111000000000000000000000001000001100000
110000000000000111000000001000000000000000000110000001
110000000000000000000000000011000000000010000000000000

.logic_tile 4 19
000101000000001111100000000111101111000110100000000000
000000100000001111110010011001101000001111110000000000
101010100000001111100111011111111011100011110100000000
100000000000001111100111110111011000110011110000000000
110010100001011111100000000011011111111110110100000000
000000000000100001000000000011101110010110100000000000
000010000110001011100110011011100001000010100000000010
000001001010000001000010001001001101000001100000000000
000010000001001000000110111001011111111110110100000000
000010000000101011000010001001001110101001010000000000
000000000001011000000010011011001111000010000000000000
000000000001100101000111001101101010000000000000000000
000010000000000001100000001111101011101011110100000000
000001000100001001000000001011001110010011110000000000
010000101000010111000000010001001011000110100000000000
110000000000101001000011110111001111001111110000000000

.logic_tile 5 19
000101000110000000000011110000000001000000100100000000
000010000000000000000110000000001111000000000000000000
101010100000000111100111000000001100000100000100000010
100001001110000000000000000000010000000000000000000000
110000000001000111100010100111100000000000000100000000
000000000000100000100000000000000000000001000000000000
000000001100001000000000000011111110010111100000000000
000000000000000011000000001001001110001011100000000000
000000000000000000000000000000011110000100000100000000
000000000000000000000011110000010000000000000000000000
000000000000010000000111001000001001000110000001000000
000000000000100011000110011011011000000010100000000000
000100001100001000000000000001111010010000000000100000
000000000000011011000000000101101011110000000000000000
000011000000001111000010010000011100000100000100000000
000001000000001111000110110000010000000000000000000000

.ramb_tile 6 19
000000101111100000000000000000000000000000
000001000000000000000000000000000000000000
000010100000100000000000000000000000000000
000001000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000001000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000010100110000000000000000000000000000000
000001000001010000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100100000000000000000000000000000000

.logic_tile 7 19
000000000000011000000000000101001001001100111000100000
000000000000001111000011110000101010110011000000010000
000000000000100000000000000101001000001100111010000000
000000000100010000000011100000001110110011000000000000
000000000001000011100000010111001000001100111000100000
000000000000000000100011000000101111110011000000000000
000000001111001101100000000111001001001100111000000000
000100001101001011100000000000001111110011000010000000
000000000000000000000111100011001000001100111000000000
000000001110000000000000000000101000110011000000000010
000001100000100111000000000001001001001100111000000000
000011100001000000100000000000101100110011000000100000
000110000110001111000111100101101001001100111000000000
000100000000001111000110010000001001110011000000000100
000000000001100000000010000111101001001100111000000000
000000100000111011000111100000101110110011000010000000

.logic_tile 8 19
000000000000100001000010000001101001001100111010000000
000000000111001111000000000000101001110011000000010000
000000001000100000000111000101101000001100111000000000
000000001100000000000111110000101000110011000000000000
000000000001010000000000000001101000001100111010000000
000000000010000000000000000000101000110011000000000000
000010001000100111000111000101101000001100111000000000
000001100001010000100100000000101111110011000001000000
000000100010000000000111000001101001001100111000000000
000000001010000000000100000000101010110011000010000000
000000000000100000000111000101101000001100111000000000
000000000000010000000000000000101101110011000010000000
000000000000000000000000010011101001001100111000000000
000000001010000000000011010000101011110011000010000000
000000001110000000000000000000001001001100110000000000
000000100111000000000000001001001001110011000010000000

.logic_tile 9 19
000100000000000001100011100101011001010111100000000000
000000000000000000000000000101101101000111010001000000
101000000000000111000000001101011110010111100000000000
100001001000001001100000001011111011000111010000000000
110010100001010101100111001111101101101011110100000100
000000000000101111000110000001111110100011110000000000
000000000001000101100111000011111010010111100000000000
000000000001111111100100001101111010000111010000000000
000001100010000000000110000000000000000010000000100001
000001000110000000000000000000001111000000000000000000
000000000010011001100111110011111101010111100000000000
000010000001001001000111011101011010000111010000000000
000010001000000000000010111001011101101011110100000000
000010000101000000000111110111101000100011110001000000
010000000000000001000111000001111110110110110100000010
110010000000000000000111110001001111111001010000000000

.logic_tile 10 19
000000000000000000000111101000000000000010000000000101
000000000001000000000100001101000000000000000000000000
101010000000000000000000001101101101000110100000000000
100001100010101101000000000011011011001111110000000100
010000000000100000000111110111100000000000000100100101
110000000001010000000011110000100000000001000010000000
000000000110100001000111000111000000000010000000000000
000000000001000000000011110000100000000000000000100000
000000000100100001000000001011011101111101000101100000
000000000011000000100011011011011000111100000000000001
000001100000000111000011100000000000000010000000000010
000010000000000000100110000000001011000000000001000000
000010100000000000000010000000001000000010000000000010
000001000000000000000100000000010000000000000010000000
000010101000010111000000010111100000000010000000000010
000000000001100000000011000000000000000000000010000000

.logic_tile 11 19
000001101000000000000111111001011000010111100000000100
000000000100000000000011101011101011001011100000000000
101001000000100001000011101011001011010111100000000100
100010000001010000100000000011011000001011100000000000
110000000000101111000011100011000000000000000110100100
110000000001001011100000000000100000000001000010000000
000000001010000111100110110000011010010000000010000001
000000000000000000100111010000001010000000000011100111
000110000000100000000010000001111001010111100000000010
000000001101011001000010011011101111001011100000000000
000000000000000111100000000000000001000010000010000000
000000000110001001100010010000001111000000000000000000
000000000000000000000110000001111001000110100000000000
000000000001010000000000000101101100001111110000100000
000000000000000000000111110001011011010000000101100100
000000001001010000000111110000111011101001010011000010

.logic_tile 12 19
000100000010000000000000000011101001001100111000000000
000110000000000000000000000000101001110011000000010000
000001000110000111100000000011101001001100111000000000
000000100000100000000011000000001000110011000001000000
000010000000100111000000000111001000001100111010000000
000000100000010000000000000000101101110011000000000000
000000001000100000000000000111101000001100111000000000
000000000001010000000000000000001100110011000000000010
000000000101000111000000000011001001001100111000000001
000000000000100000000011100000001101110011000000000000
000000000000001000000111110111001001001100111000000001
000000100000000011000111110000001110110011000000000000
000001000000000111000000010011001001001100111000000000
000000100000100000000010110000001111110011000000000000
000000000000001001000010000101001000001100111000000000
000010100000001111100100000000001100110011000000000000

.logic_tile 13 19
000011000000101000000111100001111101000110100000000000
000110101100011111000010011011011101001111110000000010
101000000000000011100011101001011011100000010000000000
100010001100001001100011100011011001101000000001000000
110000001100000000000010000111011101010111100000000000
110000000000000000000100000011111010000111010000000001
000000001100100011100111001101011101000110100000000100
000000000001010111100100000001101101001111110000000000
000001001011000111000000010011111111000110100000000010
000000000000001001000011010111101010001111110000000000
000000000001011001000010011001011111000110100000000000
000000000011100101000010100001101101001111110000100000
000010100011010101100111011011001001000001000000000100
000001100000000000000110100001011001001001000000000000
000000000000000101100000000000000001000000100100000000
000000000000000001000000000000001010000000000000000100

.logic_tile 14 19
000000000000010000000111000011001001001100111000000000
000000000000000000000000000000001101110011000000010000
000001001010000000000011100011101001001100111000000000
000010000000000000000100000000101110110011000000000000
000000000000001000000011100001101001001100111000000000
000000001010000001000110000000101101110011000000000000
000000000000000111100111000011101000001100111000000000
000000001100000000000100000000101011110011000010000000
000110100111100111100000000001001001001100111000000000
000000000010110000100000000000101101110011000000000000
000100000000010000000000000011101000001100111000000000
000100101000100000000010000000101111110011000000000000
000010000001011000000000001000001001001100110000000000
000001000001011111000011110101001101110011000000000000
000010000000001000000000000101101010010111100000000000
000001000000100011000000000111111010001011100010000000

.logic_tile 15 19
000000000000000111000111010001111001010000000000000000
000000000001011001100111110011011000000000000001000000
101010000000001011000010110000000000000000000100000000
100001000000000001000011011011000000000010000000000000
010000001010001111100111001111101000000110100000100000
110000000000000111000000001111011111001111110000000000
000000000000000000000000000011000000000000000100000000
000110101000000001000010110000100000000001000000000000
000010000000010000000110100101011011010111100000000000
000001100110000001000111000001001001000111010000000000
000000001100001111000010000001011111001000000000000000
000001000000001101100100000001101101010100000000000100
000000000011010000000111111101111100001000000000000000
000000001010100000000110110011101010000000000000000100
000000000000000101100110000000000000000000000100000000
000000000000000001000100001111000000000010000001000000

.logic_tile 16 19
000010000000000000000011101001111011110000010010000000
000001000000000000000110010111101111010000000000000000
101000000001101011100111011000011111010000000000000000
100000000000010001000011111001011000000000000001000000
010010000000100011100111001101111000100001010010000000
010001000000000000000100001111111110010000000000000000
000000001000000011000010011011111111100000000001000000
000001001110000001100011101001111101111000000000000000
000010101000100001000111000000001111000010100000000000
000011000000000000000000001101011010000010000000000000
000001000000000000000110100001111000000000000000000000
000010100000000001000010001001011101001001010000000000
000100000000000101100000010000000000000000100101000000
000100000000000000000011100000001010000000000000000000
000000001010000101100011100011111011011101000000000100
000100000000000000000011000011011111101101010000000000

.logic_tile 17 19
000000000110000000000000000101001000001100111100100000
000000000001010000000000000000000000110011000000010000
101000000011010001100110000101001000001100111100000000
100000000100100000000000000000000000110011000000000000
000010100010001001100000010101001000001100111100000000
000011100000100001000010000000100000110011000000000000
000000000001011000000000000000001000001100111100000000
000000000111010001000000000000001101110011000010000000
000000100110000000000110000101101000001100111100000000
000001001000000000000000000000000000110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001000110011000000000000
000000000001000000010000000000001001001100111100000000
000000001010100000000000000000001101110011000000000000
110000000000100000000000000000001001001100110100000000
100000001101010000000000000000001001110011000000000000

.logic_tile 18 19
000000000000100000000000000001100000000000001000000000
000000001010010000000010010000101110000000000000010000
000000000000000000000010000001100000000000001000000000
000000000001011001000100000000001101000000000000000000
000000000000100000000011010111100001000000001000000000
000000000000000000000011100000101110000000000000000000
000001000110000000000000010111100001000000001000000000
000010101101010000000011110000101100000000000000000000
000000000100000011100111000011000001000000001000000000
000000000001000000100000000000001100000000000000000000
000000000000001011000111000111000001000000001000000000
000000000000000011000100000000101011000000000000000000
000000000010100011100111000101000000000000001000000000
000000000000000000000100000000101011000000000000000000
000001000000000011100011110001000001000000001000000000
000000000000000000000011000000101101000000000000000000

.ramb_tile 19 19
000000000000111111000000001000000000000000
000000010001110011000000000101000000000000
001000001000000000000000000000000000000000
100010100000000000000000000001000000000000
110000100000000000000000000000000000000000
110011001111000000000000001011000000000000
000100100001010011100000001000000000000000
000011000000000111000011001101000000000000
000000000000001000000011100111000000000000
000000100000001101000010000001000000010010
000000001101001111000011000000000001000000
000000000001100111000100001011001101000000
000000001010001000000111001000000000000000
000010000000001111000000000011001100000000
110000100000100011100000001000000001000000
110000000000000000000000000011001010000000

.logic_tile 20 19
000000001110000001000000000111000000000000000100100000
000000000000000000000000000000000000000001000000000000
101000000010100000000000000111000000000000000100000100
100100000000011111000000000000100000000001000000000000
110000000000000000000111001000011111000110000000000000
000000001010001001000100000011001101000010000000000000
000001001011000000000000011111101100101000010000000000
000010000110000000000011001101111101010100000010000000
000000001110000000000111110000001010000100000100000010
000000000000000000000111010000000000000000000000000000
000000000000000111000011111000000000000000000100000000
000000000000101111100110100011000000000010000000000010
001001000110001000000111111001001110000110100000000000
000010000000001011000011010001011011001111110001000000
000000000010100000000011101000000000000000000100000100
000100000100010011000000001011000000000010000000000000

.logic_tile 21 19
000000001001010000000000011000001100000110100000000000
000000000000000000010011101011011011000000000000000000
101000100000000000000000000111111101000010100000000000
100001000000000111000000000000111011000001000000000000
110000000000000000000010000101100001000010000000000000
000000001010000000000010000011101101000011000000000000
000000000000101000000011100101101000011111100111000000
000000000001001111000110001101111111101111110001000110
000011100011010101100011101000011010000110100000000000
000011000000101111100011001011001011000000000000000000
000000000001000011100000010101011100000010100000000000
000000001001110000000010000000111110000001000000000000
000000000110001111100000001011011100000000000010000101
000010101110001011000011110001001101010000000000000000
000100001010000000000010001111011100000010000000000000
000000001011010000000000001101010000000011000000000000

.logic_tile 22 19
000000000000000111000000000011000000000000000100000001
000100000000001011000011110000100000000001000001000001
101000001101010000000010000000011000000100000100000000
100000000000000000000110010000010000000000000000000010
110000001010000001100000000000011111000010100000000000
110000100000000000000000000101011111000000100001000000
000010000010000001100110001101111110001000000000000000
000000001010000000000010001101110000001001000000000000
000000000001011000000010011001001110001110000010000000
000000000000101111000110110101011110001001000000000000
000001000000000011100000010011101101011111100000000000
000010000010000000100011100111111001001011100000000000
000010000000000111000111110000000000000000000100100001
000000000000000111100111100001000000000010000000100000
000001000000000000000011101001001101000001000000000000
000000101110001011000111110111101100000010100000000000

.logic_tile 23 19
000000100000100000000000010000000000000000000000000000
000001000110010000000011000000000000000000000000000000
101001000000000000000000000000000000000000000000000000
100000100000000000000000000000000000000000000000000000
110000000000000000000110010000000001000000100100000000
000000001110000000000010000000001110000000000000000000
000000100000000000000110000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000001010000000000000111101000000010000000000000
000001000001100000000000001111010000000000000000000010
000000000000000000000000010101000001000010000000000000
000000000000000000000010011101101011000000000000000000
000100000000000101100000000001000000000000000100000000
000000001000000000000000000000100000000001000000000000

.logic_tile 24 19
000000000000010000000000000000000000000000000000000000
000000000000000000010011100000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000001000000100110000000
000101000000000000000000000000001111000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000100000000000011100000001111000000000000100000

.ipcon_tile 25 19
000010100000000000000000000000000000110000110000001000
000001001100000000000000000000000000110000110000000000
000000000001100000000000000000000000110000110000001000
000110000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000010000000000000000000000000000000110000110000000000
000010100001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100001000000000000000000000000110000110000001000
000001000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000001010000000000000000000000110000110000001000
000001000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000001110000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000001010000000000000000000000110000110000001000
000001000000100000000000000000000000110000110000000000

.logic_tile 1 20
000000000001010000000000000011001110001000000000000000
000000001000000101000000001101010000001110000000000000
001000000000001001100000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
000000000100000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001011100000000100100000000
000000000000000000000000000000011110101000011000000000
000000000000100111000000000001100001000001010100000000
000000000000000000000000001101001101000001101001000000
000000000000000000000010000001100001000000010000000000
000000001010000000000111100011001101000001110000000000
000010100000101000000000000000000000000000000000000000
000000000001010001000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000001100000000000000000000000000000000000000000000

.logic_tile 2 20
000000000000000000010000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
101000100000010000000000000000000000000000000000000000
100001001100000000010000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000010100000000000000000001000000000000000000100000000
000000001010000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000

.logic_tile 3 20
000010000000001000000011101001111000000000000001000010
000000000000000111000000001101010000000100000010000001
101000000000010111000011101011000000000001000110000100
100000000100100000100000000101000000000011000001000100
010010101110000101000111101000000000000000000110000000
110000000100001101100010110101000000000010000000000010
000000000001000101100111000101101111101001010110000101
000000000001111101000010110101111000011110100011000001
000000000000001000000011100001001011111100000111100001
000000000000000001000000000001111011111100010001000010
000010000001000001000110100001011011110000110110000000
000000000000100000000100001011011011110100110011000101
000000000001010101000111101000011100010000100101000110
000000000000100000000100001101001110010100100011100100
000010100001000000000000001101101011111100000110000010
000001000000100000000000000001101101111100010011000010

.logic_tile 4 20
000000000000000111110110110000001000000010000000000000
000000000000000000100011110000010000000000000010000000
101000000000101000000000010111100001000000000000000001
100000000001010111000011100000101101000000010011000100
010000000110101111100000000111101101010010100100000000
010001000000011001000010010000101001100000000000000100
000110100000000001000000000000001110000010000100000000
000000000100000111000000000001011100010010100010000000
000000100000000001000000010011000001000010110100000000
000000000000000000000011110101001000000000010010000000
000000000000000011000110100000011110010010100000000000
000010001100000000000100000101001011000010000010000000
000100000000000011000011000011011010000010100101000000
000100000000000000100000000000001101100000010000000000
010000000000000101010010000000001111000110000100000000
110001000000000000100010000011001100010100000000000100

.logic_tile 5 20
000010000000000000000000000000001111000000100100000001
000001000000000000000010010000001111000000000000000000
001000001110001111000010101001001101000110000000000000
100001000000001011100011110001111100010110000010000000
000111001000001000000011011011011010001011000000000000
000010101010001011000110000101111001000011000000000000
000000000000000111000010010101100000000000000100000000
000000000010000000100110000111100000000001000000000001
000000100011110000000010000000001010000010100000000000
000000000000100000000011101111011011000010000000000100
000000001100000001100000000001111111000110110000000000
000001000000000000000000000101101110001111110000000000
000100001001100000000010011111111111010111110000000000
000100000010010001000011000001011001000111010000000000
110010100000000001000010001000000000000010100001000000
100000000000001001000010011001001111000010000000000000

.ramt_tile 6 20
000011000000010000000000000000000000000000
000010001100010000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000100000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000101010000000000000000000000000000000
000011101000010000000000000000000000000000
000011100000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000010100000000000000000000000000000

.logic_tile 7 20
000000000000000111100011010011001001001100111000000000
000000100100000000000010110000001110110011000000010100
000000000010000111100111010101101001001100111000000000
000001000000000111100111110000101001110011000000000100
000000000100011111100000010101001000001100111000000000
000101000100000111100011110000101010110011000001000000
000100000000000000000111100001101000001100111000000000
000010100001000000000000000000101001110011000001000000
000000000000000011100000000001101001001100111010000000
000000100010000000000000000000001101110011000000000000
000000001010100011100000000111001001001100111000000000
000000000000010000100010000000001100110011000000000100
000100101001000111100000000001001001001100111000000000
000001000000100000000000000000001000110011000010000000
000000000000000111100000000001001000001100111000000000
000000100001000000100000000000101010110011000000000100

.logic_tile 8 20
000000000000000000000000001000000001000000100100100000
000010100000010000000000000001001100000000000000000000
001000000000000000000000001000011000000000000100000001
100100000000101101000000001011000000000010000000000000
000011101111010000000000011000011111000000100000000000
000010000110000000000010000111001011010100100000000000
000010100000000000000110001000011000000000000100000000
000000001110000000000000001111000000000010000000000000
000010000001110000000011101111000000000000000100000001
000011100000010000000100000001100000000001000000000000
000000001000000101100110100111011000000000000100000000
000000000000000101000000000000100000000001000000000001
000100100000010011100010111000011100000100000100000000
000001000000000000100010100001000000000000000010000000
110000000000001111000000010000001110000000100110000000
100010101100001101100010101011001011010100101000000000

.logic_tile 9 20
000001000000000101100000000111100000000000001000000000
000000100000010000000000000000100000000000000000001000
000010001000001000000000000000000000000000001000000000
000000001110000101000000000000001100000000000000000000
000000001000100011100110100000001001001100111000000000
000001000100010000000000000000001000110011000000000000
000000100000110000000000010101001000001100111000000000
000000000001010000000010100000000000110011000000000010
000010100000000011100000000000001000001100111000000000
000001000001000000100000000000001110110011000000100000
000010000001000000000000000000001001001100111000000000
000001100100000000000000000000001011110011000000000000
000000100110010101100000000000001000001100111000000000
000001000101000000100000000000001011110011000000000000
000000000000000000000000000000001000001100111000000000
000000100000000000000011100000001000110011000000000000

.logic_tile 10 20
000000000110000000000000000000000000000010000001000000
000000100110100000000010000000001110000000000000000000
101000000000000000000000000000000001000010000000000000
100000000000000101000000000000001100000000000000100000
010000000010000000000110001000000000000010000000000100
110010000010000000000110000111000000000000000000000010
000000000000000111100000000011001100001110000100000000
000000000001010000000000000011100000000100000001000000
000000000000001011100000010011101010000000000000000000
000010100000000111000011000000110000000001000001000000
000010001000101111000010000001100000000010000000000100
000000000000010011000000000000000000000000000000000000
000010100000000111000000001000001101000010000100000000
000000001000000000000000001111001100010110000000000001
010000000000100011100011100001000000000010000000000010
110001000000010000000000000000100000000000000000000100

.logic_tile 11 20
000000000010000000000011100111100001000000001000000000
000000000001010001000100000000001000000000000000001000
000000000000100111000011110111101000001100111000000000
000000000001011111100111100000101010110011000000000000
000000001000001011000000000001001001001100111000000000
000100000000000101000000000000101001110011000000000000
000000100001000101000110100011101001001100111000000000
000000000000000000000100000000101000110011000000100000
000001000000000000000000000011101001001100111000000000
000010101111010000000000000000101011110011000001000000
000000001010000000000111100101101000001100111000000000
000000000001010000000011100000001110110011000001000000
000010001000001000000000000001101000001100111000000001
000000000000000011000000000000101010110011000000000000
000001000000111000000111010001001001001100111000000000
000000100000001111000111100000001111110011000000100000

.logic_tile 12 20
000010000000000000000111100001001000001100111000000000
000000100010000000000100000000101111110011000000010100
000000001000010000000000000111101000001100111000000000
000000000000000000000011110000001001110011000001000000
000001000010100000000111100011101000001100111000000000
000000000110010000000100000000101011110011000001000000
000000000000001000000000000011001000001100111000000000
000000000000101111000000000000001001110011000001000000
000000000111011000000000000101101000001100111000000000
000000000000100111000000000000001011110011000000000001
000010100000000000000011100111101000001100111010000000
000000000000000000000100000000101001110011000000000000
000111100000000001000011100001001001001100111000000001
000010000001010000000000000000101001110011000000000000
000001001010000001000010000111001000001100111000000001
000010100100000000000100000000001001110011000000000000

.logic_tile 13 20
000100000000110000000000000111100001000000001000000000
000000001010110000000000000000001001000000000000001000
000000000000000000000011010001100001000000001000000000
000000000000001001000011100000001001000000000000000000
000001101000001000000000000111100000000000001000000000
000101000000001111000000000000101111000000000000000000
000000000000010011000000010111100000000000001000000000
000000001110100000000011110000001101000000000000000000
000000000000010000000011110101000000000000001000000000
000010000111110000000010100000001101000000000000000000
000100001010000000000011110011100000000000001000000000
000110101010000011000111010000101111000000000000000000
000000000001010000000110100011100001000000001000000000
000000001100100000000011100000101010000000000000000000
001001000000000111000000010011100001000000001000000000
000000100000001111100011100000001011000000000000000000

.logic_tile 14 20
000010100000000111000000010001000000000000000110000000
000011100101010000110011110000000000000001000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000100111000000000110100111100000000010000001000000
010001000100111111000100000000000000000000000000000000
000000000000000000000011000000000000000010000000000000
000000000001000000000000000000001010000000000001000000
000010100000000000000000000000000000000010000000000000
000001000000000000000000000000001011000000000001000000
000000001100100000000000000000011010000010000000000000
000001000001000000000000000000010000000000000001000000
000010000001000000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000001000000001000000110100000011110000100000100000000
000010001101000111000100000000010000000000000000000000

.logic_tile 15 20
000010100110000101000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
101011100001010111000110100000011000000100000111000000
100010000010100000000011100000010000000000000011000000
110000000000100000000010101011111010101001110000000000
110100000000010000000000000111011110100010110000000000
000010100000001000000000000000001010000100000110100000
000000000000001111000010000000010000000000000000000010
000001000000000111000000000001000000000000000100000001
000000000000000000000000000000000000000001000000100000
000000000001010011100000000000000001000000100100000111
000000000000100000000000000000001001000000000000100000
000000000000000001000011100101101100000110100000000000
000000000000000000000000000000001001000000000000000000
000111100000110011000000001000000000000000000100000000
000110000000000000100000000001000000000010000000100000

.logic_tile 16 20
000000000000001011100010000000000000000000000000000000
000000101110001101000010010000000000000000000000000000
101000001001100000000000000000001000000100000100000000
100000001110010000000011110000010000000000000000000000
110000000000101000000111010000000000000000000000000000
000000001100001111000010100000000000000000000000000000
000000100000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000100101000000000111101100110111110100000110
000000000000000001100010000011001011010111110000000110
000001000000100000000000000111011000000010000000000000
000010100000000000000000001001010000000111000010000000
000000000000000001100000000111001000000110000000000100
000000000000000001000000000001010000001010000000000000
001000000000001000000000000011001100111111100110000011
000100001100000111000000000001101011011111100011000110

.logic_tile 17 20
000000000000001111000000000101100001000000001000000000
000000000111000111000000000000001001000000000000000000
000000001000000111100000010101101000001100111000000000
000000000010000000000011000000101000110011000000000010
000000001000000111100011100101001000001100111010000000
000100000000001111000111110000101000110011000000000010
000000000000000111000011100011101000001100111000000001
000001001110001111000100000000101010110011000010000000
000000000000000000000000000111001001001100111000000000
000000000000000000000000000000101111110011000000000100
000000000100000011100000010101101001001100111000000001
000001000000000000100010110000001110110011000000000010
000000000000100000000000010001101000001100111010000000
000000000001010000000011010000001010110011000000000010
000000000000000000000011000101001001001100111000000000
000000000000000111000000000000101100110011000010000010

.logic_tile 18 20
000000000000000000000000000000001000001100111100000000
000000001110000000000000000000001110110011000010010000
101000000010000000000000000111001000001100111100000010
100000000000000000000000000000100000110011000000000000
110001000100100000000000000011101000001100111100000010
000000100000010000000000000000000000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000100000110011000000000001
000000100110100011100111000011001000001100111100000010
000000000001010000100100000000000000110011000000000000
000110100000000011100111000000001000001100111100000000
000001000000000000000100000000001101110011000000000001
000000000010000011100011100000001001001100111100000010
000000000000000000000000000000001110110011000000000000
000001101010000011100111000000001001001100111100000010
000010000000000000100000000000001101110011000000000000

.ramt_tile 19 20
000010010000000011100000011000000000000000
000010110001000000100011010111000000000000
001000010000001111000111001000000000000000
100000010000001011100000001001000000000000
010010000100010000000000001000000000000000
010001000000100000000000000101000000000000
000100100001010111110000001000000000000000
000000000000000000100000001011000000000000
001011000001100000000000001001100000000000
000000000000010000000000001011000000000010
000000000000100000000111111000000001000000
000000000101010000000011011111001110000000
000000000000001001000000000000000001000000
000010100000001011100000000111001111000000
010100000000000111000011010000000000000000
010010100100001011000111000111001000000000

.logic_tile 20 20
000000100000000000000000010111000000000000000101000000
000000000000000000000011100000100000000001000000000000
101000001101000000000000001101001001010111110101000111
100000000001110000000000000111011100101111110010100001
110010100000010111000000001000000000000000000100000000
000001000001000000000000001111000000000010000000000010
000000000000000111100000000000001110000100000100100000
000000000000000000000000000000000000000000000000000000
000000000000001011100011100011000000000000000100000010
000000000000001011100100000000100000000001000000000000
000000000010000101100000000000011010000100000100000000
000010000000001111100000000000000000000000000000100000
000010100000100001000000001000000000000000000100000010
000001000000010000000010000011000000000010000000000000
000000000000100111000010001111101100111100010000000000
000100000000010001000010001111001100101000100000100000

.logic_tile 21 20
000000000010010000000000000000000000000000100100000001
000010100000001001000000000000001000000000000000000000
001010000010000000000111000001000000000000000110000000
100010100100000000000000000000000000000001000000000000
110010000000001000000111000000000000000000000100000000
110000000110001111000000000001000000000010000001000000
000000000000000000000110000001000000000000000100000001
000000100000000000000010100000000000000001000000000000
001010000000000000000000010000000000000000000100000010
000001000000000000000010110001000000000010000000000000
000000001000100000000110101011011101011111100000000000
000000000000011111000100001111101101000001010000000100
000000000000000000000011001000011010000010000000000000
000000000000000000000100001101010000000000000000000000
000000001000000000000000011011101010100000000000000000
000000101010100000000010001001011010010010100000000000

.logic_tile 22 20
000000000000000001000010100011001110010011100000000000
000000000000000000000000000101011101100011100001000000
001000100001001111100000000000000000000000100100000000
100000000000110111010000000000001101000000000000000000
010000000000001001000111100000011110000010000000000000
110000000010100011000100000000011111000000000000000000
000010000000000111100111001000011010001100110000000001
000000000000100000100100000001000000110011000001000000
000010000000000001000111000000001100000100000100000000
000100000000001001100111000000010000000000000000000000
000001000000011000000010010101111100000001000000100000
000010000000000001000010101001111000000010100000000000
000000000000000001100010110011101010111100010000000000
000000001100000000000110000011101110010100010000100000
000000000000000000000000010011111001110111110000000000
000001000000000000000010010101001101011011100001000000

.logic_tile 23 20
000000000001010000000000010111100000000000000110000001
000000000000100000000011100000000000000001000000000000
001000001110000111000000000000000000000000000000000000
100000000000000000000011110000000000000000000000000000
110000000100000000000110010000000000000000000000000000
110000000000000000000011100000000000000000000000000000
000010000000000001100011100111111110010111110000000000
000100000000010000000100000111011011001011100000000000
000000000011010000000111000000000000000000000000000000
000000100110000000000100000000000000000000000000000000
000000000000000001000000000001011011010111110000000000
000000000000000000000000000111111000001011100000000000
001000101010010000000010001011101101010110100000000000
000000000110100111000110010101011001010000000000000000
110000000000000111000111001101011000010110100000000000
100001000000000001000100000011111111100000000010000000

.logic_tile 24 20
000010100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000010000000000000000000000000110000110000001000
000000000000010000000000000000000000110000110000000000
001000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000100100000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
001000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000100000000000000000000000000110000110000001000
000010000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000011100000000000000000000000000000110000110000001000
000010100000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000100000010001100000000000001100000100000100000000
000001000000000000000000000000010000000000000000000000
101000000000100111000000000000000000000000100100000000
100000001101010000000010010000001111000000000000000000
010000001110000000000011110000000001000000100100000000
110000000000000000000010000000001101000000000000000000
000000000000000001100111010000000001000000100100000000
000000000000000000000010000000001000000000000000000000
000000000000000000000110101101101010000010000000000000
000000000000000000000100000011111111000000000000000000
000000000000001000000000000000011000000100000100000000
000000000000000101000010010000010000000000000000000000
000000001010101101100110001000000000000000000100000000
000010000000000001000010001101000000000010000000000000
000000000000000000000000000101101110000010000000000000
000000000000000000000000000001001110000000000000000000

.logic_tile 2 21
000001000000000000000000000000000001000000000000000000
000010100110010000000011111011001000000000100000000000
101010000000011001100110010000001110000100000100000000
100000000110000101000010000000010000000000000000000000
010000000000100000000110001001111000000010000000000000
010000000011000000000000001001011011000000000000000000
000000000000000011100000000000000000000000000100000000
000000000000000000100000001011000000000010000000000000
000000000000100000000011110000000001000000100100000000
000000001000000000000010000000001100000000000000000000
000000000000001000000000001000000000000000000100000000
000000000000001101000000000111000000000010000000000000
000001000100000000000010000000000001000000100100000000
000010100000000000000100000000001010000000000000000000
000000000000000000000110100111100000000000000100000000
000000000000000001000100000000100000000001000000000000

.logic_tile 3 21
000010001010101111100010000001101010101000010000000000
000000000000010111000111010011011010000100000000000000
101000000000001001000000001101011010100000000000000000
100000000000001111100000000111001001110000100000000000
110010000001111001100000010001001100101000000000000000
000000000000001111100011100101101001100000010000000000
000000000000100111100111101001011110110110100111000100
000000000001000000000100001111001110111111110000100100
000000000000100001000111001011101000101000000000000000
000000000101011001100000001101011010011000000000000000
000000000000010011100111000011100000000001010100000000
000000000000000111000111100001101010000010010000000010
000110100000000000000011001001001100101000010000000000
000000000000000111000100000011111010001000000000000000
000000000000101111100000010001101111111111010110000011
000000000001010011000010100111011101111111000011100000

.logic_tile 4 21
000000000000000111000111110101100001000010110100000000
000000000000000111000011111101101011000000010010000000
101000000000110000000000010101011110100000010000000000
100000000000000000000011111111001100010100000000000000
110000001110100101000111111001001100100000010000000000
110000000110011101000111101111011001010100000001000000
000000000000000011100110110001000000000011010100000000
000000000000000000000011010101001011000010000010000000
000000100001000111000110100001011101110000010000000100
000000000001000000100011101011001111010000000000000000
000000000000000101100110101111111000101001000000000000
000000001100000000000010001011111000100000000000000000
000000000000001001000111010111101111110011110000000000
000001000000000111000010110111001101100001010000000000
010000000001011011100111000001000001000010110100000000
110000001010000011100111111001001111000000010010000000

.logic_tile 5 21
000100000110000111100011100001000000000000001000000000
000010100111010001100000000000101010000000000000000000
000000000000000000000111100111001001001100111001000100
000000000000000000000000000000001111110011000000000000
000000000001000001000000000111101001001100111001000000
000000000001110000100000000000001111110011000000000000
000000000000000000000011000011101000001100111000000001
000000000000000000000000000000001100110011000000000000
000000000001000111100111000001101001001100111000000100
000000000110000000000100000000101011110011000010000000
000010000000000011100000000001001000001100111000000000
000001001100001001000000000000001101110011000010000000
000000100001010001000011000011101001001100111010000000
000010000001000000000000000000001110110011000000000010
000000100000001011100111000111001000001100111000000000
000001000110001011100011100000101000110011000000000000

.ramb_tile 6 21
000000000001010000000000000000000000000000
000000000000010000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000010001101000000000000000000000000000000
000001100000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000001000001010000000000000000000000000000
000000000010000000000000000000000000000000
000100001110000000000000000000000000000000
000010001100000000000000000000000000000000
000011100001000000000000000000000000000000
000000001110100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 21
000010000001000111000000010111001001001100111000000000
000000001010100011100011110000001111110011000000010100
000000000000000000000111100011101001001100111000000000
000000000000000000000110010000101101110011000000000100
000000000000101000000000000001101000001100111000000000
000000000000111101000000000000101000110011000001000000
000000000000001101100000000101101001001100111000000000
000000000000100111100000000000001010110011000001000000
000000000111010000000010000111101001001100111000000000
000000001110100000000000000000101001110011000000000010
000011000111010000000011110111101000001100111000000010
000010000000100000000111010000001101110011000000000000
000010100001000000000111100101001000001100111001000000
000001000000001001000100000000001001110011000000000000
000001001110100111100111000111001000001100110001000000
000010100000010000000111100000101000110011000000000000

.logic_tile 8 21
000000000000000001000000010001000000000010100001000000
000000000000000000000011110101001111000010010000000000
101010000000100000000111100000000001000000100100000000
100000000001000000000100000000001110000000000000000000
110000001011000001100000010000000000000010000000100000
000001000000001001000011001011000000000000000000000000
000000000000000000000000000011101111101111010110100010
000000000000000000000000000101101001111111010000000000
000000000000100000000000000011101011010100000010000000
000000000100010000000010110000011110001000000000000001
000010101000000001000000001000000000000010000000000100
000001000000000000000011001111000000000000000000000010
000001000001000001000010000000000001000000100101000000
000100000010100000000000000000001111000000000000000000
000000001010001111100111100000001000000100000100000000
000110101101001111000110110000010000000000000000000000

.logic_tile 9 21
000010100000000000000000000011001000001100111000000000
000000000101000000000000000000100000110011000000010000
000010000000000000000000000111001000001100111000000000
000001000000000000000000000000000000110011000000000010
000010000111000000000000000000001001001100111000000000
000000000001100000000000000000001101110011000000000000
000000000110000000000000000111101000001100111000000000
000000100000000000000000000000000000110011000000000000
000000001010011000000010100000001000001100111000000000
000000000001001001000100000000001100110011000000000000
000010001110000101000010100000001000001100111000000000
000011101010000000100110110000001111110011000000000000
000101000000000111100000000011101000001100111000000000
000100001000000000100010110000100000110011000000000000
000000000000010001100000000000001001001100111000000000
000000001010100000100000000000001100110011000000000000

.logic_tile 10 21
000000000000000001000000000000000000000010000000100000
000000000000000000100011101101000000000000000000000000
101100001100010011000011001000000000000000000100000000
100000000000000000100111001001000000000010000010000000
110000000000100001100010010000000001000010000000000000
000000100001000000100110010000001001000000000010000000
000000000000010000000011000101101110101000000000000000
000000000000000001000100001101101101011000000000000001
000000000000000000000011100001011010111011110111000000
000000100000000000000000001001001111110011110000000000
000000001000010000000000001000000000000010000000000000
000000000000110000000010010111000000000000000010000000
000010000000000001000111000011011000100000010000000000
000000100000010000100000000111101010010100000001000000
000000001110010000000000000011100000000010000001000000
000000000000000011000000000000100000000000000000000000

.logic_tile 11 21
000000000000000111100011100101101000001100111000000000
000001000000000000000100000000001010110011000000010000
000000001111000111000111100011001001001100111000000000
000000000001010111000100000000001100110011000000100000
000000000000000101100111110111001001001100111000000000
000000001001000000110110100000101011110011000000000000
000000000010001111100110100001101000001100111000000001
000010100000001111000000000000001011110011000000000000
000010100001111000000000000001101001001100111010000000
000000000000000011000000000000001010110011000000000000
000000000000001001100000000101001000001100111000000000
000010100000011011100000000000101001110011000001000000
000000000000000000000000000001101001001100111000000000
000000000001000000000010000000101100110011000000000000
000000001010000001000000000111101000001100111000000000
000000000000000000100000000000001000110011000000000000

.logic_tile 12 21
000010100000000111000000000001001001001100111000000000
000000000000000000000000000000001100110011000000010100
000000001000000000000000000001101000001100111000000000
000000000001011111000000000000001000110011000000000001
000001000000000000000000000001001000001100111000000000
000010000000000000000000000000001100110011000001000000
000001000001000111000000000101101000001100111000000000
000010100001100000100000000000001000110011000001000000
000010100110001000000000000001001000001100111000000000
000001000001000011000000000000001111110011000000100000
000000000001010000000000000111001000001100111000000000
000000000000100111000000000000001000110011000000100000
000000000000000111000111000001001001001100111000000000
000000100000001011100100000000001111110011000000100000
000000001000000000000011100000001000001100110000000000
000000000001000000000100000111001000110011000000100000

.logic_tile 13 21
000000101010000000000000000011100001000000001000000000
000011100000000000000000000000101100000000000000010000
000000000000000011000011100101100001000000001000000000
000000000000000000000000000000101011000000000000000000
000000001011100001000000000001100000000000001000000000
000000000010110000100000000000001010000000000000000000
000000000000000111000010010101100000000000001000000000
000000000000000000000111010000001100000000000000000000
000000000001011111100110100111000000000000001000000000
000000000110001011100000000000001100000000000000000000
000011000001011000000110110111000000000000001000000000
000010001100101111000010100000101101000000000000000000
000011000110001000000111100001100001000000001000000000
000001000100000101000100000000101111000000000000000000
000000000110100000000111100011100001000000001000000000
000000000000010011000100000000101110000000000000000000

.logic_tile 14 21
000000001010000000000000000000011110000010000000100000
000000000001000000000000000000010000000000000000000000
101001000110000000000111000111111100000100000110000001
100000000000000000000100000000100000001001000000000000
110000100000000000000000000000000000000000000000000000
110000000000010000000000000000000000000000000000000000
000100000000001000000011100000000001000010000000000000
000000000000000001000000000000001001000000000001000000
000000000001000000000011100011011111110000010000000000
000000000000100000000010001011101011010000000000000000
000000001110000000000000001000011100000100000111000001
000000000001011001000000000101000000000110000000000100
000010100000011000000111001000000000000010000000000000
000000101011110111000100000111000000000000000001000000
000000000000001111100010000000000000000010000001000000
000000001010000111100110000000001110000000000000000000

.logic_tile 15 21
000010100000000000000000000101000000000011100001000000
000000000000001111000000000101101111000010000000000000
101100001001110111000010011011001111001001010000000000
100110100000100000000110000101101101001111110000000000
110000000010000111000011001101101010001001110000000000
000000000001001101000110011001101100001111110000100000
000010000100010000000111100000000000000000000100000000
000001000000000001000010000111000000000010000000000000
000010100000001000000000001001100000000010100000000000
000000000000000011000011101101001010000010010000000000
000010101111000111100010001101001010000110000000000000
000011101100100000000010100011100000000101000000000000
000000000000000111100110011101011000100000100000000000
000001000001000111000011011011011000010000100000000000
000000001010000000000000000000000000000000100100000000
000000000000000000000000000000001111000000000000000000

.logic_tile 16 21
000000000000000000000010100000001000000010000000000000
000000000100000000000011100000010000000000000001000000
101010001110000101000111110001001101011101100000000000
100011000000000111100010001011111110011110100010000000
110001000100001111000000000011111001110000100000000000
110000000000000011100000001001101010100000000000000000
000000001110100111100110110111111001011101100000000100
000100000001010111000011110101011110011110100001000000
000001001000000000000011110101111100000010100100100000
000110000000000000000110000000001010100000010000100000
000000000000000111000111001011111010000111000000000100
000010100000001001100010001001110000000001000000000000
000110000000000000000111001011101111101000000000000000
000001000001010011000000000101101110000110000000000000
110000001010100001000000001001100001000011010100100000
010000000000011111100011111101001111000010000000000000

.logic_tile 17 21
000010001010001000000111110001001001001100111010000000
000101000000000111000011010000101011110011000000010010
000000000000000111000000010001101001001100111000000000
000000000001000000000011000000101000110011000000000011
000000000000001111100000010101001000001100111000000000
000010101110000011000011110000001000110011000010000010
000000000000000111000111000001001001001100111000000001
000000000000000000100000000000101111110011000010000000
000000000110000000000000000011101001001100111000000000
000000001110000000000000000000101101110011000000000011
000000000000000000000011010111101000001100111000000000
000000000001010000000011010000001111110011000010000010
000000000000000000000000010111101001001100111000000001
000000000000000000000011000000001010110011000000000000
000000000000100011100000010101001000001100111000000001
000000000001000111100010110000001011110011000000000010

.logic_tile 18 21
000001000000100000000000000000001000001100111100000010
000000000000010000000000000000001110110011000000010000
101001000000000000000000000111001000001100111100000010
100010000000000000000000000000100000110011000000000000
110000000110001000000000000011101000001100111100000010
000000000001010111000000000000000000110011000000000000
000100000110000000000000000000001001001100111100000000
000000100010000000000011110000001101110011000000000100
000000001100000000000000000101101000001100111100000010
000010000000010000000000000000100000110011000000000000
000000000000000111000011100000001000001100111100000010
000010100000100000000000000000001010110011000000000000
000000000000000011100111000000001001001100111100000010
000000000000010000000000000000001110110011000000000000
000000001100000011100111000111101000001100111100000100
000000000000000000100100000000100000110011000000000000

.ramb_tile 19 21
000001001010100000000011100000000000000000
000000011000010000000000000011000000000000
001101001100100111000000000000000000000000
100100000000011001000000001111000000000000
010000000000010000000011110000000000000000
110011000000100000000111111011000000000000
000000000000000011100000000000000000000000
000010100010100000000011011101000000000000
000000000000101000000011000101100000000000
000000000000001011000110011111100000000001
000000000010100000000000000000000000000000
000000000000011011000000001001001101000000
000000000000010000000111001000000001000000
000000000000100111000011100001001100000000
010000001000000000000000001000000000000000
110000100010000000000000000001001110000000

.logic_tile 20 21
000000001110000000000010110111011110010110000010000000
000100000000000000000110000000101011000001000000000000
101001001010000000000000000000000000000000100110100010
100000100000000000000000000000001110000000000000000000
110000001000000011000011100000000000000000000110000000
000000001010000000000100001111000000000010000000000000
000000000000011111100000000101100000000000000110000000
000000000000000111000000000000000000000001000000000000
000000000100100000000111101000001000010110000000000000
000000000000110000000000001011011001000010000000000100
000000000000100000000000010111001011001100110000000000
000001000001001111000010100000001010110011000000000000
000001000000010001000011110000001100000100000100000000
000010000001111001100011000000010000000000000000100000
110000001110000000000111000111100000000000000100000000
010000000000000001000000000000100000000001000000100000

.logic_tile 21 21
000010101000000111000111010011111001101111110110000101
000001000000000111000010000001111100001111110010000001
101000000000000001100111111001111010010100100000000000
100000101001000111000111110001011111111101110011000000
110000000000000000000000000011011010001100110000000000
000000001110000000000010010111000000110011000000000000
000000000000010101100110000001101101100001010000000000
000000000001011011000000001101111111000010000000000000
000000000000011111000000000001001001010001110000000000
000000001100001011000010110011011111101001110000000000
000000000000101000000011010101101110000110000000000000
000000000000010001000011010011010000000101000000000000
000000000000000111000010101000000000000000000100000000
000000001111010000100110000111000000000010000000000000
000001100000100001000111010011101001101000000000000000
000111000000010000000011011101111000000110000000000000

.logic_tile 22 21
000010000010100000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
101000001010001000000000000000000000000000000000000000
100000000110001011000000000000000000000000000000000000
110000000000100000000000011111101111100000010000000000
010000000001000000000010001111001000100000100000000000
000011100000010000000000010000000000000000000000000000
000100000000000111000010000000000000000000000000000000
000000000000000000000000000101000001000000100110000001
000000000000000000000010010000101100000001010000100101
000000000000000000000000000000000000000000000000000000
000000000010000111000000000000000000000000000000000000
000000000001010000000000001111011011100000000000000000
000000000000100111000000000111001000110000100000000000
000000001110000111100011100011100001000000100100000000
000010100000001111100100000000001011000001010010000101

.logic_tile 23 21
000000000000000000000000001000011000010110000101000000
000000001011000000000000001101011110010000000000000000
101010100000000000000111100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110011100000000011010100100000
000000000110000000000011010111001010000001000000000000
000000000001010111000000001111000000000011010100000100
000000000010100000000000000111001101000010000000000000
000000000000000001000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
110000000000000111000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000001000000010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000100001010000000000000000000000000110000110000000000
000001100000100000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000110000000100000000000000000000000110000110000000000

.ipcon_tile 0 22
000001001111000000000000000000000000110000110000001000
000010100000010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000001000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000110000000000000000000000000110000110000001000
000000000000010000000000000000000000110000110000000000
000000000110000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000110000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000000000000000111000111000000000000000100000000
000000000100000000000100000000100000000001000000000000
101000000000000000000000001111001101000010000000000000
100000000000000000000000000011101110000000000000000000
010000000100000000000011000000011110000100000100000000
110000000000010000000100000000010000000000000000000000
000010000001000011100000000000000000000000000100000000
000000000000100001000000001011000000000010000000000000
000001100000001000000010000101100000000000000100000000
000000001000000001000100000000000000000001000000000000
000000000001010001100000000000011110000100000100000000
000000001010000000000000000000010000000000000000000000
000000000000100000000110010000001000000100000100000000
000000000000000000000010110000010000000000000000000000
000000000000001000000111000000011010000100000100000000
000000001100000001000010000000000000000000000000000000

.logic_tile 2 22
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000010000000000000000000000
101000000000000000000000000000000000000000100100000000
100000001010000000000000000000001110000000000000000000
110000000100001101100011010101000000000000000100000000
010000000000000001000011000000100000000001000000000000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000000000000000000000000000
000000000100001111000110010111000000000000000100000000
000000000000001101100011100000100000000001000000000000
000000000000000000000000000101011110000000000000000000
000000000000000000000000000000010000001000000000000000
000000000001000101100000010011000000000010100010100110
000000000000101111000011000000001011000001000010000000
000010100000000101110110010111101110000010000000000000
000000000100000000000110111011001010000000000000000000

.logic_tile 3 22
000000100000100000000000000000000000000000000000000000
000001000101000000000000000000000000000000000000000000
101000000001000101100000000000000001000000100100000000
100010100000100000000000000000001100000000000000000000
110000000000010000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
000010000000000111000000000011011101100000000000000000
000011000100000000000000000111001000000000000000000110
000000000000001000000000010000000000000000000000000000
000000000001011001000011110000000000000000000000000000
000001000000010001000000000000011010000100000100000000
000011001110001101000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000001011101000000000000000000000000000000000000
000000000000000000000000001011011100001000000001000000
000000000100000000000000000001000000000000000000000000

.logic_tile 4 22
000000000000100011000000010001001011011111110101100101
000000000000000000100011000011001110001111110011000000
101000000000000000000110000101111011010110100000000000
100000000100000000000100000011011011000110100000000000
110001001110000111000111100011001110100000000000000000
000010100001000001100010000101111011111000000000000100
000000000000000101000111000000001001000010100000000001
000000000000000000000111111101011101000110000000000000
000001000000000111000110100000000000000000100100000000
000000000001000111100011100000001110000000000000000000
000000000000000101100110001000000000000000000101000000
000000000000000000000000001001000000000010000000000000
000100001011000101100000010011101110100000000000000100
000100000000100000000011000101011101111000000000000000
000001000000000001000000000000000000000000000100000000
000000100100000000000000001011000000000010000000000000

.logic_tile 5 22
000000000000000000000010000001001001001100111000000000
000000001010100000000000000000101101110011000010010000
000000000000010000000000000111101001001100111010000000
000000000000100000000000000000101101110011000000000000
000100001000000000000011100111101000001100111011000000
000100000101000000000000000000001101110011000000000000
000000000000000000000000000011101001001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000000000000111100011001000001100111000000000
000001001100000111000011110000101011110011000010000000
000010101110001011000011110111001001001100111000000000
000000000010001111100111000000001100110011000010000000
000001000000000111100000010111001001001100111010000000
000010000001000001100011110000101110110011000000000000
000110100110010001000111010011001000001100111011000000
000101000000001011000111100000001110110011000000000000

.ramt_tile 6 22
000001000000000000000000000000000000000000
000000100100000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000100000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001100000100000000000000000000000000000
000001001001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000

.logic_tile 7 22
000010100000000001000000011000000000000000100110000000
000010000000000000000010110001001001000000000000000000
001010001000001000000011110101100001000010000000000000
100000000000001001000111101111101101000011100010000000
000010100000100001000000001000011100000100000100000001
000000001011000000000000000001000000000000000000000000
000000000000011000000110000001111000000100000100000000
000000100000001111000110000000010000000000000010000000
000000000000000111100000010101100001000000000101000000
000000000000000000100011110000001000000001000010000000
000000000110000001000111101101001100110000010000000000
000000000000000000000010111001011000010000000010000000
000101000001110111000000000000000001000000000100000000
000010000000110000100011110111001000000010000010000000
110000000000000000000010001111111100101000010000000000
100000001010000000000000001101111100001000000000000010

.logic_tile 8 22
000001000000100011100000000000011010000000000100100000
000010000001010000000000000011000000000010000000000000
001000000100000001100110010111101111100000000000000000
100001001100000000100110010001001100111000000001000000
000000000010001000000000010101111000000100000100000000
000000000001001001000010010000000000000000000000000010
000010100000010000000000000000000001000000000100000000
000001000000000101000000000101001010000010000000000010
000001101110001000000000001111111010000000000100000000
000010000100000101000000000011100000000011000000000010
000000000000011001000000001000000001000000100110000000
000100000000100001100000000101001001000000000000000000
000100001000110011100000000101011010000000000110000000
000100000110010000000000000000100000000001000000000000
110100000000000111100000000001100001000000000100000000
100000000111010000100010000000101010000001000000000010

.logic_tile 9 22
000000000110100000000000000101001000001100111000000000
000000100000010000000000000000000000110011000000010000
000000000010000111000000000000001001001100111000000000
000100000001010000000000000000001100110011000000100000
000000001010001000000000000001101000001100111000000000
000000000001000101000000000000000000110011000000100000
000100000000001000000000000011101000001100111000000000
000000100000001101000000000000100000110011000001000000
000100000110100000000000000111101000001100111000000000
000001000000000000000000000000000000110011000000100000
000001001010000101100010000000001001001100111000000000
000000100000000000100011110000001101110011000001000000
000100000101001000000000000101101000001100111000000000
000000100000101111000000000000000000110011000001000000
000000000000011000000000000000001000001100111001000000
000000000000100111000000000000001110110011000000000000

.logic_tile 10 22
000011100100010001100000001001000000000010100000000000
000001000000000000000000000001001011000001100000000100
101000000000001000000110010000000000000000000100000000
100000000000001011000110010101000000000010000000000000
110000000000111000000111110000000000000010000000000000
000000000101110011000110010000001110000000000010000000
000010000000000000000011001001111101101000010000000010
000001000000001001000100000101111111000000100000000000
000001001011010000000000001101011011101000000000000010
000000000001110000000000001101101101100100000000000000
000000000000001000000000011000000000000000000100000100
000000000110001111000011001111000000000010000000000000
000001100000100001000000000000001110000010000000000100
000011101110010001000000000000000000000000000000000000
000000000000000000000000011011111101100000010000000000
000000001000000000000011110101101001010100000010000000

.logic_tile 11 22
000010000001010111100110110101001000001100111000000000
000001000101100000000110100000001001110011000000010000
000010100110000000000000000011101000001100111000000000
000000000000000111000000000000101000110011000000000000
000000000000100111000011100101101000001100111000000000
000000000001011111100100000000001011110011000000000100
000001100101010000000011100111001001001100111000000000
000000000000101111000100000000001101110011000000000001
000010000000111011100000000011101000001100111000000000
000001000000010101100000000000001010110011000000000100
000110000100000011000010110001101000001100111000000000
000101000110000000000011010000001001110011000000000000
000010000000000001000000000011001000001100111000000000
000000001000000000000000000000001100110011000000000000
000100000000010000000000000101101001001100111000000000
000100001100000000000011100000101111110011000000000000

.logic_tile 12 22
000100101010100000000011100000001110000010000000000000
000000000000010000000100000000010000000000000000000000
101000001010000001100000010011100000000000000100000000
100000000000100000000011000000000000000001000000000000
110000000000000001100011100000000001000000100101000000
000110100000000000000100000000001001000000000000000000
000010000001010011100111100111101101100000000000000010
000011000000100000000100001001001101110000010000000000
000010100110101111100010001001100000000010000000000001
000011101010001001100000001101001111000011100000000000
000000000000001000000111000000000000000000000100000000
000000000111010111000000000011000000000010000000000000
000000100000001111100111101111011100101000000000100000
000101000000000111000010010101011011011000000000000000
000000000001000111100000000101001110010010100000000000
000000101100000000000000000000001101000001000000000010

.logic_tile 13 22
000001001010010000000010000011000001000000001000000000
000010000001000001000100000000001101000000000000010000
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000001111000000000000000000
000011100000001000000010000011000001000000001000000000
000010000000010101000100000000101011000000000000000000
000010100001010000000010000111100000000000001000000000
000001000000000000000100000000101001000000000000000000
000010000000110111100110100111000000000000001000000000
000000000000100001100000000000101000000000000000000000
000000000000000000000011100101000000000000001000000000
000000100000000000000110010000101110000000000000000000
000000000111001000000010010101000000000000001000000000
000000001100000101000110100000001111000000000000000000
000000000000000011100010110011000001000000001000000000
000000001111000000100110100000001101000000000000000000

.logic_tile 14 22
000000000001001000000000000000000000000010000001000000
000000000000101111000000000000001000000000000000000000
001000100000010101000000000000000001000000100100000000
100000001000100111000000000000001010000000001001000010
110000000000000111000000000000011010000010000000000000
010110100000000000100000000000010000000000000001000000
000011100000000000000000010101000000000010000000000000
000000000000001111000010110000000000000000000001000000
000010100001000000000000001000000000000000000100000000
000001000000100000000010000001000000000010000000000001
000010000001000000000000000000001110000010000000000000
000001001100100000000000000000010000000000000001000000
000001000000000000000111100000011000000010000000000000
000110001000000000000100000000000000000000000001000000
110010100000000000000011000111100000000000000100000000
100000000010000000000100000000100000000001000000100000

.logic_tile 15 22
000000100000001101100011010111100001000010000000000000
000001000000001111100111001101001000000011100000000000
001000100000000000000000000111101110100100000000000000
100011100000001001000000001011111111101000000000000000
010000000100000111100111100000000000000000000100000001
010000000011001111100000000101000000000010000000000000
000000001110000011100000000111101010000110000000000000
000000000000000000100000000101010000000101000000000000
000000000000000001100110000001000000000010000000000000
000000001011000001000000001101101100000011100000000000
000011000000000000000010000101001110000010100000000000
000010000000000000000100000000101000001001000000000000
001000001010000001000011100011001101001001110010000000
000100000000000000000010000001011010001111110001000000
001000001010010001000110101000000000000000000100000010
000000000000110111100000001011000000000010000000000000

.logic_tile 16 22
000000000000000001000000000001000000000000001000000000
000000000000000000100000000000001100000000000000001000
000000000000000101100010000111001001001100111000000000
000000100000000111000100000000001001110011000000000000
000000000111100000000000000101001001001100111010000000
000000001010110000000010010000101100110011000000000000
000000000001011111100111100011001000001100111000000000
000000001110110111000100000000101101110011000000000100
000001000000001000000010010101101001001100111000000000
000000000011001001000111000000001000110011000000000000
000000000000001000000000000111101000001100111000000000
000000000000001001000000000000001111110011000000000000
000001000000000011000000000111101001001100111000000000
000110000000000000100011110000001011110011000000000000
000010100000001001100000000101101001001100111000000000
000001000000010011100000000000001000110011000000000000

.logic_tile 17 22
000000000011010111100000000001001000001100111000000000
000000001100001111100011110000001001110011000000010010
000000000001011111000011100101101001001100111000000001
000000000000101111100000000000101011110011000000000000
000000000000011011100000010001101001001100111000000000
000001000000001111000011100000001000110011000000000010
000000000000001000000011110011101000001100111000000000
000000000000000011000111000000101011110011000000000010
000010100001010000000000000011101001001100111000000000
000001000000100000000000000000101100110011000000000010
000101000000001000000011010111001001001100111000000000
000110000000001011000010110000101001110011000000000010
000010100000100000000011100101101000001100111000000000
000001001100010000000000000000001010110011000000000010
000011100000110000000000000001001000001100111000000000
000011000000010000000000000000001010110011000000000010

.logic_tile 18 22
000000000110100111000000000000001000001100111100000000
000000000000011111000000000000001110110011000000010001
101010101010101111000110000000001000001100110100000010
100000000001001111000000000000000000110011000000000000
110000000000000000000000001001011111101001000000000000
000000100000000011000000000011011111000001000000000000
000000001000000001000000010001000001000000000000000000
000000000000010000000011100101001000000001000010000000
000000000100100000000010001111011001001001110010000000
000000000001000111000100000101111000001111110000000000
000000001010001000000011101000011100000110000010000000
000010100000001111000111101101011101000010100000000000
000000000000000011100111110101111100000110000001000000
000000100000000000000110000000111111000001010000000000
000000100000000000000110001011000001000010100000000000
000001001000000111000010000111001011000001100000000000

.ramt_tile 19 22
000000011100000000000000001000000000000000
000010010000000000000000000101000000000000
001000011100110111100111011000000000000000
100000110000011001100011011011000000000000
110000000000001000000000001000000000000000
010000000001001011000000001111000000000000
000000000001010111000000011000000000000000
000000100000100000000011000001000000000000
000000000000000000000000011001100000000000
000100000000000000000011011001100000000010
000001000000000011100111001000000000000000
000010100000100000000000001101001110000000
000000100000000001000011000000000000000000
000001000000001011000100000111001111000000
010000000000000000000010000000000001000000
010000000101000000000000000101001100000000

.logic_tile 20 22
000000000000001000000011100111101010100001010000000000
000000000000010001000000001011001011000010000000000000
101000000000001000000000000001011100001101010000000000
100000000000000111000011100111001010001111110001000000
110000001010010111100010011000001101000110100010000000
000000001010000011000111001101011101000100000000000000
000001000000000011100010000000011110000100000110000010
000000000000000000000100000000010000000000000001000001
000000001110001000000110001001001011010000100010000000
000100100000011011000010011001111110010000110000000000
000000001100001001000111001011011000010111100000000000
000000000000001111100111100011011011011011010000000000
000001000000001011100000000000000000000000100100000000
000010000000001101100000000000001110000000000000100000
010000000110001001100010001101011011001001000000000000
010100000000010111000111111111001101010110000000000010

.logic_tile 21 22
000000000000100111100110000000000000000000000110000000
000000000000010000100011100011000000000010000010100000
101000100000010000000000001011101000111100100000000000
100011100001011001000000001111111000111100110001000000
110000000000100011100111101101011110001000000000100000
010000000001010000100111111011101011101001010000000000
000000000001010000000000001111011110101000000000000000
000000000001010000000000001011101111000110000000000000
000010000000000000000011100000000000000000100100000000
000100000000001011000010000000001100000000000010100000
000001000100000000000010010001101110001010000000000000
000010000000010000000011001011010000001001000010000000
000000000000000001000111010000000000000000000100000000
000000000000000000000011110011000000000010000010000000
000011100110000001000000000111001010010101110000000001
000001000000001011000010011111001001101001110000000000

.logic_tile 22 22
000000000000001000000010011101111100101000010000000000
000000001100001111000110000101101100000000100000000000
101000000000000000000000000000000000000000100101000000
100000001000000000000000000111001100000010100010000111
110001000000010111100000001111011100100001010000000000
110000100000000000000000000101101000010000000000000000
000010000100100011000000010001000000000001000110000000
000000000000010000000011000011100000000011000001100010
000000000000001011100111001011101100100000010000000000
000000000000100111100100000101011010010100000000000000
000000100000001011100000001101101110100000010000000000
000000000010000001000000000011001001101000000000000000
000010100000001001000010000000001101010100100100000110
000001100000000001000011110000001110000000000010100000
000000100000000001100000000000011100000100000100100000
000001000111010000000000000011000000000110000010000001

.logic_tile 23 22
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
001000000001010000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000001000000000011000000000010000000100000
001000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000001001100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 24 22
000010100001010000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000100001110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000010000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000010000010000000000000000000000000110000110000001000
000000000010000000000000000000000000110000110000000000
000001000000010000000000000000000000110000110000001000
000011000000100000000000000000000000110000110000000000
000000000011000000000000000000000000110000110000001000
000010000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000001000000000000000000000000000000110000110000001001
000000100000000000000000000000000000110000110000000000
000010100000010000000000000000000000110000110000001000
000001000000100000000000000000000000110000110000000001
000001000000100000000000000000000000110000110000001001
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110001001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000001010000000000000000000000110000110000000001
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110001000000
000100001110000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000100000
000010000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110001000000

.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000100000000000000000000000000000000000000000000
010000000000000000000000000111000000000000000100000000
010010100000010000000010100000100000000001000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000001010000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000001010000000011100000000000000000000000000000
000010000001000000000000000101101101000010000000000000
000001001010100000000000001101111011000000000000000000

.logic_tile 2 23
000000000000000001100000010000000001000000100100000000
000000000000000000000010000000001000000000000000000000
101000000000011000000110100000000000000000100100000000
100000000000000011000000000000001010000000000000000000
110000000000000101000110000000000000000000100100000000
110000000000000001000010100000001101000000000000000000
000000000000000001100010100000000000000000000100000000
000000000000000101000000001111000000000010000000000000
000000000000000000000000011001111101100000000000000000
000000000000000000000010111101111101000000000000000000
000000000000000000000110011000000000000000000100000000
000000000000000000000010000111000000000010000000000000
000000000000001000000011010101101110000010000000000000
000001000000000001000011000101001001000000000000000000
000010000000000000000000000101101010000010000000000000
000001000000000111000000001101011000000000000000000000

.logic_tile 3 23
000000000001011111000000000111100000000000000000000000
000000000100000001100000000101101110000010000000000000
101000000000000111000011110000011000000100000100000000
100000000000000000100011110000010000000000000000000000
110010000001010001100000000111011010010111100110000101
000001000010100000100010001011001000010111110000000011
000000000001010000000111111111101100111000000000000010
000010100000000001000111010111101000010000000000000000
000000000000000001100000010000000000000000000000000000
000010100000000001000011000000000000000000000000000000
000000000000000000000000010000011100010010100000000001
000000000000000011000011000011001111000010000000000000
000000000000010001000000001101011001111001010000000000
000000000000000011100011101011111011011000100000000000
000110001110001000000010011011011111100001010000000100
000100000001010011000110000001011011100000000000000000

.logic_tile 4 23
000000000000000011000000000011111101000110100001000000
000000000000000000100010110000011000001000000000000000
101010100000000001100110000011101011011111110000000000
100000000001000101000011101111011001111111110000000010
000000000000000111000110000111111010000010000000000000
000000000001000000000000000000000000001000000000000000
000000100000000101000000000000001000010010000000000000
000000000010001101100000000000011000000000000000000000
000001000000000001000110100000000001000010000000000000
000010000001010000000111100101001010000000100000000000
000001100000001001000010000111100000000000000010000000
000011000110100001100100001011100000000001000010000000
000000000000000001000000010000000000000000000101000000
000000000110000000000010001011000000000010000000100100
110000100000010111100111101001101110100010000000000000
110001100111000001100100000001101100000100010000000000

.logic_tile 5 23
000000000001100111000000000111101001001100111001000000
000000000000010000100000000000001010110011000001010000
000000001110000000000000000111001000001100111000000000
000000000000000000000000000000001100110011000001000010
000000000001000111100000000011001001001100111000000001
000010100001100000100000000000101101110011000000000000
000000000000000111100011100101001001001100111001000000
000000001010000000000000000000001101110011000000000001
000001100000000111100111110111001001001100111000000000
000011101000001111000111110000101011110011000010000000
000000000000000001000010000011001000001100111001000000
000000001100010000100011010000001000110011000000000001
000000001100010011100000000111101001001100111001000000
000100000001010000000011100000101110110011000000000100
000110000000000001000000010011001001001100111001000000
000001101110001111100011000000101100110011000001000000

.ramb_tile 6 23
000100000000000111100000000111111110000001
000000010100000000000011100000010000000000
101000000000001000000000000111101110010000
100000000000000011000000000000010000000000
010000000001010000000011110001011110100000
110000000000010000000011010000010000000000
000000000000000001000010000011001110100000
000000000000000001100110001101110000000000
000000000000000111000000001011111110100000
000000000000100000100010100001010000000000
000011001000000001000000001111101110100000
000010000010000000100000000101110000000000
000000100010000000000010000011011110000000
000000000000100000000100001001010000000000
010100001110010011100010101101101110100000
110100000000100101000010011101110000000000

.logic_tile 7 23
000000000000100101100111100101001110010010100100000000
000001000000000000100100000000101010100000000000100000
101000000000000000000111000011000001000011010100100000
100000100000000111000010010111001001000001000000000000
010000000000000001000010000111101111010010100100000000
110000000000000000000011100000101000100000000000000100
000100001000000111100000000000011100000110000100000000
000000000000000000000000000111011000010100000000100000
000000000000000000000000000111000001000010110100000010
000000001011001111000010000111001111000000010000000000
000000000001000101000010001011100000000010010100000000
000000000000101001100011110111001110000001010000000010
000001101000000001000000001011111100100000010000000000
000011000000001001100000000101011101010000010010000000
110011100000010111100010000001100000000010010100000000
110010000000000111100111001001101110000001010000100000

.logic_tile 8 23
000000100110000000000000010111100000000000000110000000
000000000000000000000011010000101110000001000000000000
001001000110100000000111010011001110000000000100000000
100000100101010000000111010000000000000001000000000000
000001000000010000000000010000011100000100000100000000
000010100111000000000011010111010000000000000010000000
000011000100000000000111100111101110000000000110000000
000010000000000000000011000000000000000001000000000000
000000000000101000000110101101111000100000010001000000
000001000111000101000000001001111001010000010000000000
000010100000001000000110100111000000000000000110000000
000100000000000101000000001011000000000010000000000000
000011000000100001000000001101011001100001010000000000
000010000000000000000000001101111111100000000010000000
110001000000100101100011110111011100000100000100000000
100010000001000000000010100000000000000000000010000000

.logic_tile 9 23
000000000000001000000110110000001000001100111000000000
000000000000000101000010100000001010110011000000010000
000000001000000111100000000000001001001100111010000000
000011100010000000100000000000001000110011000000000000
000010100000100101100000000101001000001100111000000100
000000100100010000000011100000100000110011000000000000
000100001001010101100110100101101000001100111000000000
000000000000100000000000000000000000110011000000000000
000001001010100000000000000000001001001100111000000000
000000000000010000000000000000001011110011000000000000
000000001011000000000000000000001000001100111000000000
000000000000100000000000000000001001110011000000000000
000100001000010000000000000000001000001100111000000000
000100000110000000000000000000001000110011000000000000
000100000000000000000000000001001000001100110000000000
000000100000000000000000000000100000110011000000000000

.logic_tile 10 23
000000001010000011000011111011100001000010100001000000
000000000000010000100010110011101111000001100000000000
101001000000001011000011011001100000000010100000000010
100000000000001101000010011001101001000001100000000000
010000100001000111100111000101111110010100000111000011
110001001010100000000100000000001001101000010000000100
000001001001010001100110010001001011010100000111000011
000010000000000111100111000000101011101000010000100001
000000000001011000000000000111000001000000100111000110
000000000000101111000010100000001000000001010010000000
000000001000011000000111000011011011101000000010000000
000010100111101111000000001001101000100000010000000000
000000000000000000000000000001001001100001010000000100
000110101100000001000000001011011011010000000000000000
000001000000011000000010000000001100000010000000000000
000010000001110111000100000000000000000000000000000100

.logic_tile 11 23
000000100001011000000111100111001001001100111000000000
000001000110001111000000000000001110110011000000010000
000001000000000000000000000001101000001100111000000000
000010000000000000000010010000101001110011000000000000
000010001011010001000000000101001000001100111000000000
000001001100100001100011110000001101110011000000000000
000000001010000000000000000001001001001100111010000000
000000000000000000000011110000001011110011000000000000
000010100000000011100010000011001001001100111000000000
000000000000000000100010000000101101110011000000000000
000001000000000101000000000101001000001100111000000001
000010000100000000000010100000001011110011000000000000
000100001001000101000000000011001000001100111000000000
000101000000101111000000000000001110110011000000000100
000000000000000101100111000111101001001100111000000000
000000000000000000000000000000101100110011000000000100

.logic_tile 12 23
000001100000100000000000010000011010000100000110000100
000011000001000000000011110000010000000000000000000001
101000000000000000000011000011011101101000010000000001
100000000000101111000100001111011001000000100000000000
010010000001010111000011111111100000000001000100000010
110111001010100000000010110001100000000011000001000111
000000000000010000000111100000000000000000100100000100
000000000000100000000110010000001110000000000000100001
000010000110101001100000001000001101000110000000000000
000000000110011001100000001011001011000010100000000001
000000000000000000000000010001000000000010000000000000
000000100000000000000011010000100000000000000000000000
000000000001000000000000000101000000000000000110000100
000110101001000001000010110000100000000001000010100110
000000001110000000000000000000001010000010000000000000
000000000000000000000011100000000000000000000000000000

.logic_tile 13 23
000000100000100001000111100001100000000000001000000000
000000000001000000000100000000001010000000000000010000
000001000000000101100000000111100001000000001000000000
000010100000000000000000000000101100000000000000000000
000000100100000011100000000111100001000000001000000000
000011100001000000100010010000001011000000000000000000
000000000110000000000111100011000000000000001000000000
000000000000000000000100000000001011000000000000000000
000011000000001001000000000001000001000000001000000000
000011000001000101100000000000101101000000000000000000
000000000000001011000000000011100000000000001000000000
000000000000000101000010110000001100000000000000000000
000010101000000101000000000001000000000000001000000000
000000101011000001100000000000001110000000000000000000
000010100000000000000110100000001000111100001000000000
000000000000100001000000000000001110111100000000000000

.logic_tile 14 23
000000000000001111000000000001000000000010000000100000
000000001101001011100000000000000000000000000000000000
001001000001011000000000000000011000000010000000000000
100010100010100011000000000000000000000000000001000000
110000000000111000000011101011011101010101110000000000
010100000001011111000010001101101110010110110000000000
000000000000000000000010000001001011101000010000000001
000010100000010000000100001111011101000000100000000000
000000000000000000000110100000001010000010000000000000
000000000000000011000011100000010000000000000000000010
000001000110000111100010000111100000000010000000000000
000010100000000000000000000000100000000000000000100000
000000000000100000000000000000001010000100000100000000
000000000001000000000011110000000000000000000000100000
000000001000010101100011100011000000000010000000000000
000000000000000000000100000000000000000000000001000000

.logic_tile 15 23
000001000010000001100111001001011111100000110000000000
000000000000100000100011001101011001000000010000000000
101001000000010000000000010000000000000000000100000000
100000000000110000000011101001000000000010000000000000
110000000000010000000011101000011010000110000000000000
000000000000100000000100001011011100000010100000000000
000001000001001000000010011011101010000010000000000000
000000000000001001000010001011110000001011000000000000
000100000000010000000110000000000000000010000010000000
000000000000001011000000000111000000000000000000000000
000010000110000101100111000001111011100000000000000000
000000100001000000000111101011111100100001010000000000
000000000101010001100000000000000000000000100100000000
000010101110000000000000000000001001000000000000000000
000001000000001000000000011101111001101100000000000000
000010100000001011000011010101111110000100000000000000

.logic_tile 16 23
000011100000001000000010000001101001001100111000000000
000110000100001111000100000000001011110011000000110000
000000000000000001000000010001001000001100111000000000
000000000000001011100011100000001010110011000000000010
000001000000000000000000010011001001001100111000000100
000010000000000011000011110000001100110011000000000000
000000001000100111000011110111101000001100111000000000
000000000000000000100011110000101001110011000000000100
000001000010000001000000000101001000001100111010000000
000010000111000000100000000000101111110011000000000000
000001000000001000000111100001101001001100111000000000
000000100000001001000000000000101101110011000000000000
000001001010000000000010000101101001001100111000000000
000000000001000000000000000000101000110011000000000001
000000000000000000000111100101101001001100111000000000
000000001100000000000111110000001111110011000000000000

.logic_tile 17 23
000011100000001111100000000001001001001100111000000000
000011000000000111000011110000001010110011000000010010
000000000100000111000000000101001000001100111000000000
000001000000000000100000000000001011110011000000000010
000000001100000111000000000001101001001100111000000001
000000000000000000000011000000001111110011000000000000
000000000000000111100000010011001001001100111000000001
000000000000000000100011100000001111110011000000000000
000000000110011000000000010011101000001100111000000001
000100001011000011000011010000101101110011000000000000
000000001010000001000011000111101001001100111000000001
000000000000000000100000000000001100110011000000000000
000010100100010000000000000111101000001100111000000000
000001000000100000000000000000001000110011000000000010
000010100000000011100011110001001001001100111000000000
000001000000001001100010110000101011110011000000000010

.logic_tile 18 23
000000000000000111000000001111000000000010000000000001
000000000000000000100000000011001110000011010000000000
101000000110000000000011100000011110000100000100000000
100000000000000000000110010000000000000000000000000001
110000000000000111100000000001000000000000000100000000
000000000001000011100011100000000000000001000000000000
000010101000000000000000000000000000000000000100000000
000001100000000111000000000011000000000010000000000000
000000000001010111000000010101000000000000000100000100
000000000001110000100011000000100000000001000000000000
000001001010001000000000001011000000000010100010000000
000100100001011011000000001111101110000010010000000001
000010100000000001000000001111011010100001010010000000
000000001010001001100010101111101010010000000000000000
000000001010000001000011110001100001000011100000100000
000000001110100000000011010101101001000010000000000000

.ramb_tile 19 23
000000100000000011100010000001011110001000
000001110000000000100000000000100000000000
101000000000100011100000000111011100000000
100000000000010000000000000000100000100000
110000000000000000000010000111011110000000
010000001111010000000000000000000000100000
000001000110100001000000000011111100000000
000000100001010000000000001111100000100000
000000000000000000000010111011011110010000
000000001000000000000011010101100000000000
000011001110100000000010000111011100000000
000010100001010111000111110001000000100000
000000000001000001000111001011111110010000
000010100010100101100011011111100000000000
110000000000100011100011101101011100000010
110000000111010111000000000001100000000000

.logic_tile 20 23
000000000000010000000010110111000001000010100000000000
000000000000100000000011100101101000000001100000000100
001000001000000000000011101011011010000010100000000000
100001000000000011010010100011111011000010000000000000
010010000000000011100011101000000000000000000100000001
010010100000000001100111100111000000000010000001000000
000000000000001111000010000101111000000010000000000000
000000000000011111100111101001010000000111000001000000
000010000100000000000000011011101010000010100000000000
000001001010000000000010111101001011000001000000000100
000000000000000001000110100011111001010110000010000000
000000000000000000100011100000101011000001000000000000
000000100000010000000000010001111101000110100000000000
000001100000100000000010100000111000000000010000100000
110000000000000101100000001000000000000000000100000000
100000000000000000100000000101000000000010000011000010

.logic_tile 21 23
000000000000000101000000001011111010001110000000000000
000000001100001101100010111001000000000100000000000100
101000000000100000000000010111011101110000010000000000
100001000000010111000011010111001110110000110000000000
000000000000000101100010110011001010110011110100000000
000000001110001001000111010001001101110001010000000000
000000000000001011100010100111111010000010100000000000
000000001001000011100100001011101110000010000000000000
000010100000000001100111000111001011110000010000000000
000001000000000000000110001101011011110000110000000000
000001000000001001000010000101011100101110000100000000
000000100000000101100010000101011000111101010001000000
000000000110000101100110001011111101000010000000000000
000000000000000111100000000111011111000011000000000000
010010100000000011100111011111001000101011010100000000
010011100000000101100010111111111010011011100000000000

.logic_tile 22 23
000000000000000000000010111011101100110000010000000000
000100000000001011000111000101101111100000000000000000
101001001000000011100010010001000001000010000000000001
100000001110000111100111011001001100000011010000000000
010000000000000101000010001001111110100000000000000000
110000000001000111100010011111001101110100000010000000
000011000011000011100110100111011000101001000000000000
000000001100100000100110111011111010100000000000000010
000000000000010111100111110101101110100000100000000000
000000000000100000100111000111111001010000100000000000
000000000000001001000111001011111011100000010000000010
000000000100001011100000000001011001101000000000000000
000000000000001111100011110000001010000010100000000000
000000000000000001000011010001011010000110000000000100
000001101101011000000111100000011000000100000100000100
000001000000111011000000000111000000000110000011000010

.logic_tile 23 23
000010000001000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
101000000100000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
111000000000010000000000000000000000000000000000000000
000000001110100111000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000001000000
000010101111010000000000000000000000000000000000000000
000001000100100000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000

.logic_tile 24 23
000000000001010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.dsp0_tile 25 23
000010000000000000000000000000000000110000110010001000
000000000100000000000000000000000000110000110000000000
000000000010010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000100000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110001000000
000000000000100000000000000000000000110000110010001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110010001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110010001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110010001000
000000001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000010000000000000000000000110000110000100000

.dsp1_tile 0 24
000000010000000000000111000001101010110000110000001001
000000010000000000000100000000010000110000110000000000
000000010000000011100111000011101100110000110000001000
000000000000000000000000000000010000110000110000000001
000000010000000011100111000001101110110000110000001001
000000000000000000100011110000110000110000110000000000
000000010000000111100000000101101010110000110001001000
000000010000000000000000000000000000110000110000000000
000000000000001000000000010011111110110000110000001000
000000000000001011000011110000100000110000110000000010
000000000000000011100111100011011100110000110001001000
000000000000001001100111000000010000110000110000000000
000000000000000000000010000011101000110000110000001000
000000000000000000000010010000010000110000110001000000
000000000000000000000000000111001010110000110000001000
000000000000001001000000000000110000110000110000100000

.logic_tile 1 24
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 24
000000001110000111000000000000011100000100000101000000
000000000000000000000000000000010000000000000000100100
101010001010001000000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000001010000000000000000001000000000010000000000010
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 3 24
000000000000100000000000000000000000000010000011100100
000000000001010000000000000000000000000000000001100001
101001000000000000000000011111101010000010000000000100
100010100000000000000011101011110000001011000000000000
110001000000000011100110100000000000000000000000000000
000000100110000000000000000000000000000000000000000000
000000000000000000000000001101011110000110000000000000
000000000000000000000000000011010000001010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100110000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000100000000000011110000000000000000000000000000
000010000000000000000111000001100000000000000100000000
000001000000000000000000000000100000000001000000000000

.logic_tile 4 24
000100000001001000000000001000000000000000000101000000
000101000001011101000000000001000000000010000000000000
101000000000101000000011100000011100000100000100000000
100000000111011001000000000000010000000000000000000000
110000000000000001100000000011100000000000000010000000
000000000000000000000010010000001000000001000000000000
000010100001010000000110000000001011000110000000000000
000001000000000000000011101101001011000010100010000000
000000000000000111000000000000011110000100000010100000
000000000000000000100000000001010000000000000010000000
000000001000000111000000010001000000000000000011000001
000010000000000000000010100011000000000010000010000000
000000000000010000000000001001101010000110000000000000
000000000000100000000000001101110000001010000000000010
000010000001011000000000010000000001000000100100000000
000000000001010101000011010000001110000000000000000000

.logic_tile 5 24
000001001011010001000000000101101001001100111001000000
000010000110010000100011100000001110110011000001010000
000000000000000111000000000001001001001100111011000000
000000000010000000000000000000101101110011000000000000
000000000000100000000000000011101001001100111000000000
000001000001000000000011110000001101110011000010000000
000000000000001000000000000111001000001100111000000000
000000000000000111000000000000001101110011000011000000
000000000001000000000011100101001001001100111010000000
000000001010100000000011000000101111110011000000000000
000001001010000001000010000011001000001100111000000000
000000101100000000000010000000101000110011000001000000
000000000000000001000111100111001000001100111010000000
000100000110100000000010000000101111110011000000000000
000000000000000111000111101000001001001100110000000001
000000000000000000100110011111001000110011000000000000

.ramt_tile 6 24
000000100001110000000010000111011010000010
000000000001110000000100000000010000000000
101000000001000000000000000111111000000000
100000001100100000000010010000010000000010
110010000100000111000000000001011010000000
110000000011000000100011000000110000010000
000000000001000111000000001011111000000001
000000000000001011100010010101110000000000
000010100000000000000110110011111010000000
000000000000000000000011101011010000010000
000010100001001101100000000101011000000000
000001000010101111000010011011010000000000
000000000110000101100111101101011010000000
000001000000001001000111100011110000010000
010000000110000111000000000111011000000001
110001000010000000100000001111010000000000

.logic_tile 7 24
000000000000000000000011111011011011101001010000000000
000000001010100000000010110001111111111101110000000100
000000000000001111100110110011011010101001010000000010
000000000000001011100110111101101110111101110000000000
000001001010000111000111100101101100111100010000000000
000010001011010000100111001101101001111100110000000100
000000000000000111000111010000000001000000000000000000
000000001001010001000111101001001001000010000011000000
000100100000000101100010111011111000000001000000000000
000001000110101001000010101101100000001011000000000001
000011000001010000000011001101001111111101010000000100
000011100000000001000100001101001010111100010000000000
000110101010001101000110110111101111111001010000000000
000001000000000111000011100011101100111001110010000000
000000000000000000000010011111011000111001010000000000
000001000001000000000010101101111111111001110000000001

.logic_tile 8 24
000000000000000111000000011000011011000010000100100000
000000001000001111000011111001011110010010100000000000
101000001010000011100000000011100001000000000000000000
100000001010000000110011100000101100000001000010000000
010000000000000001000011100011111110000100000001000000
110100000000100000000110110000010000000000000000000000
000000000000100001000000000001000001000000000000000000
000000001001000000000010110000101100000001000000000000
000000100000100000000000001000001010000010100100000000
000001000000000011000000000111011010010000100000100000
000000000000000101000110001000011111010010100100000000
000000001110000000000010101011001000010000000000000100
000001101010110000000000000011100000000000000000000000
000011000000010001000000000011000000000010000000000000
010010100000000011100000000001000000000010000000000000
110011100110000000000010000001001110000011100000000000

.logic_tile 9 24
000000001010001001100010000101011000010110000100000000
000010100000001011000011100000111000100000000001000000
101010100000001000000010000000011011010110000000000000
100000000000000111000111111011011100000010000000000000
010101000000001101100111100000001100000010000000000000
110110000000001011100110110000000000000000000000100010
000001100000000011100111100111000000000010010100000000
000011101100000000000110000001001010000001010000000001
000000000000000001100110100101111111110000010000000000
000000000000011111100000000011101000010000000000000001
000000100110100001000000010011111000001011000110000000
000001000000010000000011010101110000000001000000000000
000010000000000011100000000001001010001010000100000000
000011100100100000000000000101100000001001000001000000
010000000111101001000000000001011110001011000100000000
110000000001011011000000000101100000000001000001000000

.logic_tile 10 24
000000000000111001000011011011011011101001000000000000
000100000011110001100011101011001001100000000000000000
101001000000000011000011111001001110010110100000000000
100010001000100011100011001101001110000110100000000000
000000000000000001100011111001000000000010000000000000
000000000001000000100111000101001100000011010010000000
000000100001011101000000001001001010111001110100000000
000000100000101001100011111011111111110100110000000000
000000000000101111000000011000011111010000100110000000
000000000000001101100011100111001111000010100000000000
000010001010000000000011110101011001101000010000000000
000010100001010001000111100011011000000000100000000000
000000000000000001000000000001011000000010000000000000
000000001110000001100011111011110000000111000000000100
011010000000010101000111100011111000101000010000000000
010001000000001111100100000011011011000000100000100000

.logic_tile 11 24
000001000000100111000010000000001000111100001000000000
000000001011001111100000000000000000111100000000010000
001001000110000000000000010001000000000010000000000000
100000001010001011000010010000000000000000000000000010
110000000000000000000010000011101110000000000010100000
010100000001000101000110100000100000000001000001000000
000000000000000001000000000101001100110000010000000000
000000000000000000000000001101101111010000000000000000
000000000110000111000000000000011100000100000100000010
000000100000001111100011100000000000000000000000000000
000000100110011001000110100101011000110000010010000000
000001001110000111100000000101101111010000000000000000
000010000000000000000000011001001110000000000010000000
000000000000000001000010001001000000001000000000000111
000000000000110000000000000101111100101000000000000100
000000100000010000000000000011001001100100000000000000

.logic_tile 12 24
000011000000100000000000010111011000000100000000000000
000010000000010000000011010000110000000000000000000000
101000000000010000000011100000011010000010000000000000
100000001000000000000000000000000000000000000000000000
010000001010100000000000000000001011010110000100000000
010100000010000001000011100111011100010000000000100000
000000000110000111100110010011011010000100100000000000
000010000001010001100111110000011100100001000000000000
000000000000011101100111101111101110001011000100000000
000010101110110101000000000011000000000001000000000010
000001001000000000000000000000000001000010000000000000
000000000000000011000000000000001011000000000010000000
000000000000000001000000010011000000000010000000000000
000001000000000001000010110000100000000000000000000000
110000000000000111100000001000000000000010000000000100
110000000110001001100000000101001010000000000011000000

.logic_tile 13 24
000000000000001000000000010101101001001100111000000000
000000000000000101000010010000001011110011000000010000
101000000000000111000011000000001000111100001000000000
100000000000001001000100000000000000111100000000000000
000010001000000000000111110011011110111001110000000001
000001000000000000000111101001111000111000110000000001
000000000001001111000111100011111111000010000000000000
000000000001001011100100000000001111000001010000000000
000000001101010000000110000111101100111000110100100000
000010100000100000000000001001111000111100110000000000
000111001100001001100000001101111111111001010100000000
000010000000000111000010101001011000111110100000000000
000000000001000011100000000011100000000010100000000000
000000100110100000100000000111001011000001100000000010
010000100001000101000110000111111100010010100000100000
010000000000100000000010100000011011000000000000000000

.logic_tile 14 24
000000000001011000000000000111100000000000001000000000
000001000001101001000000000000100000000000000000001000
001001001000001011100111100001100001000000001000000000
100010000000000001000011100000101000000000000000000000
010010100000010000000111010001101001001100111000000000
110000000010100001000111010000001011110011000000000000
000001000000000000000110000001101001001100110000000000
000010100000000000000000000000001000110011000000000000
000000000111001000000000000000000000000000100100000010
000000000110100111000000000011001111000010100000000000
000011000000000000000000000001011110010001110000000000
000011000000000000000000000111011010101011110000000000
000010100001000000000110010101011000000110000000100001
000000000000101001000010000000110000001000000010000110
110000001000000000000010110011000000000000000100000001
100000000001010000000011011111000000000010000000000000

.logic_tile 15 24
000000001010000000000110010001101111110000100000000000
000000000001010000000011101101101100110000000000000100
101000000010000000000010110001111010000110100000000000
100000000000001111000011010000111101000000010000000000
000000000000011001000111001011111110010101110010000000
000010101010001111000000000001111010101001110001000000
000100000010000011100110101011011110110011110100000000
000000000000000000100110110011001100110010100000000000
000011000000000011000111000111011011000110000000000000
000010001010001111000100000000011101001000000000000000
000000000000001001000110000111111100000010000000100000
000000000011010001000010110101010000000110000001000000
000000000000000000000010000001011110010110000000000000
000100000000000111000000000000101111000001000000100000
010010001101010101000000000001000000000001000000000000
110000100001100001100010110111100000000000000000000000

.logic_tile 16 24
000010100100000000000000010001101000001100111000000000
000010100000000000000011110000101100110011000001010000
000000000000000000000111000101101001001100111000000000
000001000000000000000000000000101111110011000010000000
000000000000000101100010000011101000001100111001000000
000010001000000111000100000000101011110011000000000000
000010000000000000000010000011001001001100111000000000
000000000000001001000100000000101010110011000000000000
000000000111101000000000010111001000001100111000000000
000000000000111011000010010000001010110011000000000000
000000000000000000000011100111101000001100111000000000
000100000010000000000100000000101111110011000000000000
000001001010001000000011000111101000001100111000000100
000000000000000011000111110000001111110011000000000000
000001000001110000000111000001001000001100111000000000
000000100001111111000011000000101010110011000000000001

.logic_tile 17 24
000010101001000000000010000000001000001100110000000000
000011100000000000000100000000000000110011000000010010
001000000000000101100000000111111100000110100000000000
100010100001010000000010010000111100000000010001000000
110000000001011111000110001111001010001010000000000000
110000000000000111000100001001000000001001000000000010
000000000000000000000000001111000000000010010010000000
000000100001000000000010001011001010000010100000000000
000000000000000011100000000011001111000010100000000000
000100001000000000100000000000011110001001000000100000
000000000000000000000110010000001011001100110000000000
000000001000000000000111010000011011110011000010100000
000010000000000001100111000001101010001010000000000000
000001000000101101000110100101000000001001000000000010
110000001000000001000010100000000000000000000100000000
100000000000000000100000001001000000000010000001000100

.logic_tile 18 24
000000000010000011000110100101100000000000001000000000
000010100000000000000110100000101011000000000000000000
000001001111000101100110100101101000001100111010000000
000010100000100000100100000000101111110011000000100000
000000001010000101100010100111101000001100111010000000
000000000000010000100000000000001001110011000000100000
000000001100100000000111110111101001001100111010000000
000000100001000000000011000000101000110011000010000000
000000000000000000000000000111001000001100111000000001
000000000010010000000000000000001010110011000001000000
000000000000001000000000010111001000001100111000000000
000000100000001101000010110000101000110011000000000110
000000000000001000000010000001101001001100111010000100
000000000000001101000111000000101100110011000000000000
000000000111010000000010000011101000001100111000000001
000000000000000011000100000000101001110011000000000000

.ramt_tile 19 24
000010000000000111000000000011101100000001
000010000001000001100000000000100000000000
101000000000001111000011000011001110000000
100010101000101111100111110000100000001000
110000000000100011000000000111101100000000
110000000000010000000000000000100000000000
000000001110000000000111101011001110000000
000000000000000000000100001001000000010000
001010000000000011100000010111101100100000
000111000000101001100010100101000000000000
000000001101010001000110101001001110000010
000000000000100000100000000001000000000000
000000000010000011100111001001001100000000
000000000001010000100100001001000000000100
010010000001011000000000001101101110000001
010000100001010101000010010011100000000000

.logic_tile 20 24
000000100110001001100110001001111011100010110000000000
000001000000000011100111110101101100110110110010000000
000010000000011000000011110101111100111110100010000000
000001001100001001000010011111111001111000100001000100
000000000001111101000000000001011000110011110000000000
000000100010110111000000000011011101110001010000000100
000010000001010011100011100101101110101110000000000000
000000001110101101100010110101101110111110100010000000
000010101000011101100010011101111100110110110000000100
000001001110100101000010111101101000111000100000000000
000000000000000101100110100101101010111111010000000000
000000100000000001000110001011101100010110000010000001
000011000001000011000000011011111111111011110000000100
000011101010100101100010101101101000100001010010000000
000000000001001000000000011001101001101110000000000000
000000001100000101000010101001111111111101010000000100

.logic_tile 21 24
000000001000001101000111000101111101000110100000000000
000000000000000111100100000101001011001111110000000000
000000000000010000000010100101101011010111100000000000
000000001001110111010100001001101101001011100000000000
000010000110011101000000001001111110010111100000000000
000000001110001111100011100111101010000111010000000000
000001001100101000000010110001011100110100000000000000
000110100001011111000111101111011010100000000000000000
000010101010000011100000000011011000010111100000000000
000001001000010001000010010101011101000111010000000000
000100000000000111100010001011011100000110000000000000
000110001111000001000110011101001011000010000000000000
001000100000000000000000011001001111000110100000000000
000000000000001111000011010001001011001111110000000000
000000000000001101100000001011100000000010100000000000
000000000000000111100000001001001111000001000000000000

.logic_tile 22 24
000000001010000101000000000001001011111000000000000000
000000000000000111100000000001011101111100000001000000
101000000000101011100110010111101101101011010100000000
100000000000010111100010100101001000100111010000000000
000000001010001111000000010011111100000110100000000000
000000001100000001100010000000101000000000000000000000
000001000000001011100000011101111000100010110100000000
000100100000000101100010001111011111110110110000000000
000000100000000000000010010101111100000010100000000000
000011000000011101000111010000111000000001000000000000
000000000101011001000010110000011101000010100001000000
000000000000000011100110110111001001000110000000000000
000000001100010000000000000011000001000010000000000000
000000000000101001000011110101101111000011010000000000
010000000000001001000111111011011011101011010100000000
010000000100001001000110010111101010101011100000000000

.logic_tile 23 24
000010100000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000100101000000
100000001000000000000000000000001101000000000000000000
110000000101010000000000000000000000000000000101000000
000000000000100000000000001111000000000010000000000000
000010001101011000000000000000000001000000100101000000
000010000000001111000000000000001111000000000000000000
000000000001010000000011100000000001000000100100100000
000000000000000000000000000000001111000000000000000000
000000000000000111000000000000000001000000100100100000
000000001001000000000000000000001100000000000000000000
000000001110000000000011100000011010000100000100000100
000000000000001111000100000000000000000000000000000000
000000000000000000000011100000000000000000000110000000
000010000100000000000010010111000000000010000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000010000000000000000000111001100110000110000001000
000000010000000000000000000000110000110000110001000000
000000010000100000000000010111001100110000110000001000
000010000000000000000011010000110000110000110000100000
000000010000000000000000000011011100110000110000001000
000000000000000000000000000000010000110000110000100000
000001010000000000000000000011101110110000110000001000
000000010000000000000011100000100000110000110000000100
000000000000000011100111100011101110110000110000001000
000000000000000000000111010000000000110000110000000100
000000000000001111100111110111111110110000110000001000
000000000000000011100110110000010000110000110000000100
000000000000001111100011110111111010110000110000001000
000000000000001011100011100000010000110000110001000000
000010100000000111000111000001111100110000110000001000
000000000000001111000100000000100000110000110001000000

.dsp2_tile 0 25
000000000000000000000010000011111110110000110000001000
000000010000001001000011100000000000110000110000100000
001000000000001111100000010101111010110000110000001001
001000010000001111000011100000010000110000110000000000
010000000000000111100000000111101000110000110000001000
010000000010010000100000000000110000110000110000100000
000000000000000111000111100011101100110000110001001000
000000000000000000100100000000010000110000110000000000
000000000000000011100011110011011100110000110001001000
000000000000001001100011000000010000110000110000000000
000000000000000001000010000001101100110000110001001000
000000000000001111100100000000000000110000110000000000
000000000000000000000000000001101100110000110000001000
000000000000000000000000000000010000110000110000000010
000000000000001000000000000001101010110000110000001000
000000000000000011000011110000100000110000110000100000

.logic_tile 1 25
000100001101001000000111101000001010000100000100000000
000100000000000001000010011111011110010100100000000000
001000000000000101000011110011111110010100000000000000
100000100000000000100010000000011001100000010000000000
110000000100000000000110010001100001000001010000000000
010000000000000001000010000001101100000010010000000000
000000000000000000000000000001011101000000100000000000
000000000000000000000000000000101110101000010000000000
000010100000000001100000010000001110010000000100000010
000001000000000000000011011101001110010110000000000000
000000000000000001100000000001111100001001000000000000
000000000000000001000000000101100000000101000000000000
000000000000001111000000000001111100000100000100000000
000001000000000001100000000000001110101000010000000000
000000000000001000010110000111011000001000000100000000
000000000000000001000000000011010000001110000000000000

.logic_tile 2 25
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000011110000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000001000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000100010
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 25
000010000001001001000011100000011001000000100000000001
000000001010101101000100001111011101000000000000000000
101001001000000001000111100001001110010111100000000000
100000100000001001100000001001011000100011000000000000
110000000000000001100010100011011011010100000010000000
000000001000000000000100001011001101000100000000000000
000001001110011111000000000001001010010111100000000000
000000100000000001000000000111011111100111100000000000
000010001010101111000110010111011000001001010000000000
000001001011000111100011010101001111010110100000000000
000001000001000000000000000011001010001001000000000000
000010000000100000000011111011011001000110100000000000
000100000000100000000110100111100000000000000100000000
000100000001000001000111110000100000000001000000100100
010001001110100000000000010001100000000000000100100000
110000100001010000000011010000000000000001000001000010

.logic_tile 4 25
000000000000000011100111110111111010010110000000000100
000000000000001001100011000000101110000001000000000000
101000000000001001100000010000011111010010100000000100
100000000000001011100011010101011010000010000000000000
110000000001011011000000001001001101000000000000000000
010000000000001101100010010101011001010010100000000000
000000000000001101100000000001111111000000110000000000
000000001010000011000000001101001110000000000000000000
000000000001010000000111100111011100100010000000000000
000100000000000101000110001001101100000100010000000000
000000000000000101000011010001001110000100000000000000
000000000010000000000011010000010000000001000000000000
000001001110000111000111011001101000101001000000000000
000010100000000000100111011011011010010000000000000000
000000000000001001100011110000000001000000100110000000
000000000000000001000111100000001101000000000000000000

.logic_tile 5 25
000000000001010011100010111111111111010110100111000010
000000001010001111100110101001011100111111010000100010
101010000000101111100010110111001011100000000000000000
100001100001001101000011100001011000111000000010000000
110000101001000111100011101101111100000000000000000000
000000000000000000000011010111001010010110000000000000
000000000001100111000111100011101111111000000000000000
000010100001010111000011101101111001100000000000000100
000001000000110001000000010111001001000001000010000000
000010100000011001100010001011111010000010100000000000
000001000000101011100010000001011000000110100000000000
000010000001011111100011110111001100100111010000000000
000000000000010111100010000111111010000111110110100001
000100000000000001000111100011011001010111110010100000
000001000000101001100000001111011010101001000000000100
000000100001000011000010011011111011100000000000000000

.ramb_tile 6 25
000000000000000111000000010101101100000000
000001010000100000100010010000010000010000
101000001110000000000011100101001110010000
100000000000000000000100000000110000000000
110001100000000000000110100001001100000000
010000001100100011000100000000010000100000
000000001010001001000110000001001110000000
000000000001011001000100000111110000100000
000000100000010000000010111111001100000000
000001000000000000000011111011110000000000
000000001110000000000010001101101110000000
000000000001000000010010001001110000000000
000000100000000000000010101101001100000000
000001000001000001000010101111010000000000
010010001001110101000010001111101110000000
110001001101110000000000001011010000000000

.logic_tile 7 25
000010000000000000000000010011111010000110000000000001
000101001000100000000011100000101111000001010000000000
101000001010001011010000001101100001000011100000000000
100000000110000101110011011011001000000010000001000000
010000100000000111100010000011111010000010000000000000
110001000000000000000100001001110000001011000000100000
000010000000100101100110110101011000101000010000000000
000001100000111111000010101111011100000000100000000001
000000001010000111000010101000000000000000100110100000
000000000100000000000011110111001101000010100010000000
000000000000000101000111101001111110000111000000000010
000000100000100000000100001011010000000010000000000000
000000000000110101000010100011111101000110000000000000
000000000101010000100110010000101011000001010000000100
000011100000000111000010101000001110000010100000000100
000001000000000000000000001011001101000110000000000000

.logic_tile 8 25
000000000001000011000110110101101010101001010101000000
000000001000100000000111011111001001111110110000000000
101001000000001111000000000101100001000000000000000000
100000000001000011000010100000101100000001000000000000
000000000110000111000010100111001001000110100000000000
000000001111011111100000000000111000000000010000000000
000001000000001111100011001111100000000000000000000000
000000000000100111000011110011000000000001000000000000
000000000001000000000111100101101011101001010100000000
000000001010000000000000000111101100111110110000000000
000010100000001101100010011001101011111001010100000000
000101000000001011000011111011101000111101010001000000
000000101001110001100110000111101101010010100000000000
000000000001100000000010000000011000000001000000000000
010000000000101111100000000101011100111001010100100000
110000000000010001100000000101111000111001110000000000

.logic_tile 9 25
000000000000000111100000000111111110100000000000000000
000000000010001001000010111111101000111000000000000000
101000000000000011100000000001101110001111110110100011
100000000000001101100010110001101110000111110000000000
110000101110010011000000011101100000000010000000000000
000001000100100111100011011101101010000011100000000000
000001000000000000000111100000000000000000000000000000
000000100000000000000111000000000000000000000000000000
000000000111000000000011000111011001010010100000000010
000000100000101111000000000000001111000000000000000000
000010100000000000000000000011000000000011010011100100
000001001110001011000000001011001011000001010000000000
000000000000001101100010001000000001000010000100000110
000000000000001011100100000001001100000010100001100011
000001000000010000000111000101101000000111000000000000
000010100000011001000111100101110000000001000000000010

.logic_tile 10 25
000010100000101101000000000001000000000000000000000000
000001000011001111000000000111000000000001000000000000
101001001000000101000000001011101110111001000000000000
100010000001010000000000000101011110110100010000000000
110000000000000001000110000011011100010000110000000000
000000001000000000100010010101001011110000110000000000
000000000000000111000000000111011101000110100000000000
000000000001001001000000000011101100011011100000000000
000000000000000001000010100101011000000011100000000000
000000000000000000100100000001101010000011110000000000
000000100011001001000111000000000001000000100100000000
000101000001000101000110000000001101000000000000000000
001000000000100001100010110000011110000100000101000000
000000001111010111010010000000010000000000000000000000
001000001000010000000000010101111100000000110001000000
000000000000000000000011011011011111000000010000000000

.logic_tile 11 25
000000000000000111100110000000011100000100000100100100
000000000000000101100110110000000000000000000000000000
001000000110000000000110000011100000000000000110000100
100000100000000000000111110000100000000001001000000000
110000101011010000000010100001011110100111110000000000
110111100000000000000000000001101101010111110000000000
000001000110101001000000011001011011101100100000000000
000000100001011111000011101111001110101100010010000000
000000000000010000000000001001100000000001000010100100
000000001010100000000011100101100000000000000010000000
000001000000000001000000010000000001000000100110000000
000000000000000000000011110000001011000000000000100000
000010100001000011100011101001011110010101110000000000
000000000001100000000100001001101001101000110000100000
110000000110000000000000001101001110010110100000000010
100010000110000001000010010101101000000110100000000000

.logic_tile 12 25
000001000110000011000010011011000001001100110000000000
000000100010000111000110101001001110110011000000000000
101000000110100011100000010111111011101001010110000000
100010100000000000000011110111111010111101110000000000
000000000000001000000000000001011000001001000000000001
000000000001000001000000001001100000001000000000000000
000001000000010111100111111011011100100000010000000000
000000100000001111000011011101101010101000000000000000
000010000000000001100110010001000000000000000000000000
000100001100010000100010010001000000000010000000000000
000000000000000011100000000111111101010110100000000000
000000100000010001000010111011011110001001010000000000
000000000000001000000000001111011011111001110000100000
000000001110000101000000001101001111111000110000000100
010000000001000011100110001000000000000000000000000000
110000000000100111100000000011001000000010000000000000

.logic_tile 13 25
000000100000010111100000001000011100000010100000000000
000101101011110000000000001011001010000000100000000000
101000000001010001100000001011100001000011000000000000
100000000000100000100000001011101100000010000001000000
000000001001000101100000001111011011111101010101000000
000000000010110000100011000101001101111100010000000000
000000000001001001100000011011011101111001110000000010
000000100001000101100010000001011010111000110000100100
000000001010001000000110101101101100111001010000100000
000010100000000101000000001011111111111101010001000000
000000000000100101100010011011100000000010100000100100
000000000101000000000010100011101000000000010000000000
000000000110011000000010001101000000000000000000000000
000000000100000101000000001111100000000010000000000000
110001000000000111000010000011101111111001110100100000
110010100000000000100000001011111011110100110000000000

.logic_tile 14 25
000000000001010111100000000001111101000010000000000000
000000000010100000100011110000101000000001010000000000
101000000010001011000011101001000001000011000000000000
100000000000000111000111001111101100000001000001000000
000000100001101000000000000001101011000000110100000000
000001001010011001000000000011001111010110110001000000
000000001100001001000000001000001101000010100000000000
000010000000000011000010101111011101000000100000000000
000000100000000000000111100101101111010000110000000000
000000001100001011000011110111001001000000110000000001
000001000000000001100011100000000001000000000010000000
000010001111010000000100000001001011000010000010000000
000000100000010111100011100011011011000000000011000100
000000000001001111000000000000111010000000010010000000
110000001110000111100011111000001111010110000010000000
110000100100000000000010000011011111000000000000000001

.logic_tile 15 25
000000000000000111000110010001011110000110100000000000
000000000000001001100111110000001011001000000001000000
001001000000101000000011001001100000000011010000000000
100000000000001001000000001011001110000001000000000100
110000000000100011000011110111100000000000000100000000
110000000000001111000111100000100000000001000000100100
000000000000000000000000000101011111010010100000000000
000000000000010000000011100000011110000001000000000010
000000000110100101000000000001001100001011000000000000
000010000001000000000000000001100000000001000000000100
000010000000000000000111001000001111010010100000000000
000000000000100000000011101001001011000010000000000000
000001100001010001000011100101101011000110000000000000
000100001111010101000100000000101101000001010000100000
110000000000001000000010000000001001010010100000000000
100000000000000111000011001101011011000010000000100000

.logic_tile 16 25
000000000000010001000000010011001001001100111000000000
000000000100000000000010110000001010110011000000010000
000010000000000101100000000101101001001100111000000000
000001000000000000000000000000101011110011000010000000
000000000000110000000000000101001000001100111000000000
000000001010110000000010010000101110110011000000000001
000000000000000001000010010001001000001100111000000000
000000000000000000100111110000101101110011000010000000
000100100111001001000010000011101000001100111000000000
000000000001010011100100000000101100110011000000000000
000000000110000000000111100111101001001100111000000000
000000000000000000000011110000101000110011000000000000
000000001011000101000000000001001001001100111001000000
000011100100100000100000000000001110110011000000000000
000001000000100011100111010011101001001100110000000000
000010100001010000100011010000101111110011000000000000

.logic_tile 17 25
000000101000000001100110000011100001000000001000000000
000000101110000000100111000000101010000000000000001000
000000000000001001100110010001101000001100111000000000
000000000000001001100110110000101000110011000001000000
000000101000000000000111010101001001001100111000000000
000001000100100000000010010000101100110011000000000010
000000000001010101000000010101001000001100111010000000
000000100000100000000010010000101001110011000000000000
000010000001000000000000000111101001001100111010000000
000111000000100001000000000000101000110011000000000000
000000000000000000000010100111101001001100111000000000
000000000000001011000100000000101000110011000000000010
000000000000010000000000000101101000001100111010000000
000001001100000000000000000000101001110011000000000000
000000000000100000000011000011001001001100111000000000
000000100000010000000111100000001001110011000010000000

.logic_tile 18 25
000000001010000000000111100011001000001100111010000001
000000000000010111000000000000101100110011000000010000
000001001101010000000111100101001000001100111001100000
000000100000111111000100000000101111110011000000000001
000000000000001000000011000001101001001100111010000000
000000000000001101000000000000101100110011000000000000
000011101110000000000010000011101000001100111010000000
000011000010000000000100000000101010110011000000100000
000010100000000000000010010111001001001100111010000101
000010100000000011000010110000001000110011000000000000
000001000100100000000111000011001000001100111000000101
000000101011000011000111100000101001110011000000000000
000000000000001000000000000111101001001100111010000001
000000000100001101000011000000001011110011000000000010
000000000001011000000000000001001001001100111000000000
000000100000101101000000000000001101110011000000000101

.ramb_tile 19 25
000010101010000000000110010011111010000000
000001010001010000000111010000010000100000
101000001100000111000000000101011000000000
100000000000000111000000000000100000010000
010000001100001000000011100101011010100000
010001000000001001000100000000010000000000
000000000000001011100111011111011000000000
000010100000000111000111010001000000001000
000001000000000101000000001001011010000000
000000000000000000000010100111110000100000
000000000000000101000110101011011000000000
000000001010000000000100000101100000010000
000000000110100001000000001011011010000001
000000100000010000100000001101010000000000
011010100000000101100010101111111000000000
110001000000000000100000001011100000100000

.logic_tile 20 25
000001001011011111000111111101000000000011010000000100
000010101011110111100110001011101111000001000000000000
101000000001010011100110010111111001101110000110000000
100000000000001001000010000001001001111101010000000000
000010100010000001000000010011111001000010000000000000
000000000010011111000011101111001011000011000000000000
000000000000000001100011100001001001111111010100000000
000000000000101001100110110101011011010110000000100000
000001001000100101100000000011001111000110100000000000
000000000000010000000000000101001111001111110000000001
000000000000000001000000000001111011110110110100100000
000000000000101001000010010001101110111000100000000000
000000001010011101100011100111111111000110100000000000
000000101100101011000000000111011111001111110000000000
110000100000000101100110101111101110010111100000000000
010101000000000111000010000101101001001011100000000000

.logic_tile 21 25
000010000010000101000011001111111000010111100000000000
000001000001000111100111101001011010001011100000000000
000000000000001011100110000101101100000000000000000000
000000000000001111000010011111110000000010000000000000
000000000100000001100010000011101000000010100000000000
000000000000000111000010110001011001000010000000000000
000001000001000111000011100001100000000011100010000000
000000100000000000000100000111001000000001000000000000
000010000110000011000000000001011100000110100000000000
000001101110000000100011100111111000000000000000000000
000000101010100111000111110101101010000010000000000000
000000000000010000100011100101011001000011000000000000
000000000001000101100111101000001011000110100000000100
000000000110001111100010001011011000000000100000000000
000000001000000011000000000111011111000000010000000100
000000000110001111000000000011101000000000000000100000

.logic_tile 22 25
000010100000010101000010110000001000000110100010000000
000001000000001011100111001111011110000000100000000000
101001000000000101000110001011011110101100000000000000
100100100110000000100010111011101010001000000000000000
000000000000000101000000000011111001100000110000000000
000010000000001001100000000001101110000000100000000000
000000101000100011100110100001001011111011110000000000
000000000000010000000000000111101100100001010001000000
000000000000001000000000001111100000000010100000000000
000000000000000111000011111001101110000010010000100000
000000000000000001100111001011111010101001010000000000
000001000001010001000110001001101111010100100000000000
000000000111001111100010010001011100110110110100000000
000000001010100111000010000011001001111000100000000000
110001000000100011100000001101111010000110000000000000
010000000000010000000011110001100000000010000000000000

.logic_tile 23 25
000000000001010000000000000000000000000000000100000000
000100000000100000000000000111000000000010000000000000
101000000000001000000000000000000000000000000100000000
100000000000000001000000000011000000000010000001000000
110000000000001000000000000111000001000010100000100000
000000000001010001000000000011101110000010010000000000
000000000000000000000111111111111010000010000000000000
000000000000010000000110101101010000001011000000000010
000000000000000111100000000000000001000000100100000000
000000000000001101000000000000001100000000000000000000
000000000000010000000000000000000000000010000000100000
000000000000101001000000000000001010000000000000000000
000000001011010111000000000111000000000000000100100000
000010100000001111100011110000000000000001000000000000
000000000000000011100000000001100000000010000000100000
000000001000000000000000000000000000000000000000000000

.logic_tile 24 25
000000100000000000000011100011100000000000000100000000
000001000000000000000100000000100000000001000001000000
101000000000000111100000000101000000000000000100000000
100000000110000000000000000000000000000001000000100000
110000000000000111000010000000000000000000100101000000
000000000001000000100100000000001011000000000000000000
000000000000010000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000110000000
000000000000000000000000000000100000000001000000000000
000000000000000001000010000000000001000000100110000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000011100000100000110000000
000010001110000000000000000000000000000000000000000000
000000000000010000000000000000011010000100000100000000
000000000000100000000000000000010000000000000000100000

.dsp2_tile 25 25
000000000000000000000000000011101110110000110000001000
000000010000010111000011110000110000110000110001000000
001000000000001000000000000101011000110000110000001000
001010010000001111000011110000010000110000110000100000
010000000000001111100011100011001100110000110000001000
110000001100001111000000000000010000110000110000100000
000000000000000000000011100001111110110000110010001000
000000000000000000000100000000000000110000110000000000
000000000100000111100111000011111110110000110010001000
000010000000000000000100000000000000110000110000000000
000000000000000011100111010011101110110000110010001000
000000000000000000100111100000100000110000110000000000
000000000000000011100000010101011110110000110000001000
000010000000000000100011100000010000110000110010000000
000001000000001111000000010001011010110000110000001000
000000000000011011100011010000110000110000110010000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000100000
000000000000000000000000000000000000110000110000001010
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110001000000
000000000000000000000000000000000000110000110001001000
000000000000000000000000000000000000110000110000000000
000000010001000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000001
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110001000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000010
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000100000

.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
001000000000000001100000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000
010000000110000101000111011001100000000001010000000000
110000000000000000100010110101001101000001100000000000
000000000000000111000000000000000000000000000000000000
000000000110000000100000000000000000000000000000000000
000000010000000000000000000000001011000000100100000000
000000010000000000000010000101011001010100100000000000
000000010000001000000010000000011100010000000100000000
000000010000000001000000001111001011010110000000000000
000000010110100000000000011011100000000001010000000000
000000010001010000000010000011101101000010010000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 26
000000000000100000000111000011101010000100000000000000
000001000001000001000110110000100000000001000000000000
101010100000000011100111111111101101010111100000000000
100000000000001101100010010101101001001111000000000000
010001001111000001000111000001101011010111100010000000
110000100000001111100000001011101011010011000000000000
000000000000001111000110000111000001000000100110000100
000000001110000111100000000000001110000001010001100000
000000010000001001100000010111111101000011110000000010
000000010000001111000011010001101000000011100000000000
000010010000000001000110000101101010000011100000000000
000001010000000000000000000111001111000011110000000001
000000010000001011000000001001101100010100000000000000
000001010000001111100010001001001001100000000000000000
000000010000001000000111011000000000000000100100000010
000000010000001101000110000111001001000010100010000111

.logic_tile 4 26
000001000000001001100110110011001010000000000000000000
000000100000000101000011110111010000000001000000000000
000001000000000001100110000011011110100010000000000000
000010000000000000000010111001101110000100010000000000
000000100000011111100010101011011111000000000000000000
000001000000100111100010111011101001000000010010000000
000000000001010111100011111101011011100000000000000000
000000000001010111100110001001111000000000000000000000
000010110001001111100110010000001010000100000000000000
000001010010001011000011100011000000000010000000000000
000000010000000001000110111001001011000000100000000000
000000011110000001100011111011001011010000000000000000
000000011100001111000000001111111011100010000000000000
000000010000010111000000001111101010001000100000000000
000010010001011101000010111001011100000000110000000000
000000010000100001000010100011101000000000000000000000

.logic_tile 5 26
000010000000001001110111100001101010000100000111000101
000010100000000101000100000000001110101000010000000010
101000001111011111100011110001111101000000000000000000
100000000000101111000011110000011010100000000000000000
110000000000000000000000000001011101111111110000100000
110000000000001001000000000001011001111001010000000000
000000000000101011100000000000011000000000000000000000
000000000000000001100000001001001110010000000000000000
000000010000010111100010101000001110010000000111000000
000010110000000000100000000011011110010110000010000010
000000110000000000000111011111101110001001000100100111
000001010000000101000011101001100000000101000000100001
000001010000100011000011101011000000000001010100000010
000110110000000111000111110111001110000010010010000011
010000010000000101000010101000001110000000100110000000
110000011100001001000000000111001101010100100010100000

.ramt_tile 6 26
000010000000000111100000000111001100000000
000000000000000000100010010000010000010000
101000000110011000000000000011101110000000
100000000001101111000000000000110000000000
110010000000010000000000000111101100001000
010001000100100000000011100000010000000000
000000000010100000000010001111101110000000
000000000000010000000110010011110000000000
000001010001100000000110101111001100000100
000010010000100000000011110001110000000000
000000011000100011100000011111001110000100
000000011110011001000010101101010000000000
000000010000001011100110100001001100000000
000000011001000101000010001001010000100000
110000010110001000000110100101101110000000
010000010000000111000000001101110000100000

.logic_tile 7 26
000000000000000111100000001011111110111101010000000000
000000000001011111100010010001101011111100100000100000
101010100011010011000000010001101111000100000110000000
100001000000101111100011100000101100101000010001000101
010001000000000111100010001101011010101001010000100000
010010000000000011000011001011111111111110110000000000
000000000000101111000000010000011101010000000000100000
000000001111011111000010110000001010000000000010000000
000000010000001101100110000011000000000010000000000000
000000010110000101000010000000100000000000000010000110
000010011110110111000011110011001110111001010000000100
000001010000010011000110101111011010111001110000000000
000000010001000101000010000001001100111101010000000001
000000010000000111100111110001001111111100010000000000
010001010110001000000000000011001011000000110000000000
110010110000000101000000000111101000101001110000100000

.logic_tile 8 26
000000000010001011000110101000011100000100000000000000
000010100000000111000100001101000000000000000000000000
101000000000001011010000010000011010000000100000000000
100000000000010111000010000000011101000000000000000000
000000000110001111100011001101001010000011100000000000
000000100001001001000011101111101010000011110000000000
000000000000000111100010000101101110111001010100000000
000001000000000000000100000011011001110110110000000000
000001010000000001100010000000000001000000000000000000
000010111111010000000000000001001011000010000000000000
000001111110100001000111101111001010111000110100000000
000010110001000000000000001011111110111100110000000000
000000011001011000000011101000011110000100000000000000
000100010000100001000000001101010000000000000000000000
010010010000010000000111001111011000111101010100000000
010001110010100000000111000001111000111100100000000000

.logic_tile 9 26
000000000111001001100110010001111010000000100000100000
000000000000101001000011100011011000100000010000000000
101000000000001101000000010111101111000110100000000000
100000000011001111100011101111111111011011100000000000
000000000000010001000111100011011010111101010100000000
000000100000101111000010111001101011111100010000000000
000000001000001111000010100101000001000000100010000011
000000000000000101000110110000001100000000000010000100
000010011010011000000111101111111101000010100000000000
000000011111111011000010000101011101001001010000000000
000100011010001101100110001001111000010000110000000000
000100010000001111000010001111101000110000110000000000
000001010000000001000011100101001011010100000000000000
000010011100000000000011110111101011001000000000000000
110000010000011001100111110011011111010100000000000000
010000011000100011000011001001101000010000000000000000

.logic_tile 10 26
000001000000001011100111100011111000011111100000000000
000010100000000001100011010101101111000011000000000000
000000000100101001000000001011111111001001010000000000
000000000100011001100010011101001111101001010000000000
000000000000101011000000001101011010110000000000000000
000000000001010111000000001011001000100000000000000000
000011100110100101000010000000000000000000100000000000
000000100010000101100110000001001100000000000000000100
000000010000011001100010001111111110000111000000000000
000000110001101101000000001001101100001111000000000000
000000010000000011000010000001011010000100000000000101
000000011000000111000010111011111111000000000001000000
000000010100010011100110101101101001010111110000000100
000000010000100000100011110111111000000011000000000000
000010111010000001000000011101101110001001000000000000
000000110000001111100010100011000000000001000000000000

.logic_tile 11 26
000000000000101000000010111111101100000111100000000000
000000000001000001000111110011111110001011110000000000
001010100111000000000000000000000000000000000100000100
100000100110100000000000001101000000000010000000000000
010000000000000000000000001011101001100000000000000000
010000100000000000000010001011011011000000000000000000
000000001011000000000011010000011110000000000010000001
000001000100110101000011100011011110000000100000000101
000001010001010001000110000011111010010000100010000000
000010110000100000000000000000101000000000010000000000
000000010001001111100110100000000000000000000100000010
000000010010000011000010001101000000000010000000000000
000011110000100011000110100111001101000000000000000101
000011010000011001100000000000001111100000000001100000
000000011010100101000111010111101111000000100000100100
000010111010010000000010000000011011000000000000100000

.logic_tile 12 26
000010101100000000010110101101111100000010000000000000
000011000000000000000011011001001110000001010000000000
001000000000000101000111010011101100001110100000000000
100000001010010000000010000011001001000111010000000000
000000000110000001100010000001101110000000010000000001
000010101101010000000000001111011010100000010000000000
000000000000000000000000010000001001010100000100100101
000000001000000001000010101011011001010110001010000000
000000010110101011100110000111011111000000110000000000
000000010000010011100010011111011110000000010000100000
000000010011001001100000000011111101101000010000000000
000000010000001001000011101001011110011100110000000000
000001011000101011100111111111111010001000000000000000
000010010000011011000111101011010000000000000000000000
110000010000000101000000000101001100000100000000000000
100000010010001001000011000000110000000001000000000100

.logic_tile 13 26
000001000000000000000000001001100001000010100000000000
000110001000000000000000001001001111000000100001000000
101010000000001001100000010101101101010000100000000000
100000001001001011100010011011001100000000010000000000
110000001010001000000000000001111111010110000001000000
000100000000001111000000000000001001000000000001000000
000000000010010011000000010000000001000000100100000000
000000000000000000000010010000001111000000000000000000
000010010000000111100111001000000000000000000100000000
000000011100000111100100000111000000000010000010000000
000000010000000001100010010011111001010111100000000000
000100010000001111000011110101101101000111100000000000
000010110000000000000000000101111001000010100000100000
000001010000000000000000000000101100000000010000000000
000000010101000011100011100001100001000011000000100000
000000010001010001000111110011101000000010000000000000

.logic_tile 14 26
000000000000100011100110111001001110111111010000000001
000000100001011001100011101011001011011111100000000100
001000000000100101000010101001001110000010000001000000
100000000100010000000100000001000000001001000000000100
010000000000000011100111000000000000000000000000000000
010000000000100000100000000000000000000000000000000000
000001001000001000000010010000000000000010000000000000
000010100110000001000011010000001001000000000010000000
000000010000000000000000001001111011000000000000000000
000000010000000000000000000011111011000001000000000000
000000111001011000000111000000001110000100000100000010
000001010000001101000111110000010000000000000000000000
000001010001010011100011100011111110001100110000000001
000010010000101111100100000000100000110011000010000000
000010010000000000000000001101000000000001000000100000
000010010000101111000000000101001110000000000000000000

.logic_tile 15 26
000000000000000111100110010000000001000000100100000000
000000000000101001100011110000001101000000000000000010
001001000010000000000000010011000000000010100000000000
100000000000000000000011100011001011000001100000000000
010000000000100000000010010111101000100000110000000000
010000000101001111000011101101111111000000100000000000
000000001000000001000000000000011000000110000000000000
000000000000000000000010011101011000000010100000000000
000001010000001001000000010101111101100000010000000000
000010010000000111000011100001111111100000100000000001
000010011000010001000111110000000000000000000000000000
000000010010100000100111100000000000000000000000000000
000000010000000111100011110101011100000010000000000000
000000110111000000000010000111000000000111000010000000
000000010010000000000010000101101100001101010000100000
000000010000000000000010001111011001001111110000000000

.logic_tile 16 26
000000000001010000000000000111101100010110000000000000
000001000000101111000011110000001000000001000000000010
001100000001010101000010100000011100000010100000000000
100100001000100101000011100011011101000110000000000100
110000000100000101000000001000011011000010100000000000
110000000000000000100010001001011000010000100000000010
000000000000000001000000000000000000000000100100000010
000000000000100000100010110000001011000000000000000000
000010011000000001000010100011000001000011100000000000
000000010010100000000000001001001110000001000001000001
000000010001000101000000011101111000001010000001000000
000000010000000000100011111001010000000110000000000000
000000010000000000000010000001100001000010010000000000
000000110011000000000100000101001001000001010000100000
110000010000000101000000000000000001000010000000000010
100000010000000101000000000000001100000000000000000000

.logic_tile 17 26
000010001100000000000110010101001001001100111000000000
000101000000000000000110010000001111110011000000010010
000000000000001011000110100101001000001100111000000000
000000000001001001000100000000001101110011000000000010
000010000100001001100000010001101000001100111000000001
000000000010001001100010110000001001110011000000000000
000010100000000001100110010111101000001100111000000000
000001100000000001100110010000001001110011000001000000
000001010000100000000111100001101001001100111010000000
000100011000011101000100000000101000110011000000000000
000000010000000000000000000101101001001100111010000000
000000010000000000000000000000001010110011000000000000
000000010000000000000000000101101000001100111000000000
000000011110000000000000000000101100110011000010000000
000011011000000101000010100101101000001100111000000000
000000010001000000100100000000101011110011000000100000

.logic_tile 18 26
000000000000000011000000000001001000001100111000000000
000000000001000000000010010000001001110011000001010100
000000000000000000000110100101001000001100111010000000
000000000000000000000100000000101111110011000001000000
000001000000000111100110100001101000001100111010000000
000010001011010000000100000000100000110011000010000000
000000000011100000000000000101001000001100111010000000
000000000001010000000000000000000000110011000000000000
000011110001010000000000000111101000001100111010000000
000000011110100000000000000000100000110011000010000000
000100011000000000000111000011101000001100111010000000
000000010000000000000111110000100000110011000000000001
000000010000000000000011100000001000001100111000000001
000000010000000000000111000000001111110011000000000100
000000010110000000000000000000001001001100111000000001
000000010001000000000011100000001101110011000000000000

.ramt_tile 19 26
000000000010000001000111000101101000000000
000000000000000000000000000000110000100000
101000000000000000000000000011101010000010
100000000000000000000000000000000000000000
010010100000000011100111100011001000001000
110001000001000000100000000000110000000000
000000100101010001000000000111101010000000
000000000000000000100010000001000000100000
000000010000101000000110101111001000100000
000000010000010101000010001011010000000000
000100010100100001000000000011001010000001
000100010001010001000011111111000000000000
000011010100010011100000010111101000000000
000011010001100001000011000111010000100000
010000010010000111000000001011001010000010
110001010000100001100000000011100000000000

.logic_tile 20 26
000001000000000000000010010111011101111011110000100000
000010001110001111000110011011001111010010100000000000
000000000001011000010010110011111000101011010000100000
000000000000001001000010001101011110100111010000000000
000000001000010001100000001111001000101110000000100000
000000000000000000100010100111011100111110100000000000
000000100000000001100110001101101110111111000000000000
000010100110001111100100001001001110111001000000100000
000000010000001000000011100011001110101010110000000000
000100011110000101000111111111101001101001110001100000
000001010001010101100111001001011000101110010000000100
000010010000000111000111011111001110101101010000000000
000000010000000001000110101111011100000110100000000000
000000010001000111000010001101111010001111110000000000
000000010000001101000110111011100001000001000000000000
000000010000000101000010100101101110000011100000100000

.logic_tile 21 26
000001000000000111100011100001101111010111100000000000
000000001110001101100100000101101001001011100000000000
101000000000100111100010111001101111101011010100000000
100000000000000101000011010001011011010111010000000000
000000001000000101000010100001011011000000100100000000
000000000000010111000100000000001101001001010000000000
000001000001011011100010111101101011010111100000000000
000000000000000001000010001111101100001011100000000000
000000010000011111100011110101001100010101110000000000
000001011110101101100011100011011000010110110000000000
000000010000000111100000001111101010010111100000000000
000000010000000000100010011001101100000111010000000000
000000010000011000000010000001111000010111100000000000
000000010110101011000100001011011010001011100000000000
110000010010000111000111110101101010000110000000000000
110001010000000000100011101011011001000001000000000000

.logic_tile 22 26
000010100000001111100110100011111010101110000100000000
000001000000000101100000001111011000111101010000000000
101000000000000101100110101011101111000110100000000000
100000000000000000000011111011001111001111110000000000
000000000110010011100011100011011111010110000000000000
000000001000100000100100000000101111100000000000000010
001000000000000000000000000001101110101010110100000000
000000001010000001000010011001111111101001110000000000
000001010000000101100010100011000000000010000000100000
000010010000000000000100000000000000000000000000000000
000000111010001101000110000011100001000010100000000000
000001010000000111100100000001001010000010010000000000
000000010000000001100011110001111000100010110100000000
000000010000010000100010011111101010111001110000000000
110000010000100111100010100000001010000010000000100000
110010110000001011100111100000010000000000000000000000

.logic_tile 23 26
000010001110000000000000011000000000000000000100000000
000001000010000000000011001111000000000010000000000000
101000000000000000000000000001000000000000000100000000
100000000000000000000000000000100000000001000000000000
110000000000001000000000000011100000000000000101000000
000000000000000001000000000000100000000001000000000000
000000000000000000000000000000000000000010000001000000
000000000000000000000000000000001010000000000000000000
000010010000100111100000000011000000000000000100100000
000001010000010000000000000000000000000001000000000000
000010110001010011100011100000011110000100000100100000
000001010000100000000100000000000000000000000000000000
000000010000000000000000000000011110000100000100000000
000000010000000000000000000000010000000000000010000000
000000010000000111000011101000000000000000000100000000
000001010000000000000010010011000000000010000010000000

.logic_tile 24 26
000000000000000000000010000000001111000100100000000000
000000000000000000000110010000011000000000000000000000
101000000000001000000000000011000000000000100001000000
100000000000000111000000000000001001000001000000000000
010000000001010001000000001011000000000000000000000000
010000001100100000000011100101100000000011000000000000
000001000000000011100000000111100000000000000100100000
000000000000000000100000000000000000000001000000000000
000000010000000000000011110011101110000010000000100000
000000010000000111000010000111001101000000000000000000
000000010100000001100000000101000000000000000000000000
000000010000000000000000001101000000000011000000000000
000000010000001001100000000000000001000000100100000000
000000010000000001000010010000001110000000000000100000
000010010000010111100000000000011110000100000100000000
000001010000100000000000000000000000000000000000100000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000100000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000100000
000000000000010000000000000000000000110000110010001000
000000000000100000000000000000000000110000110000000000
000001000000000000000000000000000000110000110010001000
000000000000000000000000000000000000110000110000000000
000010110000000000000000000000000000110000110010001000
000001010000000000000000000000000000110000110000000000
000000010100000000000000000000000000110000110010001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000100
000001010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000100

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000000000000000010111101101000000010100000000
000000000000000000000011010011011110000010110000000000
001000000001010000000000000111001100001000000100000000
100000000000100000000000001011100000001101000000000000
010000100000000000000000000000000000000000000000000000
010000000000000000000011010000000000000000000000000000
000000000000000000000000001000001110010100000000000000
000000000000000000000000000111001011010000100000000000
000000010001001000000011100000000000000000000000000000
000000010000000001000100000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001100110000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000011100000000000000000000000000000000000
000000010000001001000000000000000000000000000000000000

.logic_tile 2 27
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000111000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000001101011000000010100000000000
000000000000000000000000001001011101101111010000000000
000000010000000000000010100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000111011000000000010000000000
000000010000000000000000001101011000000110100000000000
000000010000000101010000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 27
000000100000000111000010100101111100000001000000000000
000000000010101101100100000111110000000000000000000000
000000100000000101000111111101111110000110110000000000
000001100000000000100110001111111101001011100000000000
000000000000100011100110100001000000000001110000000000
000000000001000111100000000101101000000000010000000001
000000000000000101100011100001001010001000000000000000
000000100000000000000010010011011110010100000000000001
000010110000000111000010011101000001000010000000000000
000001010000000000000011001001001010000011000000000000
000000010001010000000110000101000001000000100000000000
000000010000100000000000000000001000000000000000100000
000100010000100001100000000001000000000000000000000000
000100010001010001000000001011000000000011000010000000
000010010000000000000111000000001011000000100000000000
000000010000000000000011111001001001000000000000000000

.logic_tile 4 27
000000000000001000000000001111011010100000100000000000
000000001100000101000000000111011011010000100010000000
101000001010000001110110001001011000000111110100000101
100000000000000000000011101111011010001111110010000001
110001000000001000000011000111011011100000000000000000
000010100000100011000000001011001110010010100000000000
000000000000000111000111111111100000000000000000000000
000000000000000111100111110111100000000011000000000000
000001010000001001000000010000011100000100100000000000
000000110000000101000011100000001100000000000000000000
000100010000001111100000000101100000000000000000000000
000100010000000001100000000011100000000011000000000000
000000010000001000000110001001111000000010000000000000
000000010000001011000000000011101111000000000000000000
000000010001111101000010000101100001000000100000000000
000000010000110101100011110000001010000001000000000000

.logic_tile 5 27
000000000000000000000110100011111011010000000100000001
000000001000100000000100000000011101101001000001100000
101000001100000111000111000101011000000100000000000000
100000000000011001000000000000000000000001000000000000
010100000110010011000111110011000000000000100000000000
110100000000100000000110110000001111000001000000000000
000000000000011011100000001111011100000010000010000000
000000100000110111000010000001001111000000000000000000
000010110000000111100111110111101011010000000110000000
000001010000000111100010100000111101101001000010000001
000000010001111101000000010011011100010000000100100111
000000110000110111000010110000111110100001010010000100
000001010001001001100111010001101101111100110000000000
000000010000001111000010000011111110101000110000000001
010000010110010101000000001011100000000001110110100100
110000011010100000100010100101101001000000100000000100

.ramb_tile 6 27
000100000000000000000110000011001000000000
000100011000000000000110000000010000000000
101000000000000111000000000111001010000000
100000000000000111000000000000110000000000
010000001100000001000110010101001000000000
010000000000011111000110010000010000000000
000000000010100001100111001101001010000000
000000000000000000100100000001010000000000
000001010000000111100010011101001000000000
000110110000100000000011100011110000000000
000001010000001000000011101011001010000000
000010010000001111000100001011110000000000
000000010000000000000111001111101000010000
000001010000000000000100001101010000000000
010000011000000000000000000101101010000000
010000011010001111000000001011010000000000

.logic_tile 7 27
000000001010000000000010010001111100000000000000000000
000000100000000111000110011001101111000000100000000000
101000001010001001000111000101100001000001010101000001
100000000001011101100100001011101110000010010010000101
010000000000001001000010000101011110001001000111000101
110000000000000101000000000011000000000101000000000111
000010000000010011000011010001011010010111100000000000
000000101100000000010011110011001001100011000000000000
000010011010000011100010100001101111000000100111000000
000001010000001011100110110000001100101000010011000110
000010010110000111100111101111001010001000000110000011
000001010100001101000000000111000000001101000000000010
000001011100101101000110000101111111000000100100100100
000010010000011011100000000000101111101000010010100011
010001011010000000000010101000001101010100000110000111
010000010010001111000100000111011101010000100000100000

.logic_tile 8 27
000000000000000111000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001010000110001000000011111000011100010110000000000100
100001000000000001000011001111011010000000000000000000
000000000000001011000000000000000000000000000000000000
000000100000000101000000000000000000000000000000000000
000000001000000001100111100000000000000000000000000000
000000000010000000000100000000000000000000000000000000
000000010000000000000010001000001110001100110000000000
000100010010100000000100000101000000110011000000000000
000000010010010001000000001001100000000000000100000000
000000010001110000000010010011000000000001000000000010
000000010000000000000000001011011001101000010000000000
000110010000000111000000001001111011000000100000000000
110000010101010000000000000001101011101001000000000000
100010010000100000000011000001101001100000000000000000

.logic_tile 9 27
000000000001110101000010100001101100010000000110000101
000000000001110001100000000000111110101001010010100110
101000001010000001100110100001011011000110100000000100
100000000000000000100000001101011010101001010000000000
110000001010000000000010101001100000000001000000000000
010101001110001101000111111111001011000001010000000000
000000000000110000000110000111100000000000000010000000
000010100000001101000100001001101010000010000000000000
000010110000100111000010011001001000000100000000000000
000001111001000000100111111111010000000000000000000010
000000011010000000000000000000001010000100000000000000
000000011110101001000000000101011100010100100000000000
000000011010000011000000000111111000000000000010100100
000000110000000000100011100000000000001000000010000000
000000010000100000000011100011111110010110000000000000
000000011000011001000100000101011111010111010000000000

.logic_tile 10 27
000000001010000001000000001101011001001111000000100000
000000000001010000100000000111111010001110000000000000
000010100001000111100011110011001010000110110000000000
000001100000000101000010000111111010000111010000000000
000000100000001111100110000111011000001110100000000000
000000000000001011100110100101001011000111010000000000
000000000000000111100010111111001111001100000000000000
000010101000001111100110011111101100000100000000000000
000000010000000000000110000001001110010100000000000000
000000010000000111000111101111011100000100000010000000
000000010100100011000010000000011001010100000000000000
000000010000011001000000000111011010000100000000000000
000000010000100001100110010011111011010110100000000000
000000010001010001010110001101111100001111010000000000
000000010100000101000000000101111000000100000001000000
000000010001010000000010110000101101101000000000000000

.logic_tile 11 27
000001001101000000000110110111100001000000000000000000
000010000000001001000011101101001101000001000000000000
000000000000000111000110011111101100000111110010000000
000001001000101001000010001111101101101011110000000000
000000000111010101100111000001011101000001000000000100
000000000010100111100110110011101000000001010000000000
000011000000111101100011101101011010000010000000000000
000001001000111111100010101001001011001000000000000000
000011111010010000000010101001111010001001010000000000
000001010000100001000010001001011001010110100000000000
000001010000000001100000011000011011000000000000000000
000010010010100000000011111101011010010000000000000000
000010011010001000000000000001101010000110100000000000
000001010010000011000000001011001001100111010000000000
000010110000001000000010000001000000000000000000000000
000001010000000001000011100111000000000011000000000000

.logic_tile 12 27
000000001010100111000011101111011110010110100000000000
000000000011011101000011110011111101001111100000000000
001000000000000111000111001001001100000000000000000000
100100100001011001110000000101001011000010000000000001
110010100000001001100111110011111000000000100000000000
110001000000000101100111001101111010010000100000000010
000000000100001001000010010001101111000010000000000000
000000000000100001100110001001001011000000000000000100
000010110000000101100110110111001101000000000000000000
000001011110000111000011110000001010001001010000000000
000000010000000000000111000111100001000001010100000110
000000010001000011000010011011101110000010010000000001
000000111100001101100111110001000001000000100010000000
000000010001010001000011000000001011000001000000000000
110000010010001101100110111001011100010000110000000000
110000010010001011100010010001111010010000100000000010

.logic_tile 13 27
000010100000000000000010001001011100011111100000000000
000101001001000000000000000101101110000011110000000000
001000000001000101000000000000011110000100000000000000
100000001100100111100000000011000000000010000000000000
000011101000101000000111000111101110000100000000000000
000111101111000001000000001101000000000000000000000010
000001000000000011000111100111000000000010000100000000
000010001001010000100100001011100000000000000000000000
001000110000001101100110000000011001000000100000000000
000000011001010101000000000000001000000000000001000000
000100011000000011100010000101111010010000100000000000
000100010010000000000000001001101010010000110000000000
000000011100001111000110000011100000000000000000000000
000000010000001001100100000011100000000011000000000100
110000010000010011100110000111101110000000000100000000
100000010001100101100000001011110000000011000000000000

.logic_tile 14 27
000100001100000011000010101011100001000001010100000000
000100000000000101000100001101001101000001100011100101
101011000000001011100111111001111100001001000110000100
100001000000000011100111100001110000001010000010100010
010000100000100000000111010101111110000100000010000000
110000000010010000000111100000000000000001000000000000
000000000000001000000111010111111100001001000110100100
000000100000001101000011010011010000000101000011100001
000000010000000111000000001101101110001000000110000001
000100011111000000000000001011110000001101000001000101
000010110001010001000000000001001111100001010000000000
000000110000101101100010011101011001101001010000100000
000000010000000000000011111001000001000000010110000001
000001010000000000000011011011001100000001110000100110
010000010110001001000000000000000001000010000000000000
010010110000000001100000001001001001000000000000000000

.logic_tile 15 27
000100000000000000000000010000000000000000000100000000
000100100000000000000010000111000000000010000000000000
101000000001110111100000000000000001000000100100000000
100000001000001101100000000000001011000000000000000000
110000001100000000000000001111000000000000010000000000
000010100000000000000000000011001100000000000000000000
000000000000001000000000001001011111010000100000000100
000000001000000111000010010011111000000000100000000000
000001010010001000000011001111001101000111110111000001
000100110010000111000100000001111110010111110000100001
000010010000000101000010001000000000000000000100000000
000000010000001111100000001011000000000010000000000000
001000010000000101100011100000011010000100000100000000
000000010000001001100011110000000000000000000000000000
000000110000000111000111100111000000000000000100000000
000010110001000000100000000000100000000001000000000000

.logic_tile 16 27
000000001000000101100010010101100000000010000000000000
000001000000001111000011110000100000000000000000000000
101000000000000000000000000111100001000010100000100000
100000000000100000000000001101001110000001100000000000
010000001000001101100011100001011010010000100110100101
010000000001010101100111110000101010101000000001100000
000000100000001111000000010101000000000000010111100001
000000000001010101100010101001101111000001110000000100
000000011010001000000000001111100000000011100000000001
000010110010000101000000001111001100000001000000000000
001000010000000000000000000000000000000010000000000000
000110110000000101000000000001000000000000000000000000
000000010000000000000000001000011110010110000000000000
000000010000100000000010000011001000000010000000100000
010000010000000101000111000000000000000010000000000000
110000011100001001000100000000001010000000000000000000

.logic_tile 17 27
000000000001101000000110000111001000001100111000000000
000000001000011001000100000000001000110011000000010000
000000000000001000000110010101001000001100111000000000
000000000010001001000110010000001010110011000001000000
000000001000001001100000010101001001001100111001000000
000010101010100011100010010000101101110011000000000000
000000000000000001100000000011001000001100111000000000
000000000000000000100000000000001001110011000000000000
000000010000011101000010100011001001001100111000000000
000000011000001011100100000000001000110011000000000000
000000010000000000000010100101101001001100111000000000
000000010000000000000110110000001101110011000000000000
000000011000000000000000000011001001001100111000000000
000000010000101101000000000000101001110011000000000010
000000010000000000000111000111101001001100111000000000
000000010000000000000100000000101001110011000000000000

.logic_tile 18 27
000000001010000011000111100000001000001100111010000000
000000001010001111000000000000001010110011000000010000
000100000000000111100000000000001000001100111010000000
000100000110100000000000000000001110110011000000000000
000001000001110101100111100001001000001100111010000000
000010000000110000100100000000000000110011000000000000
000001000000010111100000000000001001001100111010000000
000000000000000000100000000000001000110011000010000000
000000010000000000000000000000001001001100111010000000
000000010010000000000000000000001010110011000010000000
000010110110000000000000000101001000001100111010000000
000000011100000000000000000000100000110011000000000000
000001010000001000000000000000001000001100111000000000
000010010000000111000000000000001000110011000010000001
000001011000010000000000000000001000001100110000000000
000000010000000000000000000000001001110011000000000101

.ramb_tile 19 27
000000100111000001100000010001111110001000
000101010000000000100010010000000000000000
101010101011000001100000000111001100000000
100001000001010000100011100000000000010000
110000000000000000000000000011111110001000
110100100000000000000010000000000000000000
000000000000000000000110001111101100100000
000000000000000000000100001011100000000000
000000010111010000000011001111111110001000
000000010011110111000000001011100000000000
000000010000000001000010010001001100000000
000001010000001001000010111101100000001000
000010110000100011100010001001011110001000
000001010000010000100100001001000000000000
110000010000000000000010000101101100010000
010000010000000111000010001011100000000000

.logic_tile 20 27
000000001000000101000000010101011001100000010000000000
000000000000000000100011110111101001111100110000000000
001010000000000001000110001000000001000000100100000000
100000000100000000100011111011001001000000000001000000
010000001110000001100010111000011111010010100000000000
010000001100000111000111101111001110000010000000000000
000000000000011000000111111000011111000110100000000000
000000000000000111000111111111001010000100000000000001
000000010111011011000000000000000000000000000000000000
000000111110100001000000000000000000000000000000000000
000010110000100011100111100011011101000011010010000000
000001010000010000100111000001011011000011110000000000
000000010110000111000000001011101100010100100010000000
000100010000000000100000001101001011010100000000000000
110000111010011011000010010101000000001100110000000000
100000110001011111000011010000001010110011000000000000

.logic_tile 21 27
000000000000000000000011110111000000000000000000000000
000110100000000000000010100000001010000000010000000000
101010000000000011100111001101001000000110000000000000
100010100000001011100100001101010000000001000000000000
110010100000111001000000001101011101111101010010000000
000001100000110011100000001101001111110110110000000000
000000100001010001000010001000011000000110100000000000
000001000000000000000011100111001111000000100000000000
000000010000000001000000000001101110000110000010000000
000000011100000000000000001111010000000101000000000000
000000010000000101000110001101001111111000000000000000
000000110001000000000000001001001111111100000000000000
000000010000000001100111110001011101100000100000000000
000000010000000001000111011001111010100000010000000000
000000010000000000000010110000000000000000000110000001
000000010000000111000110000011000000000010000010100010

.logic_tile 22 27
000000000001010000000000001011100000000001000101000001
000000000000100000000000000001100000000011000000000010
101000000000001111000110101111100001000011100000000000
100110100000000011000100001111001001000001000000000000
010000000000000011100111001011011110101000000000000000
110000000000000000000100000101001010100000010000000000
000000000000000111000010000011111101101000010000000000
000001000000000000000000000011101000000100000000000000
000010010000000111000000010000011100010100100110100000
000001010000000000000010000000011101000000000001000101
000000010000000000000010001000000000000000100110100001
000000010100001111000110001011001111000010100000100000
000000010000000000000110010011100000000000100100100001
000010110000000000000010110000101111000001010011100000
000000010000100011100000010101100001000000100100100001
000001010010010011000011100000101101000001010000100000

.logic_tile 23 27
000010000000000000000000000000001100000100000100000000
000001000000000000000000000000010000000000000001000000
101000000000001000000000000000001100000100000101000000
100000000010011111000000000000010000000000000000000000
110000000000000000000000000111011011000110100000000000
000000000000000000000000000000111101000000010000000000
000000000000000000000000010001111100000111000000000000
000000000000000000000010110111000000000010000000000000
000000010000000000000011111000000000000000000100000000
000000010000000000000011101111000000000010000001000000
000000010000000000000000000000000001000000100100100000
000000010000000111000010000000001110000000000000000000
000000010001010000000000000000011110000100000110000000
000000010000100001000010010000010000000000000000000000
000000011110000111000011100111100000000000000110000000
000000010000001001000110010000000000000001000000000000

.logic_tile 24 27
000010000000000000000000000000000000000000100100000000
000001000000000000000000000000001111000000000001000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000001011100000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000010000000000000000000000110000000
000000010000000000000000000111000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000010000000000000000000000000000000110000110000001000
000101001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010010000000000000000000000000000110000110000001000
000100010000000000000000000000000000110000110000000000
000000010100000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000010110001010000000000000000000000110000110000001000
000001010000100000000000000000000000110000110000000000
000000010010000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000100000000111100000001000011001000110100000000000
000000000000100000000000000101011001000000100000000000
000000000000000000000011110011001011000010000000000000
000000000000000000000110110000111101100001010000000000
000000000000001000000110000111001010001001000000000000
000000000000000111000000001111000000000101000000000000
000000000000001011100000000000011111000110000000000000
000000000000000001100000000101011010000010100000000000
000000000000000000000000011001001110000010000000000000
000000000000000000000010001001010000000111000000000000
000000000000000000000111000000011110000100000000000000
000000000000000000000100000111011010010100100000000000
000000000000001001000110100101101010000100000000000000
000000000000000001010010000000000000000000000000000000
000000000000000000000110001111011000000110000000000000
000000000000000000000010001111010000000101000000000000

.logic_tile 2 28
000001000000001011000000000111100000000000010000000000
000000100000001111000000000001001110000001110000000000
000000000000000101100000000111111000010010100000000000
000000000000000011000011110000011000000001000000000000
000001000000000101100110010101000001000001010000000000
000000000000000000100010100011101010000001100000000000
000000000000000111000110010001111110010010100000000000
000000000000000000100010110000011000000001000000000000
000000000000001101000000000001011010000111000000000000
000000000000100001000000000101010000000001000000000000
000000000000000000000000001101111010001001000000000000
000000000000000000000000000001100000001010000000000000
000000001110000001100000000011000001000001010000000000
000000000000000000000000000011001010000010010000000000
000000000000001001000010000001001011010100000000000000
000000000000000001100000000000011110100000010000000000

.logic_tile 3 28
000000000000000111000000010101101010001001000000000000
000000000000000000100010101111100000000101000000000000
000000000000000101000000001101101010000000010000000000
000000000000001001100000000101011100000110100010000000
000100100000001101000010110101101010000000100000000000
000100000000101111100110000000101010101000010010000000
000000000000000101100000001000011100010100100000000000
000000000000001001000010111111001010000100000000000000
000000000001000001000000001011011000001101000010000000
000000000000000000000000001011000000000100000000000000
000000000000001000000000000000000000000010000000000000
000000001110000101000010100111001010000000000000000000
000101000000001000000010100011001011010000110000000000
000100100010000101000000001001011000000000010010000000
000000000000000001100000010111101010011011100000000000
000000000000000000000010100001011100100001010000000000

.logic_tile 4 28
000000100000001000000000000011000001000001010000000000
000000000000001001000010010111101100000001100000000000
000000000000001011100000010000011001010010100000000000
000000001000001001000011110101001011000010000000000000
000000000000000000000010100011111100000000000000000000
000000000000001111000100001111101001101001000000100000
000000000000000000000110101001000001000010100000000000
000000000000001101000011111111001011000001100000000000
000000000001100000000110000000001101010000100000000000
000000000001010000000010001011011111010100000000000000
000000000000000111100110100101000001000000010000000000
000010100000000001000000000111101110000001110000000000
000000000000100001100011100000000000000010000000000001
000000000001011001000100000111001101000000000000000000
000010100000001000000111101001111011001000000000000000
000001000000000001000111100101111000101000000000000000

.logic_tile 5 28
000010001100000001000111000001100001000000100000000000
000001000000101111100110010111101010000001010000000000
101000000000000001100010010011011001000100000000000000
100000000001000000000110100000011011000000000000000001
110000000000001001000111001001111110000111000110100100
000000000000000001100010011011010000000011000000100001
000000000000001101100110111111101110001001000000000000
000000001111000111000011110111011011000110100000000000
000000000000000000000110001101101110000111100000000000
000000000000100111000000000111001111011011110000000000
000010001000100001000010000101011010000000000000000000
000001000000011111000011101011011001000010000000000000
000100000000101001100111100011101011001001000000000100
000101000011010111000100001001001100000001010000000000
000001001001011111100000000001001011000001000000000000
000010000000100001100011000001011101000001010000000000

.ramt_tile 6 28
000000000000000111100010000111001010000000
000000000000000000100110000000000000001000
101000000000001011100000000111111000000000
100000001110000111000010010000010000000000
010001000110000111000000000001001010000000
010010000000001001100000000000100000000000
000010100000100001000111001011111000000000
000000000000010000100010000001110000000000
000100000000000000000000001111001010000000
000110100000010000000000001101100000000000
000000000000101000000011101101011000000000
000010100000011111000010011101010000000000
000001000000000000000000001001001010000000
000010100000101001000010010011000000000000
010000000000000111000000001101111000000000
010000000000000000100000001011010000000000

.logic_tile 7 28
000000000000010101000011100001000000000000000000000000
000000000000100000000111110101100000000011000001000000
000000001000000111000010100001100001000010000000000000
000000001100001101100011110001101001000011010001000000
000100000000000111000011101101101110000111010000000000
000100000000100000000010000101001110101011010000000000
000001000000000111000000011011101010010111100000000000
000010000001001111100011011101001001001011010000000000
000000000000000001000110010011011110011100000010000000
000000000000000000100010001001011011111100000000000000
000000000000101000000111001111000001000001010000000000
000000001100010111000000000111101101000010000001000000
000001001100001111000011100001111010000110110000000000
000010100000000001000100001001011011001011100000000000
000000000100100000000000010001101100010000000000000000
000000000000010001000010001101011101000000000000000000

.logic_tile 8 28
000001000000001000000000010011111111000010100000000000
000010100000001001000010000000111110001001000000000000
000101001010000000000000000001000001000000010000000000
000100000000000000000000001011001011000010110000000000
000010100000000000000000000011100000000010000000000000
000000000000000000000000001011101110000011010000000000
000010000000100000000000011111100001000010100000000000
000001100000000000000010000011101101000001100000000000
000001000000000001100110010111011010000100000010000000
000010100001000000100011010000011000101000010000000000
000001000000001001100110110001001000001101000000000000
000010001100001001100010011011010000000100000000000000
000000000000001111100000001011101100000010000000000000
000000100001000001000000000011100000001011000000000000
000000000110000001000110010001011101100001010000000000
000000000000000000100111110111011101110111110000000000

.logic_tile 9 28
000100000001000000000000000011011010010100000000000000
000100000000000000000000000000101100001001000000000000
101000000000000101100110110000001011010100000000000000
100000000001001101000011111011001001010000100000000000
110000000000100101100000001011011000001101000000000000
110000000001000000000000000111100000000100000000000000
000000001010101111100000010000001111010100000000000000
000010100000000101100011111011001000010000100000000000
000000000001011001100010001111011101110111110000000000
000000000000000101000000000001111001010111110000000000
000000000110000000000111001000000000000010000001000000
000000100000000000000111001001001101000000000000000000
000000000000000101000111100101101101010000100010000000
000000001001000000100010000000101000101000000000000000
000001000000000111100000011011111010001001000111100000
000010000000000000000010011111100000001110000010000110

.logic_tile 10 28
000001000000001000000011100111111000000000000001000000
000010000000000001000011100000111100000001000000000000
000000000100101101100110100001011110000000000000000000
000000000000010001000000001011000000000001000000000100
000000001100000111000110010111001000000000100000000000
000010000000000000100010100000111011000000000000000000
000000000000000000000000001011101011010111100000000000
000000000001010000000010010111101100000111100000000000
000001000000001011100111100101001100000100000000000000
000010000001001001100000000000101110001001000000000000
000000001000000011100000000001011110111000100010000000
000001000000000000100010001011001011110110110000000001
000000000000100001100010100111011011000001000010000000
000000001111001101000110111001011000010110000000000000
000000001000100011000000001111000000000001100000000000
000000000001010001000011110001101101000001010000000000

.logic_tile 11 28
000010101101000001100011111001001101000000000010000000
000001000000000000000110111001001011100001010000000000
000000000011001111000110010111000001000000000000000000
000000100001000111100011100000001001000000010000000000
000000000000000000000110111000011110000100000000000000
000000000010000000000110100001010000000010000000000000
000000000001110011100110110011111111000010100000000000
000010100000100000000011010000101101001001000000000000
000100000000100111000111100011011101000010000000000000
000100000001000000000011101011101110000000000000000000
000100001010001011100111011011100000000001010000000000
000100000000010111100111100111001001000010000000000000
000000001000000011000000010101001111000000000001000000
000001001100000000000010001001111010001001010000000000
000000000000100111000000011101011011000110100000000000
000000000000000001000011011101101000100111010000000000

.logic_tile 12 28
000011100000100011000111100011011010010100000000000000
000011000001001001000010110000101101001000000000000000
001000000110011001100010100001000000000001000001000000
100000000000000111000100000001001001000000000000000000
110001000000100000000110110101100001000011100000000000
110010001001000000000010000111101101000001000000000000
000000000000100111100000001101111110111101010000000000
000000000000000111100011111001011101011111100000000000
000001000111010000000110111001101111000000010000000000
000010000000100111000011000001011110100000110010000000
000000000110000000000000010101001100000110000000000000
000000000000000000000011111101100000000101000000000000
000010100001000001000010000000011110000100000100000010
000001000001100000100010110000010000000000000000000000
000000000000000101100110000001101000000110000000000000
000000000000100000100011111001011111000001010000000000

.logic_tile 13 28
000001000000001011000000000001101011000111010000000000
000010100000000001000000001101111001101011110000000000
101000000000011101000010110000000000000000000000000000
100100000001100111100111110000000000000000000000000000
110000000000000000000010011101111110001000000000000000
000000000001000000000110001111100000001110000010000000
000000000110000000000111111111100001000000100000000000
000000000000000000000011111101101001000010110000000000
000000001010000000000111001111001111010110100111000010
000000000000000000000010010111101000111011110010100000
000000000110000000000000000001011011010100000000000000
000010100000010000000000001011011000101001000000000000
000000000000001000000010000000000000000000000000000000
000000001100001111000011100000000000000000000000000000
000001001010000011100010100111001100000001000000000000
000010000000000001000000000001110000001001000000100000

.logic_tile 14 28
000000000001000000000000001101101101010111100000000000
000001000000001001000010111001011100000011110000000000
001000001000000111100000000011001001000010000000000000
100000000000001101000011110000111110100001010001000000
110000001010000101000000001011111001000000000010000000
110001000000001101100010101111101101000010000000000000
000000000000000001000010100000011010000100000100000000
000000001000000101100000000000010000000000000000100000
000000000000001011100111000111100001000001000000000000
000000000001010111000110100001101000000001010000000000
000000000100000000000011110011011010111111000000000000
000101000000001001000110100101001111111101000000000000
000000000000001001100011100111001100000110000000000000
000000000001000001000011110111101010010110000000100000
110000100010000001000110000111100000000001000000000000
100000100000001001000010100111001011000010100000000000

.logic_tile 15 28
000000000000000011000110001001011001000000000000000100
000000100000000001100000000111011010000010000000000000
101000000000000111000111001001000000000001000001000000
100000000001010000000000001101001101000010100000000000
110000000000001111000111100000001010010100100110000000
110100000000001101100000000000001110000000000000000010
000001000001010011100110101111111101010111110000000000
000000100000010000100110111011111000000011000000000000
000010000000001000000111000011011010001100000000000000
000101000000001111000100001101110000000100000000000000
000001000110000000000011100011011111001001010000000000
000010000000000000000110011001011101010110100000000000
000000001000000001000011100101101100000001000000000000
000000000000000000000000000101110000001001000000000000
000000000000000001100111000000011011010000100010000000
000000100001010000000000001011011011010000000000000000

.logic_tile 16 28
000000001111000000000000010000001010000010000000000000
000000000000000000000010000000010000000000000000000000
101000001100000001100000000000001000000010000000000000
100000000000100000000011010000010000000000000000000000
110001000000000000000000000000000000000000000100000000
000010001000010000010010111011000000000010000000000000
000000001000000000000000000111100000000010000000000000
000000000010000000000000000000100000000000000000000000
000010101010000111000000001000000000000010000000000000
000001100000000000100010011001000000000000000000000000
000000000000000000000010100000000000000000100100000000
000000000000000000000100000000001100000000000000000000
000001000000000000000000000000011000000010000000000000
000010000001010000000000000000000000000000000000000000
000000000000000000000110001000000000000010000000000000
000000000000100000000100001011000000000000000000000000

.logic_tile 17 28
000001000000101001100110010011101000001100111000000000
000000100001011001100110010000101000110011000000010000
000000000010101101000110010011001000001100111000000000
000000000000011001110110010000001000110011000000000000
000000000001010000000000000001101000001100111000000000
000000000001000000000000000000001001110011000010000000
000000000000001001100000000111001000001100111000000000
000000000000000101100000000000001001110011000010000000
000000000000001000000010100011001001001100111000000000
000000000001000101000100000000101000110011000000000000
000000000000000000000010100101101000001100111000000000
000000000000000000000100000000001110110011000000000000
000010001101011101000000000101101001001100111000000000
000001000000000111100000000000001001110011000000000100
000010000100000101100000001111101000001100110000000000
000001000000000000000000001001000000110011000000000000

.logic_tile 18 28
000000000000000101100011100000000000000010000000000000
000000000000000101000000000011000000000000000000000000
101001000110000000000110100001001010000110000000000000
100010000000000000000000000101010000001010000010000100
110010101010001101000010000001101000010010100010000000
110101000000000101000100000000111011000001000000100000
000000000000000000000010001000011110010000100111100000
000000100010001001000000000101001101010100000001000000
000000000110001000000110100001000000000010100010000000
000100000000001111000000000101001011000001100000000000
000000000000001001000110000000000001000010000000000000
000000100000001011100100000000001100000000000000000000
000000000000001101100010000101101110010000100110100000
000000000001000111000100000000001110101000000011100100
110000000000000011100000000101011011000010100000000000
010001000000000000000000000000111101001001000000000100

.ramt_tile 19 28
000010000110000000000000010101001100000000
000101100000000000000011110000100000000000
101000000110000000000000000011101110000000
100000000000001001000000000000000000000000
110000000000001011100000000111101100000000
110000000000001011000010010000100000010000
000000001000000001000011101001101110000000
000000000001010000000111110111000000000000
000000000000000011100000000111001100001000
000000000000001001100000001001000000000000
000001000000100001000000000011001110001000
000010000000011001100000000101000000000000
000000000000000011100111000101101100000000
000000000001011001100100000101100000000000
010000000000101000000000001101101110000000
110000000000010111000010010011100000100000

.logic_tile 20 28
000000001010100000000000011000000000000010000010000000
000000000000010000000011100111000000000000000000000000
101000000000000111000011101011001101101001010000000000
100000000000000000000100000001011111000010000000000000
110000000000000111000000000000001100000100000110000000
000000000001010000100000000000010000000000000000000000
000000000000000000000000011001011111011110100000000000
000000000000001101000010000111111100101110010000000000
000010101000001000000011100001111010010100000000100000
000001000000000011000010100000111010100000010000000000
000000000000000001000000000000000000000000100100000000
000001001000010000100000000000001110000000000000000000
000011100110000000000111100101100000000010010000000000
000011000001001001000000000101001111000010100000000000
000000000000001001100110111111100001000001000000100000
000000000000000001000010111001101011000011010000000000

.logic_tile 21 28
000010101010000101010000000101111000001010000000000000
000001000001001101110010011101010000001001000001000000
000000000000000000000111110101101011010000000000000000
000000000000000000010110000000011001101001000001000000
000000000001010001100110001101101110101010110000000001
000000000000101101000000001001011100101001110000000000
000000000000001001100000001011100000000001110000000000
000000000000000111000000000111101010000000100000000000
000010101010011000000110100011001110111100010000000010
000011100000100101000000001001111010111101110000000000
000000000000000000000000010111111100010000000000000000
000000000010000000000011110000111000100001010000000000
000000000000001000000000001111011001010010100000000000
000010101110000001000010010111011010110111110000000000
000000000000000011100010100001011100000000100000000000
000000000000001101100000000000011000101000010000000000

.logic_tile 22 28
000000000000000101000000000011101101010100000000000000
000000000000000000000000000101111011011000000000000000
000000000000000000000010110111101101011000100000000000
000100000000000000000110000001001010101000010000000000
000000001000100111100000011011101010101011010000000000
000000000000110011000010001101001110000001000000000000
000000000000001000000011100011000000000000010000000000
000000000000000111000100001101101110000010110000000000
000000001010001000000111010001111101000001000000000000
000000000000001011000111101111111011010010100000000001
000000000000000101100110111001111011101001110000000000
000010000000000000000010101011111100101000100000000000
000000000000001001100111011001101110111000110000000000
000000000000000101000110101101111101100100010000000000
000000000100000111000000001011111010000001110000000000
000000000000000000100000000101111000000000010000000000

.logic_tile 23 28
000010000000000111100010100101001111010100000000000000
000001000000000000100010100000111011100000010000000000
000000000000000000000010100011100001000010100000000000
000000000000001111000100000001001110000001100000000000
000000000110000001100000010001000000000001010010000000
000000000000000001000011110101101111000010010000000000
000000000100000000000110010001100001000010100000000000
000010000010000000000010000101001110000010010000000000
000010100000001000000110000001000000000001010000000000
000001000000001111000000001001101110000001100000000000
000000000100001000000000001111000001000001110000000000
000010000000001011000010001001001011000000100000000000
000000000000000111000010010000011111000010100000000000
000000000000000000100110000011011101000110000000000000
000000000000001000000000010001001110001001000000000000
000000000000001111000011111011100000000101000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000010100000010000000000000000000000110000110000001000
000101001110100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000100000000000000000001001111010100010010000000000
000000000000000000000000000011011101100001010000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000001111000110100000000000000000000000000000
000000000000000000000111110011011011000000010000000000
000000000000000000000111001101101011000010110000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000011111010000000100000000000
000000000000000101000000000000101010101000010000000000
000000000000001111100010100001011011011100000000000000
000000000000000111100000000101101111001000000000000100
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000100000000000000000010111001111000000100000000000
000000000000100001000010000000101011101000010000000000
000000000000000000010000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 3 29
000000100001001000000000000111000001000001010000000000
000000000000000001000000000111101100000010010000000000
000000000000001001100000000000001111010000100000000000
000000000000001111000000000011001101010100000000000000
000000000000001000000011111000011110000110100000000000
000001001000000001000010100101001011000100000000000000
000000000000000111100011010001000001000001010000000000
000000000000000000100010101101001100000010010000000000
000000000000101111000000000101111000001111110000000000
000000000011000011100011101011101100000110110001000000
000000000000000011000110000111100001000001010000000000
000000000000001111000000000101001100000010010000000000
000000000001001101100000010111001111000100000000000000
000001001000000101000010000000011100101000010000000000
000000000000000101100000001001111010000010000000000000
000000000000001001000000000111010000000111000000000000

.logic_tile 4 29
000010000000000000000010000111111100000010100000000000
000001000000000101000111100000011001001001000000000000
000001000000000001000110000101111111000110100000000000
000010000000000000100011100000111110000000010000000000
000000001110000001000000010000011000010100000000000000
000000000000000000000010000101011110010000100000000000
000000000000000000000011101000001010000000100000000000
000000000000000000000000001001001101010100100000000000
000000000000100000000110100101011001000000100000000000
000000000000010000000000000000101110101000010000100000
000000000000000000000010000101000000000001110000000000
000000000100000000000000001011001110000000100000000000
000000000000001001000000000001101010001101000010000000
000000000000000001100000000001010000000100000001000000
000000000000000001100010000000011001010010100000000000
000000000000000111000000001001011110000010000000000000

.logic_tile 5 29
000000000000100000000110100001011101000110100000000000
000000001001000000000110110000111110001000000000000000
000000001000000001100000010101011011000100000000000000
000010100000000000000011000011001101010100100000000000
000000000000001111000000000001100000000000000000000000
000001000001011111100000000101000000000010000000000000
000000000110001111100111001101111000000010000000000000
000000000000001111000000001011110000000111000000000000
000101000001000111100000001011101110000010000010000000
000100100000000000000010000011100000001011000000000000
000010101010000011100111100111000001000010100000000000
000001000011001001000100000101101101000010010000000000
000000000000000001100011110011111010000111000000000000
000000001000000001000010001011100000000001000000000000
000000000000000111000000000111001001110110000000000000
000000000000000000100000001111011100110000000010000000

.ramb_tile 6 29
000001100001000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000010100001000000000000000000000000000000

.logic_tile 7 29
000000000001010111000110001111011000010100000000000000
000000000000100001000011100001111001111000000000000000
101000000000001001000010100011111010000110000000000000
100000000000011101100010110101110000001010000000000000
110000000000001001100000010011101011011100000000000000
000000000010000111010011111011011100001100000010000000
000001001011101000000111111000001010000100000000000000
000010000000011011000010001101001101010100100000000000
000000100100001000000010011111011110000001000000000000
000000000000000001000111010111011101100001010000000000
000001001010011111000000010001100000000001010000000000
000010000000101011100011001001101000000001100010000000
000000000001001000000000001101100000000010000000000000
000000000000100111000010001101001000000011100000000000
000001001010001001100000011011000001000011100101000010
000010000000001101000011100001001110000011000011100000

.logic_tile 8 29
000000000000000001000110100001101001010100000000000000
000010100000100000100000000000011000100000010000000000
000100000000001001000110011000001101000000100000000000
000110100000000001100111010011001101010100100001000000
000001000000100000000011100001011001010110000000000000
000000101001010000000010100000011111000001000000000000
000000000000100000000000010011000001000001110000000000
000000000000010000000010101111001011000000100000000000
000000001100010000000000000011101110001101000000000000
000000000001000001000000000011110000001000000000000000
000000000001010001100110001101001110000111000000000000
000000000000100001000000001001110000000010000000000000
000000000000000000000111110011101010001000000000000000
000001000001000000000110000011010000001101000000000000
000001000000000000000010000011111001010010100000000000
000010000000000000000000000000011001000001000000000000

.logic_tile 9 29
000000000000001001100111000000011101010000000000000000
000001000001010101000000001101011110010110000000000000
000000000010001101000000001111011001111110110000000000
000010000000000101000011110001111110101110010000000000
000000000000001101010110101001011100001000000000000000
000000001000100101000000001101001000010110100000000000
000000000010000000000010010000011111000000100000000000
000000100000000000000010100011001011010100100010000000
000000000000100001100000001000011011010000000000000000
000000000001001101100000000001011110010110000000000000
000000000000000001000111100101001111001110100000000000
000000000000010000000100001111011110001101100000000100
000001001010001000000010010001001110000001010000000000
000010000000000001000111101111101100001001000010000000
000000000110000011100011100111011110001001000000000000
000000000001000001000100001001111010000010100000000001

.logic_tile 10 29
000000100000100111100011101001111111100000000000000000
000000000001000000100110011001001011000000000000000000
000100001010101001100010110011001011000100000000000000
000100000000001111000110000011011001001100000001000000
000001001010001111000111001111011011000010000000000000
000010000000001011100011100001101110000000000000000100
000010100000000001000110001011111111011111100000000000
000001000000001111100010111111111100101111000001000000
000000000000001111100000011101111110110000100000000100
000000000000000111100011001111111110110000000000000000
000000000100001001000010000011101111000010000000000000
000010100000000011000110101001011101000000000000000000
000000000000000001000011101101001010000010000000000000
000000000001011001000110000101011101000000000000000000
000000000000101001000010000101001000000010000000000000
000000100000011011000010000001011110000000000000000000

.logic_tile 11 29
000000000000001000000000000111011000010100000000000000
000001000010000101000000000000001100100000010000000000
000000001000100001100111111111111000000111000000000000
000010100000010111000011101001110000000010000000000000
000000000000000001100010100000001111000000100000000000
000000001000000111000011110101001100010100100000000000
000000000000000000000111111111000000000010000000000000
000000000000000101000011011001001100000011100000000000
000000000001001111100000001011111110000111000000000000
000000000000000101000000001101110000000010000000000000
000000000000001000000111001111111010000110000000000000
000110101101010001000100001101010000000101000000000000
000000000000001001000000001101011010000000000000000000
000010000000000111000000000001101000100000000000000001
000000000000100001000010010011101010000100000000000000
000000000000010000000011100101011110101000010000000000

.logic_tile 12 29
000100000110101001100000001011100000000010100000000000
000100100000011111000010000011101101000010010000000000
000100000000100101100000010001001100000110100000000000
000100000000010000000010000000011101001000000000000000
000000100000000000000110100001101110001001000000000000
000000101001000000000000001101010000001010000000000000
000000001010001011100000000111100000000000010000000000
000000000000001111100000001111001000000001110000000000
000000001000000000000010001111001110001001000000000000
000001001110000101000111110111010000000101000000000000
000000000000000111000111101011011010000010000000000000
000000100000000001100100000011100000001011000000000000
000000000000001000000000010001001110010000000000000000
000001000000000001000011010000011100100001010000000000
000010000000001001100000001001011001010000110000000000
000001100000000001000000000111111010000000010000000000

.logic_tile 13 29
000000100000000001100010011101000000000001010000000000
000000000000000000000110100111101011000001100000000000
000000000000001000000000010101011000010100000000000000
000000100000000101000010000000111011100000010000000000
000000000000000001100111110000011101010110000000000000
000000000000000000000010000111011010000010000000000000
000001001000101101100010010011001001010100000000000000
000010000000010101100010100000111010100000010000000000
000100100001000000000000010101101110001001000000000000
000100000000000000000011000101110000000101000000000000
000000000110000001000111111001101101001000000000000000
000000000000000000000010100011011011000110100000000000
000000101010100011100000010001011101000110100000000000
000000000010010000000011000000111011001000000000000000
000000000000000101100000000011011100010000100000000000
000000000001010000000000000000111000101000000000000000

.logic_tile 14 29
000100000000010000000010111111101100111011110000000000
000100000001100000000110111001001011100001010000000000
000000000010000111000000011101011000111101010000000000
000000000000101001100011010101111100111101100000000000
000010000000101000000110110001001111010100100000000000
000001000000010111000010000000111101000000010000000000
000000000000001001000000010111100001000010100000000000
000000000000010101000011110101101000000010010000000000
000001100000000001000000011101011010001101000000000000
000010100000000000100010100001100000001000000000000000
000000001000001001100000011001011010000111000000000000
000000000001010101000010000001100000000010000000000000
000000000000000000000000001011111010001001000000000000
000001000001000000000010000011010000000101000000000000
000010001000001000000111100000001100010000100000000000
000011100000000001000100001111011001010100000000000000

.logic_tile 15 29
000000000000000111000000001001000001000010000000000000
000001000000000000100010000101001011000000000000000000
101001001000000011100111110111111111010000100010000000
100010000001010000000011100000101011000000010000000000
110000000000001111000111100000001110000000000010000000
000001000000000001100000000101000000000100000010100001
000000000110000111000011111101000000000000010000000000
000000100001010000100110000011101010000000000010000000
000000000000000000000111101000011001010110000000000000
000000000000000001000100001011011001000010000000000000
000000000110100001100000001011011100000010000000000000
000000001110010001000010000001011101000000000000000000
000000000000000000000000011111000000000000010000100000
000000000000000111000010000111101001000000110011000000
000000000110000101000010000011100000000000000100000000
000000000001010000100000000000000000000001000000000000

.logic_tile 16 29
000000000000010000000000000000000001000000100100000000
000000000000100000000000000000001011000000000000000000
101000000000000111100000010000011000000010000000000000
100100000000000000100010000000010000000000000000000000
110010000110000111100000000000011000000100000100000000
000010100001000000000000000000000000000000000000000000
000000000110000000000111100000000000000010000000000000
000000000000000000000100000111000000000000000000000000
000011100000000000000000000000000000000000000100000000
000111000000100000000000000101000000000010000000000000
000000000000001000000000001000000000000000000100000000
000010100001010001000000001111000000000010000000000000
000000000000001000000000010111000000000000000100000000
000000001000000001000011010000100000000001000000000000
000000001010100000000000000000011100000010000000000000
000000000000010000000011100000000000000000000000000000

.logic_tile 17 29
000000000000100000000010100001100000000010000000100000
000000000000010000000100000000000000000000000000000000
101001001010100101100110000000000001000000100100000000
100010000000010000000000000000001110000000000000000000
110000000000000000000010000000000000000000100100000000
000000000000000000000000000000001011000000000000000000
000000000110000000000000000000000000000010000000000000
000010100001010000000000000000001001000000000000000100
000000000000000001100000010011000000000010000000000000
000001000001000000000010000000000000000000000000100000
000110101000000000000000000011000000000010000000000000
000101000000010000000000000000100000000000000000000000
000000001000000001000000000001100000000010000000000010
000000000000100000100000000000100000000000000000000000
000000000000000000000000000111000000000000000100000000
000000000000001001000000000000000000000001000000000000

.logic_tile 18 29
000000001110101111000000001000001011010100000100100000
000000000000011001100010000101001011010000100011000001
101000000000000011000111011111111010001001000111000010
100000100000000000100110010101100000001010000001000100
110000001100100000000000000000011001010000000111000000
110000000000010001000011110011011010010110000001000000
000001000000000111100010001001001110001001000111000100
000010000000000001100010100001000000000101000011100000
000000001110000000000110011011101010001000000110100000
000000000000000001000011000101110000001101000011100000
000000000000000000000111000011111010010000000111000000
000000000001000001000000000000001000100001010011100000
000001000000000001000111001111000001000001010100100000
000010000001000011000100001001001010000010010011000000
110000001000000011100011100011001001000010000000000000
110000000000000000000100001011111011000000000001000000

.ramb_tile 19 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 29
000010000000000000000000000011101011101001110000000000
000001000001000000000011110101001011111101110000100000
101000000110000101000110011011100001000001010000000000
100000000000000111100011101001101101000010010000000000
110000001010000101000110001000000000000000000101000001
000000100000001001100000001111000000000010000000000000
000000000000000011100111101000001100010010100000000000
000000000000000000100100000111001101000010000000000000
000000000000101000000011101000011100010000000000000000
000010100001000111000000001011011011010010100000000000
000000000010000101100111111101111001101111010000000000
000100000000001111100010000001011100101101010010000000
000001000001010011100000001011000000000011100000000000
000010001110101111100000000001101001000001000000000000
110000000000001111000111100111101110000010100000000000
010010100000001111100100000000001110001001000000000000

.logic_tile 21 29
000000001001000000010110000001000001000000010000000000
000000000001001101000011111001101011000001110000000000
000001000000000111100010011001011100001101000000000000
000000000000001101100111011101110000000100000000000000
000000000000100000000010111011011100000010000000000000
000000001110010000000111100001001000000110000000000000
000000000000000000010110110000001100000010100000000000
000000000000010000000010000111011011000110000000000000
000000001011010101100000001001111001100000010010000000
000000000000100000000011101111011001100001010000000000
000000000000000001000000010001000001000001110000000000
000010000010000000000010101001101011000000100000000000
000000000110001000000111110111001110000010100000000000
000000100000001111000111110000011111001001000000000000
000000000000000101100110000101011111000100000000000000
000000000000000001000000000000101110101000000000000000

.logic_tile 22 29
000001000000011000000000001101111111010000110000000000
000010000000101111000000000011001010000000100000000000
000000000000001000000010101111111101000001000000000000
000000000000000001000000000111001010101001000000000000
000000000000011000000000011000011010010000000000000000
000000000000100111000010000001011000010110000000000000
000000000000001011100000010011111111000100000000000000
000000000000001001100010001101001110101100000001000000
000000000000101011100110100011001010000110100000000000
000000000000010001100000000000001111001000000000000000
000000000000000101100000001111101101000011110000000000
000000000000000001000000000011001001000010110000000000
000000000000010001000111010111001010000110000000000000
000000001100100000100011010111100000000101000000000000
000000000000001101000000000001011000010000100000000000
000000000000000101100000000000001101101000000000000000

.logic_tile 23 29
000000000000000101000010101101011100101000110000000000
000000000000000111000000000011101000100100110000000000
000000000000000111110000000011111001101001010000000000
000000000000000101010000000101101100011101100010000000
000000000000001000000000010000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000000000101111100110000111011011010110000000000000
000000000000001011100000000000001000000001000000000000
000000000000000000000000000001001110001001000000000000
000000000000000000000000001111110000000101000000000000
000000000100001001000010011101111110100001010000000000
000000000000000001100010000101101000010000000000000000
000000000000000111000110001001011011000001010000000000
000000000000000000100011111101001110000010010000000000
000000001010001111000000001101100001000010000000000000
000000000000001111100000001011001110000011010000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000001000000000000000011110000100000100000000
000000000000001111000000000000000000000000000000000010
001000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000100000000000
000000000000000000000000000000001100000000000000000000
000000000000000101000000000101000000000010000000000000
000000000000000000100000000000000000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010101000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000011010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000001100000000000000000000000000000000000000000000000
000010100000000000010000000000000000000000000000000000
000000000000000101000011110111011000001000000000000000
000000000000000101000010000101100000001110000010000000
000000000000000000000000000101101010010000000000000000
000000000000000101000000000000101111101001000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000000000000000000000000000001101111010000000000000000
000000000000000000000000000000101001101001000010000000
000100000000100001100111000101111000000100000000000000
000101000000010000000100000000101111101000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 30
000000100000000000000000000000000000000000
000000001000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001101000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000001000011000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000101000010000001011111000000100000000000
000000100001010000000000000000011011101000010000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000110010000000000000000000000000000
000000000001000000100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000111000000000000000000000000000000000000
000000000000000000000111000101111101010100000000000100
000000000000001111000000000000001011100000010000000000
000001000000000000000000000111100001000000010000000000
000000100000000000000000000011101011000010110000000000
000000000000000001000000001000011110000110100000000000
000000000000000000000010001011001001000000100000000000

.logic_tile 8 30
000001000000001000000000000101011100001101000000000000
000000100010001111000000000001010000001000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001111011000000010100000000000000000000000000000
000000100000100101010000000000000000000000000000000000
000000000010000000000111100101011010001001000000000000
000000000000010000000100000101110000001010000000000010
000001001010000000000000000000000000000000000000000000
000010000010000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 9 30
000000000110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000110100000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111101110001000000000000000
000000000000000000000000000101111011001001010000000100
000000000110100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000001000000000011110000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000

.logic_tile 10 30
000000100000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000110000000000111100000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001001101010000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000011110000000000000000000000000000
000000000000000000000000011000000001000000000000000000
000000000000000000000011100011001111000010000010000001
000000001010000111000110111000011101010100000000000000
000000000000000001100011010011011011000100000010000000
000000000000000000000000001011111010001000000000000000
000000000000000000000000001111110000001001000000000000
000000000000000000000110101011011100001100000000000000
000010100000000000000100001001110000000100000000000000

.logic_tile 11 30
000000000000000101000110011101001000010000110000000000
000000000000000000000111010101011010000000100000000000
000000000000001011100000011101111110111110110000000000
000000000000000101000011100101001010111101010000000000
000001000000100111000010110111001110111111010000000000
000010000001000101100011101001101101101001000001000000
000000000000101011100010101111101010101000000000000000
000000000000000111000000000001111000010000100000000000
000000100000101001100110011101001001000000010000000000
000000000001010101000010100001011010000110100000000000
000000001000000000000000000101011111001001000000000000
000000100000000000000000000001111000001010000000000000
000010000000001000000000000101001101101011110000000000
000001000000100001000011100011101001110111110000000000
000000000010001001100010000101101011001011000000000000
000000000000000001000000001011101110001111000000000000

.logic_tile 12 30
000010000000001000000010110111011100000000010000000000
000011100000101111000011111101011000001001010000000000
000000000000000001100111111001001010111000000000000000
000000000001010000000011111011001001010000000000000000
000000000001010101100010100001101100010110110000000000
000000000000100000100000001111011101010101110000000000
000000000000100000000000011001000001000000110000000000
000000000000010000000010000001101110000000100001000000
000100000000000000000011111111011010101101010000000000
000100000000000000000110101001111110010110100001000000
000000000000001101100110101111000001000010110000000000
000000000000010101000000000011101001000000010000000000
000001000110001001100111010011011111110110110000000000
000010000001010111000111001111111100100010110000000000
000001001010000000000000010111001101010100000010000000
000000100000000111000010100000111100100000010000000000

.logic_tile 13 30
000000000000000000000000000011111100000010000000000000
000000100000000000000000001011100000001011000000000000
000000000000000000000000001011000000000010010000000000
000000000001001001000010101111001101000001010011000000
000000000000000000000000001000001011010000000000000000
000001000000000101000000001101001110010110000000000000
000000001010000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101100011110011011110010000100000000000
000000000000000101000111000000101100100000000001000000
000000000000001001000010000111111100000001000000000000
000000000000000101000100000011000000000111000000000000
000000000000001000000000001011001010001101000000000000
000000100000000001000000000111000000001000000000000000
000000000000000111000000010001111000001001000000000000
000000000000101001100010000111100000001010000000000000

.logic_tile 14 30
000000100000100000000011111000011110010100000000000000
000010100001010000000110011101001001010000000000000000
000000000110001000000000000001101010010000000000000000
000000000000001001000000000000011100101001000000000000
000010001010000000000010100000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000000000000000000000010000101001001111110110000000000
000000000000000000000000000011111101010100100000000000
000000000000000011100000000011101100010000100000000000
000000000001010000100000000000101001100001010000000000
000000001000000111100110001000000000000010000010000001
000000000000000000100000000011001001000000000001100010
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000001000000111000000011110000000100000000000
000000100001000001000100000000011111000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000001010000101100000000000000000000000000000000000
100000000000010000000010100000000000000000000000000000
010000101011010000000111100000000000000000000000000000
110000000000100000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001100100111100000001001100001000000010000000001
000010000000010000000000001001001100000010100000000000
000001000000001000000000000000000000000000100100000010
000010000000000101000000000000001100000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 16 30
000001100110001000000000000000000000000000000000000000
000010000000001011000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000100100000001
110000000000000000000000000000001000000000000000000000
000000000000001000000000000011000000000000000010100000
000000000000000111000000000000101111000000010011000100
000000000000000000000000011111011010001011000000000000
000000000001010000000011000011100000000001000000000000
000001000000001000000000000000000000000000000000000000
000010000000000011000000000000000000000000000000000000
000001000000000000000010010000000000000000000000000000
000010100011000000000110010000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000010000000000000010000000000000
000000000000000000000010000000001001000000000000000010
101000000000001000000000000000011000000010000000100000
100000000000000001000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
000000100000000000000000000111000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000010100000000000000000000000000000000000000100000000
000001000000000000000000001111000000000010000000000000
000000000000000000000110000000000000000000000000000000
000000000001001111000000000000000000000000000000000000
000000000000000000000010000011100000000010000000000010
000000001000000000000000000000100000000000000000000000
000000000000000111100000010000011100000100000100000000
000000000000000000000011100000000000000000000000000000

.logic_tile 18 30
000000000000010000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001111010000000000000000000000000000
000000000000100000000000000000000000000000
000000100000010000000000000000000000000000
000000001000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000100000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 30
000010100000001000000010100011111011010000100000000000
000001001100001111000000000000101111101000000010000000
000000000000001001100000001111111000000100000000000000
000000000000000001100000001011100000001110000010000000
000000000000001101000000010000000000000000000000000000
000000000000000001000011110000000000000000000000000000
000001000000101000000000000001000000000010010000000000
000010000000011111000000001001001111000001010000000000
000010101010000000000000000101011000010100000000000000
000001000001000000000000000000101010100000010000000000
000000001010000000000111000011111001010110000000000000
000000000000000000000010000101101101111111010000000000
000010000000000000000110000000001010000100000000000000
000001000000000000000010010101011111000110100010000000
000000000000000000000110000111000001000000010000000000
000000000000000000000000001101101010000001110000000000

.logic_tile 21 30
000000000000000000000000000101111111100100000000000000
000000000000000000000000000111111101010100000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000010000000000000000000010000000000000000000000000000
000001000000000000000010010000000000000000000000000000
000000000000000101000000011001111100001001000010000000
000000000000000000000010100111110000001010000000000000
000000000000000000000000001000001011000100000000000000
000000000000000000000000000101011111010100100000000000
000010000000100000000000001000011100000010000010100000
000000000000000000000011111111010000000000000001000010
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010001000000011110000000000000000000000000000
000000000000000001000111100000000000000000000000000000

.logic_tile 22 30
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000010
000100000000000001
000000000000000000
000000000000000001
000000000011110001
000000000001110000
000100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000010110000000000
000001110000000000
000000001000000000

.io_tile 5 31
000000000000000010
000100000000000001
000000000000000000
000000000000000001
000000000010010001
000000000011110000
000101110000000100
000011111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000010
000100000000000000
000000000000000001
000000000000000001
000001111011110101
000000000011010100
000100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000000001000000000
000010000000000000
000001010000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 31
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000100000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
100000000000000000
000000000000000100
000000000000000001
000010000000000000
000001010000000000

.io_tile 13 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000011110000000000

.io_tile 14 31
001000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000001010000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000011110000000000
000000000000000000
000000000000000000

.io_tile 17 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 31
000000000000000000
000000000000000000
000001011000000000
000000000000000000
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 6 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 27
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 27
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 9
efe29dd5da955356e8ddf08d632852f7c4dc72bebc9792e187c3dcd17b00f46a
27a10d1f3095d04362c19f0cc798293816956e6e491e1a7f31963f992fcc8c17
5e149429a1e850a48112d9a24eb43562834e85de93aa370c137a86cb91a29006
fb383974f77bbfe3db29642d72b07c0022affcab04ae5a2778d437ed1823614b
3dc06903fff10e463cc4731d378cb0bdecc985ace8ae33f08d8dcadbaf385419
5c0d5ebcd57438229f707743b3e10d4ad8dbe2ac6b0f072fd7034c83de625d4c
65d5685fee65443e9ce26245b906475d44353077544e4bb8d54c4aae14eea3b5
aef6a0a888b287a505773dbdb7177cf773a2426a564e720dce5991c4c8104983
af3b54f8bea62e5933c394acdbf16e07b8df9e8149e70dd3d84fc054ec0b126e
2b56044d2fc662bf3632d7957019b79b0cf10cf23a45760c60ba1999f88a8ad0
2d1506f19ca66ee21a8d7f2e7c02b55aa32f90694ac4e44837e31033485b89f2
7dcbbfcc67d92ed1eafc0407d9ff62f179818dd8ca0dea2b29c36bac5d5eb786
8f8e6e587bf1d716e9ef7a6f00023c65405d95a1f6fae2e2966c22275d1d1990
bc24dc0305aee999104bf9b9c5924520b2501be3c7beb8f721799bd4e8488a5e
11a2d3c01a5929e441e7e06400fea5ac2b1efcdbf150485dd2192b2e6ed5171e
e99f9fdffe179d08d53be9a1599c0b8ab9b49a8ed7e30367bdfcd13eb5b8ceb4

.ram_data 19 7
9567e07f7a5028d20932141e78a4ab18a4f2d94d444d66b5622175515bc0a67d
a4cfea8a6d5357fe678c7f124d58d4b7b2b70b59eab6691b7dd7e63939011da0
46ced5f1e52c9acb83b701df8ad4c29bcbeb37b2266f0dddd6d9af2cd9b73550
1315119aa5d8faffb659a230563097e2f5c556062d891ab02c16840860953d4b
3b8fb1665d3ea4b448a1eed91b8042e3554758f0168b640e60d729477845d551
3bd1ee83fcb9337d3fbc13a6f2a098dfe19a080b1fa8e7ad7d4a286e11a4676b
c3ee5e1fc5d5f96347921f947be8869d8382a43a91baed3f06bb05aa55892510
c64a9b37c7a3826e4a3078505fb41f0aab706beae9fd899c202b4a89e514e55a
2dd4d5c89cfadf75148a6597d92310fa4073c8f35af3a5959fdfb5bcdec0a8e0
54dc12c6bd8b8f05ee938296c11f0b45aaa2cc84a0bb345da5fa1c59fdfb6e44
6132555321c9e93a6a2940d35b180e2e88f94f0809e14a14f552c010445283f1
c90bf2bdbc25f225b334d8999986d3f9ba0d0be23825663cb579e953f9e3c287
8b54b0d31423887c72c41db0d38d0c83ffd4f43f9e0f99b2d3dd432744ea138d
2eef7084f1a6a4f09abc44bd24fb27f6c6b862d76f3e93d69d66cbe5c21ca31a
c7b35ff9f61ba89accfda5ab3e31b74b110733a164e5ff311ebf3bc0450939d9
1720d121416a09bbc3e459e0eeb9d8fbfc65d8fab6d3af920f57bc8976bcad14

.ram_data 19 5
32990e46f4f8bf51f23935895ed3e741bdd23d86f258a75efb8582a6fcb76cf6
6bab2a023bfff5f961f5bbe5e4b1a37c78e44091f6e350cdc10d53b1e97b7318
a1dd1784a08573a30fc309e3af969598d69fb35e1b4767d350c5def48cfc6fff
389038e6b6c6d69cfb01b6dbda96311aedac2b0854b87c5f7a185e336e89ed33
fbbbb50e5ba8004b2b61d4a6f4ac7c1327cbe153e6486c98750ba4bbe649a39c
41c65216beb1e4c1ab4a0f54fc28f7c41ab675c4b0026482bd69a182d3acd470
40e2b3dc591069e902b161acd1dbb7e76cddc649803a41b8a0b505f956d80af0
fcf50f1b0f3ed6a1d5a6c6a2e47a3d7710b91e51ec4e98fb7e1cf8b7c4257f79
48f8c46fa22550e051b42834c02cd334b9f620d4bdd1add7f1ac913bccfd7ea4
076f079c766b397d8f935e14819e6220970162133da4fb559bc635d160de89dd
22721ed5055970ddb3308d06f22fe63e10cea713ed4c279e3cf2c26abf4ae80f
f015578a8f61d07fc451907e06bcf2c2f08489e12875dcf04a6fd8c0f3c788f0
4f9aa6589751917be5129d97cdc68555d37dfc7a247160a632a3d79595fd52bd
972e4e257b920c9923073ca366fbe1bfdee3abcd4b8046f9ae1ec9021ead5cda
fd3e10525adf2b293c3413252b9e5d25bf1e3bdf1544a5f870f6e3bede2a9724
2ced6d090a8d52d815c29abb7365f3077c8cc5ac8ae6406cf51a9464769cd169

.ram_data 19 3
24d5f350db2e62a0f96ce6c881868e28e664cdc15e335797aa66e77eb025cd21
8ae5e9e8157ba2dc1d7621b5f38b96cf1316d706faf247496740ea32af56b969
bb9b3f090e0e2910a69dbb14f863daa8269519f91e4cf33988d51b0c4e5cf198
f5f48197ce20b8aae7e4e16de483dad851023490fa7abdd3c7e0b9e98f147bb7
36c48f9a589600306bdd0c6149d8df06f961f33e62e627ca1171402657c13fab
32da540ae4dff361dfe28538315a9fd5274d28ea8fd4083342376d183e1aa60e
0faa655df05f7567c9036bf483b19fcac0fec937b75da09ce8c78608730811f5
18dbcf2aaa8e3160f4b9de4fb133ffaab1749de5597b599f138d243114eb8e08
c89749c816d077234e2a176b2faa172a007c24c8f8a576a53efee195ba1c64b5
61af8e4deab5e138814f247877c8be4950ae546c7796b63c6b7f2f777c584a13
2b2f797f0af52e7999d3322628918cb49235e02c51d34d344466960933e80876
e31589d05063f7c51546f14cfe2fb21f008740369f7f189efaf09ff8437c52a5
dd3d005dc6a28c435089c23c53499e990878bbd1673b613c9d51da6c5da4b12d
f64ef1d0b376159dbd19d1789021db5331d05e59ed1b5a63936b2f3c8cb97b6c
74df0e4a603ca6e3db079013a0f04a3ae188c1c2243cd0ab71bfa0e6a27fb0e4
8eabbd203d07b8677a9bfe4488de5e570853b92e7de9710b5487a174a913fb22

.extra_bit 0 691 335
.sym 0 rvsoc.clkn
.sym 5 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$32054[1]_$glb_sr
.sym 6 rvsoc.clkn
.sym 7 rvsoc.uart0.status[0]_$glb_sr
.sym 8 rvsoc.clka
.sym 9 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$35817[0]_$glb_sr
.sym 10 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 11 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 16 rvsoc.data_wdata[23]
.sym 17 rvsoc.data_wdata[15]
.sym 18 rvsoc.data_wdata[4]
.sym 21 rvsoc.data_wdata[21]
.sym 22 rvsoc.data_wdata[20]
.sym 23 rvsoc.data_wdata[0]
.sym 24 rvsoc.data_wdata[7]
.sym 25 rvsoc.data_wdata[17]
.sym 26 rvsoc.data_wdata[5]
.sym 28 rvsoc.data_wdata[1]
.sym 29 rvsoc.data_wdata[16]
.sym 30 rvsoc.data_wdata[8]
.sym 31 rvsoc.data_wdata[3]
.sym 32 rvsoc.data_wdata[2]
.sym 33 rvsoc.data_wdata[18]
.sym 34 rvsoc.data_wdata[14]
.sym 35 rvsoc.data_wdata[11]
.sym 37 rvsoc.data_wdata[10]
.sym 38 rvsoc.data_wdata[22]
.sym 39 rvsoc.data_wdata[6]
.sym 40 rvsoc.data_wdata[13]
.sym 41 rvsoc.data_wdata[19]
.sym 43 rvsoc.data_wdata[12]
.sym 44 rvsoc.data_wdata[9]
.sym 45 rvsoc.data_wdata[16]
.sym 46 rvsoc.data_wdata[8]
.sym 47 rvsoc.data_wdata[0]
.sym 48 rvsoc.data_wdata[17]
.sym 49 rvsoc.data_wdata[9]
.sym 50 rvsoc.data_wdata[1]
.sym 51 rvsoc.data_wdata[18]
.sym 52 rvsoc.data_wdata[10]
.sym 53 rvsoc.data_wdata[2]
.sym 54 rvsoc.data_wdata[19]
.sym 55 rvsoc.data_wdata[11]
.sym 56 rvsoc.data_wdata[3]
.sym 57 rvsoc.data_wdata[20]
.sym 58 rvsoc.data_wdata[12]
.sym 59 rvsoc.data_wdata[4]
.sym 60 rvsoc.data_wdata[21]
.sym 61 rvsoc.data_wdata[13]
.sym 62 rvsoc.data_wdata[5]
.sym 63 rvsoc.data_wdata[22]
.sym 64 rvsoc.data_wdata[14]
.sym 65 rvsoc.data_wdata[6]
.sym 66 rvsoc.data_wdata[23]
.sym 67 rvsoc.data_wdata[15]
.sym 68 rvsoc.data_wdata[7]
.sym 131 rvsoc.mem_vdata[1][0]
.sym 132 rvsoc.mem_vdata[1][1]
.sym 133 rvsoc.mem_vdata[1][2]
.sym 134 rvsoc.mem_vdata[1][3]
.sym 135 rvsoc.mem_vdata[1][4]
.sym 136 rvsoc.mem_vdata[1][5]
.sym 137 rvsoc.mem_vdata[1][6]
.sym 138 rvsoc.mem_vdata[1][7]
.sym 141 rvsoc.mem_vdata[1][4]
.sym 152 rvsoc.data_wdata[7]
.sym 153 rvsoc.eram.adrs[2]
.sym 203 rvsoc.mem_vdata[1][0]
.sym 204 rvsoc.dram.adrs[3]
.sym 205 rvsoc.mem_vdata[1][5]
.sym 207 rvsoc.data_wdata[15]
.sym 209 rvsoc.mem_vdata[1][7]
.sym 211 rvsoc.data_wdata[21]
.sym 215 rvsoc.mem_vdata[1][1]
.sym 216 rvsoc.mem_vdata[1][2]
.sym 218 rvsoc.mem_vdata[1][3]
.sym 220 rvsoc.data_wdata[16]
.sym 224 rvsoc.mem_vdata[1][6]
.sym 226 rvsoc.data_wdata[23]
.sym 227 rvsoc.data_wdata[11]
.sym 229 rvsoc.data_wdata[10]
.sym 230 rvsoc.data_wdata[8]
.sym 237 rvsoc.data_wdata[17]
.sym 242 rvsoc.data_wdata[18]
.sym 246 rvsoc.data_wdata[5]
.sym 247 rvsoc.mem_vdata[1][3]
.sym 249 rvsoc.dram.adrs[11]
.sym 252 rvsoc.data_wdata[20]
.sym 262 rvsoc.data_wdata[13]
.sym 272 rvsoc.dram.adrs[7]
.sym 279 rvsoc.data_wdata[3]
.sym 284 rvsoc.mem_vdata[1][23]
.sym 286 rvsoc.mem_vdata[1][14]
.sym 287 rvsoc.mem_vdata[1][16]
.sym 289 $PACKER_GND_NET
.sym 290 rvsoc.data_wdata[19]
.sym 292 rvsoc.data_wdata[12]
.sym 293 rvsoc.data_wdata[9]
.sym 296 rvsoc.data_wdata[1]
.sym 304 rvsoc.data_wdata[4]
.sym 311 rvsoc.data_wdata[0]
.sym 318 rvsoc.data_wdata[6]
.sym 319 rvsoc.data_wdata[24]
.sym 326 rvsoc.dram.adrs[12]
.sym 327 rvsoc.dram.adrs[2]
.sym 330 rvsoc.data_wdata[14]
.sym 332 rvsoc.data_wst[3]
.sym 334 rvsoc.data_wst[2]
.sym 335 rvsoc.data_wdata[22]
.sym 336 rvsoc.data_wst[2]
.sym 337 rvsoc.data_wdata[2]
.sym 341 $PACKER_GND_NET
.sym 347 rvsoc.data_wdata[27]
.sym 349 rvsoc.data_wdata[23]
.sym 353 rvsoc.dram.adrs[3]
.sym 354 rvsoc.data_wdata[0]
.sym 356 rvsoc.dram.adrs[11]
.sym 357 rvsoc.data_wdata[29]
.sym 358 rvsoc.data_wdata[25]
.sym 359 rvsoc.clkn
.sym 364 rvsoc.dram.adrs[3]
.sym 365 rvsoc.dram.adrs[4]
.sym 367 rvsoc.dram.adrs[9]
.sym 368 rvsoc.dram.adrs[12]
.sym 369 rvsoc.data_wdata[30]
.sym 370 rvsoc.dram.adrs[5]
.sym 372 rvsoc.dram.adrs[2]
.sym 373 rvsoc.data_wdata[31]
.sym 375 rvsoc.dram.adrs[10]
.sym 376 rvsoc.dram.adrs[6]
.sym 378 rvsoc.data_wdata[24]
.sym 379 rvsoc.dram.adrs[8]
.sym 383 rvsoc.data_wdata[26]
.sym 384 rvsoc.data_wdata[27]
.sym 385 rvsoc.dram.adrs[11]
.sym 386 rvsoc.data_wdata[29]
.sym 387 rvsoc.data_wdata[28]
.sym 388 rvsoc.dram.adrs[1]
.sym 389 rvsoc.dram.adrs[7]
.sym 391 rvsoc.dram.adrs[0]
.sym 392 rvsoc.dram.adrs[13]
.sym 393 rvsoc.dram.adrs[1]
.sym 394 rvsoc.dram.adrs[0]
.sym 395 rvsoc.data_wdata[25]
.sym 396 rvsoc.dram.adrs[8]
.sym 397 rvsoc.dram.adrs[0]
.sym 398 rvsoc.data_wdata[24]
.sym 399 rvsoc.dram.adrs[9]
.sym 400 rvsoc.dram.adrs[1]
.sym 401 rvsoc.data_wdata[25]
.sym 402 rvsoc.dram.adrs[10]
.sym 403 rvsoc.dram.adrs[2]
.sym 404 rvsoc.data_wdata[26]
.sym 405 rvsoc.dram.adrs[11]
.sym 406 rvsoc.dram.adrs[3]
.sym 407 rvsoc.data_wdata[27]
.sym 408 rvsoc.dram.adrs[12]
.sym 409 rvsoc.dram.adrs[4]
.sym 410 rvsoc.data_wdata[28]
.sym 411 rvsoc.dram.adrs[13]
.sym 412 rvsoc.dram.adrs[5]
.sym 413 rvsoc.data_wdata[29]
.sym 414 rvsoc.dram.adrs[0]
.sym 415 rvsoc.dram.adrs[6]
.sym 416 rvsoc.data_wdata[30]
.sym 417 rvsoc.dram.adrs[1]
.sym 418 rvsoc.dram.adrs[7]
.sym 419 rvsoc.data_wdata[31]
.sym 466 rvsoc.mem_vdata[1][8]
.sym 467 rvsoc.mem_vdata[1][9]
.sym 468 rvsoc.mem_vdata[1][10]
.sym 469 rvsoc.mem_vdata[1][11]
.sym 470 rvsoc.mem_vdata[1][12]
.sym 471 rvsoc.mem_vdata[1][13]
.sym 472 rvsoc.mem_vdata[1][14]
.sym 473 rvsoc.mem_vdata[1][15]
.sym 476 rvsoc.dram.adrs[2]
.sym 493 rvsoc.dram.adrs[10]
.sym 495 rvsoc.data_adrs[12]
.sym 514 rvsoc.data_wdata[4]
.sym 515 rvsoc.data_wdata[31]
.sym 518 rvsoc.dram.adrs[6]
.sym 519 rvsoc.data_wdata[30]
.sym 520 rvsoc.dram.adrs[5]
.sym 522 rvsoc.dram.adrs[3]
.sym 527 rvsoc.mem_vdata[1][10]
.sym 530 rvsoc.dram.adrs[8]
.sym 534 rvsoc.dram.adrs[0]
.sym 535 rvsoc.dram.adrs[13]
.sym 537 rvsoc.dram.adrs[9]
.sym 540 rvsoc.mem_vdata[1][8]
.sym 542 rvsoc.mem_vdata[1][9]
.sym 545 rvsoc.dram.adrs[1]
.sym 549 rvsoc.dram.adrs[1]
.sym 551 rvsoc.mem_vdata[1][13]
.sym 552 rvsoc.data_wdata[26]
.sym 555 rvsoc.dram.adrs[0]
.sym 558 rvsoc.mem_vdata[1][11]
.sym 559 rvsoc.mem_vdata[1][21]
.sym 560 rvsoc.mem_vdata[1][12]
.sym 561 rvsoc.dram.adrs[4]
.sym 562 rvsoc.mem_vdata[1][20]
.sym 565 rvsoc.data_wdata[28]
.sym 566 rvsoc.data_wdata[20]
.sym 568 rvsoc.data_wdata[1]
.sym 569 rvsoc.mem_vdata[1][25]
.sym 572 rvsoc.dram.cs
.sym 573 rvsoc.mem_vdata[1][15]
.sym 576 rvsoc.dram.adrs[4]
.sym 580 rvsoc.mem_vdata[1][21]
.sym 591 rvsoc.data_wst[0]
.sym 592 rvsoc.dram.we
.sym 593 rvsoc.data_wst[2]
.sym 598 rvsoc.data_wst[3]
.sym 599 rvsoc.data_wst[2]
.sym 600 rvsoc.dram.adrs[9]
.sym 601 rvsoc.dram.adrs[2]
.sym 602 rvsoc.dram.adrs[5]
.sym 603 rvsoc.data_wst[0]
.sym 604 rvsoc.dram.we
.sym 605 rvsoc.dram.adrs[8]
.sym 606 rvsoc.data_wst[3]
.sym 607 rvsoc.dram.adrs[11]
.sym 608 rvsoc.dram.adrs[12]
.sym 609 rvsoc.dram.adrs[13]
.sym 610 rvsoc.dram.cs
.sym 611 rvsoc.dram.cs
.sym 613 rvsoc.data_wst[1]
.sym 614 rvsoc.dram.adrs[10]
.sym 615 rvsoc.dram.adrs[6]
.sym 617 rvsoc.data_wst[1]
.sym 620 rvsoc.dram.adrs[7]
.sym 621 rvsoc.dram.adrs[4]
.sym 622 rvsoc.dram.adrs[3]
.sym 623 rvsoc.data_wst[0]
.sym 624 rvsoc.dram.adrs[10]
.sym 625 rvsoc.dram.adrs[2]
.sym 626 rvsoc.data_wst[0]
.sym 627 rvsoc.dram.adrs[11]
.sym 628 rvsoc.dram.adrs[3]
.sym 629 rvsoc.data_wst[1]
.sym 630 rvsoc.dram.adrs[12]
.sym 631 rvsoc.dram.adrs[4]
.sym 632 rvsoc.data_wst[1]
.sym 633 rvsoc.dram.adrs[13]
.sym 634 rvsoc.dram.adrs[5]
.sym 635 rvsoc.data_wst[2]
.sym 636 rvsoc.dram.we
.sym 637 rvsoc.dram.adrs[6]
.sym 638 rvsoc.data_wst[2]
.sym 639 rvsoc.dram.we
.sym 640 rvsoc.dram.adrs[7]
.sym 641 rvsoc.data_wst[3]
.sym 642 rvsoc.dram.cs
.sym 643 rvsoc.dram.adrs[8]
.sym 644 rvsoc.data_wst[3]
.sym 645 rvsoc.dram.cs
.sym 646 rvsoc.dram.adrs[9]
.sym 693 rvsoc.mem_vdata[1][16]
.sym 694 rvsoc.mem_vdata[1][17]
.sym 695 rvsoc.mem_vdata[1][18]
.sym 696 rvsoc.mem_vdata[1][19]
.sym 697 rvsoc.mem_vdata[1][20]
.sym 698 rvsoc.mem_vdata[1][21]
.sym 699 rvsoc.mem_vdata[1][22]
.sym 700 rvsoc.mem_vdata[1][23]
.sym 741 rvsoc.mem_vdata[1][16]
.sym 743 rvsoc.mem_vdata[1][21]
.sym 747 rvsoc.dram.adrs[8]
.sym 749 rvsoc.data_wst[0]
.sym 750 rvsoc.dram.adrs[9]
.sym 751 rvsoc.mem_vdata[1][17]
.sym 752 rvsoc.dram.adrs[5]
.sym 753 rvsoc.mem_vdata[1][17]
.sym 754 rvsoc.data_wst[0]
.sym 759 rvsoc.dram.adrs[12]
.sym 762 rvsoc.mem_vdata[1][22]
.sym 764 rvsoc.data_wdata[24]
.sym 767 rvsoc.dram.adrs[6]
.sym 769 rvsoc.dram.adrs[13]
.sym 771 rvsoc.dram.cs
.sym 773 rvsoc.data_wst[1]
.sym 775 rvsoc.mem_vdata[1][18]
.sym 778 rvsoc.data_wst[1]
.sym 781 rvsoc.dram.adrs[7]
.sym 783 rvsoc.dram.adrs[10]
.sym 784 rvsoc.dram.we
.sym 788 rvsoc.dram.we
.sym 791 rvsoc.mem_vdata[1][29]
.sym 792 rvsoc.mem_vdata[1][19]
.sym 795 rvsoc.mem_vdata[1][31]
.sym 797 rvsoc.mem_vdata[1][24]
.sym 798 $PACKER_GND_NET
.sym 800 rvsoc.data_wdata[13]
.sym 811 rvsoc.data_wdata[6]
.sym 823 $PACKER_VCC_NET
.sym 831 $PACKER_VCC_NET
.sym 864 $PACKER_VCC_NET
.sym 867 $PACKER_VCC_NET
.sym 908 rvsoc.cpu0.D_rd[7]
.sym 920 rvsoc.mem_vdata[1][24]
.sym 921 rvsoc.mem_vdata[1][25]
.sym 922 rvsoc.mem_vdata[1][26]
.sym 923 rvsoc.mem_vdata[1][27]
.sym 924 rvsoc.mem_vdata[1][28]
.sym 925 rvsoc.mem_vdata[1][29]
.sym 926 rvsoc.mem_vdata[1][30]
.sym 927 rvsoc.mem_vdata[1][31]
.sym 930 rvsoc.mem_vdata[1][28]
.sym 934 rvsoc.mem_vdata[1][26]
.sym 947 rvsoc.cpu0.E_insn_typ[8]
.sym 949 rvsoc.cpu0.D_insn_typ[12]
.sym 951 rvsoc.cpu0.D_insn_typ[10]
.sym 968 rvsoc.data_wst[2]
.sym 969 rvsoc.cpu0.F_insn[7]
.sym 982 $PACKER_VCC_NET
.sym 983 rvsoc.mem_vdata[1][27]
.sym 989 rvsoc.mem_vdata[1][30]
.sym 1002 $PACKER_GND_NET
.sym 1003 rvsoc.mem_vdata[1][28]
.sym 1013 rvsoc.data_wst[2]
.sym 1018 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 1025 $PACKER_GND_NET
.sym 1036 rvsoc.data_wdata[14]
.sym 1140 rvsoc.eram.adrs[7]
.sym 1142 $abc$63009$new_ys__n2493_inv_
.sym 1145 $abc$63009$new_ys__n11180_inv_
.sym 1152 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 1157 $abc$63009$new_ys__n12605_
.sym 1196 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 1202 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 1212 $abc$63009$new_ys__n12143_inv_
.sym 1229 rvsoc.data_wdata[9]
.sym 1236 rvsoc.data_wdata[12]
.sym 1237 $PACKER_GND_NET
.sym 1238 rvsoc.data_wdata[27]
.sym 1239 rvsoc.data_wdata[23]
.sym 1240 rvsoc.data_wdata[29]
.sym 1244 rvsoc.data_wdata[25]
.sym 1249 rvsoc.data_wdata[0]
.sym 1340 rvsoc.uart0.status[30]
.sym 1346 $abc$63009$new_ys__n11721_
.sym 1347 rvsoc.eram.adrs[2]
.sym 1349 rvsoc.cpu0.D_insn_typ[1]
.sym 1363 rvsoc.cpu0.D_insn[8]
.sym 1366 $abc$63009$new_ys__n5881_
.sym 1367 $abc$63009$new_ys__n2807_
.sym 1370 rvsoc.eram.adrs[2]
.sym 1384 rvsoc.mem_vdata[3][31]
.sym 1401 $abc$63009$new_ys__n2341_inv_
.sym 1418 rvsoc.cpu0.D_insn[28]
.sym 1429 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 1435 rvsoc.data_wdata[28]
.sym 1436 rvsoc.data_wdata[20]
.sym 1438 rvsoc.data_wdata[1]
.sym 1441 $abc$63009$auto$rtlil.cc:1712:And$3922[7]
.sym 1444 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 1454 rvsoc.cpu0.D_insn[28]
.sym 1548 rvsoc.uart0.status[17]
.sym 1554 rvsoc.cpu0.F_insn[18]
.sym 1559 rvsoc.cpu0.sys_mcause[27]
.sym 1566 rvsoc.cpu0.F_insn[17]
.sym 1571 rvsoc.cpu0.sys_mcause[7]
.sym 1592 rvsoc.cpu0.E_rd[1]
.sym 1593 rvsoc.cpu0.sysregs[3][4]
.sym 1595 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 1597 rvsoc.uart0.status[30]
.sym 1604 rvsoc.cpu0.E_rd[4]
.sym 1638 rvsoc.cpu0.D_rd[3]
.sym 1641 rvsoc.uart0.status[6]
.sym 1645 rvsoc.cpu0.D_insn_typ[4]
.sym 1649 $PACKER_GND_NET
.sym 1651 rvsoc.data_wdata[13]
.sym 1656 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 1659 rvsoc.cpu0.E_rd[1]
.sym 1661 rvsoc.cpu0.E_rd[4]
.sym 1662 rvsoc.data_wdata[6]
.sym 1753 rvsoc.cpu0.sysregs[2][3]
.sym 1758 rvsoc.cpu0.sysregs[2][7]
.sym 1763 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$30643
.sym 1764 rvsoc.cpu0.D_insn[30]
.sym 1766 rvsoc.resetn
.sym 1775 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[4]
.sym 1780 rvsoc.cpu0.D_insn_typ[13]
.sym 1803 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 1806 rvsoc.uart0.status[17]
.sym 1823 rvsoc.cpu0.F_insn[24]
.sym 1829 $PACKER_VCC_NET
.sym 1846 $abc$63009$new_ys__n1790_
.sym 1848 rvsoc.cpu0.F_insn[20]
.sym 1850 rvsoc.data_wdata[31]
.sym 1851 rvsoc.cpu0.E_rd[0]
.sym 1853 $abc$63009$auto$rtlil.cc:1712:And$3922[3]
.sym 1855 rvsoc.cpu0.D_insn_typ[4]
.sym 1856 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 1858 $PACKER_GND_NET
.sym 1869 rvsoc.data_wdata[14]
.sym 1872 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 1965 rvsoc.uart0.status[6]
.sym 1966 rvsoc.uart0.status[31]
.sym 1990 rvsoc.eram.adrs[7]
.sym 1991 rvsoc.cpu0.sysregs[0][3]
.sym 2007 $abc$63009$new_n3447_
.sym 2010 $abc$63009$new_ys__n44_
.sym 2011 rvsoc.data_wdata[0]
.sym 2012 rvsoc.cpu0.D_insn[23]
.sym 2013 rvsoc.data_wdata[23]
.sym 2040 rvsoc.cpu0.D_insn[16]
.sym 2042 rvsoc.cpu0.sysregs[2][3]
.sym 2051 $abc$63009$new_ys__n6056_
.sym 2053 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$60254
.sym 2054 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 2071 rvsoc.data_wdata[0]
.sym 2072 rvsoc.cpu0.sysregs[1][11]
.sym 2076 rvsoc.cpu0.F_insn[20]
.sym 2077 $PACKER_VCC_NET
.sym 2080 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[0]
.sym 2082 rvsoc.cpu0.F_insn[24]
.sym 2083 rvsoc.data_wdata[9]
.sym 2086 rvsoc.data_wdata[12]
.sym 2088 rvsoc.data_wdata[27]
.sym 2090 $abc$63009$new_ys__n6056_
.sym 2094 rvsoc.data_wdata[29]
.sym 2096 rvsoc.data_wdata[23]
.sym 2098 rvsoc.data_wdata[25]
.sym 2192 $abc$63009$auto$wreduce.cc:452:run$3086[2]
.sym 2193 $abc$63009$auto$wreduce.cc:452:run$3086[3]
.sym 2195 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$53677[0]
.sym 2196 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][22]
.sym 2212 rvsoc.cpu0.sysregs[3][16]
.sym 2217 rvsoc.cpu0.sysregs[1][5]
.sym 2218 rvsoc.cpu0.sysregs[3][6]
.sym 2219 rvsoc.cpu0.sysregs[1][6]
.sym 2239 $abc$63009$new_n2885_
.sym 2241 rvsoc.cpu0.sysregs[0][16]
.sym 2244 $abc$63009$new_ys__n1777_
.sym 2246 $abc$63009$auto$rtlil.cc:1819:NotGate$62793
.sym 2254 $PACKER_VCC_NET
.sym 2262 rvsoc.cpu0.E_sysidx[1]
.sym 2272 rvsoc.cpu0.D_insn[28]
.sym 2281 $abc$63009$auto$rtlil.cc:1712:And$3922[18]
.sym 2283 rvsoc.uart0.status[31]
.sym 2284 rvsoc.cpu0.D_actv_pc[12]
.sym 2285 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][4]
.sym 2286 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][12]
.sym 2287 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 2288 rvsoc.data_wdata[19]
.sym 2289 rvsoc.data_wdata[28]
.sym 2291 $abc$63009$auto$rtlil.cc:1712:And$3922[4]
.sym 2294 rvsoc.data_wdata[20]
.sym 2295 $abc$63009$auto$rtlil.cc:1712:And$3922[7]
.sym 2296 $abc$63009$new_ys__n2296_
.sym 2297 $abc$63009$new_ys__n2807_
.sym 2298 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 2300 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][4]
.sym 2308 rvsoc.cpu0.D_insn[28]
.sym 2397 rvsoc.uart0.rx_bitcnt[1]
.sym 2398 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53291
.sym 2399 $abc$63009$new_ys__n2296_
.sym 2400 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][9]
.sym 2401 $abc$63009$new_ys__n2779_inv_
.sym 2402 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][12]
.sym 2403 $abc$63009$new_ys__n562_
.sym 2406 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$60398
.sym 2407 rvsoc.cpu0.sysregs[1][29]
.sym 2409 $abc$63009$auto$wreduce.cc:452:run$3086[2]
.sym 2415 $abc$63009$auto$rtlil.cc:1819:NotGate$62793
.sym 2424 $abc$63009$auto$rtlil.cc:1712:And$3922[22]
.sym 2425 rvsoc.cpu0.sysregs[0][22]
.sym 2444 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 2446 rvsoc.cpu0.sysregs[2][29]
.sym 2447 $abc$63009$auto$rtlil.cc:1819:NotGate$62793
.sym 2448 rvsoc.uart0.rx_bitcnt[0]
.sym 2452 rvsoc.cpu0.sysregs[3][29]
.sym 2453 rvsoc.cpu0.sysregs[3][28]
.sym 2456 $abc$63009$auto$rtlil.cc:1712:And$3922[1]
.sym 2461 rvsoc.uart0.rx_bitcnt[3]
.sym 2468 rvsoc.uart0.rx_bitcnt[2]
.sym 2471 rvsoc.uart0.rx_bitcnt[3]
.sym 2472 rvsoc.cpu0.sysregs[3][7]
.sym 2478 $abc$63009$auto$rtlil.cc:1712:And$3922[30]
.sym 2480 rvsoc.cpu0.E_sysidx[1]
.sym 2487 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59966
.sym 2488 rvsoc.data_wdata[6]
.sym 2489 $abc$63009$auto$rtlil.cc:1712:And$3922[29]
.sym 2490 rvsoc.data_wdata[7]
.sym 2492 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][16]
.sym 2493 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][9]
.sym 2494 rvsoc.resetn
.sym 2497 rvsoc.cpu0.D_insn_typ[4]
.sym 2498 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$53677[0]
.sym 2499 $abc$63009$new_ys__n562_
.sym 2500 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][22]
.sym 2501 $abc$63009$auto$alumacc.cc:491:replace_alu$3169[31]
.sym 2503 rvsoc.data_wdata[13]
.sym 2505 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 2507 rvsoc.cpu0.E_rd[1]
.sym 2508 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 2509 rvsoc.cpu0.E_rd[4]
.sym 2510 $abc$63009$auto$rtlil.cc:1712:And$3922[29]
.sym 2513 rvsoc.data_wdata[7]
.sym 2514 $abc$63009$auto$rtlil.cc:1712:And$3922[30]
.sym 2515 rvsoc.cpu0.sysregs[2][29]
.sym 2604 $abc$63009$new_n4335_
.sym 2606 $abc$63009$new_n4334_
.sym 2607 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][7]
.sym 2610 rvsoc.cpu0.E_sysidx[1]
.sym 2615 rvsoc.cpu0.D_insn[13]
.sym 2616 rvsoc.data_wdata[30]
.sym 2633 rvsoc.cpu0.sysregs[1][9]
.sym 2634 rvsoc.uart0.rx_bitcnt[0]
.sym 2637 rvsoc.cpu0.sysregs[1][26]
.sym 2654 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59678
.sym 2658 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][17]
.sym 2659 $abc$63009$auto$rtlil.cc:1819:NotGate$62857
.sym 2662 rvsoc.cpu0.D_insn[18]
.sym 2664 $abc$63009$auto$rtlil.cc:1819:NotGate$62793
.sym 2666 $abc$63009$auto$rtlil.cc:1819:NotGate$62793
.sym 2667 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 2675 rvsoc.cpu0.sysregs[2][9]
.sym 2677 $PACKER_VCC_NET
.sym 2698 rvsoc.cpu0.sysregs[0][25]
.sym 2699 rvsoc.data_wdata[14]
.sym 2700 rvsoc.cpu0.E_op1[22]
.sym 2701 rvsoc.cpu0.E_op1[2]
.sym 2702 rvsoc.cpu0.D_insn_typ[4]
.sym 2703 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 2704 $PACKER_GND_NET
.sym 2705 rvsoc.cpu0.E_sysidx[1]
.sym 2708 rvsoc.data_wdata[31]
.sym 2709 rvsoc.resetn
.sym 2710 rvsoc.cpu0.E_rd[0]
.sym 2712 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 2715 rvsoc.cpu0.sysregs[0][25]
.sym 2813 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][23]
.sym 2814 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][27]
.sym 2817 rvsoc.cpu0.sysregs[2][27]
.sym 2820 $abc$63009$new_n5927_
.sym 2823 $abc$63009$new_ys__n1992_inv_
.sym 2824 $abc$63009$new_ys__n9838_inv_
.sym 2832 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 2835 rvsoc.cpu0.E_op1[7]
.sym 2857 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][16]
.sym 2861 $abc$63009$new_n5894_
.sym 2862 rvsoc.cpu0.E_sysidx[1]
.sym 2863 rvsoc.data_wdata[27]
.sym 2864 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 2866 $abc$63009$auto$rtlil.cc:1819:NotGate$62857
.sym 2873 rvsoc.cpu0.sysregs[1][30]
.sym 2885 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][5]
.sym 2890 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 2895 rvsoc.data_wdata[23]
.sym 2905 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][16]
.sym 2906 rvsoc.cpu0.sysregs[1][28]
.sym 2907 rvsoc.cpu0.E_op1[6]
.sym 2909 rvsoc.cpu0.F_insn[20]
.sym 2910 $PACKER_VCC_NET
.sym 2911 rvsoc.data_wdata[12]
.sym 2912 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][9]
.sym 2913 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[0]
.sym 2916 rvsoc.data_wdata[9]
.sym 2917 rvsoc.data_wdata[19]
.sym 2918 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][23]
.sym 2919 rvsoc.cpu0.sysregs[3][27]
.sym 2920 rvsoc.cpu0.F_insn[24]
.sym 2923 rvsoc.cpu0.E_op1[6]
.sym 2924 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][16]
.sym 2925 rvsoc.data_wdata[27]
.sym 2926 rvsoc.data_wdata[29]
.sym 2928 $abc$63009$new_ys__n6056_
.sym 2930 rvsoc.data_wdata[25]
.sym 3031 rvsoc.spi0.status[21]
.sym 3050 rvsoc.cpu0.sysregs[2][21]
.sym 3051 rvsoc.cpu0.E_actv_pc[28]
.sym 3062 rvsoc.uart0.div[3]
.sym 3067 rvsoc.eram.adrs[10]
.sym 3070 rvsoc.data_wdata[16]
.sym 3073 rvsoc.cpu0.sysregs[2][10]
.sym 3086 $PACKER_GND_NET
.sym 3090 rvsoc.cpu0.sysregs[0][23]
.sym 3091 rvsoc.cpu0.sysregs[1][13]
.sym 3095 rvsoc.cpu0.F_insn[28]
.sym 3099 $abc$63009$new_n5927_
.sym 3100 $PACKER_VCC_NET
.sym 3101 rvsoc.cpu0.sysregs[3][13]
.sym 3104 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][27]
.sym 3107 rvsoc.cpu0.D_sysidx[1]
.sym 3115 rvsoc.cpu0.sysregs[0][27]
.sym 3126 $abc$63009$new_ys__n562_
.sym 3131 rvsoc.cpu0.sysregs[0][30]
.sym 3132 rvsoc.cpu0.D_insn[28]
.sym 3133 $PACKER_GND_NET
.sym 3135 rvsoc.cpu0.sysregs[2][14]
.sym 3136 rvsoc.cpu0.E_op1[9]
.sym 3137 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 3138 rvsoc.data_wdata[19]
.sym 3139 rvsoc.cpu0.E_op1[7]
.sym 3141 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][12]
.sym 3142 $abc$63009$new_ys__n2296_
.sym 3144 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][12]
.sym 3145 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 3147 $abc$63009$new_ys__n2807_
.sym 3150 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][4]
.sym 3151 $PACKER_VCC_NET
.sym 3152 $PACKER_GND_NET
.sym 3153 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 3253 $abc$63009$new_n3759_
.sym 3260 rvsoc.spi0.status[10]
.sym 3261 $abc$63009$new_ys__n2102_
.sym 3272 $abc$63009$new_n4514_
.sym 3277 $abc$63009$new_ys__n1412_
.sym 3281 $abc$63009$new_n4229_
.sym 3283 $abc$63009$auto$rtlil.cc:1712:And$3922[25]
.sym 3299 rvsoc.eram.adrs[2]
.sym 3300 rvsoc.cpu0.sysregs[2][29]
.sym 3301 $abc$63009$auto$rtlil.cc:1712:And$3922[30]
.sym 3307 rvsoc.spi0.status[21]
.sym 3308 $abc$63009$auto$rtlil.cc:1819:NotGate$62435
.sym 3310 rvsoc.cpu0.sysregs[2][26]
.sym 3324 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][1]
.sym 3325 rvsoc.cpu0.D_sysidx[0]
.sym 3341 rvsoc.cpu0.E_op1[30]
.sym 3343 $abc$63009$auto$rtlil.cc:1712:And$3922[29]
.sym 3344 rvsoc.data_wdata[7]
.sym 3345 rvsoc.data_wdata[29]
.sym 3346 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][16]
.sym 3347 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][9]
.sym 3348 rvsoc.resetn
.sym 3351 rvsoc.data_wdata[1]
.sym 3352 rvsoc.cpu0.D_insn_typ[4]
.sym 3354 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][22]
.sym 3355 $abc$63009$auto$alumacc.cc:491:replace_alu$3169[31]
.sym 3356 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][21]
.sym 3357 rvsoc.data_wdata[13]
.sym 3358 rvsoc.eram.adrs[2]
.sym 3359 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 3361 rvsoc.cpu0.E_rd[1]
.sym 3362 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 3363 rvsoc.cpu0.E_rd[4]
.sym 3461 $PACKER_GND_NET
.sym 3471 rvsoc.cpu0.D_op2[0]
.sym 3484 rvsoc.mem_vdata[2][16]
.sym 3488 rvsoc.data_wdata[2]
.sym 3507 $abc$63009$new_n3759_
.sym 3510 rvsoc.cpu0.D_sysidx[0]
.sym 3511 rvsoc.cpu0.D_insn_typ[10]
.sym 3512 rvsoc.data_wdata[2]
.sym 3516 rvsoc.cpu0.sysregs[0][25]
.sym 3529 $PACKER_VCC_NET
.sym 3548 $abc$63009$new_n3748_
.sym 3551 rvsoc.cpu0.E_op1[1]
.sym 3552 rvsoc.cpu0.E_op1[21]
.sym 3554 $abc$63009$new_n4899_
.sym 3555 rvsoc.cpu0.E_rd[0]
.sym 3556 $PACKER_GND_NET
.sym 3557 rvsoc.resetn
.sym 3559 rvsoc.cpu0.E_op1[28]
.sym 3560 rvsoc.data_wdata[31]
.sym 3561 $abc$63009$new_n4897_
.sym 3562 rvsoc.cpu0.D_insn_typ[4]
.sym 3563 rvsoc.cpu0.E_op1[22]
.sym 3569 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 3664 $PACKER_GND_NET
.sym 3666 $abc$63009$new_ys__n5625_
.sym 3667 rvsoc.uart0.txbfr[8]
.sym 3668 rvsoc.uart0.txbfr[7]
.sym 3674 rvsoc.eram.adrs[7]
.sym 3675 $PACKER_GND_NET
.sym 3679 rvsoc.cpu0.D_actv_pc[7]
.sym 3693 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[1]
.sym 3712 rvsoc.data_wdata[27]
.sym 3724 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][16]
.sym 3746 rvsoc.cpu0.D_funct3[2]
.sym 3757 rvsoc.cpu0.E_op1[19]
.sym 3758 rvsoc.data_wdata[25]
.sym 3760 rvsoc.data_wdata[19]
.sym 3763 rvsoc.data_wdata[5]
.sym 3764 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[0]
.sym 3765 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][24]
.sym 3768 $PACKER_VCC_NET
.sym 3773 rvsoc.cpu0.E_op1[6]
.sym 3777 rvsoc.data_wdata[29]
.sym 3779 $abc$63009$new_ys__n6056_
.sym 3873 rvsoc.uart0.txbfr[5]
.sym 3875 rvsoc.uart0.txbfr[6]
.sym 3876 $abc$63009$new_ys__n5619_
.sym 3880 $abc$63009$new_ys__n5622_
.sym 3883 $abc$63009$new_ys__n2826_
.sym 3884 rvsoc.data_adrs[21]
.sym 3895 rvsoc.data_adrs[1]
.sym 3902 $abc$63009$new_n4797_
.sym 3904 $PACKER_GND_NET
.sym 3905 $abc$63009$new_n4897_
.sym 3906 rvsoc.cpu0.E_op1[20]
.sym 3921 $abc$63009$new_ys__n2826_
.sym 3924 rvsoc.cpu0.D_op1[12]
.sym 3944 $abc$63009$new_ys__n2826_
.sym 3964 $PACKER_GND_NET
.sym 3965 rvsoc.cpu0.D_op3[5]
.sym 3966 rvsoc.cpu0.D_op2[6]
.sym 3970 rvsoc.data_wdata[19]
.sym 3972 rvsoc.data_wdata[19]
.sym 3975 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][12]
.sym 3980 $abc$63009$new_ys__n2296_
.sym 3984 $PACKER_VCC_NET
.sym 3987 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 3988 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][4]
.sym 3991 $PACKER_GND_NET
.sym 4085 $abc$63009$new_ys__n5616_
.sym 4088 rvsoc.uart0.txbfr[4]
.sym 4089 rvsoc.uart0.txbfr[3]
.sym 4090 $abc$63009$new_ys__n5613_
.sym 4111 rvsoc.cpu0.D_op2[5]
.sym 4113 $abc$63009$new_n4839_
.sym 4134 rvsoc.cpu0.D_op2[5]
.sym 4150 rvsoc.cpu0.D_op1[19]
.sym 4151 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 4182 rvsoc.data_wdata[6]
.sym 4194 rvsoc.cpu0.D_op1[28]
.sym 4195 rvsoc.cpu0.E_op1[25]
.sym 4196 rvsoc.cpu0.D_op1[13]
.sym 4197 $PACKER_GND_NET
.sym 4198 rvsoc.resetn
.sym 4199 rvsoc.cpu0.D_funct3[2]
.sym 4200 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][22]
.sym 4201 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][16]
.sym 4202 rvsoc.data_wdata[13]
.sym 4203 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$41831
.sym 4205 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][9]
.sym 4206 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][21]
.sym 4209 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 4211 rvsoc.cpu0.E_rd[1]
.sym 4213 rvsoc.cpu0.E_rd[4]
.sym 4312 rvsoc.cpu0.E_mipe[23]
.sym 4313 rvsoc.cpu0.E_mipe[18]
.sym 4314 rvsoc.cpu0.E_mipe[15]
.sym 4315 rvsoc.cpu0.E_mipe[9]
.sym 4316 $abc$63009$new_n2879_
.sym 4317 rvsoc.cpu0.E_mipe[20]
.sym 4318 rvsoc.cpu0.E_mipe[12]
.sym 4319 $abc$63009$new_n2875_
.sym 4340 rvsoc.cpu0.D_op2[6]
.sym 4354 $abc$63009$new_n3640_
.sym 4359 $abc$63009$new_ys__n1880_inv_
.sym 4376 rvsoc.cpu0.umul_hilo[6]
.sym 4377 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 4378 rvsoc.cpu0.D_op2[8]
.sym 4383 rvsoc.cpu0.D_op1[22]
.sym 4387 rvsoc.data_wdata[7]
.sym 4397 rvsoc.uart0.txbfr[3]
.sym 4398 rvsoc.cpu0.D_op2[7]
.sym 4418 rvsoc.cpu0.D_op2[6]
.sym 4419 rvsoc.cpu0.F_insn[27]
.sym 4420 rvsoc.cpu0.D_op2[10]
.sym 4422 rvsoc.cpu0.D_op2[3]
.sym 4423 rvsoc.cpu0.D_op2[9]
.sym 4427 $PACKER_GND_NET
.sym 4428 $abc$63009$new_n4897_
.sym 4429 rvsoc.resetn
.sym 4432 $PACKER_GND_NET
.sym 4433 $abc$63009$new_n4899_
.sym 4434 rvsoc.cpu0.E_rd[0]
.sym 4435 rvsoc.cpu0.umul_hilo[6]
.sym 4437 rvsoc.cpu0.D_op2[7]
.sym 4439 rvsoc.cpu0.D_op2[8]
.sym 4441 rvsoc.cpu0.D_op2[10]
.sym 4443 rvsoc.cpu0.D_op2[3]
.sym 4445 rvsoc.cpu0.D_op2[6]
.sym 4539 rvsoc.cpu0.E_mipe[27]
.sym 4540 $abc$63009$new_n2876_
.sym 4541 rvsoc.cpu0.E_mipe[19]
.sym 4542 rvsoc.cpu0.E_mipe[30]
.sym 4543 rvsoc.cpu0.E_mipe[29]
.sym 4544 rvsoc.cpu0.E_mipe[24]
.sym 4545 rvsoc.cpu0.E_mipe[21]
.sym 4546 rvsoc.cpu0.E_mipe[22]
.sym 4565 rvsoc.cpu0.add_op12[1]
.sym 4569 rvsoc.cpu0.cpu_rs2[6]
.sym 4581 rvsoc.cpu0.add_op12[2]
.sym 4582 rvsoc.cpu0.D_op2[4]
.sym 4587 rvsoc.data_wdata[11]
.sym 4602 $abc$63009$new_ys__n6056_
.sym 4605 rvsoc.data_wdata[29]
.sym 4610 $PACKER_VCC_NET
.sym 4614 rvsoc.cpu0.D_op2[8]
.sym 4617 $PACKER_VCC_NET
.sym 4635 rvsoc.cpu0.umul_hilo[10]
.sym 4648 rvsoc.cpu0.umul_hilo[15]
.sym 4650 $PACKER_VCC_NET
.sym 4655 rvsoc.cpu0.umul_hilo[0]
.sym 4656 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][24]
.sym 4657 rvsoc.data_wdata[5]
.sym 4658 rvsoc.cpu0.umul_hilo[12]
.sym 4659 rvsoc.cpu0.umul_hilo[2]
.sym 4661 rvsoc.cpu0.D_op2[12]
.sym 4664 rvsoc.cpu0.umul_hilo[15]
.sym 4667 rvsoc.cpu0.E_op1[6]
.sym 4768 rvsoc.cpu0.E_mipe[16]
.sym 4773 $abc$63009$new_n2881_
.sym 4791 rvsoc.data_wdata[31]
.sym 4792 $abc$63009$new_ys__n2811_
.sym 4799 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$41831
.sym 4803 rvsoc.cpu0.D_op2[20]
.sym 4808 rvsoc.cpu0.add_op12[10]
.sym 4812 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$35817[0]
.sym 4814 $abc$63009$new_ys__n1873_inv_
.sym 4822 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$41831
.sym 4823 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$41831
.sym 4829 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][4]
.sym 4830 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 4831 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$41831
.sym 4834 rvsoc.cpu0.add_op12[14]
.sym 4835 rvsoc.cpu0.D_op2[12]
.sym 4840 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 4841 rvsoc.cpu0.umul_hilo[18]
.sym 4863 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$41831
.sym 4872 rvsoc.cpu0.umul_hilo[16]
.sym 4874 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$41831
.sym 4875 rvsoc.cpu0.umul_hilo[23]
.sym 4876 $PACKER_VCC_NET
.sym 4877 $abc$63009$new_ys__n1230_
.sym 4880 rvsoc.data_wdata[19]
.sym 4882 rvsoc.cpu0.umul_hilo[8]
.sym 4884 rvsoc.cpu0.D_op2[15]
.sym 4885 rvsoc.data_wdata[19]
.sym 4886 rvsoc.cpu0.umul_hilo[10]
.sym 4887 rvsoc.cpu0.umul_hilo[1]
.sym 4891 rvsoc.cpu0.umul_hilo[23]
.sym 4893 rvsoc.cpu0.umul_hilo[16]
.sym 4895 $PACKER_GND_NET
.sym 4897 rvsoc.cpu0.umul_hilo[18]
.sym 4898 rvsoc.cpu0.D_op2[13]
.sym 4959 rvsoc.cpu0.umul_hilo[0]
.sym 4960 rvsoc.cpu0.umul_hilo[1]
.sym 4961 rvsoc.cpu0.umul_hilo[2]
.sym 4962 rvsoc.cpu0.umul_hilo[3]
.sym 4963 rvsoc.cpu0.umul_hilo[4]
.sym 4964 rvsoc.cpu0.umul_hilo[5]
.sym 4965 rvsoc.cpu0.umul_hilo[6]
.sym 4966 rvsoc.cpu0.umul_hilo[7]
.sym 5001 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[9]
.sym 5002 rvsoc.cpu0.umul_hilo[25]
.sym 5007 rvsoc.cpu0.umul_hilo[3]
.sym 5020 rvsoc.cpu0.add_op12[19]
.sym 5024 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[1]
.sym 5025 rvsoc.cpu0.umul_hilo[25]
.sym 5039 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 5041 rvsoc.cpu0.E_rd[4]
.sym 5042 rvsoc.cpu0.D_op1[6]
.sym 5045 rvsoc.cpu0.cpu_rs2[10]
.sym 5051 rvsoc.cpu0.D_op1[19]
.sym 5054 rvsoc.cpu0.cpu_rs2[12]
.sym 5055 rvsoc.cpu0.E_op1[14]
.sym 5062 rvsoc.cpu0.umul_hilo[31]
.sym 5076 rvsoc.cpu0.umul_hilo[5]
.sym 5080 rvsoc.cpu0.umul_hilo[7]
.sym 5082 rvsoc.cpu0.umul_hilo[24]
.sym 5083 rvsoc.cpu0.D_op2[14]
.sym 5085 rvsoc.cpu0.E_rd[1]
.sym 5086 rvsoc.cpu0.D_op1[28]
.sym 5087 rvsoc.cpu0.D_op1[13]
.sym 5088 rvsoc.cpu0.umul_hilo[22]
.sym 5089 rvsoc.resetn
.sym 5091 rvsoc.cpu0.D_funct3[2]
.sym 5092 rvsoc.cpu0.umul_hilo[4]
.sym 5093 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][16]
.sym 5094 rvsoc.cpu0.umul_hilo[17]
.sym 5096 $PACKER_GND_NET
.sym 5097 rvsoc.cpu0.umul_hilo[9]
.sym 5098 rvsoc.data_wdata[6]
.sym 5100 rvsoc.cpu0.D_op2[14]
.sym 5101 rvsoc.cpu0.umul_hilo[31]
.sym 5102 rvsoc.cpu0.D_op1[19]
.sym 5103 rvsoc.cpu0.umul_hilo[24]
.sym 5104 rvsoc.cpu0.D_op1[16]
.sym 5107 rvsoc.cpu0.D_op1[28]
.sym 5118 rvsoc.cpu0.D_op2[6]
.sym 5120 rvsoc.cpu0.D_op2[8]
.sym 5122 rvsoc.cpu0.D_op2[10]
.sym 5124 rvsoc.cpu0.D_op2[3]
.sym 5125 rvsoc.cpu0.D_op2[0]
.sym 5126 rvsoc.cpu0.D_op2[7]
.sym 5128 rvsoc.cpu0.D_op2[11]
.sym 5131 rvsoc.cpu0.D_op2[13]
.sym 5133 rvsoc.cpu0.D_op2[1]
.sym 5135 rvsoc.cpu0.D_op2[9]
.sym 5136 rvsoc.cpu0.D_op2[14]
.sym 5137 rvsoc.cpu0.D_op2[5]
.sym 5138 rvsoc.cpu0.D_op2[12]
.sym 5141 rvsoc.cpu0.D_op2[2]
.sym 5142 rvsoc.cpu0.D_op2[15]
.sym 5143 rvsoc.cpu0.D_op2[4]
.sym 5148 rvsoc.cpu0.D_op2[8]
.sym 5149 rvsoc.cpu0.D_op2[0]
.sym 5150 rvsoc.cpu0.D_op2[9]
.sym 5151 rvsoc.cpu0.D_op2[1]
.sym 5152 rvsoc.cpu0.D_op2[10]
.sym 5153 rvsoc.cpu0.D_op2[2]
.sym 5154 rvsoc.cpu0.D_op2[11]
.sym 5155 rvsoc.cpu0.D_op2[3]
.sym 5156 rvsoc.cpu0.D_op2[12]
.sym 5157 rvsoc.cpu0.D_op2[4]
.sym 5158 rvsoc.cpu0.D_op2[13]
.sym 5159 rvsoc.cpu0.D_op2[5]
.sym 5160 rvsoc.cpu0.D_op2[14]
.sym 5161 rvsoc.cpu0.D_op2[6]
.sym 5162 rvsoc.cpu0.D_op2[15]
.sym 5163 rvsoc.cpu0.D_op2[7]
.sym 5165 rvsoc.cpu0.umul_hilo[10]
.sym 5166 rvsoc.cpu0.umul_hilo[11]
.sym 5167 rvsoc.cpu0.umul_hilo[12]
.sym 5168 rvsoc.cpu0.umul_hilo[13]
.sym 5169 rvsoc.cpu0.umul_hilo[14]
.sym 5170 rvsoc.cpu0.umul_hilo[15]
.sym 5171 rvsoc.cpu0.umul_hilo[8]
.sym 5172 rvsoc.cpu0.umul_hilo[9]
.sym 5197 rvsoc.spi0.txbfr[6]
.sym 5198 $abc$63009$new_ys__n5572_
.sym 5199 $abc$63009$new_ys__n5573_
.sym 5200 $abc$63009$new_ys__n5574_
.sym 5201 flash_mosi
.sym 5202 $abc$63009$new_ys__n5571_
.sym 5203 rvsoc.spi0.txbfr[4]
.sym 5204 rvsoc.spi0.txbfr[5]
.sym 5207 rvsoc.cpu0.E_add12[20]
.sym 5208 rvsoc.cpu0.add_op12[25]
.sym 5213 rvsoc.cpu0.umul_hilo[11]
.sym 5219 rvsoc.cpu0.umul_hilo[13]
.sym 5224 $PACKER_VCC_NET
.sym 5225 rvsoc.cpu0.E_op1[18]
.sym 5229 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[4]
.sym 5248 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[2]
.sym 5250 rvsoc.cpu0.D_op2[11]
.sym 5257 rvsoc.cpu0.D_op2[0]
.sym 5263 $PACKER_VCC_NET
.sym 5282 rvsoc.cpu0.D_op2[1]
.sym 5284 rvsoc.cpu0.umul_hilo[14]
.sym 5287 rvsoc.cpu0.D_op2[12]
.sym 5289 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 5290 rvsoc.cpu0.add_op12[25]
.sym 5293 rvsoc.cpu0.D_op2[9]
.sym 5294 rvsoc.cpu0.umul_hilo[30]
.sym 5295 rvsoc.cpu0.D_op1[18]
.sym 5299 rvsoc.cpu0.D_op2[2]
.sym 5301 rvsoc.cpu0.D_op2[4]
.sym 5302 rvsoc.cpu0.D_op1[21]
.sym 5303 $PACKER_GND_NET
.sym 5304 rvsoc.resetn
.sym 5312 rvsoc.cpu0.D_op1[22]
.sym 5321 $PACKER_GND_NET
.sym 5323 $PACKER_GND_NET
.sym 5324 rvsoc.cpu0.D_op1[18]
.sym 5325 rvsoc.cpu0.D_op1[29]
.sym 5326 rvsoc.cpu0.D_op1[30]
.sym 5327 rvsoc.cpu0.D_op1[31]
.sym 5330 rvsoc.cpu0.D_op1[23]
.sym 5334 rvsoc.cpu0.D_op1[25]
.sym 5336 rvsoc.cpu0.D_op1[17]
.sym 5337 rvsoc.cpu0.D_op1[21]
.sym 5338 rvsoc.cpu0.D_op1[28]
.sym 5339 rvsoc.cpu0.D_op1[19]
.sym 5340 rvsoc.cpu0.D_op1[22]
.sym 5341 rvsoc.cpu0.D_op1[27]
.sym 5342 rvsoc.cpu0.D_op1[24]
.sym 5344 rvsoc.cpu0.D_op1[20]
.sym 5349 rvsoc.cpu0.D_op1[16]
.sym 5351 rvsoc.cpu0.D_op1[26]
.sym 5354 rvsoc.cpu0.D_op1[24]
.sym 5355 rvsoc.cpu0.D_op1[16]
.sym 5356 rvsoc.cpu0.D_op1[25]
.sym 5357 rvsoc.cpu0.D_op1[17]
.sym 5358 rvsoc.cpu0.D_op1[26]
.sym 5359 rvsoc.cpu0.D_op1[18]
.sym 5360 rvsoc.cpu0.D_op1[27]
.sym 5361 rvsoc.cpu0.D_op1[19]
.sym 5362 rvsoc.cpu0.D_op1[28]
.sym 5363 rvsoc.cpu0.D_op1[20]
.sym 5364 rvsoc.cpu0.D_op1[29]
.sym 5365 rvsoc.cpu0.D_op1[21]
.sym 5366 rvsoc.cpu0.D_op1[30]
.sym 5367 rvsoc.cpu0.D_op1[22]
.sym 5368 rvsoc.cpu0.D_op1[31]
.sym 5369 rvsoc.cpu0.D_op1[23]
.sym 5370 $PACKER_GND_NET
.sym 5371 $PACKER_GND_NET
.sym 5373 rvsoc.cpu0.umul_hilo[16]
.sym 5374 rvsoc.cpu0.umul_hilo[17]
.sym 5375 rvsoc.cpu0.umul_hilo[18]
.sym 5376 rvsoc.cpu0.umul_hilo[19]
.sym 5377 rvsoc.cpu0.umul_hilo[20]
.sym 5378 rvsoc.cpu0.umul_hilo[21]
.sym 5379 rvsoc.cpu0.umul_hilo[22]
.sym 5380 rvsoc.cpu0.umul_hilo[23]
.sym 5407 $abc$63009$new_ys__n5570_
.sym 5409 rvsoc.spi0.txbfr[2]
.sym 5410 rvsoc.spi0.txbfr[3]
.sym 5411 $abc$63009$new_ys__n5569_
.sym 5415 rvsoc.cpu0.umul_hilo[20]
.sym 5416 $abc$63009$new_n5041_
.sym 5418 rvsoc.data_wdata[13]
.sym 5421 rvsoc.cpu0.umul_hilo[19]
.sym 5424 rvsoc.cpu0.E_op1[6]
.sym 5427 rvsoc.cpu0.umul_hilo[21]
.sym 5432 rvsoc.cpu0.D_op2[15]
.sym 5434 rvsoc.gpio0.data[2]
.sym 5435 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[10]
.sym 5438 $abc$63009$new_ys__n3769_
.sym 5456 rvsoc.cpu0.E_op1[6]
.sym 5457 $abc$63009$new_n4872_
.sym 5458 rvsoc.cpu0.D_op1[30]
.sym 5459 rvsoc.cpu0.D_op1[31]
.sym 5462 rvsoc.cpu0.D_op1[23]
.sym 5464 $abc$63009$new_ys__n1272_
.sym 5465 rvsoc.gpio0.data[2]
.sym 5466 rvsoc.cpu0.D_op1[29]
.sym 5468 $PACKER_VCC_NET
.sym 5469 rvsoc.cpu0.D_op1[17]
.sym 5474 rvsoc.cpu0.D_op1[27]
.sym 5477 rvsoc.cpu0.D_op1[26]
.sym 5484 rvsoc.cpu0.D_op2[15]
.sym 5496 rvsoc.cpu0.D_op1[25]
.sym 5502 rvsoc.cpu0.D_op1[24]
.sym 5504 rvsoc.cpu0.D_op1[20]
.sym 5514 rvsoc.cpu0.D_op1[25]
.sym 5582 rvsoc.cpu0.umul_hilo[24]
.sym 5583 rvsoc.cpu0.umul_hilo[25]
.sym 5584 rvsoc.cpu0.umul_hilo[26]
.sym 5585 rvsoc.cpu0.umul_hilo[27]
.sym 5586 rvsoc.cpu0.umul_hilo[28]
.sym 5587 rvsoc.cpu0.umul_hilo[29]
.sym 5588 rvsoc.cpu0.umul_hilo[30]
.sym 5589 rvsoc.cpu0.umul_hilo[31]
.sym 5614 rvsoc.spi0.txbfr[0]
.sym 5615 rvsoc.spi0.txbfr[1]
.sym 5617 $abc$63009$new_ys__n5568_
.sym 5625 $abc$63009$new_n4872_
.sym 5630 rvsoc.cpu0.umul_hilo[27]
.sym 5644 $abc$63009$new_n5179_
.sym 5647 rvsoc.cpu0.D_op1[8]
.sym 5662 $abc$63009$new_ys__n1271_
.sym 5685 rvsoc.cpu0.D_op2[13]
.sym 5692 rvsoc.cpu0.umul_hilo[26]
.sym 5699 rvsoc.cpu0.umul_hilo[29]
.sym 5705 $abc$63009$new_ys__n1271_
.sym 5711 rvsoc.cpu0.D_op1[25]
.sym 5714 rvsoc.data_wdata[0]
.sym 5715 rvsoc.cpu0.umul_hilo[28]
.sym 5826 $abc$63009$new_ys__n12771_inv_
.sym 5827 $abc$63009$new_ys__n12711_inv_
.sym 5828 $abc$63009$new_ys__n12739_inv_
.sym 5829 $abc$63009$new_ys__n12743_
.sym 5830 $abc$63009$new_ys__n12775_inv_
.sym 5831 $abc$63009$new_ys__n12741_inv_
.sym 5832 $abc$63009$new_n4857_
.sym 5833 $abc$63009$new_ys__n12773_inv_
.sym 5851 rvsoc.data_wdata[4]
.sym 5856 rvsoc.cpu0.D_op1[9]
.sym 5860 rvsoc.data_wdata[1]
.sym 5868 $abc$63009$new_n4707_
.sym 5872 rvsoc.cpu0.D_op1[0]
.sym 5874 rvsoc.cpu0.D_op1[13]
.sym 5890 rvsoc.cpu0.D_op1[3]
.sym 5892 rvsoc.cpu0.D_op1[16]
.sym 5894 rvsoc.cpu0.D_op1[1]
.sym 5895 $abc$63009$new_n4872_
.sym 5942 $PACKER_GND_NET
.sym 6053 $abc$63009$new_ys__n12713_inv_
.sym 6057 $abc$63009$new_n4858_
.sym 6090 rvsoc.cpu0.D_op1[20]
.sym 6097 rvsoc.cpu0.D_op2[0]
.sym 6100 rvsoc.cpu0.D_op1[22]
.sym 6117 rvsoc.gpio0.dir[2]
.sym 6160 rvsoc.cpu0.D_op1[22]
.sym 6167 rvsoc.cpu0.D_op2[2]
.sym 6280 rvsoc.clks.clka
.sym 6283 rvsoc.clks.pll_locked
.sym 6284 rvsoc.clks.clkn
.sym 6305 rvsoc.cpu0.D_op1[31]
.sym 6317 rvsoc.gpio0.dir[3]
.sym 6323 rvsoc.cpu0.D_op1[30]
.sym 6327 rvsoc.cpu0.D_op1[17]
.sym 6343 rvsoc.cpu0.D_op1[25]
.sym 6367 rvsoc.cpu0.D_op2[0]
.sym 6386 $abc$63009$new_n4682_
.sym 6613 rvsoc.clks.pll_clk
.sym 6684 $PACKER_GND_NET
.sym 6829 rvsoc.cpu0.E_rd[16]
.sym 6830 rvsoc.cpu0.E_rd[17]
.sym 6836 rvsoc.data_wdata[3]
.sym 6839 rvsoc.mem_vdata[1][15]
.sym 6840 rvsoc.dram.cs
.sym 6845 rvsoc.mem_vdata[1][25]
.sym 6848 rvsoc.data_wdata[18]
.sym 6874 rvsoc.data_wdata[22]
.sym 6881 $PACKER_GND_NET
.sym 7009 $abc$63009$new_ys__n283_inv_
.sym 7011 rvsoc.cpu0.D_rd[17]
.sym 7012 rvsoc.cpu0.D_rd[18]
.sym 7014 rvsoc.cpu0.D_rd[16]
.sym 7015 rvsoc.cpu0.D_rd[19]
.sym 7016 $PACKER_GND_NET
.sym 7018 rvsoc.cpu0.sysregs[2][7]
.sym 7019 $PACKER_GND_NET
.sym 7021 $PACKER_GND_NET
.sym 7022 rvsoc.data_wdata[26]
.sym 7023 rvsoc.dram.adrs[0]
.sym 7024 rvsoc.mem_vdata[1][24]
.sym 7025 rvsoc.mem_vdata[1][13]
.sym 7028 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 7030 rvsoc.mem_vdata[1][29]
.sym 7031 rvsoc.dram.adrs[1]
.sym 7038 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 7039 rvsoc.data_wdata[11]
.sym 7040 rvsoc.data_wdata[8]
.sym 7043 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 7155 rvsoc.cpu0.E_rd[20]
.sym 7156 rvsoc.cpu0.E_rd[23]
.sym 7158 $abc$63009$new_ys__n190_inv_
.sym 7160 rvsoc.cpu0.E_rd[21]
.sym 7162 rvsoc.cpu0.E_rd[22]
.sym 7168 $PACKER_GND_NET
.sym 7170 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 7171 rvsoc.dram.adrs[10]
.sym 7173 rvsoc.dram.adrs[7]
.sym 7174 rvsoc.dram.cs
.sym 7176 rvsoc.data_wst[1]
.sym 7177 rvsoc.dram.adrs[7]
.sym 7178 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 7303 rvsoc.cpu0.E_rd[7]
.sym 7305 rvsoc.cpu0.E_rd[6]
.sym 7308 rvsoc.cpu0.E_rd[5]
.sym 7309 $abc$63009$new_n2940_
.sym 7310 rvsoc.cpu0.F_insn_typ[10]
.sym 7316 rvsoc.mem_vdata[1][16]
.sym 7317 rvsoc.mem_vdata[1][14]
.sym 7318 rvsoc.mem_vdata[1][23]
.sym 7319 $PACKER_GND_NET
.sym 7320 rvsoc.data_wdata[19]
.sym 7321 rvsoc.mem_vdata[1][28]
.sym 7332 rvsoc.data_wdata[22]
.sym 7333 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 7362 $PACKER_GND_NET
.sym 7370 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 7396 $PACKER_GND_NET
.sym 7422 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 7423 rvsoc.clka
.sym 7451 $abc$63009$new_n2921_
.sym 7453 rvsoc.mem_vdata[3][31]
.sym 7457 flash_mosi
.sym 7460 flash_mosi
.sym 7462 rvsoc.mem_vdata[1][20]
.sym 7474 $PACKER_GND_NET
.sym 7477 rvsoc.cpu0.E_rd[3]
.sym 7483 $abc$63009$new_ys__n37_inv_
.sym 7596 rvsoc.cpu0.E_rd[3]
.sym 7598 $abc$63009$new_n2922_
.sym 7599 $abc$63009$new_ys__n37_inv_
.sym 7600 rvsoc.cpu0.E_rd[1]
.sym 7601 rvsoc.cpu0.E_rd[4]
.sym 7602 rvsoc.cpu0.E_rd[2]
.sym 7603 rvsoc.cpu0.E_rd[0]
.sym 7604 rvsoc.cpu0.E_insn[28]
.sym 7607 $PACKER_GND_NET
.sym 7608 rvsoc.cpu0.F_insn[29]
.sym 7609 rvsoc.mem_vdata[1][31]
.sym 7610 rvsoc.cpu0.D_insn_typ[4]
.sym 7612 rvsoc.mem_vdata[1][19]
.sym 7613 rvsoc.cpu0.D_insn_typ[5]
.sym 7615 rvsoc.uart0.status[6]
.sym 7618 $PACKER_GND_NET
.sym 7622 rvsoc.data_wdata[11]
.sym 7626 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$60254
.sym 7628 rvsoc.data_wdata[8]
.sym 7631 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 7648 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 7660 $PACKER_GND_NET
.sym 7697 $PACKER_GND_NET
.sym 7716 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 7717 rvsoc.clkn
.sym 7747 rvsoc.cpu0.F_actv_pc[12]
.sym 7752 $abc$63009$new_ys__n2992_inv_
.sym 7755 rvsoc.data_wdata[31]
.sym 7756 rvsoc.cpu0.D_insn_typ[4]
.sym 7760 rvsoc.cpu0.E_rd[0]
.sym 7762 rvsoc.cpu0.D_rd[4]
.sym 7768 rvsoc.cpu0.D_rd[1]
.sym 7770 rvsoc.cpu0.D_rd[2]
.sym 7771 $abc$63009$new_ys__n2807_
.sym 7772 rvsoc.cpu0.D_rd[0]
.sym 7774 $abc$63009$new_ys__n2341_inv_
.sym 7777 rvsoc.cpu0.D_insn[18]
.sym 7804 $PACKER_GND_NET
.sym 7811 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 7843 $PACKER_GND_NET
.sym 7863 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 7864 rvsoc.clkn
.sym 7892 rvsoc.cpu0.D_insn[23]
.sym 7893 rvsoc.cpu0.D_insn[18]
.sym 7895 rvsoc.cpu0.D_insn[16]
.sym 7897 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][3]
.sym 7898 rvsoc.cpu0.F_next_pc[3]
.sym 7899 rvsoc.cpu0.F_insn[19]
.sym 7902 $PACKER_VCC_NET
.sym 7903 rvsoc.cpu0.F_insn[20]
.sym 7905 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[0]
.sym 7907 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$30643
.sym 7911 rvsoc.cpu0.F_insn[24]
.sym 7912 $abc$63009$new_ys__n2342_inv_
.sym 7913 rvsoc.cpu0.F_insn[15]
.sym 7915 rvsoc.cpu0.sysregs[0][1]
.sym 7916 rvsoc.cpu0.D_insn_typ[10]
.sym 7918 rvsoc.cpu0.D_actv_pc[12]
.sym 7919 rvsoc.data_wdata[22]
.sym 7920 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 7922 rvsoc.cpu0.sysregs[1][12]
.sym 7923 rvsoc.cpu0.F_insn[18]
.sym 7924 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$53677[0]
.sym 7925 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59678
.sym 7931 $abc$63009$auto$rtlil.cc:1712:And$3922[7]
.sym 7949 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$60254
.sym 7952 $abc$63009$auto$rtlil.cc:1712:And$3922[3]
.sym 7960 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 7965 $abc$63009$auto$rtlil.cc:1712:And$3922[3]
.sym 7995 $abc$63009$auto$rtlil.cc:1712:And$3922[7]
.sym 8010 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$60254
.sym 8011 rvsoc.clka
.sym 8012 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 8037 rvsoc.cpu0.D_actv_pc[12]
.sym 8038 $abc$63009$new_n5885_
.sym 8039 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][5]
.sym 8040 $abc$63009$new_ys__n1777_
.sym 8042 $abc$63009$new_ys__n6040_inv_
.sym 8043 $abc$63009$new_ys__n6059_inv_
.sym 8044 $abc$63009$new_ys__n6039_inv_
.sym 8045 rvsoc.uart0.div[19]
.sym 8049 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 8050 rvsoc.data_wdata[4]
.sym 8051 $abc$63009$new_ys__n2807_
.sym 8052 rvsoc.cpu0.sysregs[1][12]
.sym 8053 rvsoc.uart0.div[4]
.sym 8055 $abc$63009$auto$rtlil.cc:1712:And$3922[4]
.sym 8056 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 8058 rvsoc.data_wdata[1]
.sym 8059 rvsoc.data_wdata[19]
.sym 8060 rvsoc.cpu0.D_insn[23]
.sym 8061 rvsoc.cpu0.E_rd[3]
.sym 8062 $PACKER_GND_NET
.sym 8064 rvsoc.cpu0.D_sysidx[0]
.sym 8066 $PACKER_VCC_NET
.sym 8067 rvsoc.cpu0.D_insn[16]
.sym 8069 rvsoc.resetn
.sym 8070 rvsoc.cpu0.sysregs[0][6]
.sym 8071 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][3]
.sym 8072 rvsoc.cpu0.F_insn[24]
.sym 8083 $PACKER_GND_NET
.sym 8089 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 8114 $PACKER_GND_NET
.sym 8119 $PACKER_GND_NET
.sym 8157 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 8158 rvsoc.clkn
.sym 8184 rvsoc.cpu0.sysregs[0][1]
.sym 8185 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][2]
.sym 8186 rvsoc.cpu0.sysregs[0][12]
.sym 8187 $abc$63009$new_ys__n6110_
.sym 8188 $abc$63009$new_n5934_
.sym 8189 rvsoc.cpu0.sysregs[0][29]
.sym 8190 rvsoc.cpu0.sysregs[0][13]
.sym 8191 rvsoc.cpu0.sysregs[0][28]
.sym 8192 $abc$63009$new_ys__n1899_
.sym 8195 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][23]
.sym 8197 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][16]
.sym 8199 rvsoc.cpu0.sysregs[1][18]
.sym 8200 rvsoc.cpu0.sysregs[0][18]
.sym 8202 $abc$63009$auto$rtlil.cc:1712:And$3922[5]
.sym 8203 rvsoc.cpu0.sysregs[3][12]
.sym 8204 rvsoc.cpu0.sysregs[0][16]
.sym 8205 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59966
.sym 8207 rvsoc.resetn
.sym 8208 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][5]
.sym 8210 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 8211 rvsoc.cpu0.sysregs[2][6]
.sym 8212 rvsoc.cpu0.sysregs[0][10]
.sym 8213 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$60254
.sym 8214 rvsoc.data_wdata[11]
.sym 8215 $abc$63009$auto$rtlil.cc:1712:And$3922[20]
.sym 8216 rvsoc.data_wdata[8]
.sym 8217 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 8218 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][15]
.sym 8219 $abc$63009$auto$rtlil.cc:1712:And$3922[9]
.sym 8226 rvsoc.uart0.rx_bitcnt[1]
.sym 8231 rvsoc.cpu0.sysregs[0][22]
.sym 8242 rvsoc.uart0.rx_bitcnt[0]
.sym 8251 rvsoc.cpu0.sysregs[2][22]
.sym 8252 rvsoc.uart0.rx_bitcnt[2]
.sym 8253 rvsoc.uart0.rx_bitcnt[3]
.sym 8254 rvsoc.uart0.rx_bitcnt[3]
.sym 8257 $nextpnr_ICESTORM_LC_7$O
.sym 8259 rvsoc.uart0.rx_bitcnt[0]
.sym 8263 $auto$alumacc.cc:474:replace_alu$3243.C[2]
.sym 8266 rvsoc.uart0.rx_bitcnt[1]
.sym 8269 $auto$alumacc.cc:474:replace_alu$3243.C[3]
.sym 8272 rvsoc.uart0.rx_bitcnt[2]
.sym 8273 $auto$alumacc.cc:474:replace_alu$3243.C[2]
.sym 8276 rvsoc.uart0.rx_bitcnt[3]
.sym 8279 $auto$alumacc.cc:474:replace_alu$3243.C[3]
.sym 8288 rvsoc.uart0.rx_bitcnt[0]
.sym 8289 rvsoc.uart0.rx_bitcnt[3]
.sym 8290 rvsoc.uart0.rx_bitcnt[1]
.sym 8291 rvsoc.uart0.rx_bitcnt[2]
.sym 8294 rvsoc.cpu0.sysregs[0][22]
.sym 8295 rvsoc.cpu0.sysregs[2][22]
.sym 8331 rvsoc.cpu0.sysregs[0][25]
.sym 8332 rvsoc.cpu0.sysregs[0][7]
.sym 8333 rvsoc.cpu0.sysregs[0][9]
.sym 8334 rvsoc.cpu0.sysregs[0][26]
.sym 8335 rvsoc.cpu0.sysregs[0][6]
.sym 8336 rvsoc.cpu0.sysregs[0][15]
.sym 8337 rvsoc.cpu0.sysregs[0][27]
.sym 8338 rvsoc.cpu0.sysregs[0][31]
.sym 8341 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][27]
.sym 8343 rvsoc.cpu0.E_op1[2]
.sym 8344 rvsoc.cpu0.E_op1[22]
.sym 8347 rvsoc.resetn
.sym 8349 rvsoc.cpu0.E_sysidx[1]
.sym 8350 $abc$63009$auto$rtlil.cc:1712:And$3922[3]
.sym 8351 $abc$63009$auto$wreduce.cc:452:run$3086[3]
.sym 8352 rvsoc.cpu0.E_sysidx[1]
.sym 8353 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59678
.sym 8354 rvsoc.cpu0.sysregs[1][12]
.sym 8355 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][6]
.sym 8356 rvsoc.cpu0.E_sysidx[1]
.sym 8357 rvsoc.cpu0.sysregs[2][23]
.sym 8358 rvsoc.cpu0.D_insn[18]
.sym 8359 $abc$63009$new_ys__n2807_
.sym 8360 rvsoc.cpu0.sysregs[0][27]
.sym 8361 rvsoc.cpu0.sysregs[2][22]
.sym 8362 $abc$63009$new_ys__n2341_inv_
.sym 8363 rvsoc.cpu0.sysregs[0][13]
.sym 8364 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][18]
.sym 8365 rvsoc.cpu0.D_sysidx[1]
.sym 8373 rvsoc.uart0.rx_bitcnt[0]
.sym 8374 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53291
.sym 8377 $abc$63009$new_ys__n2779_inv_
.sym 8381 rvsoc.uart0.rx_bitcnt[1]
.sym 8382 rvsoc.cpu0.sysregs[0][12]
.sym 8383 $abc$63009$new_ys__n2296_
.sym 8385 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$53677[0]
.sym 8386 rvsoc.cpu0.sysregs[2][9]
.sym 8388 $abc$63009$auto$alumacc.cc:491:replace_alu$3169[31]
.sym 8389 rvsoc.resetn
.sym 8390 rvsoc.cpu0.sysregs[0][9]
.sym 8391 $abc$63009$new_ys__n2296_
.sym 8395 $abc$63009$new_ys__n562_
.sym 8396 rvsoc.cpu0.sysregs[2][12]
.sym 8397 rvsoc.uart0.rx_bitcnt[2]
.sym 8400 rvsoc.uart0.rx_bitcnt[3]
.sym 8401 $abc$63009$new_ys__n4291_
.sym 8411 $abc$63009$new_ys__n2296_
.sym 8412 $abc$63009$new_ys__n4291_
.sym 8414 rvsoc.uart0.rx_bitcnt[1]
.sym 8417 $abc$63009$new_ys__n2296_
.sym 8418 rvsoc.uart0.rx_bitcnt[0]
.sym 8419 $abc$63009$auto$alumacc.cc:491:replace_alu$3169[31]
.sym 8420 rvsoc.resetn
.sym 8423 $abc$63009$new_ys__n2779_inv_
.sym 8424 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$53677[0]
.sym 8425 $abc$63009$new_ys__n562_
.sym 8429 rvsoc.cpu0.sysregs[0][9]
.sym 8430 rvsoc.cpu0.sysregs[2][9]
.sym 8435 rvsoc.uart0.rx_bitcnt[3]
.sym 8436 rvsoc.uart0.rx_bitcnt[1]
.sym 8437 rvsoc.uart0.rx_bitcnt[0]
.sym 8438 rvsoc.uart0.rx_bitcnt[2]
.sym 8442 rvsoc.cpu0.sysregs[0][12]
.sym 8444 rvsoc.cpu0.sysregs[2][12]
.sym 8447 rvsoc.uart0.rx_bitcnt[3]
.sym 8448 rvsoc.uart0.rx_bitcnt[2]
.sym 8449 rvsoc.uart0.rx_bitcnt[0]
.sym 8450 rvsoc.uart0.rx_bitcnt[1]
.sym 8451 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53291
.sym 8452 rvsoc.clkn
.sym 8453 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 8478 rvsoc.cpu0.sysregs[2][12]
.sym 8479 rvsoc.cpu0.sysregs[2][6]
.sym 8480 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$60254
.sym 8481 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][15]
.sym 8482 $abc$63009$new_n5894_
.sym 8483 rvsoc.cpu0.sysregs[2][15]
.sym 8484 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][6]
.sym 8485 $abc$63009$new_ys__n6068_
.sym 8487 $abc$63009$new_ys__n12439_inv_
.sym 8490 $PACKER_VCC_NET
.sym 8491 $abc$63009$auto$rtlil.cc:1712:And$3922[20]
.sym 8495 rvsoc.data_wdata[12]
.sym 8497 rvsoc.cpu0.sysregs[3][27]
.sym 8500 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][9]
.sym 8501 rvsoc.data_wdata[19]
.sym 8502 $abc$63009$auto$rtlil.cc:1712:And$3922[28]
.sym 8503 rvsoc.cpu0.sysregs[0][1]
.sym 8504 rvsoc.cpu0.sysregs[3][7]
.sym 8505 $abc$63009$new_ys__n2296_
.sym 8506 rvsoc.cpu0.D_actv_pc[12]
.sym 8507 rvsoc.uart0.rx_bitcnt[2]
.sym 8508 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 8509 $abc$63009$new_ys__n2779_inv_
.sym 8510 rvsoc.uart0.rx_bitcnt[3]
.sym 8511 $abc$63009$new_ys__n4291_
.sym 8512 rvsoc.cpu0.sysregs[0][31]
.sym 8513 $abc$63009$new_ys__n562_
.sym 8520 rvsoc.cpu0.sysregs[0][7]
.sym 8526 rvsoc.cpu0.sysregs[1][7]
.sym 8528 rvsoc.cpu0.sysregs[0][7]
.sym 8530 rvsoc.cpu0.sysregs[3][7]
.sym 8545 rvsoc.cpu0.sysregs[2][7]
.sym 8546 rvsoc.cpu0.D_sysidx[0]
.sym 8549 rvsoc.cpu0.D_sysidx[1]
.sym 8552 rvsoc.cpu0.sysregs[0][7]
.sym 8553 rvsoc.cpu0.D_sysidx[1]
.sym 8554 rvsoc.cpu0.D_sysidx[0]
.sym 8555 rvsoc.cpu0.sysregs[1][7]
.sym 8564 rvsoc.cpu0.D_sysidx[0]
.sym 8565 rvsoc.cpu0.sysregs[2][7]
.sym 8566 rvsoc.cpu0.sysregs[3][7]
.sym 8567 rvsoc.cpu0.D_sysidx[1]
.sym 8570 rvsoc.cpu0.sysregs[0][7]
.sym 8572 rvsoc.cpu0.sysregs[2][7]
.sym 8589 rvsoc.cpu0.D_sysidx[1]
.sym 8598 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 8599 rvsoc.clka
.sym 8625 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][14]
.sym 8626 rvsoc.cpu0.sysregs[2][13]
.sym 8627 rvsoc.cpu0.sysregs[2][1]
.sym 8628 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][13]
.sym 8629 $abc$63009$new_ys__n6060_inv_
.sym 8630 $abc$63009$new_ys__n1682_
.sym 8631 $abc$63009$new_n4330_
.sym 8632 $abc$63009$new_ys__n6061_inv_
.sym 8633 rvsoc.cpu0.sysregs[1][14]
.sym 8634 rvsoc.cpu0.E_op1[10]
.sym 8636 rvsoc.data_wdata[3]
.sym 8638 rvsoc.cpu0.E_op1[9]
.sym 8639 rvsoc.cpu0.E_op1[4]
.sym 8640 $abc$63009$auto$rtlil.cc:1712:And$3922[4]
.sym 8641 rvsoc.cpu0.E_op1[7]
.sym 8642 rvsoc.cpu0.sysregs[1][15]
.sym 8643 rvsoc.data_wdata[20]
.sym 8645 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 8646 rvsoc.cpu0.sysregs[1][7]
.sym 8647 $abc$63009$auto$rtlil.cc:1712:And$3922[7]
.sym 8648 rvsoc.data_wdata[28]
.sym 8649 $PACKER_VCC_NET
.sym 8650 rvsoc.cpu0.sysregs[0][25]
.sym 8651 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][15]
.sym 8652 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][7]
.sym 8653 rvsoc.resetn
.sym 8654 rvsoc.cpu0.E_rd[3]
.sym 8655 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][3]
.sym 8656 rvsoc.cpu0.D_sysidx[0]
.sym 8657 $PACKER_GND_NET
.sym 8658 rvsoc.cpu0.sysregs[0][14]
.sym 8659 rvsoc.cpu0.sysregs[3][15]
.sym 8660 rvsoc.cpu0.D_insn[16]
.sym 8673 rvsoc.cpu0.sysregs[0][23]
.sym 8677 rvsoc.cpu0.sysregs[2][23]
.sym 8678 rvsoc.cpu0.sysregs[0][27]
.sym 8680 rvsoc.cpu0.D_sysidx[0]
.sym 8686 rvsoc.cpu0.sysregs[2][27]
.sym 8689 rvsoc.cpu0.D_sysidx[1]
.sym 8690 $abc$63009$auto$rtlil.cc:1712:And$3922[27]
.sym 8693 rvsoc.cpu0.sysregs[3][27]
.sym 8695 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 8699 rvsoc.cpu0.sysregs[2][23]
.sym 8702 rvsoc.cpu0.sysregs[0][23]
.sym 8707 rvsoc.cpu0.sysregs[0][27]
.sym 8708 rvsoc.cpu0.sysregs[2][27]
.sym 8726 $abc$63009$auto$rtlil.cc:1712:And$3922[27]
.sym 8741 rvsoc.cpu0.D_sysidx[1]
.sym 8742 rvsoc.cpu0.sysregs[2][27]
.sym 8743 rvsoc.cpu0.D_sysidx[0]
.sym 8744 rvsoc.cpu0.sysregs[3][27]
.sym 8746 rvsoc.clka
.sym 8747 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 8772 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][10]
.sym 8773 rvsoc.cpu0.sysregs[2][29]
.sym 8774 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][29]
.sym 8775 rvsoc.cpu0.sysregs[2][28]
.sym 8776 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][1]
.sym 8777 rvsoc.cpu0.sysregs[2][26]
.sym 8778 rvsoc.cpu0.sysregs[2][25]
.sym 8779 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][31]
.sym 8780 $abc$63009$new_n5841_
.sym 8781 rvsoc.cpu0.D_funct3[2]
.sym 8783 $PACKER_GND_NET
.sym 8784 rvsoc.cpu0.sysregs[2][8]
.sym 8785 $abc$63009$new_n4331_
.sym 8787 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][21]
.sym 8788 $abc$63009$new_ys__n562_
.sym 8789 rvsoc.data_wdata[13]
.sym 8790 rvsoc.data_wdata[1]
.sym 8791 $abc$63009$auto$rtlil.cc:1712:And$3922[0]
.sym 8793 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$53677[0]
.sym 8795 rvsoc.cpu0.sysregs[0][14]
.sym 8796 rvsoc.cpu0.sysregs[2][31]
.sym 8797 rvsoc.data_wdata[11]
.sym 8798 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][13]
.sym 8799 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][15]
.sym 8800 $abc$63009$auto$rtlil.cc:1712:And$3922[27]
.sym 8801 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 8802 rvsoc.data_wdata[11]
.sym 8803 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][31]
.sym 8804 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 8805 rvsoc.cpu0.sysregs[0][10]
.sym 8806 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][5]
.sym 8807 rvsoc.data_wdata[8]
.sym 8815 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 8823 $PACKER_GND_NET
.sym 8883 $PACKER_GND_NET
.sym 8892 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 8893 rvsoc.clkn
.sym 8919 rvsoc.cpu0.D_sysidx[1]
.sym 8920 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][25]
.sym 8921 $abc$63009$new_n3772_
.sym 8922 rvsoc.cpu0.D_sysidx[0]
.sym 8923 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][26]
.sym 8924 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][28]
.sym 8925 $abc$63009$new_n3758_
.sym 8926 $abc$63009$new_n3748_
.sym 8927 $abc$63009$new_n4357_
.sym 8931 rvsoc.cpu0.sysregs[2][30]
.sym 8932 rvsoc.cpu0.E_funct3[1]
.sym 8933 $PACKER_GND_NET
.sym 8934 rvsoc.cpu0.E_op1[28]
.sym 8936 rvsoc.data_wdata[28]
.sym 8938 rvsoc.cpu0.sysregs[0][8]
.sym 8939 rvsoc.cpu0.E_op1[21]
.sym 8940 rvsoc.cpu0.E_op1[2]
.sym 8941 $abc$63009$new_n4897_
.sym 8942 $abc$63009$new_n4899_
.sym 8943 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][29]
.sym 8945 $abc$63009$new_ys__n2341_inv_
.sym 8946 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][28]
.sym 8947 $abc$63009$new_ys__n2807_
.sym 8948 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][6]
.sym 8949 rvsoc.cpu0.E_op1[18]
.sym 8950 $abc$63009$new_n3748_
.sym 8952 rvsoc.cpu0.D_sysidx[1]
.sym 8953 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][18]
.sym 8954 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][25]
.sym 8960 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][23]
.sym 8970 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][9]
.sym 8979 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][21]
.sym 8985 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][22]
.sym 9011 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][21]
.sym 9012 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][23]
.sym 9013 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][9]
.sym 9014 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][22]
.sym 9066 $abc$63009$new_n3755_
.sym 9067 $abc$63009$new_n3751_
.sym 9068 $abc$63009$new_n3750_
.sym 9069 $abc$63009$new_n3749_
.sym 9072 $abc$63009$new_n3756_
.sym 9073 $abc$63009$new_n3757_
.sym 9078 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 9079 rvsoc.cpu0.F_insn[20]
.sym 9080 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][24]
.sym 9081 rvsoc.cpu0.D_sysidx[0]
.sym 9083 rvsoc.data_wdata[12]
.sym 9084 rvsoc.cpu0.F_insn[24]
.sym 9085 rvsoc.cpu0.D_sysidx[1]
.sym 9086 rvsoc.data_wdata[9]
.sym 9087 $abc$63009$new_ys__n6254_
.sym 9088 rvsoc.uart0.div[21]
.sym 9090 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][1]
.sym 9091 rvsoc.data_wdata[6]
.sym 9092 rvsoc.cpu0.D_sysidx[0]
.sym 9093 rvsoc.data_wdata[4]
.sym 9094 rvsoc.data_wdata[7]
.sym 9096 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 9098 rvsoc.data_wdata[0]
.sym 9099 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][19]
.sym 9101 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][20]
.sym 9107 $PACKER_GND_NET
.sym 9171 $PACKER_GND_NET
.sym 9214 $abc$63009$new_n3753_
.sym 9219 $abc$63009$new_n3752_
.sym 9221 $abc$63009$new_n4625_
.sym 9224 flash_mosi
.sym 9226 rvsoc.cpu0.E_op1[9]
.sym 9227 $abc$63009$new_ys__n2807_
.sym 9228 $abc$63009$new_ys__n10983_inv_
.sym 9229 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 9230 rvsoc.uart0.div[21]
.sym 9233 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 9234 rvsoc.data_wdata[19]
.sym 9235 rvsoc.cpu0.E_op1[7]
.sym 9236 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][12]
.sym 9237 $PACKER_VCC_NET
.sym 9239 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][15]
.sym 9240 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][7]
.sym 9242 rvsoc.cpu0.E_rd[3]
.sym 9244 rvsoc.uart0.txbfr[2]
.sym 9245 $PACKER_GND_NET
.sym 9247 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][30]
.sym 9248 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][3]
.sym 9260 $abc$63009$new_n4899_
.sym 9265 $abc$63009$new_n4897_
.sym 9273 rvsoc.uart0.txbfr[8]
.sym 9275 rvsoc.data_wdata[6]
.sym 9278 rvsoc.data_wdata[7]
.sym 9280 $abc$63009$new_ys__n5625_
.sym 9282 rvsoc.uart0.txbfr[7]
.sym 9300 rvsoc.data_wdata[6]
.sym 9301 $abc$63009$new_n4897_
.sym 9302 rvsoc.uart0.txbfr[7]
.sym 9305 rvsoc.data_wdata[7]
.sym 9306 $abc$63009$new_n4897_
.sym 9307 rvsoc.uart0.txbfr[8]
.sym 9308 $abc$63009$new_n4899_
.sym 9312 rvsoc.uart0.txbfr[8]
.sym 9313 $abc$63009$new_n4899_
.sym 9314 $abc$63009$new_ys__n5625_
.sym 9334 rvsoc.clkn
.sym 9335 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 9360 rvsoc.uart0.txbfr[1]
.sym 9366 $abc$63009$new_ys__n5607_
.sym 9368 $abc$63009$new_ys__n1462_
.sym 9372 $PACKER_GND_NET
.sym 9373 rvsoc.cpu0.D_op1[13]
.sym 9374 rvsoc.cpu0.D_insn_typ[0]
.sym 9376 rvsoc.cpu0.D_funct3[2]
.sym 9377 $abc$63009$auto$alumacc.cc:491:replace_alu$3169[31]
.sym 9378 rvsoc.data_wdata[1]
.sym 9379 rvsoc.cpu0.D_insn_typ[0]
.sym 9381 rvsoc.cpu0.D_insn_typ[4]
.sym 9384 rvsoc.cpu0.E_op1[18]
.sym 9385 rvsoc.data_wdata[4]
.sym 9386 $abc$63009$new_ys__n6110_
.sym 9387 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][31]
.sym 9388 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 9389 rvsoc.data_wdata[11]
.sym 9390 rvsoc.data_wdata[3]
.sym 9391 rvsoc.data_wdata[8]
.sym 9393 rvsoc.uart0.txbfr[1]
.sym 9401 $abc$63009$new_n4897_
.sym 9404 $abc$63009$new_ys__n5619_
.sym 9408 $abc$63009$new_ys__n5622_
.sym 9409 $abc$63009$new_n4897_
.sym 9411 rvsoc.data_wdata[4]
.sym 9412 $abc$63009$new_n4899_
.sym 9413 rvsoc.uart0.txbfr[7]
.sym 9416 rvsoc.data_wdata[5]
.sym 9417 rvsoc.uart0.txbfr[5]
.sym 9419 rvsoc.uart0.txbfr[6]
.sym 9434 $abc$63009$new_n4899_
.sym 9436 rvsoc.uart0.txbfr[6]
.sym 9437 $abc$63009$new_ys__n5619_
.sym 9447 $abc$63009$new_ys__n5622_
.sym 9448 $abc$63009$new_n4899_
.sym 9449 rvsoc.uart0.txbfr[7]
.sym 9452 rvsoc.data_wdata[4]
.sym 9453 $abc$63009$new_n4897_
.sym 9455 rvsoc.uart0.txbfr[5]
.sym 9476 $abc$63009$new_n4897_
.sym 9477 rvsoc.data_wdata[5]
.sym 9479 rvsoc.uart0.txbfr[6]
.sym 9481 rvsoc.clkn
.sym 9482 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 9512 rvsoc.cpu0.F_actv_pc[19]
.sym 9515 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[7]
.sym 9520 rvsoc.cpu0.D_op2[9]
.sym 9521 rvsoc.cpu0.E_op1[22]
.sym 9522 rvsoc.cpu0.D_insn_typ[4]
.sym 9525 rvsoc.data_wdata[31]
.sym 9527 rvsoc.cpu0.E_op1[28]
.sym 9529 rvsoc.cpu0.E_op1[21]
.sym 9530 rvsoc.cpu0.D_insn_typ[10]
.sym 9531 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][25]
.sym 9532 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][6]
.sym 9534 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][28]
.sym 9536 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][29]
.sym 9537 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][18]
.sym 9538 rvsoc.code_adrs[19]
.sym 9541 rvsoc.cpu0.E_op1[18]
.sym 9542 $abc$63009$new_n4871_
.sym 9548 rvsoc.uart0.txbfr[5]
.sym 9552 rvsoc.uart0.txbfr[3]
.sym 9553 $abc$63009$new_ys__n5613_
.sym 9559 rvsoc.uart0.txbfr[4]
.sym 9565 $abc$63009$new_n4897_
.sym 9570 $abc$63009$new_n4899_
.sym 9571 rvsoc.data_wdata[2]
.sym 9572 $abc$63009$new_ys__n5616_
.sym 9574 rvsoc.data_wdata[3]
.sym 9581 rvsoc.uart0.txbfr[4]
.sym 9582 $abc$63009$new_n4897_
.sym 9584 rvsoc.data_wdata[3]
.sym 9600 rvsoc.uart0.txbfr[5]
.sym 9601 $abc$63009$new_ys__n5616_
.sym 9602 $abc$63009$new_n4899_
.sym 9605 rvsoc.uart0.txbfr[4]
.sym 9606 $abc$63009$new_ys__n5613_
.sym 9607 $abc$63009$new_n4899_
.sym 9611 $abc$63009$new_n4897_
.sym 9612 rvsoc.uart0.txbfr[3]
.sym 9613 rvsoc.data_wdata[2]
.sym 9628 rvsoc.clkn
.sym 9629 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 9654 $abc$63009$new_n2877_
.sym 9655 rvsoc.cpu0.E_mipe[17]
.sym 9656 $abc$63009$new_n2878_
.sym 9657 rvsoc.cpu0.E_mipe[3]
.sym 9658 rvsoc.cpu0.E_mipe[10]
.sym 9659 rvsoc.cpu0.E_mipe[0]
.sym 9660 rvsoc.cpu0.E_mipe[6]
.sym 9661 rvsoc.cpu0.E_mipe[5]
.sym 9662 rvsoc.cpu0.D_op2[3]
.sym 9663 $abc$63009$new_n5936_
.sym 9666 rvsoc.cpu0.D_op2[6]
.sym 9667 rvsoc.data_wdata[19]
.sym 9668 rvsoc.cpu0.D_op2[12]
.sym 9669 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[0]
.sym 9670 rvsoc.cpu0.D_op2[10]
.sym 9672 rvsoc.cpu0.umul_hilo[0]
.sym 9674 rvsoc.cpu0.D_op2[8]
.sym 9675 rvsoc.data_wdata[19]
.sym 9676 rvsoc.cpu0.umul_hilo[2]
.sym 9681 rvsoc.data_wdata[2]
.sym 9683 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][1]
.sym 9685 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][20]
.sym 9686 rvsoc.data_wdata[7]
.sym 9688 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][19]
.sym 9696 rvsoc.cpu0.E_mipe[18]
.sym 9700 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][9]
.sym 9701 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][20]
.sym 9705 rvsoc.cpu0.E_mipe[15]
.sym 9706 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$41831
.sym 9708 rvsoc.cpu0.E_mipe[20]
.sym 9709 rvsoc.cpu0.E_mipe[12]
.sym 9710 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][12]
.sym 9714 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][23]
.sym 9715 rvsoc.cpu0.E_mipe[10]
.sym 9717 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][15]
.sym 9719 rvsoc.cpu0.E_mipe[23]
.sym 9720 rvsoc.cpu0.E_mipe[17]
.sym 9721 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][18]
.sym 9722 rvsoc.cpu0.E_mipe[9]
.sym 9731 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][23]
.sym 9736 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][18]
.sym 9742 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][15]
.sym 9748 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][9]
.sym 9752 rvsoc.cpu0.E_mipe[10]
.sym 9753 rvsoc.cpu0.E_mipe[12]
.sym 9754 rvsoc.cpu0.E_mipe[9]
.sym 9755 rvsoc.cpu0.E_mipe[15]
.sym 9761 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][20]
.sym 9764 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][12]
.sym 9770 rvsoc.cpu0.E_mipe[18]
.sym 9771 rvsoc.cpu0.E_mipe[20]
.sym 9772 rvsoc.cpu0.E_mipe[23]
.sym 9773 rvsoc.cpu0.E_mipe[17]
.sym 9774 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$41831
.sym 9775 rvsoc.clka
.sym 9801 rvsoc.cpu0.E_mipe[13]
.sym 9802 rvsoc.cpu0.E_mipe[4]
.sym 9803 rvsoc.cpu0.E_mipe[28]
.sym 9804 rvsoc.cpu0.E_mipe[14]
.sym 9805 rvsoc.cpu0.E_mipe[7]
.sym 9806 $abc$63009$new_n2874_
.sym 9807 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$41831
.sym 9808 $abc$63009$new_n2884_
.sym 9814 $abc$63009$new_ys__n1230_
.sym 9815 rvsoc.cpu0.umul_hilo[10]
.sym 9816 rvsoc.cpu0.umul_hilo[1]
.sym 9819 $abc$63009$new_ys__n2296_
.sym 9821 rvsoc.data_wdata[29]
.sym 9824 rvsoc.cpu0.umul_hilo[8]
.sym 9825 rvsoc.cpu0.D_op2[3]
.sym 9826 $PACKER_GND_NET
.sym 9827 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][15]
.sym 9828 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][7]
.sym 9829 $PACKER_VCC_NET
.sym 9831 rvsoc.cpu0.E_rd[3]
.sym 9832 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][3]
.sym 9835 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][30]
.sym 9845 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][21]
.sym 9853 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$41831
.sym 9854 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][29]
.sym 9855 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][22]
.sym 9858 rvsoc.cpu0.E_mipe[27]
.sym 9861 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][30]
.sym 9863 rvsoc.cpu0.E_mipe[24]
.sym 9868 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][27]
.sym 9869 rvsoc.cpu0.E_mipe[30]
.sym 9870 rvsoc.cpu0.E_mipe[29]
.sym 9872 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][19]
.sym 9873 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][24]
.sym 9876 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][27]
.sym 9881 rvsoc.cpu0.E_mipe[24]
.sym 9882 rvsoc.cpu0.E_mipe[30]
.sym 9883 rvsoc.cpu0.E_mipe[29]
.sym 9884 rvsoc.cpu0.E_mipe[27]
.sym 9890 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][19]
.sym 9893 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][30]
.sym 9900 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][29]
.sym 9908 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][24]
.sym 9914 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][21]
.sym 9920 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][22]
.sym 9921 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$41831
.sym 9922 rvsoc.clka
.sym 9948 rvsoc.cpu0.E_mipe[1]
.sym 9949 rvsoc.cpu0.E_mipe[26]
.sym 9950 rvsoc.cpu0.E_mipe[2]
.sym 9951 rvsoc.cpu0.E_mipe[31]
.sym 9952 $abc$63009$new_n2880_
.sym 9953 rvsoc.cpu0.E_mipe[25]
.sym 9954 $abc$63009$new_n2883_
.sym 9955 $abc$63009$new_n2882_
.sym 9961 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$41831
.sym 9962 rvsoc.data_wdata[6]
.sym 9963 rvsoc.cpu0.umul_hilo[9]
.sym 9964 rvsoc.cpu0.D_op2[20]
.sym 9966 rvsoc.cpu0.umul_hilo[4]
.sym 9967 rvsoc.cpu0.umul_hilo[22]
.sym 9968 rvsoc.cpu0.umul_hilo[17]
.sym 9969 rvsoc.data_wdata[13]
.sym 9972 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 9973 rvsoc.data_wdata[4]
.sym 9975 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][31]
.sym 9976 rvsoc.cpu0.E_op1[18]
.sym 9977 rvsoc.cpu0.D_op1[27]
.sym 9980 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$41831
.sym 9981 rvsoc.cpu0.D_actv_pc[11]
.sym 9983 rvsoc.data_wdata[12]
.sym 9991 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$41831
.sym 9999 rvsoc.cpu0.E_mipe[19]
.sym 10003 rvsoc.cpu0.E_mipe[21]
.sym 10004 rvsoc.cpu0.E_mipe[22]
.sym 10007 rvsoc.cpu0.E_mipe[16]
.sym 10015 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][16]
.sym 10035 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][16]
.sym 10064 rvsoc.cpu0.E_mipe[19]
.sym 10065 rvsoc.cpu0.E_mipe[22]
.sym 10066 rvsoc.cpu0.E_mipe[21]
.sym 10067 rvsoc.cpu0.E_mipe[16]
.sym 10068 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$41831
.sym 10069 rvsoc.clka
.sym 10095 rvsoc.cpu0.E_op1[18]
.sym 10098 rvsoc.cpu0.E_op1[27]
.sym 10103 rvsoc.cpu0.add_op12[16]
.sym 10104 rvsoc.cpu0.cpu_rs2[14]
.sym 10108 rvsoc.cpu0.D_op2[2]
.sym 10109 rvsoc.cpu0.E_rd[0]
.sym 10110 $PACKER_GND_NET
.sym 10112 rvsoc.cpu0.umul_hilo[5]
.sym 10114 rvsoc.cpu0.umul_hilo[30]
.sym 10116 rvsoc.cpu0.umul_hilo[7]
.sym 10117 $abc$63009$auto$simplemap.cc:256:simplemap_eqne$17938
.sym 10118 rvsoc.cpu0.D_op2[4]
.sym 10119 $abc$63009$new_n4871_
.sym 10124 rvsoc.cpu0.D_op2[13]
.sym 10125 rvsoc.cpu0.D_op1[14]
.sym 10127 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][25]
.sym 10128 rvsoc.cpu0.E_op1[18]
.sym 10130 $abc$63009$new_n4871_
.sym 10246 rvsoc.cpu0.D_actv_pc[11]
.sym 10250 rvsoc.cpu0.add_op12[24]
.sym 10251 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[1]
.sym 10261 rvsoc.cpu0.umul_hilo[14]
.sym 10262 rvsoc.data_wdata[5]
.sym 10263 rvsoc.cpu0.D_op2[1]
.sym 10264 $PACKER_VCC_NET
.sym 10265 rvsoc.cpu0.umul_hilo[12]
.sym 10269 rvsoc.data_wdata[2]
.sym 10274 rvsoc.data_wdata[7]
.sym 10283 rvsoc.spi0.txbfr[6]
.sym 10285 rvsoc.data_wdata[7]
.sym 10286 rvsoc.data_wdata[5]
.sym 10288 rvsoc.spi0.txbfr[3]
.sym 10289 rvsoc.spi0.txbfr[4]
.sym 10290 rvsoc.data_wdata[6]
.sym 10291 rvsoc.data_wdata[4]
.sym 10293 $abc$63009$new_ys__n5573_
.sym 10294 $abc$63009$new_ys__n5574_
.sym 10300 $abc$63009$new_ys__n5572_
.sym 10301 rvsoc.resetn
.sym 10303 $abc$63009$new_n4871_
.sym 10304 $abc$63009$new_ys__n5571_
.sym 10307 rvsoc.spi0.txbfr[6]
.sym 10308 $abc$63009$new_n4872_
.sym 10311 flash_mosi
.sym 10314 rvsoc.spi0.txbfr[5]
.sym 10316 rvsoc.spi0.txbfr[5]
.sym 10318 $abc$63009$new_n4872_
.sym 10319 $abc$63009$new_ys__n5573_
.sym 10323 $abc$63009$new_n4871_
.sym 10324 rvsoc.data_wdata[5]
.sym 10325 rvsoc.spi0.txbfr[5]
.sym 10328 rvsoc.spi0.txbfr[6]
.sym 10329 rvsoc.data_wdata[6]
.sym 10330 $abc$63009$new_n4871_
.sym 10335 rvsoc.data_wdata[7]
.sym 10336 flash_mosi
.sym 10337 $abc$63009$new_n4871_
.sym 10340 $abc$63009$new_ys__n5574_
.sym 10342 $abc$63009$new_n4872_
.sym 10343 rvsoc.spi0.txbfr[6]
.sym 10346 rvsoc.data_wdata[4]
.sym 10347 rvsoc.spi0.txbfr[4]
.sym 10349 $abc$63009$new_n4871_
.sym 10353 rvsoc.spi0.txbfr[3]
.sym 10354 $abc$63009$new_n4872_
.sym 10355 $abc$63009$new_ys__n5571_
.sym 10358 $abc$63009$new_ys__n5572_
.sym 10359 $abc$63009$new_n4872_
.sym 10361 rvsoc.spi0.txbfr[4]
.sym 10362 rvsoc.resetn
.sym 10363 rvsoc.clkn
.sym 10397 rvsoc.data_wdata[3]
.sym 10398 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[14]
.sym 10401 rvsoc.cpu0.D_op2[15]
.sym 10402 $abc$63009$new_ys__n1230_
.sym 10404 rvsoc.data_wdata[5]
.sym 10405 rvsoc.cpu0.D_op1[13]
.sym 10406 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[2]
.sym 10407 rvsoc.cpu0.umul_hilo[28]
.sym 10408 rvsoc.data_wdata[5]
.sym 10409 $abc$63009$new_n4104_
.sym 10411 rvsoc.cpu0.D_op1[13]
.sym 10412 rvsoc.data_wdata[19]
.sym 10414 $PACKER_GND_NET
.sym 10418 rvsoc.cpu0.D_op2[3]
.sym 10422 rvsoc.cpu0.D_op2[19]
.sym 10435 rvsoc.spi0.txbfr[3]
.sym 10436 $abc$63009$new_ys__n5569_
.sym 10439 rvsoc.spi0.txbfr[1]
.sym 10440 $abc$63009$new_n4872_
.sym 10441 rvsoc.resetn
.sym 10443 rvsoc.data_wdata[3]
.sym 10448 $abc$63009$new_n4871_
.sym 10450 rvsoc.spi0.txbfr[2]
.sym 10453 rvsoc.data_wdata[2]
.sym 10456 $abc$63009$new_ys__n5570_
.sym 10475 rvsoc.data_wdata[3]
.sym 10476 rvsoc.spi0.txbfr[3]
.sym 10477 $abc$63009$new_n4871_
.sym 10487 rvsoc.spi0.txbfr[1]
.sym 10489 $abc$63009$new_ys__n5569_
.sym 10490 $abc$63009$new_n4872_
.sym 10493 $abc$63009$new_ys__n5570_
.sym 10495 $abc$63009$new_n4872_
.sym 10496 rvsoc.spi0.txbfr[2]
.sym 10499 rvsoc.spi0.txbfr[2]
.sym 10500 rvsoc.data_wdata[2]
.sym 10501 $abc$63009$new_n4871_
.sym 10509 rvsoc.resetn
.sym 10510 rvsoc.clkn
.sym 10539 $abc$63009$new_n4635_
.sym 10541 $abc$63009$new_n4813_
.sym 10544 rvsoc.cpu0.D_op1[7]
.sym 10545 rvsoc.cpu0.D_funct3[2]
.sym 10549 rvsoc.cpu0.D_op1[13]
.sym 10550 rvsoc.cpu0.umul_hilo[29]
.sym 10551 rvsoc.cpu0.D_funct3[2]
.sym 10554 rvsoc.cpu0.umul_hilo[26]
.sym 10555 rvsoc.data_wdata[3]
.sym 10565 rvsoc.cpu0.D_op1[26]
.sym 10566 rvsoc.cpu0.D_op1[29]
.sym 10568 $abc$63009$new_ys__n12689_inv_
.sym 10570 rvsoc.cpu0.D_op1[27]
.sym 10579 rvsoc.resetn
.sym 10587 rvsoc.data_wdata[1]
.sym 10593 rvsoc.spi0.txbfr[0]
.sym 10596 $abc$63009$new_n4872_
.sym 10602 rvsoc.spi0.txbfr[1]
.sym 10604 $abc$63009$new_ys__n5568_
.sym 10605 $abc$63009$new_n4871_
.sym 10606 rvsoc.data_wdata[0]
.sym 10610 rvsoc.spi0.txbfr[0]
.sym 10611 $abc$63009$new_n4871_
.sym 10612 rvsoc.data_wdata[0]
.sym 10613 $abc$63009$new_n4872_
.sym 10616 $abc$63009$new_n4872_
.sym 10617 $abc$63009$new_ys__n5568_
.sym 10619 rvsoc.spi0.txbfr[0]
.sym 10628 $abc$63009$new_n4871_
.sym 10630 rvsoc.data_wdata[1]
.sym 10631 rvsoc.spi0.txbfr[1]
.sym 10656 rvsoc.resetn
.sym 10657 rvsoc.clkn
.sym 10683 $abc$63009$new_ys__n12735_inv_
.sym 10684 $abc$63009$new_ys__n12765_inv_
.sym 10685 $abc$63009$new_ys__n12707_inv_
.sym 10686 $abc$63009$new_ys__n12769_inv_
.sym 10687 $abc$63009$new_ys__n12767_inv_
.sym 10688 $abc$63009$new_ys__n12709_inv_
.sym 10689 $abc$63009$new_ys__n12703_inv_
.sym 10690 $abc$63009$new_ys__n12737_inv_
.sym 10691 rvsoc.cpu0.D_op1[15]
.sym 10692 rvsoc.cpu0.D_op2[27]
.sym 10695 rvsoc.cpu0.D_op2[27]
.sym 10696 $abc$63009$new_ys__n2828_
.sym 10697 rvsoc.cpu0.D_op1[18]
.sym 10699 rvsoc.cpu0.D_op2[4]
.sym 10700 rvsoc.cpu0.D_op1[21]
.sym 10702 $abc$63009$auto$rtlil.cc:1819:NotGate$62435
.sym 10703 rvsoc.cpu0.D_op1[5]
.sym 10705 rvsoc.cpu0.D_op2[2]
.sym 10707 rvsoc.clks.clka
.sym 10715 $abc$63009$new_n4871_
.sym 10725 rvsoc.cpu0.D_op1[28]
.sym 10730 rvsoc.cpu0.D_op2[0]
.sym 10731 rvsoc.cpu0.D_op1[24]
.sym 10732 rvsoc.cpu0.D_op2[1]
.sym 10735 $abc$63009$new_ys__n12743_
.sym 10736 $abc$63009$new_ys__n12775_inv_
.sym 10737 rvsoc.cpu0.D_op1[25]
.sym 10742 $abc$63009$new_ys__n12739_inv_
.sym 10747 rvsoc.cpu0.D_op2[2]
.sym 10748 $abc$63009$new_ys__n12771_inv_
.sym 10749 rvsoc.cpu0.D_op1[26]
.sym 10750 rvsoc.cpu0.D_op1[29]
.sym 10751 $abc$63009$new_ys__n12769_inv_
.sym 10754 rvsoc.cpu0.D_op1[27]
.sym 10755 $abc$63009$new_ys__n12773_inv_
.sym 10757 rvsoc.cpu0.D_op1[25]
.sym 10759 rvsoc.cpu0.D_op2[0]
.sym 10760 rvsoc.cpu0.D_op1[24]
.sym 10764 $abc$63009$new_ys__n12739_inv_
.sym 10765 rvsoc.cpu0.D_op2[2]
.sym 10766 $abc$63009$new_ys__n12743_
.sym 10769 $abc$63009$new_ys__n12769_inv_
.sym 10770 $abc$63009$new_ys__n12771_inv_
.sym 10772 rvsoc.cpu0.D_op2[1]
.sym 10775 rvsoc.cpu0.D_op2[1]
.sym 10777 $abc$63009$new_ys__n12775_inv_
.sym 10778 $abc$63009$new_ys__n12773_inv_
.sym 10781 rvsoc.cpu0.D_op2[0]
.sym 10782 rvsoc.cpu0.D_op1[28]
.sym 10784 rvsoc.cpu0.D_op1[29]
.sym 10787 $abc$63009$new_ys__n12771_inv_
.sym 10789 rvsoc.cpu0.D_op2[1]
.sym 10790 $abc$63009$new_ys__n12773_inv_
.sym 10794 $abc$63009$new_ys__n12775_inv_
.sym 10796 rvsoc.cpu0.D_op2[1]
.sym 10799 rvsoc.cpu0.D_op1[27]
.sym 10800 rvsoc.cpu0.D_op1[26]
.sym 10802 rvsoc.cpu0.D_op2[0]
.sym 10832 $abc$63009$new_ys__n12733_inv_
.sym 10833 $abc$63009$new_n4855_
.sym 10836 $abc$63009$new_ys__n12705_inv_
.sym 10838 rvsoc.gpio0.dir[2]
.sym 10842 $abc$63009$new_ys__n12665_inv_
.sym 10844 $abc$63009$new_ys__n12751_inv_
.sym 10846 rvsoc.cpu0.D_op1[20]
.sym 10849 rvsoc.cpu0.D_op2[1]
.sym 10851 rvsoc.cpu0.D_op1[24]
.sym 10852 rvsoc.cpu0.D_op2[1]
.sym 10853 rvsoc.cpu0.D_op1[28]
.sym 10876 $abc$63009$new_ys__n12741_inv_
.sym 10882 rvsoc.cpu0.D_op1[31]
.sym 10883 rvsoc.cpu0.D_op2[1]
.sym 10885 $abc$63009$new_n4857_
.sym 10886 rvsoc.cpu0.D_op1[30]
.sym 10889 rvsoc.cpu0.D_op2[2]
.sym 10890 rvsoc.cpu0.D_op2[0]
.sym 10891 $abc$63009$new_n4858_
.sym 10904 $abc$63009$new_n4858_
.sym 10905 $abc$63009$new_ys__n12741_inv_
.sym 10906 rvsoc.cpu0.D_op2[2]
.sym 10907 $abc$63009$new_n4857_
.sym 10928 rvsoc.cpu0.D_op1[31]
.sym 10929 rvsoc.cpu0.D_op2[0]
.sym 10930 rvsoc.cpu0.D_op1[30]
.sym 10931 rvsoc.cpu0.D_op2[1]
.sym 10989 rvsoc.data_wdata[0]
.sym 10990 rvsoc.cpu0.D_op2[1]
.sym 10993 rvsoc.gpio0.dir[3]
.sym 10995 rvsoc.cpu0.D_op2[1]
.sym 10998 rvsoc.cpu0.D_op1[25]
.sym 10999 $abc$63009$new_n4104_
.sym 11000 $abc$63009$new_ys__n12689_inv_
.sym 11003 $abc$63009$new_n4855_
.sym 11018 rvsoc.clks.pll_clk
.sym 11026 rvsoc.clks.clka
.sym 11035 rvsoc.clks.pll_locked
.sym 11045 rvsoc.clks.pll_locked
.sym 11046 rvsoc.clks.clkn
.sym 11054 rvsoc.clks.clkn
.sym 11071 rvsoc.clks.pll_locked
.sym 11076 rvsoc.clks.clka
.sym 11097 rvsoc.clks.pll_locked
.sym 11098 rvsoc.clks.pll_clk
.sym 11117 rvsoc.clks.pll_locked
.sym 11138 $PACKER_GND_NET
.sym 11146 rvsoc.clks.clkn
.sym 11252 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][2]
.sym 11253 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][5]
.sym 11264 rvsoc.data_wdata[2]
.sym 11357 rvsoc.cpu0.E_rd[29]
.sym 11358 $abc$63009$new_ys__n192_inv_
.sym 11359 rvsoc.cpu0.E_rd[18]
.sym 11360 rvsoc.cpu0.E_rd[30]
.sym 11361 rvsoc.cpu0.E_rd[28]
.sym 11362 $abc$63009$new_ys__n189_inv_
.sym 11363 rvsoc.cpu0.E_rd[19]
.sym 11364 rvsoc.cpu0.E_rd[31]
.sym 11368 rvsoc.cpu0.sysregs[2][12]
.sym 11369 rvsoc.data_wdata[16]
.sym 11376 rvsoc.data_wdata[10]
.sym 11377 rvsoc.data_wdata[11]
.sym 11378 rvsoc.mem_vdata[1][6]
.sym 11397 $PACKER_VCC_NET
.sym 11419 rvsoc.data_wst[3]
.sym 11421 $PACKER_VCC_NET
.sym 11437 rvsoc.cpu0.D_rd[17]
.sym 11445 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 11448 rvsoc.cpu0.D_rd[16]
.sym 11494 rvsoc.cpu0.D_rd[16]
.sym 11497 rvsoc.cpu0.D_rd[17]
.sym 11513 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 11514 rvsoc.clka
.sym 11515 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$35817[0]_$glb_sr
.sym 11516 rvsoc.cpu0.D_rd[26]
.sym 11517 rvsoc.cpu0.D_rd[29]
.sym 11518 rvsoc.cpu0.D_rd[30]
.sym 11519 $abc$63009$new_ys__n40_inv_
.sym 11520 rvsoc.cpu0.D_rd[24]
.sym 11521 rvsoc.cpu0.D_rd[28]
.sym 11522 $abc$63009$new_ys__n286_inv_
.sym 11523 rvsoc.cpu0.D_rd[31]
.sym 11526 rvsoc.cpu0.D_insn[16]
.sym 11529 rvsoc.dram.adrs[13]
.sym 11531 rvsoc.mem_vdata[1][8]
.sym 11533 rvsoc.dram.adrs[0]
.sym 11536 rvsoc.mem_vdata[1][9]
.sym 11546 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 11560 rvsoc.cpu0.D_rd[17]
.sym 11561 $PACKER_GND_NET
.sym 11563 $PACKER_GND_NET
.sym 11569 rvsoc.cpu0.D_rd[18]
.sym 11572 rvsoc.cpu0.D_rd[19]
.sym 11575 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 11579 rvsoc.cpu0.D_rd[16]
.sym 11596 rvsoc.cpu0.D_rd[17]
.sym 11597 rvsoc.cpu0.D_rd[16]
.sym 11598 rvsoc.cpu0.D_rd[18]
.sym 11599 rvsoc.cpu0.D_rd[19]
.sym 11611 $PACKER_GND_NET
.sym 11616 $PACKER_GND_NET
.sym 11628 $PACKER_GND_NET
.sym 11635 $PACKER_GND_NET
.sym 11636 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 11637 rvsoc.clka
.sym 11639 rvsoc.cpu0.D_rd[6]
.sym 11640 rvsoc.cpu0.D_rd[21]
.sym 11641 $abc$63009$new_ys__n284_inv_
.sym 11642 rvsoc.cpu0.D_rd[22]
.sym 11643 rvsoc.cpu0.D_rd[20]
.sym 11644 rvsoc.cpu0.D_rd[5]
.sym 11645 $abc$63009$new_ys__n218_inv_
.sym 11646 rvsoc.cpu0.D_rd[23]
.sym 11651 rvsoc.mem_vdata[1][22]
.sym 11653 rvsoc.dram.adrs[12]
.sym 11658 rvsoc.dram.adrs[6]
.sym 11659 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 11660 rvsoc.dram.adrs[13]
.sym 11664 rvsoc.data_wdata[30]
.sym 11670 $PACKER_VCC_NET
.sym 11682 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 11693 rvsoc.cpu0.E_rd[21]
.sym 11697 rvsoc.cpu0.E_rd[23]
.sym 11703 rvsoc.cpu0.D_rd[23]
.sym 11704 rvsoc.cpu0.E_rd[20]
.sym 11705 rvsoc.cpu0.D_rd[21]
.sym 11707 rvsoc.cpu0.D_rd[22]
.sym 11708 rvsoc.cpu0.D_rd[20]
.sym 11711 rvsoc.cpu0.E_rd[22]
.sym 11714 rvsoc.cpu0.D_rd[20]
.sym 11721 rvsoc.cpu0.D_rd[23]
.sym 11731 rvsoc.cpu0.E_rd[20]
.sym 11732 rvsoc.cpu0.E_rd[22]
.sym 11733 rvsoc.cpu0.E_rd[23]
.sym 11734 rvsoc.cpu0.E_rd[21]
.sym 11744 rvsoc.cpu0.D_rd[21]
.sym 11758 rvsoc.cpu0.D_rd[22]
.sym 11759 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 11760 rvsoc.clka
.sym 11761 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$35817[0]_$glb_sr
.sym 11763 $abc$63009$new_ys__n2810_
.sym 11764 $abc$63009$new_ys__n2808_
.sym 11765 rvsoc.cpu0.F_insn_typ[14]
.sym 11766 $abc$63009$new_ys__n2809_
.sym 11772 rvsoc.cpu0.sysregs[0][29]
.sym 11773 rvsoc.cpu0.D_sysidx[1]
.sym 11775 rvsoc.cpu0.D_insn_typ[8]
.sym 11779 rvsoc.cpu0.D_insn_typ[12]
.sym 11780 rvsoc.mem_vdata[1][30]
.sym 11781 $PACKER_GND_NET
.sym 11791 $abc$63009$new_n2970_
.sym 11792 $abc$63009$new_n2940_
.sym 11805 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 11806 rvsoc.cpu0.D_rd[7]
.sym 11811 rvsoc.cpu0.D_rd[6]
.sym 11816 rvsoc.cpu0.D_rd[5]
.sym 11842 rvsoc.cpu0.D_rd[7]
.sym 11854 rvsoc.cpu0.D_rd[6]
.sym 11872 rvsoc.cpu0.D_rd[5]
.sym 11878 rvsoc.cpu0.D_rd[7]
.sym 11879 rvsoc.cpu0.D_rd[5]
.sym 11880 rvsoc.cpu0.D_rd[6]
.sym 11882 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 11883 rvsoc.clka
.sym 11884 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$35817[0]_$glb_sr
.sym 11885 $abc$63009$new_n2945_
.sym 11886 $abc$63009$new_n2939_
.sym 11887 $abc$63009$new_n2968_
.sym 11888 rvsoc.cpu0.E_insn[20]
.sym 11889 $abc$63009$new_ys__n2825_
.sym 11890 $abc$63009$new_n2958_
.sym 11891 rvsoc.cpu0.E_insn[28]
.sym 11892 $abc$63009$new_n2960_
.sym 11893 rvsoc.cpu0.D_insn_typ[3]
.sym 11899 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 11900 $abc$63009$new_ys__n11180_inv_
.sym 11901 $abc$63009$new_ys__n2493_inv_
.sym 11910 rvsoc.cpu0.F_insn_typ[2]
.sym 11914 $PACKER_VCC_NET
.sym 11916 rvsoc.cpu0.D_insn_typ[10]
.sym 11918 $abc$63009$new_n2965_
.sym 11927 rvsoc.cpu0.E_rd[7]
.sym 11929 rvsoc.cpu0.E_rd[6]
.sym 11932 rvsoc.cpu0.E_rd[5]
.sym 11937 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 11942 $PACKER_GND_NET
.sym 11972 rvsoc.cpu0.E_rd[7]
.sym 11973 rvsoc.cpu0.E_rd[5]
.sym 11974 rvsoc.cpu0.E_rd[6]
.sym 11983 $PACKER_GND_NET
.sym 12005 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 12006 rvsoc.clkn
.sym 12008 $abc$63009$new_ys__n141_inv_
.sym 12009 $abc$63009$new_n2964_
.sym 12010 $abc$63009$new_n2970_
.sym 12011 $abc$63009$new_n2930_
.sym 12012 $abc$63009$new_n2969_
.sym 12013 $abc$63009$new_n2959_
.sym 12014 $abc$63009$new_n2954_
.sym 12015 $abc$63009$new_n2941_
.sym 12016 rvsoc.mem_vdata[3][31]
.sym 12017 rvsoc.cpu0.D_insn[10]
.sym 12018 rvsoc.cpu0.sysregs[0][28]
.sym 12019 rvsoc.cpu0.D_actv_pc[12]
.sym 12020 rvsoc.cpu0.D_rd[1]
.sym 12022 rvsoc.cpu0.D_rd[0]
.sym 12024 rvsoc.cpu0.D_rd[2]
.sym 12026 rvsoc.cpu0.D_insn_typ[4]
.sym 12027 $abc$63009$new_ys__n2807_
.sym 12030 $abc$63009$new_ys__n2341_inv_
.sym 12032 rvsoc.cpu0.F_insn[30]
.sym 12036 rvsoc.cpu0.E_rd[2]
.sym 12037 rvsoc.data_wdata[7]
.sym 12038 $abc$63009$new_ys__n2347_inv_
.sym 12041 rvsoc.cpu0.D_insn_typ[4]
.sym 12043 $abc$63009$new_n2885_
.sym 12051 $abc$63009$new_n2921_
.sym 12057 rvsoc.cpu0.D_rd[4]
.sym 12061 rvsoc.cpu0.E_rd[1]
.sym 12064 rvsoc.cpu0.E_rd[0]
.sym 12065 rvsoc.cpu0.D_rd[3]
.sym 12066 rvsoc.cpu0.D_rd[0]
.sym 12067 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 12070 rvsoc.cpu0.D_rd[1]
.sym 12073 rvsoc.cpu0.E_rd[3]
.sym 12075 $abc$63009$new_n2922_
.sym 12078 rvsoc.cpu0.E_rd[4]
.sym 12079 rvsoc.cpu0.E_rd[2]
.sym 12080 rvsoc.cpu0.D_rd[2]
.sym 12084 rvsoc.cpu0.D_rd[3]
.sym 12095 rvsoc.cpu0.E_rd[2]
.sym 12096 rvsoc.cpu0.E_rd[4]
.sym 12097 rvsoc.cpu0.E_rd[3]
.sym 12100 rvsoc.cpu0.E_rd[1]
.sym 12101 rvsoc.cpu0.E_rd[0]
.sym 12102 $abc$63009$new_n2922_
.sym 12103 $abc$63009$new_n2921_
.sym 12109 rvsoc.cpu0.D_rd[1]
.sym 12114 rvsoc.cpu0.D_rd[4]
.sym 12118 rvsoc.cpu0.D_rd[2]
.sym 12124 rvsoc.cpu0.D_rd[0]
.sym 12128 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 12129 rvsoc.clka
.sym 12130 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$35817[0]_$glb_sr
.sym 12132 $abc$63009$new_ys__n128_inv_
.sym 12133 $abc$63009$new_n2956_
.sym 12134 $abc$63009$new_n2931_
.sym 12135 $abc$63009$new_n2965_
.sym 12136 rvsoc.cpu0.F_next_pc[2]
.sym 12137 rvsoc.cpu0.F_next_pc[3]
.sym 12138 $abc$63009$new_ys__n118_inv_
.sym 12139 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[2]
.sym 12140 rvsoc.cpu0.sys_mcause[27]
.sym 12142 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][6]
.sym 12143 rvsoc.eram.adrs[5]
.sym 12146 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$53677[0]
.sym 12150 rvsoc.cpu0.D_insn_typ[8]
.sym 12151 rvsoc.cpu0.F_insn[22]
.sym 12152 rvsoc.eram.adrs[3]
.sym 12153 rvsoc.cpu0.F_insn[18]
.sym 12154 rvsoc.cpu0.D_insn_typ[10]
.sym 12155 rvsoc.cpu0.F_actv_pc[12]
.sym 12157 rvsoc.cpu0.sysregs[3][11]
.sym 12158 rvsoc.cpu0.D_insn_typ[5]
.sym 12159 $abc$63009$auto$rtlil.cc:1819:NotGate$62793
.sym 12160 rvsoc.cpu0.F_next_pc[3]
.sym 12162 rvsoc.code_adrs[12]
.sym 12163 rvsoc.data_wdata[30]
.sym 12164 rvsoc.cpu0.D_insn[23]
.sym 12166 rvsoc.cpu0.F_insn[21]
.sym 12178 rvsoc.code_adrs[12]
.sym 12190 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 12229 rvsoc.code_adrs[12]
.sym 12251 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 12252 rvsoc.clka
.sym 12256 $abc$63009$new_n5964_
.sym 12257 $abc$63009$new_ys__n6056_
.sym 12258 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][11]
.sym 12259 rvsoc.uart0.div[4]
.sym 12260 rvsoc.uart0.div[19]
.sym 12261 $abc$63009$new_n2862_
.sym 12262 $abc$63009$new_n4897_
.sym 12263 rvsoc.cpu0.F_next_pc[2]
.sym 12264 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][2]
.sym 12265 $abc$63009$new_n4897_
.sym 12267 $PACKER_VCC_NET
.sym 12269 $abc$63009$new_ys__n37_inv_
.sym 12270 rvsoc.cpu0.F_insn[24]
.sym 12271 $abc$63009$auto$simplemap.cc:309:simplemap_lut$30116[0]
.sym 12272 rvsoc.data_adrs[3]
.sym 12273 $PACKER_GND_NET
.sym 12275 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[4]
.sym 12277 rvsoc.resetn
.sym 12279 $abc$63009$new_ys__n6059_inv_
.sym 12280 rvsoc.cpu0.F_insn[23]
.sym 12281 $abc$63009$auto$rtlil.cc:1819:NotGate$62435
.sym 12282 $abc$63009$new_ys__n12147_inv_
.sym 12283 rvsoc.cpu0.D_actv_pc[12]
.sym 12285 rvsoc.spi0.status[21]
.sym 12286 $abc$63009$auto$rtlil.cc:1712:And$3922[25]
.sym 12288 $abc$63009$auto$rtlil.cc:1712:And$3922[24]
.sym 12295 rvsoc.cpu0.sysregs[2][3]
.sym 12297 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 12300 rvsoc.cpu0.sysregs[0][3]
.sym 12306 rvsoc.cpu0.F_insn[23]
.sym 12311 rvsoc.cpu0.F_insn[18]
.sym 12325 rvsoc.cpu0.F_insn[16]
.sym 12342 rvsoc.cpu0.F_insn[23]
.sym 12349 rvsoc.cpu0.F_insn[18]
.sym 12358 rvsoc.cpu0.F_insn[16]
.sym 12370 rvsoc.cpu0.sysregs[0][3]
.sym 12371 rvsoc.cpu0.sysregs[2][3]
.sym 12374 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 12375 rvsoc.clka
.sym 12376 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$32054[1]_$glb_sr
.sym 12377 $abc$63009$new_ys__n6036_inv_
.sym 12378 rvsoc.cpu0.sysregs[0][5]
.sym 12379 $abc$63009$new_ys__n6037_inv_
.sym 12380 rvsoc.cpu0.sysregs[0][4]
.sym 12381 $abc$63009$new_ys__n1790_
.sym 12382 rvsoc.cpu0.sysregs[0][18]
.sym 12383 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][4]
.sym 12384 rvsoc.cpu0.sysregs[0][16]
.sym 12385 rvsoc.data_wdata[4]
.sym 12388 rvsoc.data_wdata[4]
.sym 12389 rvsoc.cpu0.D_insn[21]
.sym 12390 rvsoc.uart0.div[19]
.sym 12392 $abc$63009$auto$rtlil.cc:1712:And$3922[20]
.sym 12394 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 12395 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[2]
.sym 12396 rvsoc.cpu0.sysregs[0][10]
.sym 12397 rvsoc.data_wdata[23]
.sym 12398 rvsoc.data_wdata[11]
.sym 12401 rvsoc.cpu0.D_sysidx[1]
.sym 12402 $PACKER_VCC_NET
.sym 12403 $abc$63009$auto$rtlil.cc:1819:NotGate$62793
.sym 12404 rvsoc.cpu0.D_insn[18]
.sym 12405 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 12406 rvsoc.cpu0.sysregs[0][1]
.sym 12407 rvsoc.uart0.div[4]
.sym 12408 rvsoc.cpu0.D_insn_typ[10]
.sym 12409 rvsoc.cpu0.D_insn_typ[10]
.sym 12410 rvsoc.cpu0.F_insn_typ[2]
.sym 12411 rvsoc.cpu0.F_insn[16]
.sym 12412 rvsoc.cpu0.D_sysidx[0]
.sym 12418 rvsoc.cpu0.sysregs[3][12]
.sym 12419 rvsoc.cpu0.sysregs[1][6]
.sym 12420 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 12425 $abc$63009$new_ys__n6039_inv_
.sym 12426 rvsoc.cpu0.sysregs[3][6]
.sym 12427 rvsoc.cpu0.F_actv_pc[12]
.sym 12428 rvsoc.cpu0.sysregs[0][12]
.sym 12430 rvsoc.cpu0.sysregs[1][12]
.sym 12431 $abc$63009$new_ys__n6040_inv_
.sym 12432 rvsoc.cpu0.D_insn_typ[10]
.sym 12434 rvsoc.cpu0.sysregs[0][6]
.sym 12435 rvsoc.cpu0.sysregs[0][5]
.sym 12438 rvsoc.cpu0.D_sysidx[1]
.sym 12440 rvsoc.cpu0.sysregs[2][5]
.sym 12441 rvsoc.cpu0.sysregs[2][12]
.sym 12443 $abc$63009$new_n5885_
.sym 12444 rvsoc.cpu0.D_sysidx[0]
.sym 12449 rvsoc.cpu0.sysregs[2][6]
.sym 12451 rvsoc.cpu0.F_actv_pc[12]
.sym 12457 rvsoc.cpu0.D_sysidx[0]
.sym 12458 rvsoc.cpu0.sysregs[3][12]
.sym 12459 rvsoc.cpu0.sysregs[2][12]
.sym 12460 rvsoc.cpu0.D_sysidx[1]
.sym 12464 rvsoc.cpu0.sysregs[0][5]
.sym 12465 rvsoc.cpu0.sysregs[2][5]
.sym 12469 rvsoc.cpu0.D_insn_typ[10]
.sym 12470 rvsoc.cpu0.D_sysidx[1]
.sym 12471 $abc$63009$new_ys__n6039_inv_
.sym 12472 $abc$63009$new_ys__n6040_inv_
.sym 12481 rvsoc.cpu0.D_sysidx[0]
.sym 12483 rvsoc.cpu0.sysregs[3][6]
.sym 12484 rvsoc.cpu0.sysregs[2][6]
.sym 12487 rvsoc.cpu0.D_sysidx[1]
.sym 12488 rvsoc.cpu0.sysregs[0][12]
.sym 12489 $abc$63009$new_n5885_
.sym 12490 rvsoc.cpu0.sysregs[1][12]
.sym 12493 rvsoc.cpu0.sysregs[1][6]
.sym 12494 rvsoc.cpu0.sysregs[0][6]
.sym 12495 rvsoc.cpu0.D_sysidx[0]
.sym 12497 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 12498 rvsoc.clka
.sym 12500 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59678
.sym 12501 rvsoc.cpu0.sysregs[0][22]
.sym 12502 rvsoc.cpu0.sysregs[0][30]
.sym 12503 rvsoc.cpu0.sysregs[0][24]
.sym 12504 $abc$63009$new_ys__n6027_inv_
.sym 12505 rvsoc.cpu0.sysregs[0][0]
.sym 12506 rvsoc.cpu0.sysregs[0][2]
.sym 12507 $abc$63009$auto$rtlil.cc:1819:NotGate$62793
.sym 12508 $abc$63009$new_ys__n12436_inv_
.sym 12509 rvsoc.cpu0.sysregs[1][16]
.sym 12510 $abc$63009$new_ys__n6110_
.sym 12511 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][14]
.sym 12512 rvsoc.cpu0.D_actv_pc[12]
.sym 12513 rvsoc.cpu0.sysregs[2][22]
.sym 12516 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][18]
.sym 12517 $abc$63009$new_ys__n1997_
.sym 12518 rvsoc.cpu0.D_sysidx[1]
.sym 12520 rvsoc.cpu0.E_sysidx[1]
.sym 12522 rvsoc.cpu0.sysregs[3][18]
.sym 12523 rvsoc.cpu0.sysregs[2][23]
.sym 12524 rvsoc.cpu0.F_insn[29]
.sym 12525 rvsoc.cpu0.E_sysidx[0]
.sym 12526 rvsoc.cpu0.sysregs[2][5]
.sym 12527 $abc$63009$new_n2885_
.sym 12528 rvsoc.cpu0.E_rd[2]
.sym 12529 $abc$63009$new_ys__n2828_
.sym 12530 rvsoc.cpu0.sysregs[0][28]
.sym 12531 rvsoc.cpu0.F_insn[26]
.sym 12532 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][4]
.sym 12533 rvsoc.cpu0.D_insn_typ[4]
.sym 12534 rvsoc.cpu0.F_insn[31]
.sym 12535 rvsoc.cpu0.F_insn[30]
.sym 12542 $abc$63009$auto$rtlil.cc:1712:And$3922[28]
.sym 12543 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59678
.sym 12546 rvsoc.cpu0.sysregs[1][29]
.sym 12553 $abc$63009$new_n5934_
.sym 12554 $abc$63009$auto$rtlil.cc:1819:NotGate$62793
.sym 12556 rvsoc.cpu0.D_sysidx[0]
.sym 12557 rvsoc.cpu0.sysregs[2][2]
.sym 12559 $abc$63009$auto$rtlil.cc:1712:And$3922[1]
.sym 12561 rvsoc.cpu0.D_sysidx[1]
.sym 12564 $abc$63009$auto$rtlil.cc:1712:And$3922[13]
.sym 12565 rvsoc.cpu0.sysregs[3][29]
.sym 12567 rvsoc.cpu0.sysregs[2][29]
.sym 12569 $abc$63009$auto$rtlil.cc:1712:And$3922[12]
.sym 12570 rvsoc.cpu0.sysregs[0][29]
.sym 12571 rvsoc.cpu0.sysregs[0][2]
.sym 12572 $abc$63009$auto$rtlil.cc:1712:And$3922[29]
.sym 12576 $abc$63009$auto$rtlil.cc:1712:And$3922[1]
.sym 12581 rvsoc.cpu0.sysregs[2][2]
.sym 12582 rvsoc.cpu0.sysregs[0][2]
.sym 12589 $abc$63009$auto$rtlil.cc:1712:And$3922[12]
.sym 12592 $abc$63009$new_n5934_
.sym 12593 rvsoc.cpu0.D_sysidx[1]
.sym 12594 rvsoc.cpu0.sysregs[1][29]
.sym 12595 rvsoc.cpu0.sysregs[0][29]
.sym 12598 rvsoc.cpu0.D_sysidx[1]
.sym 12599 rvsoc.cpu0.sysregs[3][29]
.sym 12600 rvsoc.cpu0.D_sysidx[0]
.sym 12601 rvsoc.cpu0.sysregs[2][29]
.sym 12607 $abc$63009$auto$rtlil.cc:1712:And$3922[29]
.sym 12613 $abc$63009$auto$rtlil.cc:1712:And$3922[13]
.sym 12618 $abc$63009$auto$rtlil.cc:1712:And$3922[28]
.sym 12620 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59678
.sym 12621 rvsoc.clka
.sym 12622 $abc$63009$auto$rtlil.cc:1819:NotGate$62793
.sym 12623 rvsoc.cpu0.sysregs[2][2]
.sym 12624 rvsoc.cpu0.sysregs[2][4]
.sym 12625 $abc$63009$new_ys__n6028_inv_
.sym 12626 rvsoc.cpu0.sysregs[2][9]
.sym 12627 $abc$63009$auto$rtlil.cc:1712:And$3922[12]
.sym 12628 rvsoc.cpu0.sysregs[2][11]
.sym 12629 $abc$63009$new_ys__n1829_
.sym 12630 rvsoc.cpu0.sysregs[2][5]
.sym 12633 rvsoc.cpu0.sysregs[0][26]
.sym 12634 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][10]
.sym 12635 rvsoc.data_wdata[2]
.sym 12636 $abc$63009$auto$rtlil.cc:1712:And$3922[28]
.sym 12637 rvsoc.uart0.rx_bitcnt[2]
.sym 12638 rvsoc.data_wdata[22]
.sym 12639 $abc$63009$new_ys__n2296_
.sym 12640 $abc$63009$new_n3427_
.sym 12641 rvsoc.cpu0.sysregs[1][12]
.sym 12642 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59678
.sym 12643 $abc$63009$auto$rtlil.cc:1712:And$3922[28]
.sym 12644 rvsoc.cpu0.sysregs[3][7]
.sym 12645 rvsoc.cpu0.sysregs[1][30]
.sym 12646 rvsoc.uart0.rx_bitcnt[3]
.sym 12647 rvsoc.cpu0.E_op1[31]
.sym 12648 rvsoc.cpu0.E_op1[1]
.sym 12649 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[1]
.sym 12650 $abc$63009$auto$rtlil.cc:1712:And$3922[13]
.sym 12651 rvsoc.cpu0.D_insn_typ[5]
.sym 12652 $abc$63009$auto$rtlil.cc:1712:And$3922[16]
.sym 12653 rvsoc.cpu0.F_insn[21]
.sym 12654 rvsoc.data_wdata[30]
.sym 12655 rvsoc.cpu0.F_insn[28]
.sym 12656 rvsoc.data_wdata[29]
.sym 12657 $abc$63009$auto$rtlil.cc:1819:NotGate$62793
.sym 12658 $PACKER_VCC_NET
.sym 12679 $abc$63009$auto$rtlil.cc:1712:And$3922[9]
.sym 12680 $abc$63009$auto$rtlil.cc:1712:And$3922[7]
.sym 12682 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59678
.sym 12683 $abc$63009$auto$rtlil.cc:1712:And$3922[27]
.sym 12684 $abc$63009$auto$rtlil.cc:1712:And$3922[6]
.sym 12685 $abc$63009$auto$rtlil.cc:1712:And$3922[15]
.sym 12689 $abc$63009$auto$rtlil.cc:1712:And$3922[26]
.sym 12691 $abc$63009$auto$rtlil.cc:1712:And$3922[25]
.sym 12693 $abc$63009$auto$rtlil.cc:1819:NotGate$62793
.sym 12694 $abc$63009$auto$rtlil.cc:1712:And$3922[31]
.sym 12699 $abc$63009$auto$rtlil.cc:1712:And$3922[25]
.sym 12704 $abc$63009$auto$rtlil.cc:1712:And$3922[7]
.sym 12711 $abc$63009$auto$rtlil.cc:1712:And$3922[9]
.sym 12718 $abc$63009$auto$rtlil.cc:1712:And$3922[26]
.sym 12721 $abc$63009$auto$rtlil.cc:1712:And$3922[6]
.sym 12727 $abc$63009$auto$rtlil.cc:1712:And$3922[15]
.sym 12736 $abc$63009$auto$rtlil.cc:1712:And$3922[27]
.sym 12739 $abc$63009$auto$rtlil.cc:1712:And$3922[31]
.sym 12743 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59678
.sym 12744 rvsoc.clka
.sym 12745 $abc$63009$auto$rtlil.cc:1819:NotGate$62793
.sym 12746 $abc$63009$auto$rtlil.cc:1712:And$3922[7]
.sym 12747 rvsoc.cpu0.sysregs[2][31]
.sym 12748 rvsoc.cpu0.F_insn[28]
.sym 12749 $abc$63009$auto$rtlil.cc:1712:And$3922[27]
.sym 12750 $abc$63009$auto$rtlil.cc:1712:And$3922[6]
.sym 12751 $abc$63009$auto$rtlil.cc:1712:And$3922[15]
.sym 12752 $abc$63009$auto$rtlil.cc:1712:And$3922[31]
.sym 12753 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 12755 $abc$63009$new_n3499_
.sym 12756 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][2]
.sym 12757 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][5]
.sym 12758 rvsoc.cpu0.sysregs[0][25]
.sym 12759 $abc$63009$new_ys__n1829_
.sym 12760 rvsoc.cpu0.F_insn[24]
.sym 12761 rvsoc.cpu0.D_sysidx[0]
.sym 12762 $PACKER_GND_NET
.sym 12764 rvsoc.cpu0.sysregs[0][9]
.sym 12765 rvsoc.cpu0.sysregs[3][15]
.sym 12766 rvsoc.cpu0.sysregs[0][26]
.sym 12767 $PACKER_VCC_NET
.sym 12768 rvsoc.cpu0.sysregs[0][14]
.sym 12770 rvsoc.cpu0.sysregs[1][20]
.sym 12771 rvsoc.cpu0.sysregs[3][2]
.sym 12772 $abc$63009$auto$rtlil.cc:1712:And$3922[24]
.sym 12773 $abc$63009$auto$rtlil.cc:1819:NotGate$62435
.sym 12774 $abc$63009$new_ys__n12147_inv_
.sym 12775 $abc$63009$auto$rtlil.cc:1712:And$3922[26]
.sym 12776 $abc$63009$new_ys__n6068_
.sym 12777 $abc$63009$auto$rtlil.cc:1712:And$3922[25]
.sym 12778 rvsoc.cpu0.sysregs[3][28]
.sym 12779 $abc$63009$new_ys__n6059_inv_
.sym 12780 rvsoc.cpu0.E_op1[12]
.sym 12781 rvsoc.spi0.status[21]
.sym 12789 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$60254
.sym 12791 $abc$63009$auto$rtlil.cc:1712:And$3922[12]
.sym 12792 rvsoc.cpu0.sysregs[0][15]
.sym 12793 rvsoc.cpu0.sysregs[1][15]
.sym 12796 rvsoc.cpu0.sysregs[2][6]
.sym 12799 rvsoc.cpu0.sysregs[0][6]
.sym 12800 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 12803 rvsoc.resetn
.sym 12806 rvsoc.cpu0.D_sysidx[0]
.sym 12807 rvsoc.cpu0.D_sysidx[1]
.sym 12808 $abc$63009$auto$rtlil.cc:1712:And$3922[15]
.sym 12810 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 12811 $abc$63009$new_n5894_
.sym 12815 $abc$63009$auto$rtlil.cc:1712:And$3922[6]
.sym 12816 rvsoc.cpu0.sysregs[2][15]
.sym 12817 rvsoc.cpu0.sysregs[3][15]
.sym 12820 $abc$63009$auto$rtlil.cc:1712:And$3922[12]
.sym 12828 $abc$63009$auto$rtlil.cc:1712:And$3922[6]
.sym 12834 rvsoc.resetn
.sym 12835 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 12838 rvsoc.cpu0.sysregs[0][15]
.sym 12839 rvsoc.cpu0.sysregs[2][15]
.sym 12844 rvsoc.cpu0.D_sysidx[1]
.sym 12845 rvsoc.cpu0.D_sysidx[0]
.sym 12846 rvsoc.cpu0.sysregs[2][15]
.sym 12847 rvsoc.cpu0.sysregs[3][15]
.sym 12852 $abc$63009$auto$rtlil.cc:1712:And$3922[15]
.sym 12856 rvsoc.cpu0.sysregs[2][6]
.sym 12859 rvsoc.cpu0.sysregs[0][6]
.sym 12862 $abc$63009$new_n5894_
.sym 12863 rvsoc.cpu0.sysregs[1][15]
.sym 12864 rvsoc.cpu0.sysregs[0][15]
.sym 12865 rvsoc.cpu0.D_sysidx[1]
.sym 12866 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$60254
.sym 12867 rvsoc.clka
.sym 12868 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 12869 rvsoc.cpu0.sysregs[2][0]
.sym 12870 $abc$63009$auto$rtlil.cc:1712:And$3922[13]
.sym 12871 $abc$63009$auto$rtlil.cc:1712:And$3922[16]
.sym 12872 rvsoc.cpu0.sysregs[2][10]
.sym 12873 rvsoc.cpu0.sysregs[2][8]
.sym 12874 $abc$63009$auto$rtlil.cc:1712:And$3922[18]
.sym 12875 rvsoc.cpu0.sysregs[2][14]
.sym 12876 $abc$63009$auto$rtlil.cc:1712:And$3922[1]
.sym 12877 rvsoc.cpu0.E_op1[8]
.sym 12879 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][13]
.sym 12881 rvsoc.data_wdata[11]
.sym 12882 $abc$63009$auto$rtlil.cc:1712:And$3922[20]
.sym 12883 $abc$63009$auto$rtlil.cc:1712:And$3922[9]
.sym 12884 $abc$63009$auto$rtlil.cc:1712:And$3922[27]
.sym 12885 rvsoc.cpu0.sysregs[1][7]
.sym 12886 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 12887 rvsoc.data_wdata[8]
.sym 12888 $abc$63009$new_ys__n1934_
.sym 12889 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][15]
.sym 12890 rvsoc.cpu0.sysregs[2][31]
.sym 12892 rvsoc.data_wdata[10]
.sym 12893 rvsoc.cpu0.D_sysidx[1]
.sym 12894 rvsoc.data_wdata[26]
.sym 12895 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][17]
.sym 12896 rvsoc.cpu0.D_insn_typ[10]
.sym 12897 rvsoc.cpu0.D_insn[18]
.sym 12898 rvsoc.cpu0.F_insn_typ[2]
.sym 12899 rvsoc.cpu0.D_sysidx[0]
.sym 12900 rvsoc.cpu0.E_op1[27]
.sym 12901 $abc$63009$auto$rtlil.cc:1712:And$3922[26]
.sym 12902 rvsoc.cpu0.sysregs[2][0]
.sym 12903 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 12904 rvsoc.cpu0.sysregs[3][25]
.sym 12911 rvsoc.cpu0.D_insn_typ[10]
.sym 12912 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$60254
.sym 12914 $abc$63009$new_ys__n6060_inv_
.sym 12918 rvsoc.cpu0.D_sysidx[1]
.sym 12919 rvsoc.cpu0.sysregs[0][13]
.sym 12922 $abc$63009$new_n4331_
.sym 12925 $abc$63009$new_ys__n6061_inv_
.sym 12926 $abc$63009$new_n4335_
.sym 12927 $abc$63009$auto$rtlil.cc:1712:And$3922[13]
.sym 12928 $abc$63009$new_n4334_
.sym 12929 rvsoc.cpu0.sysregs[1][13]
.sym 12930 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 12932 rvsoc.cpu0.sysregs[2][14]
.sym 12934 rvsoc.cpu0.sysregs[0][14]
.sym 12935 rvsoc.cpu0.sysregs[2][13]
.sym 12938 rvsoc.cpu0.sysregs[3][13]
.sym 12940 rvsoc.cpu0.D_sysidx[0]
.sym 12941 $abc$63009$auto$rtlil.cc:1712:And$3922[1]
.sym 12944 rvsoc.cpu0.sysregs[0][14]
.sym 12945 rvsoc.cpu0.sysregs[2][14]
.sym 12951 $abc$63009$auto$rtlil.cc:1712:And$3922[13]
.sym 12955 $abc$63009$auto$rtlil.cc:1712:And$3922[1]
.sym 12962 rvsoc.cpu0.sysregs[0][13]
.sym 12964 rvsoc.cpu0.sysregs[2][13]
.sym 12967 rvsoc.cpu0.sysregs[0][13]
.sym 12968 rvsoc.cpu0.D_sysidx[0]
.sym 12970 rvsoc.cpu0.sysregs[1][13]
.sym 12973 rvsoc.cpu0.D_sysidx[1]
.sym 12974 $abc$63009$new_ys__n6060_inv_
.sym 12975 rvsoc.cpu0.D_insn_typ[10]
.sym 12976 $abc$63009$new_ys__n6061_inv_
.sym 12979 $abc$63009$new_n4335_
.sym 12980 rvsoc.cpu0.D_insn_typ[10]
.sym 12981 $abc$63009$new_n4334_
.sym 12982 $abc$63009$new_n4331_
.sym 12985 rvsoc.cpu0.D_sysidx[0]
.sym 12987 rvsoc.cpu0.sysregs[3][13]
.sym 12988 rvsoc.cpu0.sysregs[2][13]
.sym 12989 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$60254
.sym 12990 rvsoc.clka
.sym 12991 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 12992 rvsoc.cpu0.sysregs[2][24]
.sym 12993 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][8]
.sym 12994 $abc$63009$auto$rtlil.cc:1712:And$3922[26]
.sym 12995 $abc$63009$auto$rtlil.cc:1712:And$3922[25]
.sym 12996 rvsoc.cpu0.sysregs[2][30]
.sym 12997 $abc$63009$auto$rtlil.cc:1712:And$3922[29]
.sym 12998 $abc$63009$auto$rtlil.cc:1712:And$3922[28]
.sym 12999 $abc$63009$auto$rtlil.cc:1712:And$3922[30]
.sym 13000 $abc$63009$new_ys__n6023_
.sym 13001 rvsoc.cpu0.D_insn[16]
.sym 13004 rvsoc.cpu0.E_op1[18]
.sym 13005 rvsoc.cpu0.D_sysidx[1]
.sym 13006 $abc$63009$new_ys__n1682_
.sym 13007 rvsoc.data_wdata[18]
.sym 13008 rvsoc.cpu0.D_insn[18]
.sym 13009 rvsoc.cpu0.sysregs[2][23]
.sym 13010 rvsoc.cpu0.sysregs[2][1]
.sym 13011 rvsoc.cpu0.sysregs[0][27]
.sym 13012 $abc$63009$new_n3748_
.sym 13013 rvsoc.uart0.div[9]
.sym 13014 rvsoc.cpu0.D_sysidx[1]
.sym 13015 rvsoc.cpu0.D_insn_typ[10]
.sym 13016 rvsoc.cpu0.E_rd[2]
.sym 13017 $abc$63009$new_ys__n2828_
.sym 13018 rvsoc.cpu0.sysregs[0][28]
.sym 13019 rvsoc.cpu0.F_insn[30]
.sym 13020 rvsoc.cpu0.E_op1[15]
.sym 13021 rvsoc.cpu0.F_insn[29]
.sym 13022 rvsoc.cpu0.F_insn[31]
.sym 13023 rvsoc.cpu0.F_insn[26]
.sym 13024 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][4]
.sym 13025 $abc$63009$new_n4330_
.sym 13026 $abc$63009$new_n2885_
.sym 13027 rvsoc.cpu0.E_op1[16]
.sym 13033 rvsoc.cpu0.sysregs[0][1]
.sym 13035 rvsoc.cpu0.sysregs[2][1]
.sym 13036 rvsoc.cpu0.sysregs[0][31]
.sym 13044 rvsoc.cpu0.sysregs[2][10]
.sym 13049 rvsoc.cpu0.sysregs[0][10]
.sym 13050 rvsoc.cpu0.sysregs[2][29]
.sym 13051 $abc$63009$auto$rtlil.cc:1712:And$3922[26]
.sym 13052 $abc$63009$auto$rtlil.cc:1712:And$3922[25]
.sym 13053 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 13055 $abc$63009$auto$rtlil.cc:1712:And$3922[28]
.sym 13058 rvsoc.cpu0.sysregs[2][31]
.sym 13059 rvsoc.cpu0.sysregs[0][29]
.sym 13062 $abc$63009$auto$rtlil.cc:1712:And$3922[29]
.sym 13066 rvsoc.cpu0.sysregs[0][10]
.sym 13068 rvsoc.cpu0.sysregs[2][10]
.sym 13075 $abc$63009$auto$rtlil.cc:1712:And$3922[29]
.sym 13079 rvsoc.cpu0.sysregs[0][29]
.sym 13081 rvsoc.cpu0.sysregs[2][29]
.sym 13085 $abc$63009$auto$rtlil.cc:1712:And$3922[28]
.sym 13090 rvsoc.cpu0.sysregs[2][1]
.sym 13092 rvsoc.cpu0.sysregs[0][1]
.sym 13097 $abc$63009$auto$rtlil.cc:1712:And$3922[26]
.sym 13105 $abc$63009$auto$rtlil.cc:1712:And$3922[25]
.sym 13110 rvsoc.cpu0.sysregs[0][31]
.sym 13111 rvsoc.cpu0.sysregs[2][31]
.sym 13113 rvsoc.clka
.sym 13114 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 13115 $abc$63009$new_n5931_
.sym 13116 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][24]
.sym 13117 $abc$63009$new_n5923_
.sym 13118 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][30]
.sym 13119 $abc$63009$new_ys__n6107_
.sym 13120 $abc$63009$new_ys__n6098_
.sym 13121 rvsoc.cpu0.E_op1[1]
.sym 13122 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][0]
.sym 13123 rvsoc.cpu0.E_funct3[1]
.sym 13127 rvsoc.cpu0.D_sysidx[0]
.sym 13128 $abc$63009$auto$rtlil.cc:1712:And$3922[28]
.sym 13129 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][20]
.sym 13130 rvsoc.cpu0.sysregs[0][31]
.sym 13131 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][19]
.sym 13132 $abc$63009$new_ys__n4291_
.sym 13133 $abc$63009$new_ys__n562_
.sym 13134 rvsoc.cpu0.D_actv_pc[12]
.sym 13135 $abc$63009$new_ys__n2779_inv_
.sym 13136 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 13137 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][1]
.sym 13138 rvsoc.data_wdata[0]
.sym 13139 rvsoc.cpu0.E_op1[31]
.sym 13141 rvsoc.data_wdata[30]
.sym 13142 rvsoc.cpu0.E_op1[13]
.sym 13143 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 13144 rvsoc.cpu0.E_op1[1]
.sym 13146 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][0]
.sym 13147 rvsoc.cpu0.E_op1[14]
.sym 13148 rvsoc.data_wdata[29]
.sym 13149 rvsoc.cpu0.F_insn[21]
.sym 13150 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][27]
.sym 13156 rvsoc.cpu0.sysregs[0][25]
.sym 13158 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][7]
.sym 13159 $abc$63009$new_n3749_
.sym 13160 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][1]
.sym 13161 rvsoc.cpu0.sysregs[2][26]
.sym 13162 rvsoc.cpu0.sysregs[2][25]
.sym 13164 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][10]
.sym 13165 $abc$63009$new_ys__n10982_
.sym 13166 $abc$63009$new_n3772_
.sym 13167 rvsoc.cpu0.sysregs[2][28]
.sym 13168 rvsoc.cpu0.F_insn[20]
.sym 13174 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 13175 $abc$63009$new_n3759_
.sym 13177 rvsoc.cpu0.sysregs[0][28]
.sym 13178 $abc$63009$new_n3758_
.sym 13183 rvsoc.cpu0.F_insn[26]
.sym 13184 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][4]
.sym 13186 rvsoc.cpu0.sysregs[0][26]
.sym 13187 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][20]
.sym 13191 rvsoc.cpu0.F_insn[26]
.sym 13196 rvsoc.cpu0.sysregs[0][25]
.sym 13198 rvsoc.cpu0.sysregs[2][25]
.sym 13201 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][20]
.sym 13202 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][10]
.sym 13207 rvsoc.cpu0.F_insn[20]
.sym 13214 rvsoc.cpu0.sysregs[0][26]
.sym 13216 rvsoc.cpu0.sysregs[2][26]
.sym 13219 rvsoc.cpu0.sysregs[0][28]
.sym 13222 rvsoc.cpu0.sysregs[2][28]
.sym 13225 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][7]
.sym 13226 $abc$63009$new_n3759_
.sym 13227 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][1]
.sym 13228 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][4]
.sym 13231 $abc$63009$new_n3749_
.sym 13232 $abc$63009$new_n3758_
.sym 13233 $abc$63009$new_n3772_
.sym 13234 $abc$63009$new_ys__n10982_
.sym 13235 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 13236 rvsoc.clka
.sym 13238 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 13239 rvsoc.cpu0.F_insn[30]
.sym 13240 $abc$63009$new_n4329_
.sym 13241 rvsoc.cpu0.F_insn[21]
.sym 13242 $abc$63009$new_n3388_
.sym 13244 $abc$63009$new_ys__n2412_inv_
.sym 13245 $abc$63009$new_ys__n2411_inv_
.sym 13246 $abc$63009$new_n4709_
.sym 13247 $abc$63009$new_ys__n10982_
.sym 13249 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$41831
.sym 13250 rvsoc.cpu0.D_insn[24]
.sym 13252 rvsoc.cpu0.D_insn[16]
.sym 13253 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][30]
.sym 13255 rvsoc.cpu0.D_op2[8]
.sym 13258 $PACKER_VCC_NET
.sym 13259 $PACKER_VCC_NET
.sym 13263 $abc$63009$auto$rtlil.cc:1819:NotGate$62435
.sym 13264 rvsoc.cpu0.E_op1[12]
.sym 13265 rvsoc.cpu0.D_op1[1]
.sym 13266 rvsoc.cpu0.sysregs[3][28]
.sym 13267 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][26]
.sym 13268 $abc$63009$new_ys__n6098_
.sym 13269 $abc$63009$new_n4899_
.sym 13271 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][8]
.sym 13272 rvsoc.cpu0.D_op2[13]
.sym 13273 rvsoc.cpu0.F_insn[30]
.sym 13280 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][24]
.sym 13281 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][15]
.sym 13282 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][5]
.sym 13285 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][31]
.sym 13286 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][0]
.sym 13289 $abc$63009$new_n3750_
.sym 13290 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][13]
.sym 13291 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][12]
.sym 13292 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][28]
.sym 13293 $abc$63009$new_n3752_
.sym 13294 $abc$63009$new_n3757_
.sym 13295 $abc$63009$new_n3755_
.sym 13299 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][6]
.sym 13301 $abc$63009$new_n3756_
.sym 13302 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][3]
.sym 13303 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][19]
.sym 13304 $abc$63009$new_n3751_
.sym 13305 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][16]
.sym 13306 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][14]
.sym 13309 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][2]
.sym 13310 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][27]
.sym 13312 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][6]
.sym 13313 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][0]
.sym 13314 $abc$63009$new_n3756_
.sym 13315 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][5]
.sym 13318 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][19]
.sym 13319 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][28]
.sym 13320 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][16]
.sym 13321 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][31]
.sym 13324 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][15]
.sym 13325 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][12]
.sym 13326 $abc$63009$new_n3751_
.sym 13327 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][3]
.sym 13330 $abc$63009$new_n3752_
.sym 13331 $abc$63009$new_n3755_
.sym 13332 $abc$63009$new_n3750_
.sym 13333 $abc$63009$new_n3757_
.sym 13348 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][14]
.sym 13349 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][2]
.sym 13350 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][13]
.sym 13354 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][24]
.sym 13357 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][27]
.sym 13361 $abc$63009$new_n3394_
.sym 13362 rvsoc.cpu0.E_op1[13]
.sym 13363 $abc$63009$new_ys__n2414_inv_
.sym 13364 $abc$63009$new_ys__n2413_inv_
.sym 13365 $abc$63009$new_n3393_
.sym 13366 $abc$63009$new_n3754_
.sym 13367 rvsoc.cpu0.E_op1[17]
.sym 13368 rvsoc.cpu0.E_op1[12]
.sym 13369 rvsoc.cpu0.E_op1[9]
.sym 13370 $abc$63009$new_ys__n1582_
.sym 13373 rvsoc.eram.adrs[8]
.sym 13376 rvsoc.cpu0.F_insn[21]
.sym 13379 rvsoc.cpu0.D_op2[24]
.sym 13380 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 13381 rvsoc.cpu0.E_op1[18]
.sym 13382 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[10]
.sym 13383 rvsoc.uart0.txbfr[1]
.sym 13384 rvsoc.uart0.rx_divcnt[9]
.sym 13385 rvsoc.cpu0.E_op1[25]
.sym 13386 $PACKER_VCC_NET
.sym 13387 rvsoc.cpu0.E_op1[27]
.sym 13388 rvsoc.cpu0.D_insn_typ[10]
.sym 13389 rvsoc.data_wdata[15]
.sym 13390 rvsoc.data_wdata[26]
.sym 13391 rvsoc.cpu0.F_insn_typ[2]
.sym 13392 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][17]
.sym 13394 rvsoc.cpu0.D_insn[18]
.sym 13395 rvsoc.cpu0.D_op1[22]
.sym 13396 rvsoc.data_wdata[2]
.sym 13411 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][29]
.sym 13412 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][25]
.sym 13413 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][18]
.sym 13419 $abc$63009$new_n3753_
.sym 13423 $abc$63009$new_n3754_
.sym 13427 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][26]
.sym 13442 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][26]
.sym 13443 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][25]
.sym 13471 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][29]
.sym 13472 $abc$63009$new_n3754_
.sym 13473 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][18]
.sym 13474 $abc$63009$new_n3753_
.sym 13484 rvsoc.cpu0.E_op1[21]
.sym 13485 rvsoc.cpu0.E_op1[22]
.sym 13486 rvsoc.cpu0.E_op1[23]
.sym 13487 rvsoc.cpu0.E_op1[11]
.sym 13488 rvsoc.cpu0.E_op1[19]
.sym 13489 rvsoc.cpu0.E_op1[30]
.sym 13490 rvsoc.cpu0.E_op1[25]
.sym 13491 rvsoc.cpu0.E_op1[28]
.sym 13492 rvsoc.cpu0.D_actv_pc[12]
.sym 13493 rvsoc.cpu0.D_op1[18]
.sym 13496 rvsoc.code_adrs[19]
.sym 13497 rvsoc.cpu0.E_op1[17]
.sym 13498 $abc$63009$new_ys__n2341_inv_
.sym 13499 $abc$63009$new_n3264_
.sym 13500 rvsoc.data_wdata[0]
.sym 13501 rvsoc.cpu0.E_op1[12]
.sym 13502 $abc$63009$new_n4871_
.sym 13503 $abc$63009$new_ys__n2807_
.sym 13504 $abc$63009$new_ys__n1872_inv_
.sym 13505 rvsoc.cpu0.E_op1[13]
.sym 13506 $abc$63009$new_ys__n2826_
.sym 13507 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 13508 rvsoc.cpu0.D_op2[3]
.sym 13509 rvsoc.cpu0.D_op1[30]
.sym 13510 $abc$63009$new_n2885_
.sym 13511 $abc$63009$new_n4417_
.sym 13512 rvsoc.cpu0.D_actv_pc[11]
.sym 13514 rvsoc.cpu0.D_op1[17]
.sym 13515 rvsoc.cpu0.F_insn[26]
.sym 13516 rvsoc.cpu0.D_op1[23]
.sym 13517 $abc$63009$new_ys__n2828_
.sym 13519 rvsoc.cpu0.F_insn[31]
.sym 13525 rvsoc.uart0.txbfr[1]
.sym 13531 $abc$63009$new_ys__n5607_
.sym 13532 rvsoc.data_wdata[0]
.sym 13536 rvsoc.uart0.txbfr[2]
.sym 13539 $abc$63009$new_n4899_
.sym 13544 $abc$63009$new_n4897_
.sym 13558 $abc$63009$new_ys__n5607_
.sym 13559 $abc$63009$new_n4899_
.sym 13560 rvsoc.uart0.txbfr[2]
.sym 13595 rvsoc.data_wdata[0]
.sym 13596 rvsoc.uart0.txbfr[1]
.sym 13597 $abc$63009$new_n4897_
.sym 13605 rvsoc.clkn
.sym 13606 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 13607 $abc$63009$new_n3640_
.sym 13608 rvsoc.cpu0.D_op2[12]
.sym 13609 rvsoc.cpu0.D_actv_pc[19]
.sym 13610 rvsoc.cpu0.D_op2[7]
.sym 13611 rvsoc.cpu0.D_op2[6]
.sym 13612 rvsoc.cpu0.D_op2[10]
.sym 13613 rvsoc.cpu0.D_op2[3]
.sym 13614 rvsoc.cpu0.D_op2[8]
.sym 13615 rvsoc.cpu0.D_op2[9]
.sym 13616 rvsoc.data_wdata[6]
.sym 13619 rvsoc.data_wdata[6]
.sym 13623 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 13625 rvsoc.data_wdata[0]
.sym 13626 rvsoc.cpu0.E_op1[21]
.sym 13628 rvsoc.data_wdata[0]
.sym 13629 rvsoc.data_wdata[2]
.sym 13630 rvsoc.cpu0.add_op12[17]
.sym 13631 rvsoc.cpu0.E_op1[14]
.sym 13632 rvsoc.data_wdata[30]
.sym 13633 rvsoc.data_wdata[29]
.sym 13634 rvsoc.cpu0.D_op2[10]
.sym 13635 rvsoc.cpu0.D_op1[11]
.sym 13636 rvsoc.cpu0.D_op2[3]
.sym 13639 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][0]
.sym 13640 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 13641 rvsoc.data_wdata[11]
.sym 13642 rvsoc.cpu0.D_op2[12]
.sym 13666 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 13678 rvsoc.code_adrs[19]
.sym 13711 rvsoc.code_adrs[19]
.sym 13727 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 13728 rvsoc.clka
.sym 13730 $abc$63009$new_n3631_
.sym 13731 $abc$63009$new_n3633_
.sym 13732 $abc$63009$new_n3628_
.sym 13733 rvsoc.data_wdata[11]
.sym 13734 $abc$63009$new_n3642_
.sym 13735 rvsoc.cpu0.E_op1[3]
.sym 13736 $abc$63009$new_n3637_
.sym 13737 rvsoc.data_wdata[29]
.sym 13738 rvsoc.cpu0.D_op3[19]
.sym 13739 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[31]
.sym 13743 rvsoc.cpu0.D_op2[3]
.sym 13744 $abc$63009$new_ys__n2827_
.sym 13745 rvsoc.cpu0.D_op2[7]
.sym 13747 rvsoc.cpu0.D_op2[8]
.sym 13749 rvsoc.uart0.txbfr[3]
.sym 13750 rvsoc.uart0.txbfr[2]
.sym 13751 rvsoc.cpu0.D_op2[12]
.sym 13753 rvsoc.cpu0.D_actv_pc[19]
.sym 13754 rvsoc.cpu0.D_op1[2]
.sym 13755 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][26]
.sym 13756 rvsoc.cpu0.cpu_rs2[10]
.sym 13757 rvsoc.cpu0.D_op1[1]
.sym 13758 rvsoc.cpu0.cpu_rs2[12]
.sym 13759 rvsoc.cpu0.cpu_rs2[8]
.sym 13761 rvsoc.cpu0.F_insn[30]
.sym 13762 rvsoc.cpu0.D_op2[3]
.sym 13763 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][8]
.sym 13764 rvsoc.cpu0.D_op2[13]
.sym 13773 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$41831
.sym 13775 $abc$63009$new_n2879_
.sym 13776 rvsoc.cpu0.E_mipe[0]
.sym 13777 rvsoc.cpu0.E_mipe[6]
.sym 13778 rvsoc.cpu0.E_mipe[5]
.sym 13782 rvsoc.cpu0.E_mipe[3]
.sym 13784 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][6]
.sym 13789 $abc$63009$new_n2878_
.sym 13790 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][3]
.sym 13791 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][10]
.sym 13798 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][17]
.sym 13799 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][0]
.sym 13802 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][5]
.sym 13804 $abc$63009$new_n2878_
.sym 13806 $abc$63009$new_n2879_
.sym 13813 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][17]
.sym 13816 rvsoc.cpu0.E_mipe[6]
.sym 13817 rvsoc.cpu0.E_mipe[0]
.sym 13818 rvsoc.cpu0.E_mipe[3]
.sym 13819 rvsoc.cpu0.E_mipe[5]
.sym 13822 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][3]
.sym 13830 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][10]
.sym 13834 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][0]
.sym 13842 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][6]
.sym 13847 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][5]
.sym 13850 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$41831
.sym 13851 rvsoc.clka
.sym 13854 rvsoc.cpu0.E_mipe[11]
.sym 13856 $abc$63009$new_n2885_
.sym 13858 rvsoc.cpu0.E_mipe[8]
.sym 13860 $abc$63009$new_ys__n2811_
.sym 13865 rvsoc.data_wdata[8]
.sym 13866 rvsoc.data_wdata[3]
.sym 13867 rvsoc.data_wdata[12]
.sym 13868 rvsoc.data_wdata[11]
.sym 13869 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$41831
.sym 13870 rvsoc.data_wdata[29]
.sym 13871 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[9]
.sym 13872 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 13873 rvsoc.data_wdata[22]
.sym 13874 rvsoc.data_wdata[3]
.sym 13875 rvsoc.cpu0.D_actv_pc[11]
.sym 13876 $abc$63009$new_ys__n6110_
.sym 13877 rvsoc.cpu0.E_op1[25]
.sym 13878 $PACKER_VCC_NET
.sym 13879 rvsoc.data_wdata[11]
.sym 13880 $abc$63009$new_n5936_
.sym 13881 rvsoc.cpu0.D_insn_typ[10]
.sym 13882 rvsoc.data_wdata[26]
.sym 13883 rvsoc.cpu0.E_op1[27]
.sym 13884 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][17]
.sym 13885 rvsoc.data_wdata[10]
.sym 13886 rvsoc.data_wdata[15]
.sym 13887 rvsoc.cpu0.D_insn[18]
.sym 13888 $abc$63009$new_ys__n1275_
.sym 13902 rvsoc.cpu0.E_mipe[13]
.sym 13903 $abc$63009$new_n2876_
.sym 13904 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][28]
.sym 13905 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$35817[0]
.sym 13910 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][14]
.sym 13911 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 13912 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$41831
.sym 13913 rvsoc.cpu0.E_mipe[14]
.sym 13918 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][4]
.sym 13919 rvsoc.cpu0.E_mipe[11]
.sym 13920 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][7]
.sym 13923 rvsoc.cpu0.E_mipe[8]
.sym 13924 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][13]
.sym 13925 $abc$63009$new_n2875_
.sym 13930 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][13]
.sym 13935 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][4]
.sym 13940 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][28]
.sym 13948 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][14]
.sym 13952 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][7]
.sym 13958 $abc$63009$new_n2876_
.sym 13960 $abc$63009$new_n2875_
.sym 13964 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 13965 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$35817[0]
.sym 13969 rvsoc.cpu0.E_mipe[14]
.sym 13970 rvsoc.cpu0.E_mipe[8]
.sym 13971 rvsoc.cpu0.E_mipe[13]
.sym 13972 rvsoc.cpu0.E_mipe[11]
.sym 13973 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$41831
.sym 13974 rvsoc.clka
.sym 13976 $abc$63009$new_n4318_
.sym 13977 rvsoc.cpu0.E_add12[23]
.sym 13978 rvsoc.data_wdata[7]
.sym 13979 $abc$63009$new_n3644_
.sym 13981 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[23]
.sym 13982 $abc$63009$new_n4325_
.sym 13983 $abc$63009$new_n3639_
.sym 13984 $abc$63009$new_ys__n1197_
.sym 13985 rvsoc.cpu0.add_op12[15]
.sym 13989 rvsoc.cpu0.D_op1[7]
.sym 13993 rvsoc.cpu0.D_op1[11]
.sym 13994 rvsoc.cpu0.D_op2[13]
.sym 13997 rvsoc.cpu0.D_op1[14]
.sym 13998 rvsoc.data_wdata[31]
.sym 13999 rvsoc.cpu0.D_op2[11]
.sym 14000 rvsoc.cpu0.D_op1[23]
.sym 14001 rvsoc.cpu0.D_op1[30]
.sym 14002 $abc$63009$new_n2885_
.sym 14003 $abc$63009$new_ys__n1182_inv_
.sym 14004 $PACKER_VCC_NET
.sym 14005 rvsoc.data_wdata[13]
.sym 14006 rvsoc.cpu0.D_op1[17]
.sym 14007 $abc$63009$new_ys__n1272_
.sym 14008 rvsoc.cpu0.D_actv_pc[11]
.sym 14009 $abc$63009$new_ys__n2828_
.sym 14010 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[25]
.sym 14018 rvsoc.cpu0.E_mipe[26]
.sym 14019 rvsoc.cpu0.E_mipe[2]
.sym 14021 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][1]
.sym 14024 $abc$63009$new_n2881_
.sym 14025 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][26]
.sym 14026 rvsoc.cpu0.E_mipe[4]
.sym 14027 rvsoc.cpu0.E_mipe[28]
.sym 14028 rvsoc.cpu0.E_mipe[31]
.sym 14029 rvsoc.cpu0.E_mipe[7]
.sym 14030 rvsoc.cpu0.E_mipe[25]
.sym 14032 $abc$63009$new_n2884_
.sym 14035 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][2]
.sym 14039 $abc$63009$new_n2883_
.sym 14040 $abc$63009$new_n2882_
.sym 14041 rvsoc.cpu0.E_mipe[1]
.sym 14043 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][31]
.sym 14044 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$41831
.sym 14045 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][25]
.sym 14052 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][1]
.sym 14058 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][26]
.sym 14064 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][2]
.sym 14068 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][31]
.sym 14074 $abc$63009$new_n2884_
.sym 14075 $abc$63009$new_n2881_
.sym 14076 $abc$63009$new_n2883_
.sym 14077 $abc$63009$new_n2882_
.sym 14080 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][25]
.sym 14086 rvsoc.cpu0.E_mipe[4]
.sym 14087 rvsoc.cpu0.E_mipe[7]
.sym 14088 rvsoc.cpu0.E_mipe[2]
.sym 14089 rvsoc.cpu0.E_mipe[1]
.sym 14092 rvsoc.cpu0.E_mipe[28]
.sym 14093 rvsoc.cpu0.E_mipe[25]
.sym 14094 rvsoc.cpu0.E_mipe[26]
.sym 14095 rvsoc.cpu0.E_mipe[31]
.sym 14096 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$41831
.sym 14097 rvsoc.clka
.sym 14099 $PACKER_VCC_NET
.sym 14100 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[27]
.sym 14102 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[25]
.sym 14104 rvsoc.cpu0.E_add12[25]
.sym 14106 rvsoc.cpu0.E_add12[27]
.sym 14107 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 14108 rvsoc.cpu0.add_op12[23]
.sym 14113 rvsoc.cpu0.D_op1[7]
.sym 14114 rvsoc.cpu0.add_op12[23]
.sym 14115 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[0]
.sym 14119 rvsoc.cpu0.D_op1[18]
.sym 14120 rvsoc.cpu0.D_op2[23]
.sym 14122 rvsoc.data_wdata[7]
.sym 14123 rvsoc.cpu0.E_op1[14]
.sym 14124 rvsoc.cpu0.D_op1[11]
.sym 14125 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 14126 rvsoc.data_wdata[11]
.sym 14127 rvsoc.cpu0.D_op1[11]
.sym 14128 rvsoc.cpu0.D_op2[3]
.sym 14129 rvsoc.cpu0.E_op1[31]
.sym 14130 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 14131 rvsoc.data_wdata[30]
.sym 14132 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 14133 $abc$63009$new_n3639_
.sym 14134 rvsoc.cpu0.D_op2[12]
.sym 14141 rvsoc.cpu0.D_op1[27]
.sym 14144 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 14163 rvsoc.cpu0.D_op1[18]
.sym 14176 rvsoc.cpu0.D_op1[18]
.sym 14191 rvsoc.cpu0.D_op1[27]
.sym 14219 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 14220 rvsoc.clka
.sym 14221 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 14222 $abc$63009$new_ys__n1185_
.sym 14223 $abc$63009$new_n4226_
.sym 14224 $abc$63009$new_n4220_
.sym 14225 $abc$63009$new_n4462_
.sym 14226 $abc$63009$new_n4225_
.sym 14227 $abc$63009$new_n4461_
.sym 14228 rvsoc.cpu0.E_op1[14]
.sym 14229 rvsoc.cpu0.E_op1[6]
.sym 14230 $abc$63009$new_n5040_
.sym 14231 $abc$63009$new_n5043_
.sym 14234 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[4]
.sym 14235 rvsoc.cpu0.E_rd[3]
.sym 14236 rvsoc.cpu0.D_op2[28]
.sym 14238 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[3]
.sym 14239 rvsoc.cpu0.add_op12[27]
.sym 14241 $PACKER_VCC_NET
.sym 14243 rvsoc.cpu0.add_op12[29]
.sym 14244 rvsoc.cpu0.D_op2[19]
.sym 14245 $PACKER_VCC_NET
.sym 14246 rvsoc.cpu0.D_op1[2]
.sym 14247 $abc$63009$new_n4707_
.sym 14249 rvsoc.cpu0.D_op1[18]
.sym 14250 rvsoc.cpu0.D_op2[3]
.sym 14251 rvsoc.cpu0.E_op1[14]
.sym 14253 rvsoc.cpu0.D_op1[1]
.sym 14254 rvsoc.cpu0.D_op2[3]
.sym 14256 rvsoc.cpu0.D_op2[13]
.sym 14257 $abc$63009$new_ys__n12653_
.sym 14269 rvsoc.cpu0.F_actv_pc[11]
.sym 14290 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 14322 rvsoc.cpu0.F_actv_pc[11]
.sym 14342 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 14343 rvsoc.clka
.sym 14345 $abc$63009$new_ys__n11192_
.sym 14346 $abc$63009$new_ys__n939_inv_
.sym 14347 $abc$63009$new_n4414_
.sym 14348 rvsoc.cpu0.D_op2[13]
.sym 14349 $abc$63009$new_ys__n1448_
.sym 14350 $abc$63009$new_n4271_
.sym 14351 $abc$63009$new_n4809_
.sym 14352 rvsoc.cpu0.D_op2[11]
.sym 14353 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[9]
.sym 14354 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[14]
.sym 14358 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[2]
.sym 14359 rvsoc.cpu0.D_op1[26]
.sym 14360 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[3]
.sym 14361 $abc$63009$new_ys__n12689_inv_
.sym 14363 rvsoc.cpu0.D_op1[27]
.sym 14364 rvsoc.data_wdata[12]
.sym 14365 rvsoc.cpu0.F_actv_pc[11]
.sym 14366 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[5]
.sym 14367 rvsoc.cpu0.D_op1[27]
.sym 14368 $abc$63009$new_n4220_
.sym 14371 rvsoc.cpu0.D_op1[14]
.sym 14373 $abc$63009$new_ys__n1275_
.sym 14376 rvsoc.cpu0.D_op2[11]
.sym 14377 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[1]
.sym 14378 rvsoc.data_wdata[26]
.sym 14380 $abc$63009$new_ys__n1275_
.sym 14468 $abc$63009$new_n4266_
.sym 14469 $abc$63009$new_n4273_
.sym 14470 $abc$63009$new_ys__n12663_inv_
.sym 14471 $abc$63009$new_ys__n1031_
.sym 14472 $abc$63009$new_n4812_
.sym 14473 $abc$63009$new_ys__n12653_
.sym 14474 $abc$63009$new_ys__n11210_
.sym 14475 $abc$63009$new_ys__n1207_
.sym 14477 $abc$63009$new_n5322_
.sym 14481 rvsoc.cpu0.D_op2[29]
.sym 14482 rvsoc.cpu0.D_op1[14]
.sym 14483 rvsoc.cpu0.D_op2[13]
.sym 14484 $abc$63009$new_ys__n1272_
.sym 14485 rvsoc.cpu0.D_op2[11]
.sym 14486 rvsoc.data_wdata[10]
.sym 14487 $abc$63009$new_ys__n1272_
.sym 14489 rvsoc.cpu0.D_op1[14]
.sym 14490 rvsoc.cpu0.D_op2[14]
.sym 14491 $abc$63009$new_n4414_
.sym 14493 rvsoc.cpu0.D_op1[30]
.sym 14494 rvsoc.cpu0.D_op1[31]
.sym 14495 rvsoc.cpu0.D_op1[29]
.sym 14496 $PACKER_VCC_NET
.sym 14497 rvsoc.cpu0.D_op1[17]
.sym 14498 $abc$63009$new_ys__n1272_
.sym 14500 rvsoc.cpu0.D_op1[29]
.sym 14501 $PACKER_VCC_NET
.sym 14502 $abc$63009$new_ys__n1182_inv_
.sym 14503 rvsoc.cpu0.D_op1[23]
.sym 14510 rvsoc.cpu0.D_op2[3]
.sym 14515 $abc$63009$new_ys__n12703_inv_
.sym 14516 rvsoc.cpu0.D_op2[4]
.sym 14518 rvsoc.cpu0.D_op2[3]
.sym 14519 $abc$63009$new_n4104_
.sym 14528 $abc$63009$new_ys__n12687_inv_
.sym 14534 $abc$63009$new_ys__n12711_inv_
.sym 14560 rvsoc.cpu0.D_op2[4]
.sym 14561 rvsoc.cpu0.D_op2[3]
.sym 14562 $abc$63009$new_ys__n12687_inv_
.sym 14563 $abc$63009$new_ys__n12703_inv_
.sym 14572 $abc$63009$new_n4104_
.sym 14573 $abc$63009$new_ys__n12711_inv_
.sym 14574 rvsoc.cpu0.D_op2[3]
.sym 14575 $abc$63009$new_ys__n12703_inv_
.sym 14591 $abc$63009$new_ys__n12695_inv_
.sym 14592 $abc$63009$new_n4766_
.sym 14593 $abc$63009$new_ys__n12699_inv_
.sym 14594 $abc$63009$new_ys__n12687_inv_
.sym 14595 $abc$63009$new_ys__n12665_inv_
.sym 14596 $abc$63009$new_ys__n12685_
.sym 14597 $abc$63009$new_n4725_
.sym 14598 $abc$63009$new_n4593_
.sym 14600 rvsoc.cpu0.D_op1[4]
.sym 14604 $abc$63009$new_ys__n11210_
.sym 14605 $abc$63009$new_n4104_
.sym 14609 rvsoc.cpu0.D_op2[31]
.sym 14610 rvsoc.data_wdata[13]
.sym 14611 $abc$63009$new_ys__n1204_inv_
.sym 14616 rvsoc.cpu0.D_op2[3]
.sym 14619 rvsoc.cpu0.D_op2[2]
.sym 14620 $abc$63009$new_n4105_
.sym 14622 rvsoc.cpu0.D_op1[12]
.sym 14632 rvsoc.cpu0.D_op2[1]
.sym 14633 rvsoc.cpu0.D_op2[0]
.sym 14636 rvsoc.cpu0.D_op1[22]
.sym 14637 $abc$63009$new_ys__n12741_inv_
.sym 14638 rvsoc.cpu0.D_op1[19]
.sym 14641 rvsoc.cpu0.D_op1[21]
.sym 14642 $abc$63009$new_ys__n12739_inv_
.sym 14643 $abc$63009$new_ys__n12769_inv_
.sym 14645 rvsoc.cpu0.D_op2[2]
.sym 14646 rvsoc.cpu0.D_op1[20]
.sym 14647 $abc$63009$new_ys__n12737_inv_
.sym 14648 $abc$63009$new_ys__n12735_inv_
.sym 14649 $abc$63009$new_ys__n12731_inv_
.sym 14657 $abc$63009$new_ys__n12765_inv_
.sym 14660 $abc$63009$new_ys__n12767_inv_
.sym 14661 rvsoc.cpu0.D_op1[18]
.sym 14663 rvsoc.cpu0.D_op1[23]
.sym 14665 rvsoc.cpu0.D_op2[1]
.sym 14666 $abc$63009$new_ys__n12767_inv_
.sym 14667 $abc$63009$new_ys__n12765_inv_
.sym 14672 rvsoc.cpu0.D_op1[18]
.sym 14673 rvsoc.cpu0.D_op2[0]
.sym 14674 rvsoc.cpu0.D_op1[19]
.sym 14677 $abc$63009$new_ys__n12735_inv_
.sym 14678 $abc$63009$new_ys__n12739_inv_
.sym 14679 rvsoc.cpu0.D_op2[2]
.sym 14684 rvsoc.cpu0.D_op1[22]
.sym 14685 rvsoc.cpu0.D_op2[0]
.sym 14686 rvsoc.cpu0.D_op1[23]
.sym 14689 rvsoc.cpu0.D_op1[21]
.sym 14690 rvsoc.cpu0.D_op2[0]
.sym 14692 rvsoc.cpu0.D_op1[20]
.sym 14695 $abc$63009$new_ys__n12741_inv_
.sym 14696 $abc$63009$new_ys__n12737_inv_
.sym 14698 rvsoc.cpu0.D_op2[2]
.sym 14701 $abc$63009$new_ys__n12735_inv_
.sym 14702 $abc$63009$new_ys__n12731_inv_
.sym 14703 rvsoc.cpu0.D_op2[2]
.sym 14708 rvsoc.cpu0.D_op2[1]
.sym 14709 $abc$63009$new_ys__n12767_inv_
.sym 14710 $abc$63009$new_ys__n12769_inv_
.sym 14714 $abc$63009$new_ys__n12729_inv_
.sym 14715 $abc$63009$new_ys__n12731_inv_
.sym 14716 $abc$63009$new_ys__n12759_inv_
.sym 14717 $abc$63009$new_ys__n12701_inv_
.sym 14718 $abc$63009$new_n4682_
.sym 14719 $abc$63009$new_ys__n12697_inv_
.sym 14720 $abc$63009$new_ys__n12727_inv_
.sym 14721 $abc$63009$new_ys__n12763_inv_
.sym 14723 rvsoc.cpu0.D_op1[21]
.sym 14726 $PACKER_GND_NET
.sym 14727 $abc$63009$new_n4725_
.sym 14728 rvsoc.cpu0.D_op2[3]
.sym 14731 $abc$63009$new_n4855_
.sym 14733 rvsoc.cpu0.D_op2[2]
.sym 14734 rvsoc.cpu0.D_op1[19]
.sym 14736 rvsoc.cpu0.D_op2[19]
.sym 14739 rvsoc.cpu0.D_op2[3]
.sym 14746 rvsoc.cpu0.D_op2[3]
.sym 14747 rvsoc.cpu0.D_op1[18]
.sym 14757 rvsoc.cpu0.D_op2[3]
.sym 14763 $abc$63009$new_ys__n12713_inv_
.sym 14764 $abc$63009$new_ys__n12765_inv_
.sym 14767 rvsoc.cpu0.D_op2[1]
.sym 14768 $abc$63009$new_n4104_
.sym 14770 $abc$63009$new_ys__n12737_inv_
.sym 14778 $abc$63009$new_ys__n12763_inv_
.sym 14779 rvsoc.cpu0.D_op2[2]
.sym 14781 $abc$63009$new_ys__n12733_inv_
.sym 14785 $abc$63009$new_ys__n12705_inv_
.sym 14801 $abc$63009$new_ys__n12763_inv_
.sym 14802 $abc$63009$new_ys__n12765_inv_
.sym 14803 rvsoc.cpu0.D_op2[1]
.sym 14806 $abc$63009$new_ys__n12713_inv_
.sym 14807 rvsoc.cpu0.D_op2[3]
.sym 14808 $abc$63009$new_ys__n12705_inv_
.sym 14809 $abc$63009$new_n4104_
.sym 14825 $abc$63009$new_ys__n12733_inv_
.sym 14826 $abc$63009$new_ys__n12737_inv_
.sym 14827 rvsoc.cpu0.D_op2[2]
.sym 14851 rvsoc.cpu0.D_op2[0]
.sym 14852 rvsoc.cpu0.D_op1[27]
.sym 14853 rvsoc.cpu0.D_op1[29]
.sym 14855 $abc$63009$new_ys__n12689_inv_
.sym 14859 rvsoc.cpu0.D_op1[13]
.sym 14860 rvsoc.cpu0.D_op1[16]
.sym 14867 rvsoc.cpu0.D_op2[4]
.sym 14977 rvsoc.clks.clka
.sym 15079 $abc$63009$new_ys__n2825_
.sym 15081 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59678
.sym 15084 $PACKER_VCC_NET
.sym 15189 rvsoc.cpu0.E_rd[26]
.sym 15190 $abc$63009$new_ys__n191_inv_
.sym 15192 rvsoc.cpu0.E_rd[24]
.sym 15194 rvsoc.cpu0.E_rd[25]
.sym 15195 rvsoc.cpu0.E_rd[27]
.sym 15196 rvsoc.data_wdata[7]
.sym 15198 rvsoc.cpu0.sysregs[2][4]
.sym 15199 rvsoc.data_wdata[7]
.sym 15200 rvsoc.mem_vdata[1][2]
.sym 15202 rvsoc.data_wdata[15]
.sym 15203 rvsoc.mem_vdata[1][3]
.sym 15205 rvsoc.mem_vdata[1][7]
.sym 15207 rvsoc.data_wdata[21]
.sym 15208 rvsoc.data_adrs[2]
.sym 15217 rvsoc.dram.adrs[2]
.sym 15218 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 15226 rvsoc.data_wdata[31]
.sym 15243 rvsoc.cpu0.D_rd[25]
.sym 15245 rvsoc.cpu0.D_rd[27]
.sym 15254 $abc$63009$new_ys__n40_inv_
.sym 15257 rvsoc.dram.adrs[12]
.sym 15266 rvsoc.cpu0.D_rd[29]
.sym 15267 rvsoc.cpu0.D_rd[30]
.sym 15269 rvsoc.cpu0.E_rd[16]
.sym 15270 rvsoc.cpu0.D_rd[28]
.sym 15272 rvsoc.cpu0.D_rd[31]
.sym 15275 rvsoc.cpu0.E_rd[18]
.sym 15276 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 15277 rvsoc.cpu0.E_rd[28]
.sym 15278 rvsoc.cpu0.E_rd[17]
.sym 15280 rvsoc.cpu0.E_rd[31]
.sym 15288 rvsoc.cpu0.D_rd[19]
.sym 15289 rvsoc.cpu0.E_rd[29]
.sym 15292 rvsoc.cpu0.E_rd[30]
.sym 15293 rvsoc.cpu0.D_rd[18]
.sym 15295 rvsoc.cpu0.E_rd[19]
.sym 15299 rvsoc.cpu0.D_rd[29]
.sym 15304 rvsoc.cpu0.E_rd[28]
.sym 15305 rvsoc.cpu0.E_rd[30]
.sym 15306 rvsoc.cpu0.E_rd[29]
.sym 15307 rvsoc.cpu0.E_rd[31]
.sym 15311 rvsoc.cpu0.D_rd[18]
.sym 15319 rvsoc.cpu0.D_rd[30]
.sym 15325 rvsoc.cpu0.D_rd[28]
.sym 15328 rvsoc.cpu0.E_rd[19]
.sym 15329 rvsoc.cpu0.E_rd[16]
.sym 15330 rvsoc.cpu0.E_rd[18]
.sym 15331 rvsoc.cpu0.E_rd[17]
.sym 15337 rvsoc.cpu0.D_rd[19]
.sym 15340 rvsoc.cpu0.D_rd[31]
.sym 15344 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 15345 rvsoc.clka
.sym 15346 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$35817[0]_$glb_sr
.sym 15347 rvsoc.cpu0.E_rd[12]
.sym 15348 rvsoc.cpu0.E_rd[14]
.sym 15349 $abc$63009$new_ys__n285_inv_
.sym 15350 rvsoc.cpu0.E_rd[10]
.sym 15351 $abc$63009$new_ys__n188_inv_
.sym 15352 rvsoc.cpu0.E_rd[15]
.sym 15353 rvsoc.cpu0.E_rd[11]
.sym 15354 rvsoc.cpu0.E_rd[13]
.sym 15357 rvsoc.uart0.div[4]
.sym 15359 rvsoc.dram.adrs[5]
.sym 15360 rvsoc.dram.adrs[6]
.sym 15361 $PACKER_VCC_NET
.sym 15362 $PACKER_VCC_NET
.sym 15363 rvsoc.dram.adrs[3]
.sym 15366 rvsoc.mem_vdata[1][10]
.sym 15367 $PACKER_VCC_NET
.sym 15368 rvsoc.dram.adrs[8]
.sym 15369 rvsoc.eram.adrs[10]
.sym 15374 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 15375 rvsoc.data_wdata[5]
.sym 15377 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 15382 rvsoc.data_wdata[17]
.sym 15390 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 15393 $abc$63009$new_ys__n189_inv_
.sym 15395 rvsoc.cpu0.D_rd[31]
.sym 15397 $abc$63009$new_ys__n192_inv_
.sym 15398 $abc$63009$new_ys__n191_inv_
.sym 15405 rvsoc.cpu0.D_rd[29]
.sym 15406 rvsoc.cpu0.D_rd[30]
.sym 15413 $PACKER_GND_NET
.sym 15415 $abc$63009$new_ys__n190_inv_
.sym 15417 rvsoc.cpu0.D_rd[28]
.sym 15423 $PACKER_GND_NET
.sym 15430 $PACKER_GND_NET
.sym 15435 $PACKER_GND_NET
.sym 15439 $abc$63009$new_ys__n191_inv_
.sym 15440 $abc$63009$new_ys__n192_inv_
.sym 15441 $abc$63009$new_ys__n189_inv_
.sym 15442 $abc$63009$new_ys__n190_inv_
.sym 15445 $PACKER_GND_NET
.sym 15452 $PACKER_GND_NET
.sym 15457 rvsoc.cpu0.D_rd[28]
.sym 15458 rvsoc.cpu0.D_rd[29]
.sym 15459 rvsoc.cpu0.D_rd[30]
.sym 15460 rvsoc.cpu0.D_rd[31]
.sym 15466 $PACKER_GND_NET
.sym 15467 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 15468 rvsoc.clka
.sym 15470 rvsoc.cpu0.D_rd[25]
.sym 15471 rvsoc.cpu0.D_rd[27]
.sym 15472 rvsoc.cpu0.D_rd[14]
.sym 15473 rvsoc.cpu0.D_rd[12]
.sym 15474 $abc$63009$new_ys__n216_inv_
.sym 15475 $abc$63009$new_ys__n282_inv_
.sym 15476 rvsoc.cpu0.D_rd[13]
.sym 15477 rvsoc.cpu0.D_rd[15]
.sym 15478 rvsoc.data_wdata[24]
.sym 15481 rvsoc.data_wdata[15]
.sym 15482 rvsoc.dram.adrs[8]
.sym 15484 rvsoc.dram.adrs[5]
.sym 15488 rvsoc.dram.adrs[9]
.sym 15489 rvsoc.mem_vdata[2][1]
.sym 15491 rvsoc.mem_vdata[1][17]
.sym 15493 rvsoc.data_wst[0]
.sym 15500 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 15513 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 15514 rvsoc.cpu0.D_rd[22]
.sym 15517 $abc$63009$new_ys__n286_inv_
.sym 15520 rvsoc.cpu0.D_rd[21]
.sym 15521 $abc$63009$new_ys__n285_inv_
.sym 15523 rvsoc.cpu0.D_rd[20]
.sym 15526 rvsoc.cpu0.D_rd[23]
.sym 15530 $PACKER_GND_NET
.sym 15536 $abc$63009$new_ys__n283_inv_
.sym 15537 $abc$63009$new_ys__n284_inv_
.sym 15547 $PACKER_GND_NET
.sym 15550 $PACKER_GND_NET
.sym 15556 rvsoc.cpu0.D_rd[21]
.sym 15557 rvsoc.cpu0.D_rd[20]
.sym 15558 rvsoc.cpu0.D_rd[23]
.sym 15559 rvsoc.cpu0.D_rd[22]
.sym 15564 $PACKER_GND_NET
.sym 15569 $PACKER_GND_NET
.sym 15574 $PACKER_GND_NET
.sym 15580 $abc$63009$new_ys__n286_inv_
.sym 15581 $abc$63009$new_ys__n285_inv_
.sym 15582 $abc$63009$new_ys__n283_inv_
.sym 15583 $abc$63009$new_ys__n284_inv_
.sym 15588 $PACKER_GND_NET
.sym 15590 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 15591 rvsoc.clka
.sym 15593 rvsoc.cpu0.E_insn_typ[0]
.sym 15594 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 15595 rvsoc.cpu0.E_insn_typ[1]
.sym 15597 rvsoc.cpu0.E_insn_typ[4]
.sym 15598 $abc$63009$new_ys__n2493_inv_
.sym 15599 $abc$63009$new_ys__n2342_inv_
.sym 15600 rvsoc.cpu0.E_insn_typ[5]
.sym 15603 rvsoc.cpu0.sysregs[0][0]
.sym 15605 rvsoc.cpu0.D_insn_typ[10]
.sym 15606 rvsoc.data_wst[3]
.sym 15607 rvsoc.eram.adrs[6]
.sym 15609 $PACKER_VCC_NET
.sym 15611 $abc$63009$new_ys__n38_inv_
.sym 15612 rvsoc.cpu0.F_insn_typ[4]
.sym 15613 rvsoc.cpu0.F_insn_typ[2]
.sym 15614 rvsoc.mem_vdata[1][27]
.sym 15615 $PACKER_VCC_NET
.sym 15616 $PACKER_VCC_NET
.sym 15619 rvsoc.cpu0.D_rd[3]
.sym 15620 $abc$63009$new_ys__n2493_inv_
.sym 15622 $abc$63009$new_ys__n2342_inv_
.sym 15623 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[3]
.sym 15624 rvsoc.cpu0.D_insn[20]
.sym 15628 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 15634 $abc$63009$new_ys__n12605_
.sym 15638 $abc$63009$new_ys__n216_inv_
.sym 15639 $abc$63009$new_n2958_
.sym 15640 $abc$63009$new_ys__n218_inv_
.sym 15641 $abc$63009$new_n2960_
.sym 15642 $abc$63009$new_n2945_
.sym 15643 $abc$63009$new_n2939_
.sym 15644 $abc$63009$new_n2968_
.sym 15648 $abc$63009$new_ys__n218_inv_
.sym 15649 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[3]
.sym 15652 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 15662 $abc$63009$new_n2970_
.sym 15663 $abc$63009$techmap$techmap\rvsoc.cpu0.$procmux$2516.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13725_Y
.sym 15673 $abc$63009$new_n2968_
.sym 15674 $abc$63009$new_ys__n218_inv_
.sym 15675 $abc$63009$new_n2970_
.sym 15676 $abc$63009$new_ys__n216_inv_
.sym 15679 $abc$63009$new_ys__n218_inv_
.sym 15680 $abc$63009$new_n2960_
.sym 15681 $abc$63009$new_ys__n216_inv_
.sym 15682 $abc$63009$new_n2958_
.sym 15686 $abc$63009$new_ys__n12605_
.sym 15688 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[3]
.sym 15691 $abc$63009$new_ys__n216_inv_
.sym 15692 $abc$63009$new_n2945_
.sym 15693 $abc$63009$new_n2939_
.sym 15694 $abc$63009$new_ys__n218_inv_
.sym 15713 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 15714 rvsoc.clka
.sym 15715 $abc$63009$techmap$techmap\rvsoc.cpu0.$procmux$2516.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13725_Y
.sym 15716 $abc$63009$new_n2952_
.sym 15717 rvsoc.cpu0.D_rd[0]
.sym 15718 $abc$63009$new_n2928_
.sym 15719 $abc$63009$new_n2962_
.sym 15720 rvsoc.cpu0.D_rd[1]
.sym 15721 rvsoc.cpu0.D_rd[2]
.sym 15722 rvsoc.cpu0.D_rd[4]
.sym 15723 rvsoc.cpu0.D_rd[3]
.sym 15724 $abc$63009$new_n3181_
.sym 15725 $abc$63009$new_ys__n2493_inv_
.sym 15728 $abc$63009$new_ys__n2347_inv_
.sym 15732 rvsoc.cpu0.D_insn_typ[14]
.sym 15733 $abc$63009$new_n2885_
.sym 15734 rvsoc.data_wdata[7]
.sym 15736 rvsoc.cpu0.F_insn_typ[14]
.sym 15737 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 15738 rvsoc.cpu0.D_insn_typ[4]
.sym 15740 $abc$63009$new_ys__n40_inv_
.sym 15741 rvsoc.cpu0.F_insn[11]
.sym 15742 rvsoc.mem_vdata[2][22]
.sym 15745 rvsoc.cpu0.F_insn[20]
.sym 15747 rvsoc.cpu0.F_insn[7]
.sym 15748 $abc$63009$new_ys__n2342_inv_
.sym 15749 $abc$63009$techmap$techmap\rvsoc.cpu0.$procmux$2516.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13725_Y
.sym 15750 rvsoc.cpu0.E_insn_typ[8]
.sym 15757 rvsoc.cpu0.E_insn_typ[8]
.sym 15761 $abc$63009$new_n2969_
.sym 15762 $abc$63009$new_n2959_
.sym 15763 rvsoc.cpu0.E_insn[28]
.sym 15767 $abc$63009$new_n2940_
.sym 15768 rvsoc.cpu0.F_insn[21]
.sym 15772 $abc$63009$new_n2941_
.sym 15773 rvsoc.cpu0.F_insn[29]
.sym 15774 rvsoc.cpu0.F_insn[17]
.sym 15775 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 15776 rvsoc.cpu0.E_insn[20]
.sym 15777 rvsoc.cpu0.F_insn[28]
.sym 15778 rvsoc.cpu0.F_insn[31]
.sym 15779 rvsoc.cpu0.D_rd[4]
.sym 15780 rvsoc.cpu0.F_insn[22]
.sym 15782 rvsoc.cpu0.D_insn[28]
.sym 15783 rvsoc.cpu0.F_insn[23]
.sym 15784 rvsoc.cpu0.D_insn[20]
.sym 15785 rvsoc.cpu0.D_rd[1]
.sym 15786 rvsoc.cpu0.D_rd[2]
.sym 15788 rvsoc.cpu0.D_rd[3]
.sym 15790 rvsoc.cpu0.F_insn[21]
.sym 15791 rvsoc.cpu0.D_rd[1]
.sym 15792 rvsoc.cpu0.D_rd[3]
.sym 15793 rvsoc.cpu0.F_insn[23]
.sym 15796 $abc$63009$new_n2940_
.sym 15797 $abc$63009$new_n2941_
.sym 15798 rvsoc.cpu0.F_insn[22]
.sym 15799 rvsoc.cpu0.D_rd[2]
.sym 15802 $abc$63009$new_n2969_
.sym 15803 $abc$63009$new_n2940_
.sym 15804 rvsoc.cpu0.D_rd[2]
.sym 15805 rvsoc.cpu0.F_insn[17]
.sym 15809 rvsoc.cpu0.D_insn[20]
.sym 15814 rvsoc.cpu0.E_insn[28]
.sym 15816 rvsoc.cpu0.E_insn_typ[8]
.sym 15817 rvsoc.cpu0.E_insn[20]
.sym 15820 $abc$63009$new_n2940_
.sym 15821 rvsoc.cpu0.F_insn[29]
.sym 15822 $abc$63009$new_n2959_
.sym 15823 rvsoc.cpu0.D_rd[2]
.sym 15828 rvsoc.cpu0.D_insn[28]
.sym 15832 rvsoc.cpu0.F_insn[31]
.sym 15833 rvsoc.cpu0.F_insn[28]
.sym 15834 rvsoc.cpu0.D_rd[1]
.sym 15835 rvsoc.cpu0.D_rd[4]
.sym 15836 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 15837 rvsoc.clka
.sym 15838 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$35817[0]_$glb_sr
.sym 15839 rvsoc.cpu0.F_insn[18]
.sym 15840 rvsoc.cpu0.F_insn[17]
.sym 15841 rvsoc.cpu0.F_insn[23]
.sym 15842 $abc$63009$new_ys__n2800_
.sym 15843 $abc$63009$new_ys__n2801_
.sym 15844 $abc$63009$new_ys__n2838_
.sym 15845 $abc$63009$new_ys__n2802_
.sym 15846 rvsoc.cpu0.F_insn[22]
.sym 15847 rvsoc.cpu0.D_insn_typ[1]
.sym 15848 $abc$63009$new_ys__n2997_inv_
.sym 15849 $abc$63009$new_n4165_
.sym 15851 $PACKER_VCC_NET
.sym 15856 rvsoc.cpu0.F_insn[21]
.sym 15859 rvsoc.code_adrs[12]
.sym 15860 rvsoc.cpu0.F_insn[8]
.sym 15861 rvsoc.cpu0.D_insn_typ[5]
.sym 15862 rvsoc.data_wdata[30]
.sym 15863 rvsoc.cpu0.F_insn[28]
.sym 15864 rvsoc.cpu0.F_insn[31]
.sym 15865 rvsoc.cpu0.sysregs[0][11]
.sym 15866 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 15868 $abc$63009$new_ys__n12143_inv_
.sym 15870 rvsoc.cpu0.F_insn[9]
.sym 15871 rvsoc.data_wdata[5]
.sym 15872 rvsoc.cpu0.F_insn[28]
.sym 15873 rvsoc.cpu0.F_insn[21]
.sym 15874 p39
.sym 15881 rvsoc.cpu0.D_rd[0]
.sym 15883 $abc$63009$new_n2931_
.sym 15884 rvsoc.cpu0.D_rd[1]
.sym 15885 rvsoc.cpu0.F_insn[18]
.sym 15886 rvsoc.cpu0.D_rd[4]
.sym 15887 $abc$63009$new_ys__n118_inv_
.sym 15889 rvsoc.cpu0.D_rd[0]
.sym 15892 rvsoc.cpu0.E_rd[1]
.sym 15893 $abc$63009$new_n2965_
.sym 15894 rvsoc.cpu0.E_rd[2]
.sym 15895 rvsoc.cpu0.D_rd[3]
.sym 15896 rvsoc.cpu0.F_insn[16]
.sym 15897 rvsoc.cpu0.F_insn[17]
.sym 15898 $abc$63009$new_n2921_
.sym 15899 rvsoc.cpu0.F_insn[27]
.sym 15901 rvsoc.cpu0.F_insn[24]
.sym 15903 rvsoc.cpu0.F_insn[19]
.sym 15904 rvsoc.cpu0.F_insn[16]
.sym 15905 rvsoc.cpu0.F_insn[30]
.sym 15906 rvsoc.cpu0.F_insn[20]
.sym 15907 rvsoc.cpu0.E_rd[0]
.sym 15910 rvsoc.cpu0.F_insn[15]
.sym 15911 rvsoc.cpu0.F_insn[22]
.sym 15913 rvsoc.cpu0.E_rd[0]
.sym 15914 rvsoc.cpu0.F_insn[15]
.sym 15915 rvsoc.cpu0.F_insn[16]
.sym 15916 rvsoc.cpu0.E_rd[1]
.sym 15919 rvsoc.cpu0.F_insn[17]
.sym 15920 $abc$63009$new_n2921_
.sym 15921 rvsoc.cpu0.E_rd[2]
.sym 15922 $abc$63009$new_n2965_
.sym 15925 rvsoc.cpu0.D_rd[4]
.sym 15926 rvsoc.cpu0.F_insn[19]
.sym 15927 rvsoc.cpu0.D_rd[0]
.sym 15928 rvsoc.cpu0.F_insn[15]
.sym 15931 rvsoc.cpu0.E_rd[2]
.sym 15932 rvsoc.cpu0.F_insn[22]
.sym 15933 $abc$63009$new_n2931_
.sym 15934 $abc$63009$new_n2921_
.sym 15937 rvsoc.cpu0.D_rd[3]
.sym 15938 rvsoc.cpu0.F_insn[18]
.sym 15939 rvsoc.cpu0.D_rd[1]
.sym 15940 rvsoc.cpu0.F_insn[16]
.sym 15943 rvsoc.cpu0.F_insn[27]
.sym 15944 rvsoc.cpu0.F_insn[30]
.sym 15945 rvsoc.cpu0.D_rd[0]
.sym 15946 rvsoc.cpu0.D_rd[3]
.sym 15949 rvsoc.cpu0.E_rd[0]
.sym 15950 rvsoc.cpu0.F_insn[27]
.sym 15951 $abc$63009$new_n2921_
.sym 15952 $abc$63009$new_ys__n118_inv_
.sym 15955 rvsoc.cpu0.F_insn[24]
.sym 15956 rvsoc.cpu0.D_rd[0]
.sym 15957 rvsoc.cpu0.F_insn[20]
.sym 15958 rvsoc.cpu0.D_rd[4]
.sym 15962 rvsoc.cpu0.F_insn[16]
.sym 15963 $abc$63009$new_ys__n2677_inv_
.sym 15964 rvsoc.cpu0.F_insn[20]
.sym 15965 rvsoc.cpu0.F_insn[27]
.sym 15966 $abc$63009$new_n2948_
.sym 15967 rvsoc.cpu0.F_insn[24]
.sym 15968 rvsoc.cpu0.F_insn[15]
.sym 15969 rvsoc.cpu0.F_insn[19]
.sym 15971 rvsoc.cpu0.D_insn[26]
.sym 15974 rvsoc.uart0.status[30]
.sym 15976 $abc$63009$new_n3203_
.sym 15977 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[2]
.sym 15978 $abc$63009$auto$rtlil.cc:1712:And$3922[25]
.sym 15979 rvsoc.cpu0.F_insn[22]
.sym 15981 $abc$63009$new_ys__n12147_inv_
.sym 15982 rvsoc.spi0.status[21]
.sym 15983 rvsoc.eram.adrs[6]
.sym 15984 $abc$63009$auto$rtlil.cc:1819:NotGate$62435
.sym 15985 rvsoc.cpu0.F_insn[23]
.sym 15986 rvsoc.cpu0.D_insn_typ[1]
.sym 15987 rvsoc.uart0.div[19]
.sym 15989 rvsoc.cpu0.D_actv_pc[12]
.sym 15991 rvsoc.cpu0.sysregs[3][5]
.sym 15992 $abc$63009$new_n2885_
.sym 15993 rvsoc.data_wdata[31]
.sym 15996 $abc$63009$auto$rtlil.cc:1712:And$3922[18]
.sym 16009 $abc$63009$auto$simplemap.cc:309:simplemap_lut$30116[0]
.sym 16011 rvsoc.cpu0.F_insn[18]
.sym 16013 rvsoc.cpu0.F_insn[23]
.sym 16015 rvsoc.cpu0.F_insn[30]
.sym 16017 rvsoc.code_adrs[3]
.sym 16019 rvsoc.cpu0.E_rd[3]
.sym 16021 rvsoc.cpu0.F_insn[21]
.sym 16023 rvsoc.cpu0.F_insn[28]
.sym 16024 rvsoc.cpu0.F_insn[24]
.sym 16025 rvsoc.cpu0.F_insn[29]
.sym 16026 rvsoc.cpu0.F_insn[19]
.sym 16027 rvsoc.cpu0.F_insn[31]
.sym 16029 rvsoc.cpu0.F_insn[20]
.sym 16030 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$30643
.sym 16031 rvsoc.cpu0.E_rd[1]
.sym 16032 rvsoc.cpu0.E_rd[4]
.sym 16033 rvsoc.cpu0.E_rd[2]
.sym 16034 rvsoc.cpu0.E_rd[0]
.sym 16042 rvsoc.cpu0.E_rd[1]
.sym 16043 rvsoc.cpu0.E_rd[0]
.sym 16044 rvsoc.cpu0.F_insn[20]
.sym 16045 rvsoc.cpu0.F_insn[21]
.sym 16048 rvsoc.cpu0.E_rd[4]
.sym 16049 rvsoc.cpu0.E_rd[1]
.sym 16050 rvsoc.cpu0.F_insn[28]
.sym 16051 rvsoc.cpu0.F_insn[31]
.sym 16054 rvsoc.cpu0.F_insn[23]
.sym 16055 rvsoc.cpu0.E_rd[3]
.sym 16056 rvsoc.cpu0.F_insn[24]
.sym 16057 rvsoc.cpu0.E_rd[4]
.sym 16060 rvsoc.cpu0.E_rd[3]
.sym 16061 rvsoc.cpu0.F_insn[18]
.sym 16062 rvsoc.cpu0.E_rd[4]
.sym 16063 rvsoc.cpu0.F_insn[19]
.sym 16067 $abc$63009$auto$simplemap.cc:309:simplemap_lut$30116[0]
.sym 16073 rvsoc.code_adrs[3]
.sym 16074 $abc$63009$auto$simplemap.cc:309:simplemap_lut$30116[0]
.sym 16078 rvsoc.cpu0.F_insn[30]
.sym 16079 rvsoc.cpu0.E_rd[3]
.sym 16080 rvsoc.cpu0.E_rd[2]
.sym 16081 rvsoc.cpu0.F_insn[29]
.sym 16082 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$30643
.sym 16083 rvsoc.clka
.sym 16084 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 16085 rvsoc.cpu0.F_insn[31]
.sym 16086 $abc$63009$new_n5848_
.sym 16087 $abc$63009$new_ys__n6035_
.sym 16088 $abc$63009$new_ys__n44_
.sym 16089 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 16090 rvsoc.cpu0.sysregs[2][18]
.sym 16091 rvsoc.cpu0.F_insn[29]
.sym 16092 rvsoc.cpu0.sysregs[2][16]
.sym 16093 rvsoc.resetn
.sym 16094 rvsoc.cpu0.F_insn[24]
.sym 16095 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 16097 $PACKER_VCC_NET
.sym 16098 rvsoc.cpu0.F_insn[15]
.sym 16102 rvsoc.uart0.status[17]
.sym 16103 rvsoc.resetn
.sym 16104 rvsoc.cpu0.F_insn[16]
.sym 16105 rvsoc.code_adrs[3]
.sym 16106 rvsoc.uart0.div[4]
.sym 16109 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][11]
.sym 16110 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 16112 $abc$63009$new_ys__n1873_inv_
.sym 16113 $abc$63009$auto$rtlil.cc:1819:NotGate$62793
.sym 16115 rvsoc.cpu0.sysregs[3][4]
.sym 16116 $abc$63009$auto$rtlil.cc:1712:And$3922[4]
.sym 16117 $abc$63009$auto$rtlil.cc:1712:And$3922[4]
.sym 16118 $abc$63009$auto$rtlil.cc:1712:And$3922[16]
.sym 16119 rvsoc.cpu0.F_insn[19]
.sym 16120 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 16127 rvsoc.cpu0.F_insn[30]
.sym 16129 rvsoc.data_wdata[4]
.sym 16132 rvsoc.cpu0.sysregs[3][11]
.sym 16136 $abc$63009$new_n5964_
.sym 16137 rvsoc.cpu0.sysregs[0][11]
.sym 16142 rvsoc.data_wdata[19]
.sym 16144 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 16145 rvsoc.cpu0.sysregs[1][11]
.sym 16146 rvsoc.cpu0.D_sysidx[1]
.sym 16148 rvsoc.cpu0.F_insn[29]
.sym 16149 rvsoc.cpu0.D_sysidx[0]
.sym 16150 rvsoc.cpu0.F_insn[31]
.sym 16156 rvsoc.cpu0.sysregs[2][11]
.sym 16171 rvsoc.cpu0.sysregs[3][11]
.sym 16172 rvsoc.cpu0.sysregs[2][11]
.sym 16173 rvsoc.cpu0.D_sysidx[1]
.sym 16174 rvsoc.cpu0.D_sysidx[0]
.sym 16177 $abc$63009$new_n5964_
.sym 16178 rvsoc.cpu0.D_sysidx[1]
.sym 16179 rvsoc.cpu0.sysregs[1][11]
.sym 16180 rvsoc.cpu0.sysregs[0][11]
.sym 16184 rvsoc.cpu0.sysregs[2][11]
.sym 16185 rvsoc.cpu0.sysregs[0][11]
.sym 16189 rvsoc.data_wdata[4]
.sym 16197 rvsoc.data_wdata[19]
.sym 16201 rvsoc.cpu0.F_insn[30]
.sym 16202 rvsoc.cpu0.F_insn[29]
.sym 16203 rvsoc.cpu0.F_insn[31]
.sym 16205 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 16206 rvsoc.clkn
.sym 16207 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 16208 $abc$63009$new_ys__n1607_
.sym 16209 rvsoc.cpu0.sysregs[3][4]
.sym 16210 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][16]
.sym 16211 $abc$63009$new_n5901_
.sym 16212 rvsoc.cpu0.sysregs[3][12]
.sym 16213 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][18]
.sym 16214 $abc$63009$new_ys__n6075_inv_
.sym 16215 $abc$63009$new_ys__n6076_inv_
.sym 16216 $abc$63009$new_ys__n1913_
.sym 16217 rvsoc.cpu0.D_op2[12]
.sym 16218 rvsoc.cpu0.D_op2[12]
.sym 16219 rvsoc.cpu0.sysregs[0][30]
.sym 16220 rvsoc.cpu0.F_insn[26]
.sym 16221 rvsoc.cpu0.F_insn[29]
.sym 16222 $abc$63009$new_ys__n2828_
.sym 16223 $abc$63009$new_ys__n44_
.sym 16224 $abc$63009$new_ys__n2347_inv_
.sym 16225 rvsoc.cpu0.F_insn[30]
.sym 16226 rvsoc.uart0.status[8]
.sym 16227 rvsoc.cpu0.F_insn[31]
.sym 16228 rvsoc.cpu0.E_sysidx[0]
.sym 16229 rvsoc.cpu0.E_funct3[1]
.sym 16230 rvsoc.cpu0.sysregs[2][3]
.sym 16231 $abc$63009$new_ys__n6035_
.sym 16232 $abc$63009$new_ys__n1790_
.sym 16233 rvsoc.mem_vdata[2][22]
.sym 16234 rvsoc.cpu0.sysregs[2][4]
.sym 16235 $abc$63009$auto$rtlil.cc:1819:NotGate$62793
.sym 16236 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[3]
.sym 16237 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59678
.sym 16238 rvsoc.cpu0.sysregs[2][9]
.sym 16239 $abc$63009$new_n3346_
.sym 16240 rvsoc.cpu0.F_insn[29]
.sym 16241 rvsoc.uart0.status[15]
.sym 16242 rvsoc.cpu0.sysregs[2][11]
.sym 16243 $abc$63009$auto$rtlil.cc:1712:And$3922[30]
.sym 16249 $abc$63009$new_ys__n6036_inv_
.sym 16250 $abc$63009$auto$rtlil.cc:1712:And$3922[16]
.sym 16257 rvsoc.cpu0.sysregs[1][5]
.sym 16258 rvsoc.cpu0.sysregs[0][5]
.sym 16261 rvsoc.cpu0.sysregs[3][5]
.sym 16262 $abc$63009$auto$rtlil.cc:1819:NotGate$62793
.sym 16266 rvsoc.cpu0.D_sysidx[1]
.sym 16267 rvsoc.cpu0.D_sysidx[0]
.sym 16268 rvsoc.cpu0.sysregs[0][4]
.sym 16271 rvsoc.cpu0.sysregs[2][5]
.sym 16273 $abc$63009$auto$rtlil.cc:1712:And$3922[18]
.sym 16274 rvsoc.cpu0.D_insn_typ[10]
.sym 16275 $abc$63009$new_ys__n6037_inv_
.sym 16276 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59678
.sym 16277 $abc$63009$auto$rtlil.cc:1712:And$3922[4]
.sym 16279 rvsoc.cpu0.sysregs[2][4]
.sym 16280 $abc$63009$auto$rtlil.cc:1712:And$3922[5]
.sym 16282 rvsoc.cpu0.D_sysidx[0]
.sym 16283 rvsoc.cpu0.sysregs[1][5]
.sym 16284 rvsoc.cpu0.sysregs[0][5]
.sym 16289 $abc$63009$auto$rtlil.cc:1712:And$3922[5]
.sym 16294 rvsoc.cpu0.sysregs[2][5]
.sym 16295 rvsoc.cpu0.sysregs[3][5]
.sym 16296 rvsoc.cpu0.D_sysidx[0]
.sym 16302 $abc$63009$auto$rtlil.cc:1712:And$3922[4]
.sym 16306 rvsoc.cpu0.D_insn_typ[10]
.sym 16307 rvsoc.cpu0.D_sysidx[1]
.sym 16308 $abc$63009$new_ys__n6036_inv_
.sym 16309 $abc$63009$new_ys__n6037_inv_
.sym 16312 $abc$63009$auto$rtlil.cc:1712:And$3922[18]
.sym 16319 rvsoc.cpu0.sysregs[0][4]
.sym 16321 rvsoc.cpu0.sysregs[2][4]
.sym 16326 $abc$63009$auto$rtlil.cc:1712:And$3922[16]
.sym 16328 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59678
.sym 16329 rvsoc.clka
.sym 16330 $abc$63009$auto$rtlil.cc:1819:NotGate$62793
.sym 16331 rvsoc.cpu0.sysregs[1][30]
.sym 16332 rvsoc.cpu0.sysregs[1][2]
.sym 16333 $abc$63009$auto$rtlil.cc:1712:And$3922[22]
.sym 16334 $abc$63009$new_n3616_
.sym 16335 $abc$63009$auto$rtlil.cc:1712:And$3922[3]
.sym 16336 $abc$63009$auto$rtlil.cc:1712:And$3922[2]
.sym 16337 rvsoc.cpu0.sysregs[1][12]
.sym 16338 $abc$63009$auto$rtlil.cc:1712:And$3922[5]
.sym 16340 rvsoc.cpu0.D_actv_pc[1]
.sym 16341 rvsoc.cpu0.sysregs[0][24]
.sym 16342 $abc$63009$new_ys__n2825_
.sym 16344 $PACKER_VCC_NET
.sym 16345 rvsoc.cpu0.sysregs[3][11]
.sym 16346 rvsoc.eram.adrs[10]
.sym 16347 rvsoc.cpu0.D_insn[23]
.sym 16349 rvsoc.cpu0.F_next_pc[3]
.sym 16351 $abc$63009$new_ys__n1777_
.sym 16352 rvsoc.cpu0.F_insn[21]
.sym 16353 rvsoc.data_wdata[29]
.sym 16354 $abc$63009$auto$rtlil.cc:1712:And$3922[16]
.sym 16355 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][16]
.sym 16356 $abc$63009$auto$rtlil.cc:1712:And$3922[3]
.sym 16357 rvsoc.cpu0.F_insn[21]
.sym 16358 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 16359 rvsoc.cpu0.F_insn[28]
.sym 16360 $abc$63009$auto$rtlil.cc:1712:And$3922[11]
.sym 16361 $abc$63009$auto$rtlil.cc:1819:NotGate$62793
.sym 16362 rvsoc.uart0.div[13]
.sym 16363 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59678
.sym 16364 rvsoc.cpu0.sysregs[1][30]
.sym 16365 rvsoc.cpu0.E_op1[3]
.sym 16366 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 16374 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59678
.sym 16378 rvsoc.cpu0.sysregs[0][2]
.sym 16379 rvsoc.cpu0.D_sysidx[0]
.sym 16383 $abc$63009$auto$rtlil.cc:1712:And$3922[24]
.sym 16385 $abc$63009$auto$rtlil.cc:1819:NotGate$62793
.sym 16387 $abc$63009$auto$rtlil.cc:1819:NotGate$62793
.sym 16388 rvsoc.cpu0.E_sysidx[0]
.sym 16389 $abc$63009$auto$rtlil.cc:1712:And$3922[30]
.sym 16390 $abc$63009$auto$rtlil.cc:1712:And$3922[22]
.sym 16393 $abc$63009$auto$rtlil.cc:1712:And$3922[2]
.sym 16394 $abc$63009$new_n2870_
.sym 16397 rvsoc.cpu0.sysregs[1][2]
.sym 16398 rvsoc.resetn
.sym 16400 rvsoc.cpu0.E_sysidx[1]
.sym 16401 $abc$63009$auto$rtlil.cc:1712:And$3922[0]
.sym 16407 $abc$63009$auto$rtlil.cc:1819:NotGate$62793
.sym 16408 rvsoc.resetn
.sym 16412 $abc$63009$auto$rtlil.cc:1712:And$3922[22]
.sym 16418 $abc$63009$auto$rtlil.cc:1712:And$3922[30]
.sym 16426 $abc$63009$auto$rtlil.cc:1712:And$3922[24]
.sym 16429 rvsoc.cpu0.sysregs[0][2]
.sym 16430 rvsoc.cpu0.D_sysidx[0]
.sym 16431 rvsoc.cpu0.sysregs[1][2]
.sym 16438 $abc$63009$auto$rtlil.cc:1712:And$3922[0]
.sym 16444 $abc$63009$auto$rtlil.cc:1712:And$3922[2]
.sym 16447 rvsoc.cpu0.E_sysidx[1]
.sym 16448 rvsoc.cpu0.E_sysidx[0]
.sym 16450 $abc$63009$new_n2870_
.sym 16451 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59678
.sym 16452 rvsoc.clka
.sym 16453 $abc$63009$auto$rtlil.cc:1819:NotGate$62793
.sym 16454 rvsoc.cpu0.sysregs[0][14]
.sym 16455 rvsoc.cpu0.sysregs[0][23]
.sym 16456 rvsoc.cpu0.sysregs[0][8]
.sym 16457 rvsoc.cpu0.sysregs[0][17]
.sym 16458 rvsoc.cpu0.sysregs[0][19]
.sym 16459 rvsoc.cpu0.sysregs[0][21]
.sym 16460 $abc$63009$new_n2870_
.sym 16461 rvsoc.cpu0.sysregs[0][20]
.sym 16463 rvsoc.cpu0.D_op2[7]
.sym 16464 rvsoc.cpu0.D_op2[7]
.sym 16465 rvsoc.cpu0.F_insn[28]
.sym 16466 rvsoc.cpu0.sysregs[3][2]
.sym 16467 rvsoc.uart0.rx_bitcnt[0]
.sym 16468 rvsoc.cpu0.E_next_pc[7]
.sym 16470 rvsoc.cpu0.sysregs[3][29]
.sym 16471 $abc$63009$auto$rtlil.cc:1712:And$3922[5]
.sym 16472 rvsoc.cpu0.D_actv_pc[12]
.sym 16473 rvsoc.mem_vdata[2][23]
.sym 16474 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59966
.sym 16475 rvsoc.cpu0.sysregs[1][20]
.sym 16476 rvsoc.cpu0.sysregs[3][28]
.sym 16477 $abc$63009$auto$rtlil.cc:1819:NotGate$62857
.sym 16478 $abc$63009$auto$rtlil.cc:1712:And$3922[12]
.sym 16479 rvsoc.cpu0.sysregs[0][30]
.sym 16480 rvsoc.data_wdata[31]
.sym 16481 rvsoc.cpu0.sysregs[0][24]
.sym 16482 $abc$63009$auto$rtlil.cc:1712:And$3922[8]
.sym 16483 $abc$63009$new_n3348_
.sym 16484 $abc$63009$new_n2885_
.sym 16485 rvsoc.cpu0.sysregs[0][0]
.sym 16486 rvsoc.cpu0.D_insn_typ[1]
.sym 16487 $abc$63009$auto$rtlil.cc:1712:And$3922[0]
.sym 16488 $abc$63009$auto$rtlil.cc:1712:And$3922[18]
.sym 16489 rvsoc.cpu0.sysregs[0][23]
.sym 16495 rvsoc.cpu0.sysregs[2][2]
.sym 16496 rvsoc.cpu0.D_sysidx[1]
.sym 16497 $abc$63009$new_ys__n6028_inv_
.sym 16499 $abc$63009$new_n3348_
.sym 16500 $abc$63009$auto$rtlil.cc:1712:And$3922[2]
.sym 16501 rvsoc.cpu0.D_insn_typ[10]
.sym 16505 rvsoc.cpu0.D_sysidx[0]
.sym 16507 $abc$63009$new_ys__n6027_inv_
.sym 16508 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 16509 $abc$63009$new_n3346_
.sym 16510 $abc$63009$auto$rtlil.cc:1712:And$3922[5]
.sym 16512 $abc$63009$auto$rtlil.cc:1712:And$3922[9]
.sym 16513 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$60254
.sym 16514 rvsoc.data_wdata[12]
.sym 16516 rvsoc.cpu0.sysregs[3][2]
.sym 16517 rvsoc.cpu0.E_op1[12]
.sym 16518 $abc$63009$auto$rtlil.cc:1712:And$3922[4]
.sym 16521 $abc$63009$auto$rtlil.cc:1712:And$3922[11]
.sym 16529 $abc$63009$auto$rtlil.cc:1712:And$3922[2]
.sym 16534 $abc$63009$auto$rtlil.cc:1712:And$3922[4]
.sym 16541 rvsoc.cpu0.D_sysidx[0]
.sym 16542 rvsoc.cpu0.sysregs[2][2]
.sym 16543 rvsoc.cpu0.sysregs[3][2]
.sym 16546 $abc$63009$auto$rtlil.cc:1712:And$3922[9]
.sym 16552 $abc$63009$new_n3348_
.sym 16553 $abc$63009$new_n3346_
.sym 16554 rvsoc.cpu0.E_op1[12]
.sym 16555 rvsoc.data_wdata[12]
.sym 16558 $abc$63009$auto$rtlil.cc:1712:And$3922[11]
.sym 16564 rvsoc.cpu0.D_insn_typ[10]
.sym 16565 rvsoc.cpu0.D_sysidx[1]
.sym 16566 $abc$63009$new_ys__n6028_inv_
.sym 16567 $abc$63009$new_ys__n6027_inv_
.sym 16571 $abc$63009$auto$rtlil.cc:1712:And$3922[5]
.sym 16574 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$60254
.sym 16575 rvsoc.clka
.sym 16576 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 16577 $abc$63009$auto$rtlil.cc:1712:And$3922[8]
.sym 16578 $abc$63009$auto$rtlil.cc:1712:And$3922[9]
.sym 16579 $abc$63009$auto$rtlil.cc:1712:And$3922[11]
.sym 16580 rvsoc.cpu0.sysregs[1][15]
.sym 16581 $abc$63009$auto$rtlil.cc:1712:And$3922[10]
.sym 16582 rvsoc.cpu0.sysregs[1][7]
.sym 16583 $abc$63009$auto$rtlil.cc:1712:And$3922[23]
.sym 16584 $abc$63009$auto$rtlil.cc:1712:And$3922[4]
.sym 16585 $abc$63009$new_ys__n12433_inv_
.sym 16586 rvsoc.data_wdata[11]
.sym 16587 rvsoc.data_wdata[11]
.sym 16588 $PACKER_VCC_NET
.sym 16589 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][17]
.sym 16590 $abc$63009$new_n2870_
.sym 16591 rvsoc.cpu0.sysregs[0][1]
.sym 16592 $abc$63009$auto$rtlil.cc:1819:NotGate$62857
.sym 16593 $abc$63009$auto$rtlil.cc:1712:And$3922[26]
.sym 16594 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59966
.sym 16595 rvsoc.cpu0.sysregs[3][25]
.sym 16596 $abc$63009$auto$rtlil.cc:1819:NotGate$62857
.sym 16597 rvsoc.cpu0.D_sysidx[1]
.sym 16598 rvsoc.cpu0.D_insn[18]
.sym 16599 $abc$63009$new_ys__n6074_
.sym 16600 $abc$63009$auto$rtlil.cc:1712:And$3922[26]
.sym 16601 $abc$63009$auto$rtlil.cc:1712:And$3922[6]
.sym 16602 rvsoc.data_wdata[6]
.sym 16603 rvsoc.cpu0.sysregs[1][31]
.sym 16604 $abc$63009$auto$rtlil.cc:1712:And$3922[1]
.sym 16605 $abc$63009$new_ys__n1873_inv_
.sym 16606 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][11]
.sym 16607 rvsoc.cpu0.sysregs[0][21]
.sym 16608 $abc$63009$auto$rtlil.cc:1712:And$3922[4]
.sym 16609 rvsoc.cpu0.E_op1[25]
.sym 16610 $abc$63009$auto$rtlil.cc:1712:And$3922[16]
.sym 16611 $abc$63009$auto$rtlil.cc:1712:And$3922[14]
.sym 16612 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59966
.sym 16618 rvsoc.data_wdata[6]
.sym 16623 rvsoc.cpu0.E_op1[15]
.sym 16624 $abc$63009$new_n2870_
.sym 16626 rvsoc.cpu0.E_sysidx[0]
.sym 16627 rvsoc.cpu0.E_op1[7]
.sym 16630 rvsoc.cpu0.E_op1[31]
.sym 16632 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[1]
.sym 16634 rvsoc.data_wdata[7]
.sym 16635 $abc$63009$new_n3346_
.sym 16637 rvsoc.cpu0.E_op1[27]
.sym 16638 rvsoc.data_wdata[15]
.sym 16639 rvsoc.cpu0.E_op1[6]
.sym 16640 rvsoc.data_wdata[31]
.sym 16641 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 16643 $abc$63009$new_n3346_
.sym 16644 $abc$63009$new_n3348_
.sym 16646 rvsoc.cpu0.E_sysidx[1]
.sym 16647 $abc$63009$new_ys__n12147_inv_
.sym 16648 $abc$63009$auto$rtlil.cc:1712:And$3922[31]
.sym 16649 rvsoc.data_wdata[27]
.sym 16651 rvsoc.cpu0.E_op1[7]
.sym 16652 $abc$63009$new_n3348_
.sym 16653 rvsoc.data_wdata[7]
.sym 16654 $abc$63009$new_n3346_
.sym 16657 $abc$63009$auto$rtlil.cc:1712:And$3922[31]
.sym 16658 $abc$63009$new_ys__n12147_inv_
.sym 16659 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 16666 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[1]
.sym 16669 $abc$63009$new_n3348_
.sym 16670 rvsoc.data_wdata[27]
.sym 16671 rvsoc.cpu0.E_op1[27]
.sym 16672 $abc$63009$new_n3346_
.sym 16675 rvsoc.data_wdata[6]
.sym 16676 rvsoc.cpu0.E_op1[6]
.sym 16677 $abc$63009$new_n3346_
.sym 16678 $abc$63009$new_n3348_
.sym 16681 rvsoc.cpu0.E_op1[15]
.sym 16682 rvsoc.data_wdata[15]
.sym 16683 $abc$63009$new_n3348_
.sym 16684 $abc$63009$new_n3346_
.sym 16687 rvsoc.data_wdata[31]
.sym 16688 $abc$63009$new_n3348_
.sym 16689 $abc$63009$new_n3346_
.sym 16690 rvsoc.cpu0.E_op1[31]
.sym 16693 rvsoc.cpu0.E_sysidx[0]
.sym 16694 $abc$63009$new_n2870_
.sym 16695 rvsoc.cpu0.E_sysidx[1]
.sym 16698 rvsoc.clka
.sym 16700 rvsoc.cpu0.sysregs[2][21]
.sym 16701 $abc$63009$new_n3346_
.sym 16702 $abc$63009$new_n3348_
.sym 16703 $abc$63009$auto$rtlil.cc:1712:And$3922[14]
.sym 16704 $abc$63009$auto$rtlil.cc:1712:And$3922[0]
.sym 16705 $abc$63009$new_n5832_
.sym 16706 $abc$63009$new_ys__n6023_
.sym 16707 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][21]
.sym 16708 rvsoc.data_wdata[7]
.sym 16709 rvsoc.cpu0.D_actv_pc[13]
.sym 16710 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[27]
.sym 16711 rvsoc.data_wdata[7]
.sym 16712 $abc$63009$auto$rtlil.cc:1819:NotGate$62857
.sym 16713 rvsoc.data_wdata[21]
.sym 16714 $abc$63009$auto$rtlil.cc:1712:And$3922[15]
.sym 16715 rvsoc.cpu0.sysregs[1][15]
.sym 16716 rvsoc.cpu0.sysregs[2][31]
.sym 16718 $abc$63009$auto$rtlil.cc:1819:NotGate$62857
.sym 16719 rvsoc.cpu0.E_op1[15]
.sym 16720 $abc$63009$auto$rtlil.cc:1712:And$3922[27]
.sym 16721 rvsoc.data_wdata[17]
.sym 16722 rvsoc.cpu0.D_insn_typ[4]
.sym 16723 rvsoc.cpu0.D_op1[4]
.sym 16724 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[3]
.sym 16725 rvsoc.cpu0.F_insn[28]
.sym 16726 rvsoc.data_wdata[14]
.sym 16727 $abc$63009$auto$rtlil.cc:1712:And$3922[30]
.sym 16728 rvsoc.uart0.status[15]
.sym 16729 rvsoc.cpu0.E_op1[23]
.sym 16730 $abc$63009$auto$rtlil.cc:1712:And$3922[1]
.sym 16731 rvsoc.cpu0.E_op1[11]
.sym 16732 rvsoc.cpu0.sysregs[3][24]
.sym 16733 $abc$63009$auto$rtlil.cc:1712:And$3922[31]
.sym 16734 $abc$63009$auto$rtlil.cc:1712:And$3922[13]
.sym 16735 $abc$63009$new_n3346_
.sym 16741 $abc$63009$auto$rtlil.cc:1712:And$3922[8]
.sym 16746 rvsoc.cpu0.E_op1[18]
.sym 16747 rvsoc.data_wdata[18]
.sym 16749 rvsoc.cpu0.E_op1[1]
.sym 16753 $abc$63009$auto$rtlil.cc:1712:And$3922[10]
.sym 16754 rvsoc.data_wdata[16]
.sym 16756 rvsoc.cpu0.E_op1[13]
.sym 16759 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$60254
.sym 16760 rvsoc.data_wdata[13]
.sym 16761 rvsoc.data_wdata[1]
.sym 16762 $abc$63009$auto$rtlil.cc:1712:And$3922[0]
.sym 16764 rvsoc.cpu0.E_op1[16]
.sym 16766 $abc$63009$new_n3346_
.sym 16767 $abc$63009$new_n3348_
.sym 16768 $abc$63009$auto$rtlil.cc:1712:And$3922[14]
.sym 16770 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 16777 $abc$63009$auto$rtlil.cc:1712:And$3922[0]
.sym 16780 rvsoc.data_wdata[13]
.sym 16781 rvsoc.cpu0.E_op1[13]
.sym 16782 $abc$63009$new_n3348_
.sym 16783 $abc$63009$new_n3346_
.sym 16786 $abc$63009$new_n3346_
.sym 16787 rvsoc.cpu0.E_op1[16]
.sym 16788 rvsoc.data_wdata[16]
.sym 16789 $abc$63009$new_n3348_
.sym 16792 $abc$63009$auto$rtlil.cc:1712:And$3922[10]
.sym 16798 $abc$63009$auto$rtlil.cc:1712:And$3922[8]
.sym 16804 rvsoc.cpu0.E_op1[18]
.sym 16805 rvsoc.data_wdata[18]
.sym 16806 $abc$63009$new_n3348_
.sym 16807 $abc$63009$new_n3346_
.sym 16812 $abc$63009$auto$rtlil.cc:1712:And$3922[14]
.sym 16816 $abc$63009$new_n3348_
.sym 16817 rvsoc.data_wdata[1]
.sym 16818 rvsoc.cpu0.E_op1[1]
.sym 16819 $abc$63009$new_n3346_
.sym 16820 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$60254
.sym 16821 rvsoc.clka
.sym 16822 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 16823 rvsoc.uart0.status[15]
.sym 16824 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][20]
.sym 16825 $abc$63009$new_ys__n6081_inv_
.sym 16826 $abc$63009$new_ys__n6114_inv_
.sym 16827 $abc$63009$new_n3383_
.sym 16828 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][19]
.sym 16829 $abc$63009$new_ys__n6082_inv_
.sym 16830 $abc$63009$auto$rtlil.cc:1712:And$3922[24]
.sym 16832 rvsoc.uart0.div[4]
.sym 16834 rvsoc.cpu0.D_op2[3]
.sym 16835 $abc$63009$new_n3311_
.sym 16836 rvsoc.cpu0.sysregs[3][13]
.sym 16837 rvsoc.eram.adrs[0]
.sym 16838 rvsoc.cpu0.D_insn_typ[5]
.sym 16839 rvsoc.cpu0.E_op1[14]
.sym 16840 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[1]
.sym 16841 rvsoc.cpu0.sysregs[3][1]
.sym 16842 rvsoc.cpu0.F_insn[28]
.sym 16843 $abc$63009$new_n5927_
.sym 16844 rvsoc.cpu0.E_op1[13]
.sym 16845 rvsoc.data_wdata[30]
.sym 16846 $abc$63009$techmap$techmap4053\rvsoc.eram.bram_mem.8.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4050_Y
.sym 16847 rvsoc.cpu0.sysregs[1][25]
.sym 16848 rvsoc.cpu0.sysregs[1][28]
.sym 16850 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 16851 rvsoc.data_wdata[25]
.sym 16852 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 16853 rvsoc.cpu0.F_insn[21]
.sym 16854 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 16855 rvsoc.cpu0.E_op1[19]
.sym 16856 rvsoc.cpu0.sysregs[1][30]
.sym 16857 rvsoc.cpu0.E_op1[3]
.sym 16858 rvsoc.uart0.div[13]
.sym 16865 $abc$63009$new_n3346_
.sym 16866 $abc$63009$new_n3348_
.sym 16868 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 16869 rvsoc.data_wdata[25]
.sym 16873 $abc$63009$new_n3346_
.sym 16874 $abc$63009$new_n3348_
.sym 16876 rvsoc.cpu0.sysregs[2][8]
.sym 16877 rvsoc.data_wdata[26]
.sym 16879 $abc$63009$auto$rtlil.cc:1712:And$3922[30]
.sym 16880 rvsoc.cpu0.E_op1[30]
.sym 16881 rvsoc.cpu0.E_op1[25]
.sym 16883 rvsoc.data_wdata[28]
.sym 16885 rvsoc.cpu0.sysregs[0][8]
.sym 16886 rvsoc.data_wdata[30]
.sym 16891 rvsoc.cpu0.E_op1[28]
.sym 16892 rvsoc.data_wdata[29]
.sym 16893 rvsoc.cpu0.E_op1[29]
.sym 16894 rvsoc.cpu0.E_op1[26]
.sym 16895 $abc$63009$auto$rtlil.cc:1712:And$3922[24]
.sym 16899 $abc$63009$auto$rtlil.cc:1712:And$3922[24]
.sym 16903 rvsoc.cpu0.sysregs[0][8]
.sym 16905 rvsoc.cpu0.sysregs[2][8]
.sym 16909 $abc$63009$new_n3346_
.sym 16910 rvsoc.cpu0.E_op1[26]
.sym 16911 rvsoc.data_wdata[26]
.sym 16912 $abc$63009$new_n3348_
.sym 16915 rvsoc.cpu0.E_op1[25]
.sym 16916 $abc$63009$new_n3346_
.sym 16917 rvsoc.data_wdata[25]
.sym 16918 $abc$63009$new_n3348_
.sym 16923 $abc$63009$auto$rtlil.cc:1712:And$3922[30]
.sym 16927 rvsoc.data_wdata[29]
.sym 16928 $abc$63009$new_n3346_
.sym 16929 $abc$63009$new_n3348_
.sym 16930 rvsoc.cpu0.E_op1[29]
.sym 16933 $abc$63009$new_n3348_
.sym 16934 $abc$63009$new_n3346_
.sym 16935 rvsoc.cpu0.E_op1[28]
.sym 16936 rvsoc.data_wdata[28]
.sym 16939 $abc$63009$new_n3346_
.sym 16940 rvsoc.data_wdata[30]
.sym 16941 $abc$63009$new_n3348_
.sym 16942 rvsoc.cpu0.E_op1[30]
.sym 16944 rvsoc.clka
.sym 16945 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 16946 $abc$63009$new_n4713_
.sym 16947 rvsoc.cpu0.D_insn[31]
.sym 16948 $abc$63009$new_n4844_
.sym 16949 $abc$63009$new_ys__n1577_
.sym 16950 rvsoc.cpu0.D_insn[24]
.sym 16951 $abc$63009$new_n4712_
.sym 16952 $abc$63009$new_n4709_
.sym 16953 rvsoc.cpu0.D_insn[28]
.sym 16954 rvsoc.data_wdata[15]
.sym 16955 rvsoc.cpu0.D_op2[8]
.sym 16956 rvsoc.cpu0.D_op2[8]
.sym 16957 $abc$63009$new_n4329_
.sym 16958 $abc$63009$new_n4899_
.sym 16959 rvsoc.cpu0.sysregs[1][20]
.sym 16960 $abc$63009$auto$rtlil.cc:1712:And$3922[29]
.sym 16962 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][8]
.sym 16963 $abc$63009$auto$rtlil.cc:1712:And$3922[24]
.sym 16964 rvsoc.cpu0.D_op2[13]
.sym 16965 rvsoc.data_wdata[24]
.sym 16967 $abc$63009$new_ys__n6068_
.sym 16968 $abc$63009$new_ys__n6059_inv_
.sym 16969 rvsoc.cpu0.D_actv_pc[13]
.sym 16970 $abc$63009$new_n3384_
.sym 16971 rvsoc.cpu0.D_insn_typ[1]
.sym 16972 rvsoc.data_wdata[31]
.sym 16973 rvsoc.cpu0.sysregs[0][24]
.sym 16974 rvsoc.cpu0.sysregs[0][30]
.sym 16975 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 16976 $abc$63009$new_n2885_
.sym 16977 rvsoc.cpu0.D_insn[28]
.sym 16978 $abc$63009$new_n3393_
.sym 16979 rvsoc.cpu0.E_op1[29]
.sym 16980 rvsoc.cpu0.E_op1[26]
.sym 16981 rvsoc.cpu0.D_insn[31]
.sym 16987 rvsoc.cpu0.sysregs[2][0]
.sym 16988 rvsoc.cpu0.D_sysidx[1]
.sym 16989 rvsoc.cpu0.sysregs[3][25]
.sym 16990 rvsoc.cpu0.D_sysidx[0]
.sym 16991 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 16993 rvsoc.cpu0.sysregs[0][28]
.sym 16995 rvsoc.cpu0.sysregs[2][24]
.sym 16996 rvsoc.cpu0.D_sysidx[1]
.sym 16998 rvsoc.cpu0.D_sysidx[0]
.sym 16999 rvsoc.cpu0.sysregs[2][30]
.sym 17002 rvsoc.cpu0.D_insn[16]
.sym 17003 rvsoc.cpu0.sysregs[3][28]
.sym 17004 rvsoc.cpu0.sysregs[0][0]
.sym 17006 rvsoc.cpu0.sysregs[2][28]
.sym 17007 rvsoc.cpu0.sysregs[1][25]
.sym 17008 rvsoc.cpu0.sysregs[1][28]
.sym 17010 rvsoc.cpu0.D_op1[1]
.sym 17011 $abc$63009$new_n5931_
.sym 17013 $abc$63009$new_n5923_
.sym 17014 rvsoc.cpu0.sysregs[0][30]
.sym 17016 rvsoc.cpu0.sysregs[0][24]
.sym 17017 rvsoc.cpu0.sysregs[2][25]
.sym 17018 rvsoc.cpu0.sysregs[0][25]
.sym 17020 rvsoc.cpu0.D_sysidx[0]
.sym 17021 rvsoc.cpu0.D_sysidx[1]
.sym 17022 rvsoc.cpu0.sysregs[3][28]
.sym 17023 rvsoc.cpu0.sysregs[2][28]
.sym 17027 rvsoc.cpu0.sysregs[0][24]
.sym 17028 rvsoc.cpu0.sysregs[2][24]
.sym 17032 rvsoc.cpu0.sysregs[3][25]
.sym 17033 rvsoc.cpu0.D_sysidx[0]
.sym 17034 rvsoc.cpu0.D_sysidx[1]
.sym 17035 rvsoc.cpu0.sysregs[2][25]
.sym 17040 rvsoc.cpu0.sysregs[2][30]
.sym 17041 rvsoc.cpu0.sysregs[0][30]
.sym 17044 rvsoc.cpu0.sysregs[0][28]
.sym 17045 rvsoc.cpu0.sysregs[1][28]
.sym 17046 rvsoc.cpu0.D_sysidx[1]
.sym 17047 $abc$63009$new_n5931_
.sym 17050 rvsoc.cpu0.D_sysidx[1]
.sym 17051 rvsoc.cpu0.sysregs[0][25]
.sym 17052 $abc$63009$new_n5923_
.sym 17053 rvsoc.cpu0.sysregs[1][25]
.sym 17056 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 17057 rvsoc.cpu0.D_op1[1]
.sym 17058 rvsoc.cpu0.D_insn[16]
.sym 17062 rvsoc.cpu0.sysregs[0][0]
.sym 17063 rvsoc.cpu0.sysregs[2][0]
.sym 17066 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 17067 rvsoc.clka
.sym 17069 $abc$63009$new_n3385_
.sym 17070 $abc$63009$new_ys__n2410_inv_
.sym 17071 $abc$63009$new_ys__n2409_inv_
.sym 17072 rvsoc.uart0.div[21]
.sym 17073 rvsoc.uart0.div[27]
.sym 17074 rvsoc.uart0.div[13]
.sym 17075 $abc$63009$new_n3384_
.sym 17076 $abc$63009$new_ys__n2408_inv_
.sym 17077 rvsoc.data_adrs[3]
.sym 17078 rvsoc.data_wdata[29]
.sym 17079 rvsoc.data_wdata[29]
.sym 17080 $abc$63009$new_n3640_
.sym 17081 $PACKER_VCC_NET
.sym 17082 rvsoc.cpu0.D_actv_pc[30]
.sym 17083 rvsoc.cpu0.D_insn_typ[10]
.sym 17084 rvsoc.cpu0.D_insn[18]
.sym 17085 rvsoc.data_wdata[16]
.sym 17086 rvsoc.cpu0.D_insn[28]
.sym 17088 rvsoc.data_wdata[15]
.sym 17089 rvsoc.cpu0.D_sysidx[0]
.sym 17090 rvsoc.cpu0.D_insn[31]
.sym 17091 $abc$63009$new_ys__n6107_
.sym 17092 rvsoc.cpu0.D_op1[5]
.sym 17093 $abc$63009$new_ys__n1873_inv_
.sym 17094 rvsoc.cpu0.E_op1[17]
.sym 17095 rvsoc.data_wdata[29]
.sym 17096 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][30]
.sym 17097 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 17098 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][11]
.sym 17099 rvsoc.cpu0.E_op1[24]
.sym 17100 rvsoc.cpu0.D_op2[10]
.sym 17101 rvsoc.cpu0.E_op1[25]
.sym 17102 rvsoc.data_wdata[7]
.sym 17103 rvsoc.cpu0.E_op1[30]
.sym 17104 rvsoc.cpu0.D_op2[11]
.sym 17110 rvsoc.cpu0.E_op1[15]
.sym 17112 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[1]
.sym 17113 rvsoc.cpu0.E_op1[18]
.sym 17116 rvsoc.cpu0.E_op1[17]
.sym 17117 rvsoc.cpu0.E_op1[12]
.sym 17118 $abc$63009$new_n4330_
.sym 17119 rvsoc.cpu0.E_op1[13]
.sym 17120 rvsoc.cpu0.D_actv_pc[7]
.sym 17122 rvsoc.cpu0.E_op1[14]
.sym 17123 rvsoc.cpu0.E_op1[16]
.sym 17127 rvsoc.cpu0.D_funct3[2]
.sym 17128 $abc$63009$new_n4165_
.sym 17133 rvsoc.cpu0.D_insn_typ[10]
.sym 17135 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[3]
.sym 17136 rvsoc.cpu0.E_op1[19]
.sym 17140 $abc$63009$new_ys__n2412_inv_
.sym 17141 $abc$63009$new_ys__n2411_inv_
.sym 17144 rvsoc.cpu0.D_funct3[2]
.sym 17146 rvsoc.cpu0.D_insn_typ[10]
.sym 17152 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[3]
.sym 17155 $abc$63009$new_n4165_
.sym 17156 rvsoc.cpu0.D_actv_pc[7]
.sym 17158 $abc$63009$new_n4330_
.sym 17162 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[1]
.sym 17169 $abc$63009$new_ys__n2411_inv_
.sym 17170 $abc$63009$new_ys__n2412_inv_
.sym 17179 rvsoc.cpu0.E_op1[17]
.sym 17180 rvsoc.cpu0.E_op1[19]
.sym 17181 rvsoc.cpu0.E_op1[16]
.sym 17182 rvsoc.cpu0.E_op1[18]
.sym 17185 rvsoc.cpu0.E_op1[14]
.sym 17186 rvsoc.cpu0.E_op1[15]
.sym 17187 rvsoc.cpu0.E_op1[12]
.sym 17188 rvsoc.cpu0.E_op1[13]
.sym 17190 rvsoc.clka
.sym 17192 $abc$63009$new_ys__n2826_
.sym 17193 $abc$63009$new_ys__n2341_inv_
.sym 17194 rvsoc.data_adrs[19]
.sym 17195 $abc$63009$new_ys__n318_inv_
.sym 17196 rvsoc.data_adrs[17]
.sym 17197 $abc$63009$new_n3262_
.sym 17198 rvsoc.data_adrs[18]
.sym 17199 rvsoc.data_adrs[16]
.sym 17201 rvsoc.cpu0.D_op2[13]
.sym 17202 rvsoc.cpu0.D_op2[13]
.sym 17203 rvsoc.cpu0.E_op1[23]
.sym 17204 rvsoc.cpu0.E_op1[15]
.sym 17205 rvsoc.cpu0.E_rd[2]
.sym 17206 rvsoc.cpu0.D_actv_pc[11]
.sym 17207 rvsoc.uart0.div[21]
.sym 17208 $abc$63009$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 17209 rvsoc.data_wdata[21]
.sym 17210 rvsoc.cpu0.F_insn[29]
.sym 17211 rvsoc.cpu0.E_op1[16]
.sym 17212 rvsoc.cpu0.D_op2[3]
.sym 17213 $PACKER_VCC_NET
.sym 17214 $abc$63009$new_n4417_
.sym 17216 rvsoc.cpu0.F_insn[27]
.sym 17218 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[19]
.sym 17219 rvsoc.cpu0.E_op1[1]
.sym 17220 rvsoc.cpu0.D_actv_pc[19]
.sym 17221 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[3]
.sym 17222 $abc$63009$new_n4277_
.sym 17223 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[18]
.sym 17224 rvsoc.cpu0.D_op2[6]
.sym 17225 rvsoc.cpu0.E_op1[23]
.sym 17227 rvsoc.cpu0.E_op1[11]
.sym 17233 $abc$63009$new_n3394_
.sym 17235 rvsoc.cpu0.E_op1[23]
.sym 17236 $abc$63009$new_ys__n2413_inv_
.sym 17238 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][8]
.sym 17239 rvsoc.cpu0.E_op1[25]
.sym 17240 rvsoc.cpu0.E_op1[28]
.sym 17241 rvsoc.cpu0.E_op1[21]
.sym 17242 rvsoc.cpu0.E_op1[22]
.sym 17243 $abc$63009$new_ys__n2414_inv_
.sym 17246 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 17247 rvsoc.cpu0.E_op1[20]
.sym 17248 rvsoc.data_wdata[0]
.sym 17249 rvsoc.cpu0.E_op1[29]
.sym 17250 rvsoc.cpu0.D_op1[13]
.sym 17251 rvsoc.cpu0.D_op1[17]
.sym 17252 rvsoc.cpu0.E_op1[26]
.sym 17255 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][17]
.sym 17256 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][30]
.sym 17258 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][11]
.sym 17259 rvsoc.cpu0.E_op1[24]
.sym 17260 rvsoc.cpu0.E_op1[27]
.sym 17263 rvsoc.cpu0.D_op1[12]
.sym 17266 rvsoc.data_wdata[0]
.sym 17267 rvsoc.cpu0.E_op1[28]
.sym 17268 rvsoc.cpu0.E_op1[29]
.sym 17272 rvsoc.cpu0.D_op1[13]
.sym 17278 rvsoc.cpu0.E_op1[27]
.sym 17279 rvsoc.cpu0.E_op1[24]
.sym 17280 rvsoc.cpu0.E_op1[25]
.sym 17281 rvsoc.cpu0.E_op1[26]
.sym 17284 rvsoc.cpu0.E_op1[21]
.sym 17285 rvsoc.cpu0.E_op1[23]
.sym 17286 rvsoc.cpu0.E_op1[20]
.sym 17287 rvsoc.cpu0.E_op1[22]
.sym 17291 $abc$63009$new_ys__n2414_inv_
.sym 17292 $abc$63009$new_n3394_
.sym 17293 $abc$63009$new_ys__n2413_inv_
.sym 17296 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][30]
.sym 17297 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][11]
.sym 17298 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][8]
.sym 17299 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][17]
.sym 17304 rvsoc.cpu0.D_op1[17]
.sym 17308 rvsoc.cpu0.D_op1[12]
.sym 17312 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 17313 rvsoc.clka
.sym 17314 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 17315 $abc$63009$new_n3282_
.sym 17316 rvsoc.data_adrs[24]
.sym 17317 rvsoc.data_adrs[27]
.sym 17318 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[1]
.sym 17319 rvsoc.data_adrs[25]
.sym 17320 $abc$63009$new_ys__n316_inv_
.sym 17321 rvsoc.data_adrs[26]
.sym 17322 $abc$63009$new_n3278_
.sym 17324 $abc$63009$new_n4165_
.sym 17326 $abc$63009$new_ys__n1448_
.sym 17327 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[23]
.sym 17328 rvsoc.cpu0.E_op1[31]
.sym 17329 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[17]
.sym 17330 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 17331 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[16]
.sym 17332 rvsoc.cpu0.D_op2[12]
.sym 17335 rvsoc.eram.adrs[0]
.sym 17336 rvsoc.eram.adrs[10]
.sym 17337 rvsoc.data_wdata[29]
.sym 17338 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 17339 rvsoc.cpu0.E_op1[19]
.sym 17340 rvsoc.cpu0.F_insn[23]
.sym 17341 rvsoc.cpu0.E_op1[30]
.sym 17342 rvsoc.cpu0.D_op2[8]
.sym 17343 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 17344 rvsoc.cpu0.D_op1[25]
.sym 17345 rvsoc.cpu0.E_op1[28]
.sym 17346 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[26]
.sym 17347 $abc$63009$new_ys__n3271_inv_
.sym 17348 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[27]
.sym 17349 rvsoc.cpu0.E_op1[3]
.sym 17350 rvsoc.cpu0.D_op2[7]
.sym 17362 rvsoc.cpu0.D_op1[22]
.sym 17368 rvsoc.cpu0.D_op1[25]
.sym 17370 rvsoc.cpu0.D_op1[21]
.sym 17372 rvsoc.cpu0.D_op1[30]
.sym 17373 rvsoc.cpu0.D_op1[23]
.sym 17377 rvsoc.cpu0.D_op1[28]
.sym 17379 rvsoc.cpu0.D_op1[19]
.sym 17380 rvsoc.cpu0.D_op1[11]
.sym 17385 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 17392 rvsoc.cpu0.D_op1[21]
.sym 17398 rvsoc.cpu0.D_op1[22]
.sym 17404 rvsoc.cpu0.D_op1[23]
.sym 17409 rvsoc.cpu0.D_op1[11]
.sym 17414 rvsoc.cpu0.D_op1[19]
.sym 17420 rvsoc.cpu0.D_op1[30]
.sym 17426 rvsoc.cpu0.D_op1[25]
.sym 17431 rvsoc.cpu0.D_op1[28]
.sym 17435 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 17436 rvsoc.clka
.sym 17437 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 17438 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[7]
.sym 17439 $abc$63009$new_ys__n2827_
.sym 17440 rvsoc.cpu0.D_op3[10]
.sym 17441 rvsoc.cpu0.D_op3[2]
.sym 17442 rvsoc.cpu0.D_op3[16]
.sym 17443 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[3]
.sym 17444 rvsoc.cpu0.D_op3[19]
.sym 17445 rvsoc.cpu0.D_op3[5]
.sym 17446 rvsoc.cpu0.E_op1[19]
.sym 17450 $abc$63009$auto$rtlil.cc:1819:NotGate$62435
.sym 17451 rvsoc.cpu0.D_op1[2]
.sym 17453 $abc$63009$new_n3280_
.sym 17454 rvsoc.cpu0.D_op2[30]
.sym 17456 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[25]
.sym 17457 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[24]
.sym 17458 rvsoc.cpu0.D_op1[21]
.sym 17459 $abc$63009$new_ys__n6098_
.sym 17460 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[24]
.sym 17461 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[26]
.sym 17462 rvsoc.cpu0.D_op2[6]
.sym 17463 rvsoc.data_wdata[31]
.sym 17464 $abc$63009$new_ys__n2826_
.sym 17465 rvsoc.cpu0.E_op1[11]
.sym 17466 $abc$63009$new_ys__n2826_
.sym 17467 $abc$63009$new_ys__n3769_
.sym 17468 $abc$63009$new_n2885_
.sym 17469 rvsoc.cpu0.D_op3[5]
.sym 17470 $abc$63009$new_n3640_
.sym 17471 rvsoc.cpu0.D_insn_typ[1]
.sym 17472 rvsoc.cpu0.D_op1[12]
.sym 17473 $abc$63009$new_ys__n2827_
.sym 17479 $abc$63009$new_ys__n4103_
.sym 17482 rvsoc.cpu0.F_insn[26]
.sym 17484 $abc$63009$new_ys__n4103_
.sym 17486 rvsoc.cpu0.F_insn[31]
.sym 17487 $abc$63009$new_n3631_
.sym 17488 $abc$63009$new_n3633_
.sym 17489 $abc$63009$new_n3628_
.sym 17490 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 17491 $abc$63009$new_n3642_
.sym 17492 rvsoc.cpu0.F_actv_pc[19]
.sym 17493 $abc$63009$new_n3637_
.sym 17494 rvsoc.cpu0.F_insn_typ[2]
.sym 17495 $abc$63009$new_n3640_
.sym 17498 rvsoc.cpu0.F_insn[30]
.sym 17500 rvsoc.cpu0.F_insn[23]
.sym 17502 rvsoc.cpu0.F_insn[28]
.sym 17504 $abc$63009$new_n3622_
.sym 17506 rvsoc.cpu0.F_insn[27]
.sym 17512 rvsoc.cpu0.F_insn_typ[2]
.sym 17513 $abc$63009$new_ys__n4103_
.sym 17515 rvsoc.cpu0.F_insn[31]
.sym 17518 $abc$63009$new_n3642_
.sym 17519 $abc$63009$new_n3640_
.sym 17524 rvsoc.cpu0.F_actv_pc[19]
.sym 17530 $abc$63009$new_n3631_
.sym 17531 rvsoc.cpu0.F_insn_typ[2]
.sym 17532 $abc$63009$new_ys__n4103_
.sym 17533 rvsoc.cpu0.F_insn[27]
.sym 17536 $abc$63009$new_ys__n4103_
.sym 17537 rvsoc.cpu0.F_insn[26]
.sym 17538 rvsoc.cpu0.F_insn_typ[2]
.sym 17539 $abc$63009$new_n3628_
.sym 17542 rvsoc.cpu0.F_insn[30]
.sym 17543 $abc$63009$new_ys__n4103_
.sym 17544 $abc$63009$new_n3637_
.sym 17545 rvsoc.cpu0.F_insn_typ[2]
.sym 17548 rvsoc.cpu0.F_insn_typ[2]
.sym 17550 $abc$63009$new_n3622_
.sym 17551 rvsoc.cpu0.F_insn[23]
.sym 17554 $abc$63009$new_ys__n4103_
.sym 17555 rvsoc.cpu0.F_insn_typ[2]
.sym 17556 rvsoc.cpu0.F_insn[28]
.sym 17557 $abc$63009$new_n3633_
.sym 17558 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 17559 rvsoc.clka
.sym 17561 rvsoc.cpu0.D_op3[29]
.sym 17562 $abc$63009$new_n3622_
.sym 17563 $abc$63009$new_ys__n1230_
.sym 17564 rvsoc.cpu0.D_op3[31]
.sym 17565 $abc$63009$new_ys__n1208_
.sym 17566 $abc$63009$new_ys__n1186_
.sym 17567 $abc$63009$new_n5966_
.sym 17568 rvsoc.cpu0.D_op3[22]
.sym 17569 rvsoc.cpu0.D_op2[6]
.sym 17573 $abc$63009$new_n3640_
.sym 17574 rvsoc.data_wdata[16]
.sym 17575 rvsoc.cpu0.D_op2[10]
.sym 17576 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 17577 $abc$63009$new_n5936_
.sym 17578 rvsoc.data_wdata[10]
.sym 17579 rvsoc.data_wdata[2]
.sym 17580 $abc$63009$new_ys__n4103_
.sym 17581 rvsoc.cpu0.D_op2[7]
.sym 17582 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 17583 $abc$63009$new_ys__n4103_
.sym 17584 rvsoc.cpu0.D_op1[22]
.sym 17585 rvsoc.cpu0.D_op3[10]
.sym 17586 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][11]
.sym 17587 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 17588 rvsoc.cpu0.D_op2[7]
.sym 17589 rvsoc.data_wdata[7]
.sym 17590 $abc$63009$new_ys__n1873_inv_
.sym 17591 rvsoc.data_wdata[29]
.sym 17592 rvsoc.cpu0.D_op2[10]
.sym 17593 rvsoc.data_wdata[6]
.sym 17594 $abc$63009$new_n3616_
.sym 17595 rvsoc.cpu0.D_op2[5]
.sym 17596 rvsoc.cpu0.D_op2[11]
.sym 17602 $abc$63009$new_n4417_
.sym 17603 rvsoc.cpu0.D_op1[3]
.sym 17604 rvsoc.cpu0.cpu_rs2[6]
.sym 17605 $abc$63009$new_n3616_
.sym 17606 $abc$63009$new_ys__n6110_
.sym 17607 rvsoc.data_wdata[7]
.sym 17610 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 17611 $abc$63009$new_ys__n2827_
.sym 17612 rvsoc.cpu0.cpu_rs2[7]
.sym 17615 rvsoc.data_wdata[8]
.sym 17617 rvsoc.data_wdata[12]
.sym 17618 $abc$63009$new_n3616_
.sym 17619 rvsoc.data_wdata[6]
.sym 17621 rvsoc.cpu0.cpu_rs2[10]
.sym 17622 rvsoc.data_wdata[10]
.sym 17623 rvsoc.cpu0.cpu_rs2[12]
.sym 17624 rvsoc.cpu0.D_insn[18]
.sym 17625 $abc$63009$new_n5936_
.sym 17626 rvsoc.cpu0.D_insn_typ[10]
.sym 17629 $abc$63009$new_ys__n1448_
.sym 17630 rvsoc.cpu0.cpu_rs2[8]
.sym 17631 $abc$63009$new_ys__n6056_
.sym 17632 $abc$63009$new_n5966_
.sym 17635 $abc$63009$new_n3616_
.sym 17636 rvsoc.data_wdata[7]
.sym 17637 $abc$63009$new_ys__n2827_
.sym 17638 rvsoc.cpu0.cpu_rs2[7]
.sym 17641 rvsoc.cpu0.cpu_rs2[8]
.sym 17642 $abc$63009$new_ys__n2827_
.sym 17643 $abc$63009$new_n3616_
.sym 17644 rvsoc.data_wdata[8]
.sym 17647 $abc$63009$new_ys__n2827_
.sym 17648 $abc$63009$new_n3616_
.sym 17649 rvsoc.cpu0.cpu_rs2[6]
.sym 17650 rvsoc.data_wdata[6]
.sym 17653 $abc$63009$new_n5966_
.sym 17654 $abc$63009$new_n4417_
.sym 17655 rvsoc.cpu0.D_insn_typ[10]
.sym 17656 $abc$63009$new_ys__n6056_
.sym 17659 rvsoc.data_wdata[12]
.sym 17660 rvsoc.cpu0.cpu_rs2[12]
.sym 17661 $abc$63009$new_ys__n2827_
.sym 17662 $abc$63009$new_n3616_
.sym 17665 rvsoc.cpu0.D_op1[3]
.sym 17666 rvsoc.cpu0.D_insn[18]
.sym 17667 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 17671 rvsoc.data_wdata[10]
.sym 17672 $abc$63009$new_n3616_
.sym 17673 $abc$63009$new_ys__n2827_
.sym 17674 rvsoc.cpu0.cpu_rs2[10]
.sym 17677 rvsoc.cpu0.D_insn_typ[10]
.sym 17678 $abc$63009$new_ys__n6110_
.sym 17679 $abc$63009$new_n5936_
.sym 17680 $abc$63009$new_ys__n1448_
.sym 17681 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 17682 rvsoc.clka
.sym 17684 rvsoc.data_wdata[31]
.sym 17685 $abc$63009$new_n4323_
.sym 17686 $abc$63009$new_ys__n1142_
.sym 17687 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[11]
.sym 17688 rvsoc.cpu0.E_add12[9]
.sym 17689 rvsoc.cpu0.E_add12[7]
.sym 17690 $abc$63009$new_ys__n1120_
.sym 17691 rvsoc.cpu0.E_add12[11]
.sym 17692 rvsoc.cpu0.D_op3[26]
.sym 17693 rvsoc.cpu0.D_op2[11]
.sym 17694 rvsoc.cpu0.D_op2[11]
.sym 17697 $PACKER_VCC_NET
.sym 17698 rvsoc.cpu0.cpu_rs2[7]
.sym 17699 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[7]
.sym 17700 $PACKER_VCC_NET
.sym 17701 rvsoc.cpu0.D_op3[22]
.sym 17702 rvsoc.cpu0.add_op12[6]
.sym 17703 $PACKER_VCC_NET
.sym 17704 $abc$63009$new_ys__n3291_inv_
.sym 17705 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[3]
.sym 17706 $abc$63009$new_n4417_
.sym 17707 rvsoc.cpu0.D_op1[3]
.sym 17708 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 17709 rvsoc.cpu0.cpu_rs2[3]
.sym 17710 $abc$63009$new_n4277_
.sym 17711 $abc$63009$new_ys__n2350_inv_
.sym 17712 $abc$63009$new_ys__n1208_
.sym 17713 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[3]
.sym 17714 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[5]
.sym 17716 rvsoc.cpu0.D_op2[3]
.sym 17717 rvsoc.data_wdata[7]
.sym 17718 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[2]
.sym 17730 $abc$63009$new_n2874_
.sym 17738 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][8]
.sym 17741 $abc$63009$new_n2877_
.sym 17743 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$41831
.sym 17745 $abc$63009$new_n2880_
.sym 17746 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][11]
.sym 17749 $abc$63009$new_ys__n2825_
.sym 17766 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][11]
.sym 17776 $abc$63009$new_ys__n2825_
.sym 17777 $abc$63009$new_n2877_
.sym 17778 $abc$63009$new_n2874_
.sym 17779 $abc$63009$new_n2880_
.sym 17791 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][8]
.sym 17800 $abc$63009$new_n2874_
.sym 17801 $abc$63009$new_n2877_
.sym 17803 $abc$63009$new_n2880_
.sym 17804 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$41831
.sym 17805 rvsoc.clka
.sym 17807 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[9]
.sym 17808 $abc$63009$auto$simplemap.cc:256:simplemap_eqne$17938
.sym 17809 $abc$63009$new_ys__n23_inv_
.sym 17810 $abc$63009$new_ys__n17_inv_
.sym 17811 $abc$63009$new_ys__n20_inv_
.sym 17812 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[0]
.sym 17813 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 17814 $abc$63009$new_n3009_
.sym 17816 rvsoc.cpu0.E_add12[7]
.sym 17817 $abc$63009$new_n3644_
.sym 17820 rvsoc.cpu0.E_op1[31]
.sym 17822 rvsoc.cpu0.D_op2[12]
.sym 17823 rvsoc.cpu0.D_op2[10]
.sym 17824 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 17825 rvsoc.cpu0.add_op12[14]
.sym 17826 rvsoc.cpu0.D_op1[11]
.sym 17827 rvsoc.cpu0.add_op12[15]
.sym 17828 rvsoc.cpu0.D_op2[9]
.sym 17829 rvsoc.cpu0.add_op12[14]
.sym 17831 $abc$63009$new_ys__n1142_
.sym 17833 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[23]
.sym 17834 rvsoc.cpu0.D_op2[8]
.sym 17835 $abc$63009$new_ys__n5427_inv_
.sym 17836 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 17837 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[13]
.sym 17839 $abc$63009$new_ys__n1120_
.sym 17840 rvsoc.cpu0.D_op1[25]
.sym 17841 rvsoc.cpu0.E_op1[30]
.sym 17842 rvsoc.cpu0.E_op1[28]
.sym 17848 $abc$63009$new_n4318_
.sym 17849 rvsoc.cpu0.cpu_rs2[13]
.sym 17853 rvsoc.cpu0.cpu_rs2[11]
.sym 17854 rvsoc.cpu0.add_op12[23]
.sym 17855 $abc$63009$new_ys__n1275_
.sym 17857 $abc$63009$new_n4323_
.sym 17858 rvsoc.cpu0.D_op2[7]
.sym 17860 $abc$63009$new_ys__n1873_inv_
.sym 17862 rvsoc.data_wdata[11]
.sym 17863 rvsoc.cpu0.D_op1[7]
.sym 17864 $abc$63009$new_n3616_
.sym 17865 rvsoc.cpu0.E_add12[23]
.sym 17866 $abc$63009$new_ys__n1182_inv_
.sym 17868 rvsoc.cpu0.E_op1[23]
.sym 17870 $abc$63009$new_ys__n1272_
.sym 17872 $abc$63009$new_n4329_
.sym 17873 $abc$63009$new_ys__n1185_
.sym 17874 rvsoc.cpu0.E_op1[31]
.sym 17876 rvsoc.data_wdata[13]
.sym 17878 $abc$63009$new_n4325_
.sym 17879 $abc$63009$new_ys__n2827_
.sym 17881 $abc$63009$new_n4323_
.sym 17882 $abc$63009$new_n4325_
.sym 17883 $abc$63009$new_ys__n1185_
.sym 17890 rvsoc.cpu0.add_op12[23]
.sym 17893 $abc$63009$new_ys__n1182_inv_
.sym 17894 $abc$63009$new_n4329_
.sym 17895 $abc$63009$new_n4318_
.sym 17896 $abc$63009$new_ys__n1873_inv_
.sym 17899 rvsoc.data_wdata[13]
.sym 17900 $abc$63009$new_ys__n2827_
.sym 17901 rvsoc.cpu0.cpu_rs2[13]
.sym 17902 $abc$63009$new_n3616_
.sym 17911 rvsoc.cpu0.E_add12[23]
.sym 17913 rvsoc.cpu0.E_op1[31]
.sym 17914 rvsoc.cpu0.E_op1[23]
.sym 17917 $abc$63009$new_ys__n1272_
.sym 17918 rvsoc.cpu0.D_op2[7]
.sym 17919 rvsoc.cpu0.D_op1[7]
.sym 17920 $abc$63009$new_ys__n1275_
.sym 17923 rvsoc.cpu0.cpu_rs2[11]
.sym 17924 $abc$63009$new_n3616_
.sym 17925 rvsoc.data_wdata[11]
.sym 17926 $abc$63009$new_ys__n2827_
.sym 17927 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 17928 rvsoc.clka
.sym 17930 rvsoc.cpu0.E_add12[20]
.sym 17931 rvsoc.cpu0.E_add12[30]
.sym 17932 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[1]
.sym 17933 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[30]
.sym 17934 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[4]
.sym 17935 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[3]
.sym 17936 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[28]
.sym 17937 rvsoc.cpu0.E_add12[28]
.sym 17938 rvsoc.cpu0.add_op12[22]
.sym 17939 rvsoc.cpu0.D_op2[2]
.sym 17940 rvsoc.cpu0.D_op2[2]
.sym 17942 rvsoc.cpu0.D_op1[21]
.sym 17943 rvsoc.cpu0.cpu_rs2[13]
.sym 17944 rvsoc.cpu0.add_op12[17]
.sym 17945 rvsoc.cpu0.cpu_rs2[8]
.sym 17947 rvsoc.cpu0.cpu_rs2[12]
.sym 17948 rvsoc.cpu0.D_op2[16]
.sym 17949 rvsoc.cpu0.cpu_rs2[11]
.sym 17950 rvsoc.cpu0.E_op1[14]
.sym 17951 rvsoc.cpu0.cpu_rs2[10]
.sym 17952 rvsoc.cpu0.add_op12[16]
.sym 17953 rvsoc.cpu0.D_op2[17]
.sym 17954 rvsoc.cpu0.D_op2[6]
.sym 17955 rvsoc.data_wdata[7]
.sym 17956 $abc$63009$new_ys__n12663_inv_
.sym 17957 rvsoc.cpu0.E_op1[6]
.sym 17958 $abc$63009$new_ys__n1271_
.sym 17959 $abc$63009$new_ys__n1185_
.sym 17960 $abc$63009$auto$memory_bram.cc:836:replace_cell$3943[15]
.sym 17961 $abc$63009$new_ys__n1271_
.sym 17962 $PACKER_VCC_NET
.sym 17963 rvsoc.cpu0.D_op1[12]
.sym 17965 $abc$63009$new_ys__n2827_
.sym 17977 rvsoc.cpu0.add_op12[27]
.sym 17980 rvsoc.cpu0.E_op1[25]
.sym 17982 rvsoc.cpu0.E_op1[27]
.sym 17992 rvsoc.cpu0.E_add12[25]
.sym 17994 rvsoc.cpu0.E_add12[27]
.sym 17997 rvsoc.cpu0.add_op12[25]
.sym 18002 rvsoc.cpu0.E_op1[31]
.sym 18010 rvsoc.cpu0.E_add12[27]
.sym 18011 rvsoc.cpu0.E_op1[31]
.sym 18013 rvsoc.cpu0.E_op1[27]
.sym 18022 rvsoc.cpu0.E_add12[25]
.sym 18023 rvsoc.cpu0.E_op1[25]
.sym 18025 rvsoc.cpu0.E_op1[31]
.sym 18034 rvsoc.cpu0.add_op12[25]
.sym 18047 rvsoc.cpu0.add_op12[27]
.sym 18050 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 18051 rvsoc.clka
.sym 18053 $abc$63009$new_ys__n3240_inv_
.sym 18054 $abc$63009$new_ys__n3246_inv_
.sym 18055 $abc$63009$new_n4456_
.sym 18056 $abc$63009$new_n5551_
.sym 18057 $abc$63009$new_n5553_
.sym 18058 $abc$63009$new_ys__n11186_
.sym 18059 $abc$63009$new_ys__n944_
.sym 18060 rvsoc.cpu0.F_actv_pc[11]
.sym 18062 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[3]
.sym 18065 rvsoc.cpu0.add_op12[28]
.sym 18068 rvsoc.cpu0.D_op2[30]
.sym 18069 rvsoc.data_wdata[15]
.sym 18070 rvsoc.data_wdata[11]
.sym 18071 rvsoc.cpu0.add_op12[30]
.sym 18072 rvsoc.cpu0.D_op2[24]
.sym 18073 $abc$63009$auto$memory_bram.cc:836:replace_cell$3943[15]
.sym 18075 rvsoc.cpu0.add_op12[24]
.sym 18076 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[1]
.sym 18077 rvsoc.cpu0.D_op1[3]
.sym 18078 $abc$63009$new_ys__n1873_inv_
.sym 18079 rvsoc.cpu0.E_rd[4]
.sym 18080 rvsoc.cpu0.D_op2[11]
.sym 18081 rvsoc.cpu0.D_op1[3]
.sym 18082 rvsoc.cpu0.D_op1[6]
.sym 18083 rvsoc.cpu0.D_op2[5]
.sym 18084 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 18085 rvsoc.cpu0.D_op2[10]
.sym 18086 rvsoc.cpu0.E_rd[1]
.sym 18087 rvsoc.cpu0.D_op2[5]
.sym 18088 rvsoc.cpu0.D_op2[7]
.sym 18094 $abc$63009$new_ys__n1275_
.sym 18095 rvsoc.cpu0.D_op1[3]
.sym 18097 $abc$63009$new_ys__n1272_
.sym 18098 rvsoc.cpu0.D_op1[6]
.sym 18099 rvsoc.cpu0.D_op1[3]
.sym 18101 $abc$63009$new_ys__n12689_inv_
.sym 18103 $abc$63009$new_n4226_
.sym 18105 rvsoc.cpu0.D_op2[13]
.sym 18106 $abc$63009$new_n4225_
.sym 18107 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 18110 rvsoc.cpu0.D_op1[13]
.sym 18111 $abc$63009$new_ys__n1230_
.sym 18112 $abc$63009$new_ys__n12653_
.sym 18113 $abc$63009$new_n4462_
.sym 18116 $abc$63009$new_n4104_
.sym 18118 $abc$63009$new_ys__n1271_
.sym 18120 rvsoc.cpu0.D_op1[13]
.sym 18121 rvsoc.cpu0.D_op2[3]
.sym 18124 rvsoc.cpu0.D_op1[14]
.sym 18127 rvsoc.cpu0.D_op2[3]
.sym 18129 $abc$63009$new_n4104_
.sym 18130 $abc$63009$new_ys__n12689_inv_
.sym 18133 $abc$63009$new_ys__n1272_
.sym 18134 $abc$63009$new_ys__n1275_
.sym 18135 rvsoc.cpu0.D_op1[3]
.sym 18136 rvsoc.cpu0.D_op2[3]
.sym 18139 $abc$63009$new_ys__n12653_
.sym 18140 $abc$63009$new_ys__n1230_
.sym 18141 $abc$63009$new_n4104_
.sym 18142 $abc$63009$new_n4225_
.sym 18145 $abc$63009$new_ys__n1271_
.sym 18146 $abc$63009$new_ys__n1275_
.sym 18147 rvsoc.cpu0.D_op1[13]
.sym 18148 rvsoc.cpu0.D_op2[13]
.sym 18151 $abc$63009$new_n4226_
.sym 18152 $abc$63009$new_ys__n1271_
.sym 18153 rvsoc.cpu0.D_op2[3]
.sym 18154 rvsoc.cpu0.D_op1[3]
.sym 18157 $abc$63009$new_n4462_
.sym 18158 rvsoc.cpu0.D_op1[13]
.sym 18159 $abc$63009$new_ys__n1272_
.sym 18160 rvsoc.cpu0.D_op2[13]
.sym 18164 rvsoc.cpu0.D_op1[14]
.sym 18170 rvsoc.cpu0.D_op1[6]
.sym 18173 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 18174 rvsoc.clka
.sym 18175 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 18176 $abc$63009$new_n4408_
.sym 18177 $abc$63009$new_n5557_
.sym 18178 $abc$63009$new_n5546_
.sym 18179 $abc$63009$new_n5547_
.sym 18180 $abc$63009$new_ys__n11181_
.sym 18181 $abc$63009$new_n5548_
.sym 18182 $abc$63009$new_n5550_
.sym 18183 $abc$63009$new_n5556_
.sym 18184 $abc$63009$new_ys__n1275_
.sym 18185 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[27]
.sym 18188 $abc$63009$new_ys__n5411_inv_
.sym 18189 $abc$63009$new_n4872_
.sym 18191 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[25]
.sym 18193 $abc$63009$new_ys__n1272_
.sym 18194 rvsoc.data_wdata[13]
.sym 18195 $abc$63009$new_n5041_
.sym 18196 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[31]
.sym 18197 $PACKER_VCC_NET
.sym 18198 $abc$63009$new_ys__n2828_
.sym 18199 rvsoc.cpu0.cpu_rs2[15]
.sym 18200 $abc$63009$new_ys__n1208_
.sym 18201 $abc$63009$new_ys__n940_
.sym 18202 $abc$63009$new_ys__n2350_inv_
.sym 18203 rvsoc.cpu0.F_insn[20]
.sym 18204 rvsoc.cpu0.D_op2[3]
.sym 18208 rvsoc.cpu0.D_op2[3]
.sym 18209 rvsoc.cpu0.D_op2[0]
.sym 18210 $abc$63009$new_n4277_
.sym 18217 $abc$63009$new_ys__n940_
.sym 18219 $abc$63009$new_ys__n12663_inv_
.sym 18220 $abc$63009$new_n3639_
.sym 18221 $abc$63009$new_n4812_
.sym 18222 $abc$63009$new_n4707_
.sym 18223 $abc$63009$new_ys__n944_
.sym 18224 $abc$63009$new_ys__n1272_
.sym 18225 rvsoc.cpu0.D_op1[11]
.sym 18226 $abc$63009$new_ys__n1208_
.sym 18228 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 18229 rvsoc.cpu0.D_op2[29]
.sym 18230 rvsoc.cpu0.D_op1[5]
.sym 18232 rvsoc.cpu0.D_op2[11]
.sym 18233 $abc$63009$new_ys__n1271_
.sym 18234 $abc$63009$new_ys__n939_inv_
.sym 18235 $abc$63009$new_ys__n1275_
.sym 18238 $abc$63009$new_ys__n1873_inv_
.sym 18240 rvsoc.cpu0.D_op2[11]
.sym 18241 $abc$63009$new_ys__n1271_
.sym 18242 $abc$63009$new_n3644_
.sym 18243 rvsoc.cpu0.D_op2[5]
.sym 18245 $abc$63009$new_n3640_
.sym 18247 $abc$63009$new_n4809_
.sym 18248 rvsoc.cpu0.D_op1[29]
.sym 18251 rvsoc.cpu0.D_op2[11]
.sym 18253 rvsoc.cpu0.D_op1[11]
.sym 18256 rvsoc.cpu0.D_op2[29]
.sym 18257 rvsoc.cpu0.D_op1[29]
.sym 18258 $abc$63009$new_ys__n1272_
.sym 18259 $abc$63009$new_ys__n1271_
.sym 18262 $abc$63009$new_ys__n1275_
.sym 18263 $abc$63009$new_ys__n1272_
.sym 18264 rvsoc.cpu0.D_op2[11]
.sym 18265 rvsoc.cpu0.D_op1[11]
.sym 18269 $abc$63009$new_n3644_
.sym 18270 $abc$63009$new_n3640_
.sym 18274 $abc$63009$new_ys__n940_
.sym 18275 $abc$63009$new_n4809_
.sym 18276 $abc$63009$new_n4812_
.sym 18277 $abc$63009$new_ys__n1873_inv_
.sym 18280 $abc$63009$new_ys__n1271_
.sym 18281 rvsoc.cpu0.D_op1[5]
.sym 18282 rvsoc.cpu0.D_op2[5]
.sym 18283 $abc$63009$new_ys__n1208_
.sym 18286 $abc$63009$new_ys__n944_
.sym 18287 $abc$63009$new_n4707_
.sym 18288 $abc$63009$new_ys__n12663_inv_
.sym 18289 $abc$63009$new_ys__n939_inv_
.sym 18292 $abc$63009$new_n3640_
.sym 18294 $abc$63009$new_n3639_
.sym 18296 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 18297 rvsoc.clka
.sym 18299 $abc$63009$new_n4765_
.sym 18300 rvsoc.data_wdata[5]
.sym 18301 $abc$63009$new_ys__n1141_
.sym 18302 $abc$63009$new_ys__n11182_
.sym 18303 $abc$63009$new_ys__n11183_
.sym 18304 $abc$63009$new_ys__n11185_
.sym 18305 $abc$63009$new_n5558_
.sym 18306 $abc$63009$new_ys__n11184_
.sym 18307 $abc$63009$new_n5295_
.sym 18308 $abc$63009$new_n4894_
.sym 18311 rvsoc.cpu0.D_op1[11]
.sym 18312 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[5]
.sym 18313 $abc$63009$new_n4105_
.sym 18315 rvsoc.data_wdata[11]
.sym 18316 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 18317 rvsoc.cpu0.D_op2[12]
.sym 18318 rvsoc.cpu0.D_op1[5]
.sym 18319 rvsoc.cpu0.D_op1[12]
.sym 18320 rvsoc.cpu0.D_op1[15]
.sym 18321 rvsoc.cpu0.D_op2[9]
.sym 18322 rvsoc.data_wdata[30]
.sym 18324 rvsoc.cpu0.D_op1[25]
.sym 18328 $abc$63009$new_ys__n1142_
.sym 18329 rvsoc.gpio0.data[2]
.sym 18330 $abc$63009$new_n4271_
.sym 18331 $abc$63009$new_ys__n5427_inv_
.sym 18332 $abc$63009$new_ys__n12693_inv_
.sym 18334 rvsoc.cpu0.D_op2[11]
.sym 18340 $abc$63009$new_ys__n12695_inv_
.sym 18341 rvsoc.cpu0.D_op2[29]
.sym 18343 $abc$63009$new_ys__n12687_inv_
.sym 18345 $abc$63009$new_ys__n12685_
.sym 18346 $abc$63009$new_ys__n11210_
.sym 18347 $abc$63009$new_n4104_
.sym 18348 $abc$63009$new_ys__n1275_
.sym 18349 rvsoc.cpu0.D_op2[3]
.sym 18351 $abc$63009$new_n4635_
.sym 18353 $abc$63009$new_n4813_
.sym 18354 $abc$63009$new_n4271_
.sym 18355 $abc$63009$new_ys__n1275_
.sym 18357 $abc$63009$new_n4105_
.sym 18358 rvsoc.cpu0.D_op1[29]
.sym 18359 rvsoc.cpu0.D_op2[5]
.sym 18363 $abc$63009$new_ys__n1207_
.sym 18364 rvsoc.cpu0.D_op2[3]
.sym 18365 $abc$63009$new_n4273_
.sym 18370 rvsoc.cpu0.D_op1[5]
.sym 18371 $abc$63009$new_ys__n1272_
.sym 18373 $abc$63009$new_n4273_
.sym 18374 $abc$63009$new_n4271_
.sym 18376 $abc$63009$new_ys__n1207_
.sym 18379 rvsoc.cpu0.D_op1[5]
.sym 18380 $abc$63009$new_ys__n1275_
.sym 18381 rvsoc.cpu0.D_op2[5]
.sym 18382 $abc$63009$new_ys__n1272_
.sym 18385 rvsoc.cpu0.D_op2[3]
.sym 18386 $abc$63009$new_ys__n12687_inv_
.sym 18387 $abc$63009$new_ys__n12695_inv_
.sym 18391 $abc$63009$new_n4105_
.sym 18392 $abc$63009$new_ys__n12695_inv_
.sym 18393 rvsoc.cpu0.D_op2[3]
.sym 18394 $abc$63009$new_n4635_
.sym 18397 $abc$63009$new_ys__n11210_
.sym 18398 $abc$63009$new_ys__n1275_
.sym 18399 $abc$63009$new_n4813_
.sym 18404 rvsoc.cpu0.D_op2[3]
.sym 18405 $abc$63009$new_ys__n12685_
.sym 18409 rvsoc.cpu0.D_op1[29]
.sym 18410 rvsoc.cpu0.D_op2[29]
.sym 18415 $abc$63009$new_ys__n12687_inv_
.sym 18417 $abc$63009$new_n4104_
.sym 18418 rvsoc.cpu0.D_op2[3]
.sym 18422 $abc$63009$new_ys__n12717_inv_
.sym 18423 $abc$63009$new_ys__n12747_inv_
.sym 18424 $abc$63009$new_ys__n5427_inv_
.sym 18425 $abc$63009$new_ys__n12749_inv_
.sym 18426 $abc$63009$new_ys__n12719_inv_
.sym 18427 $abc$63009$new_ys__n12691_inv_
.sym 18428 $abc$63009$new_ys__n12715_
.sym 18429 $abc$63009$new_ys__n1053_
.sym 18431 rvsoc.cpu0.D_op2[8]
.sym 18434 rvsoc.cpu0.D_op1[1]
.sym 18435 rvsoc.cpu0.D_op2[29]
.sym 18436 rvsoc.cpu0.D_op1[4]
.sym 18437 rvsoc.cpu0.D_op2[3]
.sym 18438 rvsoc.cpu0.D_op1[18]
.sym 18439 $abc$63009$new_n4872_
.sym 18441 rvsoc.cpu0.D_op2[3]
.sym 18442 rvsoc.cpu0.D_op1[9]
.sym 18443 $abc$63009$new_n4707_
.sym 18444 rvsoc.cpu0.D_op1[2]
.sym 18445 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[3]
.sym 18447 $abc$63009$new_ys__n12663_inv_
.sym 18449 $abc$63009$new_ys__n1031_
.sym 18450 $PACKER_VCC_NET
.sym 18451 $abc$63009$new_n4104_
.sym 18452 rvsoc.cpu0.D_op1[10]
.sym 18453 $abc$63009$new_ys__n11534_
.sym 18454 $PACKER_VCC_NET
.sym 18456 rvsoc.cpu0.D_op1[7]
.sym 18457 rvsoc.cpu0.D_op1[15]
.sym 18464 rvsoc.cpu0.D_op2[4]
.sym 18465 $abc$63009$new_ys__n12707_inv_
.sym 18467 $abc$63009$new_n4104_
.sym 18468 $abc$63009$new_ys__n12697_inv_
.sym 18471 rvsoc.cpu0.D_op2[2]
.sym 18472 $abc$63009$new_ys__n12731_inv_
.sym 18473 $abc$63009$new_ys__n12699_inv_
.sym 18474 $abc$63009$new_ys__n12701_inv_
.sym 18475 $abc$63009$new_n4104_
.sym 18476 $abc$63009$new_ys__n12709_inv_
.sym 18477 $abc$63009$new_ys__n12727_inv_
.sym 18480 rvsoc.cpu0.D_op2[3]
.sym 18483 $abc$63009$new_ys__n12719_inv_
.sym 18485 $abc$63009$new_ys__n12689_inv_
.sym 18487 $abc$63009$new_ys__n12717_inv_
.sym 18490 $abc$63009$new_ys__n12723_inv_
.sym 18492 $abc$63009$new_ys__n12685_
.sym 18493 $abc$63009$new_ys__n12715_
.sym 18496 $abc$63009$new_ys__n12723_inv_
.sym 18497 $abc$63009$new_ys__n12727_inv_
.sym 18499 rvsoc.cpu0.D_op2[2]
.sym 18502 $abc$63009$new_n4104_
.sym 18503 $abc$63009$new_ys__n12709_inv_
.sym 18504 rvsoc.cpu0.D_op2[3]
.sym 18505 $abc$63009$new_ys__n12701_inv_
.sym 18509 $abc$63009$new_ys__n12727_inv_
.sym 18510 $abc$63009$new_ys__n12731_inv_
.sym 18511 rvsoc.cpu0.D_op2[2]
.sym 18514 $abc$63009$new_ys__n12715_
.sym 18516 rvsoc.cpu0.D_op2[2]
.sym 18517 $abc$63009$new_ys__n12719_inv_
.sym 18520 $abc$63009$new_ys__n12689_inv_
.sym 18521 rvsoc.cpu0.D_op2[3]
.sym 18523 $abc$63009$new_ys__n12697_inv_
.sym 18526 $abc$63009$new_ys__n12717_inv_
.sym 18528 rvsoc.cpu0.D_op2[2]
.sym 18532 $abc$63009$new_ys__n12707_inv_
.sym 18533 rvsoc.cpu0.D_op2[3]
.sym 18534 $abc$63009$new_n4104_
.sym 18535 $abc$63009$new_ys__n12699_inv_
.sym 18538 rvsoc.cpu0.D_op2[4]
.sym 18539 $abc$63009$new_ys__n12685_
.sym 18540 rvsoc.cpu0.D_op2[3]
.sym 18541 $abc$63009$new_ys__n12701_inv_
.sym 18545 $abc$63009$new_ys__n12757_inv_
.sym 18546 $abc$63009$new_ys__n12761_inv_
.sym 18547 $abc$63009$new_ys__n12721_inv_
.sym 18548 $abc$63009$new_ys__n12723_inv_
.sym 18549 $abc$63009$new_ys__n12693_inv_
.sym 18550 $abc$63009$new_ys__n12725_inv_
.sym 18551 $abc$63009$new_ys__n12689_inv_
.sym 18552 $abc$63009$new_ys__n12753_inv_
.sym 18553 $abc$63009$new_n3640_
.sym 18554 rvsoc.data_wdata[29]
.sym 18558 rvsoc.cpu0.D_op2[4]
.sym 18559 rvsoc.cpu0.D_op1[14]
.sym 18560 $abc$63009$new_n4105_
.sym 18561 $abc$63009$new_n4766_
.sym 18562 rvsoc.data_wdata[26]
.sym 18563 $abc$63009$new_ys__n12699_inv_
.sym 18564 $abc$63009$new_ys__n1275_
.sym 18567 $abc$63009$new_ys__n1275_
.sym 18568 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[1]
.sym 18579 rvsoc.cpu0.D_op1[3]
.sym 18586 $abc$63009$new_ys__n12729_inv_
.sym 18590 rvsoc.cpu0.D_op1[16]
.sym 18591 $abc$63009$new_ys__n12697_inv_
.sym 18594 $abc$63009$new_ys__n12729_inv_
.sym 18596 $abc$63009$new_ys__n12733_inv_
.sym 18597 rvsoc.cpu0.D_op1[12]
.sym 18599 rvsoc.cpu0.D_op1[13]
.sym 18600 $abc$63009$new_ys__n12705_inv_
.sym 18601 rvsoc.cpu0.D_op1[17]
.sym 18602 rvsoc.cpu0.D_op2[3]
.sym 18603 rvsoc.cpu0.D_op2[1]
.sym 18604 rvsoc.cpu0.D_op2[4]
.sym 18606 rvsoc.cpu0.D_op2[1]
.sym 18607 rvsoc.cpu0.D_op2[2]
.sym 18609 $abc$63009$new_ys__n12763_inv_
.sym 18610 $abc$63009$new_ys__n12757_inv_
.sym 18611 $abc$63009$new_ys__n12761_inv_
.sym 18612 $abc$63009$new_ys__n12759_inv_
.sym 18614 rvsoc.cpu0.D_op2[0]
.sym 18615 $abc$63009$new_ys__n12725_inv_
.sym 18619 $abc$63009$new_ys__n12761_inv_
.sym 18620 $abc$63009$new_ys__n12759_inv_
.sym 18621 rvsoc.cpu0.D_op2[1]
.sym 18625 rvsoc.cpu0.D_op2[1]
.sym 18627 $abc$63009$new_ys__n12763_inv_
.sym 18628 $abc$63009$new_ys__n12761_inv_
.sym 18631 rvsoc.cpu0.D_op1[13]
.sym 18633 rvsoc.cpu0.D_op1[12]
.sym 18634 rvsoc.cpu0.D_op2[0]
.sym 18637 $abc$63009$new_ys__n12733_inv_
.sym 18638 $abc$63009$new_ys__n12729_inv_
.sym 18639 rvsoc.cpu0.D_op2[2]
.sym 18643 rvsoc.cpu0.D_op2[4]
.sym 18644 $abc$63009$new_ys__n12705_inv_
.sym 18645 rvsoc.cpu0.D_op2[3]
.sym 18646 $abc$63009$new_ys__n12697_inv_
.sym 18649 $abc$63009$new_ys__n12729_inv_
.sym 18650 $abc$63009$new_ys__n12725_inv_
.sym 18651 rvsoc.cpu0.D_op2[2]
.sym 18656 $abc$63009$new_ys__n12757_inv_
.sym 18657 rvsoc.cpu0.D_op2[1]
.sym 18658 $abc$63009$new_ys__n12759_inv_
.sym 18661 rvsoc.cpu0.D_op2[0]
.sym 18662 rvsoc.cpu0.D_op1[16]
.sym 18664 rvsoc.cpu0.D_op1[17]
.sym 18680 $abc$63009$new_ys__n12768_inv_
.sym 18682 rvsoc.cpu0.D_op1[23]
.sym 18684 $abc$63009$new_ys__n1272_
.sym 18685 rvsoc.cpu0.D_op1[31]
.sym 18686 rvsoc.cpu0.D_op1[17]
.sym 18687 rvsoc.cpu0.D_op1[23]
.sym 18688 $abc$63009$new_ys__n1182_inv_
.sym 18689 rvsoc.cpu0.D_op1[30]
.sym 18690 $PACKER_VCC_NET
.sym 18691 rvsoc.cpu0.D_op1[29]
.sym 18692 rvsoc.gpio0.dir[2]
.sym 18700 rvsoc.cpu0.D_op2[0]
.sym 18791 p39
.sym 18799 rvsoc.cpu0.D_op2[3]
.sym 18806 rvsoc.cpu0.D_op2[2]
.sym 18807 rvsoc.cpu0.D_op2[3]
.sym 18817 rvsoc.gpio0.data[2]
.sym 18863 rvsoc.gpio0.dir[1]
.sym 18891 rvsoc.spi0.status[1]
.sym 18893 rvsoc.dram.adrs[1]
.sym 18894 rvsoc.dram.adrs[0]
.sym 18895 rvsoc.dram.cs
.sym 18907 rvsoc.cpu0.F_insn[23]
.sym 18909 $abc$63009$new_ys__n2493_inv_
.sym 18910 rvsoc.data_wdata[31]
.sym 18912 $abc$63009$new_ys__n2801_
.sym 19021 rvsoc.dram.adrs[10]
.sym 19025 rvsoc.cpu0.E_rd[8]
.sym 19026 rvsoc.cpu0.E_rd[9]
.sym 19031 $abc$63009$new_ys__n11724_
.sym 19032 rvsoc.dram.adrs[3]
.sym 19033 rvsoc.data_wdata[5]
.sym 19034 rvsoc.code_adrs[11]
.sym 19035 rvsoc.dram.adrs[12]
.sym 19036 rvsoc.mem_vdata[1][0]
.sym 19038 rvsoc.mem_vdata[1][1]
.sym 19039 rvsoc.mem_vdata[1][5]
.sym 19041 rvsoc.dram.adrs[11]
.sym 19042 rvsoc.mem_vdata[1][3]
.sym 19050 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 19056 rvsoc.dram.adrs[1]
.sym 19058 rvsoc.dram.adrs[0]
.sym 19060 rvsoc.dram.cs
.sym 19062 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 19068 $PACKER_GND_NET
.sym 19070 rvsoc.dram.adrs[10]
.sym 19071 $abc$63009$new_ys__n5894_
.sym 19075 $PACKER_GND_NET
.sym 19082 $PACKER_GND_NET
.sym 19083 $abc$63009$auto$simplemap.cc:309:simplemap_lut$30116[0]
.sym 19088 $PACKER_GND_NET
.sym 19107 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 19110 rvsoc.cpu0.E_rd[25]
.sym 19112 rvsoc.cpu0.D_rd[25]
.sym 19113 rvsoc.cpu0.E_rd[26]
.sym 19114 rvsoc.cpu0.D_rd[27]
.sym 19116 rvsoc.cpu0.E_rd[24]
.sym 19120 rvsoc.cpu0.D_rd[26]
.sym 19124 rvsoc.cpu0.D_rd[24]
.sym 19127 rvsoc.cpu0.E_rd[27]
.sym 19135 rvsoc.cpu0.D_rd[26]
.sym 19141 rvsoc.cpu0.E_rd[24]
.sym 19142 rvsoc.cpu0.E_rd[25]
.sym 19143 rvsoc.cpu0.E_rd[27]
.sym 19144 rvsoc.cpu0.E_rd[26]
.sym 19154 rvsoc.cpu0.D_rd[24]
.sym 19167 rvsoc.cpu0.D_rd[25]
.sym 19174 rvsoc.cpu0.D_rd[27]
.sym 19175 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 19176 rvsoc.clka
.sym 19177 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$35817[0]_$glb_sr
.sym 19178 rvsoc.cpu0.D_rd[11]
.sym 19179 rvsoc.cpu0.D_rd[9]
.sym 19180 rvsoc.cpu0.D_rd[10]
.sym 19183 rvsoc.cpu0.D_rd[8]
.sym 19184 $abc$63009$new_ys__n187_inv_
.sym 19185 $abc$63009$new_ys__n281_inv_
.sym 19188 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 19190 rvsoc.dram.adrs[9]
.sym 19191 rvsoc.dram.adrs[4]
.sym 19193 rvsoc.data_adrs[3]
.sym 19195 rvsoc.mem_vdata[1][21]
.sym 19196 rvsoc.mem_vdata[1][12]
.sym 19198 rvsoc.mem_vdata[1][11]
.sym 19199 rvsoc.dram.adrs[2]
.sym 19201 rvsoc.data_wdata[4]
.sym 19204 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 19212 $abc$63009$new_ys__n2493_inv_
.sym 19219 rvsoc.cpu0.D_rd[26]
.sym 19220 rvsoc.cpu0.E_rd[14]
.sym 19221 rvsoc.cpu0.D_rd[14]
.sym 19222 rvsoc.cpu0.D_rd[12]
.sym 19225 rvsoc.cpu0.D_rd[13]
.sym 19226 rvsoc.cpu0.D_rd[15]
.sym 19227 rvsoc.cpu0.D_rd[25]
.sym 19228 rvsoc.cpu0.D_rd[27]
.sym 19231 rvsoc.cpu0.D_rd[24]
.sym 19232 rvsoc.cpu0.E_rd[15]
.sym 19235 rvsoc.cpu0.D_rd[11]
.sym 19237 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 19243 rvsoc.cpu0.E_rd[12]
.sym 19245 rvsoc.cpu0.D_rd[10]
.sym 19250 rvsoc.cpu0.E_rd[13]
.sym 19253 rvsoc.cpu0.D_rd[12]
.sym 19261 rvsoc.cpu0.D_rd[14]
.sym 19264 rvsoc.cpu0.D_rd[27]
.sym 19265 rvsoc.cpu0.D_rd[24]
.sym 19266 rvsoc.cpu0.D_rd[26]
.sym 19267 rvsoc.cpu0.D_rd[25]
.sym 19272 rvsoc.cpu0.D_rd[10]
.sym 19276 rvsoc.cpu0.E_rd[13]
.sym 19277 rvsoc.cpu0.E_rd[14]
.sym 19278 rvsoc.cpu0.E_rd[15]
.sym 19279 rvsoc.cpu0.E_rd[12]
.sym 19282 rvsoc.cpu0.D_rd[15]
.sym 19288 rvsoc.cpu0.D_rd[11]
.sym 19295 rvsoc.cpu0.D_rd[13]
.sym 19298 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 19299 rvsoc.clka
.sym 19300 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$35817[0]_$glb_sr
.sym 19302 $abc$63009$new_ys__n202_inv_
.sym 19303 rvsoc.cpu0.D_insn_typ[8]
.sym 19304 rvsoc.cpu0.D_insn_typ[12]
.sym 19305 rvsoc.cpu0.D_insn_typ[10]
.sym 19307 $abc$63009$new_ys__n38_inv_
.sym 19310 rvsoc.data_wdata[1]
.sym 19311 $abc$63009$new_ys__n3412_
.sym 19312 rvsoc.data_wdata[17]
.sym 19313 rvsoc.mem_vdata[1][18]
.sym 19315 rvsoc.eram.adrs[2]
.sym 19316 rvsoc.eram.adrs[0]
.sym 19317 $abc$63009$new_ys__n2493_inv_
.sym 19318 rvsoc.data_wdata[24]
.sym 19320 rvsoc.mem_vdata[1][17]
.sym 19321 rvsoc.mem_vdata[1][21]
.sym 19322 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[3]
.sym 19323 rvsoc.mem_vdata[1][16]
.sym 19324 rvsoc.dram.we
.sym 19326 rvsoc.cpu0.D_insn_typ[10]
.sym 19328 rvsoc.cpu0.D_insn_typ[0]
.sym 19329 rvsoc.cpu0.D_insn_typ[4]
.sym 19332 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 19335 $abc$63009$new_ys__n12144_inv_
.sym 19336 $abc$63009$new_ys__n202_inv_
.sym 19344 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 19349 $abc$63009$new_ys__n281_inv_
.sym 19353 rvsoc.cpu0.D_rd[12]
.sym 19360 rvsoc.cpu0.D_rd[14]
.sym 19364 $PACKER_GND_NET
.sym 19365 rvsoc.cpu0.D_rd[15]
.sym 19371 $abc$63009$new_ys__n282_inv_
.sym 19372 rvsoc.cpu0.D_rd[13]
.sym 19375 $PACKER_GND_NET
.sym 19382 $PACKER_GND_NET
.sym 19387 $PACKER_GND_NET
.sym 19394 $PACKER_GND_NET
.sym 19399 $abc$63009$new_ys__n282_inv_
.sym 19400 $abc$63009$new_ys__n281_inv_
.sym 19405 rvsoc.cpu0.D_rd[15]
.sym 19406 rvsoc.cpu0.D_rd[14]
.sym 19407 rvsoc.cpu0.D_rd[13]
.sym 19408 rvsoc.cpu0.D_rd[12]
.sym 19413 $PACKER_GND_NET
.sym 19418 $PACKER_GND_NET
.sym 19421 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 19422 rvsoc.clka
.sym 19424 rvsoc.cpu0.D_insn_typ[4]
.sym 19425 rvsoc.cpu0.D_insn_typ[2]
.sym 19427 $abc$63009$new_ys__n12144_inv_
.sym 19429 rvsoc.cpu0.D_insn_typ[14]
.sym 19431 $abc$63009$new_ys__n11180_inv_
.sym 19433 rvsoc.data_wdata[5]
.sym 19434 rvsoc.data_wdata[5]
.sym 19436 rvsoc.cpu0.F_insn[11]
.sym 19437 rvsoc.cpu0.F_insn_typ[8]
.sym 19438 rvsoc.cpu0.F_insn[7]
.sym 19439 rvsoc.cpu0.D_insn_typ[12]
.sym 19440 $abc$63009$new_ys__n2342_inv_
.sym 19441 rvsoc.mem_vdata[2][22]
.sym 19442 rvsoc.data_wst[2]
.sym 19443 rvsoc.cpu0.E_insn_typ[8]
.sym 19444 rvsoc.eram.adrs[7]
.sym 19445 $PACKER_GND_NET
.sym 19446 $abc$63009$techmap$techmap\rvsoc.cpu0.$procmux$2516.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13725_Y
.sym 19447 rvsoc.cpu0.D_insn_typ[8]
.sym 19448 $abc$63009$new_ys__n2341_inv_
.sym 19449 rvsoc.cpu0.D_rd[4]
.sym 19450 rvsoc.cpu0.D_insn_typ[12]
.sym 19452 rvsoc.cpu0.D_insn_typ[10]
.sym 19453 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 19454 rvsoc.uart0.div[30]
.sym 19455 $abc$63009$new_ys__n11180_inv_
.sym 19456 $abc$63009$new_ys__n38_inv_
.sym 19457 rvsoc.cpu0.D_insn_typ[4]
.sym 19458 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 19459 $abc$63009$new_ys__n5894_
.sym 19467 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 19472 rvsoc.cpu0.E_insn_typ[5]
.sym 19473 rvsoc.cpu0.E_insn_typ[0]
.sym 19481 rvsoc.cpu0.D_insn_typ[5]
.sym 19485 rvsoc.cpu0.E_insn_typ[4]
.sym 19488 rvsoc.cpu0.D_insn_typ[0]
.sym 19489 rvsoc.cpu0.D_insn_typ[4]
.sym 19491 rvsoc.cpu0.E_insn_typ[1]
.sym 19493 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$30643
.sym 19494 $abc$63009$new_n3297_
.sym 19495 rvsoc.cpu0.D_insn_typ[1]
.sym 19501 rvsoc.cpu0.D_insn_typ[0]
.sym 19506 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$30643
.sym 19507 $abc$63009$new_n3297_
.sym 19511 rvsoc.cpu0.D_insn_typ[1]
.sym 19523 rvsoc.cpu0.D_insn_typ[4]
.sym 19529 rvsoc.cpu0.E_insn_typ[4]
.sym 19530 rvsoc.cpu0.E_insn_typ[5]
.sym 19535 rvsoc.cpu0.E_insn_typ[0]
.sym 19537 rvsoc.cpu0.E_insn_typ[1]
.sym 19541 rvsoc.cpu0.D_insn_typ[5]
.sym 19544 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 19545 rvsoc.clka
.sym 19546 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$35817[0]_$glb_sr
.sym 19547 rvsoc.cpu0.D_insn_typ[5]
.sym 19548 $abc$63009$new_ys__n2835_
.sym 19549 rvsoc.cpu0.D_insn[8]
.sym 19550 $abc$63009$new_ys__n2841_
.sym 19551 $abc$63009$new_ys__n2807_
.sym 19552 $abc$63009$new_n3297_
.sym 19553 rvsoc.cpu0.D_insn_typ[1]
.sym 19554 $abc$63009$new_n2927_
.sym 19555 rvsoc.gpio0.data[1]
.sym 19557 rvsoc.cpu0.D_insn[31]
.sym 19558 rvsoc.cpu0.F_insn[31]
.sym 19559 rvsoc.cpu0.F_insn[9]
.sym 19561 $abc$63009$new_ys__n2493_inv_
.sym 19563 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 19564 p39
.sym 19566 rvsoc.cpu0.D_insn_typ[4]
.sym 19567 $abc$63009$new_ys__n11724_
.sym 19568 rvsoc.cpu0.D_insn_typ[2]
.sym 19569 $abc$63009$new_ys__n12143_inv_
.sym 19571 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[0]
.sym 19572 rvsoc.cpu0.E_insn_typ[10]
.sym 19573 $abc$63009$new_ys__n2677_inv_
.sym 19574 rvsoc.cpu0.F_insn[22]
.sym 19577 rvsoc.cpu0.D_insn_typ[14]
.sym 19578 $abc$63009$new_ys__n2493_inv_
.sym 19579 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$30643
.sym 19580 $abc$63009$new_ys__n2342_inv_
.sym 19581 $abc$63009$new_ys__n2681_inv_
.sym 19582 rvsoc.data_wdata[19]
.sym 19590 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 19592 $abc$63009$new_ys__n2801_
.sym 19593 $abc$63009$new_ys__n2838_
.sym 19596 rvsoc.cpu0.F_insn[10]
.sym 19598 rvsoc.cpu0.F_insn[8]
.sym 19599 $abc$63009$new_ys__n2800_
.sym 19602 $abc$63009$new_ys__n2802_
.sym 19605 $abc$63009$new_ys__n2835_
.sym 19606 $abc$63009$new_ys__n202_inv_
.sym 19607 $abc$63009$new_ys__n2841_
.sym 19608 $abc$63009$new_ys__n2807_
.sym 19612 rvsoc.cpu0.F_insn[11]
.sym 19613 $abc$63009$new_ys__n2810_
.sym 19614 $abc$63009$new_ys__n2808_
.sym 19615 rvsoc.cpu0.F_insn[9]
.sym 19616 $abc$63009$new_ys__n2809_
.sym 19618 rvsoc.cpu0.F_insn[7]
.sym 19621 $abc$63009$new_ys__n2800_
.sym 19622 $abc$63009$new_ys__n2808_
.sym 19623 $abc$63009$new_ys__n2807_
.sym 19624 $abc$63009$new_ys__n2835_
.sym 19627 rvsoc.cpu0.F_insn[7]
.sym 19630 $abc$63009$new_ys__n202_inv_
.sym 19633 $abc$63009$new_ys__n2801_
.sym 19634 $abc$63009$new_ys__n2838_
.sym 19635 $abc$63009$new_ys__n2807_
.sym 19636 $abc$63009$new_ys__n2809_
.sym 19639 $abc$63009$new_ys__n2802_
.sym 19640 $abc$63009$new_ys__n2810_
.sym 19641 $abc$63009$new_ys__n2841_
.sym 19642 $abc$63009$new_ys__n2807_
.sym 19645 $abc$63009$new_ys__n202_inv_
.sym 19648 rvsoc.cpu0.F_insn[8]
.sym 19652 $abc$63009$new_ys__n202_inv_
.sym 19654 rvsoc.cpu0.F_insn[9]
.sym 19657 $abc$63009$new_ys__n202_inv_
.sym 19660 rvsoc.cpu0.F_insn[11]
.sym 19663 rvsoc.cpu0.F_insn[10]
.sym 19666 $abc$63009$new_ys__n202_inv_
.sym 19667 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 19668 rvsoc.clka
.sym 19669 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$32054[1]_$glb_sr
.sym 19670 $abc$63009$auto$rtlil.cc:1819:NotGate$62435
.sym 19671 $abc$63009$new_n3203_
.sym 19672 rvsoc.cpu0.sys_mcause[7]
.sym 19673 $abc$63009$new_n2864_
.sym 19675 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[3]
.sym 19676 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]
.sym 19677 rvsoc.cpu0.sys_mcause[27]
.sym 19678 rvsoc.data_adrs[4]
.sym 19679 $abc$63009$new_n3297_
.sym 19680 $abc$63009$new_ys__n2800_
.sym 19681 rvsoc.cpu0.F_insn[20]
.sym 19682 $abc$63009$new_n2885_
.sym 19683 rvsoc.cpu0.D_insn_typ[1]
.sym 19684 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 19685 $abc$63009$new_ys__n2703_inv_
.sym 19686 rvsoc.cpu0.D_actv_pc[12]
.sym 19687 rvsoc.mem_vdata[3][31]
.sym 19688 rvsoc.cpu0.sysregs[3][5]
.sym 19689 rvsoc.uart0.div[19]
.sym 19690 rvsoc.data_wdata[31]
.sym 19691 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 19692 rvsoc.cpu0.F_insn[10]
.sym 19693 rvsoc.cpu0.F_insn_typ[5]
.sym 19695 $abc$63009$new_ys__n2991_inv_
.sym 19696 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 19697 rvsoc.cpu0.F_insn_typ[1]
.sym 19698 $abc$63009$new_ys__n2807_
.sym 19699 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]
.sym 19700 rvsoc.data_adrs[2]
.sym 19701 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 19702 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 19704 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 19705 p40
.sym 19711 $abc$63009$new_ys__n141_inv_
.sym 19712 $abc$63009$new_ys__n2677_inv_
.sym 19714 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[3]
.sym 19715 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[2]
.sym 19717 $abc$63009$new_n2954_
.sym 19720 $abc$63009$new_n2964_
.sym 19722 $abc$63009$new_n2930_
.sym 19723 $abc$63009$new_ys__n40_inv_
.sym 19725 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[2]
.sym 19728 $abc$63009$new_ys__n38_inv_
.sym 19729 $abc$63009$new_n2956_
.sym 19736 $abc$63009$new_ys__n128_inv_
.sym 19740 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[3]
.sym 19741 $abc$63009$new_ys__n2681_inv_
.sym 19747 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[3]
.sym 19751 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[2]
.sym 19756 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[3]
.sym 19762 $abc$63009$new_ys__n38_inv_
.sym 19763 $abc$63009$new_n2956_
.sym 19764 $abc$63009$new_ys__n40_inv_
.sym 19765 $abc$63009$new_n2954_
.sym 19768 $abc$63009$new_n2930_
.sym 19769 $abc$63009$new_ys__n40_inv_
.sym 19770 $abc$63009$new_ys__n128_inv_
.sym 19771 $abc$63009$new_ys__n38_inv_
.sym 19774 $abc$63009$new_ys__n2681_inv_
.sym 19776 $abc$63009$new_ys__n2677_inv_
.sym 19780 $abc$63009$new_ys__n141_inv_
.sym 19781 $abc$63009$new_ys__n40_inv_
.sym 19782 $abc$63009$new_n2964_
.sym 19783 $abc$63009$new_ys__n38_inv_
.sym 19788 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[2]
.sym 19791 rvsoc.clka
.sym 19794 rvsoc.reset_cnt[1]
.sym 19795 rvsoc.reset_cnt[2]
.sym 19796 rvsoc.reset_cnt[3]
.sym 19797 rvsoc.reset_cnt[4]
.sym 19798 rvsoc.reset_cnt[5]
.sym 19799 rvsoc.resetn
.sym 19800 $abc$63009$new_n2868_
.sym 19801 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 19802 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[3]
.sym 19803 rvsoc.cpu0.F_insn[27]
.sym 19804 p39
.sym 19805 rvsoc.mem_vdata[2][31]
.sym 19806 rvsoc.cpu0.sysregs[3][4]
.sym 19807 $abc$63009$new_ys__n2342_inv_
.sym 19808 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 19809 $abc$63009$new_ys__n1873_inv_
.sym 19810 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[3]
.sym 19811 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 19812 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 19813 rvsoc.cpu0.D_insn[20]
.sym 19814 rvsoc.eram.adrs[0]
.sym 19815 $abc$63009$new_ys__n2493_inv_
.sym 19816 rvsoc.uart0.status[8]
.sym 19818 rvsoc.cpu0.F_insn[29]
.sym 19819 rvsoc.cpu0.D_insn_typ[5]
.sym 19820 rvsoc.cpu0.D_insn_typ[0]
.sym 19822 rvsoc.resetn
.sym 19823 $abc$63009$new_ys__n12144_inv_
.sym 19825 $abc$63009$new_ys__n12145_inv_
.sym 19826 $abc$63009$new_ys__n2802_
.sym 19827 $abc$63009$auto$rtlil.cc:1712:And$3922[11]
.sym 19836 rvsoc.cpu0.F_insn[23]
.sym 19839 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[0]
.sym 19840 rvsoc.cpu0.F_insn[21]
.sym 19843 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[0]
.sym 19844 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[4]
.sym 19846 $abc$63009$new_n2948_
.sym 19849 rvsoc.cpu0.F_insn[22]
.sym 19852 rvsoc.cpu0.F_insn[20]
.sym 19853 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[1]
.sym 19855 rvsoc.cpu0.F_insn[24]
.sym 19857 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[4]
.sym 19864 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[0]
.sym 19870 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[1]
.sym 19873 $abc$63009$new_n2948_
.sym 19874 rvsoc.cpu0.F_insn[20]
.sym 19876 rvsoc.cpu0.F_insn[21]
.sym 19879 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[0]
.sym 19885 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[0]
.sym 19891 rvsoc.cpu0.F_insn[22]
.sym 19893 rvsoc.cpu0.F_insn[23]
.sym 19894 rvsoc.cpu0.F_insn[24]
.sym 19899 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[4]
.sym 19906 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[0]
.sym 19911 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[4]
.sym 19914 rvsoc.clka
.sym 19916 $abc$63009$new_ys__n1962_
.sym 19917 $abc$63009$new_ys__n2828_
.sym 19918 rvsoc.cpu0.sysregs[2][20]
.sym 19919 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[1]
.sym 19920 rvsoc.reset_cnt[0]
.sym 19921 $abc$63009$new_ys__n12426_inv_
.sym 19922 $abc$63009$new_ys__n12418_inv_
.sym 19923 rvsoc.cpu0.sysregs[2][17]
.sym 19924 rvsoc.code_adrs[11]
.sym 19926 $abc$63009$new_ys__n44_
.sym 19927 rvsoc.code_adrs[11]
.sym 19928 rvsoc.cpu0.F_insn[20]
.sym 19929 $abc$63009$new_ys__n40_inv_
.sym 19930 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 19931 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[3]
.sym 19932 $abc$63009$new_ys__n2990_inv_
.sym 19933 $abc$63009$new_ys__n1790_
.sym 19934 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 19935 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[0]
.sym 19936 rvsoc.cpu0.F_insn[27]
.sym 19938 rvsoc.uart0.status[15]
.sym 19939 rvsoc.cpu0.F_insn[29]
.sym 19940 rvsoc.cpu0.D_insn_typ[10]
.sym 19941 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 19942 rvsoc.cpu0.D_insn_typ[12]
.sym 19943 rvsoc.data_wdata[12]
.sym 19944 $abc$63009$new_ys__n2341_inv_
.sym 19945 rvsoc.cpu0.F_insn_typ[2]
.sym 19946 $abc$63009$new_ys__n1880_inv_
.sym 19947 $abc$63009$new_n3343_
.sym 19948 rvsoc.resetn
.sym 19949 rvsoc.cpu0.E_funct3[0]
.sym 19950 rvsoc.uart0.div[30]
.sym 19951 rvsoc.data_wdata[3]
.sym 19958 rvsoc.cpu0.sysregs[1][4]
.sym 19960 rvsoc.cpu0.E_funct3[0]
.sym 19961 $abc$63009$new_ys__n12143_inv_
.sym 19963 $abc$63009$auto$rtlil.cc:1712:And$3922[18]
.sym 19964 $abc$63009$new_n2862_
.sym 19965 rvsoc.cpu0.F_insn[28]
.sym 19966 rvsoc.cpu0.sysregs[3][4]
.sym 19967 rvsoc.cpu0.E_funct3[1]
.sym 19968 rvsoc.cpu0.F_insn[27]
.sym 19973 $abc$63009$auto$rtlil.cc:1712:And$3922[16]
.sym 19976 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 19977 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[2]
.sym 19979 rvsoc.cpu0.sysregs[2][4]
.sym 19981 rvsoc.cpu0.D_sysidx[1]
.sym 19982 $abc$63009$new_n5848_
.sym 19983 rvsoc.cpu0.D_sysidx[0]
.sym 19984 rvsoc.cpu0.sysregs[0][4]
.sym 19985 $abc$63009$new_ys__n12145_inv_
.sym 19988 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[4]
.sym 19990 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[4]
.sym 19996 rvsoc.cpu0.D_sysidx[0]
.sym 19997 rvsoc.cpu0.sysregs[2][4]
.sym 19998 rvsoc.cpu0.D_sysidx[1]
.sym 19999 rvsoc.cpu0.sysregs[3][4]
.sym 20002 $abc$63009$new_n5848_
.sym 20003 rvsoc.cpu0.sysregs[1][4]
.sym 20004 rvsoc.cpu0.sysregs[0][4]
.sym 20005 rvsoc.cpu0.D_sysidx[1]
.sym 20008 rvsoc.cpu0.E_funct3[0]
.sym 20010 rvsoc.cpu0.E_funct3[1]
.sym 20015 rvsoc.cpu0.F_insn[28]
.sym 20016 rvsoc.cpu0.F_insn[27]
.sym 20017 $abc$63009$new_n2862_
.sym 20020 $abc$63009$new_ys__n12145_inv_
.sym 20022 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 20023 $abc$63009$auto$rtlil.cc:1712:And$3922[18]
.sym 20028 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[2]
.sym 20033 $abc$63009$auto$rtlil.cc:1712:And$3922[16]
.sym 20034 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 20035 $abc$63009$new_ys__n12143_inv_
.sym 20037 rvsoc.clka
.sym 20039 $abc$63009$new_ys__n1899_
.sym 20040 $abc$63009$new_ys__n1927_
.sym 20041 rvsoc.cpu0.sysregs[2][22]
.sym 20042 $abc$63009$new_ys__n1997_
.sym 20043 $abc$63009$new_ys__n6071_
.sym 20044 $abc$63009$new_ys__n2011_
.sym 20045 rvsoc.cpu0.sysregs[2][23]
.sym 20046 rvsoc.cpu0.sysregs[2][19]
.sym 20050 rvsoc.cpu0.F_insn[23]
.sym 20051 $abc$63009$auto$rtlil.cc:1819:NotGate$62793
.sym 20052 rvsoc.cpu0.sysregs[1][4]
.sym 20053 rvsoc.cpu0.sysregs[0][11]
.sym 20054 rvsoc.uart0.div[13]
.sym 20055 rvsoc.cpu0.D_insn[16]
.sym 20056 rvsoc.cpu0.sysregs[1][11]
.sym 20057 $abc$63009$auto$rtlil.cc:1712:And$3922[11]
.sym 20058 $abc$63009$auto$rtlil.cc:1712:And$3922[3]
.sym 20059 $abc$63009$new_n3415_
.sym 20061 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 20062 $abc$63009$auto$rtlil.cc:1712:And$3922[11]
.sym 20063 rvsoc.cpu0.sysregs[2][20]
.sym 20065 $abc$63009$new_ys__n2677_inv_
.sym 20066 rvsoc.cpu0.F_insn[22]
.sym 20067 rvsoc.cpu0.D_sysidx[1]
.sym 20068 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 20069 rvsoc.cpu0.D_sysidx[0]
.sym 20070 $abc$63009$new_ys__n2493_inv_
.sym 20071 $abc$63009$new_ys__n1607_
.sym 20072 rvsoc.cpu0.E_insn_typ[10]
.sym 20073 rvsoc.cpu0.sysregs[2][17]
.sym 20074 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[4]
.sym 20082 rvsoc.cpu0.sysregs[3][16]
.sym 20083 $abc$63009$auto$rtlil.cc:1712:And$3922[4]
.sym 20085 $abc$63009$new_ys__n12426_inv_
.sym 20086 $abc$63009$auto$rtlil.cc:1712:And$3922[12]
.sym 20087 rvsoc.cpu0.sysregs[2][16]
.sym 20091 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$60398
.sym 20093 rvsoc.cpu0.sysregs[2][18]
.sym 20094 $abc$63009$new_ys__n12418_inv_
.sym 20095 rvsoc.cpu0.D_sysidx[0]
.sym 20099 rvsoc.cpu0.sysregs[0][16]
.sym 20100 rvsoc.cpu0.D_insn_typ[10]
.sym 20102 $abc$63009$new_ys__n6075_inv_
.sym 20103 $abc$63009$new_ys__n6076_inv_
.sym 20104 rvsoc.cpu0.sysregs[3][18]
.sym 20107 $abc$63009$new_n3343_
.sym 20108 rvsoc.cpu0.D_sysidx[1]
.sym 20110 rvsoc.cpu0.sysregs[1][18]
.sym 20111 rvsoc.cpu0.sysregs[0][18]
.sym 20113 $abc$63009$new_ys__n6075_inv_
.sym 20114 rvsoc.cpu0.D_sysidx[1]
.sym 20115 rvsoc.cpu0.D_insn_typ[10]
.sym 20116 $abc$63009$new_ys__n6076_inv_
.sym 20119 $abc$63009$new_ys__n12418_inv_
.sym 20120 $abc$63009$new_n3343_
.sym 20121 $abc$63009$auto$rtlil.cc:1712:And$3922[4]
.sym 20126 rvsoc.cpu0.sysregs[2][16]
.sym 20128 rvsoc.cpu0.sysregs[0][16]
.sym 20131 rvsoc.cpu0.D_sysidx[1]
.sym 20132 rvsoc.cpu0.D_sysidx[0]
.sym 20133 rvsoc.cpu0.sysregs[2][16]
.sym 20134 rvsoc.cpu0.sysregs[3][16]
.sym 20137 $abc$63009$auto$rtlil.cc:1712:And$3922[12]
.sym 20138 $abc$63009$new_ys__n12426_inv_
.sym 20139 $abc$63009$new_n3343_
.sym 20144 rvsoc.cpu0.sysregs[0][18]
.sym 20146 rvsoc.cpu0.sysregs[2][18]
.sym 20149 rvsoc.cpu0.sysregs[0][18]
.sym 20150 rvsoc.cpu0.sysregs[1][18]
.sym 20151 rvsoc.cpu0.D_sysidx[0]
.sym 20156 rvsoc.cpu0.D_sysidx[0]
.sym 20157 rvsoc.cpu0.sysregs[3][18]
.sym 20158 rvsoc.cpu0.sysregs[2][18]
.sym 20159 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$60398
.sym 20160 rvsoc.clka
.sym 20162 rvsoc.cpu0.sysregs[3][28]
.sym 20163 $abc$63009$new_n4673_
.sym 20164 $abc$63009$new_ys__n12421_inv_
.sym 20165 $abc$63009$new_n3427_
.sym 20166 rvsoc.cpu0.sysregs[3][2]
.sym 20167 rvsoc.cpu0.sysregs[3][7]
.sym 20168 rvsoc.cpu0.sysregs[3][30]
.sym 20169 $abc$63009$new_ys__n12442_inv_
.sym 20170 rvsoc.cpu0.sysregs[3][12]
.sym 20171 $abc$63009$new_ys__n2493_inv_
.sym 20172 $abc$63009$new_n3616_
.sym 20173 rvsoc.data_wdata[31]
.sym 20174 rvsoc.cpu0.D_insn[28]
.sym 20175 $abc$63009$new_n2885_
.sym 20177 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$60398
.sym 20178 rvsoc.cpu0.sysregs[0][16]
.sym 20179 rvsoc.uart0.status[31]
.sym 20180 $abc$63009$auto$rtlil.cc:1712:And$3922[18]
.sym 20181 $abc$63009$auto$rtlil.cc:1712:And$3922[8]
.sym 20182 $abc$63009$auto$rtlil.cc:1712:And$3922[12]
.sym 20183 rvsoc.cpu0.sysregs[1][6]
.sym 20184 $abc$63009$auto$rtlil.cc:1712:And$3922[0]
.sym 20185 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59966
.sym 20186 rvsoc.data_wdata[1]
.sym 20187 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 20188 rvsoc.cpu0.E_actv_pc[7]
.sym 20189 $abc$63009$new_ys__n3517_
.sym 20190 rvsoc.cpu0.sysregs[1][12]
.sym 20191 rvsoc.cpu0.sysregs[3][30]
.sym 20192 rvsoc.data_adrs[2]
.sym 20193 rvsoc.data_wdata[4]
.sym 20194 $abc$63009$auto$rtlil.cc:1712:And$3922[10]
.sym 20195 $abc$63009$auto$rtlil.cc:1712:And$3922[7]
.sym 20196 rvsoc.cpu0.sysregs[2][19]
.sym 20197 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 20203 rvsoc.cpu0.E_op1[5]
.sym 20206 $abc$63009$new_n3346_
.sym 20207 $abc$63009$auto$rtlil.cc:1819:NotGate$62857
.sym 20210 $abc$63009$auto$rtlil.cc:1712:And$3922[30]
.sym 20214 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59966
.sym 20215 rvsoc.cpu0.F_insn_typ[2]
.sym 20216 $abc$63009$auto$rtlil.cc:1712:And$3922[2]
.sym 20219 rvsoc.data_wdata[2]
.sym 20221 rvsoc.data_wdata[3]
.sym 20222 rvsoc.cpu0.E_op1[3]
.sym 20223 $abc$63009$auto$rtlil.cc:1712:And$3922[12]
.sym 20224 rvsoc.cpu0.E_op1[2]
.sym 20225 $abc$63009$new_ys__n2677_inv_
.sym 20228 $abc$63009$new_n3348_
.sym 20229 rvsoc.data_wdata[5]
.sym 20230 rvsoc.data_wdata[22]
.sym 20231 rvsoc.cpu0.E_op1[22]
.sym 20237 $abc$63009$auto$rtlil.cc:1712:And$3922[30]
.sym 20245 $abc$63009$auto$rtlil.cc:1712:And$3922[2]
.sym 20248 $abc$63009$new_n3348_
.sym 20249 $abc$63009$new_n3346_
.sym 20250 rvsoc.data_wdata[22]
.sym 20251 rvsoc.cpu0.E_op1[22]
.sym 20256 rvsoc.cpu0.F_insn_typ[2]
.sym 20257 $abc$63009$new_ys__n2677_inv_
.sym 20260 $abc$63009$new_n3348_
.sym 20261 $abc$63009$new_n3346_
.sym 20262 rvsoc.data_wdata[3]
.sym 20263 rvsoc.cpu0.E_op1[3]
.sym 20266 $abc$63009$new_n3346_
.sym 20267 $abc$63009$new_n3348_
.sym 20268 rvsoc.cpu0.E_op1[2]
.sym 20269 rvsoc.data_wdata[2]
.sym 20274 $abc$63009$auto$rtlil.cc:1712:And$3922[12]
.sym 20278 $abc$63009$new_n3346_
.sym 20279 rvsoc.cpu0.E_op1[5]
.sym 20280 rvsoc.data_wdata[5]
.sym 20281 $abc$63009$new_n3348_
.sym 20282 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59966
.sym 20283 rvsoc.clka
.sym 20284 $abc$63009$auto$rtlil.cc:1819:NotGate$62857
.sym 20285 $abc$63009$new_ys__n6074_
.sym 20286 $abc$63009$new_n5905_
.sym 20287 $abc$63009$new_ys__n6050_
.sym 20288 rvsoc.cpu0.sysregs[1][9]
.sym 20289 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][17]
.sym 20290 rvsoc.cpu0.sysregs[1][26]
.sym 20291 $abc$63009$new_ys__n12444_inv_
.sym 20292 $abc$63009$new_n5873_
.sym 20293 rvsoc.cpu0.sysregs[1][10]
.sym 20294 rvsoc.cpu0.sysregs[1][24]
.sym 20295 rvsoc.cpu0.sysregs[1][24]
.sym 20296 $abc$63009$new_ys__n2801_
.sym 20297 rvsoc.cpu0.E_op1[5]
.sym 20298 $abc$63009$auto$rtlil.cc:1712:And$3922[6]
.sym 20299 $abc$63009$auto$rtlil.cc:1712:And$3922[1]
.sym 20300 rvsoc.cpu0.F_insn[19]
.sym 20301 rvsoc.cpu0.sysregs[1][2]
.sym 20302 $abc$63009$auto$rtlil.cc:1712:And$3922[29]
.sym 20303 $abc$63009$auto$rtlil.cc:1712:And$3922[22]
.sym 20304 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59966
.sym 20305 $abc$63009$new_n3616_
.sym 20306 $abc$63009$auto$rtlil.cc:1712:And$3922[30]
.sym 20307 rvsoc.data_wdata[7]
.sym 20308 rvsoc.cpu0.sysregs[1][31]
.sym 20309 $abc$63009$auto$rtlil.cc:1712:And$3922[19]
.sym 20310 $abc$63009$auto$rtlil.cc:1712:And$3922[23]
.sym 20311 rvsoc.cpu0.sysregs[3][23]
.sym 20312 $abc$63009$new_n3616_
.sym 20313 rvsoc.cpu0.D_insn_typ[0]
.sym 20314 $abc$63009$new_n3515_
.sym 20315 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59966
.sym 20316 rvsoc.cpu0.D_insn_typ[5]
.sym 20317 rvsoc.cpu0.sysregs[0][14]
.sym 20318 $abc$63009$auto$rtlil.cc:1712:And$3922[11]
.sym 20319 rvsoc.cpu0.sysregs[3][0]
.sym 20320 $abc$63009$auto$rtlil.cc:1712:And$3922[5]
.sym 20326 $abc$63009$auto$rtlil.cc:1712:And$3922[8]
.sym 20328 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59678
.sym 20332 $abc$63009$auto$rtlil.cc:1712:And$3922[23]
.sym 20339 $abc$63009$auto$rtlil.cc:1819:NotGate$62793
.sym 20340 $abc$63009$new_ys__n2789_
.sym 20344 $abc$63009$auto$rtlil.cc:1712:And$3922[20]
.sym 20348 $abc$63009$auto$rtlil.cc:1712:And$3922[14]
.sym 20351 $abc$63009$auto$rtlil.cc:1712:And$3922[17]
.sym 20353 $abc$63009$new_n2871_
.sym 20356 $abc$63009$auto$rtlil.cc:1712:And$3922[19]
.sym 20357 $abc$63009$auto$rtlil.cc:1712:And$3922[21]
.sym 20361 $abc$63009$auto$rtlil.cc:1712:And$3922[14]
.sym 20368 $abc$63009$auto$rtlil.cc:1712:And$3922[23]
.sym 20371 $abc$63009$auto$rtlil.cc:1712:And$3922[8]
.sym 20378 $abc$63009$auto$rtlil.cc:1712:And$3922[17]
.sym 20384 $abc$63009$auto$rtlil.cc:1712:And$3922[19]
.sym 20390 $abc$63009$auto$rtlil.cc:1712:And$3922[21]
.sym 20397 $abc$63009$new_n2871_
.sym 20398 $abc$63009$new_ys__n2789_
.sym 20402 $abc$63009$auto$rtlil.cc:1712:And$3922[20]
.sym 20405 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59678
.sym 20406 rvsoc.clka
.sym 20407 $abc$63009$auto$rtlil.cc:1819:NotGate$62793
.sym 20408 rvsoc.cpu0.sysregs[1][14]
.sym 20409 $abc$63009$auto$rtlil.cc:1712:And$3922[17]
.sym 20410 $abc$63009$auto$rtlil.cc:1712:And$3922[20]
.sym 20411 $abc$63009$new_n2871_
.sym 20412 $abc$63009$new_ys__n1934_
.sym 20413 rvsoc.cpu0.sysregs[1][0]
.sym 20414 $abc$63009$auto$rtlil.cc:1712:And$3922[19]
.sym 20415 $abc$63009$auto$rtlil.cc:1712:And$3922[21]
.sym 20416 rvsoc.data_wdata[9]
.sym 20419 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 20420 rvsoc.mem_vdata[2][22]
.sym 20421 rvsoc.cpu0.sysregs[2][9]
.sym 20422 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59678
.sym 20423 rvsoc.cpu0.sysregs[1][17]
.sym 20425 rvsoc.cpu0.sysregs[3][24]
.sym 20426 $abc$63009$auto$rtlil.cc:1712:And$3922[13]
.sym 20427 $abc$63009$auto$rtlil.cc:1819:NotGate$62793
.sym 20428 $abc$63009$new_ys__n2789_
.sym 20429 $abc$63009$auto$rtlil.cc:1712:And$3922[1]
.sym 20430 $abc$63009$auto$rtlil.cc:1712:And$3922[31]
.sym 20431 $abc$63009$new_ys__n6050_
.sym 20432 rvsoc.cpu0.E_funct3[1]
.sym 20433 rvsoc.cpu0.sysregs[0][8]
.sym 20434 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 20435 $abc$63009$new_ys__n2341_inv_
.sym 20436 rvsoc.cpu0.E_funct3[0]
.sym 20437 rvsoc.cpu0.sysregs[0][19]
.sym 20438 $abc$63009$new_ys__n1880_inv_
.sym 20439 rvsoc.cpu0.E_op1[21]
.sym 20440 rvsoc.cpu0.D_insn_typ[10]
.sym 20441 $abc$63009$new_n2870_
.sym 20442 rvsoc.uart0.div[30]
.sym 20443 rvsoc.cpu0.sysregs[0][20]
.sym 20449 rvsoc.data_wdata[23]
.sym 20450 $abc$63009$new_n3346_
.sym 20451 $abc$63009$new_n3348_
.sym 20453 rvsoc.cpu0.E_op1[8]
.sym 20454 $abc$63009$auto$rtlil.cc:1712:And$3922[15]
.sym 20455 rvsoc.cpu0.E_op1[10]
.sym 20457 $abc$63009$auto$rtlil.cc:1712:And$3922[7]
.sym 20459 $abc$63009$new_n3348_
.sym 20462 $abc$63009$auto$rtlil.cc:1819:NotGate$62857
.sym 20463 rvsoc.data_wdata[4]
.sym 20465 rvsoc.data_wdata[11]
.sym 20466 rvsoc.data_wdata[10]
.sym 20467 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59966
.sym 20468 rvsoc.cpu0.E_op1[11]
.sym 20469 rvsoc.cpu0.E_op1[9]
.sym 20474 rvsoc.cpu0.E_op1[23]
.sym 20476 rvsoc.data_wdata[9]
.sym 20477 rvsoc.data_wdata[8]
.sym 20480 rvsoc.cpu0.E_op1[4]
.sym 20482 $abc$63009$new_n3348_
.sym 20483 $abc$63009$new_n3346_
.sym 20484 rvsoc.cpu0.E_op1[8]
.sym 20485 rvsoc.data_wdata[8]
.sym 20488 $abc$63009$new_n3348_
.sym 20489 rvsoc.data_wdata[9]
.sym 20490 $abc$63009$new_n3346_
.sym 20491 rvsoc.cpu0.E_op1[9]
.sym 20494 rvsoc.data_wdata[11]
.sym 20495 $abc$63009$new_n3346_
.sym 20496 $abc$63009$new_n3348_
.sym 20497 rvsoc.cpu0.E_op1[11]
.sym 20502 $abc$63009$auto$rtlil.cc:1712:And$3922[15]
.sym 20506 rvsoc.cpu0.E_op1[10]
.sym 20507 $abc$63009$new_n3346_
.sym 20508 $abc$63009$new_n3348_
.sym 20509 rvsoc.data_wdata[10]
.sym 20514 $abc$63009$auto$rtlil.cc:1712:And$3922[7]
.sym 20518 rvsoc.data_wdata[23]
.sym 20519 $abc$63009$new_n3346_
.sym 20520 rvsoc.cpu0.E_op1[23]
.sym 20521 $abc$63009$new_n3348_
.sym 20524 $abc$63009$new_n3346_
.sym 20525 rvsoc.cpu0.E_op1[4]
.sym 20526 rvsoc.data_wdata[4]
.sym 20527 $abc$63009$new_n3348_
.sym 20528 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59966
.sym 20529 rvsoc.clka
.sym 20530 $abc$63009$auto$rtlil.cc:1819:NotGate$62857
.sym 20531 $abc$63009$new_n5841_
.sym 20532 $abc$63009$new_n3507_
.sym 20533 $abc$63009$new_ys__n6090_inv_
.sym 20534 rvsoc.uart0.div[30]
.sym 20535 $abc$63009$new_ys__n6091_inv_
.sym 20536 rvsoc.uart0.div[9]
.sym 20537 $abc$63009$new_ys__n1532_
.sym 20538 $abc$63009$new_n5887_
.sym 20540 rvsoc.cpu0.E_Br_adrs[26]
.sym 20541 rvsoc.cpu0.E_op1[6]
.sym 20542 $abc$63009$new_ys__n3240_inv_
.sym 20544 rvsoc.cpu0.sysregs[1][25]
.sym 20545 rvsoc.cpu0.sysregs[1][30]
.sym 20546 rvsoc.cpu0.E_op1[20]
.sym 20547 $abc$63009$auto$rtlil.cc:1712:And$3922[9]
.sym 20548 $abc$63009$auto$rtlil.cc:1712:And$3922[21]
.sym 20549 rvsoc.cpu0.sysregs[1][28]
.sym 20550 rvsoc.cpu0.sysregs[1][14]
.sym 20551 rvsoc.cpu0.sysregs[1][15]
.sym 20552 $abc$63009$auto$rtlil.cc:1712:And$3922[17]
.sym 20553 rvsoc.data_wdata[23]
.sym 20554 rvsoc.cpu0.E_op1[19]
.sym 20555 $abc$63009$auto$rtlil.cc:1712:And$3922[20]
.sym 20556 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 20557 rvsoc.cpu0.sysregs[3][14]
.sym 20558 $abc$63009$new_ys__n2493_inv_
.sym 20559 rvsoc.cpu0.D_sysidx[1]
.sym 20560 rvsoc.cpu0.sysregs[2][20]
.sym 20561 $abc$63009$new_ys__n6254_
.sym 20562 rvsoc.data_wdata[9]
.sym 20563 rvsoc.cpu0.E_op1[0]
.sym 20564 rvsoc.cpu0.E_insn_typ[10]
.sym 20565 rvsoc.cpu0.D_sysidx[0]
.sym 20566 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[4]
.sym 20572 rvsoc.cpu0.D_sysidx[0]
.sym 20573 $abc$63009$new_n3384_
.sym 20574 $abc$63009$new_n3348_
.sym 20579 rvsoc.cpu0.E_op1[14]
.sym 20580 rvsoc.cpu0.sysregs[2][0]
.sym 20581 $abc$63009$new_n3393_
.sym 20582 rvsoc.cpu0.sysregs[0][21]
.sym 20583 $abc$63009$new_n2871_
.sym 20584 $abc$63009$new_n3383_
.sym 20585 rvsoc.cpu0.sysregs[1][0]
.sym 20586 rvsoc.cpu0.sysregs[0][0]
.sym 20587 $abc$63009$auto$rtlil.cc:1712:And$3922[21]
.sym 20588 rvsoc.cpu0.sysregs[2][21]
.sym 20589 $abc$63009$new_n3346_
.sym 20591 rvsoc.cpu0.sysregs[3][0]
.sym 20592 rvsoc.cpu0.E_funct3[1]
.sym 20593 $abc$63009$new_n5832_
.sym 20596 rvsoc.cpu0.E_funct3[0]
.sym 20597 rvsoc.cpu0.D_sysidx[1]
.sym 20598 $abc$63009$new_ys__n3412_
.sym 20599 rvsoc.data_wdata[14]
.sym 20601 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 20607 $abc$63009$auto$rtlil.cc:1712:And$3922[21]
.sym 20611 $abc$63009$new_ys__n3412_
.sym 20612 $abc$63009$new_n2871_
.sym 20617 rvsoc.cpu0.E_funct3[1]
.sym 20619 $abc$63009$new_n2871_
.sym 20620 rvsoc.cpu0.E_funct3[0]
.sym 20623 $abc$63009$new_n3346_
.sym 20624 $abc$63009$new_n3348_
.sym 20625 rvsoc.cpu0.E_op1[14]
.sym 20626 rvsoc.data_wdata[14]
.sym 20629 $abc$63009$new_n3393_
.sym 20630 $abc$63009$new_n3384_
.sym 20631 $abc$63009$new_n2871_
.sym 20632 $abc$63009$new_n3383_
.sym 20635 rvsoc.cpu0.sysregs[2][0]
.sym 20636 rvsoc.cpu0.D_sysidx[0]
.sym 20637 rvsoc.cpu0.sysregs[3][0]
.sym 20638 rvsoc.cpu0.D_sysidx[1]
.sym 20641 rvsoc.cpu0.sysregs[1][0]
.sym 20642 rvsoc.cpu0.sysregs[0][0]
.sym 20643 rvsoc.cpu0.D_sysidx[1]
.sym 20644 $abc$63009$new_n5832_
.sym 20649 rvsoc.cpu0.sysregs[0][21]
.sym 20650 rvsoc.cpu0.sysregs[2][21]
.sym 20652 rvsoc.clka
.sym 20653 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 20654 $abc$63009$new_n4357_
.sym 20655 $abc$63009$new_n4465_
.sym 20656 $abc$63009$new_ys__n1412_
.sym 20657 $abc$63009$new_n5909_
.sym 20658 $abc$63009$new_ys__n6080_
.sym 20659 rvsoc.cpu0.D_actv_pc[31]
.sym 20660 $abc$63009$new_ys__n5441_inv_
.sym 20661 $abc$63009$new_n4464_
.sym 20663 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 20664 $abc$63009$new_ys__n3246_inv_
.sym 20666 rvsoc.cpu0.sysregs[2][14]
.sym 20667 $abc$63009$new_n3384_
.sym 20668 rvsoc.cpu0.sysregs[0][23]
.sym 20669 rvsoc.cpu0.sysregs[1][13]
.sym 20671 $abc$63009$new_n5887_
.sym 20672 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 20673 $PACKER_VCC_NET
.sym 20674 $abc$63009$auto$rtlil.cc:1712:And$3922[14]
.sym 20675 $PACKER_GND_NET
.sym 20676 rvsoc.data_wdata[31]
.sym 20677 $abc$63009$new_n3393_
.sym 20678 rvsoc.cpu0.E_op1[4]
.sym 20680 rvsoc.data_wdata[5]
.sym 20681 rvsoc.cpu0.D_insn[28]
.sym 20682 rvsoc.cpu0.E_op1[8]
.sym 20684 rvsoc.data_adrs[2]
.sym 20685 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 20686 rvsoc.uart0.div[27]
.sym 20687 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 20688 rvsoc.cpu0.sysregs[2][19]
.sym 20689 $abc$63009$new_ys__n1577_
.sym 20695 rvsoc.data_wdata[24]
.sym 20697 $abc$63009$new_n3348_
.sym 20698 rvsoc.cpu0.sysregs[1][31]
.sym 20699 rvsoc.cpu0.sysregs[1][20]
.sym 20702 rvsoc.cpu0.E_op1[24]
.sym 20704 $abc$63009$new_n3346_
.sym 20705 $abc$63009$new_n3348_
.sym 20706 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 20707 rvsoc.cpu0.sysregs[0][19]
.sym 20708 rvsoc.cpu0.sysregs[3][20]
.sym 20712 rvsoc.data_wdata[0]
.sym 20713 rvsoc.cpu0.sysregs[0][20]
.sym 20714 rvsoc.cpu0.sysregs[2][19]
.sym 20718 $PACKER_GND_NET
.sym 20720 rvsoc.cpu0.sysregs[2][20]
.sym 20722 rvsoc.cpu0.sysregs[0][31]
.sym 20723 rvsoc.cpu0.E_op1[0]
.sym 20725 rvsoc.cpu0.D_sysidx[0]
.sym 20729 $PACKER_GND_NET
.sym 20735 rvsoc.cpu0.sysregs[2][20]
.sym 20737 rvsoc.cpu0.sysregs[0][20]
.sym 20740 rvsoc.cpu0.sysregs[1][20]
.sym 20742 rvsoc.cpu0.sysregs[0][20]
.sym 20743 rvsoc.cpu0.D_sysidx[0]
.sym 20746 rvsoc.cpu0.sysregs[1][31]
.sym 20748 rvsoc.cpu0.D_sysidx[0]
.sym 20749 rvsoc.cpu0.sysregs[0][31]
.sym 20752 $abc$63009$new_n3346_
.sym 20753 rvsoc.cpu0.E_op1[0]
.sym 20754 $abc$63009$new_n3348_
.sym 20755 rvsoc.data_wdata[0]
.sym 20758 rvsoc.cpu0.sysregs[0][19]
.sym 20760 rvsoc.cpu0.sysregs[2][19]
.sym 20764 rvsoc.cpu0.sysregs[2][20]
.sym 20765 rvsoc.cpu0.D_sysidx[0]
.sym 20766 rvsoc.cpu0.sysregs[3][20]
.sym 20770 rvsoc.cpu0.E_op1[24]
.sym 20771 rvsoc.data_wdata[24]
.sym 20772 $abc$63009$new_n3348_
.sym 20773 $abc$63009$new_n3346_
.sym 20774 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 20775 rvsoc.clkn
.sym 20777 $abc$63009$new_n4843_
.sym 20778 rvsoc.cpu0.F_actv_pc[31]
.sym 20779 $abc$63009$new_ys__n6099_inv_
.sym 20780 $abc$63009$new_ys__n1487_
.sym 20781 $abc$63009$new_ys__n1522_
.sym 20782 $abc$63009$new_ys__n1383_inv_
.sym 20783 rvsoc.cpu0.F_actv_pc[27]
.sym 20784 $abc$63009$new_n5912_
.sym 20785 rvsoc.data_wdata[17]
.sym 20786 $abc$63009$new_ys__n3412_
.sym 20789 rvsoc.data_wdata[6]
.sym 20790 rvsoc.cpu0.sysregs[0][21]
.sym 20791 rvsoc.cpu0.D_op2[11]
.sym 20792 $abc$63009$new_ys__n2053_
.sym 20793 rvsoc.cpu0.sysregs[2][26]
.sym 20794 rvsoc.cpu0.sysregs[1][19]
.sym 20795 rvsoc.cpu0.D_op2[5]
.sym 20796 rvsoc.cpu0.sysregs[3][20]
.sym 20797 rvsoc.cpu0.D_op2[10]
.sym 20798 rvsoc.cpu0.E_op1[24]
.sym 20799 rvsoc.data_wdata[29]
.sym 20800 rvsoc.eram.adrs[2]
.sym 20801 rvsoc.cpu0.E_op1[31]
.sym 20802 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$53677[0]
.sym 20803 rvsoc.data_wdata[13]
.sym 20804 $abc$63009$new_n3616_
.sym 20805 rvsoc.cpu0.D_insn_typ[0]
.sym 20806 rvsoc.cpu0.D_op1[8]
.sym 20807 $abc$63009$new_ys__n562_
.sym 20808 rvsoc.cpu0.D_insn_typ[5]
.sym 20809 rvsoc.cpu0.D_funct3[2]
.sym 20810 rvsoc.cpu0.D_insn_typ[0]
.sym 20811 $abc$63009$new_n4464_
.sym 20812 rvsoc.data_wdata[13]
.sym 20818 rvsoc.cpu0.F_insn[28]
.sym 20819 rvsoc.cpu0.sysregs[3][24]
.sym 20821 rvsoc.cpu0.D_sysidx[0]
.sym 20823 rvsoc.cpu0.sysregs[1][30]
.sym 20826 $abc$63009$new_n4713_
.sym 20828 $abc$63009$new_ys__n6081_inv_
.sym 20829 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 20831 $abc$63009$new_n4712_
.sym 20832 $abc$63009$new_ys__n6082_inv_
.sym 20833 rvsoc.cpu0.D_insn_typ[10]
.sym 20834 rvsoc.cpu0.D_sysidx[1]
.sym 20835 rvsoc.cpu0.F_insn[24]
.sym 20836 rvsoc.cpu0.sysregs[0][24]
.sym 20839 rvsoc.cpu0.sysregs[0][30]
.sym 20840 rvsoc.cpu0.D_sysidx[0]
.sym 20842 rvsoc.cpu0.sysregs[2][24]
.sym 20845 rvsoc.cpu0.F_insn[31]
.sym 20846 $abc$63009$new_ys__n1522_
.sym 20848 rvsoc.cpu0.sysregs[1][24]
.sym 20851 rvsoc.cpu0.sysregs[0][24]
.sym 20852 rvsoc.cpu0.sysregs[1][24]
.sym 20853 rvsoc.cpu0.D_sysidx[1]
.sym 20854 rvsoc.cpu0.D_sysidx[0]
.sym 20858 rvsoc.cpu0.F_insn[31]
.sym 20863 rvsoc.cpu0.D_sysidx[0]
.sym 20864 rvsoc.cpu0.sysregs[1][30]
.sym 20865 rvsoc.cpu0.D_sysidx[1]
.sym 20866 rvsoc.cpu0.sysregs[0][30]
.sym 20869 $abc$63009$new_ys__n6081_inv_
.sym 20870 rvsoc.cpu0.D_insn_typ[10]
.sym 20871 $abc$63009$new_ys__n6082_inv_
.sym 20872 rvsoc.cpu0.D_sysidx[1]
.sym 20878 rvsoc.cpu0.F_insn[24]
.sym 20881 rvsoc.cpu0.sysregs[3][24]
.sym 20882 rvsoc.cpu0.D_sysidx[0]
.sym 20883 rvsoc.cpu0.sysregs[2][24]
.sym 20884 rvsoc.cpu0.D_sysidx[1]
.sym 20887 $abc$63009$new_n4712_
.sym 20888 $abc$63009$new_n4713_
.sym 20889 rvsoc.cpu0.D_insn_typ[10]
.sym 20890 $abc$63009$new_ys__n1522_
.sym 20894 rvsoc.cpu0.F_insn[28]
.sym 20897 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 20898 rvsoc.clka
.sym 20899 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$32054[1]_$glb_sr
.sym 20900 $abc$63009$new_n4417_
.sym 20901 $abc$63009$new_ys__n1717_
.sym 20902 $abc$63009$new_n3944_
.sym 20903 $abc$63009$new_ys__n1401_inv_
.sym 20904 $abc$63009$new_ys__n1432_
.sym 20905 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[10]
.sym 20906 $abc$63009$new_n4840_
.sym 20907 uart_tx
.sym 20909 rvsoc.data_adrs[7]
.sym 20910 rvsoc.data_wdata[5]
.sym 20912 rvsoc.code_adrs[27]
.sym 20914 rvsoc.cpu0.D_actv_pc[19]
.sym 20915 $abc$63009$new_ys__n1487_
.sym 20916 rvsoc.cpu0.D_insn[31]
.sym 20917 rvsoc.data_wdata[14]
.sym 20918 $abc$63009$new_n4605_
.sym 20919 rvsoc.cpu0.D_funct3[1]
.sym 20920 $abc$63009$new_n3748_
.sym 20921 $abc$63009$new_n4277_
.sym 20922 rvsoc.cpu0.D_insn[24]
.sym 20923 rvsoc.cpu0.D_op2[6]
.sym 20924 $abc$63009$new_n4899_
.sym 20925 rvsoc.cpu0.sysregs[2][30]
.sym 20926 rvsoc.uart0.div[13]
.sym 20927 $abc$63009$new_ys__n6100_inv_
.sym 20928 rvsoc.cpu0.D_op2[4]
.sym 20929 $abc$63009$new_n4840_
.sym 20930 $abc$63009$new_ys__n1880_inv_
.sym 20931 $abc$63009$new_ys__n2341_inv_
.sym 20932 rvsoc.cpu0.D_insn_typ[10]
.sym 20933 $abc$63009$new_n4897_
.sym 20934 rvsoc.cpu0.E_op1[2]
.sym 20935 rvsoc.cpu0.D_insn[28]
.sym 20941 rvsoc.cpu0.E_op1[2]
.sym 20942 rvsoc.cpu0.E_op1[5]
.sym 20943 rvsoc.cpu0.E_op1[0]
.sym 20944 rvsoc.cpu0.E_op1[3]
.sym 20945 $abc$63009$new_n3388_
.sym 20947 rvsoc.data_wdata[21]
.sym 20948 $abc$63009$new_ys__n2408_inv_
.sym 20949 rvsoc.data_wdata[27]
.sym 20950 rvsoc.cpu0.E_op1[4]
.sym 20953 rvsoc.cpu0.E_op1[9]
.sym 20954 rvsoc.cpu0.E_op1[8]
.sym 20956 rvsoc.cpu0.E_op1[10]
.sym 20957 $abc$63009$new_n3385_
.sym 20958 $abc$63009$new_ys__n2410_inv_
.sym 20960 rvsoc.cpu0.E_op1[30]
.sym 20961 rvsoc.cpu0.E_op1[31]
.sym 20962 rvsoc.cpu0.E_op1[7]
.sym 20963 $abc$63009$new_ys__n44_
.sym 20964 rvsoc.cpu0.E_op1[11]
.sym 20966 rvsoc.cpu0.E_op1[6]
.sym 20967 $abc$63009$new_ys__n2409_inv_
.sym 20968 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 20971 rvsoc.cpu0.E_op1[1]
.sym 20972 rvsoc.data_wdata[13]
.sym 20974 rvsoc.cpu0.E_op1[31]
.sym 20975 $abc$63009$new_ys__n2408_inv_
.sym 20976 $abc$63009$new_ys__n44_
.sym 20977 rvsoc.cpu0.E_op1[30]
.sym 20980 rvsoc.cpu0.E_op1[11]
.sym 20981 rvsoc.cpu0.E_op1[10]
.sym 20982 rvsoc.cpu0.E_op1[9]
.sym 20983 rvsoc.cpu0.E_op1[8]
.sym 20986 rvsoc.cpu0.E_op1[4]
.sym 20987 rvsoc.cpu0.E_op1[5]
.sym 20988 rvsoc.cpu0.E_op1[6]
.sym 20989 rvsoc.cpu0.E_op1[7]
.sym 20993 rvsoc.data_wdata[21]
.sym 21001 rvsoc.data_wdata[27]
.sym 21007 rvsoc.data_wdata[13]
.sym 21010 $abc$63009$new_n3388_
.sym 21011 $abc$63009$new_ys__n2409_inv_
.sym 21012 $abc$63009$new_n3385_
.sym 21013 $abc$63009$new_ys__n2410_inv_
.sym 21016 rvsoc.cpu0.E_op1[3]
.sym 21017 rvsoc.cpu0.E_op1[2]
.sym 21018 rvsoc.cpu0.E_op1[1]
.sym 21019 rvsoc.cpu0.E_op1[0]
.sym 21020 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 21021 rvsoc.clkn
.sym 21022 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 21023 $abc$63009$new_ys__n1462_
.sym 21024 rvsoc.data_adrs[23]
.sym 21025 $abc$63009$new_n3274_
.sym 21026 $abc$63009$new_n4845_
.sym 21027 $abc$63009$new_ys__n1395_inv_
.sym 21028 rvsoc.data_adrs[22]
.sym 21029 $abc$63009$new_ys__n317_inv_
.sym 21030 $abc$63009$new_n3266_
.sym 21031 rvsoc.uart0.div[27]
.sym 21032 rvsoc.cpu0.D_insn[31]
.sym 21035 rvsoc.data_wdata[27]
.sym 21036 rvsoc.cpu0.E_op1[5]
.sym 21037 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[2]
.sym 21038 rvsoc.cpu0.E_op1[3]
.sym 21039 rvsoc.cpu0.E_op1[0]
.sym 21040 rvsoc.cpu0.D_funct3[1]
.sym 21042 rvsoc.data_wdata[25]
.sym 21043 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[3]
.sym 21044 rvsoc.cpu0.E_op1[10]
.sym 21045 rvsoc.cpu0.D_funct3[2]
.sym 21046 $abc$63009$new_n3944_
.sym 21047 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[4]
.sym 21048 rvsoc.cpu0.D_op2[6]
.sym 21049 rvsoc.data_wdata[12]
.sym 21050 rvsoc.uart0.div[21]
.sym 21051 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 21052 rvsoc.cpu0.D_op1[2]
.sym 21054 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[18]
.sym 21055 $abc$63009$new_ys__n2826_
.sym 21056 rvsoc.cpu0.D_op2[10]
.sym 21057 rvsoc.cpu0.D_funct3[0]
.sym 21058 $abc$63009$new_ys__n6254_
.sym 21064 rvsoc.cpu0.D_insn_typ[1]
.sym 21068 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 21069 $abc$63009$new_ys__n316_inv_
.sym 21070 rvsoc.data_adrs[18]
.sym 21071 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[17]
.sym 21073 $abc$63009$new_n3268_
.sym 21074 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[16]
.sym 21075 $abc$63009$new_ys__n318_inv_
.sym 21077 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[16]
.sym 21078 rvsoc.cpu0.D_insn_typ[5]
.sym 21079 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[16]
.sym 21081 $abc$63009$new_ys__n2800_
.sym 21082 rvsoc.cpu0.D_insn_typ[4]
.sym 21083 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[19]
.sym 21085 $abc$63009$new_n3262_
.sym 21086 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[18]
.sym 21087 $abc$63009$new_n3266_
.sym 21088 rvsoc.cpu0.D_insn_typ[0]
.sym 21090 rvsoc.data_adrs[19]
.sym 21091 $abc$63009$new_n3264_
.sym 21092 rvsoc.data_adrs[17]
.sym 21093 $abc$63009$new_ys__n2807_
.sym 21094 $abc$63009$new_ys__n317_inv_
.sym 21095 rvsoc.data_adrs[16]
.sym 21098 $abc$63009$new_ys__n2800_
.sym 21099 $abc$63009$new_ys__n2807_
.sym 21103 $abc$63009$new_ys__n317_inv_
.sym 21104 $abc$63009$new_ys__n318_inv_
.sym 21105 $abc$63009$new_ys__n316_inv_
.sym 21109 $abc$63009$new_n3268_
.sym 21110 rvsoc.cpu0.D_insn_typ[5]
.sym 21111 rvsoc.cpu0.D_insn_typ[1]
.sym 21112 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[19]
.sym 21115 rvsoc.data_adrs[17]
.sym 21116 rvsoc.data_adrs[18]
.sym 21117 rvsoc.data_adrs[19]
.sym 21118 rvsoc.data_adrs[16]
.sym 21121 rvsoc.cpu0.D_insn_typ[1]
.sym 21122 rvsoc.cpu0.D_insn_typ[5]
.sym 21123 $abc$63009$new_n3264_
.sym 21124 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[17]
.sym 21127 rvsoc.cpu0.D_insn_typ[0]
.sym 21128 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[16]
.sym 21129 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[16]
.sym 21130 rvsoc.cpu0.D_insn_typ[4]
.sym 21133 rvsoc.cpu0.D_insn_typ[1]
.sym 21134 rvsoc.cpu0.D_insn_typ[5]
.sym 21135 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[18]
.sym 21136 $abc$63009$new_n3266_
.sym 21139 rvsoc.cpu0.D_insn_typ[5]
.sym 21140 rvsoc.cpu0.D_insn_typ[1]
.sym 21141 $abc$63009$new_n3262_
.sym 21142 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[16]
.sym 21143 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 21144 rvsoc.clka
.sym 21145 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 21146 rvsoc.cpu0.E_add12[3]
.sym 21147 rvsoc.cpu0.E_op2[30]
.sym 21148 rvsoc.cpu0.E_add12[17]
.sym 21149 $abc$63009$new_n3284_
.sym 21150 rvsoc.cpu0.E_add12[1]
.sym 21151 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[17]
.sym 21152 $abc$63009$new_n4839_
.sym 21153 rvsoc.cpu0.E_add12[31]
.sym 21154 rvsoc.data_adrs[4]
.sym 21155 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[1]
.sym 21156 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[1]
.sym 21157 rvsoc.cpu0.F_insn[20]
.sym 21158 $abc$63009$new_ys__n2826_
.sym 21159 $abc$63009$new_n3268_
.sym 21160 $abc$63009$new_ys__n3769_
.sym 21161 rvsoc.cpu0.E_op1[26]
.sym 21162 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[16]
.sym 21163 rvsoc.cpu0.E_op1[29]
.sym 21164 rvsoc.cpu0.D_insn[31]
.sym 21165 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[16]
.sym 21166 rvsoc.cpu0.D_insn_typ[1]
.sym 21167 rvsoc.cpu0.D_op2[6]
.sym 21168 $PACKER_GND_NET
.sym 21169 rvsoc.cpu0.D_op3[5]
.sym 21170 rvsoc.cpu0.D_op2[15]
.sym 21172 rvsoc.cpu0.D_next_pc[30]
.sym 21173 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 21174 rvsoc.cpu0.D_op1[9]
.sym 21175 $abc$63009$new_ys__n10983_inv_
.sym 21176 rvsoc.data_wdata[5]
.sym 21177 $abc$63009$new_ys__n2827_
.sym 21178 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[26]
.sym 21179 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[27]
.sym 21180 $abc$63009$new_ys__n3256_inv_
.sym 21181 $abc$63009$new_ys__n2807_
.sym 21187 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[24]
.sym 21188 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[25]
.sym 21189 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[26]
.sym 21191 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[26]
.sym 21192 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[24]
.sym 21193 $abc$63009$new_n3280_
.sym 21194 rvsoc.cpu0.E_op1[1]
.sym 21195 $abc$63009$new_n3282_
.sym 21196 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[24]
.sym 21199 rvsoc.data_adrs[25]
.sym 21200 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 21201 rvsoc.data_adrs[26]
.sym 21202 $abc$63009$new_n3278_
.sym 21203 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[27]
.sym 21205 rvsoc.data_adrs[27]
.sym 21206 $abc$63009$new_n3284_
.sym 21207 rvsoc.cpu0.E_add12[1]
.sym 21209 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[26]
.sym 21210 rvsoc.cpu0.E_op1[31]
.sym 21211 rvsoc.cpu0.D_insn_typ[0]
.sym 21212 rvsoc.data_adrs[24]
.sym 21215 rvsoc.cpu0.D_insn_typ[5]
.sym 21216 rvsoc.cpu0.D_insn_typ[1]
.sym 21217 rvsoc.cpu0.D_insn_typ[4]
.sym 21220 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[26]
.sym 21221 rvsoc.cpu0.D_insn_typ[4]
.sym 21222 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[26]
.sym 21223 rvsoc.cpu0.D_insn_typ[0]
.sym 21226 rvsoc.cpu0.D_insn_typ[5]
.sym 21227 rvsoc.cpu0.D_insn_typ[1]
.sym 21228 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[24]
.sym 21229 $abc$63009$new_n3278_
.sym 21232 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[27]
.sym 21233 $abc$63009$new_n3284_
.sym 21234 rvsoc.cpu0.D_insn_typ[1]
.sym 21235 rvsoc.cpu0.D_insn_typ[5]
.sym 21238 rvsoc.cpu0.E_op1[1]
.sym 21239 rvsoc.cpu0.E_add12[1]
.sym 21240 rvsoc.cpu0.E_op1[31]
.sym 21244 $abc$63009$new_n3280_
.sym 21245 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[25]
.sym 21246 rvsoc.cpu0.D_insn_typ[1]
.sym 21247 rvsoc.cpu0.D_insn_typ[5]
.sym 21250 rvsoc.data_adrs[26]
.sym 21251 rvsoc.data_adrs[27]
.sym 21252 rvsoc.data_adrs[25]
.sym 21253 rvsoc.data_adrs[24]
.sym 21256 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[26]
.sym 21257 rvsoc.cpu0.D_insn_typ[5]
.sym 21258 rvsoc.cpu0.D_insn_typ[1]
.sym 21259 $abc$63009$new_n3282_
.sym 21262 rvsoc.cpu0.D_insn_typ[0]
.sym 21263 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[24]
.sym 21264 rvsoc.cpu0.D_insn_typ[4]
.sym 21265 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[24]
.sym 21266 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 21267 rvsoc.clka
.sym 21268 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 21269 rvsoc.uart0.rx_divcnt[9]
.sym 21270 $abc$63009$new_ys__n1492_
.sym 21271 $abc$63009$new_ys__n1417_
.sym 21272 rvsoc.uart0.rx_divcnt[21]
.sym 21273 $abc$63009$new_n4859_
.sym 21274 $abc$63009$new_ys__n1389_inv_
.sym 21275 $abc$63009$new_ys__n1404_inv_
.sym 21276 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[31]
.sym 21278 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[17]
.sym 21280 p39
.sym 21281 rvsoc.cpu0.E_op1[17]
.sym 21282 rvsoc.data_wdata[6]
.sym 21283 rvsoc.cpu0.D_op1[19]
.sym 21284 rvsoc.cpu0.D_op2[5]
.sym 21285 $abc$63009$new_n3616_
.sym 21286 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 21287 rvsoc.cpu0.D_actv_pc[30]
.sym 21288 rvsoc.cpu0.D_op3[9]
.sym 21289 rvsoc.cpu0.D_op3[10]
.sym 21291 rvsoc.cpu0.D_op1[28]
.sym 21292 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[24]
.sym 21293 rvsoc.cpu0.D_op1[8]
.sym 21294 $abc$63009$new_n4859_
.sym 21295 $abc$63009$new_n4165_
.sym 21296 rvsoc.cpu0.E_op1[31]
.sym 21297 rvsoc.cpu0.D_insn_typ[0]
.sym 21298 $abc$63009$new_ys__n5407_
.sym 21299 rvsoc.data_wdata[13]
.sym 21300 rvsoc.cpu0.D_op2[0]
.sym 21301 rvsoc.cpu0.D_insn_typ[5]
.sym 21302 rvsoc.cpu0.D_insn_typ[0]
.sym 21303 $abc$63009$new_n4464_
.sym 21304 $abc$63009$new_n3616_
.sym 21311 rvsoc.data_wdata[2]
.sym 21312 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 21313 rvsoc.cpu0.D_op2[7]
.sym 21314 rvsoc.data_wdata[16]
.sym 21316 rvsoc.data_wdata[10]
.sym 21318 rvsoc.cpu0.E_add12[3]
.sym 21319 $abc$63009$new_ys__n2959_inv_
.sym 21320 rvsoc.cpu0.E_op1[31]
.sym 21322 $abc$63009$new_ys__n3271_inv_
.sym 21323 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 21327 $abc$63009$new_ys__n2826_
.sym 21328 rvsoc.data_wdata[19]
.sym 21331 $abc$63009$new_ys__n3246_inv_
.sym 21333 $abc$63009$new_ys__n2801_
.sym 21335 rvsoc.data_wdata[5]
.sym 21337 $abc$63009$new_ys__n3240_inv_
.sym 21339 rvsoc.cpu0.E_op1[3]
.sym 21340 $abc$63009$new_ys__n3256_inv_
.sym 21341 $abc$63009$new_ys__n2807_
.sym 21346 rvsoc.cpu0.D_op2[7]
.sym 21350 $abc$63009$new_ys__n2807_
.sym 21351 $abc$63009$new_ys__n2801_
.sym 21356 $abc$63009$new_ys__n3256_inv_
.sym 21357 rvsoc.data_wdata[10]
.sym 21358 $abc$63009$new_ys__n2826_
.sym 21361 rvsoc.data_wdata[2]
.sym 21363 $abc$63009$new_ys__n2826_
.sym 21364 $abc$63009$new_ys__n3240_inv_
.sym 21367 $abc$63009$new_ys__n2959_inv_
.sym 21368 $abc$63009$new_ys__n2826_
.sym 21369 rvsoc.data_wdata[16]
.sym 21373 rvsoc.cpu0.E_add12[3]
.sym 21375 rvsoc.cpu0.E_op1[31]
.sym 21376 rvsoc.cpu0.E_op1[3]
.sym 21380 $abc$63009$new_ys__n2826_
.sym 21381 rvsoc.data_wdata[19]
.sym 21382 $abc$63009$new_ys__n3271_inv_
.sym 21385 $abc$63009$new_ys__n2826_
.sym 21387 $abc$63009$new_ys__n3246_inv_
.sym 21388 rvsoc.data_wdata[5]
.sym 21389 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 21390 rvsoc.clka
.sym 21391 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 21393 rvsoc.cpu0.add_op12[1]
.sym 21394 rvsoc.cpu0.add_op12[2]
.sym 21395 rvsoc.cpu0.add_op12[3]
.sym 21396 rvsoc.cpu0.add_op12[4]
.sym 21397 rvsoc.cpu0.add_op12[5]
.sym 21398 rvsoc.cpu0.add_op12[6]
.sym 21399 rvsoc.cpu0.add_op12[7]
.sym 21401 $abc$63009$new_ys__n44_
.sym 21403 rvsoc.code_adrs[11]
.sym 21404 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[7]
.sym 21405 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[18]
.sym 21406 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[3]
.sym 21408 $abc$63009$new_ys__n2827_
.sym 21409 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[19]
.sym 21410 rvsoc.cpu0.umul_hilo[6]
.sym 21411 rvsoc.data_wdata[7]
.sym 21412 rvsoc.cpu0.D_op3[2]
.sym 21413 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[5]
.sym 21414 rvsoc.cpu0.D_op3[16]
.sym 21415 $abc$63009$new_ys__n2959_inv_
.sym 21416 $abc$63009$new_ys__n1873_inv_
.sym 21417 rvsoc.data_wdata[28]
.sym 21418 $abc$63009$auto$simplemap.cc:256:simplemap_eqne$17938
.sym 21419 rvsoc.cpu0.D_op2[4]
.sym 21420 rvsoc.cpu0.D_op1[6]
.sym 21421 rvsoc.data_wdata[31]
.sym 21422 rvsoc.cpu0.D_op2[2]
.sym 21423 rvsoc.cpu0.D_op1[12]
.sym 21424 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[2]
.sym 21425 $abc$63009$new_n4862_
.sym 21426 rvsoc.cpu0.D_op1[5]
.sym 21427 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[11]
.sym 21433 $abc$63009$new_ys__n2826_
.sym 21434 $abc$63009$new_ys__n3769_
.sym 21435 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[3]
.sym 21436 $abc$63009$new_ys__n3277_inv_
.sym 21439 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[7]
.sym 21441 rvsoc.data_wdata[31]
.sym 21442 $abc$63009$new_ys__n2827_
.sym 21443 $abc$63009$new_ys__n3295_inv_
.sym 21444 $abc$63009$new_ys__n3291_inv_
.sym 21446 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 21447 $abc$63009$new_ys__n2826_
.sym 21448 rvsoc.data_wdata[29]
.sym 21450 rvsoc.data_wdata[3]
.sym 21451 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[5]
.sym 21452 rvsoc.cpu0.add_op12[3]
.sym 21454 rvsoc.cpu0.add_op12[5]
.sym 21455 $abc$63009$new_n4165_
.sym 21456 rvsoc.cpu0.add_op12[7]
.sym 21457 rvsoc.cpu0.D_actv_pc[11]
.sym 21458 $abc$63009$new_ys__n5407_
.sym 21459 $abc$63009$new_n3616_
.sym 21460 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 21461 $abc$63009$new_ys__n1873_inv_
.sym 21462 rvsoc.cpu0.cpu_rs2[3]
.sym 21463 rvsoc.data_wdata[22]
.sym 21464 $abc$63009$new_ys__n2350_inv_
.sym 21466 $abc$63009$new_ys__n3291_inv_
.sym 21467 $abc$63009$new_ys__n2826_
.sym 21468 rvsoc.data_wdata[29]
.sym 21472 $abc$63009$new_n3616_
.sym 21473 $abc$63009$new_ys__n2827_
.sym 21474 rvsoc.data_wdata[3]
.sym 21475 rvsoc.cpu0.cpu_rs2[3]
.sym 21478 $abc$63009$new_ys__n2350_inv_
.sym 21479 $abc$63009$new_ys__n3769_
.sym 21480 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[3]
.sym 21481 rvsoc.cpu0.add_op12[3]
.sym 21484 rvsoc.data_wdata[31]
.sym 21485 $abc$63009$new_ys__n2826_
.sym 21486 $abc$63009$new_ys__n3295_inv_
.sym 21490 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[5]
.sym 21491 $abc$63009$new_ys__n3769_
.sym 21492 $abc$63009$new_ys__n2350_inv_
.sym 21493 rvsoc.cpu0.add_op12[5]
.sym 21496 rvsoc.cpu0.add_op12[7]
.sym 21497 $abc$63009$new_ys__n2350_inv_
.sym 21498 $abc$63009$new_ys__n3769_
.sym 21499 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[7]
.sym 21502 $abc$63009$new_ys__n5407_
.sym 21503 $abc$63009$new_ys__n1873_inv_
.sym 21504 $abc$63009$new_n4165_
.sym 21505 rvsoc.cpu0.D_actv_pc[11]
.sym 21508 $abc$63009$new_ys__n3277_inv_
.sym 21509 $abc$63009$new_ys__n2826_
.sym 21510 rvsoc.data_wdata[22]
.sym 21512 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 21513 rvsoc.clka
.sym 21514 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 21515 rvsoc.cpu0.add_op12[8]
.sym 21516 rvsoc.cpu0.add_op12[9]
.sym 21517 rvsoc.cpu0.add_op12[10]
.sym 21518 rvsoc.cpu0.add_op12[11]
.sym 21519 rvsoc.cpu0.add_op12[12]
.sym 21520 rvsoc.cpu0.add_op12[13]
.sym 21521 rvsoc.cpu0.add_op12[14]
.sym 21522 rvsoc.cpu0.add_op12[15]
.sym 21523 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[22]
.sym 21524 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[31]
.sym 21527 rvsoc.cpu0.D_op3[29]
.sym 21528 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[26]
.sym 21529 $abc$63009$new_ys__n3295_inv_
.sym 21530 $abc$63009$new_ys__n3277_inv_
.sym 21531 rvsoc.cpu0.D_op1[4]
.sym 21532 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[27]
.sym 21533 rvsoc.cpu0.D_op2[7]
.sym 21534 rvsoc.cpu0.D_op2[8]
.sym 21535 rvsoc.cpu0.D_op3[31]
.sym 21536 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[13]
.sym 21537 rvsoc.cpu0.umul_hilo[15]
.sym 21538 $abc$63009$new_ys__n3271_inv_
.sym 21539 rvsoc.cpu0.D_op1[2]
.sym 21540 rvsoc.cpu0.D_op2[6]
.sym 21541 rvsoc.data_wdata[12]
.sym 21542 rvsoc.data_wdata[5]
.sym 21543 rvsoc.cpu0.add_op12[4]
.sym 21544 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[0]
.sym 21545 rvsoc.data_wdata[19]
.sym 21546 rvsoc.cpu0.D_op2[8]
.sym 21547 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[4]
.sym 21548 rvsoc.cpu0.D_op1[2]
.sym 21549 rvsoc.cpu0.D_op2[1]
.sym 21550 rvsoc.cpu0.D_op1[20]
.sym 21557 $abc$63009$new_ys__n1873_inv_
.sym 21558 rvsoc.cpu0.E_op1[11]
.sym 21563 rvsoc.cpu0.add_op12[7]
.sym 21564 $abc$63009$new_n4859_
.sym 21565 $abc$63009$new_ys__n3769_
.sym 21566 rvsoc.cpu0.E_op1[31]
.sym 21567 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[11]
.sym 21569 $abc$63009$new_ys__n1186_
.sym 21570 $abc$63009$new_ys__n1271_
.sym 21571 rvsoc.cpu0.D_op2[7]
.sym 21572 $abc$63009$new_ys__n5427_inv_
.sym 21573 rvsoc.cpu0.D_op1[7]
.sym 21574 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[13]
.sym 21575 rvsoc.cpu0.add_op12[11]
.sym 21577 rvsoc.cpu0.add_op12[13]
.sym 21579 rvsoc.cpu0.E_add12[11]
.sym 21581 rvsoc.cpu0.add_op12[9]
.sym 21582 $abc$63009$new_ys__n2350_inv_
.sym 21585 $abc$63009$new_n4862_
.sym 21589 $abc$63009$new_ys__n5427_inv_
.sym 21590 $abc$63009$new_ys__n1873_inv_
.sym 21591 $abc$63009$new_n4862_
.sym 21592 $abc$63009$new_n4859_
.sym 21595 rvsoc.cpu0.D_op1[7]
.sym 21596 $abc$63009$new_ys__n1186_
.sym 21597 $abc$63009$new_ys__n1271_
.sym 21598 rvsoc.cpu0.D_op2[7]
.sym 21601 $abc$63009$new_ys__n3769_
.sym 21602 rvsoc.cpu0.add_op12[11]
.sym 21603 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[11]
.sym 21604 $abc$63009$new_ys__n2350_inv_
.sym 21607 rvsoc.cpu0.E_op1[31]
.sym 21609 rvsoc.cpu0.E_add12[11]
.sym 21610 rvsoc.cpu0.E_op1[11]
.sym 21615 rvsoc.cpu0.add_op12[9]
.sym 21619 rvsoc.cpu0.add_op12[7]
.sym 21625 $abc$63009$new_ys__n3769_
.sym 21626 rvsoc.cpu0.add_op12[13]
.sym 21627 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[13]
.sym 21628 $abc$63009$new_ys__n2350_inv_
.sym 21631 rvsoc.cpu0.add_op12[11]
.sym 21635 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 21636 rvsoc.clka
.sym 21638 rvsoc.cpu0.add_op12[16]
.sym 21639 rvsoc.cpu0.add_op12[17]
.sym 21640 rvsoc.cpu0.add_op12[18]
.sym 21641 rvsoc.cpu0.add_op12[19]
.sym 21642 rvsoc.cpu0.add_op12[20]
.sym 21643 rvsoc.cpu0.add_op12[21]
.sym 21644 rvsoc.cpu0.add_op12[22]
.sym 21645 rvsoc.cpu0.add_op12[23]
.sym 21647 $abc$63009$new_n3616_
.sym 21650 rvsoc.data_wdata[31]
.sym 21651 $abc$63009$new_ys__n3769_
.sym 21652 rvsoc.cpu0.umul_hilo[18]
.sym 21653 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[11]
.sym 21654 rvsoc.cpu0.E_op1[6]
.sym 21655 $abc$63009$new_n3640_
.sym 21656 $abc$63009$new_ys__n2827_
.sym 21657 rvsoc.cpu0.umul_hilo[16]
.sym 21658 $abc$63009$new_ys__n1271_
.sym 21659 rvsoc.cpu0.add_op12[9]
.sym 21660 rvsoc.cpu0.umul_hilo[23]
.sym 21661 rvsoc.cpu0.add_op12[10]
.sym 21662 rvsoc.cpu0.D_op1[17]
.sym 21663 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[28]
.sym 21664 $abc$63009$new_ys__n3256_inv_
.sym 21665 rvsoc.cpu0.D_op1[9]
.sym 21666 rvsoc.cpu0.D_op2[15]
.sym 21667 rvsoc.cpu0.add_op12[22]
.sym 21668 rvsoc.cpu0.D_op1[25]
.sym 21669 rvsoc.cpu0.D_op2[22]
.sym 21670 $abc$63009$new_ys__n2827_
.sym 21671 rvsoc.cpu0.D_op1[31]
.sym 21672 rvsoc.data_wdata[5]
.sym 21673 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 21680 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[1]
.sym 21681 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[1]
.sym 21683 rvsoc.cpu0.E_add12[9]
.sym 21684 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[0]
.sym 21685 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[2]
.sym 21686 $abc$63009$new_n3009_
.sym 21688 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[3]
.sym 21690 $abc$63009$new_ys__n17_inv_
.sym 21691 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[4]
.sym 21692 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[3]
.sym 21696 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[2]
.sym 21697 $abc$63009$auto$memory_bram.cc:836:replace_cell$3943[15]
.sym 21698 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 21699 $abc$63009$new_ys__n20_inv_
.sym 21700 rvsoc.cpu0.E_op1[9]
.sym 21702 rvsoc.cpu0.E_op1[31]
.sym 21704 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[0]
.sym 21705 $abc$63009$new_ys__n23_inv_
.sym 21707 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[4]
.sym 21708 $abc$63009$auto$simplemap.cc:256:simplemap_eqne$17938
.sym 21710 rvsoc.cpu0.E_rd[0]
.sym 21713 rvsoc.cpu0.E_op1[9]
.sym 21714 rvsoc.cpu0.E_add12[9]
.sym 21715 rvsoc.cpu0.E_op1[31]
.sym 21718 $abc$63009$new_ys__n23_inv_
.sym 21719 $abc$63009$new_ys__n20_inv_
.sym 21720 $abc$63009$new_n3009_
.sym 21721 $abc$63009$new_ys__n17_inv_
.sym 21725 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[4]
.sym 21727 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[4]
.sym 21732 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[1]
.sym 21733 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[1]
.sym 21736 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[3]
.sym 21738 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[3]
.sym 21742 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 21743 rvsoc.cpu0.E_rd[0]
.sym 21748 $abc$63009$auto$memory_bram.cc:836:replace_cell$3943[15]
.sym 21754 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[0]
.sym 21755 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[2]
.sym 21756 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[2]
.sym 21757 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[0]
.sym 21759 rvsoc.clka
.sym 21760 $abc$63009$auto$simplemap.cc:256:simplemap_eqne$17938
.sym 21761 rvsoc.cpu0.add_op12[24]
.sym 21762 rvsoc.cpu0.add_op12[25]
.sym 21763 rvsoc.cpu0.add_op12[26]
.sym 21764 rvsoc.cpu0.add_op12[27]
.sym 21765 rvsoc.cpu0.add_op12[28]
.sym 21766 rvsoc.cpu0.add_op12[29]
.sym 21767 rvsoc.cpu0.add_op12[30]
.sym 21768 rvsoc.cpu0.add_op12[31]
.sym 21769 rvsoc.cpu0.D_op2[4]
.sym 21770 rvsoc.cpu0.add_op12[21]
.sym 21773 rvsoc.cpu0.D_op1[16]
.sym 21774 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[9]
.sym 21775 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[0]
.sym 21776 rvsoc.cpu0.D_op1[6]
.sym 21777 rvsoc.cpu0.D_op1[19]
.sym 21778 rvsoc.cpu0.D_op2[14]
.sym 21779 rvsoc.cpu0.D_op1[19]
.sym 21780 rvsoc.cpu0.umul_hilo[24]
.sym 21781 rvsoc.cpu0.umul_hilo[31]
.sym 21783 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 21784 rvsoc.cpu0.D_op1[28]
.sym 21785 rvsoc.data_wdata[13]
.sym 21786 rvsoc.cpu0.E_op1[9]
.sym 21787 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[3]
.sym 21788 rvsoc.cpu0.E_op1[31]
.sym 21789 rvsoc.data_wdata[3]
.sym 21790 $abc$63009$new_ys__n5407_
.sym 21791 rvsoc.cpu0.D_op2[20]
.sym 21792 $abc$63009$new_n3616_
.sym 21793 $abc$63009$new_ys__n1098_
.sym 21794 $abc$63009$new_ys__n11538_
.sym 21795 $abc$63009$new_n4464_
.sym 21796 rvsoc.cpu0.D_op1[8]
.sym 21802 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 21806 rvsoc.cpu0.add_op12[20]
.sym 21809 rvsoc.cpu0.E_op1[28]
.sym 21811 rvsoc.cpu0.E_add12[30]
.sym 21812 rvsoc.cpu0.E_op1[31]
.sym 21816 rvsoc.cpu0.E_op1[30]
.sym 21817 rvsoc.cpu0.E_add12[28]
.sym 21819 rvsoc.cpu0.E_rd[3]
.sym 21823 rvsoc.cpu0.E_rd[1]
.sym 21824 rvsoc.cpu0.add_op12[30]
.sym 21830 rvsoc.cpu0.add_op12[28]
.sym 21832 rvsoc.cpu0.E_rd[4]
.sym 21835 rvsoc.cpu0.add_op12[20]
.sym 21844 rvsoc.cpu0.add_op12[30]
.sym 21848 rvsoc.cpu0.E_rd[1]
.sym 21849 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 21853 rvsoc.cpu0.E_op1[31]
.sym 21855 rvsoc.cpu0.E_op1[30]
.sym 21856 rvsoc.cpu0.E_add12[30]
.sym 21859 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 21862 rvsoc.cpu0.E_rd[4]
.sym 21865 rvsoc.cpu0.E_rd[3]
.sym 21866 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 21871 rvsoc.cpu0.E_add12[28]
.sym 21872 rvsoc.cpu0.E_op1[28]
.sym 21874 rvsoc.cpu0.E_op1[31]
.sym 21879 rvsoc.cpu0.add_op12[28]
.sym 21881 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 21882 rvsoc.clka
.sym 21884 rvsoc.data_wdata[3]
.sym 21885 $abc$63009$new_n3648_
.sym 21886 $abc$63009$new_n4505_
.sym 21887 $abc$63009$new_ys__n922_
.sym 21888 $abc$63009$new_ys__n5411_inv_
.sym 21889 $abc$63009$new_n4511_
.sym 21890 rvsoc.data_wdata[13]
.sym 21891 $abc$63009$new_ys__n1054_
.sym 21892 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 21893 $abc$63009$new_ys__n10335_
.sym 21896 rvsoc.cpu0.cpu_rs2[3]
.sym 21897 rvsoc.cpu0.D_op1[24]
.sym 21898 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[3]
.sym 21900 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 21901 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[2]
.sym 21902 rvsoc.cpu0.cpu_rs2[1]
.sym 21903 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[6]
.sym 21904 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[30]
.sym 21905 rvsoc.cpu0.add_op12[25]
.sym 21906 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[4]
.sym 21907 $abc$63009$new_ys__n2350_inv_
.sym 21908 $abc$63009$new_ys__n11197_
.sym 21909 $abc$63009$auto$rtlil.cc:1819:NotGate$62435
.sym 21910 rvsoc.cpu0.D_op1[12]
.sym 21911 rvsoc.cpu0.D_op1[6]
.sym 21912 $abc$63009$auto$rtlil.cc:1819:NotGate$62435
.sym 21913 $abc$63009$new_ys__n1873_inv_
.sym 21914 rvsoc.cpu0.D_op2[2]
.sym 21915 rvsoc.cpu0.D_op2[27]
.sym 21916 rvsoc.cpu0.D_op2[4]
.sym 21918 rvsoc.cpu0.D_op1[5]
.sym 21919 rvsoc.data_wdata[8]
.sym 21925 rvsoc.cpu0.D_op1[5]
.sym 21926 $abc$63009$new_ys__n1120_
.sym 21927 rvsoc.cpu0.D_op2[8]
.sym 21928 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[29]
.sym 21929 rvsoc.cpu0.D_op2[6]
.sym 21930 rvsoc.cpu0.add_op12[29]
.sym 21931 $abc$63009$new_ys__n12663_inv_
.sym 21933 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[5]
.sym 21934 $abc$63009$new_ys__n3769_
.sym 21935 rvsoc.cpu0.D_op1[6]
.sym 21937 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 21938 $abc$63009$new_n4461_
.sym 21941 rvsoc.cpu0.D_op1[7]
.sym 21943 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 21944 $abc$63009$new_n4104_
.sym 21946 rvsoc.cpu0.D_op1[8]
.sym 21947 $abc$63009$new_ys__n2350_inv_
.sym 21948 rvsoc.code_adrs[11]
.sym 21950 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[2]
.sym 21951 rvsoc.cpu0.D_op2[7]
.sym 21952 rvsoc.cpu0.D_op2[5]
.sym 21953 $abc$63009$new_n5553_
.sym 21954 $abc$63009$new_ys__n11186_
.sym 21955 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[2]
.sym 21956 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[5]
.sym 21959 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[2]
.sym 21960 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[2]
.sym 21961 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 21964 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[5]
.sym 21966 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 21967 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[5]
.sym 21970 $abc$63009$new_n4461_
.sym 21971 $abc$63009$new_ys__n1120_
.sym 21972 $abc$63009$new_ys__n12663_inv_
.sym 21973 $abc$63009$new_n4104_
.sym 21976 rvsoc.cpu0.D_op1[6]
.sym 21977 rvsoc.cpu0.D_op2[6]
.sym 21978 $abc$63009$new_n5553_
.sym 21979 $abc$63009$new_ys__n11186_
.sym 21982 rvsoc.cpu0.D_op2[8]
.sym 21983 rvsoc.cpu0.D_op2[7]
.sym 21984 rvsoc.cpu0.D_op1[7]
.sym 21985 rvsoc.cpu0.D_op1[8]
.sym 21989 rvsoc.cpu0.D_op1[5]
.sym 21991 rvsoc.cpu0.D_op2[5]
.sym 21994 $abc$63009$new_ys__n2350_inv_
.sym 21995 rvsoc.cpu0.add_op12[29]
.sym 21996 $abc$63009$new_ys__n3769_
.sym 21997 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[29]
.sym 22002 rvsoc.code_adrs[11]
.sym 22004 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 22005 rvsoc.clka
.sym 22007 rvsoc.cpu0.D_op1[7]
.sym 22008 $abc$63009$new_ys__n1135_
.sym 22009 $abc$63009$new_ys__n5407_
.sym 22010 $abc$63009$new_ys__n1091_
.sym 22011 rvsoc.cpu0.D_op1[11]
.sym 22012 rvsoc.cpu0.D_op1[8]
.sym 22013 rvsoc.cpu0.D_op1[10]
.sym 22014 rvsoc.cpu0.D_op1[12]
.sym 22015 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[5]
.sym 22016 $abc$63009$new_n5313_
.sym 22019 rvsoc.data_wdata[15]
.sym 22020 rvsoc.data_wdata[13]
.sym 22021 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 22022 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[29]
.sym 22023 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[19]
.sym 22024 $abc$63009$new_n4228_
.sym 22026 rvsoc.data_wdata[3]
.sym 22030 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[23]
.sym 22031 $PACKER_VCC_NET
.sym 22032 $abc$63009$new_ys__n12665_inv_
.sym 22033 $abc$63009$new_ys__n922_
.sym 22034 rvsoc.cpu0.D_op1[20]
.sym 22035 rvsoc.cpu0.D_op1[2]
.sym 22036 rvsoc.data_wdata[19]
.sym 22037 $abc$63009$new_ys__n1274_
.sym 22038 rvsoc.data_wdata[5]
.sym 22039 rvsoc.cpu0.D_op1[28]
.sym 22040 $abc$63009$new_ys__n11211_
.sym 22041 $abc$63009$new_ys__n1054_
.sym 22042 rvsoc.cpu0.D_op2[1]
.sym 22048 $abc$63009$new_ys__n11192_
.sym 22049 $abc$63009$new_n5557_
.sym 22050 rvsoc.cpu0.D_op1[15]
.sym 22051 rvsoc.cpu0.D_op2[13]
.sym 22053 $abc$63009$new_n5548_
.sym 22054 $abc$63009$new_n5558_
.sym 22055 $abc$63009$new_n5556_
.sym 22056 rvsoc.cpu0.D_op1[0]
.sym 22057 rvsoc.cpu0.D_op2[12]
.sym 22058 $abc$63009$new_ys__n1141_
.sym 22059 $abc$63009$new_n5551_
.sym 22060 rvsoc.cpu0.D_op2[10]
.sym 22061 rvsoc.cpu0.D_op2[9]
.sym 22062 $abc$63009$new_n5550_
.sym 22063 $abc$63009$new_n5554_
.sym 22064 rvsoc.cpu0.D_op2[0]
.sym 22065 $abc$63009$new_n4414_
.sym 22066 rvsoc.cpu0.D_op1[14]
.sym 22067 $abc$63009$new_n5547_
.sym 22068 $abc$63009$new_ys__n11197_
.sym 22069 rvsoc.cpu0.D_op2[15]
.sym 22070 rvsoc.cpu0.D_funct3[2]
.sym 22071 rvsoc.cpu0.D_op1[12]
.sym 22072 rvsoc.cpu0.D_op2[14]
.sym 22073 $abc$63009$new_ys__n1142_
.sym 22076 $abc$63009$new_ys__n11181_
.sym 22077 rvsoc.cpu0.D_op1[13]
.sym 22078 rvsoc.cpu0.D_op1[10]
.sym 22079 rvsoc.cpu0.D_op1[9]
.sym 22081 $abc$63009$new_ys__n1142_
.sym 22082 $abc$63009$new_n4414_
.sym 22084 $abc$63009$new_ys__n1141_
.sym 22087 rvsoc.cpu0.D_op2[13]
.sym 22088 rvsoc.cpu0.D_op1[14]
.sym 22089 rvsoc.cpu0.D_op2[14]
.sym 22090 rvsoc.cpu0.D_op1[13]
.sym 22093 rvsoc.cpu0.D_funct3[2]
.sym 22094 $abc$63009$new_n5547_
.sym 22095 $abc$63009$new_n5558_
.sym 22096 $abc$63009$new_ys__n11181_
.sym 22099 $abc$63009$new_n5556_
.sym 22100 $abc$63009$new_n5551_
.sym 22101 $abc$63009$new_n5548_
.sym 22102 $abc$63009$new_n5554_
.sym 22105 rvsoc.cpu0.D_op2[0]
.sym 22108 rvsoc.cpu0.D_op1[0]
.sym 22111 rvsoc.cpu0.D_op1[12]
.sym 22112 $abc$63009$new_ys__n11192_
.sym 22113 $abc$63009$new_n5550_
.sym 22114 rvsoc.cpu0.D_op2[12]
.sym 22117 rvsoc.cpu0.D_op1[9]
.sym 22118 rvsoc.cpu0.D_op1[10]
.sym 22119 rvsoc.cpu0.D_op2[9]
.sym 22120 rvsoc.cpu0.D_op2[10]
.sym 22123 rvsoc.cpu0.D_op2[15]
.sym 22124 rvsoc.cpu0.D_op1[15]
.sym 22125 $abc$63009$new_n5557_
.sym 22126 $abc$63009$new_ys__n11197_
.sym 22130 rvsoc.cpu0.D_op1[2]
.sym 22131 $abc$63009$new_ys__n11208_
.sym 22132 $abc$63009$new_ys__n11212_
.sym 22133 $abc$63009$new_n5566_
.sym 22134 rvsoc.cpu0.D_op1[1]
.sym 22135 rvsoc.cpu0.D_op1[13]
.sym 22136 $abc$63009$new_ys__n12659_inv_
.sym 22137 rvsoc.cpu0.D_op1[9]
.sym 22138 $abc$63009$new_n5569_
.sym 22139 $abc$63009$new_n5315_
.sym 22142 rvsoc.data_wdata[7]
.sym 22143 rvsoc.cpu0.D_op1[10]
.sym 22144 $abc$63009$new_ys__n2827_
.sym 22145 $abc$63009$new_ys__n11534_
.sym 22146 $abc$63009$auto$memory_bram.cc:836:replace_cell$3943[15]
.sym 22147 rvsoc.cpu0.D_op1[12]
.sym 22148 $abc$63009$new_n5546_
.sym 22149 rvsoc.cpu0.D_op1[7]
.sym 22150 rvsoc.cpu0.D_op1[15]
.sym 22151 $abc$63009$new_n5554_
.sym 22152 rvsoc.cpu0.D_op1[0]
.sym 22153 $abc$63009$new_ys__n1271_
.sym 22154 rvsoc.cpu0.D_op2[1]
.sym 22155 rvsoc.cpu0.D_op2[15]
.sym 22156 rvsoc.cpu0.D_op1[31]
.sym 22157 rvsoc.cpu0.D_op1[13]
.sym 22158 rvsoc.cpu0.D_op2[15]
.sym 22160 rvsoc.cpu0.D_op1[8]
.sym 22161 rvsoc.cpu0.D_op1[9]
.sym 22162 rvsoc.data_wdata[19]
.sym 22163 rvsoc.cpu0.D_op1[31]
.sym 22164 rvsoc.data_wdata[5]
.sym 22165 rvsoc.cpu0.D_op1[17]
.sym 22171 $abc$63009$new_n4266_
.sym 22176 $abc$63009$new_ys__n11185_
.sym 22177 $abc$63009$new_n4277_
.sym 22178 $abc$63009$new_ys__n11184_
.sym 22179 $abc$63009$new_ys__n1873_inv_
.sym 22182 $abc$63009$new_n4707_
.sym 22183 rvsoc.cpu0.D_op2[3]
.sym 22184 rvsoc.cpu0.D_op1[3]
.sym 22185 rvsoc.cpu0.D_op2[3]
.sym 22186 rvsoc.cpu0.D_op1[4]
.sym 22187 rvsoc.cpu0.D_op1[2]
.sym 22188 rvsoc.cpu0.D_op2[4]
.sym 22189 $abc$63009$new_n4104_
.sym 22191 $abc$63009$new_ys__n11183_
.sym 22192 rvsoc.cpu0.D_op2[2]
.sym 22195 $abc$63009$new_ys__n12693_inv_
.sym 22198 $abc$63009$new_ys__n11182_
.sym 22199 rvsoc.cpu0.D_op1[1]
.sym 22200 $abc$63009$new_ys__n12685_
.sym 22201 $abc$63009$new_ys__n1204_inv_
.sym 22202 rvsoc.cpu0.D_op2[1]
.sym 22204 $abc$63009$new_ys__n12685_
.sym 22205 $abc$63009$new_ys__n12693_inv_
.sym 22206 $abc$63009$new_n4707_
.sym 22207 rvsoc.cpu0.D_op2[3]
.sym 22210 $abc$63009$new_ys__n1204_inv_
.sym 22211 $abc$63009$new_n4266_
.sym 22212 $abc$63009$new_ys__n1873_inv_
.sym 22213 $abc$63009$new_n4277_
.sym 22216 $abc$63009$new_n4104_
.sym 22217 $abc$63009$new_ys__n12693_inv_
.sym 22218 $abc$63009$new_ys__n12685_
.sym 22219 rvsoc.cpu0.D_op2[3]
.sym 22222 rvsoc.cpu0.D_op1[1]
.sym 22223 rvsoc.cpu0.D_op2[1]
.sym 22230 rvsoc.cpu0.D_op1[2]
.sym 22231 rvsoc.cpu0.D_op2[2]
.sym 22234 rvsoc.cpu0.D_op2[4]
.sym 22235 rvsoc.cpu0.D_op1[4]
.sym 22240 $abc$63009$new_ys__n11183_
.sym 22241 $abc$63009$new_ys__n11184_
.sym 22242 $abc$63009$new_ys__n11182_
.sym 22243 $abc$63009$new_ys__n11185_
.sym 22247 rvsoc.cpu0.D_op1[3]
.sym 22248 rvsoc.cpu0.D_op2[3]
.sym 22250 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 22251 rvsoc.clka
.sym 22253 $abc$63009$new_n4549_
.sym 22254 $abc$63009$new_ys__n12651_
.sym 22255 rvsoc.data_wdata[19]
.sym 22256 $abc$63009$new_n4597_
.sym 22257 $abc$63009$new_n4598_
.sym 22258 $abc$63009$new_ys__n5415_inv_
.sym 22259 $abc$63009$new_ys__n1075_
.sym 22260 $abc$63009$new_n4851_
.sym 22261 rvsoc.cpu0.cpu_rs1[9]
.sym 22262 rvsoc.data_wdata[1]
.sym 22265 $abc$63009$new_n4765_
.sym 22266 rvsoc.data_wdata[9]
.sym 22267 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[10]
.sym 22268 $abc$63009$new_n5566_
.sym 22269 rvsoc.data_wdata[5]
.sym 22270 rvsoc.cpu0.D_op2[10]
.sym 22271 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[9]
.sym 22272 rvsoc.cpu0.D_op1[3]
.sym 22273 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 22274 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[2]
.sym 22275 rvsoc.cpu0.D_op1[16]
.sym 22276 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[15]
.sym 22278 rvsoc.cpu0.E_op1[9]
.sym 22280 rvsoc.cpu0.D_op1[11]
.sym 22281 $abc$63009$new_ys__n12715_
.sym 22283 rvsoc.cpu0.D_op1[13]
.sym 22284 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[3]
.sym 22285 $abc$63009$new_n4707_
.sym 22286 $abc$63009$new_ys__n11538_
.sym 22287 rvsoc.cpu0.D_op1[9]
.sym 22288 rvsoc.cpu0.D_op1[14]
.sym 22294 rvsoc.cpu0.D_op1[2]
.sym 22296 $abc$63009$new_n4707_
.sym 22298 rvsoc.cpu0.D_op1[1]
.sym 22299 rvsoc.cpu0.D_op2[3]
.sym 22300 $abc$63009$new_n4105_
.sym 22302 rvsoc.cpu0.D_op1[0]
.sym 22305 $abc$63009$new_ys__n12723_inv_
.sym 22306 $abc$63009$new_ys__n12693_inv_
.sym 22308 rvsoc.cpu0.D_op2[0]
.sym 22309 $abc$63009$new_n4593_
.sym 22312 rvsoc.cpu0.D_op2[1]
.sym 22313 $abc$63009$new_ys__n12749_inv_
.sym 22314 rvsoc.cpu0.D_op2[1]
.sym 22315 $abc$63009$new_ys__n12665_inv_
.sym 22317 $abc$63009$new_n4851_
.sym 22318 rvsoc.cpu0.D_op2[2]
.sym 22319 $abc$63009$new_ys__n12747_inv_
.sym 22321 $abc$63009$new_n4855_
.sym 22322 $abc$63009$new_ys__n12719_inv_
.sym 22324 rvsoc.cpu0.D_op1[3]
.sym 22325 $abc$63009$new_ys__n12751_inv_
.sym 22327 $abc$63009$new_ys__n12747_inv_
.sym 22328 $abc$63009$new_ys__n12749_inv_
.sym 22329 rvsoc.cpu0.D_op2[1]
.sym 22333 rvsoc.cpu0.D_op1[0]
.sym 22335 rvsoc.cpu0.D_op2[0]
.sym 22336 rvsoc.cpu0.D_op1[1]
.sym 22339 $abc$63009$new_n4855_
.sym 22340 $abc$63009$new_n4851_
.sym 22341 $abc$63009$new_n4707_
.sym 22342 $abc$63009$new_ys__n12665_inv_
.sym 22345 rvsoc.cpu0.D_op1[3]
.sym 22346 rvsoc.cpu0.D_op1[2]
.sym 22347 rvsoc.cpu0.D_op2[0]
.sym 22351 rvsoc.cpu0.D_op2[1]
.sym 22353 $abc$63009$new_ys__n12751_inv_
.sym 22354 $abc$63009$new_ys__n12749_inv_
.sym 22357 rvsoc.cpu0.D_op2[2]
.sym 22358 $abc$63009$new_ys__n12723_inv_
.sym 22359 $abc$63009$new_ys__n12719_inv_
.sym 22363 $abc$63009$new_ys__n12747_inv_
.sym 22365 rvsoc.cpu0.D_op2[1]
.sym 22369 $abc$63009$new_ys__n12693_inv_
.sym 22370 $abc$63009$new_n4105_
.sym 22371 rvsoc.cpu0.D_op2[3]
.sym 22372 $abc$63009$new_n4593_
.sym 22376 $abc$63009$new_ys__n12770_inv_
.sym 22377 $abc$63009$new_n4836_
.sym 22378 $abc$63009$new_n4835_
.sym 22379 $abc$63009$new_ys__n12755_inv_
.sym 22380 $abc$63009$new_ys__n12768_inv_
.sym 22381 $abc$63009$new_ys__n12774_inv_
.sym 22382 $abc$63009$new_ys__n12772_inv_
.sym 22383 $abc$63009$new_ys__n12712_inv_
.sym 22388 rvsoc.cpu0.D_op1[0]
.sym 22389 $abc$63009$new_ys__n1271_
.sym 22390 rvsoc.cpu0.D_op1[22]
.sym 22391 rvsoc.cpu0.D_op2[3]
.sym 22393 rvsoc.cpu0.D_op2[0]
.sym 22395 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[6]
.sym 22396 rvsoc.cpu0.D_op2[0]
.sym 22397 $abc$63009$new_ys__n940_
.sym 22398 rvsoc.cpu0.F_insn[20]
.sym 22399 rvsoc.data_wdata[19]
.sym 22400 $abc$63009$new_ys__n2828_
.sym 22404 rvsoc.cpu0.D_op2[2]
.sym 22408 $abc$63009$new_ys__n1075_
.sym 22409 rvsoc.cpu0.D_op1[6]
.sym 22410 $abc$63009$new_ys__n1873_inv_
.sym 22411 rvsoc.cpu0.D_op2[2]
.sym 22417 $abc$63009$new_ys__n12717_inv_
.sym 22419 rvsoc.cpu0.D_op1[10]
.sym 22420 rvsoc.cpu0.D_op1[6]
.sym 22422 rvsoc.cpu0.D_op2[2]
.sym 22423 rvsoc.cpu0.D_op1[7]
.sym 22424 $abc$63009$new_ys__n12753_inv_
.sym 22426 rvsoc.cpu0.D_op2[1]
.sym 22427 $abc$63009$new_ys__n12721_inv_
.sym 22432 rvsoc.cpu0.D_op1[15]
.sym 22436 $abc$63009$new_ys__n12755_inv_
.sym 22440 rvsoc.cpu0.D_op1[11]
.sym 22441 $abc$63009$new_ys__n12757_inv_
.sym 22442 $abc$63009$new_ys__n12751_inv_
.sym 22445 rvsoc.cpu0.D_op2[0]
.sym 22446 $abc$63009$new_ys__n12725_inv_
.sym 22448 rvsoc.cpu0.D_op1[14]
.sym 22451 rvsoc.cpu0.D_op2[0]
.sym 22452 rvsoc.cpu0.D_op1[10]
.sym 22453 rvsoc.cpu0.D_op1[11]
.sym 22457 rvsoc.cpu0.D_op1[15]
.sym 22458 rvsoc.cpu0.D_op2[0]
.sym 22459 rvsoc.cpu0.D_op1[14]
.sym 22462 rvsoc.cpu0.D_op2[1]
.sym 22464 $abc$63009$new_ys__n12751_inv_
.sym 22465 $abc$63009$new_ys__n12753_inv_
.sym 22468 $abc$63009$new_ys__n12753_inv_
.sym 22470 $abc$63009$new_ys__n12755_inv_
.sym 22471 rvsoc.cpu0.D_op2[1]
.sym 22475 $abc$63009$new_ys__n12721_inv_
.sym 22476 $abc$63009$new_ys__n12725_inv_
.sym 22477 rvsoc.cpu0.D_op2[2]
.sym 22480 $abc$63009$new_ys__n12755_inv_
.sym 22481 rvsoc.cpu0.D_op2[1]
.sym 22482 $abc$63009$new_ys__n12757_inv_
.sym 22486 $abc$63009$new_ys__n12717_inv_
.sym 22487 rvsoc.cpu0.D_op2[2]
.sym 22489 $abc$63009$new_ys__n12721_inv_
.sym 22492 rvsoc.cpu0.D_op1[6]
.sym 22494 rvsoc.cpu0.D_op2[0]
.sym 22495 rvsoc.cpu0.D_op1[7]
.sym 22500 $abc$63009$new_ys__n12738_inv_
.sym 22501 $abc$63009$new_ys__n12740_inv_
.sym 22504 $abc$63009$new_ys__n12710_inv_
.sym 22505 $abc$63009$new_ys__n12742_inv_
.sym 22507 rvsoc.cpu0.D_op1[24]
.sym 22508 rvsoc.data_wdata[30]
.sym 22511 rvsoc.cpu0.D_op1[30]
.sym 22514 rvsoc.data_wdata[30]
.sym 22516 $abc$63009$new_ys__n12712_inv_
.sym 22517 rvsoc.cpu0.D_op2[11]
.sym 22518 rvsoc.cpu0.D_op1[27]
.sym 22521 $abc$63009$new_n4682_
.sym 22522 rvsoc.cpu0.D_op1[25]
.sym 22528 $abc$63009$new_ys__n12751_inv_
.sym 22530 rvsoc.cpu0.D_op1[28]
.sym 22533 rvsoc.cpu0.D_op2[1]
.sym 22622 p40
.sym 22631 $abc$63009$new_ys__n11534_
.sym 22633 $PACKER_VCC_NET
.sym 22635 $PACKER_VCC_NET
.sym 22636 $abc$63009$new_n4104_
.sym 22637 rvsoc.cpu0.D_op1[15]
.sym 22640 $abc$63009$new_ys__n1031_
.sym 22641 rvsoc.clks.pll_clk
.sym 22648 rvsoc.gpio0.dir[3]
.sym 22649 rvsoc.gpio0.data[3]
.sym 22667 rvsoc.gpio0.data[2]
.sym 22669 rvsoc.gpio0.dir[2]
.sym 22688 rvsoc.gpio0.dir[2]
.sym 22691 rvsoc.gpio0.data[2]
.sym 22726 rvsoc.mem_vdata[2][5]
.sym 22737 rvsoc.cpu0.D_insn_typ[10]
.sym 22739 rvsoc.code_adrs[12]
.sym 22741 $abc$63009$new_ys__n2807_
.sym 22744 $abc$63009$new_n3311_
.sym 22769 $abc$63009$new_ys__n11724_
.sym 22782 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 22785 rvsoc.code_adrs[3]
.sym 22786 $PACKER_GND_NET
.sym 22790 $abc$63009$new_ys__n5894_
.sym 22793 $abc$63009$auto$simplemap.cc:309:simplemap_lut$30116[0]
.sym 22794 rvsoc.data_adrs[2]
.sym 22795 rvsoc.data_adrs[3]
.sym 22797 $PACKER_GND_NET
.sym 22809 rvsoc.data_adrs[3]
.sym 22810 rvsoc.code_adrs[3]
.sym 22812 $abc$63009$new_ys__n5894_
.sym 22815 rvsoc.data_adrs[2]
.sym 22817 $abc$63009$new_ys__n5894_
.sym 22818 $abc$63009$auto$simplemap.cc:309:simplemap_lut$30116[0]
.sym 22822 $abc$63009$new_ys__n11724_
.sym 22824 $abc$63009$new_ys__n5894_
.sym 22843 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 22844 rvsoc.clkn
.sym 22854 rvsoc.mem_vdata[2][4]
.sym 22861 rvsoc.cpu0.D_insn_typ[4]
.sym 22864 rvsoc.mem_vdata[1][15]
.sym 22866 rvsoc.data_adrs[11]
.sym 22868 $abc$63009$new_ys__n2493_inv_
.sym 22870 rvsoc.data_wdata[18]
.sym 22871 $PACKER_GND_NET
.sym 22872 rvsoc.dram.cs
.sym 22873 rvsoc.mem_vdata[1][25]
.sym 22883 rvsoc.spi0.status[1]
.sym 22890 rvsoc.dram.adrs[0]
.sym 22896 rvsoc.eram.adrs[1]
.sym 22898 rvsoc.eram.adrs[5]
.sym 22899 rvsoc.eram.adrs[4]
.sym 22900 rvsoc.eram.adrs[1]
.sym 22903 rvsoc.eram.adrs[5]
.sym 22905 rvsoc.code_adrs[3]
.sym 22912 rvsoc.data_wdata[2]
.sym 22914 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]
.sym 22916 rvsoc.data_adrs[3]
.sym 22928 rvsoc.cpu0.D_rd[9]
.sym 22929 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 22934 $abc$63009$new_ys__n5894_
.sym 22940 rvsoc.cpu0.D_rd[8]
.sym 22941 rvsoc.data_adrs[12]
.sym 22949 rvsoc.code_adrs[12]
.sym 22972 rvsoc.code_adrs[12]
.sym 22973 rvsoc.data_adrs[12]
.sym 22975 $abc$63009$new_ys__n5894_
.sym 22998 rvsoc.cpu0.D_rd[8]
.sym 23004 rvsoc.cpu0.D_rd[9]
.sym 23006 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 23007 rvsoc.clka
.sym 23008 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$35817[0]_$glb_sr
.sym 23013 rvsoc.mem_vdata[2][1]
.sym 23018 rvsoc.spi0.rxbfr[3]
.sym 23019 $abc$63009$auto$rtlil.cc:1712:And$3922[17]
.sym 23020 rvsoc.resetn
.sym 23021 rvsoc.cpu0.D_insn_typ[10]
.sym 23022 $PACKER_GND_NET
.sym 23023 rvsoc.mem_vdata[1][24]
.sym 23024 rvsoc.mem_vdata[1][13]
.sym 23025 rvsoc.data_wdata[26]
.sym 23028 rvsoc.eram.adrs[2]
.sym 23029 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 23030 rvsoc.code_adrs[10]
.sym 23031 rvsoc.mem_vdata[1][29]
.sym 23036 rvsoc.data_wdata[0]
.sym 23040 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 23041 rvsoc.eram.adrs[8]
.sym 23042 rvsoc.cpu0.D_insn_typ[8]
.sym 23044 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 23053 rvsoc.cpu0.E_rd[10]
.sym 23054 $PACKER_GND_NET
.sym 23056 rvsoc.cpu0.E_rd[8]
.sym 23059 rvsoc.cpu0.D_rd[9]
.sym 23060 rvsoc.cpu0.D_rd[10]
.sym 23064 rvsoc.cpu0.E_rd[11]
.sym 23065 rvsoc.cpu0.E_rd[9]
.sym 23066 rvsoc.cpu0.D_rd[11]
.sym 23071 rvsoc.cpu0.D_rd[8]
.sym 23077 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 23083 $PACKER_GND_NET
.sym 23092 $PACKER_GND_NET
.sym 23095 $PACKER_GND_NET
.sym 23116 $PACKER_GND_NET
.sym 23119 rvsoc.cpu0.E_rd[9]
.sym 23120 rvsoc.cpu0.E_rd[11]
.sym 23121 rvsoc.cpu0.E_rd[8]
.sym 23122 rvsoc.cpu0.E_rd[10]
.sym 23125 rvsoc.cpu0.D_rd[10]
.sym 23126 rvsoc.cpu0.D_rd[11]
.sym 23127 rvsoc.cpu0.D_rd[8]
.sym 23128 rvsoc.cpu0.D_rd[9]
.sym 23129 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 23130 rvsoc.clka
.sym 23136 rvsoc.mem_vdata[2][0]
.sym 23142 $abc$63009$new_n3507_
.sym 23143 $abc$63009$auto$rtlil.cc:1819:NotGate$62435
.sym 23145 $PACKER_GND_NET
.sym 23146 $abc$63009$new_ys__n5894_
.sym 23147 rvsoc.data_wst[1]
.sym 23148 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 23150 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 23151 rvsoc.cpu0.D_insn_typ[11]
.sym 23152 $abc$63009$new_ys__n11180_inv_
.sym 23153 rvsoc.eram.adrs[7]
.sym 23154 rvsoc.dram.adrs[7]
.sym 23155 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 23156 rvsoc.cpu0.D_insn_typ[10]
.sym 23157 rvsoc.mem_vdata[2][17]
.sym 23159 $abc$63009$new_ys__n11180_inv_
.sym 23160 rvsoc.cpu0.D_insn[8]
.sym 23161 rvsoc.cpu0.D_insn_typ[4]
.sym 23165 rvsoc.mem_vdata[2][6]
.sym 23166 rvsoc.eram.adrs[2]
.sym 23167 $abc$63009$auto$wreduce.cc:452:run$3077[7]
.sym 23173 rvsoc.cpu0.F_insn_typ[10]
.sym 23177 rvsoc.cpu0.F_insn_typ[8]
.sym 23181 rvsoc.cpu0.F_insn_typ[5]
.sym 23183 rvsoc.cpu0.F_insn_typ[12]
.sym 23187 $abc$63009$new_ys__n187_inv_
.sym 23200 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 23201 $abc$63009$new_ys__n188_inv_
.sym 23202 rvsoc.cpu0.F_insn_typ[4]
.sym 23212 rvsoc.cpu0.F_insn_typ[12]
.sym 23213 rvsoc.cpu0.F_insn_typ[8]
.sym 23214 rvsoc.cpu0.F_insn_typ[5]
.sym 23215 rvsoc.cpu0.F_insn_typ[4]
.sym 23220 rvsoc.cpu0.F_insn_typ[8]
.sym 23224 rvsoc.cpu0.F_insn_typ[12]
.sym 23232 rvsoc.cpu0.F_insn_typ[10]
.sym 23243 $abc$63009$new_ys__n187_inv_
.sym 23245 $abc$63009$new_ys__n188_inv_
.sym 23252 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 23253 rvsoc.clka
.sym 23254 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$32054[1]_$glb_sr
.sym 23259 rvsoc.mem_vdata[2][7]
.sym 23263 rvsoc.cpu0.D_insn_typ[10]
.sym 23266 rvsoc.cpu0.D_insn[8]
.sym 23267 rvsoc.cpu0.F_insn_typ[5]
.sym 23268 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[0]
.sym 23269 rvsoc.mem_vdata[1][16]
.sym 23270 $abc$63009$new_ys__n2681_inv_
.sym 23271 rvsoc.cpu0.F_insn_typ[12]
.sym 23272 $abc$63009$auto$simplemap.cc:309:simplemap_lut$30116[0]
.sym 23273 rvsoc.cpu0.D_insn_typ[8]
.sym 23274 rvsoc.mem_vdata[1][23]
.sym 23275 rvsoc.cpu0.E_insn_typ[10]
.sym 23276 rvsoc.mem_vdata[1][14]
.sym 23277 rvsoc.mem_vdata[1][28]
.sym 23278 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 23279 rvsoc.eram.adrs[3]
.sym 23280 rvsoc.cpu0.D_insn_typ[8]
.sym 23281 rvsoc.eram.adrs[4]
.sym 23282 $abc$63009$new_n2927_
.sym 23283 rvsoc.eram.adrs[1]
.sym 23284 rvsoc.cpu0.D_insn_typ[10]
.sym 23285 rvsoc.eram.adrs[4]
.sym 23286 rvsoc.eram.adrs[5]
.sym 23287 rvsoc.cpu0.D_insn_typ[4]
.sym 23288 rvsoc.mem_vdata[2][31]
.sym 23289 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[3]
.sym 23296 rvsoc.cpu0.F_insn_typ[4]
.sym 23299 $abc$63009$new_ys__n11724_
.sym 23304 rvsoc.cpu0.F_insn_typ[2]
.sym 23307 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 23309 $abc$63009$new_ys__n2493_inv_
.sym 23310 $abc$63009$new_ys__n2342_inv_
.sym 23312 $abc$63009$new_ys__n2347_inv_
.sym 23313 $abc$63009$new_ys__n2341_inv_
.sym 23314 $abc$63009$new_ys__n5894_
.sym 23318 rvsoc.cpu0.F_insn_typ[14]
.sym 23331 rvsoc.cpu0.F_insn_typ[4]
.sym 23337 rvsoc.cpu0.F_insn_typ[2]
.sym 23347 $abc$63009$new_ys__n2341_inv_
.sym 23348 $abc$63009$new_ys__n5894_
.sym 23349 $abc$63009$new_ys__n11724_
.sym 23350 $abc$63009$new_ys__n2347_inv_
.sym 23360 rvsoc.cpu0.F_insn_typ[14]
.sym 23371 $abc$63009$new_ys__n2342_inv_
.sym 23372 $abc$63009$new_ys__n2493_inv_
.sym 23375 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 23376 rvsoc.clka
.sym 23377 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$32054[1]_$glb_sr
.sym 23382 rvsoc.mem_vdata[2][6]
.sym 23386 rvsoc.data_adrs[28]
.sym 23388 rvsoc.cpu0.sysregs[1][26]
.sym 23389 rvsoc.cpu0.sysregs[3][30]
.sym 23390 rvsoc.cpu0.F_insn_typ[4]
.sym 23391 rvsoc.mem_vdata[1][20]
.sym 23392 rvsoc.cpu0.D_insn_typ[14]
.sym 23393 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[0]
.sym 23394 rvsoc.cpu0.F_insn_typ[1]
.sym 23395 p40
.sym 23396 rvsoc.mem_vdata[1][20]
.sym 23398 $abc$63009$new_ys__n2991_inv_
.sym 23399 rvsoc.data_adrs[2]
.sym 23400 rvsoc.cpu0.F_insn_typ[2]
.sym 23402 rvsoc.cpu0.D_insn_typ[8]
.sym 23403 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]
.sym 23406 rvsoc.mem_vdata[2][7]
.sym 23407 rvsoc.data_adrs[3]
.sym 23408 $PACKER_VCC_NET
.sym 23409 rvsoc.cpu0.D_insn_typ[14]
.sym 23410 rvsoc.cpu0.D_insn_typ[5]
.sym 23411 rvsoc.mem_vdata[2][2]
.sym 23412 $PACKER_GND_NET
.sym 23413 rvsoc.data_adrs[3]
.sym 23419 $abc$63009$new_n2952_
.sym 23422 $abc$63009$new_n2962_
.sym 23423 rvsoc.cpu0.F_insn_typ[5]
.sym 23425 $abc$63009$new_ys__n2703_inv_
.sym 23426 $abc$63009$new_ys__n2343_
.sym 23427 $abc$63009$auto$rtlil.cc:1819:NotGate$62435
.sym 23429 $abc$63009$new_n2928_
.sym 23432 $abc$63009$new_n2885_
.sym 23439 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 23442 rvsoc.cpu0.F_insn_typ[1]
.sym 23446 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 23449 $abc$63009$new_ys__n2342_inv_
.sym 23450 rvsoc.cpu0.F_insn[8]
.sym 23452 rvsoc.cpu0.F_insn_typ[5]
.sym 23458 rvsoc.cpu0.F_insn_typ[1]
.sym 23459 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 23461 rvsoc.cpu0.F_insn_typ[5]
.sym 23466 rvsoc.cpu0.F_insn[8]
.sym 23470 $abc$63009$auto$rtlil.cc:1819:NotGate$62435
.sym 23473 $abc$63009$new_ys__n2703_inv_
.sym 23477 $abc$63009$new_ys__n2343_
.sym 23479 $abc$63009$new_ys__n2342_inv_
.sym 23482 $abc$63009$new_n2962_
.sym 23483 $abc$63009$new_n2952_
.sym 23484 $abc$63009$new_n2928_
.sym 23485 $abc$63009$new_n2885_
.sym 23491 rvsoc.cpu0.F_insn_typ[1]
.sym 23494 $abc$63009$new_n2962_
.sym 23495 $abc$63009$new_n2952_
.sym 23496 $abc$63009$new_n2928_
.sym 23497 $abc$63009$new_n2885_
.sym 23498 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 23499 rvsoc.clka
.sym 23500 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$32054[1]_$glb_sr
.sym 23505 rvsoc.mem_vdata[2][31]
.sym 23509 rvsoc.data_wdata[19]
.sym 23511 $abc$63009$new_ys__n2828_
.sym 23512 rvsoc.data_wdata[19]
.sym 23513 rvsoc.cpu0.D_insn_typ[5]
.sym 23515 rvsoc.mem_vdata[1][19]
.sym 23516 rvsoc.data_wdata[6]
.sym 23517 rvsoc.cpu0.D_insn_typ[0]
.sym 23518 $abc$63009$new_ys__n12145_inv_
.sym 23519 $PACKER_GND_NET
.sym 23520 rvsoc.cpu0.F_insn[29]
.sym 23521 rvsoc.cpu0.D_insn_typ[10]
.sym 23522 $abc$63009$new_ys__n2343_
.sym 23523 rvsoc.uart0.status[6]
.sym 23524 rvsoc.mem_vdata[1][31]
.sym 23525 $abc$63009$new_ys__n2998_inv_
.sym 23526 rvsoc.resetn
.sym 23527 rvsoc.mem_vdata[2][23]
.sym 23529 rvsoc.mem_vdata[2][2]
.sym 23530 rvsoc.eram.adrs[8]
.sym 23532 p41
.sym 23534 rvsoc.cpu0.D_insn_typ[1]
.sym 23535 rvsoc.cpu0.D_insn_typ[8]
.sym 23536 rvsoc.eram.adrs[8]
.sym 23543 $abc$63009$new_ys__n2998_inv_
.sym 23544 rvsoc.cpu0.F_insn[23]
.sym 23545 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 23549 rvsoc.uart0.div[30]
.sym 23550 rvsoc.cpu0.F_insn[18]
.sym 23551 rvsoc.cpu0.F_insn[17]
.sym 23553 $abc$63009$new_n2864_
.sym 23556 rvsoc.resetn
.sym 23558 rvsoc.uart0.status[30]
.sym 23564 rvsoc.cpu0.F_insn[15]
.sym 23565 rvsoc.data_adrs[2]
.sym 23566 rvsoc.cpu0.F_insn[16]
.sym 23567 rvsoc.data_adrs[3]
.sym 23569 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 23572 $PACKER_GND_NET
.sym 23573 rvsoc.cpu0.F_insn[19]
.sym 23575 $abc$63009$new_n2864_
.sym 23576 rvsoc.cpu0.F_insn[16]
.sym 23577 rvsoc.cpu0.F_insn[15]
.sym 23581 rvsoc.data_adrs[2]
.sym 23582 rvsoc.data_adrs[3]
.sym 23583 rvsoc.uart0.div[30]
.sym 23584 rvsoc.uart0.status[30]
.sym 23588 $PACKER_GND_NET
.sym 23594 rvsoc.cpu0.F_insn[17]
.sym 23595 rvsoc.cpu0.F_insn[18]
.sym 23596 rvsoc.cpu0.F_insn[19]
.sym 23605 $abc$63009$new_ys__n2998_inv_
.sym 23606 rvsoc.cpu0.F_insn[23]
.sym 23607 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 23612 rvsoc.resetn
.sym 23619 $PACKER_GND_NET
.sym 23621 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 23622 rvsoc.clka
.sym 23628 rvsoc.mem_vdata[2][30]
.sym 23632 $abc$63009$new_ys__n2995_inv_
.sym 23633 rvsoc.eram.adrs[8]
.sym 23635 p40
.sym 23636 $abc$63009$new_ys__n11180_inv_
.sym 23637 $abc$63009$new_ys__n1880_inv_
.sym 23638 rvsoc.data_adrs[11]
.sym 23639 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 23640 rvsoc.resetn
.sym 23641 rvsoc.data_wdata[31]
.sym 23642 rvsoc.cpu0.F_insn_typ[2]
.sym 23643 $abc$63009$new_ys__n2341_inv_
.sym 23644 $abc$63009$new_ys__n5881_
.sym 23646 rvsoc.data_wdata[12]
.sym 23648 rvsoc.cpu0.D_insn_typ[10]
.sym 23649 rvsoc.cpu0.sys_mcause[7]
.sym 23650 $abc$63009$new_ys__n1872_inv_
.sym 23651 $abc$63009$techmap$techmap4075\rvsoc.eram.bram_mem.15.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4050_Y
.sym 23652 rvsoc.resetn
.sym 23653 $abc$63009$new_ys__n1962_
.sym 23654 rvsoc.eram.adrs[2]
.sym 23655 rvsoc.eram.adrs[2]
.sym 23656 rvsoc.mem_vdata[2][17]
.sym 23657 rvsoc.mem_vdata[2][18]
.sym 23658 $abc$63009$auto$wreduce.cc:452:run$3077[7]
.sym 23659 rvsoc.cpu0.sysregs[3][11]
.sym 23669 rvsoc.reset_cnt[0]
.sym 23672 $abc$63009$new_n2868_
.sym 23674 rvsoc.reset_cnt[1]
.sym 23677 rvsoc.reset_cnt[0]
.sym 23679 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]
.sym 23683 rvsoc.reset_cnt[2]
.sym 23684 rvsoc.reset_cnt[3]
.sym 23685 rvsoc.reset_cnt[4]
.sym 23686 rvsoc.reset_cnt[5]
.sym 23697 $auto$alumacc.cc:474:replace_alu$3172.C[1]
.sym 23699 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]
.sym 23700 rvsoc.reset_cnt[0]
.sym 23703 $auto$alumacc.cc:474:replace_alu$3172.C[2]
.sym 23705 rvsoc.reset_cnt[1]
.sym 23707 $auto$alumacc.cc:474:replace_alu$3172.C[1]
.sym 23709 $auto$alumacc.cc:474:replace_alu$3172.C[3]
.sym 23712 rvsoc.reset_cnt[2]
.sym 23713 $auto$alumacc.cc:474:replace_alu$3172.C[2]
.sym 23715 $auto$alumacc.cc:474:replace_alu$3172.C[4]
.sym 23718 rvsoc.reset_cnt[3]
.sym 23719 $auto$alumacc.cc:474:replace_alu$3172.C[3]
.sym 23721 $auto$alumacc.cc:474:replace_alu$3172.C[5]
.sym 23724 rvsoc.reset_cnt[4]
.sym 23725 $auto$alumacc.cc:474:replace_alu$3172.C[4]
.sym 23730 rvsoc.reset_cnt[5]
.sym 23731 $auto$alumacc.cc:474:replace_alu$3172.C[5]
.sym 23734 rvsoc.reset_cnt[4]
.sym 23735 rvsoc.reset_cnt[5]
.sym 23737 $abc$63009$new_n2868_
.sym 23740 rvsoc.reset_cnt[3]
.sym 23741 rvsoc.reset_cnt[1]
.sym 23742 rvsoc.reset_cnt[0]
.sym 23743 rvsoc.reset_cnt[2]
.sym 23745 rvsoc.clka
.sym 23751 rvsoc.mem_vdata[2][3]
.sym 23756 $abc$63009$new_ys__n1885_
.sym 23757 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[1]
.sym 23758 rvsoc.cpu0.D_insn_typ[10]
.sym 23759 $abc$63009$new_ys__n2493_inv_
.sym 23760 rvsoc.cpu0.F_insn[20]
.sym 23761 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[4]
.sym 23762 $abc$63009$new_ys__n2342_inv_
.sym 23764 $PACKER_VCC_NET
.sym 23765 rvsoc.eram.adrs[7]
.sym 23766 rvsoc.cpu0.F_insn[15]
.sym 23767 $abc$63009$new_ys__n2493_inv_
.sym 23768 rvsoc.cpu0.D_insn_typ[14]
.sym 23769 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[0]
.sym 23770 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$30643
.sym 23771 rvsoc.uart0.cfg[8]
.sym 23772 rvsoc.eram.adrs[1]
.sym 23773 rvsoc.eram.adrs[5]
.sym 23774 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[3]
.sym 23775 rvsoc.cpu0.D_insn_typ[4]
.sym 23776 rvsoc.eram.adrs[3]
.sym 23777 rvsoc.eram.adrs[4]
.sym 23778 rvsoc.eram.adrs[1]
.sym 23779 rvsoc.eram.adrs[5]
.sym 23780 rvsoc.resetn
.sym 23781 rvsoc.cpu0.F_insn[22]
.sym 23782 rvsoc.eram.adrs[4]
.sym 23788 $abc$63009$new_ys__n2991_inv_
.sym 23789 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 23791 $abc$63009$new_n3415_
.sym 23792 $abc$63009$new_n3447_
.sym 23793 $abc$63009$new_ys__n2807_
.sym 23796 $abc$63009$new_ys__n3517_
.sym 23797 rvsoc.uart0.cfg[8]
.sym 23798 $abc$63009$new_ys__n12144_inv_
.sym 23799 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 23800 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]
.sym 23801 $abc$63009$new_ys__n2802_
.sym 23802 rvsoc.cpu0.sysregs[1][11]
.sym 23803 rvsoc.data_wdata[4]
.sym 23806 rvsoc.data_wdata[12]
.sym 23807 rvsoc.cpu0.D_insn_typ[8]
.sym 23808 rvsoc.reset_cnt[0]
.sym 23810 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 23812 rvsoc.cpu0.F_insn[16]
.sym 23814 $abc$63009$auto$rtlil.cc:1712:And$3922[17]
.sym 23816 rvsoc.uart0.status[8]
.sym 23817 rvsoc.cpu0.D_insn[21]
.sym 23818 $abc$63009$auto$rtlil.cc:1712:And$3922[20]
.sym 23819 rvsoc.cpu0.sysregs[3][11]
.sym 23821 rvsoc.cpu0.sysregs[3][11]
.sym 23822 rvsoc.cpu0.sysregs[1][11]
.sym 23823 rvsoc.cpu0.D_insn[21]
.sym 23824 rvsoc.cpu0.D_insn_typ[8]
.sym 23827 $abc$63009$new_ys__n2807_
.sym 23830 $abc$63009$new_ys__n2802_
.sym 23833 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 23834 $abc$63009$auto$rtlil.cc:1712:And$3922[20]
.sym 23835 rvsoc.uart0.cfg[8]
.sym 23836 rvsoc.uart0.status[8]
.sym 23839 rvsoc.cpu0.F_insn[16]
.sym 23840 $abc$63009$new_ys__n2991_inv_
.sym 23841 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 23847 rvsoc.reset_cnt[0]
.sym 23848 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]
.sym 23851 $abc$63009$new_ys__n3517_
.sym 23852 rvsoc.data_wdata[12]
.sym 23854 $abc$63009$new_n3447_
.sym 23857 rvsoc.data_wdata[4]
.sym 23858 $abc$63009$new_ys__n3517_
.sym 23860 $abc$63009$new_n3415_
.sym 23863 $abc$63009$new_ys__n12144_inv_
.sym 23864 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 23865 $abc$63009$auto$rtlil.cc:1712:And$3922[17]
.sym 23868 rvsoc.clka
.sym 23874 rvsoc.mem_vdata[2][2]
.sym 23878 rvsoc.cpu0.sysregs[1][3]
.sym 23879 rvsoc.code_adrs[12]
.sym 23881 rvsoc.data_wdata[3]
.sym 23882 rvsoc.cpu0.D_insn[23]
.sym 23883 rvsoc.data_wdata[1]
.sym 23884 rvsoc.eram.adrs[3]
.sym 23886 $abc$63009$auto$rtlil.cc:1712:And$3922[10]
.sym 23887 rvsoc.cpu0.E_actv_pc[7]
.sym 23888 $abc$63009$auto$rtlil.cc:1712:And$3922[4]
.sym 23889 rvsoc.uart0.div[4]
.sym 23890 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 23891 rvsoc.cpu0.sysregs[1][12]
.sym 23892 $abc$63009$new_ys__n3517_
.sym 23893 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 23894 $PACKER_VCC_NET
.sym 23895 rvsoc.mem_vdata[2][2]
.sym 23896 $abc$63009$new_ys__n2011_
.sym 23897 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[1]
.sym 23898 rvsoc.cpu0.D_sysidx[0]
.sym 23899 rvsoc.cpu0.D_insn_typ[8]
.sym 23900 $PACKER_VCC_NET
.sym 23902 rvsoc.data_wdata[28]
.sym 23903 $PACKER_VCC_NET
.sym 23904 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[4]
.sym 23905 rvsoc.data_adrs[3]
.sym 23911 $abc$63009$auto$rtlil.cc:1712:And$3922[23]
.sym 23912 rvsoc.cpu0.sysregs[3][6]
.sym 23913 rvsoc.cpu0.sysregs[1][6]
.sym 23915 rvsoc.cpu0.D_insn_typ[8]
.sym 23918 rvsoc.cpu0.sysregs[0][16]
.sym 23919 rvsoc.cpu0.sysregs[1][18]
.sym 23920 $abc$63009$auto$rtlil.cc:1712:And$3922[19]
.sym 23922 $abc$63009$new_n5901_
.sym 23923 rvsoc.cpu0.sysregs[3][2]
.sym 23924 rvsoc.cpu0.sysregs[3][16]
.sym 23925 rvsoc.cpu0.sysregs[1][16]
.sym 23928 rvsoc.cpu0.sysregs[1][2]
.sym 23929 $abc$63009$auto$rtlil.cc:1712:And$3922[22]
.sym 23932 rvsoc.cpu0.sysregs[3][18]
.sym 23933 rvsoc.cpu0.D_insn[21]
.sym 23934 rvsoc.cpu0.D_insn_typ[8]
.sym 23936 rvsoc.cpu0.D_sysidx[1]
.sym 23940 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 23944 rvsoc.cpu0.D_insn_typ[8]
.sym 23945 rvsoc.cpu0.sysregs[1][2]
.sym 23946 rvsoc.cpu0.D_insn[21]
.sym 23947 rvsoc.cpu0.sysregs[3][2]
.sym 23950 rvsoc.cpu0.D_insn_typ[8]
.sym 23951 rvsoc.cpu0.sysregs[1][6]
.sym 23952 rvsoc.cpu0.sysregs[3][6]
.sym 23953 rvsoc.cpu0.D_insn[21]
.sym 23958 $abc$63009$auto$rtlil.cc:1712:And$3922[22]
.sym 23962 rvsoc.cpu0.D_insn_typ[8]
.sym 23963 rvsoc.cpu0.sysregs[3][16]
.sym 23964 rvsoc.cpu0.sysregs[1][16]
.sym 23965 rvsoc.cpu0.D_insn[21]
.sym 23968 rvsoc.cpu0.D_sysidx[1]
.sym 23969 rvsoc.cpu0.sysregs[1][16]
.sym 23970 $abc$63009$new_n5901_
.sym 23971 rvsoc.cpu0.sysregs[0][16]
.sym 23974 rvsoc.cpu0.sysregs[1][18]
.sym 23975 rvsoc.cpu0.D_insn[21]
.sym 23976 rvsoc.cpu0.sysregs[3][18]
.sym 23977 rvsoc.cpu0.D_insn_typ[8]
.sym 23980 $abc$63009$auto$rtlil.cc:1712:And$3922[23]
.sym 23987 $abc$63009$auto$rtlil.cc:1712:And$3922[19]
.sym 23991 rvsoc.clka
.sym 23992 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 23997 rvsoc.mem_vdata[2][23]
.sym 24001 $abc$63009$new_ys__n6071_
.sym 24002 $abc$63009$new_n3418_
.sym 24003 rvsoc.cpu0.add_op12[1]
.sym 24004 $abc$63009$new_ys__n2807_
.sym 24005 $abc$63009$auto$rtlil.cc:1712:And$3922[23]
.sym 24006 $abc$63009$auto$rtlil.cc:1712:And$3922[19]
.sym 24007 rvsoc.cpu0.sysregs[1][16]
.sym 24008 rvsoc.cpu0.sysregs[3][0]
.sym 24009 $abc$63009$new_ys__n1927_
.sym 24010 rvsoc.cpu0.sysregs[3][23]
.sym 24011 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59966
.sym 24012 $abc$63009$auto$rtlil.cc:1712:And$3922[11]
.sym 24013 $abc$63009$new_n3311_
.sym 24014 $abc$63009$auto$rtlil.cc:1712:And$3922[5]
.sym 24015 rvsoc.cpu0.sysregs[1][18]
.sym 24016 rvsoc.cpu0.sysregs[3][6]
.sym 24017 rvsoc.data_wdata[3]
.sym 24018 rvsoc.mem_vdata[2][23]
.sym 24019 rvsoc.cpu0.D_insn[21]
.sym 24020 rvsoc.cpu0.D_insn_typ[8]
.sym 24021 rvsoc.mem_vdata[2][2]
.sym 24022 rvsoc.eram.adrs[8]
.sym 24023 rvsoc.eram.adrs[8]
.sym 24024 rvsoc.data_wdata[23]
.sym 24025 rvsoc.cpu0.sysregs[1][8]
.sym 24026 rvsoc.cpu0.D_insn_typ[1]
.sym 24027 $abc$63009$new_n4673_
.sym 24028 p41
.sym 24035 $abc$63009$new_n3343_
.sym 24036 rvsoc.cpu0.sysregs[2][22]
.sym 24037 $abc$63009$new_ys__n2493_inv_
.sym 24038 $abc$63009$new_ys__n3517_
.sym 24039 $abc$63009$auto$rtlil.cc:1712:And$3922[2]
.sym 24040 $abc$63009$new_ys__n12444_inv_
.sym 24041 $abc$63009$new_n3406_
.sym 24042 rvsoc.cpu0.D_sysidx[1]
.sym 24043 $abc$63009$new_n3343_
.sym 24044 $abc$63009$auto$rtlil.cc:1712:And$3922[30]
.sym 24045 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$60398
.sym 24047 rvsoc.data_wdata[7]
.sym 24050 $abc$63009$auto$rtlil.cc:1712:And$3922[7]
.sym 24051 $abc$63009$new_n3507_
.sym 24052 rvsoc.cpu0.E_next_pc[7]
.sym 24053 rvsoc.cpu0.E_actv_pc[7]
.sym 24054 $abc$63009$auto$rtlil.cc:1712:And$3922[28]
.sym 24057 $abc$63009$new_ys__n12442_inv_
.sym 24058 rvsoc.cpu0.D_sysidx[0]
.sym 24059 $abc$63009$new_n3311_
.sym 24060 $abc$63009$new_ys__n12421_inv_
.sym 24061 rvsoc.cpu0.sysregs[3][22]
.sym 24062 rvsoc.data_wdata[28]
.sym 24064 $abc$63009$new_n3427_
.sym 24067 $abc$63009$new_n3343_
.sym 24069 $abc$63009$auto$rtlil.cc:1712:And$3922[28]
.sym 24070 $abc$63009$new_ys__n12442_inv_
.sym 24073 rvsoc.cpu0.D_sysidx[0]
.sym 24074 rvsoc.cpu0.sysregs[2][22]
.sym 24075 rvsoc.cpu0.D_sysidx[1]
.sym 24076 rvsoc.cpu0.sysregs[3][22]
.sym 24079 rvsoc.data_wdata[7]
.sym 24081 $abc$63009$new_ys__n3517_
.sym 24082 $abc$63009$new_n3427_
.sym 24085 $abc$63009$new_ys__n2493_inv_
.sym 24086 rvsoc.cpu0.E_next_pc[7]
.sym 24087 rvsoc.cpu0.E_actv_pc[7]
.sym 24088 $abc$63009$new_n3311_
.sym 24092 $abc$63009$new_n3406_
.sym 24093 $abc$63009$new_n3343_
.sym 24094 $abc$63009$auto$rtlil.cc:1712:And$3922[2]
.sym 24097 $abc$63009$new_ys__n12421_inv_
.sym 24098 $abc$63009$auto$rtlil.cc:1712:And$3922[7]
.sym 24099 $abc$63009$new_n3343_
.sym 24104 $abc$63009$new_n3343_
.sym 24105 $abc$63009$new_ys__n12444_inv_
.sym 24106 $abc$63009$auto$rtlil.cc:1712:And$3922[30]
.sym 24109 rvsoc.data_wdata[28]
.sym 24110 $abc$63009$new_ys__n3517_
.sym 24111 $abc$63009$new_n3507_
.sym 24113 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$60398
.sym 24114 rvsoc.clka
.sym 24120 rvsoc.mem_vdata[2][22]
.sym 24124 $abc$63009$auto$rtlil.cc:1712:And$3922[20]
.sym 24125 $abc$63009$new_n3311_
.sym 24126 $abc$63009$new_n5912_
.sym 24127 $abc$63009$auto$rtlil.cc:1712:And$3922[20]
.sym 24128 rvsoc.cpu0.sysregs[1][12]
.sym 24129 $abc$63009$new_n3343_
.sym 24131 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59678
.sym 24132 rvsoc.cpu0.sysregs[1][13]
.sym 24133 rvsoc.cpu0.E_sysidx[1]
.sym 24134 $abc$63009$new_ys__n3517_
.sym 24135 $abc$63009$auto$rtlil.cc:1712:And$3922[3]
.sym 24136 $abc$63009$auto$wreduce.cc:452:run$3086[3]
.sym 24137 $abc$63009$new_n3406_
.sym 24138 $abc$63009$new_n2870_
.sym 24139 rvsoc.cpu0.D_insn_typ[12]
.sym 24140 rvsoc.mem_vdata[2][17]
.sym 24141 rvsoc.cpu0.D_actv_pc[12]
.sym 24142 $abc$63009$new_ys__n1872_inv_
.sym 24143 rvsoc.eram.adrs[2]
.sym 24144 rvsoc.resetn
.sym 24145 rvsoc.cpu0.D_insn_typ[10]
.sym 24146 rvsoc.eram.adrs[2]
.sym 24147 rvsoc.cpu0.sysregs[3][22]
.sym 24148 rvsoc.cpu0.sysregs[1][23]
.sym 24149 rvsoc.mem_vdata[2][18]
.sym 24150 $abc$63009$new_ys__n2204_inv_
.sym 24151 rvsoc.cpu0.E_op1[17]
.sym 24158 rvsoc.cpu0.sysregs[3][9]
.sym 24160 rvsoc.cpu0.sysregs[0][17]
.sym 24161 rvsoc.cpu0.sysregs[2][9]
.sym 24162 rvsoc.data_wdata[30]
.sym 24164 rvsoc.cpu0.sysregs[3][17]
.sym 24166 $abc$63009$new_n5905_
.sym 24168 rvsoc.cpu0.sysregs[2][17]
.sym 24171 rvsoc.cpu0.sysregs[1][17]
.sym 24172 $abc$63009$new_ys__n3517_
.sym 24174 rvsoc.cpu0.sysregs[0][9]
.sym 24176 rvsoc.cpu0.sysregs[1][9]
.sym 24179 rvsoc.cpu0.D_sysidx[1]
.sym 24182 $abc$63009$auto$rtlil.cc:1712:And$3922[9]
.sym 24183 $abc$63009$auto$rtlil.cc:1712:And$3922[26]
.sym 24184 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59966
.sym 24185 $abc$63009$new_n3515_
.sym 24186 $abc$63009$auto$rtlil.cc:1819:NotGate$62857
.sym 24187 rvsoc.cpu0.D_sysidx[0]
.sym 24188 $abc$63009$new_n5873_
.sym 24190 $abc$63009$new_n5905_
.sym 24191 rvsoc.cpu0.sysregs[1][17]
.sym 24192 rvsoc.cpu0.D_sysidx[1]
.sym 24193 rvsoc.cpu0.sysregs[0][17]
.sym 24196 rvsoc.cpu0.D_sysidx[0]
.sym 24197 rvsoc.cpu0.sysregs[2][17]
.sym 24198 rvsoc.cpu0.sysregs[3][17]
.sym 24199 rvsoc.cpu0.D_sysidx[1]
.sym 24202 $abc$63009$new_n5873_
.sym 24203 rvsoc.cpu0.sysregs[1][9]
.sym 24204 rvsoc.cpu0.D_sysidx[1]
.sym 24205 rvsoc.cpu0.sysregs[0][9]
.sym 24209 $abc$63009$auto$rtlil.cc:1712:And$3922[9]
.sym 24214 rvsoc.cpu0.sysregs[2][17]
.sym 24217 rvsoc.cpu0.sysregs[0][17]
.sym 24222 $abc$63009$auto$rtlil.cc:1712:And$3922[26]
.sym 24226 $abc$63009$new_ys__n3517_
.sym 24227 rvsoc.data_wdata[30]
.sym 24229 $abc$63009$new_n3515_
.sym 24232 rvsoc.cpu0.D_sysidx[0]
.sym 24233 rvsoc.cpu0.sysregs[2][9]
.sym 24234 rvsoc.cpu0.sysregs[3][9]
.sym 24235 rvsoc.cpu0.D_sysidx[1]
.sym 24236 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59966
.sym 24237 rvsoc.clka
.sym 24238 $abc$63009$auto$rtlil.cc:1819:NotGate$62857
.sym 24243 rvsoc.mem_vdata[2][21]
.sym 24248 uart_tx
.sym 24249 uart_tx
.sym 24251 $PACKER_VCC_NET
.sym 24252 rvsoc.cpu0.sysregs[3][9]
.sym 24253 rvsoc.cpu0.sysregs[1][26]
.sym 24254 rvsoc.cpu0.D_sysidx[0]
.sym 24255 rvsoc.cpu0.sysregs[3][27]
.sym 24256 rvsoc.cpu0.sysregs[3][14]
.sym 24257 $abc$63009$auto$rtlil.cc:1712:And$3922[20]
.sym 24258 rvsoc.data_wdata[19]
.sym 24259 $abc$63009$new_ys__n2493_inv_
.sym 24260 rvsoc.cpu0.sysregs[3][17]
.sym 24261 rvsoc.cpu0.F_insn[22]
.sym 24262 $abc$63009$new_ys__n1607_
.sym 24263 rvsoc.eram.adrs[4]
.sym 24264 rvsoc.cpu0.sysregs[3][7]
.sym 24265 rvsoc.eram.adrs[5]
.sym 24266 rvsoc.resetn
.sym 24267 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[3]
.sym 24268 rvsoc.eram.adrs[3]
.sym 24269 rvsoc.eram.adrs[3]
.sym 24270 rvsoc.eram.adrs[5]
.sym 24271 rvsoc.eram.adrs[1]
.sym 24272 rvsoc.cpu0.D_insn_typ[4]
.sym 24273 rvsoc.cpu0.F_insn[22]
.sym 24274 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[4]
.sym 24280 rvsoc.data_wdata[20]
.sym 24282 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59966
.sym 24288 rvsoc.cpu0.sysregs[3][7]
.sym 24290 rvsoc.cpu0.D_insn_typ[8]
.sym 24291 rvsoc.cpu0.D_insn[21]
.sym 24292 rvsoc.cpu0.E_op1[19]
.sym 24293 rvsoc.cpu0.sysregs[1][7]
.sym 24294 rvsoc.cpu0.E_op1[20]
.sym 24297 rvsoc.data_wdata[21]
.sym 24299 $abc$63009$auto$rtlil.cc:1712:And$3922[14]
.sym 24300 $abc$63009$auto$rtlil.cc:1819:NotGate$62857
.sym 24301 rvsoc.cpu0.E_insn_typ[10]
.sym 24302 rvsoc.cpu0.E_op1[21]
.sym 24303 rvsoc.data_wdata[17]
.sym 24305 $abc$63009$new_n3346_
.sym 24306 $abc$63009$new_n3348_
.sym 24307 rvsoc.data_wdata[19]
.sym 24308 $abc$63009$auto$rtlil.cc:1712:And$3922[0]
.sym 24310 $abc$63009$new_ys__n2204_inv_
.sym 24311 rvsoc.cpu0.E_op1[17]
.sym 24314 $abc$63009$auto$rtlil.cc:1712:And$3922[14]
.sym 24319 rvsoc.data_wdata[17]
.sym 24320 $abc$63009$new_n3346_
.sym 24321 $abc$63009$new_n3348_
.sym 24322 rvsoc.cpu0.E_op1[17]
.sym 24325 rvsoc.data_wdata[20]
.sym 24326 $abc$63009$new_n3348_
.sym 24327 $abc$63009$new_n3346_
.sym 24328 rvsoc.cpu0.E_op1[20]
.sym 24331 $abc$63009$new_ys__n2204_inv_
.sym 24333 rvsoc.cpu0.E_insn_typ[10]
.sym 24337 rvsoc.cpu0.sysregs[1][7]
.sym 24338 rvsoc.cpu0.sysregs[3][7]
.sym 24339 rvsoc.cpu0.D_insn[21]
.sym 24340 rvsoc.cpu0.D_insn_typ[8]
.sym 24345 $abc$63009$auto$rtlil.cc:1712:And$3922[0]
.sym 24349 $abc$63009$new_n3346_
.sym 24350 rvsoc.cpu0.E_op1[19]
.sym 24351 rvsoc.data_wdata[19]
.sym 24352 $abc$63009$new_n3348_
.sym 24355 $abc$63009$new_n3348_
.sym 24356 $abc$63009$new_n3346_
.sym 24357 rvsoc.data_wdata[21]
.sym 24358 rvsoc.cpu0.E_op1[21]
.sym 24359 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59966
.sym 24360 rvsoc.clka
.sym 24361 $abc$63009$auto$rtlil.cc:1819:NotGate$62857
.sym 24366 rvsoc.mem_vdata[2][20]
.sym 24370 $abc$63009$new_ys__n1990_
.sym 24371 $abc$63009$new_ys__n2067_
.sym 24373 rvsoc.cpu0.D_insn_typ[4]
.sym 24374 $abc$63009$new_ys__n2095_
.sym 24375 rvsoc.data_wdata[1]
.sym 24376 rvsoc.cpu0.sysregs[1][0]
.sym 24378 rvsoc.uart0.div[27]
.sym 24379 rvsoc.data_wdata[5]
.sym 24380 rvsoc.cpu0.sysregs[3][30]
.sym 24381 rvsoc.cpu0.E_op1[8]
.sym 24382 $abc$63009$new_ys__n3517_
.sym 24383 rvsoc.cpu0.E_op1[4]
.sym 24384 rvsoc.data_wdata[20]
.sym 24385 rvsoc.data_wdata[28]
.sym 24386 rvsoc.data_wdata[28]
.sym 24387 $PACKER_VCC_NET
.sym 24388 rvsoc.cpu0.F_insn[24]
.sym 24389 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[4]
.sym 24390 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[1]
.sym 24391 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[1]
.sym 24392 rvsoc.cpu0.sysregs[3][19]
.sym 24393 rvsoc.cpu0.sysregs[1][0]
.sym 24395 $abc$63009$auto$rtlil.cc:1712:And$3922[19]
.sym 24396 rvsoc.cpu0.sysregs[0][26]
.sym 24397 rvsoc.data_adrs[3]
.sym 24405 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 24406 rvsoc.cpu0.sysregs[3][23]
.sym 24407 rvsoc.cpu0.D_insn_typ[10]
.sym 24410 rvsoc.cpu0.sysregs[0][23]
.sym 24413 rvsoc.cpu0.E_actv_pc[28]
.sym 24414 rvsoc.cpu0.E_next_pc[28]
.sym 24415 $abc$63009$new_ys__n6091_inv_
.sym 24416 rvsoc.cpu0.sysregs[2][14]
.sym 24419 $abc$63009$new_n3311_
.sym 24420 rvsoc.cpu0.sysregs[1][23]
.sym 24421 $abc$63009$new_ys__n6090_inv_
.sym 24422 rvsoc.cpu0.sysregs[3][14]
.sym 24424 rvsoc.cpu0.D_sysidx[1]
.sym 24425 rvsoc.cpu0.sysregs[2][23]
.sym 24427 rvsoc.data_wdata[30]
.sym 24428 rvsoc.cpu0.sysregs[2][1]
.sym 24429 $abc$63009$new_ys__n2493_inv_
.sym 24430 rvsoc.cpu0.D_sysidx[0]
.sym 24431 rvsoc.cpu0.sysregs[3][1]
.sym 24433 rvsoc.data_wdata[9]
.sym 24436 rvsoc.cpu0.sysregs[2][1]
.sym 24437 rvsoc.cpu0.D_sysidx[1]
.sym 24438 rvsoc.cpu0.D_sysidx[0]
.sym 24439 rvsoc.cpu0.sysregs[3][1]
.sym 24442 $abc$63009$new_ys__n2493_inv_
.sym 24443 rvsoc.cpu0.E_next_pc[28]
.sym 24444 rvsoc.cpu0.E_actv_pc[28]
.sym 24445 $abc$63009$new_n3311_
.sym 24449 rvsoc.cpu0.sysregs[0][23]
.sym 24450 rvsoc.cpu0.D_sysidx[0]
.sym 24451 rvsoc.cpu0.sysregs[1][23]
.sym 24454 rvsoc.data_wdata[30]
.sym 24460 rvsoc.cpu0.D_sysidx[0]
.sym 24462 rvsoc.cpu0.sysregs[2][23]
.sym 24463 rvsoc.cpu0.sysregs[3][23]
.sym 24468 rvsoc.data_wdata[9]
.sym 24472 $abc$63009$new_ys__n6090_inv_
.sym 24473 rvsoc.cpu0.D_sysidx[1]
.sym 24474 rvsoc.cpu0.D_insn_typ[10]
.sym 24475 $abc$63009$new_ys__n6091_inv_
.sym 24478 rvsoc.cpu0.D_sysidx[1]
.sym 24479 rvsoc.cpu0.D_sysidx[0]
.sym 24480 rvsoc.cpu0.sysregs[3][14]
.sym 24481 rvsoc.cpu0.sysregs[2][14]
.sym 24482 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 24483 rvsoc.clkn
.sym 24484 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 24489 rvsoc.mem_vdata[2][17]
.sym 24493 rvsoc.resetn
.sym 24496 rvsoc.cpu0.D_op1[7]
.sym 24497 rvsoc.cpu0.sysregs[2][8]
.sym 24498 $abc$63009$new_n4331_
.sym 24499 rvsoc.uart0.div[9]
.sym 24500 rvsoc.cpu0.E_next_pc[28]
.sym 24501 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 24502 rvsoc.cpu0.D_funct3[2]
.sym 24503 $abc$63009$new_n3515_
.sym 24504 rvsoc.cpu0.sysregs[0][14]
.sym 24505 rvsoc.uart0.div[30]
.sym 24506 rvsoc.cpu0.D_actv_pc[22]
.sym 24507 $abc$63009$new_ys__n6104_
.sym 24508 rvsoc.cpu0.D_op1[8]
.sym 24509 rvsoc.data_wdata[22]
.sym 24510 rvsoc.cpu0.F_actv_pc[27]
.sym 24511 rvsoc.cpu0.D_actv_pc[31]
.sym 24512 rvsoc.uart0.div[30]
.sym 24513 rvsoc.data_wdata[3]
.sym 24514 rvsoc.eram.adrs[8]
.sym 24515 rvsoc.eram.adrs[8]
.sym 24516 $abc$63009$new_n4466_
.sym 24517 rvsoc.cpu0.sysregs[1][8]
.sym 24518 $abc$63009$new_ys__n1532_
.sym 24520 rvsoc.cpu0.D_op2[24]
.sym 24526 rvsoc.cpu0.D_sysidx[1]
.sym 24527 rvsoc.cpu0.F_actv_pc[31]
.sym 24528 rvsoc.cpu0.sysregs[1][8]
.sym 24529 $abc$63009$new_n5909_
.sym 24530 rvsoc.cpu0.sysregs[0][19]
.sym 24532 $abc$63009$new_n4466_
.sym 24533 $abc$63009$new_ys__n1880_inv_
.sym 24534 rvsoc.cpu0.sysregs[0][8]
.sym 24535 rvsoc.cpu0.D_op2[5]
.sym 24536 $abc$63009$new_ys__n6254_
.sym 24537 $abc$63009$new_ys__n6114_inv_
.sym 24538 $abc$63009$new_ys__n6115_inv_
.sym 24540 rvsoc.cpu0.sysregs[1][19]
.sym 24543 $abc$63009$new_n4465_
.sym 24544 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 24545 rvsoc.cpu0.sysregs[2][19]
.sym 24547 rvsoc.cpu0.D_sysidx[0]
.sym 24548 $abc$63009$new_ys__n1682_
.sym 24549 rvsoc.cpu0.D_insn_typ[10]
.sym 24551 rvsoc.cpu0.D_actv_pc[13]
.sym 24552 rvsoc.cpu0.sysregs[3][19]
.sym 24553 $abc$63009$new_ys__n1872_inv_
.sym 24554 rvsoc.cpu0.D_op2[13]
.sym 24555 rvsoc.cpu0.D_sysidx[0]
.sym 24556 $abc$63009$new_ys__n5441_inv_
.sym 24559 rvsoc.cpu0.D_sysidx[1]
.sym 24560 rvsoc.cpu0.D_sysidx[0]
.sym 24561 rvsoc.cpu0.sysregs[1][8]
.sym 24562 rvsoc.cpu0.sysregs[0][8]
.sym 24566 $abc$63009$new_n4466_
.sym 24567 $abc$63009$new_ys__n5441_inv_
.sym 24568 $abc$63009$new_ys__n1872_inv_
.sym 24571 rvsoc.cpu0.D_sysidx[1]
.sym 24572 rvsoc.cpu0.D_insn_typ[10]
.sym 24573 $abc$63009$new_ys__n6114_inv_
.sym 24574 $abc$63009$new_ys__n6115_inv_
.sym 24577 rvsoc.cpu0.sysregs[2][19]
.sym 24578 rvsoc.cpu0.D_sysidx[1]
.sym 24579 rvsoc.cpu0.sysregs[3][19]
.sym 24580 rvsoc.cpu0.D_sysidx[0]
.sym 24583 rvsoc.cpu0.sysregs[0][19]
.sym 24584 $abc$63009$new_n5909_
.sym 24585 rvsoc.cpu0.D_sysidx[1]
.sym 24586 rvsoc.cpu0.sysregs[1][19]
.sym 24591 rvsoc.cpu0.F_actv_pc[31]
.sym 24595 rvsoc.cpu0.D_op2[5]
.sym 24596 rvsoc.cpu0.D_op2[13]
.sym 24598 $abc$63009$new_ys__n6254_
.sym 24601 $abc$63009$new_n4465_
.sym 24602 $abc$63009$new_ys__n1682_
.sym 24603 $abc$63009$new_ys__n1880_inv_
.sym 24604 rvsoc.cpu0.D_actv_pc[13]
.sym 24605 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 24606 rvsoc.clka
.sym 24612 rvsoc.mem_vdata[2][16]
.sym 24617 $abc$63009$new_ys__n1552_
.sym 24619 $abc$63009$auto$rtlil.cc:1819:NotGate$62435
.sym 24620 rvsoc.cpu0.E_funct3[0]
.sym 24621 $abc$63009$new_n4899_
.sym 24622 rvsoc.cpu0.D_actv_pc[31]
.sym 24623 rvsoc.cpu0.E_op1[2]
.sym 24624 $abc$63009$new_ys__n6100_inv_
.sym 24625 rvsoc.uart0.div[13]
.sym 24626 $abc$63009$new_ys__n6115_inv_
.sym 24629 rvsoc.data_wdata[28]
.sym 24630 $abc$63009$new_n4897_
.sym 24631 rvsoc.cpu0.D_insn_typ[10]
.sym 24632 rvsoc.resetn
.sym 24634 $abc$63009$new_ys__n1682_
.sym 24635 rvsoc.cpu0.D_insn_typ[10]
.sym 24636 rvsoc.mem_vdata[2][17]
.sym 24637 $abc$63009$new_n4871_
.sym 24638 rvsoc.cpu0.E_op1[17]
.sym 24639 $abc$63009$new_ys__n1872_inv_
.sym 24640 rvsoc.cpu0.D_op2[11]
.sym 24641 rvsoc.mem_vdata[2][18]
.sym 24642 $abc$63009$new_n3748_
.sym 24643 rvsoc.eram.adrs[2]
.sym 24651 $abc$63009$new_n5911_
.sym 24652 rvsoc.cpu0.D_funct3[0]
.sym 24654 rvsoc.code_adrs[27]
.sym 24655 $abc$63009$new_ys__n1872_inv_
.sym 24656 rvsoc.cpu0.D_sysidx[0]
.sym 24657 rvsoc.cpu0.D_funct3[1]
.sym 24658 $abc$63009$new_n4605_
.sym 24659 $abc$63009$new_ys__n6254_
.sym 24660 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 24661 $abc$63009$new_ys__n6080_
.sym 24662 rvsoc.cpu0.D_sysidx[1]
.sym 24663 rvsoc.cpu0.D_op2[0]
.sym 24667 rvsoc.cpu0.sysregs[1][26]
.sym 24668 rvsoc.cpu0.sysregs[0][26]
.sym 24669 rvsoc.cpu0.D_insn_typ[10]
.sym 24670 rvsoc.cpu0.sysregs[2][30]
.sym 24671 rvsoc.cpu0.D_op2[8]
.sym 24672 $abc$63009$new_ys__n6100_inv_
.sym 24673 rvsoc.cpu0.D_insn_typ[10]
.sym 24675 $abc$63009$new_ys__n6099_inv_
.sym 24676 rvsoc.cpu0.sysregs[3][30]
.sym 24678 $abc$63009$new_ys__n1383_inv_
.sym 24679 rvsoc.code_adrs[31]
.sym 24680 rvsoc.cpu0.D_op2[24]
.sym 24682 rvsoc.cpu0.sysregs[3][30]
.sym 24683 rvsoc.cpu0.sysregs[2][30]
.sym 24684 rvsoc.cpu0.D_sysidx[1]
.sym 24685 rvsoc.cpu0.D_sysidx[0]
.sym 24688 rvsoc.code_adrs[31]
.sym 24694 rvsoc.cpu0.sysregs[1][26]
.sym 24695 rvsoc.cpu0.sysregs[0][26]
.sym 24697 rvsoc.cpu0.D_sysidx[0]
.sym 24700 $abc$63009$new_ys__n6099_inv_
.sym 24701 rvsoc.cpu0.D_insn_typ[10]
.sym 24702 $abc$63009$new_ys__n6100_inv_
.sym 24703 rvsoc.cpu0.D_sysidx[1]
.sym 24706 $abc$63009$new_ys__n1872_inv_
.sym 24707 rvsoc.cpu0.D_op2[0]
.sym 24708 $abc$63009$new_ys__n1383_inv_
.sym 24709 $abc$63009$new_ys__n6254_
.sym 24712 rvsoc.cpu0.D_funct3[0]
.sym 24713 rvsoc.cpu0.D_op2[24]
.sym 24714 rvsoc.cpu0.D_funct3[1]
.sym 24715 rvsoc.cpu0.D_op2[8]
.sym 24721 rvsoc.code_adrs[27]
.sym 24724 rvsoc.cpu0.D_insn_typ[10]
.sym 24725 $abc$63009$new_n5911_
.sym 24726 $abc$63009$new_ys__n6080_
.sym 24727 $abc$63009$new_n4605_
.sym 24728 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 24729 rvsoc.clka
.sym 24735 rvsoc.mem_vdata[2][19]
.sym 24739 rvsoc.cpu0.D_insn[8]
.sym 24740 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[6]
.sym 24741 rvsoc.cpu0.E_op2[30]
.sym 24743 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 24744 rvsoc.cpu0.D_sysidx[1]
.sym 24745 $abc$63009$new_ys__n6254_
.sym 24746 $abc$63009$new_ys__n6254_
.sym 24747 $abc$63009$new_n5911_
.sym 24748 rvsoc.cpu0.D_funct3[0]
.sym 24749 rvsoc.cpu0.D_op1[2]
.sym 24750 rvsoc.cpu0.D_op2[6]
.sym 24751 rvsoc.data_wdata[9]
.sym 24752 rvsoc.cpu0.D_sysidx[0]
.sym 24753 rvsoc.uart0.div[21]
.sym 24754 rvsoc.cpu0.E_op1[0]
.sym 24755 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[3]
.sym 24756 rvsoc.cpu0.D_funct3[1]
.sym 24757 rvsoc.eram.adrs[3]
.sym 24758 rvsoc.data_adrs[20]
.sym 24759 rvsoc.eram.adrs[1]
.sym 24760 rvsoc.cpu0.D_op2[14]
.sym 24761 rvsoc.cpu0.F_insn[22]
.sym 24762 rvsoc.eram.adrs[5]
.sym 24763 rvsoc.eram.adrs[4]
.sym 24764 rvsoc.cpu0.D_op2[30]
.sym 24765 rvsoc.code_adrs[31]
.sym 24766 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[4]
.sym 24772 $abc$63009$new_n4843_
.sym 24773 $abc$63009$new_ys__n1717_
.sym 24776 $abc$63009$new_ys__n1432_
.sym 24779 uart_tx
.sym 24780 rvsoc.cpu0.D_next_pc[11]
.sym 24781 $abc$63009$new_ys__n1716_inv_
.sym 24782 $abc$63009$new_ys__n562_
.sym 24783 $abc$63009$new_ys__n10983_inv_
.sym 24784 rvsoc.cpu0.D_op2[14]
.sym 24785 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$53677[0]
.sym 24786 rvsoc.cpu0.D_funct3[1]
.sym 24788 rvsoc.cpu0.D_op2[30]
.sym 24789 rvsoc.cpu0.D_insn_typ[10]
.sym 24790 $abc$63009$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 24791 $abc$63009$new_ys__n1401_inv_
.sym 24792 rvsoc.uart0.rx_divcnt[9]
.sym 24793 rvsoc.cpu0.D_op2[6]
.sym 24794 rvsoc.cpu0.D_funct3[0]
.sym 24796 $abc$63009$new_n4897_
.sym 24797 $abc$63009$new_n4899_
.sym 24798 $abc$63009$new_n4844_
.sym 24799 $abc$63009$new_ys__n1872_inv_
.sym 24800 rvsoc.cpu0.D_op2[11]
.sym 24801 rvsoc.uart0.txbfr[1]
.sym 24802 rvsoc.cpu0.D_op2[3]
.sym 24803 $abc$63009$new_ys__n6254_
.sym 24805 $abc$63009$new_ys__n1716_inv_
.sym 24806 $abc$63009$new_ys__n1717_
.sym 24807 $abc$63009$new_ys__n10983_inv_
.sym 24808 rvsoc.cpu0.D_next_pc[11]
.sym 24811 rvsoc.cpu0.D_op2[11]
.sym 24812 $abc$63009$new_ys__n6254_
.sym 24813 rvsoc.cpu0.D_op2[3]
.sym 24814 $abc$63009$new_ys__n1872_inv_
.sym 24817 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$53677[0]
.sym 24818 $abc$63009$new_ys__n562_
.sym 24819 $abc$63009$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 24823 rvsoc.cpu0.D_op2[14]
.sym 24824 rvsoc.cpu0.D_funct3[0]
.sym 24825 rvsoc.cpu0.D_funct3[1]
.sym 24826 rvsoc.cpu0.D_op2[30]
.sym 24829 $abc$63009$new_ys__n1872_inv_
.sym 24830 rvsoc.cpu0.D_op2[6]
.sym 24831 $abc$63009$new_ys__n6254_
.sym 24832 $abc$63009$new_ys__n1401_inv_
.sym 24836 rvsoc.uart0.rx_divcnt[9]
.sym 24841 $abc$63009$new_ys__n1432_
.sym 24842 rvsoc.cpu0.D_insn_typ[10]
.sym 24843 $abc$63009$new_n4843_
.sym 24844 $abc$63009$new_n4844_
.sym 24847 uart_tx
.sym 24848 rvsoc.uart0.txbfr[1]
.sym 24849 $abc$63009$new_n4897_
.sym 24850 $abc$63009$new_n4899_
.sym 24852 rvsoc.clkn
.sym 24853 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 24858 rvsoc.mem_vdata[2][18]
.sym 24862 rvsoc.cpu0.D_next_pc[20]
.sym 24864 rvsoc.cpu0.D_op1[29]
.sym 24866 rvsoc.cpu0.D_next_pc[11]
.sym 24867 $abc$63009$new_ys__n1716_inv_
.sym 24868 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[10]
.sym 24869 rvsoc.uart0.div[21]
.sym 24870 rvsoc.data_adrs[2]
.sym 24871 $abc$63009$new_ys__n10983_inv_
.sym 24872 $abc$63009$new_ys__n1577_
.sym 24873 rvsoc.cpu0.D_op1[9]
.sym 24874 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 24875 rvsoc.data_wdata[19]
.sym 24876 rvsoc.cpu0.D_insn[28]
.sym 24877 rvsoc.cpu0.D_next_pc[30]
.sym 24878 rvsoc.cpu0.D_op2[3]
.sym 24879 rvsoc.cpu0.D_op2[28]
.sym 24880 rvsoc.cpu0.F_insn[24]
.sym 24881 rvsoc.cpu0.D_op2[19]
.sym 24882 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[4]
.sym 24883 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[1]
.sym 24884 rvsoc.cpu0.D_op2[12]
.sym 24885 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[22]
.sym 24886 rvsoc.cpu0.D_op2[8]
.sym 24887 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[1]
.sym 24888 rvsoc.cpu0.D_op2[7]
.sym 24895 rvsoc.cpu0.D_op2[4]
.sym 24896 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[18]
.sym 24897 rvsoc.data_adrs[21]
.sym 24898 rvsoc.cpu0.D_insn_typ[1]
.sym 24899 $abc$63009$new_ys__n1395_inv_
.sym 24900 rvsoc.cpu0.D_insn_typ[0]
.sym 24901 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[22]
.sym 24902 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[22]
.sym 24903 rvsoc.cpu0.D_op2[28]
.sym 24904 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[22]
.sym 24906 $abc$63009$new_n4846_
.sym 24908 $abc$63009$new_n3276_
.sym 24909 rvsoc.cpu0.D_insn_typ[5]
.sym 24910 rvsoc.cpu0.D_op2[12]
.sym 24911 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[23]
.sym 24912 rvsoc.data_adrs[23]
.sym 24913 $abc$63009$new_n3274_
.sym 24914 $abc$63009$new_ys__n1872_inv_
.sym 24915 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 24916 rvsoc.cpu0.D_funct3[1]
.sym 24917 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[18]
.sym 24918 rvsoc.data_adrs[20]
.sym 24920 $abc$63009$new_ys__n10983_inv_
.sym 24921 $abc$63009$new_ys__n6254_
.sym 24922 rvsoc.cpu0.D_funct3[0]
.sym 24924 rvsoc.data_adrs[22]
.sym 24925 rvsoc.cpu0.D_next_pc[30]
.sym 24926 rvsoc.cpu0.D_insn_typ[4]
.sym 24928 $abc$63009$new_ys__n1395_inv_
.sym 24929 $abc$63009$new_ys__n6254_
.sym 24930 rvsoc.cpu0.D_op2[4]
.sym 24931 $abc$63009$new_ys__n1872_inv_
.sym 24934 rvsoc.cpu0.D_insn_typ[5]
.sym 24935 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[23]
.sym 24936 rvsoc.cpu0.D_insn_typ[1]
.sym 24937 $abc$63009$new_n3276_
.sym 24940 rvsoc.cpu0.D_insn_typ[4]
.sym 24941 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[22]
.sym 24942 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[22]
.sym 24943 rvsoc.cpu0.D_insn_typ[0]
.sym 24946 rvsoc.cpu0.D_next_pc[30]
.sym 24947 $abc$63009$new_n4846_
.sym 24949 $abc$63009$new_ys__n10983_inv_
.sym 24952 rvsoc.cpu0.D_op2[12]
.sym 24953 rvsoc.cpu0.D_funct3[1]
.sym 24954 rvsoc.cpu0.D_funct3[0]
.sym 24955 rvsoc.cpu0.D_op2[28]
.sym 24958 rvsoc.cpu0.D_insn_typ[5]
.sym 24959 $abc$63009$new_n3274_
.sym 24960 rvsoc.cpu0.D_insn_typ[1]
.sym 24961 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[22]
.sym 24964 rvsoc.data_adrs[21]
.sym 24965 rvsoc.data_adrs[23]
.sym 24966 rvsoc.data_adrs[22]
.sym 24967 rvsoc.data_adrs[20]
.sym 24970 rvsoc.cpu0.D_insn_typ[0]
.sym 24971 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[18]
.sym 24972 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[18]
.sym 24973 rvsoc.cpu0.D_insn_typ[4]
.sym 24974 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 24975 rvsoc.clka
.sym 24976 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 24985 rvsoc.data_wdata[19]
.sym 24986 $abc$63009$new_ys__n2828_
.sym 24987 $abc$63009$new_ys__n2828_
.sym 24988 rvsoc.data_wdata[19]
.sym 24989 $abc$63009$auto$alumacc.cc:491:replace_alu$3169[31]
.sym 24990 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[18]
.sym 24991 rvsoc.cpu0.D_insn_typ[0]
.sym 24992 $abc$63009$new_n4846_
.sym 24993 rvsoc.cpu0.D_insn_typ[0]
.sym 24994 $abc$63009$new_n4165_
.sym 24995 rvsoc.data_wdata[1]
.sym 24996 $abc$63009$new_n3276_
.sym 24997 rvsoc.cpu0.D_insn_typ[5]
.sym 24998 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[22]
.sym 24999 rvsoc.cpu0.E_op1[31]
.sym 25000 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[22]
.sym 25001 rvsoc.data_wdata[22]
.sym 25002 rvsoc.eram.adrs[8]
.sym 25003 rvsoc.data_wdata[29]
.sym 25004 rvsoc.cpu0.D_op1[13]
.sym 25005 $abc$63009$new_n3943_
.sym 25006 rvsoc.uart0.rx_divcnt[9]
.sym 25007 rvsoc.cpu0.D_op1[8]
.sym 25008 rvsoc.cpu0.D_actv_pc[31]
.sym 25009 rvsoc.data_wdata[3]
.sym 25010 rvsoc.cpu0.D_op2[26]
.sym 25011 rvsoc.cpu0.D_op1[10]
.sym 25012 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[9]
.sym 25020 rvsoc.cpu0.E_add12[17]
.sym 25021 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[27]
.sym 25023 rvsoc.cpu0.E_op1[17]
.sym 25025 $abc$63009$new_ys__n1880_inv_
.sym 25027 rvsoc.cpu0.D_actv_pc[30]
.sym 25029 $abc$63009$new_n4845_
.sym 25030 $abc$63009$new_n4840_
.sym 25036 rvsoc.cpu0.D_op2[30]
.sym 25038 rvsoc.cpu0.D_insn_typ[4]
.sym 25040 rvsoc.cpu0.add_op12[31]
.sym 25041 rvsoc.cpu0.E_op1[31]
.sym 25042 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[27]
.sym 25046 rvsoc.cpu0.add_op12[17]
.sym 25047 rvsoc.cpu0.D_insn_typ[0]
.sym 25048 rvsoc.cpu0.add_op12[1]
.sym 25049 rvsoc.cpu0.add_op12[3]
.sym 25053 rvsoc.cpu0.add_op12[3]
.sym 25060 rvsoc.cpu0.D_op2[30]
.sym 25064 rvsoc.cpu0.add_op12[17]
.sym 25069 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[27]
.sym 25070 rvsoc.cpu0.D_insn_typ[4]
.sym 25071 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[27]
.sym 25072 rvsoc.cpu0.D_insn_typ[0]
.sym 25078 rvsoc.cpu0.add_op12[1]
.sym 25081 rvsoc.cpu0.E_op1[31]
.sym 25083 rvsoc.cpu0.E_op1[17]
.sym 25084 rvsoc.cpu0.E_add12[17]
.sym 25087 rvsoc.cpu0.D_actv_pc[30]
.sym 25088 $abc$63009$new_ys__n1880_inv_
.sym 25089 $abc$63009$new_n4845_
.sym 25090 $abc$63009$new_n4840_
.sym 25096 rvsoc.cpu0.add_op12[31]
.sym 25097 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 25098 rvsoc.clka
.sym 25109 rvsoc.cpu0.D_op1[8]
.sym 25110 rvsoc.cpu0.D_op1[8]
.sym 25111 p40
.sym 25112 rvsoc.cpu0.D_insn_typ[10]
.sym 25113 rvsoc.cpu0.E_op1[22]
.sym 25114 rvsoc.cpu0.D_insn[28]
.sym 25115 rvsoc.cpu0.D_op1[12]
.sym 25117 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[27]
.sym 25119 rvsoc.cpu0.D_op1[13]
.sym 25120 rvsoc.data_wdata[28]
.sym 25121 $abc$63009$new_ys__n1873_inv_
.sym 25122 $abc$63009$new_n4862_
.sym 25123 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[2]
.sym 25124 rvsoc.cpu0.D_op1[7]
.sym 25125 rvsoc.cpu0.add_op12[6]
.sym 25126 rvsoc.cpu0.add_op12[31]
.sym 25129 rvsoc.cpu0.D_op1[1]
.sym 25130 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[21]
.sym 25131 rvsoc.cpu0.D_op2[11]
.sym 25132 $abc$63009$new_ys__n1872_inv_
.sym 25133 rvsoc.cpu0.E_op1[12]
.sym 25135 rvsoc.cpu0.add_op12[3]
.sym 25143 $abc$63009$new_ys__n1872_inv_
.sym 25145 rvsoc.cpu0.D_op2[15]
.sym 25146 $abc$63009$new_ys__n6254_
.sym 25147 rvsoc.cpu0.D_funct3[0]
.sym 25148 rvsoc.cpu0.E_add12[31]
.sym 25149 rvsoc.cpu0.D_op2[10]
.sym 25151 $abc$63009$new_ys__n1417_
.sym 25152 $abc$63009$new_ys__n1880_inv_
.sym 25154 $abc$63009$new_ys__n6254_
.sym 25155 $abc$63009$new_ys__n1404_inv_
.sym 25156 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[21]
.sym 25159 rvsoc.cpu0.D_op2[2]
.sym 25160 rvsoc.cpu0.D_op2[7]
.sym 25162 $abc$63009$new_ys__n1389_inv_
.sym 25165 $abc$63009$new_n3943_
.sym 25167 rvsoc.cpu0.E_op1[31]
.sym 25168 rvsoc.cpu0.D_actv_pc[31]
.sym 25169 rvsoc.cpu0.D_funct3[1]
.sym 25170 rvsoc.cpu0.D_op2[26]
.sym 25171 rvsoc.cpu0.D_op2[31]
.sym 25172 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[9]
.sym 25176 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[9]
.sym 25177 $abc$63009$new_n3943_
.sym 25180 $abc$63009$new_ys__n6254_
.sym 25181 $abc$63009$new_ys__n1872_inv_
.sym 25182 $abc$63009$new_ys__n1389_inv_
.sym 25183 rvsoc.cpu0.D_op2[2]
.sym 25186 $abc$63009$new_ys__n6254_
.sym 25187 rvsoc.cpu0.D_op2[7]
.sym 25188 $abc$63009$new_ys__n1872_inv_
.sym 25189 $abc$63009$new_ys__n1404_inv_
.sym 25192 $abc$63009$new_n3943_
.sym 25193 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[21]
.sym 25198 rvsoc.cpu0.D_actv_pc[31]
.sym 25200 $abc$63009$new_ys__n1880_inv_
.sym 25201 $abc$63009$new_ys__n1417_
.sym 25204 rvsoc.cpu0.D_op2[10]
.sym 25205 rvsoc.cpu0.D_funct3[0]
.sym 25206 rvsoc.cpu0.D_funct3[1]
.sym 25207 rvsoc.cpu0.D_op2[26]
.sym 25210 rvsoc.cpu0.D_op2[15]
.sym 25211 rvsoc.cpu0.D_funct3[1]
.sym 25212 rvsoc.cpu0.D_funct3[0]
.sym 25213 rvsoc.cpu0.D_op2[31]
.sym 25216 rvsoc.cpu0.E_add12[31]
.sym 25218 rvsoc.cpu0.E_op1[31]
.sym 25221 rvsoc.clkn
.sym 25222 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 25231 rvsoc.cpu0.D_op1[10]
.sym 25232 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[1]
.sym 25233 rvsoc.cpu0.D_op1[13]
.sym 25234 rvsoc.cpu0.D_op1[10]
.sym 25235 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[20]
.sym 25236 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[18]
.sym 25237 rvsoc.cpu0.D_op2[12]
.sym 25238 rvsoc.cpu0.umul_hilo[2]
.sym 25239 $abc$63009$new_ys__n1492_
.sym 25240 $abc$63009$new_ys__n2826_
.sym 25241 rvsoc.cpu0.umul_hilo[0]
.sym 25242 $abc$63009$new_ys__n6254_
.sym 25243 rvsoc.cpu0.D_funct3[0]
.sym 25244 rvsoc.data_wdata[5]
.sym 25245 rvsoc.cpu0.D_op1[2]
.sym 25246 rvsoc.cpu0.D_op3[21]
.sym 25247 rvsoc.cpu0.D_op1[0]
.sym 25248 rvsoc.cpu0.D_op2[5]
.sym 25249 rvsoc.cpu0.add_op12[17]
.sym 25250 rvsoc.uart0.rx_divcnt[21]
.sym 25251 rvsoc.cpu0.D_op1[15]
.sym 25252 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[3]
.sym 25254 rvsoc.data_wdata[2]
.sym 25255 rvsoc.cpu0.D_funct3[1]
.sym 25256 rvsoc.cpu0.D_op2[14]
.sym 25257 rvsoc.cpu0.D_op2[31]
.sym 25258 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[4]
.sym 25264 rvsoc.cpu0.D_op2[5]
.sym 25265 rvsoc.cpu0.D_op2[7]
.sym 25267 rvsoc.cpu0.D_op2[0]
.sym 25271 rvsoc.cpu0.D_op1[4]
.sym 25273 rvsoc.cpu0.D_op1[0]
.sym 25279 rvsoc.cpu0.D_op2[4]
.sym 25281 rvsoc.cpu0.D_op1[3]
.sym 25283 rvsoc.cpu0.D_op1[5]
.sym 25284 rvsoc.cpu0.D_op2[3]
.sym 25285 rvsoc.cpu0.D_op1[6]
.sym 25289 rvsoc.cpu0.D_op1[1]
.sym 25291 rvsoc.cpu0.D_op1[7]
.sym 25292 rvsoc.cpu0.D_op1[2]
.sym 25293 rvsoc.cpu0.D_op2[6]
.sym 25294 rvsoc.cpu0.D_op2[1]
.sym 25295 rvsoc.cpu0.D_op2[2]
.sym 25296 $auto$alumacc.cc:474:replace_alu$3227.C[1]
.sym 25298 rvsoc.cpu0.D_op2[0]
.sym 25299 rvsoc.cpu0.D_op1[0]
.sym 25302 $auto$alumacc.cc:474:replace_alu$3227.C[2]
.sym 25304 rvsoc.cpu0.D_op1[1]
.sym 25305 rvsoc.cpu0.D_op2[1]
.sym 25306 $auto$alumacc.cc:474:replace_alu$3227.C[1]
.sym 25308 $auto$alumacc.cc:474:replace_alu$3227.C[3]
.sym 25310 rvsoc.cpu0.D_op1[2]
.sym 25311 rvsoc.cpu0.D_op2[2]
.sym 25312 $auto$alumacc.cc:474:replace_alu$3227.C[2]
.sym 25314 $auto$alumacc.cc:474:replace_alu$3227.C[4]
.sym 25316 rvsoc.cpu0.D_op2[3]
.sym 25317 rvsoc.cpu0.D_op1[3]
.sym 25318 $auto$alumacc.cc:474:replace_alu$3227.C[3]
.sym 25320 $auto$alumacc.cc:474:replace_alu$3227.C[5]
.sym 25322 rvsoc.cpu0.D_op1[4]
.sym 25323 rvsoc.cpu0.D_op2[4]
.sym 25324 $auto$alumacc.cc:474:replace_alu$3227.C[4]
.sym 25326 $auto$alumacc.cc:474:replace_alu$3227.C[6]
.sym 25328 rvsoc.cpu0.D_op2[5]
.sym 25329 rvsoc.cpu0.D_op1[5]
.sym 25330 $auto$alumacc.cc:474:replace_alu$3227.C[5]
.sym 25332 $auto$alumacc.cc:474:replace_alu$3227.C[7]
.sym 25334 rvsoc.cpu0.D_op1[6]
.sym 25335 rvsoc.cpu0.D_op2[6]
.sym 25336 $auto$alumacc.cc:474:replace_alu$3227.C[6]
.sym 25338 $auto$alumacc.cc:474:replace_alu$3227.C[8]
.sym 25340 rvsoc.cpu0.D_op1[7]
.sym 25341 rvsoc.cpu0.D_op2[7]
.sym 25342 $auto$alumacc.cc:474:replace_alu$3227.C[7]
.sym 25354 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[30]
.sym 25355 rvsoc.cpu0.D_op3[27]
.sym 25357 rvsoc.data_wdata[3]
.sym 25358 $abc$63009$new_ys__n2296_
.sym 25359 rvsoc.cpu0.umul_hilo[10]
.sym 25360 rvsoc.cpu0.add_op12[5]
.sym 25361 rvsoc.cpu0.umul_hilo[1]
.sym 25362 rvsoc.data_wdata[29]
.sym 25363 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[27]
.sym 25364 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[26]
.sym 25365 rvsoc.cpu0.umul_hilo[8]
.sym 25366 rvsoc.cpu0.D_op2[22]
.sym 25367 rvsoc.cpu0.D_op1[25]
.sym 25368 rvsoc.cpu0.add_op12[4]
.sym 25369 rvsoc.cpu0.add_op12[22]
.sym 25370 rvsoc.cpu0.D_op2[3]
.sym 25371 rvsoc.cpu0.D_op2[28]
.sym 25372 rvsoc.cpu0.D_op1[8]
.sym 25373 rvsoc.cpu0.D_op2[19]
.sym 25374 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[4]
.sym 25375 rvsoc.cpu0.D_op3[18]
.sym 25376 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[1]
.sym 25377 $PACKER_VCC_NET
.sym 25378 rvsoc.cpu0.D_op3[17]
.sym 25379 rvsoc.cpu0.add_op12[18]
.sym 25380 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[1]
.sym 25381 rvsoc.uart0.txbfr[3]
.sym 25382 $auto$alumacc.cc:474:replace_alu$3227.C[8]
.sym 25390 rvsoc.cpu0.D_op1[8]
.sym 25398 rvsoc.cpu0.D_op1[12]
.sym 25403 rvsoc.cpu0.D_op2[15]
.sym 25405 rvsoc.cpu0.D_op2[10]
.sym 25406 rvsoc.cpu0.D_op2[12]
.sym 25407 rvsoc.cpu0.D_op2[11]
.sym 25408 rvsoc.cpu0.D_op1[13]
.sym 25409 rvsoc.cpu0.D_op2[8]
.sym 25410 rvsoc.cpu0.D_op2[9]
.sym 25411 rvsoc.cpu0.D_op1[15]
.sym 25412 rvsoc.cpu0.D_op2[13]
.sym 25413 rvsoc.cpu0.D_op1[14]
.sym 25415 rvsoc.cpu0.D_op1[10]
.sym 25416 rvsoc.cpu0.D_op2[14]
.sym 25417 rvsoc.cpu0.D_op1[11]
.sym 25418 rvsoc.cpu0.D_op1[9]
.sym 25419 $auto$alumacc.cc:474:replace_alu$3227.C[9]
.sym 25421 rvsoc.cpu0.D_op1[8]
.sym 25422 rvsoc.cpu0.D_op2[8]
.sym 25423 $auto$alumacc.cc:474:replace_alu$3227.C[8]
.sym 25425 $auto$alumacc.cc:474:replace_alu$3227.C[10]
.sym 25427 rvsoc.cpu0.D_op1[9]
.sym 25428 rvsoc.cpu0.D_op2[9]
.sym 25429 $auto$alumacc.cc:474:replace_alu$3227.C[9]
.sym 25431 $auto$alumacc.cc:474:replace_alu$3227.C[11]
.sym 25433 rvsoc.cpu0.D_op1[10]
.sym 25434 rvsoc.cpu0.D_op2[10]
.sym 25435 $auto$alumacc.cc:474:replace_alu$3227.C[10]
.sym 25437 $auto$alumacc.cc:474:replace_alu$3227.C[12]
.sym 25439 rvsoc.cpu0.D_op2[11]
.sym 25440 rvsoc.cpu0.D_op1[11]
.sym 25441 $auto$alumacc.cc:474:replace_alu$3227.C[11]
.sym 25443 $auto$alumacc.cc:474:replace_alu$3227.C[13]
.sym 25445 rvsoc.cpu0.D_op2[12]
.sym 25446 rvsoc.cpu0.D_op1[12]
.sym 25447 $auto$alumacc.cc:474:replace_alu$3227.C[12]
.sym 25449 $auto$alumacc.cc:474:replace_alu$3227.C[14]
.sym 25451 rvsoc.cpu0.D_op2[13]
.sym 25452 rvsoc.cpu0.D_op1[13]
.sym 25453 $auto$alumacc.cc:474:replace_alu$3227.C[13]
.sym 25455 $auto$alumacc.cc:474:replace_alu$3227.C[15]
.sym 25457 rvsoc.cpu0.D_op1[14]
.sym 25458 rvsoc.cpu0.D_op2[14]
.sym 25459 $auto$alumacc.cc:474:replace_alu$3227.C[14]
.sym 25461 $auto$alumacc.cc:474:replace_alu$3227.C[16]
.sym 25463 rvsoc.cpu0.D_op2[15]
.sym 25464 rvsoc.cpu0.D_op1[15]
.sym 25465 $auto$alumacc.cc:474:replace_alu$3227.C[15]
.sym 25469 rvsoc.cpu0.cpu_rs2[15]
.sym 25470 rvsoc.cpu0.cpu_rs2[14]
.sym 25471 rvsoc.cpu0.cpu_rs2[13]
.sym 25472 rvsoc.cpu0.cpu_rs2[12]
.sym 25473 rvsoc.cpu0.cpu_rs2[11]
.sym 25474 rvsoc.cpu0.cpu_rs2[10]
.sym 25475 rvsoc.cpu0.cpu_rs2[9]
.sym 25476 rvsoc.cpu0.cpu_rs2[8]
.sym 25477 $abc$63009$new_ys__n2807_
.sym 25478 rvsoc.cpu0.D_op2[18]
.sym 25479 rvsoc.cpu0.D_op2[18]
.sym 25481 rvsoc.cpu0.add_op12[8]
.sym 25482 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[20]
.sym 25483 rvsoc.cpu0.add_op12[13]
.sym 25484 rvsoc.cpu0.umul_hilo[9]
.sym 25485 rvsoc.cpu0.E_op1[31]
.sym 25486 $abc$63009$new_ys__n1098_
.sym 25487 rvsoc.cpu0.umul_hilo[4]
.sym 25488 rvsoc.cpu0.umul_hilo[22]
.sym 25489 rvsoc.cpu0.D_op2[0]
.sym 25490 rvsoc.data_wdata[6]
.sym 25491 rvsoc.cpu0.add_op12[12]
.sym 25492 rvsoc.cpu0.umul_hilo[17]
.sym 25493 rvsoc.data_wdata[3]
.sym 25494 rvsoc.cpu0.D_op2[26]
.sym 25495 rvsoc.cpu0.D_op1[26]
.sym 25496 rvsoc.cpu0.D_op2[25]
.sym 25497 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[14]
.sym 25498 rvsoc.cpu0.D_op1[27]
.sym 25499 rvsoc.cpu0.D_op1[30]
.sym 25500 rvsoc.cpu0.D_op1[13]
.sym 25501 rvsoc.cpu0.D_op1[8]
.sym 25502 rvsoc.cpu0.D_op1[10]
.sym 25505 $auto$alumacc.cc:474:replace_alu$3227.C[16]
.sym 25511 rvsoc.cpu0.D_op2[21]
.sym 25519 rvsoc.cpu0.D_op1[19]
.sym 25523 rvsoc.cpu0.D_op1[16]
.sym 25525 rvsoc.cpu0.D_op1[20]
.sym 25526 rvsoc.cpu0.D_op1[21]
.sym 25527 rvsoc.cpu0.D_op2[17]
.sym 25528 rvsoc.cpu0.D_op2[23]
.sym 25529 rvsoc.cpu0.D_op1[18]
.sym 25531 rvsoc.cpu0.D_op1[23]
.sym 25532 rvsoc.cpu0.D_op2[18]
.sym 25533 rvsoc.cpu0.D_op2[19]
.sym 25535 rvsoc.cpu0.D_op1[17]
.sym 25536 rvsoc.cpu0.D_op2[20]
.sym 25538 rvsoc.cpu0.D_op2[16]
.sym 25539 rvsoc.cpu0.D_op1[22]
.sym 25540 rvsoc.cpu0.D_op2[22]
.sym 25542 $auto$alumacc.cc:474:replace_alu$3227.C[17]
.sym 25544 rvsoc.cpu0.D_op2[16]
.sym 25545 rvsoc.cpu0.D_op1[16]
.sym 25546 $auto$alumacc.cc:474:replace_alu$3227.C[16]
.sym 25548 $auto$alumacc.cc:474:replace_alu$3227.C[18]
.sym 25550 rvsoc.cpu0.D_op1[17]
.sym 25551 rvsoc.cpu0.D_op2[17]
.sym 25552 $auto$alumacc.cc:474:replace_alu$3227.C[17]
.sym 25554 $auto$alumacc.cc:474:replace_alu$3227.C[19]
.sym 25556 rvsoc.cpu0.D_op1[18]
.sym 25557 rvsoc.cpu0.D_op2[18]
.sym 25558 $auto$alumacc.cc:474:replace_alu$3227.C[18]
.sym 25560 $auto$alumacc.cc:474:replace_alu$3227.C[20]
.sym 25562 rvsoc.cpu0.D_op1[19]
.sym 25563 rvsoc.cpu0.D_op2[19]
.sym 25564 $auto$alumacc.cc:474:replace_alu$3227.C[19]
.sym 25566 $auto$alumacc.cc:474:replace_alu$3227.C[21]
.sym 25568 rvsoc.cpu0.D_op2[20]
.sym 25569 rvsoc.cpu0.D_op1[20]
.sym 25570 $auto$alumacc.cc:474:replace_alu$3227.C[20]
.sym 25572 $auto$alumacc.cc:474:replace_alu$3227.C[22]
.sym 25574 rvsoc.cpu0.D_op1[21]
.sym 25575 rvsoc.cpu0.D_op2[21]
.sym 25576 $auto$alumacc.cc:474:replace_alu$3227.C[21]
.sym 25578 $auto$alumacc.cc:474:replace_alu$3227.C[23]
.sym 25580 rvsoc.cpu0.D_op2[22]
.sym 25581 rvsoc.cpu0.D_op1[22]
.sym 25582 $auto$alumacc.cc:474:replace_alu$3227.C[22]
.sym 25584 $auto$alumacc.cc:474:replace_alu$3227.C[24]
.sym 25586 rvsoc.cpu0.D_op2[23]
.sym 25587 rvsoc.cpu0.D_op1[23]
.sym 25588 $auto$alumacc.cc:474:replace_alu$3227.C[23]
.sym 25592 rvsoc.cpu0.cpu_rs2[7]
.sym 25593 rvsoc.cpu0.cpu_rs2[6]
.sym 25594 rvsoc.cpu0.cpu_rs2[5]
.sym 25595 rvsoc.cpu0.cpu_rs2[4]
.sym 25596 rvsoc.cpu0.cpu_rs2[3]
.sym 25597 rvsoc.cpu0.cpu_rs2[2]
.sym 25598 rvsoc.cpu0.cpu_rs2[1]
.sym 25599 rvsoc.cpu0.cpu_rs2[0]
.sym 25601 rvsoc.cpu0.umul_hilo[3]
.sym 25602 $abc$63009$new_n5912_
.sym 25604 rvsoc.data_wdata[8]
.sym 25605 rvsoc.cpu0.D_op2[21]
.sym 25606 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[11]
.sym 25607 rvsoc.cpu0.umul_hilo[5]
.sym 25608 $PACKER_GND_NET
.sym 25609 rvsoc.cpu0.umul_hilo[7]
.sym 25610 rvsoc.data_wdata[8]
.sym 25611 rvsoc.cpu0.umul_hilo[30]
.sym 25612 rvsoc.data_wdata[28]
.sym 25613 rvsoc.cpu0.D_op2[2]
.sym 25614 rvsoc.cpu0.add_op12[20]
.sym 25615 rvsoc.cpu0.D_op2[4]
.sym 25616 rvsoc.cpu0.D_op1[7]
.sym 25617 rvsoc.cpu0.D_op1[23]
.sym 25618 rvsoc.cpu0.D_op2[11]
.sym 25619 rvsoc.cpu0.add_op12[19]
.sym 25620 $abc$63009$new_ys__n1272_
.sym 25621 rvsoc.cpu0.D_op1[1]
.sym 25622 rvsoc.cpu0.add_op12[31]
.sym 25623 rvsoc.cpu0.add_op12[21]
.sym 25624 rvsoc.cpu0.D_op1[11]
.sym 25625 rvsoc.cpu0.D_op1[22]
.sym 25626 rvsoc.data_wdata[10]
.sym 25627 rvsoc.cpu0.D_op2[29]
.sym 25628 $auto$alumacc.cc:474:replace_alu$3227.C[24]
.sym 25634 rvsoc.cpu0.D_op2[29]
.sym 25635 rvsoc.cpu0.D_op1[25]
.sym 25638 rvsoc.cpu0.D_op1[31]
.sym 25643 rvsoc.cpu0.D_op1[28]
.sym 25645 rvsoc.cpu0.D_op1[24]
.sym 25651 rvsoc.cpu0.D_op1[29]
.sym 25652 rvsoc.cpu0.D_op2[27]
.sym 25654 rvsoc.cpu0.D_op2[26]
.sym 25655 rvsoc.cpu0.D_op1[26]
.sym 25656 rvsoc.cpu0.D_op2[25]
.sym 25658 rvsoc.cpu0.D_op1[27]
.sym 25659 rvsoc.cpu0.D_op1[30]
.sym 25660 rvsoc.cpu0.D_op2[30]
.sym 25662 rvsoc.cpu0.D_op2[24]
.sym 25663 rvsoc.cpu0.D_op2[31]
.sym 25664 rvsoc.cpu0.D_op2[28]
.sym 25665 $auto$alumacc.cc:474:replace_alu$3227.C[25]
.sym 25667 rvsoc.cpu0.D_op1[24]
.sym 25668 rvsoc.cpu0.D_op2[24]
.sym 25669 $auto$alumacc.cc:474:replace_alu$3227.C[24]
.sym 25671 $auto$alumacc.cc:474:replace_alu$3227.C[26]
.sym 25673 rvsoc.cpu0.D_op1[25]
.sym 25674 rvsoc.cpu0.D_op2[25]
.sym 25675 $auto$alumacc.cc:474:replace_alu$3227.C[25]
.sym 25677 $auto$alumacc.cc:474:replace_alu$3227.C[27]
.sym 25679 rvsoc.cpu0.D_op2[26]
.sym 25680 rvsoc.cpu0.D_op1[26]
.sym 25681 $auto$alumacc.cc:474:replace_alu$3227.C[26]
.sym 25683 $auto$alumacc.cc:474:replace_alu$3227.C[28]
.sym 25685 rvsoc.cpu0.D_op1[27]
.sym 25686 rvsoc.cpu0.D_op2[27]
.sym 25687 $auto$alumacc.cc:474:replace_alu$3227.C[27]
.sym 25689 $auto$alumacc.cc:474:replace_alu$3227.C[29]
.sym 25691 rvsoc.cpu0.D_op1[28]
.sym 25692 rvsoc.cpu0.D_op2[28]
.sym 25693 $auto$alumacc.cc:474:replace_alu$3227.C[28]
.sym 25695 $auto$alumacc.cc:474:replace_alu$3227.C[30]
.sym 25697 rvsoc.cpu0.D_op1[29]
.sym 25698 rvsoc.cpu0.D_op2[29]
.sym 25699 $auto$alumacc.cc:474:replace_alu$3227.C[29]
.sym 25701 $auto$alumacc.cc:474:replace_alu$3227.C[31]
.sym 25703 rvsoc.cpu0.D_op1[30]
.sym 25704 rvsoc.cpu0.D_op2[30]
.sym 25705 $auto$alumacc.cc:474:replace_alu$3227.C[30]
.sym 25708 rvsoc.cpu0.D_op2[31]
.sym 25710 rvsoc.cpu0.D_op1[31]
.sym 25711 $auto$alumacc.cc:474:replace_alu$3227.C[31]
.sym 25715 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[15]
.sym 25716 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[14]
.sym 25717 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[13]
.sym 25718 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[12]
.sym 25719 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[11]
.sym 25720 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[10]
.sym 25721 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[9]
.sym 25722 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[8]
.sym 25723 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[13]
.sym 25724 rvsoc.cpu0.umul_hilo[11]
.sym 25727 rvsoc.cpu0.umul_hilo[12]
.sym 25728 rvsoc.cpu0.umul_hilo[14]
.sym 25729 $abc$63009$new_n5313_
.sym 25730 rvsoc.cpu0.D_op2[1]
.sym 25731 rvsoc.cpu0.D_op1[28]
.sym 25732 rvsoc.data_wdata[12]
.sym 25733 rvsoc.cpu0.add_op12[26]
.sym 25734 rvsoc.cpu0.add_op12[4]
.sym 25735 rvsoc.cpu0.add_op12[27]
.sym 25736 $abc$63009$new_ys__n1274_
.sym 25737 $abc$63009$new_n5046_
.sym 25738 rvsoc.cpu0.cpu_rs2[5]
.sym 25739 rvsoc.cpu0.D_op1[0]
.sym 25740 rvsoc.cpu0.D_op1[10]
.sym 25743 rvsoc.data_wdata[13]
.sym 25744 rvsoc.cpu0.D_op1[7]
.sym 25745 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[0]
.sym 25746 rvsoc.data_wdata[2]
.sym 25747 rvsoc.cpu0.D_op1[15]
.sym 25748 $abc$63009$new_ys__n1116_
.sym 25749 rvsoc.cpu0.D_op2[31]
.sym 25756 rvsoc.cpu0.D_op2[15]
.sym 25757 $abc$63009$new_ys__n2827_
.sym 25758 $abc$63009$new_n4456_
.sym 25759 $abc$63009$new_ys__n1091_
.sym 25760 $abc$63009$new_ys__n1275_
.sym 25761 rvsoc.data_wdata[15]
.sym 25762 $abc$63009$new_n4228_
.sym 25763 rvsoc.cpu0.add_op12[31]
.sym 25765 $abc$63009$new_n4104_
.sym 25766 $abc$63009$new_ys__n3769_
.sym 25767 $abc$63009$new_n3616_
.sym 25768 $abc$63009$new_ys__n1098_
.sym 25769 $abc$63009$new_ys__n11538_
.sym 25770 $abc$63009$new_n4464_
.sym 25771 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[19]
.sym 25772 $abc$63009$new_ys__n1116_
.sym 25773 rvsoc.cpu0.D_op1[15]
.sym 25774 $abc$63009$new_n4505_
.sym 25776 $abc$63009$new_n4220_
.sym 25777 $abc$63009$new_ys__n12665_inv_
.sym 25778 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[31]
.sym 25779 rvsoc.cpu0.add_op12[19]
.sym 25780 $abc$63009$new_ys__n1272_
.sym 25781 rvsoc.cpu0.cpu_rs2[15]
.sym 25782 $abc$63009$new_ys__n1274_
.sym 25783 $abc$63009$new_ys__n2350_inv_
.sym 25784 $abc$63009$new_ys__n1873_inv_
.sym 25785 $abc$63009$new_n4511_
.sym 25786 $abc$63009$new_ys__n1226_
.sym 25789 $abc$63009$new_n4228_
.sym 25790 $abc$63009$new_ys__n1873_inv_
.sym 25791 $abc$63009$new_n4220_
.sym 25792 $abc$63009$new_ys__n1226_
.sym 25795 $abc$63009$new_ys__n2827_
.sym 25796 rvsoc.cpu0.cpu_rs2[15]
.sym 25797 rvsoc.data_wdata[15]
.sym 25798 $abc$63009$new_n3616_
.sym 25801 $abc$63009$new_n4511_
.sym 25802 $abc$63009$new_ys__n1098_
.sym 25803 $abc$63009$new_n4104_
.sym 25804 $abc$63009$new_ys__n12665_inv_
.sym 25807 $abc$63009$new_ys__n3769_
.sym 25808 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[31]
.sym 25809 rvsoc.cpu0.add_op12[31]
.sym 25810 $abc$63009$new_ys__n2350_inv_
.sym 25813 $abc$63009$new_n4505_
.sym 25814 $abc$63009$new_ys__n1274_
.sym 25815 $abc$63009$new_ys__n11538_
.sym 25816 $abc$63009$new_ys__n1091_
.sym 25819 $abc$63009$new_ys__n1272_
.sym 25820 rvsoc.cpu0.D_op2[15]
.sym 25821 rvsoc.cpu0.D_op1[15]
.sym 25822 $abc$63009$new_ys__n1275_
.sym 25825 $abc$63009$new_ys__n1116_
.sym 25826 $abc$63009$new_ys__n1873_inv_
.sym 25827 $abc$63009$new_n4456_
.sym 25828 $abc$63009$new_n4464_
.sym 25831 rvsoc.cpu0.add_op12[19]
.sym 25832 $abc$63009$new_ys__n2350_inv_
.sym 25833 $abc$63009$new_ys__n3769_
.sym 25834 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[19]
.sym 25835 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 25836 rvsoc.clka
.sym 25838 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[7]
.sym 25839 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[6]
.sym 25840 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[5]
.sym 25841 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[4]
.sym 25842 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[3]
.sym 25843 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[2]
.sym 25844 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[1]
.sym 25845 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[0]
.sym 25846 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[14]
.sym 25847 rvsoc.cpu0.umul_hilo[19]
.sym 25850 rvsoc.cpu0.D_op2[15]
.sym 25852 $abc$63009$new_ys__n3256_inv_
.sym 25853 $abc$63009$new_ys__n10335_
.sym 25854 $abc$63009$new_n3648_
.sym 25855 $abc$63009$new_n4104_
.sym 25856 rvsoc.cpu0.umul_hilo[28]
.sym 25857 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[15]
.sym 25858 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[28]
.sym 25859 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[2]
.sym 25860 rvsoc.data_wdata[5]
.sym 25861 $abc$63009$new_n4104_
.sym 25862 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[2]
.sym 25863 rvsoc.cpu0.cpu_rs1[7]
.sym 25864 rvsoc.cpu0.D_op1[8]
.sym 25865 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[1]
.sym 25866 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[4]
.sym 25867 rvsoc.cpu0.D_op1[2]
.sym 25868 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[3]
.sym 25869 $abc$63009$new_ys__n2350_inv_
.sym 25870 $PACKER_VCC_NET
.sym 25871 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[4]
.sym 25872 $abc$63009$new_ys__n1226_
.sym 25873 $PACKER_VCC_NET
.sym 25879 $abc$63009$new_n4408_
.sym 25880 $abc$63009$new_ys__n1135_
.sym 25882 rvsoc.cpu0.D_op1[15]
.sym 25883 $abc$63009$new_ys__n1271_
.sym 25884 rvsoc.data_wdata[7]
.sym 25885 $abc$63009$new_ys__n11534_
.sym 25886 rvsoc.data_wdata[8]
.sym 25887 rvsoc.cpu0.cpu_rs1[7]
.sym 25891 rvsoc.cpu0.D_op1[11]
.sym 25892 $abc$63009$auto$rtlil.cc:1819:NotGate$62435
.sym 25896 rvsoc.data_wdata[10]
.sym 25898 rvsoc.cpu0.cpu_rs1[12]
.sym 25899 rvsoc.cpu0.cpu_rs1[11]
.sym 25901 rvsoc.cpu0.D_op2[11]
.sym 25902 $abc$63009$new_ys__n1274_
.sym 25903 rvsoc.cpu0.D_op2[15]
.sym 25904 $abc$63009$new_ys__n2828_
.sym 25905 rvsoc.data_wdata[11]
.sym 25906 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 25907 rvsoc.data_wdata[12]
.sym 25908 rvsoc.cpu0.cpu_rs1[10]
.sym 25910 rvsoc.cpu0.cpu_rs1[8]
.sym 25913 rvsoc.data_wdata[7]
.sym 25914 $abc$63009$new_ys__n2828_
.sym 25915 rvsoc.cpu0.cpu_rs1[7]
.sym 25919 $abc$63009$new_ys__n1271_
.sym 25920 rvsoc.cpu0.D_op1[11]
.sym 25921 rvsoc.cpu0.D_op2[11]
.sym 25924 $abc$63009$new_n4408_
.sym 25925 $abc$63009$new_ys__n1135_
.sym 25926 $abc$63009$new_ys__n11534_
.sym 25927 $abc$63009$new_ys__n1274_
.sym 25930 rvsoc.cpu0.D_op1[15]
.sym 25932 rvsoc.cpu0.D_op2[15]
.sym 25933 $abc$63009$new_ys__n1271_
.sym 25936 rvsoc.cpu0.cpu_rs1[11]
.sym 25938 $abc$63009$new_ys__n2828_
.sym 25939 rvsoc.data_wdata[11]
.sym 25942 rvsoc.data_wdata[8]
.sym 25943 rvsoc.cpu0.cpu_rs1[8]
.sym 25945 $abc$63009$new_ys__n2828_
.sym 25948 rvsoc.cpu0.cpu_rs1[10]
.sym 25949 rvsoc.data_wdata[10]
.sym 25950 $abc$63009$new_ys__n2828_
.sym 25954 rvsoc.data_wdata[12]
.sym 25956 rvsoc.cpu0.cpu_rs1[12]
.sym 25957 $abc$63009$new_ys__n2828_
.sym 25958 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 25959 rvsoc.clka
.sym 25960 $abc$63009$auto$rtlil.cc:1819:NotGate$62435
.sym 25961 rvsoc.cpu0.cpu_rs1[15]
.sym 25962 rvsoc.cpu0.cpu_rs1[14]
.sym 25963 rvsoc.cpu0.cpu_rs1[13]
.sym 25964 rvsoc.cpu0.cpu_rs1[12]
.sym 25965 rvsoc.cpu0.cpu_rs1[11]
.sym 25966 rvsoc.cpu0.cpu_rs1[10]
.sym 25967 rvsoc.cpu0.cpu_rs1[9]
.sym 25968 rvsoc.cpu0.cpu_rs1[8]
.sym 25969 rvsoc.cpu0.D_op1[11]
.sym 25970 rvsoc.cpu0.umul_hilo[27]
.sym 25973 rvsoc.cpu0.umul_hilo[26]
.sym 25974 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[1]
.sym 25975 rvsoc.cpu0.D_op1[14]
.sym 25976 rvsoc.cpu0.D_op1[9]
.sym 25977 $abc$63009$new_n5279_
.sym 25978 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[0]
.sym 25979 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[1]
.sym 25980 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[7]
.sym 25981 rvsoc.cpu0.umul_hilo[29]
.sym 25982 $abc$63009$new_n5046_
.sym 25983 rvsoc.cpu0.D_op1[11]
.sym 25984 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[3]
.sym 25985 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[5]
.sym 25986 $abc$63009$new_n4105_
.sym 25987 rvsoc.cpu0.D_op1[13]
.sym 25988 $abc$63009$new_n4526_
.sym 25989 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[3]
.sym 25990 rvsoc.cpu0.D_op1[27]
.sym 25991 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[2]
.sym 25992 rvsoc.cpu0.D_op1[8]
.sym 25993 rvsoc.data_wdata[12]
.sym 25994 rvsoc.cpu0.D_op1[10]
.sym 25995 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[14]
.sym 25996 rvsoc.cpu0.D_op1[26]
.sym 26005 rvsoc.cpu0.cpu_rs1[9]
.sym 26006 rvsoc.cpu0.D_op1[27]
.sym 26007 $abc$63009$new_ys__n11211_
.sym 26009 rvsoc.cpu0.D_op2[2]
.sym 26011 rvsoc.cpu0.D_op2[27]
.sym 26012 rvsoc.data_wdata[1]
.sym 26013 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 26014 rvsoc.data_wdata[9]
.sym 26015 $abc$63009$auto$rtlil.cc:1819:NotGate$62435
.sym 26016 rvsoc.data_wdata[2]
.sym 26018 $abc$63009$new_ys__n12715_
.sym 26019 rvsoc.cpu0.D_op2[31]
.sym 26020 rvsoc.cpu0.cpu_rs1[13]
.sym 26021 rvsoc.cpu0.D_op2[3]
.sym 26022 $abc$63009$new_ys__n11210_
.sym 26023 rvsoc.cpu0.cpu_rs1[2]
.sym 26024 $abc$63009$new_ys__n2828_
.sym 26026 rvsoc.data_wdata[13]
.sym 26027 $abc$63009$new_ys__n11208_
.sym 26028 $abc$63009$new_ys__n11212_
.sym 26029 rvsoc.cpu0.D_op1[31]
.sym 26031 $abc$63009$new_ys__n12691_inv_
.sym 26032 rvsoc.cpu0.cpu_rs1[1]
.sym 26036 rvsoc.cpu0.cpu_rs1[2]
.sym 26037 $abc$63009$new_ys__n2828_
.sym 26038 rvsoc.data_wdata[2]
.sym 26042 rvsoc.cpu0.D_op2[27]
.sym 26044 rvsoc.cpu0.D_op1[27]
.sym 26048 rvsoc.cpu0.D_op2[31]
.sym 26049 rvsoc.cpu0.D_op1[31]
.sym 26053 $abc$63009$new_ys__n11211_
.sym 26054 $abc$63009$new_ys__n11208_
.sym 26055 $abc$63009$new_ys__n11212_
.sym 26056 $abc$63009$new_ys__n11210_
.sym 26060 rvsoc.cpu0.cpu_rs1[1]
.sym 26061 $abc$63009$new_ys__n2828_
.sym 26062 rvsoc.data_wdata[1]
.sym 26066 rvsoc.cpu0.cpu_rs1[13]
.sym 26067 rvsoc.data_wdata[13]
.sym 26068 $abc$63009$new_ys__n2828_
.sym 26071 $abc$63009$new_ys__n12715_
.sym 26072 rvsoc.cpu0.D_op2[2]
.sym 26073 $abc$63009$new_ys__n12691_inv_
.sym 26074 rvsoc.cpu0.D_op2[3]
.sym 26077 rvsoc.data_wdata[9]
.sym 26078 $abc$63009$new_ys__n2828_
.sym 26079 rvsoc.cpu0.cpu_rs1[9]
.sym 26081 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 26082 rvsoc.clka
.sym 26083 $abc$63009$auto$rtlil.cc:1819:NotGate$62435
.sym 26084 rvsoc.cpu0.cpu_rs1[7]
.sym 26085 rvsoc.cpu0.cpu_rs1[6]
.sym 26086 rvsoc.cpu0.cpu_rs1[5]
.sym 26087 rvsoc.cpu0.cpu_rs1[4]
.sym 26088 rvsoc.cpu0.cpu_rs1[3]
.sym 26089 rvsoc.cpu0.cpu_rs1[2]
.sym 26090 rvsoc.cpu0.cpu_rs1[1]
.sym 26091 rvsoc.cpu0.cpu_rs1[0]
.sym 26092 $abc$63009$auto$rtlil.cc:1819:NotGate$62435
.sym 26096 rvsoc.cpu0.D_op1[3]
.sym 26097 $abc$63009$new_ys__n11197_
.sym 26098 rvsoc.cpu0.D_op1[13]
.sym 26099 $abc$63009$new_ys__n1873_inv_
.sym 26100 rvsoc.cpu0.D_op1[6]
.sym 26101 rvsoc.cpu0.D_op1[21]
.sym 26102 $abc$63009$new_ys__n2828_
.sym 26103 rvsoc.cpu0.D_op2[2]
.sym 26104 rvsoc.cpu0.D_op1[5]
.sym 26105 rvsoc.cpu0.D_op1[18]
.sym 26106 rvsoc.cpu0.D_op1[1]
.sym 26107 $abc$63009$new_ys__n1075_
.sym 26108 $abc$63009$new_ys__n1050_
.sym 26109 rvsoc.cpu0.D_op1[23]
.sym 26111 $abc$63009$new_ys__n1272_
.sym 26112 rvsoc.cpu0.D_op1[22]
.sym 26113 rvsoc.cpu0.D_op1[1]
.sym 26114 rvsoc.cpu0.D_op2[4]
.sym 26116 $abc$63009$new_n4083_
.sym 26117 $abc$63009$new_ys__n12659_inv_
.sym 26118 $abc$63009$new_ys__n12651_
.sym 26119 $abc$63009$new_ys__n12843_
.sym 26125 $abc$63009$new_n4852_
.sym 26126 $abc$63009$new_ys__n12843_
.sym 26127 $abc$63009$new_n4083_
.sym 26128 $abc$63009$new_ys__n1054_
.sym 26130 $abc$63009$new_ys__n5415_inv_
.sym 26131 $abc$63009$new_ys__n12715_
.sym 26132 rvsoc.cpu0.D_op2[4]
.sym 26133 $abc$63009$new_n4549_
.sym 26134 $abc$63009$new_ys__n1050_
.sym 26135 $abc$63009$new_ys__n1272_
.sym 26136 $abc$63009$new_ys__n922_
.sym 26137 $abc$63009$new_ys__n1271_
.sym 26138 $abc$63009$new_ys__n12691_inv_
.sym 26139 rvsoc.cpu0.D_op2[3]
.sym 26140 $abc$63009$new_ys__n1053_
.sym 26141 rvsoc.cpu0.D_op2[2]
.sym 26144 $abc$63009$new_n4597_
.sym 26145 $abc$63009$new_ys__n12699_inv_
.sym 26146 $abc$63009$new_n4105_
.sym 26147 $abc$63009$new_ys__n1873_inv_
.sym 26148 $abc$63009$new_n4526_
.sym 26149 $abc$63009$new_ys__n1275_
.sym 26150 $abc$63009$new_ys__n12651_
.sym 26152 rvsoc.cpu0.D_op1[19]
.sym 26153 $abc$63009$new_n4598_
.sym 26154 rvsoc.cpu0.D_op2[19]
.sym 26155 $abc$63009$new_n5912_
.sym 26158 $abc$63009$new_ys__n12651_
.sym 26159 rvsoc.cpu0.D_op2[4]
.sym 26160 $abc$63009$new_ys__n12691_inv_
.sym 26165 rvsoc.cpu0.D_op2[2]
.sym 26166 rvsoc.cpu0.D_op2[3]
.sym 26167 $abc$63009$new_ys__n12715_
.sym 26170 $abc$63009$new_ys__n1873_inv_
.sym 26171 $abc$63009$new_ys__n5415_inv_
.sym 26173 $abc$63009$new_n5912_
.sym 26176 $abc$63009$new_n4598_
.sym 26177 rvsoc.cpu0.D_op2[19]
.sym 26178 $abc$63009$new_ys__n1272_
.sym 26179 rvsoc.cpu0.D_op1[19]
.sym 26182 rvsoc.cpu0.D_op2[19]
.sym 26183 $abc$63009$new_ys__n1271_
.sym 26184 rvsoc.cpu0.D_op1[19]
.sym 26185 $abc$63009$new_ys__n1275_
.sym 26188 $abc$63009$new_n4597_
.sym 26189 $abc$63009$new_ys__n1050_
.sym 26190 $abc$63009$new_ys__n1054_
.sym 26191 $abc$63009$new_ys__n1053_
.sym 26194 $abc$63009$new_n4083_
.sym 26195 $abc$63009$new_n4105_
.sym 26196 $abc$63009$new_ys__n12699_inv_
.sym 26197 $abc$63009$new_n4549_
.sym 26200 $abc$63009$new_ys__n12843_
.sym 26201 $abc$63009$new_n4852_
.sym 26202 $abc$63009$new_n4526_
.sym 26203 $abc$63009$new_ys__n922_
.sym 26204 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 26205 rvsoc.clka
.sym 26216 rvsoc.cpu0.E_op2[30]
.sym 26219 $abc$63009$new_n4852_
.sym 26220 $PACKER_VCC_NET
.sym 26221 $abc$63009$new_ys__n12751_inv_
.sym 26222 rvsoc.cpu0.D_op1[2]
.sym 26223 rvsoc.cpu0.D_op1[20]
.sym 26224 $abc$63009$new_ys__n12839_
.sym 26225 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[1]
.sym 26226 rvsoc.cpu0.D_op2[1]
.sym 26227 rvsoc.cpu0.D_op1[28]
.sym 26228 rvsoc.cpu0.D_op1[24]
.sym 26229 $abc$63009$new_ys__n11211_
.sym 26230 rvsoc.cpu0.D_op1[28]
.sym 26232 rvsoc.data_wdata[19]
.sym 26242 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[0]
.sym 26250 $abc$63009$new_ys__n12740_inv_
.sym 26251 rvsoc.cpu0.D_op1[24]
.sym 26253 $abc$63009$new_ys__n12774_inv_
.sym 26254 rvsoc.cpu0.D_op1[9]
.sym 26256 rvsoc.cpu0.D_op1[27]
.sym 26257 rvsoc.cpu0.D_op2[1]
.sym 26260 rvsoc.cpu0.D_op1[25]
.sym 26261 rvsoc.cpu0.D_op1[30]
.sym 26263 rvsoc.cpu0.D_op1[8]
.sym 26265 rvsoc.cpu0.D_op1[29]
.sym 26266 rvsoc.cpu0.D_op1[26]
.sym 26268 rvsoc.cpu0.D_op1[21]
.sym 26269 rvsoc.cpu0.D_op2[2]
.sym 26271 rvsoc.cpu0.D_op2[0]
.sym 26272 rvsoc.cpu0.D_op1[22]
.sym 26273 $abc$63009$new_n4836_
.sym 26274 $abc$63009$new_n4835_
.sym 26275 rvsoc.cpu0.D_op1[28]
.sym 26277 rvsoc.cpu0.D_op1[23]
.sym 26282 rvsoc.cpu0.D_op1[24]
.sym 26283 rvsoc.cpu0.D_op1[23]
.sym 26284 rvsoc.cpu0.D_op2[0]
.sym 26287 rvsoc.cpu0.D_op1[29]
.sym 26288 rvsoc.cpu0.D_op2[1]
.sym 26289 rvsoc.cpu0.D_op2[0]
.sym 26290 rvsoc.cpu0.D_op1[30]
.sym 26293 rvsoc.cpu0.D_op2[1]
.sym 26294 $abc$63009$new_ys__n12774_inv_
.sym 26299 rvsoc.cpu0.D_op2[0]
.sym 26300 rvsoc.cpu0.D_op1[8]
.sym 26302 rvsoc.cpu0.D_op1[9]
.sym 26305 rvsoc.cpu0.D_op1[21]
.sym 26306 rvsoc.cpu0.D_op2[0]
.sym 26308 rvsoc.cpu0.D_op1[22]
.sym 26311 rvsoc.cpu0.D_op1[27]
.sym 26312 rvsoc.cpu0.D_op1[28]
.sym 26313 rvsoc.cpu0.D_op2[0]
.sym 26317 rvsoc.cpu0.D_op1[26]
.sym 26318 rvsoc.cpu0.D_op2[0]
.sym 26320 rvsoc.cpu0.D_op1[25]
.sym 26323 $abc$63009$new_n4835_
.sym 26324 $abc$63009$new_n4836_
.sym 26325 rvsoc.cpu0.D_op2[2]
.sym 26326 $abc$63009$new_ys__n12740_inv_
.sym 26338 $abc$63009$new_n4526_
.sym 26339 rvsoc.cpu0.D_op1[29]
.sym 26342 rvsoc.gpio0.data[3]
.sym 26343 rvsoc.cpu0.D_op2[1]
.sym 26344 rvsoc.cpu0.D_op1[17]
.sym 26345 rvsoc.cpu0.D_op1[25]
.sym 26346 rvsoc.cpu0.D_op1[13]
.sym 26347 rvsoc.cpu0.D_op1[31]
.sym 26348 rvsoc.data_wdata[0]
.sym 26349 $abc$63009$new_ys__n12689_inv_
.sym 26350 rvsoc.cpu0.D_op1[9]
.sym 26352 $abc$63009$new_n4104_
.sym 26354 rvsoc.cpu0.D_op1[21]
.sym 26356 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[3]
.sym 26375 $abc$63009$new_ys__n12768_inv_
.sym 26376 $abc$63009$new_ys__n12774_inv_
.sym 26377 $abc$63009$new_ys__n12742_inv_
.sym 26378 rvsoc.cpu0.D_op2[2]
.sym 26379 $abc$63009$new_ys__n12770_inv_
.sym 26385 $abc$63009$new_ys__n12772_inv_
.sym 26396 $abc$63009$new_ys__n12738_inv_
.sym 26398 rvsoc.cpu0.D_op2[1]
.sym 26410 $abc$63009$new_ys__n12770_inv_
.sym 26411 rvsoc.cpu0.D_op2[1]
.sym 26413 $abc$63009$new_ys__n12768_inv_
.sym 26417 $abc$63009$new_ys__n12772_inv_
.sym 26418 rvsoc.cpu0.D_op2[1]
.sym 26419 $abc$63009$new_ys__n12770_inv_
.sym 26435 $abc$63009$new_ys__n12742_inv_
.sym 26436 rvsoc.cpu0.D_op2[2]
.sym 26437 $abc$63009$new_ys__n12738_inv_
.sym 26441 $abc$63009$new_ys__n12772_inv_
.sym 26442 rvsoc.cpu0.D_op2[1]
.sym 26443 $abc$63009$new_ys__n12774_inv_
.sym 26453 p41
.sym 26458 $abc$63009$new_ys__n2828_
.sym 26461 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[3]
.sym 26463 $abc$63009$new_ys__n12710_inv_
.sym 26464 rvsoc.clks.clkn
.sym 26465 $abc$63009$new_ys__n12738_inv_
.sym 26467 $abc$63009$new_ys__n12740_inv_
.sym 26469 $PACKER_GND_NET
.sym 26470 rvsoc.cpu0.E_op1[9]
.sym 26471 $abc$63009$new_ys__n11538_
.sym 26472 $abc$63009$new_n4707_
.sym 26498 rvsoc.gpio0.data[3]
.sym 26500 rvsoc.gpio0.dir[3]
.sym 26513 rvsoc.gpio0.data[3]
.sym 26514 rvsoc.gpio0.dir[3]
.sym 26524 rvsoc.gpio0.data[1]
.sym 26527 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]
.sym 26542 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]
.sym 26554 rvsoc.dram.adrs[5]
.sym 26555 rvsoc.dram.adrs[3]
.sym 26559 rvsoc.dram.adrs[9]
.sym 26565 rvsoc.eram.adrs[7]
.sym 26572 rvsoc.data_wdata[2]
.sym 26593 rvsoc.eram.adrs[9]
.sym 26594 rvsoc.eram.adrs[8]
.sym 26602 rvsoc.eram.adrs[3]
.sym 26603 rvsoc.eram.adrs[0]
.sym 26607 rvsoc.eram.adrs[2]
.sym 26609 rvsoc.eram.adrs[1]
.sym 26613 rvsoc.eram.adrs[7]
.sym 26614 rvsoc.eram.adrs[10]
.sym 26615 rvsoc.eram.adrs[5]
.sym 26616 rvsoc.eram.adrs[4]
.sym 26619 rvsoc.data_wdata[5]
.sym 26620 $PACKER_VCC_NET
.sym 26622 $PACKER_VCC_NET
.sym 26623 rvsoc.eram.adrs[6]
.sym 26630 rvsoc.dram.adrs[8]
.sym 26645 rvsoc.eram.adrs[0]
.sym 26646 rvsoc.eram.adrs[1]
.sym 26647 rvsoc.eram.adrs[10]
.sym 26648 rvsoc.eram.adrs[2]
.sym 26649 rvsoc.eram.adrs[3]
.sym 26650 rvsoc.eram.adrs[4]
.sym 26651 rvsoc.eram.adrs[5]
.sym 26652 rvsoc.eram.adrs[6]
.sym 26653 rvsoc.eram.adrs[7]
.sym 26654 rvsoc.eram.adrs[8]
.sym 26655 rvsoc.eram.adrs[9]
.sym 26656 rvsoc.clkn
.sym 26657 $PACKER_VCC_NET
.sym 26658 $PACKER_VCC_NET
.sym 26660 rvsoc.data_wdata[5]
.sym 26667 rvsoc.mem_vdata[2][5]
.sym 26671 rvsoc.code_adrs[5]
.sym 26672 rvsoc.eram.adrs[8]
.sym 26673 rvsoc.mem_vdata[1][6]
.sym 26675 rvsoc.data_wdata[10]
.sym 26676 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 26679 rvsoc.data_wdata[11]
.sym 26682 rvsoc.data_wdata[16]
.sym 26688 rvsoc.eram.adrs[10]
.sym 26690 rvsoc.dram.adrs[8]
.sym 26691 $PACKER_VCC_NET
.sym 26693 rvsoc.dram.adrs[5]
.sym 26694 $PACKER_VCC_NET
.sym 26695 rvsoc.eram.adrs[0]
.sym 26696 rvsoc.dram.adrs[3]
.sym 26701 rvsoc.eram.adrs[3]
.sym 26704 rvsoc.dram.adrs[9]
.sym 26707 rvsoc.eram.adrs[6]
.sym 26708 rvsoc.dram.adrs[8]
.sym 26709 rvsoc.eram.adrs[9]
.sym 26711 rvsoc.dram.adrs[5]
.sym 26712 rvsoc.eram.adrs[9]
.sym 26714 rvsoc.eram.adrs[8]
.sym 26718 rvsoc.eram.adrs[8]
.sym 26721 $PACKER_VCC_NET
.sym 26723 $PACKER_VCC_NET
.sym 26724 rvsoc.eram.adrs[6]
.sym 26725 rvsoc.eram.adrs[6]
.sym 26735 rvsoc.eram.adrs[1]
.sym 26736 rvsoc.eram.adrs[6]
.sym 26740 rvsoc.eram.adrs[8]
.sym 26741 rvsoc.eram.adrs[5]
.sym 26743 rvsoc.eram.adrs[2]
.sym 26745 rvsoc.eram.adrs[4]
.sym 26746 $abc$63009$auto$wreduce.cc:452:run$3077[7]
.sym 26748 $PACKER_VCC_NET
.sym 26752 rvsoc.data_wdata[4]
.sym 26755 rvsoc.eram.adrs[3]
.sym 26756 rvsoc.eram.adrs[10]
.sym 26758 rvsoc.eram.adrs[0]
.sym 26762 rvsoc.eram.adrs[7]
.sym 26764 rvsoc.eram.adrs[9]
.sym 26768 rvsoc.cpu0.E_insn_typ[9]
.sym 26771 rvsoc.cpu0.E_insn_typ[7]
.sym 26773 rvsoc.cpu0.E_insn_typ[11]
.sym 26774 $abc$63009$new_n2889_
.sym 26783 rvsoc.eram.adrs[0]
.sym 26784 rvsoc.eram.adrs[1]
.sym 26785 rvsoc.eram.adrs[10]
.sym 26786 rvsoc.eram.adrs[2]
.sym 26787 rvsoc.eram.adrs[3]
.sym 26788 rvsoc.eram.adrs[4]
.sym 26789 rvsoc.eram.adrs[5]
.sym 26790 rvsoc.eram.adrs[6]
.sym 26791 rvsoc.eram.adrs[7]
.sym 26792 rvsoc.eram.adrs[8]
.sym 26793 rvsoc.eram.adrs[9]
.sym 26794 rvsoc.clkn
.sym 26795 $abc$63009$auto$wreduce.cc:452:run$3077[7]
.sym 26799 rvsoc.data_wdata[4]
.sym 26804 $PACKER_VCC_NET
.sym 26805 rvsoc.spi0.rxbfr[1]
.sym 26809 rvsoc.mem_vdata[2][17]
.sym 26810 rvsoc.dram.adrs[13]
.sym 26811 rvsoc.spi0.status[1]
.sym 26812 rvsoc.mem_vdata[1][8]
.sym 26813 $abc$63009$new_ys__n11180_inv_
.sym 26814 $abc$63009$auto$wreduce.cc:452:run$3077[7]
.sym 26818 rvsoc.mem_vdata[2][18]
.sym 26819 rvsoc.mem_vdata[2][6]
.sym 26820 rvsoc.mem_vdata[1][9]
.sym 26821 rvsoc.data_adrs[2]
.sym 26822 rvsoc.eram.adrs[9]
.sym 26823 rvsoc.eram.adrs[9]
.sym 26824 rvsoc.eram.adrs[0]
.sym 26826 rvsoc.mem_vdata[2][4]
.sym 26827 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 26828 rvsoc.data_adrs[2]
.sym 26830 rvsoc.cpu0.D_insn_typ[14]
.sym 26832 rvsoc.data_wdata[15]
.sym 26839 rvsoc.eram.adrs[7]
.sym 26842 rvsoc.data_wdata[1]
.sym 26843 rvsoc.eram.adrs[5]
.sym 26844 rvsoc.eram.adrs[4]
.sym 26846 rvsoc.eram.adrs[3]
.sym 26850 rvsoc.eram.adrs[1]
.sym 26851 rvsoc.eram.adrs[6]
.sym 26853 rvsoc.eram.adrs[9]
.sym 26856 rvsoc.eram.adrs[0]
.sym 26858 rvsoc.eram.adrs[8]
.sym 26861 rvsoc.eram.adrs[10]
.sym 26863 rvsoc.eram.adrs[2]
.sym 26864 $PACKER_VCC_NET
.sym 26866 $PACKER_VCC_NET
.sym 26869 rvsoc.cpu0.E_insn_typ[12]
.sym 26870 rvsoc.cpu0.E_insn_typ[13]
.sym 26871 rvsoc.cpu0.E_insn_typ[14]
.sym 26872 $abc$63009$new_n2888_
.sym 26873 rvsoc.cpu0.E_insn_typ[8]
.sym 26874 rvsoc.cpu0.E_insn_typ[15]
.sym 26875 $abc$63009$new_ys__n2511_inv_
.sym 26876 rvsoc.cpu0.E_insn_typ[10]
.sym 26885 rvsoc.eram.adrs[0]
.sym 26886 rvsoc.eram.adrs[1]
.sym 26887 rvsoc.eram.adrs[10]
.sym 26888 rvsoc.eram.adrs[2]
.sym 26889 rvsoc.eram.adrs[3]
.sym 26890 rvsoc.eram.adrs[4]
.sym 26891 rvsoc.eram.adrs[5]
.sym 26892 rvsoc.eram.adrs[6]
.sym 26893 rvsoc.eram.adrs[7]
.sym 26894 rvsoc.eram.adrs[8]
.sym 26895 rvsoc.eram.adrs[9]
.sym 26896 rvsoc.clkn
.sym 26897 $PACKER_VCC_NET
.sym 26898 $PACKER_VCC_NET
.sym 26900 rvsoc.data_wdata[1]
.sym 26907 rvsoc.mem_rcode[4]
.sym 26908 rvsoc.mem_rcode[5]
.sym 26911 rvsoc.cpu0.D_insn_typ[9]
.sym 26912 rvsoc.mem_vdata[2][31]
.sym 26913 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 26915 rvsoc.dram.adrs[6]
.sym 26917 rvsoc.dram.adrs[13]
.sym 26919 rvsoc.eram.adrs[5]
.sym 26920 rvsoc.dram.adrs[12]
.sym 26921 rvsoc.mem_vdata[1][22]
.sym 26922 rvsoc.cpu0.D_insn_typ[10]
.sym 26923 rvsoc.mem_vdata[2][0]
.sym 26924 rvsoc.eram.adrs[10]
.sym 26927 rvsoc.eram.adrs[10]
.sym 26928 $PACKER_VCC_NET
.sym 26929 rvsoc.eram.adrs[0]
.sym 26930 $PACKER_VCC_NET
.sym 26934 rvsoc.eram.adrs[0]
.sym 26940 rvsoc.eram.adrs[0]
.sym 26943 $PACKER_VCC_NET
.sym 26944 rvsoc.eram.adrs[10]
.sym 26946 rvsoc.data_wdata[0]
.sym 26951 rvsoc.eram.adrs[8]
.sym 26955 rvsoc.eram.adrs[1]
.sym 26957 $abc$63009$auto$wreduce.cc:452:run$3077[7]
.sym 26958 rvsoc.eram.adrs[2]
.sym 26959 rvsoc.eram.adrs[3]
.sym 26961 rvsoc.eram.adrs[7]
.sym 26962 rvsoc.eram.adrs[6]
.sym 26966 rvsoc.eram.adrs[5]
.sym 26968 rvsoc.eram.adrs[9]
.sym 26969 rvsoc.eram.adrs[4]
.sym 26972 $abc$63009$new_ys__n2703_inv_
.sym 26973 $abc$63009$new_n2887_
.sym 26974 rvsoc.cpu0.F_insn_typ[0]
.sym 26975 rvsoc.cpu0.F_insn_typ[4]
.sym 26976 rvsoc.cpu0.F_insn_typ[1]
.sym 26987 rvsoc.eram.adrs[0]
.sym 26988 rvsoc.eram.adrs[1]
.sym 26989 rvsoc.eram.adrs[10]
.sym 26990 rvsoc.eram.adrs[2]
.sym 26991 rvsoc.eram.adrs[3]
.sym 26992 rvsoc.eram.adrs[4]
.sym 26993 rvsoc.eram.adrs[5]
.sym 26994 rvsoc.eram.adrs[6]
.sym 26995 rvsoc.eram.adrs[7]
.sym 26996 rvsoc.eram.adrs[8]
.sym 26997 rvsoc.eram.adrs[9]
.sym 26998 rvsoc.clkn
.sym 26999 $abc$63009$auto$wreduce.cc:452:run$3077[7]
.sym 27003 rvsoc.data_wdata[0]
.sym 27008 $PACKER_VCC_NET
.sym 27009 rvsoc.mem_vdata[1][26]
.sym 27013 rvsoc.code_adrs[3]
.sym 27014 $PACKER_GND_NET
.sym 27015 rvsoc.mem_vdata[2][7]
.sym 27017 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 27018 rvsoc.cpu0.D_insn_typ[12]
.sym 27019 rvsoc.cpu0.D_insn_typ[8]
.sym 27020 $PACKER_GND_NET
.sym 27021 rvsoc.cpu0.D_insn_typ[12]
.sym 27022 rvsoc.mem_vdata[1][30]
.sym 27023 rvsoc.mem_vdata[2][2]
.sym 27025 rvsoc.eram.adrs[3]
.sym 27028 $abc$63009$new_ys__n2269_
.sym 27030 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[1]
.sym 27031 rvsoc.eram.adrs[6]
.sym 27032 $abc$63009$new_ys__n11721_
.sym 27033 rvsoc.data_wst[0]
.sym 27034 rvsoc.eram.adrs[9]
.sym 27035 rvsoc.eram.adrs[10]
.sym 27036 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 27045 rvsoc.eram.adrs[7]
.sym 27048 rvsoc.eram.adrs[6]
.sym 27050 rvsoc.eram.adrs[3]
.sym 27052 rvsoc.eram.adrs[9]
.sym 27053 rvsoc.eram.adrs[8]
.sym 27055 rvsoc.eram.adrs[2]
.sym 27058 rvsoc.data_wdata[7]
.sym 27060 rvsoc.eram.adrs[4]
.sym 27061 $PACKER_VCC_NET
.sym 27063 rvsoc.eram.adrs[5]
.sym 27065 rvsoc.eram.adrs[10]
.sym 27067 rvsoc.eram.adrs[0]
.sym 27068 $PACKER_VCC_NET
.sym 27070 rvsoc.eram.adrs[1]
.sym 27073 $abc$63009$auto$wreduce.cc:452:run$3077[7]
.sym 27074 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 27075 $abc$63009$new_ys__n1872_inv_
.sym 27078 rvsoc.cpu0.D_insn_typ[0]
.sym 27089 rvsoc.eram.adrs[0]
.sym 27090 rvsoc.eram.adrs[1]
.sym 27091 rvsoc.eram.adrs[10]
.sym 27092 rvsoc.eram.adrs[2]
.sym 27093 rvsoc.eram.adrs[3]
.sym 27094 rvsoc.eram.adrs[4]
.sym 27095 rvsoc.eram.adrs[5]
.sym 27096 rvsoc.eram.adrs[6]
.sym 27097 rvsoc.eram.adrs[7]
.sym 27098 rvsoc.eram.adrs[8]
.sym 27099 rvsoc.eram.adrs[9]
.sym 27100 rvsoc.clkn
.sym 27101 $PACKER_VCC_NET
.sym 27102 $PACKER_VCC_NET
.sym 27104 rvsoc.data_wdata[7]
.sym 27111 $abc$63009$new_ys__n2292_inv_
.sym 27112 $abc$63009$new_ys__n11180_inv_
.sym 27115 rvsoc.cpu0.D_insn_typ[7]
.sym 27116 $abc$63009$new_n3088_
.sym 27117 rvsoc.mem_vdata[2][2]
.sym 27118 p41
.sym 27119 $abc$63009$new_ys__n11180_inv_
.sym 27120 rvsoc.mem_vdata[2][23]
.sym 27121 rvsoc.eram.adrs[8]
.sym 27122 $abc$63009$new_ys__n2493_inv_
.sym 27123 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 27124 $abc$63009$new_ys__n2998_inv_
.sym 27125 rvsoc.cpu0.D_insn_typ[8]
.sym 27126 rvsoc.data_wdata[0]
.sym 27127 $PACKER_VCC_NET
.sym 27128 rvsoc.cpu0.F_insn_typ[2]
.sym 27129 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53718
.sym 27130 rvsoc.cpu0.D_insn_typ[0]
.sym 27131 rvsoc.cpu0.F_insn_typ[4]
.sym 27132 rvsoc.eram.adrs[6]
.sym 27133 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53718
.sym 27134 $abc$63009$auto$rtlil.cc:1819:NotGate$62857
.sym 27135 rvsoc.mem_vdata[2][30]
.sym 27136 $PACKER_VCC_NET
.sym 27137 rvsoc.eram.adrs[6]
.sym 27138 rvsoc.resetn
.sym 27143 rvsoc.eram.adrs[1]
.sym 27144 rvsoc.eram.adrs[6]
.sym 27145 $abc$63009$auto$wreduce.cc:452:run$3077[7]
.sym 27147 rvsoc.eram.adrs[3]
.sym 27148 rvsoc.eram.adrs[2]
.sym 27151 rvsoc.eram.adrs[10]
.sym 27153 rvsoc.eram.adrs[4]
.sym 27154 rvsoc.eram.adrs[5]
.sym 27157 rvsoc.data_wdata[6]
.sym 27163 rvsoc.eram.adrs[9]
.sym 27164 rvsoc.eram.adrs[0]
.sym 27166 rvsoc.eram.adrs[8]
.sym 27170 rvsoc.eram.adrs[7]
.sym 27172 $PACKER_VCC_NET
.sym 27175 $abc$63009$new_ys__n2264_
.sym 27176 $abc$63009$new_ys__n2269_
.sym 27177 $abc$63009$techmap$techmap4053\rvsoc.eram.bram_mem.8.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4050_Y
.sym 27178 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[3]
.sym 27179 rvsoc.eram.adrs[9]
.sym 27180 rvsoc.eram.adrs[0]
.sym 27181 rvsoc.uart0.status[8]
.sym 27182 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53718
.sym 27191 rvsoc.eram.adrs[0]
.sym 27192 rvsoc.eram.adrs[1]
.sym 27193 rvsoc.eram.adrs[10]
.sym 27194 rvsoc.eram.adrs[2]
.sym 27195 rvsoc.eram.adrs[3]
.sym 27196 rvsoc.eram.adrs[4]
.sym 27197 rvsoc.eram.adrs[5]
.sym 27198 rvsoc.eram.adrs[6]
.sym 27199 rvsoc.eram.adrs[7]
.sym 27200 rvsoc.eram.adrs[8]
.sym 27201 rvsoc.eram.adrs[9]
.sym 27202 rvsoc.clkn
.sym 27203 $abc$63009$auto$wreduce.cc:452:run$3077[7]
.sym 27207 rvsoc.data_wdata[6]
.sym 27212 $PACKER_VCC_NET
.sym 27214 rvsoc.eram.adrs[6]
.sym 27215 rvsoc.eram.adrs[6]
.sym 27217 rvsoc.cpu0.D_insn_typ[4]
.sym 27218 rvsoc.mem_vdata[2][18]
.sym 27219 rvsoc.resetn
.sym 27220 rvsoc.cpu0.D_insn[8]
.sym 27221 $abc$63009$techmap$techmap4075\rvsoc.eram.bram_mem.15.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4050_Y
.sym 27223 rvsoc.cpu0.D_insn_typ[4]
.sym 27224 $abc$63009$auto$wreduce.cc:452:run$3077[7]
.sym 27225 rvsoc.eram.adrs[2]
.sym 27226 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 27227 $abc$63009$new_ys__n2341_inv_
.sym 27228 $abc$63009$new_ys__n1872_inv_
.sym 27229 $abc$63009$new_ys__n1872_inv_
.sym 27230 rvsoc.eram.adrs[9]
.sym 27231 rvsoc.cpu0.F_insn[30]
.sym 27232 rvsoc.eram.adrs[0]
.sym 27233 rvsoc.mem_vdata[2][21]
.sym 27234 rvsoc.uart0.status[8]
.sym 27235 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 27236 rvsoc.data_adrs[2]
.sym 27237 rvsoc.mem_vdata[2][3]
.sym 27238 rvsoc.eram.adrs[9]
.sym 27239 rvsoc.cpu0.F_insn[31]
.sym 27240 rvsoc.data_adrs[2]
.sym 27245 rvsoc.eram.adrs[7]
.sym 27247 $PACKER_VCC_NET
.sym 27249 rvsoc.eram.adrs[3]
.sym 27252 rvsoc.eram.adrs[4]
.sym 27254 rvsoc.eram.adrs[5]
.sym 27255 rvsoc.eram.adrs[8]
.sym 27258 rvsoc.eram.adrs[1]
.sym 27259 rvsoc.data_wdata[31]
.sym 27264 rvsoc.eram.adrs[2]
.sym 27265 rvsoc.eram.adrs[9]
.sym 27266 rvsoc.eram.adrs[10]
.sym 27268 rvsoc.eram.adrs[0]
.sym 27274 $PACKER_VCC_NET
.sym 27275 rvsoc.eram.adrs[6]
.sym 27277 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[0]
.sym 27278 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[4]
.sym 27279 rvsoc.cpu0.D_insn[29]
.sym 27280 rvsoc.cpu0.D_insn[30]
.sym 27281 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[0]
.sym 27282 rvsoc.cpu0.D_insn[15]
.sym 27283 rvsoc.cpu0.D_insn[27]
.sym 27284 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[3]
.sym 27293 rvsoc.eram.adrs[0]
.sym 27294 rvsoc.eram.adrs[1]
.sym 27295 rvsoc.eram.adrs[10]
.sym 27296 rvsoc.eram.adrs[2]
.sym 27297 rvsoc.eram.adrs[3]
.sym 27298 rvsoc.eram.adrs[4]
.sym 27299 rvsoc.eram.adrs[5]
.sym 27300 rvsoc.eram.adrs[6]
.sym 27301 rvsoc.eram.adrs[7]
.sym 27302 rvsoc.eram.adrs[8]
.sym 27303 rvsoc.eram.adrs[9]
.sym 27304 rvsoc.clkn
.sym 27305 $PACKER_VCC_NET
.sym 27306 $PACKER_VCC_NET
.sym 27308 rvsoc.data_wdata[31]
.sym 27315 rvsoc.eram.adrs[7]
.sym 27316 $abc$63009$new_ys__n2993_inv_
.sym 27317 rvsoc.cpu0.sys_mcause[27]
.sym 27318 rvsoc.eram.adrs[7]
.sym 27319 rvsoc.eram.adrs[1]
.sym 27320 rvsoc.uart0.cfg[8]
.sym 27321 rvsoc.eram.adrs[4]
.sym 27322 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$53677[0]
.sym 27323 $abc$63009$new_n2927_
.sym 27325 rvsoc.eram.adrs[3]
.sym 27326 rvsoc.cpu0.D_insn_typ[8]
.sym 27327 rvsoc.uart0.div[12]
.sym 27328 rvsoc.eram.adrs[4]
.sym 27329 rvsoc.resetn
.sym 27330 rvsoc.eram.adrs[5]
.sym 27331 $abc$63009$techmap$techmap4053\rvsoc.eram.bram_mem.8.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4050_Y
.sym 27332 rvsoc.eram.adrs[10]
.sym 27333 $abc$63009$new_n3311_
.sym 27334 rvsoc.data_wdata[30]
.sym 27335 rvsoc.eram.adrs[9]
.sym 27336 rvsoc.cpu0.sysregs[3][1]
.sym 27337 rvsoc.eram.adrs[0]
.sym 27338 rvsoc.eram.adrs[10]
.sym 27339 $abc$63009$auto$rtlil.cc:1712:And$3922[16]
.sym 27341 $abc$63009$new_ys__n3004_inv_
.sym 27342 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[4]
.sym 27351 rvsoc.eram.adrs[9]
.sym 27352 rvsoc.eram.adrs[0]
.sym 27354 rvsoc.eram.adrs[8]
.sym 27356 rvsoc.eram.adrs[7]
.sym 27357 rvsoc.data_wdata[30]
.sym 27359 rvsoc.eram.adrs[6]
.sym 27361 rvsoc.eram.adrs[10]
.sym 27365 $abc$63009$techmap$techmap4075\rvsoc.eram.bram_mem.15.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4050_Y
.sym 27367 rvsoc.eram.adrs[5]
.sym 27370 rvsoc.eram.adrs[4]
.sym 27372 rvsoc.eram.adrs[3]
.sym 27374 rvsoc.eram.adrs[1]
.sym 27376 $PACKER_VCC_NET
.sym 27377 rvsoc.eram.adrs[2]
.sym 27379 $abc$63009$new_ys__n1913_
.sym 27380 $abc$63009$new_n3402_
.sym 27381 rvsoc.cpu0.sysregs[1][4]
.sym 27382 rvsoc.cpu0.sysregs[1][11]
.sym 27383 $abc$63009$new_ys__n1892_
.sym 27384 $abc$63009$new_ys__n2088_
.sym 27385 rvsoc.cpu0.sysregs[1][3]
.sym 27386 rvsoc.cpu0.sysregs[1][8]
.sym 27395 rvsoc.eram.adrs[0]
.sym 27396 rvsoc.eram.adrs[1]
.sym 27397 rvsoc.eram.adrs[10]
.sym 27398 rvsoc.eram.adrs[2]
.sym 27399 rvsoc.eram.adrs[3]
.sym 27400 rvsoc.eram.adrs[4]
.sym 27401 rvsoc.eram.adrs[5]
.sym 27402 rvsoc.eram.adrs[6]
.sym 27403 rvsoc.eram.adrs[7]
.sym 27404 rvsoc.eram.adrs[8]
.sym 27405 rvsoc.eram.adrs[9]
.sym 27406 rvsoc.clkn
.sym 27407 $abc$63009$techmap$techmap4075\rvsoc.eram.bram_mem.15.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4050_Y
.sym 27411 rvsoc.data_wdata[30]
.sym 27416 $PACKER_VCC_NET
.sym 27418 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[5]
.sym 27421 $abc$63009$auto$simplemap.cc:309:simplemap_lut$30116[0]
.sym 27422 rvsoc.cpu0.D_insn[27]
.sym 27423 rvsoc.data_adrs[3]
.sym 27424 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[4]
.sym 27425 $abc$63009$new_ys__n3769_
.sym 27426 rvsoc.cpu0.D_insn_typ[5]
.sym 27427 rvsoc.cpu0.D_insn[21]
.sym 27428 $abc$63009$new_ys__n3003_inv_
.sym 27429 rvsoc.cpu0.D_insn_typ[14]
.sym 27430 $abc$63009$new_ys__n37_inv_
.sym 27431 rvsoc.code_adrs[11]
.sym 27432 rvsoc.resetn
.sym 27433 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59966
.sym 27434 rvsoc.eram.adrs[6]
.sym 27435 $abc$63009$auto$rtlil.cc:1819:NotGate$62857
.sym 27436 $abc$63009$auto$rtlil.cc:1712:And$3922[25]
.sym 27437 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[0]
.sym 27438 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[0]
.sym 27439 rvsoc.cpu0.sysregs[3][29]
.sym 27440 rvsoc.cpu0.sysregs[1][29]
.sym 27441 $abc$63009$auto$rtlil.cc:1819:NotGate$62857
.sym 27442 $abc$63009$auto$rtlil.cc:1712:And$3922[5]
.sym 27443 rvsoc.eram.adrs[10]
.sym 27444 rvsoc.data_adrs[10]
.sym 27452 rvsoc.eram.adrs[2]
.sym 27453 rvsoc.eram.adrs[7]
.sym 27457 rvsoc.eram.adrs[6]
.sym 27459 rvsoc.eram.adrs[0]
.sym 27461 rvsoc.eram.adrs[8]
.sym 27463 rvsoc.data_wdata[3]
.sym 27464 rvsoc.eram.adrs[3]
.sym 27465 rvsoc.eram.adrs[9]
.sym 27467 $PACKER_VCC_NET
.sym 27469 $PACKER_VCC_NET
.sym 27470 rvsoc.eram.adrs[10]
.sym 27471 rvsoc.eram.adrs[1]
.sym 27472 rvsoc.eram.adrs[4]
.sym 27476 rvsoc.eram.adrs[5]
.sym 27481 rvsoc.cpu0.sysregs[1][18]
.sym 27482 rvsoc.cpu0.sysregs[1][16]
.sym 27483 rvsoc.cpu0.sysregs[1][23]
.sym 27484 rvsoc.cpu0.sysregs[1][19]
.sym 27485 rvsoc.cpu0.sysregs[1][5]
.sym 27486 rvsoc.cpu0.sysregs[1][6]
.sym 27487 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59966
.sym 27488 $abc$63009$auto$rtlil.cc:1819:NotGate$62857
.sym 27497 rvsoc.eram.adrs[0]
.sym 27498 rvsoc.eram.adrs[1]
.sym 27499 rvsoc.eram.adrs[10]
.sym 27500 rvsoc.eram.adrs[2]
.sym 27501 rvsoc.eram.adrs[3]
.sym 27502 rvsoc.eram.adrs[4]
.sym 27503 rvsoc.eram.adrs[5]
.sym 27504 rvsoc.eram.adrs[6]
.sym 27505 rvsoc.eram.adrs[7]
.sym 27506 rvsoc.eram.adrs[8]
.sym 27507 rvsoc.eram.adrs[9]
.sym 27508 rvsoc.clkn
.sym 27509 $PACKER_VCC_NET
.sym 27510 $PACKER_VCC_NET
.sym 27512 rvsoc.data_wdata[3]
.sym 27519 $abc$63009$new_n3503_
.sym 27520 $abc$63009$new_ys__n2088_
.sym 27523 rvsoc.resetn
.sym 27524 rvsoc.cpu0.sysregs[1][3]
.sym 27525 rvsoc.eram.adrs[8]
.sym 27526 rvsoc.cpu0.D_insn_typ[8]
.sym 27527 rvsoc.cpu0.D_insn_typ[1]
.sym 27528 rvsoc.cpu0.sysregs[1][8]
.sym 27529 rvsoc.uart0.div[19]
.sym 27530 rvsoc.cpu0.sysregs[0][10]
.sym 27531 rvsoc.data_wdata[3]
.sym 27532 rvsoc.data_wdata[11]
.sym 27533 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[2]
.sym 27534 rvsoc.cpu0.D_insn[21]
.sym 27535 rvsoc.mem_vdata[2][20]
.sym 27536 rvsoc.cpu0.D_op1[0]
.sym 27537 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59966
.sym 27538 $abc$63009$new_ys__n9815_inv_
.sym 27539 $abc$63009$new_ys__n1892_
.sym 27540 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59966
.sym 27541 $abc$63009$new_n2870_
.sym 27542 $abc$63009$auto$rtlil.cc:1819:NotGate$62857
.sym 27543 $abc$63009$auto$rtlil.cc:1819:NotGate$62857
.sym 27544 rvsoc.cpu0.F_insn_typ[2]
.sym 27545 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53718
.sym 27546 rvsoc.cpu0.D_insn_typ[0]
.sym 27555 rvsoc.eram.adrs[5]
.sym 27559 rvsoc.data_wdata[2]
.sym 27560 rvsoc.eram.adrs[3]
.sym 27561 rvsoc.eram.adrs[4]
.sym 27562 $abc$63009$auto$wreduce.cc:452:run$3077[7]
.sym 27564 rvsoc.eram.adrs[1]
.sym 27565 rvsoc.eram.adrs[2]
.sym 27568 rvsoc.eram.adrs[8]
.sym 27571 $PACKER_VCC_NET
.sym 27572 rvsoc.eram.adrs[6]
.sym 27573 rvsoc.eram.adrs[9]
.sym 27574 rvsoc.eram.adrs[0]
.sym 27578 rvsoc.eram.adrs[7]
.sym 27581 rvsoc.eram.adrs[10]
.sym 27583 rvsoc.cpu0.sysregs[1][27]
.sym 27584 rvsoc.cpu0.sysregs[1][28]
.sym 27585 rvsoc.cpu0.sysregs[1][1]
.sym 27586 rvsoc.cpu0.sysregs[1][29]
.sym 27587 rvsoc.cpu0.sysregs[1][25]
.sym 27588 rvsoc.cpu0.sysregs[1][13]
.sym 27589 rvsoc.cpu0.sysregs[1][31]
.sym 27590 rvsoc.cpu0.sysregs[1][24]
.sym 27599 rvsoc.eram.adrs[0]
.sym 27600 rvsoc.eram.adrs[1]
.sym 27601 rvsoc.eram.adrs[10]
.sym 27602 rvsoc.eram.adrs[2]
.sym 27603 rvsoc.eram.adrs[3]
.sym 27604 rvsoc.eram.adrs[4]
.sym 27605 rvsoc.eram.adrs[5]
.sym 27606 rvsoc.eram.adrs[6]
.sym 27607 rvsoc.eram.adrs[7]
.sym 27608 rvsoc.eram.adrs[8]
.sym 27609 rvsoc.eram.adrs[9]
.sym 27610 rvsoc.clkn
.sym 27611 $abc$63009$auto$wreduce.cc:452:run$3077[7]
.sym 27615 rvsoc.data_wdata[2]
.sym 27620 $PACKER_VCC_NET
.sym 27621 rvsoc.data_wdata[2]
.sym 27622 $abc$63009$new_ys__n12422_inv_
.sym 27625 rvsoc.cpu0.sysregs[3][22]
.sym 27626 $abc$63009$new_n3747_
.sym 27627 rvsoc.cpu0.sysregs[3][11]
.sym 27628 rvsoc.resetn
.sym 27629 rvsoc.cpu0.E_sysidx[1]
.sym 27630 $abc$63009$new_ys__n1997_
.sym 27631 $abc$63009$new_ys__n1962_
.sym 27632 $abc$63009$new_ys__n2204_inv_
.sym 27633 rvsoc.cpu0.sys_mcause[7]
.sym 27634 rvsoc.code_adrs[7]
.sym 27635 rvsoc.cpu0.sysregs[3][18]
.sym 27636 rvsoc.cpu0.sysregs[1][23]
.sym 27637 $abc$63009$new_ys__n1872_inv_
.sym 27638 $abc$63009$auto$rtlil.cc:1712:And$3922[27]
.sym 27639 rvsoc.eram.adrs[9]
.sym 27640 rvsoc.eram.adrs[0]
.sym 27641 rvsoc.cpu0.sysregs[1][5]
.sym 27642 $abc$63009$auto$rtlil.cc:1712:And$3922[15]
.sym 27643 rvsoc.cpu0.sysregs[3][19]
.sym 27644 rvsoc.cpu0.sysregs[1][24]
.sym 27645 rvsoc.mem_vdata[2][21]
.sym 27646 rvsoc.cpu0.sysregs[1][27]
.sym 27647 $abc$63009$auto$rtlil.cc:1819:NotGate$62857
.sym 27648 rvsoc.data_adrs[2]
.sym 27653 rvsoc.eram.adrs[1]
.sym 27655 $PACKER_VCC_NET
.sym 27657 rvsoc.eram.adrs[3]
.sym 27660 rvsoc.eram.adrs[4]
.sym 27661 rvsoc.eram.adrs[6]
.sym 27662 rvsoc.eram.adrs[5]
.sym 27663 rvsoc.eram.adrs[0]
.sym 27664 rvsoc.eram.adrs[9]
.sym 27666 $PACKER_VCC_NET
.sym 27669 rvsoc.eram.adrs[7]
.sym 27672 rvsoc.eram.adrs[10]
.sym 27676 rvsoc.eram.adrs[8]
.sym 27679 rvsoc.eram.adrs[2]
.sym 27683 rvsoc.data_wdata[23]
.sym 27685 rvsoc.cpu0.sysregs[3][13]
.sym 27686 rvsoc.cpu0.sysregs[3][19]
.sym 27687 rvsoc.cpu0.sysregs[3][15]
.sym 27688 rvsoc.cpu0.sysregs[3][24]
.sym 27689 rvsoc.cpu0.sysregs[3][31]
.sym 27690 rvsoc.cpu0.sysregs[3][27]
.sym 27691 rvsoc.cpu0.sysregs[3][1]
.sym 27692 rvsoc.cpu0.sysregs[3][29]
.sym 27701 rvsoc.eram.adrs[0]
.sym 27702 rvsoc.eram.adrs[1]
.sym 27703 rvsoc.eram.adrs[10]
.sym 27704 rvsoc.eram.adrs[2]
.sym 27705 rvsoc.eram.adrs[3]
.sym 27706 rvsoc.eram.adrs[4]
.sym 27707 rvsoc.eram.adrs[5]
.sym 27708 rvsoc.eram.adrs[6]
.sym 27709 rvsoc.eram.adrs[7]
.sym 27710 rvsoc.eram.adrs[8]
.sym 27711 rvsoc.eram.adrs[9]
.sym 27712 rvsoc.clkn
.sym 27713 $PACKER_VCC_NET
.sym 27714 $PACKER_VCC_NET
.sym 27716 rvsoc.data_wdata[23]
.sym 27723 $abc$63009$new_n3455_
.sym 27724 $abc$63009$new_ys__n1793_
.sym 27726 p41
.sym 27727 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$60398
.sym 27728 rvsoc.uart0.rx_bitcnt[3]
.sym 27729 $abc$63009$new_ys__n2296_
.sym 27730 rvsoc.cpu0.sysregs[1][30]
.sym 27731 rvsoc.cpu0.sysregs[1][22]
.sym 27732 rvsoc.data_wdata[22]
.sym 27733 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[4]
.sym 27734 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 27735 $abc$63009$auto$rtlil.cc:1712:And$3922[28]
.sym 27736 rvsoc.uart0.rx_bitcnt[2]
.sym 27737 rvsoc.resetn
.sym 27738 rvsoc.data_wdata[2]
.sym 27739 rvsoc.cpu0.sysregs[1][1]
.sym 27740 $abc$63009$new_n3311_
.sym 27741 $abc$63009$techmap$techmap4053\rvsoc.eram.bram_mem.8.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4050_Y
.sym 27742 rvsoc.cpu0.sysregs[3][27]
.sym 27743 rvsoc.eram.adrs[9]
.sym 27744 rvsoc.cpu0.sysregs[3][1]
.sym 27745 $abc$63009$techmap$techmap4053\rvsoc.eram.bram_mem.8.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4050_Y
.sym 27746 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[4]
.sym 27747 $abc$63009$techmap$techmap4053\rvsoc.eram.bram_mem.8.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4050_Y
.sym 27748 rvsoc.cpu0.sysregs[3][13]
.sym 27749 rvsoc.eram.adrs[10]
.sym 27750 rvsoc.eram.adrs[0]
.sym 27756 rvsoc.eram.adrs[8]
.sym 27757 $abc$63009$techmap$techmap4053\rvsoc.eram.bram_mem.8.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4050_Y
.sym 27763 rvsoc.data_wdata[22]
.sym 27768 $PACKER_VCC_NET
.sym 27774 rvsoc.eram.adrs[10]
.sym 27775 rvsoc.eram.adrs[1]
.sym 27776 rvsoc.eram.adrs[6]
.sym 27777 rvsoc.eram.adrs[9]
.sym 27778 rvsoc.eram.adrs[0]
.sym 27780 rvsoc.eram.adrs[3]
.sym 27781 rvsoc.eram.adrs[2]
.sym 27782 rvsoc.eram.adrs[5]
.sym 27783 rvsoc.eram.adrs[4]
.sym 27786 rvsoc.eram.adrs[7]
.sym 27787 $abc$63009$new_ys__n12427_inv_
.sym 27788 rvsoc.cpu0.E_next_pc[7]
.sym 27789 rvsoc.cpu0.E_actv_pc[13]
.sym 27790 rvsoc.cpu0.E_next_pc[13]
.sym 27791 $abc$63009$new_ys__n2095_
.sym 27792 $abc$63009$new_ys__n2081_
.sym 27793 $abc$63009$new_ys__n1990_
.sym 27794 $abc$63009$new_n3451_
.sym 27803 rvsoc.eram.adrs[0]
.sym 27804 rvsoc.eram.adrs[1]
.sym 27805 rvsoc.eram.adrs[10]
.sym 27806 rvsoc.eram.adrs[2]
.sym 27807 rvsoc.eram.adrs[3]
.sym 27808 rvsoc.eram.adrs[4]
.sym 27809 rvsoc.eram.adrs[5]
.sym 27810 rvsoc.eram.adrs[6]
.sym 27811 rvsoc.eram.adrs[7]
.sym 27812 rvsoc.eram.adrs[8]
.sym 27813 rvsoc.eram.adrs[9]
.sym 27814 rvsoc.clkn
.sym 27815 $abc$63009$techmap$techmap4053\rvsoc.eram.bram_mem.8.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4050_Y
.sym 27819 rvsoc.data_wdata[22]
.sym 27824 $PACKER_VCC_NET
.sym 27825 $abc$63009$new_ys__n12431_inv_
.sym 27826 $abc$63009$new_ys__n1948_
.sym 27829 rvsoc.data_wdata[22]
.sym 27830 $abc$63009$auto$rtlil.cc:1712:And$3922[19]
.sym 27831 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[1]
.sym 27832 rvsoc.cpu0.sysregs[1][0]
.sym 27833 $PACKER_GND_NET
.sym 27834 $abc$63009$new_ys__n2011_
.sym 27835 $abc$63009$new_ys__n1829_
.sym 27837 rvsoc.data_wdata[22]
.sym 27838 rvsoc.cpu0.sysregs[3][19]
.sym 27839 rvsoc.mem_vdata[2][22]
.sym 27840 rvsoc.cpu0.sysregs[3][15]
.sym 27841 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[13]
.sym 27842 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[8]
.sym 27843 rvsoc.cpu0.sysregs[3][24]
.sym 27844 rvsoc.cpu0.D_actv_pc[28]
.sym 27845 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[0]
.sym 27846 $abc$63009$auto$rtlil.cc:1712:And$3922[29]
.sym 27847 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[0]
.sym 27848 rvsoc.cpu0.D_insn[21]
.sym 27849 $abc$63009$auto$rtlil.cc:1712:And$3922[24]
.sym 27850 rvsoc.cpu0.sysregs[3][28]
.sym 27851 rvsoc.cpu0.sysregs[3][29]
.sym 27852 rvsoc.cpu0.E_next_pc[7]
.sym 27864 rvsoc.eram.adrs[2]
.sym 27867 rvsoc.eram.adrs[0]
.sym 27868 rvsoc.eram.adrs[9]
.sym 27869 rvsoc.eram.adrs[8]
.sym 27874 rvsoc.eram.adrs[4]
.sym 27877 rvsoc.eram.adrs[7]
.sym 27879 rvsoc.eram.adrs[5]
.sym 27882 rvsoc.eram.adrs[1]
.sym 27883 rvsoc.eram.adrs[6]
.sym 27884 $PACKER_VCC_NET
.sym 27885 rvsoc.data_wdata[21]
.sym 27886 $PACKER_VCC_NET
.sym 27887 rvsoc.eram.adrs[10]
.sym 27888 rvsoc.eram.adrs[3]
.sym 27889 $abc$63009$new_ys__n6104_
.sym 27890 rvsoc.cpu0.E_actv_pc[30]
.sym 27891 $abc$63009$new_ys__n6065_
.sym 27892 rvsoc.cpu0.E_actv_pc[28]
.sym 27893 $abc$63009$new_ys__n1976_
.sym 27894 $abc$63009$new_ys__n2074_
.sym 27895 $abc$63009$new_n3515_
.sym 27896 $abc$63009$new_ys__n6026_
.sym 27905 rvsoc.eram.adrs[0]
.sym 27906 rvsoc.eram.adrs[1]
.sym 27907 rvsoc.eram.adrs[10]
.sym 27908 rvsoc.eram.adrs[2]
.sym 27909 rvsoc.eram.adrs[3]
.sym 27910 rvsoc.eram.adrs[4]
.sym 27911 rvsoc.eram.adrs[5]
.sym 27912 rvsoc.eram.adrs[6]
.sym 27913 rvsoc.eram.adrs[7]
.sym 27914 rvsoc.eram.adrs[8]
.sym 27915 rvsoc.eram.adrs[9]
.sym 27916 rvsoc.clkn
.sym 27917 $PACKER_VCC_NET
.sym 27918 $PACKER_VCC_NET
.sym 27920 rvsoc.data_wdata[21]
.sym 27927 $abc$63009$new_ys__n1983_
.sym 27931 $abc$63009$new_n3888_
.sym 27932 $abc$63009$new_ys__n1934_
.sym 27933 rvsoc.data_wdata[3]
.sym 27934 $abc$63009$new_n4673_
.sym 27935 rvsoc.cpu0.D_insn_typ[8]
.sym 27936 rvsoc.cpu0.D_actv_pc[31]
.sym 27937 rvsoc.data_wdata[8]
.sym 27938 rvsoc.cpu0.sysregs[1][7]
.sym 27939 $abc$63009$new_n4466_
.sym 27940 rvsoc.data_wdata[22]
.sym 27941 rvsoc.cpu0.D_insn_typ[1]
.sym 27942 rvsoc.data_wdata[10]
.sym 27943 rvsoc.mem_vdata[2][20]
.sym 27944 rvsoc.cpu0.D_sysidx[0]
.sym 27945 rvsoc.cpu0.sysregs[0][1]
.sym 27946 rvsoc.cpu0.sysregs[3][31]
.sym 27947 rvsoc.data_wdata[15]
.sym 27948 rvsoc.cpu0.D_op1[0]
.sym 27949 rvsoc.cpu0.D_actv_pc[30]
.sym 27950 $PACKER_VCC_NET
.sym 27951 rvsoc.cpu0.D_next_pc[13]
.sym 27952 rvsoc.cpu0.E_next_pc[30]
.sym 27953 rvsoc.cpu0.D_insn[18]
.sym 27954 rvsoc.cpu0.D_insn_typ[0]
.sym 27962 rvsoc.data_wdata[20]
.sym 27963 rvsoc.eram.adrs[1]
.sym 27965 rvsoc.eram.adrs[5]
.sym 27966 rvsoc.eram.adrs[10]
.sym 27968 rvsoc.eram.adrs[3]
.sym 27969 rvsoc.eram.adrs[2]
.sym 27970 $abc$63009$techmap$techmap4053\rvsoc.eram.bram_mem.8.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4050_Y
.sym 27971 rvsoc.eram.adrs[4]
.sym 27972 rvsoc.eram.adrs[9]
.sym 27976 rvsoc.eram.adrs[6]
.sym 27982 rvsoc.eram.adrs[0]
.sym 27985 rvsoc.eram.adrs[8]
.sym 27986 rvsoc.eram.adrs[7]
.sym 27988 $PACKER_VCC_NET
.sym 27991 rvsoc.data_wdata[15]
.sym 27992 $abc$63009$new_ys__n4291_
.sym 27993 $abc$63009$new_ys__n2018_
.sym 27994 $abc$63009$new_ys__n2102_
.sym 27996 $abc$63009$new_ys__n6100_inv_
.sym 27997 $abc$63009$new_ys__n6115_inv_
.sym 27998 $abc$63009$new_ys__n2053_
.sym 28007 rvsoc.eram.adrs[0]
.sym 28008 rvsoc.eram.adrs[1]
.sym 28009 rvsoc.eram.adrs[10]
.sym 28010 rvsoc.eram.adrs[2]
.sym 28011 rvsoc.eram.adrs[3]
.sym 28012 rvsoc.eram.adrs[4]
.sym 28013 rvsoc.eram.adrs[5]
.sym 28014 rvsoc.eram.adrs[6]
.sym 28015 rvsoc.eram.adrs[7]
.sym 28016 rvsoc.eram.adrs[8]
.sym 28017 rvsoc.eram.adrs[9]
.sym 28018 rvsoc.clkn
.sym 28019 $abc$63009$techmap$techmap4053\rvsoc.eram.bram_mem.8.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4050_Y
.sym 28023 rvsoc.data_wdata[20]
.sym 28028 $PACKER_VCC_NET
.sym 28030 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[5]
.sym 28033 $abc$63009$new_ys__n6086_
.sym 28034 rvsoc.cpu0.sysregs[0][27]
.sym 28035 $abc$63009$new_n4871_
.sym 28036 rvsoc.data_wdata[18]
.sym 28037 rvsoc.cpu0.D_insn[18]
.sym 28038 rvsoc.data_wdata[20]
.sym 28039 $abc$63009$new_n3748_
.sym 28040 $abc$63009$new_n4399_
.sym 28041 rvsoc.cpu0.D_actv_pc[12]
.sym 28042 rvsoc.uart0.div[9]
.sym 28043 rvsoc.cpu0.D_sysidx[1]
.sym 28044 $abc$63009$new_ys__n6065_
.sym 28045 $abc$63009$new_ys__n1872_inv_
.sym 28046 $abc$63009$new_ys__n5411_inv_
.sym 28047 rvsoc.cpu0.sysregs[3][19]
.sym 28048 $abc$63009$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 28049 $PACKER_VCC_NET
.sym 28050 $abc$63009$new_ys__n1872_inv_
.sym 28051 rvsoc.cpu0.sysregs[2][31]
.sym 28052 rvsoc.cpu0.sysregs[1][24]
.sym 28053 rvsoc.cpu0.D_op1[4]
.sym 28054 rvsoc.cpu0.D_insn_typ[4]
.sym 28055 rvsoc.cpu0.D_insn_typ[4]
.sym 28056 rvsoc.data_adrs[2]
.sym 28062 rvsoc.eram.adrs[4]
.sym 28065 rvsoc.eram.adrs[3]
.sym 28070 rvsoc.eram.adrs[1]
.sym 28072 rvsoc.eram.adrs[5]
.sym 28073 rvsoc.data_wdata[17]
.sym 28074 $PACKER_VCC_NET
.sym 28077 rvsoc.eram.adrs[7]
.sym 28078 rvsoc.eram.adrs[2]
.sym 28081 rvsoc.eram.adrs[9]
.sym 28082 rvsoc.eram.adrs[0]
.sym 28084 rvsoc.eram.adrs[10]
.sym 28088 $PACKER_VCC_NET
.sym 28089 rvsoc.eram.adrs[8]
.sym 28091 rvsoc.eram.adrs[6]
.sym 28093 rvsoc.data_adrs[3]
.sym 28094 $abc$63009$new_n3244_
.sym 28095 $abc$63009$new_ys__n1597_
.sym 28096 $abc$63009$new_n3236_
.sym 28098 $abc$63009$new_n5911_
.sym 28099 $abc$63009$new_n5896_
.sym 28100 rvsoc.data_adrs[7]
.sym 28109 rvsoc.eram.adrs[0]
.sym 28110 rvsoc.eram.adrs[1]
.sym 28111 rvsoc.eram.adrs[10]
.sym 28112 rvsoc.eram.adrs[2]
.sym 28113 rvsoc.eram.adrs[3]
.sym 28114 rvsoc.eram.adrs[4]
.sym 28115 rvsoc.eram.adrs[5]
.sym 28116 rvsoc.eram.adrs[6]
.sym 28117 rvsoc.eram.adrs[7]
.sym 28118 rvsoc.eram.adrs[8]
.sym 28119 rvsoc.eram.adrs[9]
.sym 28120 rvsoc.clkn
.sym 28121 $PACKER_VCC_NET
.sym 28122 $PACKER_VCC_NET
.sym 28124 rvsoc.data_wdata[17]
.sym 28131 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[22]
.sym 28132 rvsoc.cpu0.D_op1[9]
.sym 28133 rvsoc.cpu0.D_op1[9]
.sym 28134 rvsoc.cpu0.D_op2[30]
.sym 28135 $abc$63009$new_ys__n562_
.sym 28136 rvsoc.cpu0.D_actv_pc[12]
.sym 28138 rvsoc.code_adrs[31]
.sym 28139 rvsoc.cpu0.D_insn_typ[4]
.sym 28140 rvsoc.cpu0.D_sysidx[0]
.sym 28142 rvsoc.uart0.div[12]
.sym 28143 $abc$63009$new_ys__n2779_inv_
.sym 28144 $abc$63009$new_ys__n4291_
.sym 28145 rvsoc.resetn
.sym 28146 $abc$63009$new_ys__n2018_
.sym 28147 rvsoc.eram.adrs[9]
.sym 28148 rvsoc.eram.adrs[0]
.sym 28149 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 28150 rvsoc.eram.adrs[10]
.sym 28151 rvsoc.eram.adrs[2]
.sym 28152 rvsoc.cpu0.D_insn_typ[5]
.sym 28153 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[1]
.sym 28154 rvsoc.eram.adrs[0]
.sym 28155 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[4]
.sym 28156 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[7]
.sym 28157 rvsoc.cpu0.D_op1[5]
.sym 28158 $abc$63009$techmap$techmap4053\rvsoc.eram.bram_mem.8.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4050_Y
.sym 28164 rvsoc.eram.adrs[8]
.sym 28172 rvsoc.eram.adrs[9]
.sym 28173 rvsoc.eram.adrs[10]
.sym 28177 rvsoc.eram.adrs[0]
.sym 28179 rvsoc.eram.adrs[1]
.sym 28181 $abc$63009$techmap$techmap4053\rvsoc.eram.bram_mem.8.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4050_Y
.sym 28184 rvsoc.eram.adrs[6]
.sym 28185 rvsoc.eram.adrs[3]
.sym 28186 rvsoc.data_wdata[16]
.sym 28189 rvsoc.eram.adrs[2]
.sym 28190 rvsoc.eram.adrs[5]
.sym 28191 rvsoc.eram.adrs[4]
.sym 28192 $PACKER_VCC_NET
.sym 28194 rvsoc.eram.adrs[7]
.sym 28195 $abc$63009$new_n3250_
.sym 28196 $abc$63009$new_ys__n1582_
.sym 28198 rvsoc.data_adrs[5]
.sym 28199 rvsoc.data_adrs[10]
.sym 28200 rvsoc.data_adrs[2]
.sym 28201 $abc$63009$new_n3240_
.sym 28202 $abc$63009$new_n3234_
.sym 28211 rvsoc.eram.adrs[0]
.sym 28212 rvsoc.eram.adrs[1]
.sym 28213 rvsoc.eram.adrs[10]
.sym 28214 rvsoc.eram.adrs[2]
.sym 28215 rvsoc.eram.adrs[3]
.sym 28216 rvsoc.eram.adrs[4]
.sym 28217 rvsoc.eram.adrs[5]
.sym 28218 rvsoc.eram.adrs[6]
.sym 28219 rvsoc.eram.adrs[7]
.sym 28220 rvsoc.eram.adrs[8]
.sym 28221 rvsoc.eram.adrs[9]
.sym 28222 rvsoc.clkn
.sym 28223 $abc$63009$techmap$techmap4053\rvsoc.eram.bram_mem.8.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4050_Y
.sym 28227 rvsoc.data_wdata[16]
.sym 28232 $PACKER_VCC_NET
.sym 28233 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[6]
.sym 28235 rvsoc.cpu0.D_op2[0]
.sym 28237 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[4]
.sym 28238 rvsoc.data_wdata[28]
.sym 28239 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[1]
.sym 28240 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[20]
.sym 28241 rvsoc.cpu0.D_op2[19]
.sym 28242 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[18]
.sym 28243 rvsoc.cpu0.D_op2[7]
.sym 28244 rvsoc.data_adrs[3]
.sym 28245 rvsoc.cpu0.D_op2[3]
.sym 28246 $PACKER_VCC_NET
.sym 28247 rvsoc.cpu0.D_insn[24]
.sym 28248 $abc$63009$new_n4608_
.sym 28249 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[3]
.sym 28250 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[8]
.sym 28251 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[0]
.sym 28252 rvsoc.cpu0.D_op3[8]
.sym 28253 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[10]
.sym 28254 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[10]
.sym 28255 rvsoc.cpu0.D_op1[2]
.sym 28257 rvsoc.cpu0.D_op1[9]
.sym 28258 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[0]
.sym 28259 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[3]
.sym 28260 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[13]
.sym 28269 rvsoc.eram.adrs[7]
.sym 28272 rvsoc.eram.adrs[8]
.sym 28275 rvsoc.data_wdata[19]
.sym 28278 $PACKER_VCC_NET
.sym 28282 rvsoc.eram.adrs[4]
.sym 28283 $PACKER_VCC_NET
.sym 28285 rvsoc.eram.adrs[9]
.sym 28286 rvsoc.eram.adrs[0]
.sym 28287 rvsoc.eram.adrs[5]
.sym 28288 rvsoc.eram.adrs[10]
.sym 28289 rvsoc.eram.adrs[2]
.sym 28291 rvsoc.eram.adrs[6]
.sym 28292 rvsoc.eram.adrs[3]
.sym 28294 rvsoc.eram.adrs[1]
.sym 28298 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[1]
.sym 28299 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[2]
.sym 28300 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[3]
.sym 28301 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[4]
.sym 28302 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[5]
.sym 28303 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[6]
.sym 28304 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[7]
.sym 28313 rvsoc.eram.adrs[0]
.sym 28314 rvsoc.eram.adrs[1]
.sym 28315 rvsoc.eram.adrs[10]
.sym 28316 rvsoc.eram.adrs[2]
.sym 28317 rvsoc.eram.adrs[3]
.sym 28318 rvsoc.eram.adrs[4]
.sym 28319 rvsoc.eram.adrs[5]
.sym 28320 rvsoc.eram.adrs[6]
.sym 28321 rvsoc.eram.adrs[7]
.sym 28322 rvsoc.eram.adrs[8]
.sym 28323 rvsoc.eram.adrs[9]
.sym 28324 rvsoc.clkn
.sym 28325 $PACKER_VCC_NET
.sym 28326 $PACKER_VCC_NET
.sym 28328 rvsoc.data_wdata[19]
.sym 28335 rvsoc.mem_vdata[2][19]
.sym 28336 rvsoc.cpu0.D_actv_pc[7]
.sym 28339 rvsoc.cpu0.D_op1[8]
.sym 28340 rvsoc.cpu0.D_op2[24]
.sym 28341 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[10]
.sym 28342 rvsoc.cpu0.F_insn[21]
.sym 28343 rvsoc.uart0.div[30]
.sym 28344 rvsoc.data_wdata[29]
.sym 28345 rvsoc.cpu0.D_op1[10]
.sym 28346 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 28347 rvsoc.cpu0.F_actv_pc[27]
.sym 28348 rvsoc.cpu0.D_op1[13]
.sym 28349 $abc$63009$new_ys__n1532_
.sym 28350 rvsoc.uart0.rx_divcnt[9]
.sym 28351 rvsoc.cpu0.D_op1[14]
.sym 28353 rvsoc.cpu0.D_op3[7]
.sym 28355 rvsoc.cpu0.D_op3[6]
.sym 28356 rvsoc.cpu0.D_op1[0]
.sym 28357 rvsoc.cpu0.D_op2[4]
.sym 28358 rvsoc.cpu0.D_insn_typ[0]
.sym 28359 rvsoc.cpu0.D_op1[5]
.sym 28360 rvsoc.data_wdata[16]
.sym 28361 rvsoc.cpu0.D_op3[14]
.sym 28367 rvsoc.eram.adrs[1]
.sym 28372 rvsoc.data_wdata[18]
.sym 28373 rvsoc.eram.adrs[3]
.sym 28376 rvsoc.eram.adrs[9]
.sym 28377 rvsoc.eram.adrs[2]
.sym 28378 rvsoc.eram.adrs[5]
.sym 28379 rvsoc.eram.adrs[4]
.sym 28381 rvsoc.eram.adrs[0]
.sym 28384 rvsoc.eram.adrs[6]
.sym 28385 $abc$63009$techmap$techmap4053\rvsoc.eram.bram_mem.8.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4050_Y
.sym 28388 rvsoc.eram.adrs[8]
.sym 28393 rvsoc.eram.adrs[10]
.sym 28394 rvsoc.eram.adrs[7]
.sym 28396 $PACKER_VCC_NET
.sym 28399 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[8]
.sym 28400 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[9]
.sym 28401 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[10]
.sym 28402 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[11]
.sym 28403 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[12]
.sym 28404 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[13]
.sym 28405 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[14]
.sym 28406 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[15]
.sym 28415 rvsoc.eram.adrs[0]
.sym 28416 rvsoc.eram.adrs[1]
.sym 28417 rvsoc.eram.adrs[10]
.sym 28418 rvsoc.eram.adrs[2]
.sym 28419 rvsoc.eram.adrs[3]
.sym 28420 rvsoc.eram.adrs[4]
.sym 28421 rvsoc.eram.adrs[5]
.sym 28422 rvsoc.eram.adrs[6]
.sym 28423 rvsoc.eram.adrs[7]
.sym 28424 rvsoc.eram.adrs[8]
.sym 28425 rvsoc.eram.adrs[9]
.sym 28426 rvsoc.clkn
.sym 28427 $abc$63009$techmap$techmap4053\rvsoc.eram.bram_mem.8.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4050_Y
.sym 28431 rvsoc.data_wdata[18]
.sym 28436 $PACKER_VCC_NET
.sym 28437 rvsoc.cpu0.D_actv_pc[28]
.sym 28441 rvsoc.code_adrs[19]
.sym 28442 rvsoc.cpu0.D_insn_typ[4]
.sym 28443 rvsoc.cpu0.E_op1[13]
.sym 28444 rvsoc.data_wdata[0]
.sym 28445 rvsoc.cpu0.D_insn_typ[10]
.sym 28446 $abc$63009$new_n3264_
.sym 28447 rvsoc.cpu0.D_op1[1]
.sym 28448 rvsoc.data_wdata[18]
.sym 28449 rvsoc.cpu0.D_op1[7]
.sym 28450 rvsoc.resetn
.sym 28451 $abc$63009$new_ys__n2826_
.sym 28452 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 28453 rvsoc.cpu0.D_op1[4]
.sym 28454 $abc$63009$new_ys__n5411_inv_
.sym 28456 rvsoc.cpu0.D_op1[17]
.sym 28457 $PACKER_VCC_NET
.sym 28458 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[14]
.sym 28459 $PACKER_VCC_NET
.sym 28460 rvsoc.cpu0.E_rd[2]
.sym 28461 rvsoc.cpu0.D_op3[22]
.sym 28462 $PACKER_VCC_NET
.sym 28463 rvsoc.cpu0.E_op1[16]
.sym 28501 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[16]
.sym 28502 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[17]
.sym 28503 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[18]
.sym 28504 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[19]
.sym 28505 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[20]
.sym 28506 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[21]
.sym 28507 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[22]
.sym 28508 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[23]
.sym 28540 rvsoc.cpu0.sys_mcause[27]
.sym 28543 rvsoc.data_wdata[2]
.sym 28544 rvsoc.cpu0.F_insn[22]
.sym 28545 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[9]
.sym 28546 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 28547 rvsoc.uart0.rx_divcnt[21]
.sym 28548 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[15]
.sym 28549 rvsoc.data_wdata[0]
.sym 28550 rvsoc.cpu0.D_op3[12]
.sym 28551 rvsoc.cpu0.D_op2[5]
.sym 28552 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[9]
.sym 28553 rvsoc.cpu0.E_op1[21]
.sym 28554 rvsoc.data_adrs[20]
.sym 28555 rvsoc.cpu0.D_op1[16]
.sym 28556 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[11]
.sym 28557 rvsoc.cpu0.D_op1[5]
.sym 28558 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[21]
.sym 28559 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[4]
.sym 28560 rvsoc.cpu0.D_op3[11]
.sym 28561 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[1]
.sym 28562 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[23]
.sym 28564 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[16]
.sym 28565 rvsoc.cpu0.D_op1[11]
.sym 28566 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[17]
.sym 28603 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[24]
.sym 28604 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[25]
.sym 28605 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[26]
.sym 28606 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[27]
.sym 28607 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[28]
.sym 28608 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[29]
.sym 28609 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[30]
.sym 28610 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[31]
.sym 28641 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[1]
.sym 28642 rvsoc.cpu0.D_op1[23]
.sym 28645 rvsoc.cpu0.D_actv_pc[19]
.sym 28646 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[22]
.sym 28647 $abc$63009$new_ys__n2827_
.sym 28648 rvsoc.cpu0.D_op1[19]
.sym 28649 rvsoc.cpu0.D_op3[17]
.sym 28650 rvsoc.uart0.txbfr[3]
.sym 28651 rvsoc.cpu0.D_op3[18]
.sym 28652 rvsoc.data_wdata[1]
.sym 28653 rvsoc.uart0.txbfr[2]
.sym 28654 rvsoc.cpu0.D_op1[18]
.sym 28655 rvsoc.cpu0.D_op1[20]
.sym 28656 rvsoc.cpu0.F_insn[24]
.sym 28657 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[3]
.sym 28658 rvsoc.cpu0.D_op1[21]
.sym 28660 rvsoc.cpu0.D_op3[8]
.sym 28661 $abc$63009$auto$rtlil.cc:1819:NotGate$62435
.sym 28662 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[2]
.sym 28663 $abc$63009$new_ys__n3252_inv_
.sym 28664 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[0]
.sym 28665 rvsoc.cpu0.D_op1[9]
.sym 28666 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[24]
.sym 28667 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[0]
.sym 28668 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[25]
.sym 28705 rvsoc.uart0.rx_divcnt[23]
.sym 28706 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[6]
.sym 28707 rvsoc.uart0.rx_divcnt[25]
.sym 28708 rvsoc.uart0.rx_divcnt[19]
.sym 28709 rvsoc.uart0.rx_divcnt[22]
.sym 28710 $abc$63009$new_ys__n1164_
.sym 28711 rvsoc.uart0.rx_divcnt[20]
.sym 28712 $abc$63009$new_n3635_
.sym 28743 rvsoc.cpu0.E_add12[5]
.sym 28745 rvsoc.cpu0.cpu_rs2[6]
.sym 28747 $abc$63009$new_n3943_
.sym 28748 rvsoc.cpu0.D_op1[27]
.sym 28749 rvsoc.cpu0.D_op1[26]
.sym 28751 rvsoc.cpu0.D_op1[8]
.sym 28752 rvsoc.data_wdata[29]
.sym 28753 rvsoc.uart0.rx_divcnt[9]
.sym 28755 rvsoc.cpu0.D_op1[13]
.sym 28756 rvsoc.cpu0.D_op1[30]
.sym 28757 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[9]
.sym 28758 rvsoc.cpu0.D_op1[8]
.sym 28759 rvsoc.cpu0.D_op1[14]
.sym 28760 $abc$63009$new_n3640_
.sym 28761 rvsoc.cpu0.D_op3[25]
.sym 28762 rvsoc.cpu0.D_op3[24]
.sym 28763 rvsoc.cpu0.D_op3[6]
.sym 28764 rvsoc.cpu0.D_op1[0]
.sym 28765 $abc$63009$new_ys__n3248_inv_
.sym 28766 rvsoc.cpu0.D_op1[5]
.sym 28767 rvsoc.data_wdata[11]
.sym 28768 rvsoc.cpu0.D_op3[14]
.sym 28769 rvsoc.cpu0.D_op3[28]
.sym 28807 rvsoc.cpu0.D_op3[6]
.sym 28808 rvsoc.cpu0.D_op3[8]
.sym 28809 rvsoc.cpu0.D_op3[11]
.sym 28810 rvsoc.cpu0.D_op3[28]
.sym 28811 rvsoc.cpu0.D_op3[4]
.sym 28812 rvsoc.cpu0.D_op3[9]
.sym 28813 $abc$63009$new_n3620_
.sym 28814 rvsoc.cpu0.D_op3[25]
.sym 28845 rvsoc.cpu0.E_add12[10]
.sym 28846 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[23]
.sym 28849 rvsoc.cpu0.add_op12[6]
.sym 28850 rvsoc.uart0.rx_divcnt[20]
.sym 28851 $abc$63009$new_ys__n1131_
.sym 28852 rvsoc.data_wdata[31]
.sym 28853 rvsoc.uart0.rx_divcnt[15]
.sym 28854 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[19]
.sym 28855 rvsoc.uart0.rx_divcnt[10]
.sym 28856 rvsoc.uart0.rx_divcnt[23]
.sym 28857 rvsoc.cpu0.add_op12[21]
.sym 28858 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[21]
.sym 28859 rvsoc.cpu0.E_op1[12]
.sym 28860 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[22]
.sym 28861 $abc$63009$new_n5212_
.sym 28862 $abc$63009$new_ys__n5411_inv_
.sym 28863 rvsoc.cpu0.D_op1[3]
.sym 28864 $abc$63009$new_n5041_
.sym 28865 $PACKER_VCC_NET
.sym 28866 rvsoc.cpu0.cpu_rs2[7]
.sym 28867 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[8]
.sym 28868 rvsoc.cpu0.E_rd[2]
.sym 28869 rvsoc.cpu0.cpu_rs2[15]
.sym 28870 $abc$63009$new_ys__n10315_
.sym 28871 rvsoc.cpu0.D_op1[17]
.sym 28872 rvsoc.cpu0.D_op1[4]
.sym 28878 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[13]
.sym 28879 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[1]
.sym 28881 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[3]
.sym 28887 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[4]
.sym 28888 $PACKER_VCC_NET
.sym 28889 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[2]
.sym 28890 $PACKER_VCC_NET
.sym 28891 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[0]
.sym 28892 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[8]
.sym 28894 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[9]
.sym 28895 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[12]
.sym 28898 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[11]
.sym 28904 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 28905 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[15]
.sym 28906 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[14]
.sym 28907 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 28908 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[10]
.sym 28909 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[5]
.sym 28910 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[0]
.sym 28911 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[12]
.sym 28912 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[2]
.sym 28913 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[15]
.sym 28914 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[3]
.sym 28915 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[2]
.sym 28916 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[10]
.sym 28917 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 28918 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 28919 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 28920 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 28921 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 28922 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 28923 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 28924 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 28925 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[0]
.sym 28926 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[1]
.sym 28928 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[2]
.sym 28929 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[3]
.sym 28930 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[4]
.sym 28936 rvsoc.clka
.sym 28937 $PACKER_VCC_NET
.sym 28938 $PACKER_VCC_NET
.sym 28939 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[10]
.sym 28940 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[11]
.sym 28941 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[12]
.sym 28942 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[13]
.sym 28943 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[14]
.sym 28944 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[15]
.sym 28945 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[8]
.sym 28946 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[9]
.sym 28947 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[14]
.sym 28948 rvsoc.data_wdata[10]
.sym 28949 rvsoc.data_wdata[10]
.sym 28950 p41
.sym 28951 rvsoc.data_wdata[2]
.sym 28952 $abc$63009$new_n3620_
.sym 28953 rvsoc.data_wdata[13]
.sym 28954 rvsoc.cpu0.D_op2[31]
.sym 28955 rvsoc.uart0.rx_divcnt[27]
.sym 28956 rvsoc.cpu0.D_op1[18]
.sym 28957 rvsoc.cpu0.D_funct3[1]
.sym 28958 rvsoc.cpu0.D_op1[10]
.sym 28959 $abc$63009$new_ys__n3283_inv_
.sym 28960 rvsoc.cpu0.D_op2[23]
.sym 28961 rvsoc.cpu0.D_op2[14]
.sym 28962 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[13]
.sym 28963 rvsoc.cpu0.D_op3[11]
.sym 28964 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[11]
.sym 28965 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[3]
.sym 28966 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[0]
.sym 28967 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[4]
.sym 28968 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[11]
.sym 28969 rvsoc.cpu0.D_op1[5]
.sym 28970 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 28971 $abc$63009$new_ys__n3254_inv_
.sym 28972 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[5]
.sym 28973 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 28974 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[1]
.sym 28982 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[5]
.sym 28985 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 28988 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[2]
.sym 28989 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[1]
.sym 28991 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[4]
.sym 28992 $PACKER_VCC_NET
.sym 28993 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 28997 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[3]
.sym 28998 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[2]
.sym 28999 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[1]
.sym 29000 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[3]
.sym 29001 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[4]
.sym 29003 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[7]
.sym 29004 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[0]
.sym 29005 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[0]
.sym 29006 $abc$63009$auto$memory_bram.cc:836:replace_cell$3943[15]
.sym 29008 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[6]
.sym 29011 $abc$63009$new_ys__n3244_inv_
.sym 29012 $abc$63009$new_ys__n3256_inv_
.sym 29013 $abc$63009$new_ys__n3254_inv_
.sym 29014 $abc$63009$new_ys__n933_
.sym 29015 rvsoc.cpu0.D_op2[15]
.sym 29016 $abc$63009$new_ys__n3258_inv_
.sym 29017 $abc$63009$new_ys__n3252_inv_
.sym 29018 $abc$63009$new_ys__n3248_inv_
.sym 29019 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 29020 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 29021 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 29022 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 29023 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 29024 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 29025 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 29026 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 29027 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[0]
.sym 29028 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[1]
.sym 29030 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[2]
.sym 29031 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[3]
.sym 29032 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[4]
.sym 29038 rvsoc.clka
.sym 29039 $abc$63009$auto$memory_bram.cc:836:replace_cell$3943[15]
.sym 29040 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[0]
.sym 29041 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[1]
.sym 29042 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[2]
.sym 29043 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[3]
.sym 29044 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[4]
.sym 29045 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[5]
.sym 29046 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[6]
.sym 29047 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[7]
.sym 29048 $PACKER_VCC_NET
.sym 29050 $abc$63009$new_n5331_
.sym 29053 $abc$63009$new_ys__n2350_inv_
.sym 29054 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[2]
.sym 29055 rvsoc.cpu0.add_op12[29]
.sym 29056 rvsoc.cpu0.D_op3[18]
.sym 29057 rvsoc.cpu0.add_op12[18]
.sym 29058 $abc$63009$new_n5045_
.sym 29059 rvsoc.cpu0.D_op1[2]
.sym 29060 $PACKER_VCC_NET
.sym 29061 $abc$63009$new_ys__n10339_
.sym 29062 rvsoc.cpu0.D_op2[28]
.sym 29063 $abc$63009$new_ys__n10815_inv_
.sym 29064 rvsoc.cpu0.D_op3[17]
.sym 29065 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[12]
.sym 29067 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[4]
.sym 29068 rvsoc.cpu0.cpu_rs2[4]
.sym 29069 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[7]
.sym 29070 $abc$63009$new_ys__n3252_inv_
.sym 29071 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[3]
.sym 29072 rvsoc.cpu0.D_op1[9]
.sym 29073 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[3]
.sym 29074 $abc$63009$auto$rtlil.cc:1819:NotGate$62435
.sym 29075 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[0]
.sym 29076 rvsoc.cpu0.cpu_rs2[0]
.sym 29082 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[13]
.sym 29083 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[12]
.sym 29088 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[2]
.sym 29089 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[9]
.sym 29092 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[14]
.sym 29093 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[15]
.sym 29094 $PACKER_VCC_NET
.sym 29096 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[10]
.sym 29099 $PACKER_VCC_NET
.sym 29100 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 29103 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[3]
.sym 29104 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[0]
.sym 29105 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[4]
.sym 29107 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[11]
.sym 29108 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 29110 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[8]
.sym 29112 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[1]
.sym 29113 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[7]
.sym 29114 rvsoc.cpu0.D_op1[14]
.sym 29115 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[11]
.sym 29116 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 29117 $abc$63009$auto$memory_bram.cc:836:replace_cell$3943[15]
.sym 29118 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[8]
.sym 29119 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[6]
.sym 29120 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[4]
.sym 29121 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 29122 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 29123 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 29124 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 29125 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 29126 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 29127 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 29128 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 29129 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[0]
.sym 29130 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[1]
.sym 29132 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[2]
.sym 29133 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[3]
.sym 29134 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[4]
.sym 29140 rvsoc.clka
.sym 29141 $PACKER_VCC_NET
.sym 29142 $PACKER_VCC_NET
.sym 29143 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[10]
.sym 29144 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[11]
.sym 29145 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[12]
.sym 29146 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[13]
.sym 29147 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[14]
.sym 29148 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[15]
.sym 29149 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[8]
.sym 29150 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[9]
.sym 29155 rvsoc.cpu0.D_op2[26]
.sym 29156 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[13]
.sym 29157 rvsoc.cpu0.D_op1[26]
.sym 29158 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[3]
.sym 29159 rvsoc.cpu0.D_op2[25]
.sym 29160 rvsoc.cpu0.D_op1[13]
.sym 29161 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[13]
.sym 29162 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[14]
.sym 29163 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[12]
.sym 29164 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[2]
.sym 29165 rvsoc.cpu0.D_op1[27]
.sym 29166 rvsoc.data_wdata[12]
.sym 29167 rvsoc.cpu0.D_op1[0]
.sym 29168 $abc$63009$auto$memory_bram.cc:836:replace_cell$3943[15]
.sym 29169 rvsoc.cpu0.D_op1[5]
.sym 29170 $abc$63009$new_n4766_
.sym 29171 $abc$63009$new_ys__n1275_
.sym 29172 rvsoc.cpu0.add_op12[30]
.sym 29173 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[0]
.sym 29174 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[2]
.sym 29175 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[1]
.sym 29176 $abc$63009$new_n3640_
.sym 29177 $abc$63009$new_ys__n3248_inv_
.sym 29178 rvsoc.cpu0.D_op1[14]
.sym 29184 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[1]
.sym 29185 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[1]
.sym 29187 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[3]
.sym 29193 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[0]
.sym 29197 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[2]
.sym 29198 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[0]
.sym 29201 $abc$63009$auto$memory_bram.cc:836:replace_cell$3943[15]
.sym 29202 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 29203 $PACKER_VCC_NET
.sym 29204 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[4]
.sym 29205 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[6]
.sym 29207 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[7]
.sym 29208 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[2]
.sym 29209 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[3]
.sym 29210 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 29211 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[5]
.sym 29214 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[4]
.sym 29215 $abc$63009$new_n4764_
.sym 29216 rvsoc.cpu0.D_op1[4]
.sym 29217 rvsoc.cpu0.D_op1[15]
.sym 29218 $abc$63009$new_n4772_
.sym 29219 rvsoc.cpu0.D_op1[3]
.sym 29220 rvsoc.cpu0.D_op1[6]
.sym 29221 rvsoc.cpu0.D_op1[0]
.sym 29222 rvsoc.cpu0.D_op1[5]
.sym 29223 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 29224 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 29225 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 29226 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 29227 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 29228 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 29229 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 29230 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 29231 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[0]
.sym 29232 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[1]
.sym 29234 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[2]
.sym 29235 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[3]
.sym 29236 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[4]
.sym 29242 rvsoc.clka
.sym 29243 $abc$63009$auto$memory_bram.cc:836:replace_cell$3943[15]
.sym 29244 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[0]
.sym 29245 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[1]
.sym 29246 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[2]
.sym 29247 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[3]
.sym 29248 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[4]
.sym 29249 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[5]
.sym 29250 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[6]
.sym 29251 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[7]
.sym 29252 $PACKER_VCC_NET
.sym 29254 rvsoc.cpu0.D_op1[25]
.sym 29258 rvsoc.cpu0.D_op2[4]
.sym 29259 rvsoc.cpu0.D_op2[29]
.sym 29260 rvsoc.cpu0.D_op2[13]
.sym 29261 $abc$63009$new_ys__n1272_
.sym 29262 rvsoc.data_wdata[14]
.sym 29263 $abc$63009$new_n5245_
.sym 29264 rvsoc.cpu0.D_op2[14]
.sym 29265 rvsoc.cpu0.D_op2[11]
.sym 29266 rvsoc.cpu0.D_op1[14]
.sym 29267 $abc$63009$new_ys__n12659_inv_
.sym 29268 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 29269 $PACKER_VCC_NET
.sym 29270 rvsoc.cpu0.D_op1[3]
.sym 29271 $abc$63009$new_ys__n1272_
.sym 29272 $PACKER_VCC_NET
.sym 29273 $abc$63009$new_n5041_
.sym 29274 rvsoc.cpu0.D_op1[30]
.sym 29275 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[8]
.sym 29276 rvsoc.cpu0.D_op1[31]
.sym 29277 $abc$63009$new_ys__n1272_
.sym 29278 $abc$63009$new_ys__n2828_
.sym 29279 rvsoc.cpu0.D_op1[17]
.sym 29280 rvsoc.cpu0.D_op1[4]
.sym 29287 $PACKER_VCC_NET
.sym 29288 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 29289 $PACKER_VCC_NET
.sym 29290 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[4]
.sym 29293 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[13]
.sym 29294 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[12]
.sym 29295 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[11]
.sym 29296 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 29298 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[8]
.sym 29300 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[1]
.sym 29302 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[15]
.sym 29303 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[10]
.sym 29304 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[0]
.sym 29305 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[3]
.sym 29308 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[2]
.sym 29312 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[14]
.sym 29313 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[9]
.sym 29317 $abc$63009$new_ys__n11211_
.sym 29318 $abc$63009$new_ys__n12751_inv_
.sym 29319 $abc$63009$new_n4831_
.sym 29320 $abc$63009$new_ys__n928_inv_
.sym 29321 $abc$63009$new_n4852_
.sym 29322 $abc$63009$new_ys__n940_
.sym 29323 $abc$63009$new_n4853_
.sym 29324 $abc$63009$new_n4830_
.sym 29325 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 29326 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 29327 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 29328 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 29329 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 29330 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 29331 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 29332 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 29333 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[0]
.sym 29334 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[1]
.sym 29336 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[2]
.sym 29337 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[3]
.sym 29338 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[4]
.sym 29344 rvsoc.clka
.sym 29345 $PACKER_VCC_NET
.sym 29346 $PACKER_VCC_NET
.sym 29347 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[10]
.sym 29348 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[11]
.sym 29349 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[12]
.sym 29350 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[13]
.sym 29351 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[14]
.sym 29352 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[15]
.sym 29353 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[8]
.sym 29354 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[9]
.sym 29355 rvsoc.cpu0.D_op2[30]
.sym 29359 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[13]
.sym 29360 rvsoc.cpu0.D_op1[0]
.sym 29361 $abc$63009$new_n4104_
.sym 29362 rvsoc.data_wdata[0]
.sym 29364 $abc$63009$new_ys__n1204_inv_
.sym 29365 rvsoc.cpu0.D_op1[7]
.sym 29366 rvsoc.data_wdata[19]
.sym 29367 rvsoc.cpu0.D_op1[10]
.sym 29368 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 29369 $abc$63009$new_ys__n1116_
.sym 29370 rvsoc.cpu0.D_op1[15]
.sym 29371 rvsoc.cpu0.D_op1[15]
.sym 29372 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 29373 rvsoc.data_wdata[30]
.sym 29374 $abc$63009$auto$memory_bram.cc:836:replace_cell$3943[15]
.sym 29375 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[0]
.sym 29376 rvsoc.cpu0.D_op2[2]
.sym 29377 $abc$63009$new_n4276_
.sym 29378 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 29379 rvsoc.cpu0.D_op1[0]
.sym 29380 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[5]
.sym 29381 rvsoc.cpu0.D_op1[5]
.sym 29388 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[1]
.sym 29389 $abc$63009$auto$memory_bram.cc:836:replace_cell$3943[15]
.sym 29390 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[5]
.sym 29391 $PACKER_VCC_NET
.sym 29392 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[4]
.sym 29393 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 29395 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 29396 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[2]
.sym 29400 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[0]
.sym 29401 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[2]
.sym 29402 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[3]
.sym 29407 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[1]
.sym 29409 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[4]
.sym 29410 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[0]
.sym 29411 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[7]
.sym 29413 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[3]
.sym 29416 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[6]
.sym 29419 $abc$63009$new_ys__n5426_inv_
.sym 29420 $abc$63009$new_ys__n12764_inv_
.sym 29421 $abc$63009$new_n4686_
.sym 29422 $abc$63009$new_ys__n12732_inv_
.sym 29423 $abc$63009$new_n4833_
.sym 29424 $abc$63009$new_ys__n12704_inv_
.sym 29425 $abc$63009$new_ys__n12762_inv_
.sym 29426 rvsoc.data_wdata[30]
.sym 29427 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 29428 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 29429 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 29430 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 29431 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 29432 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 29433 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 29434 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 29435 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[0]
.sym 29436 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[1]
.sym 29438 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[2]
.sym 29439 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[3]
.sym 29440 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[4]
.sym 29446 rvsoc.clka
.sym 29447 $abc$63009$auto$memory_bram.cc:836:replace_cell$3943[15]
.sym 29448 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[0]
.sym 29449 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[1]
.sym 29450 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[2]
.sym 29451 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[3]
.sym 29452 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[4]
.sym 29453 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[5]
.sym 29454 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[6]
.sym 29455 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[7]
.sym 29456 $PACKER_VCC_NET
.sym 29457 $abc$63009$new_ys__n12714_
.sym 29458 rvsoc.cpu0.D_op2[0]
.sym 29461 $abc$63009$new_ys__n12718_inv_
.sym 29462 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[2]
.sym 29463 rvsoc.cpu0.D_op1[19]
.sym 29464 $abc$63009$new_ys__n1226_
.sym 29465 rvsoc.cpu0.D_op2[2]
.sym 29466 $PACKER_GND_NET
.sym 29467 $abc$63009$new_n4725_
.sym 29468 rvsoc.cpu0.D_op2[19]
.sym 29469 rvsoc.cpu0.D_op2[3]
.sym 29470 rvsoc.cpu0.D_op1[21]
.sym 29471 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[3]
.sym 29472 rvsoc.cpu0.D_op1[8]
.sym 29475 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[4]
.sym 29477 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[7]
.sym 29478 $abc$63009$new_n4707_
.sym 29479 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[3]
.sym 29480 rvsoc.cpu0.D_op1[18]
.sym 29484 rvsoc.cpu0.D_op2[3]
.sym 29521 $abc$63009$new_ys__n12734_inv_
.sym 29526 $abc$63009$new_ys__n12708_inv_
.sym 29527 $abc$63009$new_ys__n12736_inv_
.sym 29528 $abc$63009$new_ys__n12766_inv_
.sym 29563 rvsoc.cpu0.D_op1[8]
.sym 29564 rvsoc.cpu0.D_op1[16]
.sym 29565 $abc$63009$new_ys__n12726_inv_
.sym 29566 rvsoc.cpu0.D_op1[27]
.sym 29567 rvsoc.cpu0.D_op2[0]
.sym 29568 rvsoc.data_wdata[30]
.sym 29571 rvsoc.cpu0.D_op1[29]
.sym 29572 $abc$63009$new_n4105_
.sym 29573 rvsoc.cpu0.D_op1[10]
.sym 29574 $abc$63009$new_n4526_
.sym 29575 rvsoc.cpu0.D_op2[4]
.sym 29581 rvsoc.cpu0.D_op1[20]
.sym 29661 rvsoc.cpu0.D_op1[22]
.sym 29662 $abc$63009$new_ys__n1050_
.sym 29664 $abc$63009$new_ys__n12651_
.sym 29667 rvsoc.cpu0.D_op1[1]
.sym 29668 $abc$63009$new_ys__n12843_
.sym 29670 rvsoc.cpu0.D_op1[23]
.sym 29672 $abc$63009$new_n4083_
.sym 29677 $abc$63009$new_ys__n12768_inv_
.sym 29679 $abc$63009$new_ys__n12708_inv_
.sym 29682 rvsoc.cpu0.D_op1[17]
.sym 29686 rvsoc.clks.clka
.sym 29697 rvsoc.clks.clka
.sym 29698 rvsoc.gpio0.data[1]
.sym 29700 rvsoc.gpio0.dir[1]
.sym 29712 rvsoc.clks.clka
.sym 29720 rvsoc.gpio0.data[1]
.sym 29721 rvsoc.gpio0.dir[1]
.sym 29766 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 29769 rvsoc.data_adrs[10]
.sym 29775 rvsoc.data_adrs[7]
.sym 29776 rvsoc.code_adrs[7]
.sym 29777 rvsoc.data_adrs[3]
.sym 29795 $abc$63009$new_ys__n5894_
.sym 29800 rvsoc.code_adrs[5]
.sym 29803 $abc$63009$new_ys__n5894_
.sym 29810 rvsoc.data_adrs[5]
.sym 29813 rvsoc.data_adrs[11]
.sym 29817 rvsoc.code_adrs[7]
.sym 29824 rvsoc.data_adrs[7]
.sym 29825 rvsoc.code_adrs[11]
.sym 29835 rvsoc.code_adrs[7]
.sym 29836 $abc$63009$new_ys__n5894_
.sym 29837 rvsoc.data_adrs[7]
.sym 29841 $abc$63009$new_ys__n5894_
.sym 29842 rvsoc.data_adrs[5]
.sym 29843 rvsoc.code_adrs[5]
.sym 29864 rvsoc.data_adrs[11]
.sym 29865 rvsoc.code_adrs[11]
.sym 29866 $abc$63009$new_ys__n5894_
.sym 29887 rvsoc.cpu0.E_insn[3]
.sym 29889 rvsoc.data_wdata[13]
.sym 29892 rvsoc.data_wdata[13]
.sym 29893 rvsoc.mem_vdata[1][2]
.sym 29894 rvsoc.data_adrs[2]
.sym 29895 rvsoc.data_wdata[15]
.sym 29896 rvsoc.mem_vdata[1][7]
.sym 29897 rvsoc.mem_vdata[1][3]
.sym 29898 rvsoc.mem_vdata[1][7]
.sym 29900 rvsoc.data_wdata[21]
.sym 29904 rvsoc.mem_vdata[2][4]
.sym 29910 rvsoc.dram.adrs[9]
.sym 29922 $abc$63009$new_ys__n5894_
.sym 29925 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 29926 rvsoc.dram.we
.sym 29936 $abc$63009$techmap$techmap\rvsoc.cpu0.$procmux$2516.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13725_Y
.sym 29940 rvsoc.cpu0.F_insn_typ[13]
.sym 29950 rvsoc.data_adrs[5]
.sym 29979 $abc$63009$new_ys__n5894_
.sym 29981 rvsoc.data_adrs[10]
.sym 29989 rvsoc.code_adrs[10]
.sym 29997 rvsoc.data_adrs[10]
.sym 29999 $abc$63009$new_ys__n5894_
.sym 30000 rvsoc.code_adrs[10]
.sym 30040 rvsoc.cpu0.F_insn_typ[13]
.sym 30041 rvsoc.cpu0.F_insn_typ[3]
.sym 30042 rvsoc.dram.we
.sym 30043 rvsoc.cpu0.F_insn_typ[15]
.sym 30045 rvsoc.cpu0.F_insn_typ[7]
.sym 30046 rvsoc.cpu0.F_insn_typ[5]
.sym 30047 rvsoc.cpu0.F_insn_typ[12]
.sym 30048 rvsoc.mem_vdata[5][5]
.sym 30049 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[29]
.sym 30050 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[29]
.sym 30052 rvsoc.eram.adrs[10]
.sym 30053 rvsoc.dram.adrs[6]
.sym 30054 $PACKER_VCC_NET
.sym 30057 rvsoc.eram.adrs[0]
.sym 30058 rvsoc.mem_vdata[5][5]
.sym 30060 rvsoc.mem_vdata[2][0]
.sym 30062 rvsoc.mem_vdata[1][10]
.sym 30064 rvsoc.cpu0.D_insn_typ[2]
.sym 30066 rvsoc.cpu0.D_insn[3]
.sym 30067 rvsoc.data_adrs[5]
.sym 30068 rvsoc.code_adrs[11]
.sym 30069 $abc$63009$new_ys__n2493_inv_
.sym 30070 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 30071 $abc$63009$new_ys__n11724_
.sym 30073 rvsoc.cpu0.D_insn_typ[7]
.sym 30074 rvsoc.data_adrs[5]
.sym 30075 rvsoc.cpu0.F_insn_typ[3]
.sym 30082 rvsoc.cpu0.E_insn_typ[9]
.sym 30084 rvsoc.cpu0.D_insn_typ[7]
.sym 30085 rvsoc.cpu0.E_insn_typ[7]
.sym 30087 rvsoc.cpu0.E_insn_typ[11]
.sym 30088 rvsoc.cpu0.E_insn_typ[10]
.sym 30094 rvsoc.cpu0.D_insn_typ[9]
.sym 30099 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 30110 rvsoc.cpu0.D_insn_typ[11]
.sym 30121 rvsoc.cpu0.D_insn_typ[9]
.sym 30139 rvsoc.cpu0.D_insn_typ[7]
.sym 30152 rvsoc.cpu0.D_insn_typ[11]
.sym 30156 rvsoc.cpu0.E_insn_typ[9]
.sym 30157 rvsoc.cpu0.E_insn_typ[7]
.sym 30158 rvsoc.cpu0.E_insn_typ[10]
.sym 30159 rvsoc.cpu0.E_insn_typ[11]
.sym 30160 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 30161 rvsoc.clka
.sym 30162 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$35817[0]_$glb_sr
.sym 30163 $abc$63009$new_ys__n2345_
.sym 30164 rvsoc.cpu0.E_insn_typ[2]
.sym 30165 $abc$63009$new_n2890_
.sym 30166 rvsoc.cpu0.E_insn_typ[6]
.sym 30167 $abc$63009$new_n2973_
.sym 30168 rvsoc.cpu0.E_insn[25]
.sym 30169 rvsoc.cpu0.E_insn_typ[3]
.sym 30170 $abc$63009$new_ys__n2681_inv_
.sym 30171 rvsoc.data_wdata[15]
.sym 30172 rvsoc.mem_rcode[2]
.sym 30173 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[3]
.sym 30174 rvsoc.data_wdata[15]
.sym 30175 $abc$63009$new_ys__n11721_
.sym 30176 rvsoc.eram.adrs[6]
.sym 30177 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[1]
.sym 30178 rvsoc.eram.adrs[10]
.sym 30181 $abc$63009$new_n5828_
.sym 30182 rvsoc.mem_vdata[2][1]
.sym 30183 rvsoc.data_adrs[28]
.sym 30184 rvsoc.mem_vdata[1][17]
.sym 30186 rvsoc.data_wst[0]
.sym 30187 rvsoc.cpu0.E_insn_typ[8]
.sym 30189 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 30191 rvsoc.data_adrs[3]
.sym 30194 $abc$63009$new_ys__n2703_inv_
.sym 30195 rvsoc.cpu0.F_insn_typ[5]
.sym 30196 $abc$63009$new_n2887_
.sym 30197 rvsoc.cpu0.F_insn[14]
.sym 30206 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 30209 rvsoc.cpu0.E_insn_typ[15]
.sym 30211 $abc$63009$new_n2889_
.sym 30212 rvsoc.cpu0.D_insn_typ[10]
.sym 30213 rvsoc.cpu0.D_insn_typ[13]
.sym 30217 rvsoc.cpu0.D_insn_typ[14]
.sym 30220 rvsoc.cpu0.E_insn_typ[12]
.sym 30221 rvsoc.cpu0.E_insn_typ[13]
.sym 30222 rvsoc.cpu0.E_insn_typ[14]
.sym 30229 rvsoc.cpu0.D_insn_typ[15]
.sym 30230 $abc$63009$new_n2890_
.sym 30232 rvsoc.cpu0.D_insn_typ[8]
.sym 30234 rvsoc.cpu0.D_insn_typ[12]
.sym 30240 rvsoc.cpu0.D_insn_typ[12]
.sym 30246 rvsoc.cpu0.D_insn_typ[13]
.sym 30251 rvsoc.cpu0.D_insn_typ[14]
.sym 30255 $abc$63009$new_n2889_
.sym 30257 $abc$63009$new_n2890_
.sym 30264 rvsoc.cpu0.D_insn_typ[8]
.sym 30270 rvsoc.cpu0.D_insn_typ[15]
.sym 30273 rvsoc.cpu0.E_insn_typ[12]
.sym 30274 rvsoc.cpu0.E_insn_typ[15]
.sym 30275 rvsoc.cpu0.E_insn_typ[14]
.sym 30276 rvsoc.cpu0.E_insn_typ[13]
.sym 30281 rvsoc.cpu0.D_insn_typ[10]
.sym 30283 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 30284 rvsoc.clka
.sym 30285 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$35817[0]_$glb_sr
.sym 30286 $abc$63009$new_n3303_
.sym 30287 rvsoc.cpu0.D_insn_typ[15]
.sym 30288 rvsoc.cpu0.D_insn_typ[3]
.sym 30289 $abc$63009$new_ys__n11724_
.sym 30290 rvsoc.cpu0.D_insn_typ[7]
.sym 30291 $abc$63009$new_ys__n1873_inv_
.sym 30292 rvsoc.cpu0.D_insn_typ[6]
.sym 30293 $abc$63009$new_ys__n2343_
.sym 30294 $abc$63009$new_n3195_
.sym 30295 rvsoc.data_adrs[5]
.sym 30296 rvsoc.data_adrs[5]
.sym 30297 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[0]
.sym 30298 rvsoc.eram.adrs[8]
.sym 30299 rvsoc.cpu0.D_insn_typ[13]
.sym 30300 rvsoc.eram.adrs[6]
.sym 30301 rvsoc.eram.adrs[6]
.sym 30302 rvsoc.mem_vdata[2][30]
.sym 30303 rvsoc.resetn
.sym 30304 $abc$63009$new_ys__n38_inv_
.sym 30305 rvsoc.data_wst[3]
.sym 30306 rvsoc.cpu0.F_insn_typ[2]
.sym 30307 rvsoc.mem_vdata[1][27]
.sym 30308 rvsoc.cpu0.D_insn_typ[10]
.sym 30309 $PACKER_VCC_NET
.sym 30310 rvsoc.cpu0.sysregs[3][4]
.sym 30311 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 30312 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59966
.sym 30313 $abc$63009$new_ys__n1873_inv_
.sym 30314 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[3]
.sym 30315 rvsoc.cpu0.D_insn[25]
.sym 30317 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 30318 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[2]
.sym 30319 $abc$63009$new_ys__n1872_inv_
.sym 30320 rvsoc.eram.adrs[0]
.sym 30329 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[2]
.sym 30330 $abc$63009$new_n2888_
.sym 30331 $abc$63009$new_n2973_
.sym 30332 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[3]
.sym 30334 $abc$63009$new_ys__n2681_inv_
.sym 30340 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[3]
.sym 30341 $abc$63009$new_ys__n2511_inv_
.sym 30342 $abc$63009$new_ys__n11180_inv_
.sym 30344 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[2]
.sym 30345 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 30346 rvsoc.cpu0.F_insn_typ[0]
.sym 30347 $abc$63009$techmap$techmap\rvsoc.cpu0.$procmux$2516.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13725_Y
.sym 30354 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[0]
.sym 30355 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[1]
.sym 30356 rvsoc.cpu0.F_insn_typ[1]
.sym 30358 rvsoc.resetn
.sym 30366 $abc$63009$new_ys__n2681_inv_
.sym 30367 $abc$63009$new_n2973_
.sym 30368 rvsoc.cpu0.F_insn_typ[0]
.sym 30369 rvsoc.cpu0.F_insn_typ[1]
.sym 30372 rvsoc.resetn
.sym 30373 $abc$63009$new_n2888_
.sym 30374 $abc$63009$new_ys__n11180_inv_
.sym 30375 $abc$63009$new_ys__n2511_inv_
.sym 30378 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[1]
.sym 30379 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[3]
.sym 30380 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[2]
.sym 30381 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[0]
.sym 30384 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[2]
.sym 30385 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[1]
.sym 30386 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[0]
.sym 30387 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[3]
.sym 30390 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[1]
.sym 30391 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[0]
.sym 30392 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[3]
.sym 30393 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[2]
.sym 30406 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 30407 rvsoc.clka
.sym 30408 $abc$63009$techmap$techmap\rvsoc.cpu0.$procmux$2516.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13725_Y
.sym 30409 rvsoc.spi0.status[7]
.sym 30410 $abc$63009$new_n3302_
.sym 30411 $abc$63009$new_ys__n1880_inv_
.sym 30412 rvsoc.uart0.status[4]
.sym 30413 rvsoc.spi0.status[31]
.sym 30414 $abc$63009$new_ys__n2798_
.sym 30415 $abc$63009$new_ys__n1877_inv_
.sym 30416 $abc$63009$new_n4113_
.sym 30418 $abc$63009$new_ys__n1873_inv_
.sym 30419 $abc$63009$new_ys__n2493_inv_
.sym 30420 rvsoc.cpu0.sysregs[1][31]
.sym 30421 $abc$63009$new_ys__n2347_inv_
.sym 30422 rvsoc.cpu0.D_insn[25]
.sym 30423 rvsoc.mem_vdata[2][21]
.sym 30424 rvsoc.data_adrs[2]
.sym 30425 rvsoc.mem_vdata[2][3]
.sym 30426 $abc$63009$new_ys__n2343_
.sym 30428 rvsoc.cpu0.D_insn_typ[14]
.sym 30429 $abc$63009$new_n2885_
.sym 30432 rvsoc.cpu0.D_insn_typ[3]
.sym 30433 $abc$63009$techmap$techmap\rvsoc.cpu0.$procmux$2516.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13725_Y
.sym 30436 $abc$63009$new_ys__n2342_inv_
.sym 30437 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 30438 rvsoc.cpu0.D_insn_typ[12]
.sym 30439 $abc$63009$new_ys__n1873_inv_
.sym 30440 rvsoc.cpu0.F_insn[20]
.sym 30441 rvsoc.cpu0.D_insn_typ[8]
.sym 30443 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 30444 rvsoc.data_wst[2]
.sym 30453 rvsoc.cpu0.F_insn_typ[0]
.sym 30454 rvsoc.cpu0.D_insn_typ[5]
.sym 30455 $abc$63009$new_ys__n5881_
.sym 30462 rvsoc.data_wst[0]
.sym 30463 rvsoc.cpu0.D_insn_typ[4]
.sym 30465 $abc$63009$new_ys__n11721_
.sym 30468 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 30470 rvsoc.cpu0.D_insn_typ[1]
.sym 30476 $abc$63009$new_ys__n1872_inv_
.sym 30477 $abc$63009$new_ys__n2493_inv_
.sym 30479 rvsoc.cpu0.D_insn_typ[0]
.sym 30483 $abc$63009$new_ys__n11721_
.sym 30484 $abc$63009$new_ys__n5881_
.sym 30485 $abc$63009$new_ys__n2493_inv_
.sym 30486 rvsoc.data_wst[0]
.sym 30490 rvsoc.cpu0.D_insn_typ[1]
.sym 30491 $abc$63009$new_ys__n1872_inv_
.sym 30492 rvsoc.cpu0.D_insn_typ[0]
.sym 30495 rvsoc.cpu0.D_insn_typ[5]
.sym 30497 rvsoc.cpu0.D_insn_typ[4]
.sym 30513 rvsoc.cpu0.F_insn_typ[0]
.sym 30529 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 30530 rvsoc.clka
.sym 30531 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$32054[1]_$glb_sr
.sym 30532 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 30533 rvsoc.cpu0.D_insn[26]
.sym 30534 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[2]
.sym 30535 rvsoc.cpu0.D_insn[20]
.sym 30536 rvsoc.eram.adrs[1]
.sym 30537 rvsoc.cpu0.D_insn[17]
.sym 30538 rvsoc.eram.adrs[3]
.sym 30539 $abc$63009$new_ys__n2822_
.sym 30540 rvsoc.eram.adrs[10]
.sym 30542 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[3]
.sym 30543 rvsoc.cpu0.D_insn_typ[1]
.sym 30544 rvsoc.eram.adrs[10]
.sym 30546 rvsoc.cpu0.D_insn_typ[0]
.sym 30547 rvsoc.cpu0.F_insn[8]
.sym 30548 $abc$63009$new_ys__n10983_inv_
.sym 30549 $PACKER_VCC_NET
.sym 30550 rvsoc.cpu0.D_insn_typ[5]
.sym 30551 $abc$63009$new_ys__n3004_inv_
.sym 30552 rvsoc.code_adrs[12]
.sym 30554 rvsoc.cpu0.D_insn_typ[13]
.sym 30555 $abc$63009$new_ys__n1880_inv_
.sym 30556 $abc$63009$new_ys__n11684_
.sym 30557 $abc$63009$new_ys__n1872_inv_
.sym 30558 $abc$63009$new_n3402_
.sym 30559 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 30560 rvsoc.code_adrs[11]
.sym 30562 rvsoc.cpu0.sysregs[1][28]
.sym 30563 $abc$63009$new_ys__n2493_inv_
.sym 30565 rvsoc.cpu0.D_insn[29]
.sym 30566 rvsoc.data_adrs[5]
.sym 30567 rvsoc.cpu0.D_insn[30]
.sym 30573 $abc$63009$new_ys__n2264_
.sym 30574 $abc$63009$new_ys__n11684_
.sym 30575 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53718
.sym 30579 $abc$63009$new_ys__n11721_
.sym 30580 rvsoc.resetn
.sym 30582 $abc$63009$new_ys__n2269_
.sym 30583 $abc$63009$new_ys__n2993_inv_
.sym 30587 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$53677[0]
.sym 30588 rvsoc.cpu0.F_insn[18]
.sym 30589 rvsoc.code_adrs[11]
.sym 30591 rvsoc.data_adrs[2]
.sym 30593 $abc$63009$auto$simplemap.cc:309:simplemap_lut$30116[0]
.sym 30594 $abc$63009$new_ys__n2493_inv_
.sym 30596 $abc$63009$new_ys__n2342_inv_
.sym 30597 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 30599 rvsoc.data_adrs[11]
.sym 30600 rvsoc.data_adrs[3]
.sym 30603 $abc$63009$new_ys__n5881_
.sym 30604 rvsoc.data_wst[2]
.sym 30607 $abc$63009$new_ys__n11684_
.sym 30609 $abc$63009$new_ys__n2342_inv_
.sym 30613 rvsoc.data_adrs[3]
.sym 30615 rvsoc.data_adrs[2]
.sym 30618 rvsoc.data_wst[2]
.sym 30619 $abc$63009$new_ys__n5881_
.sym 30620 $abc$63009$new_ys__n11721_
.sym 30621 $abc$63009$new_ys__n2493_inv_
.sym 30624 $abc$63009$new_ys__n2993_inv_
.sym 30625 rvsoc.cpu0.F_insn[18]
.sym 30626 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 30631 $abc$63009$new_ys__n5881_
.sym 30632 rvsoc.code_adrs[11]
.sym 30633 rvsoc.data_adrs[11]
.sym 30637 rvsoc.data_adrs[2]
.sym 30638 $abc$63009$new_ys__n5881_
.sym 30639 $abc$63009$auto$simplemap.cc:309:simplemap_lut$30116[0]
.sym 30643 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$53677[0]
.sym 30648 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$53677[0]
.sym 30649 $abc$63009$new_ys__n2264_
.sym 30650 rvsoc.resetn
.sym 30651 $abc$63009$new_ys__n2269_
.sym 30652 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53718
.sym 30653 rvsoc.clkn
.sym 30654 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 30655 rvsoc.code_adrs[11]
.sym 30656 rvsoc.uart0.tx_divcnt[0]
.sym 30657 $abc$63009$new_n4897_
.sym 30658 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[0]
.sym 30659 $abc$63009$auto$simplemap.cc:309:simplemap_lut$30116[0]
.sym 30660 $abc$63009$new_ys__n3769_
.sym 30661 $abc$63009$new_n4898_
.sym 30662 $abc$63009$new_ys__n1885_
.sym 30663 rvsoc.eram.adrs[9]
.sym 30664 rvsoc.cpu0.D_insn[17]
.sym 30665 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 30666 rvsoc.cpu0.sysregs[1][27]
.sym 30667 $abc$63009$new_ys__n2821_inv_
.sym 30668 rvsoc.eram.adrs[3]
.sym 30669 rvsoc.data_adrs[10]
.sym 30670 rvsoc.cpu0.F_insn[22]
.sym 30671 $abc$63009$new_ys__n12147_inv_
.sym 30672 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[2]
.sym 30673 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[0]
.sym 30674 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 30675 $abc$63009$new_n3203_
.sym 30676 rvsoc.eram.adrs[6]
.sym 30677 $abc$63009$new_ys__n2269_
.sym 30678 rvsoc.spi0.status[21]
.sym 30679 $abc$63009$new_n2885_
.sym 30680 rvsoc.data_adrs[3]
.sym 30681 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59966
.sym 30682 $abc$63009$new_ys__n3769_
.sym 30683 rvsoc.cpu0.D_insn[27]
.sym 30684 rvsoc.cpu0.sysregs[3][5]
.sym 30685 rvsoc.cpu0.F_insn[14]
.sym 30687 rvsoc.data_adrs[3]
.sym 30688 $abc$63009$auto$rtlil.cc:1712:And$3922[0]
.sym 30689 $abc$63009$auto$rtlil.cc:1712:And$3922[8]
.sym 30690 $abc$63009$auto$rtlil.cc:1712:And$3922[18]
.sym 30696 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 30698 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 30700 rvsoc.cpu0.F_insn[15]
.sym 30702 rvsoc.cpu0.F_insn[30]
.sym 30704 $abc$63009$new_ys__n3003_inv_
.sym 30706 $abc$63009$new_ys__n3000_inv_
.sym 30710 rvsoc.cpu0.F_insn[31]
.sym 30715 rvsoc.cpu0.F_insn[27]
.sym 30716 rvsoc.cpu0.F_insn[29]
.sym 30717 rvsoc.cpu0.F_insn[15]
.sym 30723 $abc$63009$new_ys__n3004_inv_
.sym 30727 $abc$63009$new_ys__n2990_inv_
.sym 30730 rvsoc.cpu0.F_insn[27]
.sym 30731 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 30732 $abc$63009$new_ys__n3000_inv_
.sym 30735 rvsoc.cpu0.F_insn[31]
.sym 30736 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 30738 $abc$63009$new_ys__n3004_inv_
.sym 30741 rvsoc.cpu0.F_insn[29]
.sym 30748 rvsoc.cpu0.F_insn[30]
.sym 30753 $abc$63009$new_ys__n2990_inv_
.sym 30754 rvsoc.cpu0.F_insn[15]
.sym 30755 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 30760 rvsoc.cpu0.F_insn[15]
.sym 30766 rvsoc.cpu0.F_insn[27]
.sym 30771 $abc$63009$new_ys__n3003_inv_
.sym 30772 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 30774 rvsoc.cpu0.F_insn[30]
.sym 30775 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 30776 rvsoc.clka
.sym 30777 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$32054[1]_$glb_sr
.sym 30778 rvsoc.cpu0.E_Br_adrs[28]
.sym 30779 $abc$63009$new_ys__n9825_inv_
.sym 30780 rvsoc.cpu0.E_Br_adrs[2]
.sym 30781 rvsoc.cpu0.E_actv_pc[7]
.sym 30782 rvsoc.cpu0.E_actv_pc[11]
.sym 30783 $abc$63009$new_n3442_
.sym 30784 rvsoc.cpu0.E_Br_adrs[11]
.sym 30785 rvsoc.cpu0.E_sysidx[0]
.sym 30786 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[0]
.sym 30787 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[4]
.sym 30789 rvsoc.resetn
.sym 30790 rvsoc.cpu0.D_op1[0]
.sym 30791 rvsoc.mem_vdata[2][20]
.sym 30792 $abc$63009$new_ys__n1892_
.sym 30793 rvsoc.uart0.status[17]
.sym 30794 $abc$63009$new_ys__n3000_inv_
.sym 30795 rvsoc.code_adrs[3]
.sym 30796 rvsoc.cpu0.F_insn[15]
.sym 30798 rvsoc.cpu0.D_insn[30]
.sym 30799 rvsoc.uart0.div[4]
.sym 30800 $abc$63009$new_ys__n9815_inv_
.sym 30801 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59966
.sym 30802 $abc$63009$auto$rtlil.cc:1712:And$3922[6]
.sym 30803 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59966
.sym 30804 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59966
.sym 30805 rvsoc.cpu0.sysregs[1][2]
.sym 30806 rvsoc.cpu0.sysregs[1][1]
.sym 30807 $abc$63009$auto$rtlil.cc:1712:And$3922[22]
.sym 30809 rvsoc.cpu0.D_insn[15]
.sym 30810 rvsoc.cpu0.sysregs[3][4]
.sym 30811 rvsoc.cpu0.D_insn[27]
.sym 30812 $abc$63009$new_ys__n1872_inv_
.sym 30813 rvsoc.cpu0.sysregs[1][19]
.sym 30821 rvsoc.cpu0.sysregs[3][4]
.sym 30823 rvsoc.cpu0.D_insn[21]
.sym 30824 rvsoc.cpu0.sysregs[1][1]
.sym 30825 $abc$63009$new_n3311_
.sym 30828 rvsoc.cpu0.sysregs[3][1]
.sym 30830 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59966
.sym 30831 rvsoc.cpu0.D_insn[21]
.sym 30833 rvsoc.cpu0.D_insn_typ[8]
.sym 30835 $abc$63009$new_ys__n3517_
.sym 30836 rvsoc.data_wdata[1]
.sym 30837 rvsoc.cpu0.sysregs[1][4]
.sym 30839 $abc$63009$auto$rtlil.cc:1819:NotGate$62857
.sym 30841 rvsoc.cpu0.sysregs[1][29]
.sym 30842 $abc$63009$new_ys__n9815_inv_
.sym 30843 $abc$63009$auto$rtlil.cc:1712:And$3922[3]
.sym 30844 $abc$63009$auto$rtlil.cc:1712:And$3922[11]
.sym 30847 $abc$63009$auto$rtlil.cc:1712:And$3922[4]
.sym 30849 $abc$63009$auto$rtlil.cc:1712:And$3922[8]
.sym 30850 rvsoc.cpu0.sysregs[3][29]
.sym 30852 rvsoc.cpu0.sysregs[1][4]
.sym 30853 rvsoc.cpu0.D_insn_typ[8]
.sym 30854 rvsoc.cpu0.sysregs[3][4]
.sym 30855 rvsoc.cpu0.D_insn[21]
.sym 30858 $abc$63009$new_ys__n9815_inv_
.sym 30859 $abc$63009$new_ys__n3517_
.sym 30860 rvsoc.data_wdata[1]
.sym 30861 $abc$63009$new_n3311_
.sym 30867 $abc$63009$auto$rtlil.cc:1712:And$3922[4]
.sym 30873 $abc$63009$auto$rtlil.cc:1712:And$3922[11]
.sym 30876 rvsoc.cpu0.D_insn[21]
.sym 30877 rvsoc.cpu0.D_insn_typ[8]
.sym 30878 rvsoc.cpu0.sysregs[3][1]
.sym 30879 rvsoc.cpu0.sysregs[1][1]
.sym 30882 rvsoc.cpu0.D_insn_typ[8]
.sym 30883 rvsoc.cpu0.sysregs[3][29]
.sym 30884 rvsoc.cpu0.D_insn[21]
.sym 30885 rvsoc.cpu0.sysregs[1][29]
.sym 30891 $abc$63009$auto$rtlil.cc:1712:And$3922[3]
.sym 30894 $abc$63009$auto$rtlil.cc:1712:And$3922[8]
.sym 30898 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59966
.sym 30899 rvsoc.clka
.sym 30900 $abc$63009$auto$rtlil.cc:1819:NotGate$62857
.sym 30901 rvsoc.cpu0.sysregs[3][18]
.sym 30902 rvsoc.cpu0.sysregs[3][11]
.sym 30903 rvsoc.cpu0.sysregs[3][5]
.sym 30904 rvsoc.cpu0.sysregs[3][23]
.sym 30905 rvsoc.cpu0.sysregs[3][22]
.sym 30906 rvsoc.cpu0.sysregs[3][16]
.sym 30907 rvsoc.cpu0.sysregs[3][6]
.sym 30908 rvsoc.cpu0.sysregs[3][0]
.sym 30909 rvsoc.data_adrs[10]
.sym 30910 rvsoc.cpu0.E_next_pc[5]
.sym 30911 rvsoc.cpu0.sysregs[1][19]
.sym 30912 rvsoc.data_adrs[10]
.sym 30913 rvsoc.cpu0.D_actv_pc[7]
.sym 30915 rvsoc.cpu0.sysregs[1][5]
.sym 30916 rvsoc.cpu0.sysregs[2][3]
.sym 30917 $abc$63009$new_ys__n44_
.sym 30918 rvsoc.cpu0.E_sysidx[0]
.sym 30919 rvsoc.cpu0.sysregs[1][4]
.sym 30920 $abc$63009$new_ys__n6035_
.sym 30921 $abc$63009$new_ys__n2347_inv_
.sym 30922 rvsoc.cpu0.E_funct3[1]
.sym 30923 rvsoc.cpu0.D_actv_pc[11]
.sym 30924 rvsoc.cpu0.F_insn[26]
.sym 30925 $abc$63009$new_ys__n12441_inv_
.sym 30926 rvsoc.cpu0.D_insn_typ[8]
.sym 30927 rvsoc.cpu0.F_next_pc[11]
.sym 30928 $abc$63009$auto$rtlil.cc:1712:And$3922[31]
.sym 30929 rvsoc.cpu0.D_insn_typ[8]
.sym 30930 $abc$63009$auto$rtlil.cc:1712:And$3922[13]
.sym 30931 $abc$63009$new_ys__n1873_inv_
.sym 30932 $abc$63009$new_ys__n2083_inv_
.sym 30933 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 30934 rvsoc.cpu0.sysregs[1][1]
.sym 30935 rvsoc.cpu0.sysregs[1][17]
.sym 30936 rvsoc.cpu0.sysregs[1][29]
.sym 30943 $abc$63009$auto$rtlil.cc:1712:And$3922[16]
.sym 30946 $abc$63009$auto$rtlil.cc:1819:NotGate$62857
.sym 30947 $abc$63009$auto$rtlil.cc:1712:And$3922[5]
.sym 30948 rvsoc.resetn
.sym 30949 rvsoc.cpu0.E_sysidx[0]
.sym 30953 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59966
.sym 30957 rvsoc.cpu0.E_sysidx[1]
.sym 30959 $abc$63009$auto$rtlil.cc:1712:And$3922[19]
.sym 30962 $abc$63009$auto$rtlil.cc:1712:And$3922[6]
.sym 30965 $abc$63009$auto$rtlil.cc:1819:NotGate$62857
.sym 30966 $abc$63009$auto$rtlil.cc:1712:And$3922[23]
.sym 30967 $abc$63009$auto$rtlil.cc:1712:And$3922[18]
.sym 30973 $abc$63009$new_n2870_
.sym 30977 $abc$63009$auto$rtlil.cc:1712:And$3922[18]
.sym 30981 $abc$63009$auto$rtlil.cc:1712:And$3922[16]
.sym 30990 $abc$63009$auto$rtlil.cc:1712:And$3922[23]
.sym 30993 $abc$63009$auto$rtlil.cc:1712:And$3922[19]
.sym 31000 $abc$63009$auto$rtlil.cc:1712:And$3922[5]
.sym 31008 $abc$63009$auto$rtlil.cc:1712:And$3922[6]
.sym 31011 rvsoc.resetn
.sym 31014 $abc$63009$auto$rtlil.cc:1819:NotGate$62857
.sym 31017 rvsoc.cpu0.E_sysidx[0]
.sym 31018 rvsoc.cpu0.E_sysidx[1]
.sym 31020 $abc$63009$new_n2870_
.sym 31021 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59966
.sym 31022 rvsoc.clka
.sym 31023 $abc$63009$auto$rtlil.cc:1819:NotGate$62857
.sym 31024 rvsoc.cpu0.sysregs[1][10]
.sym 31025 rvsoc.cpu0.sysregs[1][20]
.sym 31026 $abc$63009$new_n3343_
.sym 31027 rvsoc.cpu0.sysregs[1][17]
.sym 31028 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$60398
.sym 31029 rvsoc.cpu0.sysregs[1][22]
.sym 31030 $abc$63009$new_n4674_
.sym 31031 rvsoc.cpu0.sysregs[1][21]
.sym 31032 rvsoc.cpu0.sysregs[1][5]
.sym 31036 $abc$63009$auto$rtlil.cc:1712:And$3922[16]
.sym 31037 $abc$63009$techmap$techmap4053\rvsoc.eram.bram_mem.8.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4050_Y
.sym 31038 rvsoc.cpu0.sysregs[1][6]
.sym 31039 rvsoc.data_wdata[29]
.sym 31040 rvsoc.cpu0.D_insn[23]
.sym 31041 rvsoc.cpu0.F_insn[21]
.sym 31042 rvsoc.cpu0.F_next_pc[3]
.sym 31043 $abc$63009$new_ys__n3517_
.sym 31044 $abc$63009$new_n3311_
.sym 31045 rvsoc.cpu0.sysregs[3][11]
.sym 31046 $abc$63009$new_n3784_
.sym 31047 $abc$63009$new_ys__n1777_
.sym 31048 rvsoc.cpu0.sysregs[1][25]
.sym 31049 rvsoc.cpu0.sysregs[1][23]
.sym 31050 rvsoc.data_adrs[5]
.sym 31051 $abc$63009$auto$rtlil.cc:1712:And$3922[9]
.sym 31052 rvsoc.data_wdata[27]
.sym 31053 $abc$63009$new_n4674_
.sym 31054 $abc$63009$auto$rtlil.cc:1712:And$3922[17]
.sym 31055 $abc$63009$new_n3402_
.sym 31056 $abc$63009$auto$rtlil.cc:1712:And$3922[21]
.sym 31057 rvsoc.cpu0.D_insn[29]
.sym 31058 rvsoc.cpu0.sysregs[1][28]
.sym 31059 rvsoc.cpu0.D_insn[30]
.sym 31067 $abc$63009$auto$rtlil.cc:1712:And$3922[24]
.sym 31068 $abc$63009$auto$rtlil.cc:1712:And$3922[28]
.sym 31069 $abc$63009$auto$rtlil.cc:1819:NotGate$62857
.sym 31075 $abc$63009$auto$rtlil.cc:1712:And$3922[25]
.sym 31076 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59966
.sym 31081 $abc$63009$auto$rtlil.cc:1712:And$3922[27]
.sym 31087 $abc$63009$auto$rtlil.cc:1712:And$3922[29]
.sym 31088 $abc$63009$auto$rtlil.cc:1712:And$3922[31]
.sym 31090 $abc$63009$auto$rtlil.cc:1712:And$3922[13]
.sym 31096 $abc$63009$auto$rtlil.cc:1712:And$3922[1]
.sym 31098 $abc$63009$auto$rtlil.cc:1712:And$3922[27]
.sym 31106 $abc$63009$auto$rtlil.cc:1712:And$3922[28]
.sym 31112 $abc$63009$auto$rtlil.cc:1712:And$3922[1]
.sym 31119 $abc$63009$auto$rtlil.cc:1712:And$3922[29]
.sym 31125 $abc$63009$auto$rtlil.cc:1712:And$3922[25]
.sym 31131 $abc$63009$auto$rtlil.cc:1712:And$3922[13]
.sym 31137 $abc$63009$auto$rtlil.cc:1712:And$3922[31]
.sym 31143 $abc$63009$auto$rtlil.cc:1712:And$3922[24]
.sym 31144 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59966
.sym 31145 rvsoc.clka
.sym 31146 $abc$63009$auto$rtlil.cc:1819:NotGate$62857
.sym 31147 $abc$63009$new_ys__n12429_inv_
.sym 31148 rvsoc.cpu0.sysregs[3][21]
.sym 31149 rvsoc.cpu0.sysregs[3][9]
.sym 31150 rvsoc.cpu0.sysregs[3][14]
.sym 31151 rvsoc.cpu0.sysregs[3][20]
.sym 31152 rvsoc.cpu0.sysregs[3][17]
.sym 31153 rvsoc.cpu0.sysregs[3][25]
.sym 31154 rvsoc.cpu0.sysregs[3][26]
.sym 31155 $abc$63009$auto$wreduce.cc:452:run$3086[2]
.sym 31156 $abc$63009$new_ys__n9816_inv_
.sym 31157 rvsoc.data_adrs[7]
.sym 31158 rvsoc.data_wdata[15]
.sym 31159 rvsoc.cpu0.D_insn[21]
.sym 31160 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[13]
.sym 31161 rvsoc.uart0.rx_bitcnt[0]
.sym 31162 rvsoc.cpu0.sysregs[3][29]
.sym 31163 $abc$63009$auto$rtlil.cc:1712:And$3922[24]
.sym 31164 $abc$63009$auto$rtlil.cc:1712:And$3922[5]
.sym 31165 rvsoc.cpu0.D_actv_pc[12]
.sym 31166 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[8]
.sym 31167 $abc$63009$new_ys__n1955_
.sym 31168 rvsoc.cpu0.sysregs[1][20]
.sym 31169 rvsoc.mem_vdata[2][23]
.sym 31170 $abc$63009$auto$rtlil.cc:1819:NotGate$62857
.sym 31171 rvsoc.cpu0.D_insn[27]
.sym 31172 $abc$63009$auto$rtlil.cc:1712:And$3922[14]
.sym 31173 rvsoc.cpu0.sysregs[3][8]
.sym 31174 $abc$63009$new_ys__n3769_
.sym 31175 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$60398
.sym 31176 rvsoc.cpu0.sysregs[1][25]
.sym 31177 rvsoc.cpu0.F_insn[14]
.sym 31178 rvsoc.cpu0.sysregs[1][13]
.sym 31179 rvsoc.data_adrs[3]
.sym 31180 rvsoc.data_wdata[31]
.sym 31181 rvsoc.cpu0.sysregs[1][21]
.sym 31182 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$60398
.sym 31188 $abc$63009$new_ys__n12433_inv_
.sym 31189 $abc$63009$auto$rtlil.cc:1712:And$3922[15]
.sym 31190 $abc$63009$new_n3343_
.sym 31193 $abc$63009$auto$rtlil.cc:1712:And$3922[27]
.sym 31196 $abc$63009$new_ys__n12427_inv_
.sym 31197 $abc$63009$new_ys__n12441_inv_
.sym 31198 $abc$63009$new_n3343_
.sym 31199 $abc$63009$new_n3510_
.sym 31200 $abc$63009$auto$rtlil.cc:1712:And$3922[19]
.sym 31205 $abc$63009$auto$rtlil.cc:1712:And$3922[29]
.sym 31206 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$60398
.sym 31208 $abc$63009$auto$rtlil.cc:1712:And$3922[24]
.sym 31209 $abc$63009$new_n3490_
.sym 31212 $abc$63009$new_ys__n12429_inv_
.sym 31213 $abc$63009$auto$rtlil.cc:1712:And$3922[13]
.sym 31214 $abc$63009$auto$rtlil.cc:1712:And$3922[1]
.sym 31215 $abc$63009$new_n3402_
.sym 31216 $abc$63009$new_ys__n12445_inv_
.sym 31217 $abc$63009$auto$rtlil.cc:1712:And$3922[31]
.sym 31221 $abc$63009$auto$rtlil.cc:1712:And$3922[13]
.sym 31222 $abc$63009$new_n3343_
.sym 31224 $abc$63009$new_ys__n12427_inv_
.sym 31227 $abc$63009$auto$rtlil.cc:1712:And$3922[19]
.sym 31228 $abc$63009$new_ys__n12433_inv_
.sym 31229 $abc$63009$new_n3343_
.sym 31234 $abc$63009$auto$rtlil.cc:1712:And$3922[15]
.sym 31235 $abc$63009$new_n3343_
.sym 31236 $abc$63009$new_ys__n12429_inv_
.sym 31239 $abc$63009$new_n3343_
.sym 31241 $abc$63009$new_n3490_
.sym 31242 $abc$63009$auto$rtlil.cc:1712:And$3922[24]
.sym 31246 $abc$63009$new_n3343_
.sym 31247 $abc$63009$auto$rtlil.cc:1712:And$3922[31]
.sym 31248 $abc$63009$new_ys__n12445_inv_
.sym 31251 $abc$63009$auto$rtlil.cc:1712:And$3922[27]
.sym 31252 $abc$63009$new_ys__n12441_inv_
.sym 31254 $abc$63009$new_n3343_
.sym 31257 $abc$63009$new_n3343_
.sym 31259 $abc$63009$new_n3402_
.sym 31260 $abc$63009$auto$rtlil.cc:1712:And$3922[1]
.sym 31263 $abc$63009$auto$rtlil.cc:1712:And$3922[29]
.sym 31264 $abc$63009$new_n3510_
.sym 31265 $abc$63009$new_n3343_
.sym 31267 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$60398
.sym 31268 rvsoc.clka
.sym 31270 $abc$63009$new_n4667_
.sym 31271 $abc$63009$new_ys__n2060_
.sym 31272 rvsoc.cpu0.E_next_pc[11]
.sym 31273 $abc$63009$new_ys__n2083_inv_
.sym 31274 $abc$63009$new_ys__n12445_inv_
.sym 31275 $abc$63009$new_n3490_
.sym 31276 $abc$63009$new_ys__n1983_
.sym 31277 $abc$63009$new_ys__n2067_
.sym 31279 rvsoc.code_adrs[7]
.sym 31280 rvsoc.data_wdata[30]
.sym 31281 rvsoc.data_adrs[3]
.sym 31282 $abc$63009$auto$rtlil.cc:1712:And$3922[26]
.sym 31283 rvsoc.cpu0.sysregs[3][25]
.sym 31284 rvsoc.cpu0.D_insn_typ[0]
.sym 31285 $abc$63009$new_n3510_
.sym 31286 rvsoc.cpu0.F_insn_typ[2]
.sym 31287 rvsoc.cpu0.D_insn[18]
.sym 31288 $abc$63009$new_ys__n6074_
.sym 31289 rvsoc.cpu0.F_insn[13]
.sym 31291 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53373
.sym 31292 rvsoc.cpu0.sysregs[3][31]
.sym 31293 rvsoc.cpu0.D_next_pc[13]
.sym 31294 rvsoc.data_wdata[15]
.sym 31295 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[12]
.sym 31296 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[6]
.sym 31297 $abc$63009$new_ys__n1872_inv_
.sym 31298 rvsoc.cpu0.sysregs[3][20]
.sym 31299 $abc$63009$new_n3478_
.sym 31300 rvsoc.cpu0.sysregs[0][21]
.sym 31301 $abc$63009$new_n3616_
.sym 31302 rvsoc.cpu0.sysregs[1][31]
.sym 31303 rvsoc.data_wdata[29]
.sym 31304 rvsoc.cpu0.sysregs[3][26]
.sym 31305 rvsoc.cpu0.sysregs[1][19]
.sym 31318 rvsoc.cpu0.D_insn_typ[8]
.sym 31320 rvsoc.cpu0.D_actv_pc[13]
.sym 31321 rvsoc.cpu0.sysregs[3][15]
.sym 31322 rvsoc.cpu0.E_next_pc[13]
.sym 31324 $abc$63009$new_n3311_
.sym 31326 rvsoc.cpu0.D_insn_typ[8]
.sym 31327 rvsoc.data_wdata[13]
.sym 31328 $abc$63009$new_ys__n2493_inv_
.sym 31330 rvsoc.cpu0.sysregs[1][28]
.sym 31331 rvsoc.cpu0.sysregs[3][30]
.sym 31333 rvsoc.cpu0.D_insn[21]
.sym 31334 rvsoc.cpu0.sysregs[1][30]
.sym 31335 rvsoc.cpu0.sysregs[3][28]
.sym 31336 rvsoc.cpu0.D_next_pc[7]
.sym 31337 rvsoc.cpu0.E_actv_pc[13]
.sym 31338 rvsoc.cpu0.sysregs[1][15]
.sym 31339 rvsoc.cpu0.D_next_pc[13]
.sym 31341 $abc$63009$new_ys__n3517_
.sym 31342 $abc$63009$new_n3451_
.sym 31344 $abc$63009$new_n3451_
.sym 31345 $abc$63009$new_ys__n3517_
.sym 31346 rvsoc.data_wdata[13]
.sym 31353 rvsoc.cpu0.D_next_pc[7]
.sym 31358 rvsoc.cpu0.D_actv_pc[13]
.sym 31364 rvsoc.cpu0.D_next_pc[13]
.sym 31368 rvsoc.cpu0.sysregs[3][30]
.sym 31369 rvsoc.cpu0.sysregs[1][30]
.sym 31370 rvsoc.cpu0.D_insn[21]
.sym 31371 rvsoc.cpu0.D_insn_typ[8]
.sym 31374 rvsoc.cpu0.sysregs[3][28]
.sym 31375 rvsoc.cpu0.D_insn[21]
.sym 31376 rvsoc.cpu0.sysregs[1][28]
.sym 31377 rvsoc.cpu0.D_insn_typ[8]
.sym 31380 rvsoc.cpu0.D_insn[21]
.sym 31381 rvsoc.cpu0.D_insn_typ[8]
.sym 31382 rvsoc.cpu0.sysregs[1][15]
.sym 31383 rvsoc.cpu0.sysregs[3][15]
.sym 31386 rvsoc.cpu0.E_actv_pc[13]
.sym 31387 rvsoc.cpu0.E_next_pc[13]
.sym 31388 $abc$63009$new_ys__n2493_inv_
.sym 31389 $abc$63009$new_n3311_
.sym 31390 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 31391 rvsoc.clka
.sym 31393 $abc$63009$new_n4356_
.sym 31394 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[1]
.sym 31395 rvsoc.cpu0.D_next_pc[11]
.sym 31396 rvsoc.cpu0.D_funct3[2]
.sym 31397 $abc$63009$new_ys__n6086_
.sym 31398 $abc$63009$new_n5916_
.sym 31399 $abc$63009$new_ys__n2046_
.sym 31400 rvsoc.cpu0.D_next_pc[24]
.sym 31401 rvsoc.cpu0.E_Br_adrs[17]
.sym 31403 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[7]
.sym 31404 rvsoc.data_wdata[13]
.sym 31405 rvsoc.cpu0.sysregs[1][24]
.sym 31406 rvsoc.data_wdata[21]
.sym 31407 rvsoc.cpu0.E_Br_adrs[14]
.sym 31408 rvsoc.cpu0.D_insn_typ[4]
.sym 31409 rvsoc.cpu0.sysregs[1][27]
.sym 31410 rvsoc.data_adrs[2]
.sym 31411 rvsoc.data_wdata[17]
.sym 31412 rvsoc.cpu0.D_op1[4]
.sym 31413 $abc$63009$new_ys__n1936_inv_
.sym 31414 rvsoc.cpu0.sysregs[1][15]
.sym 31416 $abc$63009$new_n3518_
.sym 31417 p15
.sym 31418 $abc$63009$new_ys__n1880_inv_
.sym 31419 $abc$63009$new_ys__n2083_inv_
.sym 31420 rvsoc.cpu0.D_funct3[1]
.sym 31421 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 31422 rvsoc.cpu0.D_next_pc[7]
.sym 31423 $abc$63009$new_ys__n6026_
.sym 31424 rvsoc.cpu0.F_next_pc[11]
.sym 31425 rvsoc.cpu0.D_op2[6]
.sym 31426 rvsoc.cpu0.D_insn_typ[8]
.sym 31427 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 31428 $abc$63009$new_ys__n1873_inv_
.sym 31434 $abc$63009$new_n3311_
.sym 31435 rvsoc.cpu0.sysregs[1][1]
.sym 31436 rvsoc.cpu0.sysregs[3][27]
.sym 31437 rvsoc.cpu0.D_insn[21]
.sym 31438 $abc$63009$new_n5841_
.sym 31439 rvsoc.cpu0.D_sysidx[1]
.sym 31440 $abc$63009$new_n5927_
.sym 31442 rvsoc.cpu0.sysregs[3][13]
.sym 31445 rvsoc.cpu0.D_insn[21]
.sym 31446 rvsoc.cpu0.sysregs[0][27]
.sym 31447 rvsoc.cpu0.D_sysidx[1]
.sym 31448 rvsoc.cpu0.sysregs[1][13]
.sym 31449 rvsoc.cpu0.D_actv_pc[28]
.sym 31450 rvsoc.cpu0.D_insn_typ[8]
.sym 31451 rvsoc.cpu0.E_actv_pc[30]
.sym 31453 rvsoc.cpu0.sysregs[1][27]
.sym 31455 rvsoc.cpu0.sysregs[0][14]
.sym 31456 $abc$63009$new_ys__n2493_inv_
.sym 31457 rvsoc.cpu0.D_actv_pc[30]
.sym 31458 rvsoc.cpu0.E_next_pc[30]
.sym 31461 rvsoc.cpu0.sysregs[0][1]
.sym 31464 $abc$63009$new_n5887_
.sym 31465 rvsoc.cpu0.sysregs[1][14]
.sym 31467 $abc$63009$new_n5927_
.sym 31468 rvsoc.cpu0.sysregs[0][27]
.sym 31469 rvsoc.cpu0.D_sysidx[1]
.sym 31470 rvsoc.cpu0.sysregs[1][27]
.sym 31473 rvsoc.cpu0.D_actv_pc[30]
.sym 31479 rvsoc.cpu0.sysregs[1][14]
.sym 31480 rvsoc.cpu0.sysregs[0][14]
.sym 31481 rvsoc.cpu0.D_sysidx[1]
.sym 31482 $abc$63009$new_n5887_
.sym 31486 rvsoc.cpu0.D_actv_pc[28]
.sym 31491 rvsoc.cpu0.D_insn[21]
.sym 31492 rvsoc.cpu0.sysregs[1][13]
.sym 31493 rvsoc.cpu0.D_insn_typ[8]
.sym 31494 rvsoc.cpu0.sysregs[3][13]
.sym 31497 rvsoc.cpu0.sysregs[1][27]
.sym 31498 rvsoc.cpu0.D_insn_typ[8]
.sym 31499 rvsoc.cpu0.D_insn[21]
.sym 31500 rvsoc.cpu0.sysregs[3][27]
.sym 31503 $abc$63009$new_n3311_
.sym 31504 rvsoc.cpu0.E_actv_pc[30]
.sym 31505 $abc$63009$new_ys__n2493_inv_
.sym 31506 rvsoc.cpu0.E_next_pc[30]
.sym 31509 rvsoc.cpu0.sysregs[1][1]
.sym 31510 $abc$63009$new_n5841_
.sym 31511 rvsoc.cpu0.D_sysidx[1]
.sym 31512 rvsoc.cpu0.sysregs[0][1]
.sym 31513 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 31514 rvsoc.clka
.sym 31516 rvsoc.uart0.status[14]
.sym 31517 $abc$63009$new_n4400_
.sym 31518 $abc$63009$new_n4899_
.sym 31519 $abc$63009$new_n4228_
.sym 31520 rvsoc.spi0.status[10]
.sym 31521 rvsoc.uart0.status[16]
.sym 31522 $abc$63009$new_ys__n2025_
.sym 31523 $abc$63009$new_ys__n1552_
.sym 31524 $abc$63009$new_ys__n1976_
.sym 31526 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[29]
.sym 31529 rvsoc.cpu0.F_insn[28]
.sym 31530 $abc$63009$new_ys__n2074_
.sym 31533 rvsoc.cpu0.D_next_pc[24]
.sym 31534 rvsoc.cpu0.D_op1[5]
.sym 31535 $abc$63009$new_n4356_
.sym 31536 $abc$63009$new_n5927_
.sym 31537 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[1]
.sym 31538 $abc$63009$new_n3868_
.sym 31539 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[6]
.sym 31540 rvsoc.cpu0.D_insn[30]
.sym 31541 rvsoc.cpu0.sysregs[1][23]
.sym 31542 rvsoc.cpu0.D_funct3[2]
.sym 31543 rvsoc.data_wdata[27]
.sym 31544 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[28]
.sym 31545 rvsoc.cpu0.D_actv_pc[15]
.sym 31546 rvsoc.data_adrs[5]
.sym 31547 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[3]
.sym 31548 rvsoc.data_wdata[15]
.sym 31549 rvsoc.data_wdata[15]
.sym 31550 rvsoc.cpu0.D_insn[29]
.sym 31551 rvsoc.cpu0.sysregs[1][14]
.sym 31558 $abc$63009$new_n4514_
.sym 31562 $abc$63009$new_ys__n562_
.sym 31563 $abc$63009$new_n5896_
.sym 31564 $abc$63009$new_ys__n6068_
.sym 31568 rvsoc.cpu0.sysregs[3][24]
.sym 31570 rvsoc.cpu0.D_sysidx[0]
.sym 31571 rvsoc.cpu0.D_insn[21]
.sym 31572 rvsoc.cpu0.sysregs[3][31]
.sym 31575 $abc$63009$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 31576 rvsoc.cpu0.sysregs[3][26]
.sym 31577 p15
.sym 31578 rvsoc.cpu0.sysregs[1][19]
.sym 31580 rvsoc.cpu0.sysregs[2][31]
.sym 31582 rvsoc.cpu0.D_insn_typ[10]
.sym 31584 rvsoc.cpu0.sysregs[3][19]
.sym 31585 rvsoc.cpu0.sysregs[1][31]
.sym 31586 rvsoc.cpu0.D_insn_typ[8]
.sym 31587 rvsoc.cpu0.sysregs[1][24]
.sym 31588 rvsoc.cpu0.sysregs[2][26]
.sym 31590 $abc$63009$new_n5896_
.sym 31591 $abc$63009$new_n4514_
.sym 31592 rvsoc.cpu0.D_insn_typ[10]
.sym 31593 $abc$63009$new_ys__n6068_
.sym 31597 $abc$63009$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 31598 $abc$63009$new_ys__n562_
.sym 31599 p15
.sym 31602 rvsoc.cpu0.sysregs[3][19]
.sym 31603 rvsoc.cpu0.D_insn[21]
.sym 31604 rvsoc.cpu0.D_insn_typ[8]
.sym 31605 rvsoc.cpu0.sysregs[1][19]
.sym 31608 rvsoc.cpu0.D_insn[21]
.sym 31609 rvsoc.cpu0.sysregs[3][31]
.sym 31610 rvsoc.cpu0.sysregs[1][31]
.sym 31611 rvsoc.cpu0.D_insn_typ[8]
.sym 31621 rvsoc.cpu0.sysregs[2][26]
.sym 31622 rvsoc.cpu0.sysregs[3][26]
.sym 31623 rvsoc.cpu0.D_sysidx[0]
.sym 31626 rvsoc.cpu0.sysregs[3][31]
.sym 31628 rvsoc.cpu0.D_sysidx[0]
.sym 31629 rvsoc.cpu0.sysregs[2][31]
.sym 31632 rvsoc.cpu0.sysregs[1][24]
.sym 31633 rvsoc.cpu0.D_insn_typ[8]
.sym 31634 rvsoc.cpu0.D_insn[21]
.sym 31635 rvsoc.cpu0.sysregs[3][24]
.sym 31636 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 31637 rvsoc.clka
.sym 31640 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[1]
.sym 31641 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[2]
.sym 31642 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[3]
.sym 31643 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[4]
.sym 31644 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[5]
.sym 31645 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[6]
.sym 31646 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[7]
.sym 31647 rvsoc.uart0.div[10]
.sym 31648 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[3]
.sym 31649 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[3]
.sym 31650 rvsoc.cpu0.D_op3[4]
.sym 31651 $abc$63009$new_ys__n1527_inv_
.sym 31652 $abc$63009$new_ys__n2025_
.sym 31654 $abc$63009$new_n4165_
.sym 31655 rvsoc.cpu0.D_actv_pc[28]
.sym 31658 rvsoc.data_wdata[24]
.sym 31659 rvsoc.cpu0.D_actv_pc[13]
.sym 31660 $abc$63009$new_ys__n6068_
.sym 31661 $abc$63009$new_ys__n6059_inv_
.sym 31662 $abc$63009$new_n4899_
.sym 31663 $abc$63009$new_n4899_
.sym 31664 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[16]
.sym 31665 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[15]
.sym 31666 rvsoc.cpu0.D_op1[7]
.sym 31667 $abc$63009$new_ys__n3769_
.sym 31668 rvsoc.cpu0.D_insn[27]
.sym 31669 rvsoc.cpu0.D_op1[10]
.sym 31670 rvsoc.data_wdata[4]
.sym 31671 rvsoc.data_adrs[3]
.sym 31672 $PACKER_GND_NET
.sym 31673 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[5]
.sym 31682 $abc$63009$new_ys__n1597_
.sym 31683 rvsoc.cpu0.D_op2[3]
.sym 31684 $abc$63009$new_n4608_
.sym 31685 $abc$63009$new_ys__n5411_inv_
.sym 31686 rvsoc.cpu0.D_insn_typ[4]
.sym 31688 $abc$63009$new_ys__n1880_inv_
.sym 31689 $abc$63009$new_n3244_
.sym 31690 rvsoc.cpu0.D_insn_typ[0]
.sym 31691 $abc$63009$new_n3236_
.sym 31692 $abc$63009$new_ys__n1872_inv_
.sym 31693 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 31695 rvsoc.cpu0.D_op2[19]
.sym 31696 rvsoc.cpu0.D_funct3[1]
.sym 31698 $abc$63009$new_ys__n1873_inv_
.sym 31699 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[3]
.sym 31700 rvsoc.cpu0.D_insn_typ[5]
.sym 31703 rvsoc.cpu0.D_actv_pc[19]
.sym 31704 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[7]
.sym 31705 rvsoc.cpu0.D_actv_pc[15]
.sym 31706 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[7]
.sym 31707 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[3]
.sym 31708 rvsoc.cpu0.D_insn_typ[1]
.sym 31710 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[3]
.sym 31711 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[7]
.sym 31713 $abc$63009$new_n3236_
.sym 31714 rvsoc.cpu0.D_insn_typ[1]
.sym 31715 rvsoc.cpu0.D_insn_typ[5]
.sym 31716 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[3]
.sym 31719 rvsoc.cpu0.D_insn_typ[0]
.sym 31720 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[7]
.sym 31721 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[7]
.sym 31722 rvsoc.cpu0.D_insn_typ[4]
.sym 31725 rvsoc.cpu0.D_funct3[1]
.sym 31726 rvsoc.cpu0.D_op2[3]
.sym 31727 rvsoc.cpu0.D_op2[19]
.sym 31728 $abc$63009$new_ys__n1872_inv_
.sym 31731 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[3]
.sym 31732 rvsoc.cpu0.D_insn_typ[4]
.sym 31733 rvsoc.cpu0.D_insn_typ[0]
.sym 31734 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[3]
.sym 31743 rvsoc.cpu0.D_actv_pc[19]
.sym 31744 $abc$63009$new_ys__n1597_
.sym 31745 $abc$63009$new_ys__n1880_inv_
.sym 31746 $abc$63009$new_n4608_
.sym 31749 $abc$63009$new_ys__n1873_inv_
.sym 31750 $abc$63009$new_ys__n1880_inv_
.sym 31751 rvsoc.cpu0.D_actv_pc[15]
.sym 31752 $abc$63009$new_ys__n5411_inv_
.sym 31755 rvsoc.cpu0.D_insn_typ[1]
.sym 31756 $abc$63009$new_n3244_
.sym 31757 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[7]
.sym 31758 rvsoc.cpu0.D_insn_typ[5]
.sym 31759 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 31760 rvsoc.clka
.sym 31761 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 31762 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[8]
.sym 31763 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[9]
.sym 31764 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[10]
.sym 31765 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[11]
.sym 31766 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[12]
.sym 31767 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[13]
.sym 31768 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[14]
.sym 31769 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[15]
.sym 31770 rvsoc.data_wdata[18]
.sym 31771 rvsoc.data_wdata[10]
.sym 31772 rvsoc.data_adrs[5]
.sym 31773 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[0]
.sym 31774 rvsoc.cpu0.D_op1[5]
.sym 31776 rvsoc.cpu0.D_actv_pc[30]
.sym 31777 rvsoc.uart0.div[23]
.sym 31778 rvsoc.data_wdata[16]
.sym 31779 $abc$63009$new_n4579_
.sym 31780 $abc$63009$new_ys__n6107_
.sym 31781 rvsoc.cpu0.D_insn[18]
.sym 31782 rvsoc.cpu0.D_insn[28]
.sym 31783 rvsoc.cpu0.D_insn[31]
.sym 31784 rvsoc.cpu0.E_next_pc[30]
.sym 31785 rvsoc.cpu0.D_op1[0]
.sym 31786 rvsoc.cpu0.D_op1[15]
.sym 31787 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[6]
.sym 31788 rvsoc.data_adrs[2]
.sym 31789 $abc$63009$new_n3616_
.sym 31790 rvsoc.cpu0.D_op1[3]
.sym 31791 rvsoc.cpu0.D_op2[5]
.sym 31792 rvsoc.cpu0.D_op1[19]
.sym 31793 rvsoc.data_wdata[6]
.sym 31794 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[12]
.sym 31795 rvsoc.cpu0.sysregs[1][19]
.sym 31796 rvsoc.cpu0.D_insn[25]
.sym 31797 rvsoc.cpu0.D_op1[6]
.sym 31803 rvsoc.cpu0.D_insn_typ[4]
.sym 31804 rvsoc.cpu0.D_insn_typ[5]
.sym 31805 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[2]
.sym 31808 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[5]
.sym 31809 $abc$63009$new_n3240_
.sym 31810 rvsoc.cpu0.D_op2[20]
.sym 31812 rvsoc.cpu0.D_insn_typ[5]
.sym 31813 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[2]
.sym 31814 rvsoc.cpu0.D_insn_typ[4]
.sym 31815 $abc$63009$new_ys__n1872_inv_
.sym 31816 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[5]
.sym 31819 $abc$63009$new_n3250_
.sym 31821 rvsoc.cpu0.D_op2[4]
.sym 31822 rvsoc.cpu0.D_insn_typ[1]
.sym 31824 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[10]
.sym 31825 rvsoc.cpu0.D_funct3[1]
.sym 31826 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[2]
.sym 31829 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[10]
.sym 31830 rvsoc.cpu0.D_insn_typ[0]
.sym 31831 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[10]
.sym 31832 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 31833 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[5]
.sym 31834 $abc$63009$new_n3234_
.sym 31836 rvsoc.cpu0.D_insn_typ[0]
.sym 31837 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[10]
.sym 31838 rvsoc.cpu0.D_insn_typ[4]
.sym 31839 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[10]
.sym 31842 rvsoc.cpu0.D_op2[20]
.sym 31843 rvsoc.cpu0.D_op2[4]
.sym 31844 $abc$63009$new_ys__n1872_inv_
.sym 31845 rvsoc.cpu0.D_funct3[1]
.sym 31854 rvsoc.cpu0.D_insn_typ[5]
.sym 31855 $abc$63009$new_n3240_
.sym 31856 rvsoc.cpu0.D_insn_typ[1]
.sym 31857 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[5]
.sym 31860 $abc$63009$new_n3250_
.sym 31861 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[10]
.sym 31862 rvsoc.cpu0.D_insn_typ[5]
.sym 31863 rvsoc.cpu0.D_insn_typ[1]
.sym 31866 rvsoc.cpu0.D_insn_typ[5]
.sym 31867 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[2]
.sym 31868 rvsoc.cpu0.D_insn_typ[1]
.sym 31869 $abc$63009$new_n3234_
.sym 31872 rvsoc.cpu0.D_insn_typ[0]
.sym 31873 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[5]
.sym 31874 rvsoc.cpu0.D_insn_typ[4]
.sym 31875 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[5]
.sym 31878 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[2]
.sym 31879 rvsoc.cpu0.D_insn_typ[0]
.sym 31880 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[2]
.sym 31881 rvsoc.cpu0.D_insn_typ[4]
.sym 31882 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 31883 rvsoc.clka
.sym 31884 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 31885 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[16]
.sym 31886 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[17]
.sym 31887 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[18]
.sym 31888 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[19]
.sym 31889 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[20]
.sym 31890 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[21]
.sym 31891 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[22]
.sym 31892 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[23]
.sym 31893 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[27]
.sym 31894 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[12]
.sym 31896 rvsoc.cpu0.D_op1[15]
.sym 31897 rvsoc.cpu0.E_op1[15]
.sym 31898 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[14]
.sym 31899 rvsoc.data_adrs[2]
.sym 31900 $abc$63009$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 31901 rvsoc.uart0.div[21]
.sym 31902 rvsoc.data_wdata[21]
.sym 31903 rvsoc.cpu0.F_insn[29]
.sym 31904 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[8]
.sym 31905 rvsoc.cpu0.D_actv_pc[11]
.sym 31906 rvsoc.cpu0.D_op2[20]
.sym 31907 $PACKER_VCC_NET
.sym 31908 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[14]
.sym 31910 rvsoc.uart0.rx_divcnt[12]
.sym 31911 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[21]
.sym 31912 rvsoc.cpu0.D_insn[31]
.sym 31913 rvsoc.cpu0.D_op1[4]
.sym 31914 rvsoc.cpu0.D_op3[1]
.sym 31915 rvsoc.data_wdata[14]
.sym 31916 rvsoc.cpu0.D_op3[2]
.sym 31917 rvsoc.cpu0.D_op1[22]
.sym 31918 rvsoc.cpu0.D_op3[3]
.sym 31919 rvsoc.cpu0.D_op1[14]
.sym 31920 $abc$63009$new_ys__n6026_
.sym 31931 rvsoc.cpu0.D_op1[4]
.sym 31932 rvsoc.cpu0.D_op3[2]
.sym 31935 rvsoc.cpu0.D_op1[1]
.sym 31936 rvsoc.cpu0.D_op1[2]
.sym 31937 rvsoc.cpu0.D_op1[7]
.sym 31938 rvsoc.cpu0.D_op3[1]
.sym 31942 rvsoc.cpu0.D_op3[3]
.sym 31943 rvsoc.cpu0.D_op1[5]
.sym 31945 rvsoc.cpu0.D_op3[7]
.sym 31946 rvsoc.cpu0.D_op3[5]
.sym 31947 rvsoc.cpu0.D_op3[6]
.sym 31950 rvsoc.cpu0.D_op1[3]
.sym 31953 rvsoc.cpu0.D_op3[4]
.sym 31954 rvsoc.cpu0.D_op1[0]
.sym 31955 rvsoc.cpu0.D_op3[0]
.sym 31957 rvsoc.cpu0.D_op1[6]
.sym 31958 $auto$alumacc.cc:474:replace_alu$3202.C[1]
.sym 31960 rvsoc.cpu0.D_op1[0]
.sym 31961 rvsoc.cpu0.D_op3[0]
.sym 31964 $auto$alumacc.cc:474:replace_alu$3202.C[2]
.sym 31966 rvsoc.cpu0.D_op1[1]
.sym 31967 rvsoc.cpu0.D_op3[1]
.sym 31968 $auto$alumacc.cc:474:replace_alu$3202.C[1]
.sym 31970 $auto$alumacc.cc:474:replace_alu$3202.C[3]
.sym 31972 rvsoc.cpu0.D_op1[2]
.sym 31973 rvsoc.cpu0.D_op3[2]
.sym 31974 $auto$alumacc.cc:474:replace_alu$3202.C[2]
.sym 31976 $auto$alumacc.cc:474:replace_alu$3202.C[4]
.sym 31978 rvsoc.cpu0.D_op3[3]
.sym 31979 rvsoc.cpu0.D_op1[3]
.sym 31980 $auto$alumacc.cc:474:replace_alu$3202.C[3]
.sym 31982 $auto$alumacc.cc:474:replace_alu$3202.C[5]
.sym 31984 rvsoc.cpu0.D_op1[4]
.sym 31985 rvsoc.cpu0.D_op3[4]
.sym 31986 $auto$alumacc.cc:474:replace_alu$3202.C[4]
.sym 31988 $auto$alumacc.cc:474:replace_alu$3202.C[6]
.sym 31990 rvsoc.cpu0.D_op3[5]
.sym 31991 rvsoc.cpu0.D_op1[5]
.sym 31992 $auto$alumacc.cc:474:replace_alu$3202.C[5]
.sym 31994 $auto$alumacc.cc:474:replace_alu$3202.C[7]
.sym 31996 rvsoc.cpu0.D_op3[6]
.sym 31997 rvsoc.cpu0.D_op1[6]
.sym 31998 $auto$alumacc.cc:474:replace_alu$3202.C[6]
.sym 32000 $auto$alumacc.cc:474:replace_alu$3202.C[8]
.sym 32002 rvsoc.cpu0.D_op1[7]
.sym 32003 rvsoc.cpu0.D_op3[7]
.sym 32004 $auto$alumacc.cc:474:replace_alu$3202.C[7]
.sym 32008 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[24]
.sym 32009 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[25]
.sym 32010 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[26]
.sym 32011 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[27]
.sym 32012 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[28]
.sym 32013 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[29]
.sym 32014 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[30]
.sym 32015 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[31]
.sym 32017 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[3]
.sym 32018 $abc$63009$new_ys__n3258_inv_
.sym 32020 rvsoc.eram.adrs[0]
.sym 32021 rvsoc.cpu0.D_op1[16]
.sym 32022 rvsoc.cpu0.E_op1[31]
.sym 32023 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 32024 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[1]
.sym 32025 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[7]
.sym 32026 rvsoc.cpu0.D_op1[16]
.sym 32027 rvsoc.eram.adrs[2]
.sym 32028 rvsoc.cpu0.D_op2[12]
.sym 32029 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[21]
.sym 32030 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[4]
.sym 32031 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 32033 rvsoc.data_wdata[15]
.sym 32034 rvsoc.cpu0.D_op3[20]
.sym 32035 $abc$63009$new_n3944_
.sym 32036 rvsoc.data_wdata[25]
.sym 32037 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[26]
.sym 32038 rvsoc.cpu0.D_op1[30]
.sym 32039 rvsoc.data_wdata[27]
.sym 32040 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[28]
.sym 32041 rvsoc.cpu0.D_op3[0]
.sym 32042 rvsoc.cpu0.D_op1[29]
.sym 32043 rvsoc.cpu0.D_op1[27]
.sym 32044 $auto$alumacc.cc:474:replace_alu$3202.C[8]
.sym 32049 rvsoc.cpu0.D_op3[12]
.sym 32051 rvsoc.cpu0.D_op3[13]
.sym 32055 rvsoc.cpu0.D_op3[14]
.sym 32058 rvsoc.cpu0.D_op1[9]
.sym 32059 rvsoc.cpu0.D_op3[8]
.sym 32061 rvsoc.cpu0.D_op1[14]
.sym 32062 rvsoc.cpu0.D_op1[8]
.sym 32068 rvsoc.cpu0.D_op1[12]
.sym 32070 rvsoc.cpu0.D_op1[13]
.sym 32073 rvsoc.cpu0.D_op3[9]
.sym 32074 rvsoc.cpu0.D_op3[11]
.sym 32075 rvsoc.cpu0.D_op1[10]
.sym 32076 rvsoc.cpu0.D_op3[10]
.sym 32077 rvsoc.cpu0.D_op1[15]
.sym 32079 rvsoc.cpu0.D_op1[11]
.sym 32080 rvsoc.cpu0.D_op3[15]
.sym 32081 $auto$alumacc.cc:474:replace_alu$3202.C[9]
.sym 32083 rvsoc.cpu0.D_op3[8]
.sym 32084 rvsoc.cpu0.D_op1[8]
.sym 32085 $auto$alumacc.cc:474:replace_alu$3202.C[8]
.sym 32087 $auto$alumacc.cc:474:replace_alu$3202.C[10]
.sym 32089 rvsoc.cpu0.D_op1[9]
.sym 32090 rvsoc.cpu0.D_op3[9]
.sym 32091 $auto$alumacc.cc:474:replace_alu$3202.C[9]
.sym 32093 $auto$alumacc.cc:474:replace_alu$3202.C[11]
.sym 32095 rvsoc.cpu0.D_op1[10]
.sym 32096 rvsoc.cpu0.D_op3[10]
.sym 32097 $auto$alumacc.cc:474:replace_alu$3202.C[10]
.sym 32099 $auto$alumacc.cc:474:replace_alu$3202.C[12]
.sym 32101 rvsoc.cpu0.D_op3[11]
.sym 32102 rvsoc.cpu0.D_op1[11]
.sym 32103 $auto$alumacc.cc:474:replace_alu$3202.C[11]
.sym 32105 $auto$alumacc.cc:474:replace_alu$3202.C[13]
.sym 32107 rvsoc.cpu0.D_op1[12]
.sym 32108 rvsoc.cpu0.D_op3[12]
.sym 32109 $auto$alumacc.cc:474:replace_alu$3202.C[12]
.sym 32111 $auto$alumacc.cc:474:replace_alu$3202.C[14]
.sym 32113 rvsoc.cpu0.D_op3[13]
.sym 32114 rvsoc.cpu0.D_op1[13]
.sym 32115 $auto$alumacc.cc:474:replace_alu$3202.C[13]
.sym 32117 $auto$alumacc.cc:474:replace_alu$3202.C[15]
.sym 32119 rvsoc.cpu0.D_op1[14]
.sym 32120 rvsoc.cpu0.D_op3[14]
.sym 32121 $auto$alumacc.cc:474:replace_alu$3202.C[14]
.sym 32123 $auto$alumacc.cc:474:replace_alu$3202.C[16]
.sym 32125 rvsoc.cpu0.D_op3[15]
.sym 32126 rvsoc.cpu0.D_op1[15]
.sym 32127 $auto$alumacc.cc:474:replace_alu$3202.C[15]
.sym 32131 rvsoc.uart0.rx_divcnt[12]
.sym 32132 rvsoc.uart0.rx_divcnt[7]
.sym 32133 $abc$63009$new_ys__n5610_
.sym 32134 rvsoc.uart0.rx_divcnt[6]
.sym 32135 rvsoc.uart0.rx_divcnt[2]
.sym 32136 rvsoc.uart0.rx_divcnt[11]
.sym 32137 rvsoc.uart0.rx_divcnt[5]
.sym 32138 rvsoc.uart0.txbfr[2]
.sym 32140 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 32142 $abc$63009$new_n4839_
.sym 32143 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[10]
.sym 32144 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[30]
.sym 32145 $abc$63009$new_ys__n6098_
.sym 32146 rvsoc.cpu0.D_op2[30]
.sym 32147 rvsoc.cpu0.D_op3[13]
.sym 32148 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[31]
.sym 32149 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[2]
.sym 32150 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[24]
.sym 32151 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[11]
.sym 32152 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[15]
.sym 32153 $abc$63009$new_n3280_
.sym 32154 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[26]
.sym 32155 $abc$63009$new_ys__n3769_
.sym 32156 rvsoc.uart0.rx_divcnt[16]
.sym 32158 rvsoc.data_wdata[4]
.sym 32159 $abc$63009$new_ys__n2826_
.sym 32161 rvsoc.cpu0.D_op1[10]
.sym 32162 rvsoc.data_wdata[9]
.sym 32163 $abc$63009$new_n4899_
.sym 32164 $PACKER_GND_NET
.sym 32165 rvsoc.cpu0.D_op1[7]
.sym 32166 rvsoc.cpu0.D_op3[15]
.sym 32167 $auto$alumacc.cc:474:replace_alu$3202.C[16]
.sym 32173 rvsoc.cpu0.D_op1[22]
.sym 32174 rvsoc.cpu0.D_op1[23]
.sym 32175 rvsoc.cpu0.D_op3[19]
.sym 32176 rvsoc.cpu0.D_op3[22]
.sym 32177 rvsoc.cpu0.D_op1[20]
.sym 32178 rvsoc.cpu0.D_op1[19]
.sym 32179 rvsoc.cpu0.D_op1[17]
.sym 32180 rvsoc.cpu0.D_op3[23]
.sym 32181 rvsoc.cpu0.D_op3[18]
.sym 32182 rvsoc.cpu0.D_op1[18]
.sym 32187 rvsoc.cpu0.D_op3[17]
.sym 32189 rvsoc.cpu0.D_op1[16]
.sym 32193 rvsoc.cpu0.D_op1[21]
.sym 32194 rvsoc.cpu0.D_op3[20]
.sym 32197 rvsoc.cpu0.D_op3[21]
.sym 32201 rvsoc.cpu0.D_op3[16]
.sym 32204 $auto$alumacc.cc:474:replace_alu$3202.C[17]
.sym 32206 rvsoc.cpu0.D_op1[16]
.sym 32207 rvsoc.cpu0.D_op3[16]
.sym 32208 $auto$alumacc.cc:474:replace_alu$3202.C[16]
.sym 32210 $auto$alumacc.cc:474:replace_alu$3202.C[18]
.sym 32212 rvsoc.cpu0.D_op3[17]
.sym 32213 rvsoc.cpu0.D_op1[17]
.sym 32214 $auto$alumacc.cc:474:replace_alu$3202.C[17]
.sym 32216 $auto$alumacc.cc:474:replace_alu$3202.C[19]
.sym 32218 rvsoc.cpu0.D_op1[18]
.sym 32219 rvsoc.cpu0.D_op3[18]
.sym 32220 $auto$alumacc.cc:474:replace_alu$3202.C[18]
.sym 32222 $auto$alumacc.cc:474:replace_alu$3202.C[20]
.sym 32224 rvsoc.cpu0.D_op1[19]
.sym 32225 rvsoc.cpu0.D_op3[19]
.sym 32226 $auto$alumacc.cc:474:replace_alu$3202.C[19]
.sym 32228 $auto$alumacc.cc:474:replace_alu$3202.C[21]
.sym 32230 rvsoc.cpu0.D_op1[20]
.sym 32231 rvsoc.cpu0.D_op3[20]
.sym 32232 $auto$alumacc.cc:474:replace_alu$3202.C[20]
.sym 32234 $auto$alumacc.cc:474:replace_alu$3202.C[22]
.sym 32236 rvsoc.cpu0.D_op3[21]
.sym 32237 rvsoc.cpu0.D_op1[21]
.sym 32238 $auto$alumacc.cc:474:replace_alu$3202.C[21]
.sym 32240 $auto$alumacc.cc:474:replace_alu$3202.C[23]
.sym 32242 rvsoc.cpu0.D_op1[22]
.sym 32243 rvsoc.cpu0.D_op3[22]
.sym 32244 $auto$alumacc.cc:474:replace_alu$3202.C[22]
.sym 32246 $auto$alumacc.cc:474:replace_alu$3202.C[24]
.sym 32248 rvsoc.cpu0.D_op1[23]
.sym 32249 rvsoc.cpu0.D_op3[23]
.sym 32250 $auto$alumacc.cc:474:replace_alu$3202.C[23]
.sym 32254 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[22]
.sym 32255 rvsoc.cpu0.E_add12[22]
.sym 32256 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[26]
.sym 32257 rvsoc.data_wdata[27]
.sym 32258 $abc$63009$new_n3943_
.sym 32259 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[21]
.sym 32260 rvsoc.cpu0.E_add12[5]
.sym 32261 rvsoc.cpu0.E_add12[6]
.sym 32262 rvsoc.cpu0.D_op2[6]
.sym 32263 rvsoc.cpu0.D_op1[6]
.sym 32264 rvsoc.cpu0.D_op1[6]
.sym 32265 rvsoc.resetn
.sym 32266 $abc$63009$new_n3640_
.sym 32267 rvsoc.uart0.rx_divcnt[5]
.sym 32268 rvsoc.cpu0.D_op2[10]
.sym 32269 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 32270 rvsoc.cpu0.D_op2[4]
.sym 32271 rvsoc.cpu0.D_op3[7]
.sym 32272 rvsoc.cpu0.D_op1[0]
.sym 32273 $abc$63009$new_ys__n4103_
.sym 32274 rvsoc.cpu0.D_op2[7]
.sym 32275 rvsoc.data_wdata[10]
.sym 32276 rvsoc.cpu0.D_op3[23]
.sym 32277 rvsoc.cpu0.D_op1[22]
.sym 32278 rvsoc.data_wdata[6]
.sym 32279 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[25]
.sym 32280 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 32281 $abc$63009$new_n3635_
.sym 32282 rvsoc.cpu0.D_op1[15]
.sym 32283 rvsoc.cpu0.D_op1[19]
.sym 32284 rvsoc.cpu0.D_op1[6]
.sym 32285 rvsoc.cpu0.D_op1[28]
.sym 32286 rvsoc.cpu0.D_op1[3]
.sym 32287 rvsoc.uart0.rx_divcnt[25]
.sym 32288 rvsoc.cpu0.D_op3[9]
.sym 32289 $abc$63009$new_n3616_
.sym 32290 $auto$alumacc.cc:474:replace_alu$3202.C[24]
.sym 32295 rvsoc.cpu0.D_op3[26]
.sym 32296 rvsoc.cpu0.D_op1[31]
.sym 32297 rvsoc.cpu0.D_op1[30]
.sym 32301 rvsoc.cpu0.D_op1[28]
.sym 32302 rvsoc.cpu0.D_op1[26]
.sym 32303 rvsoc.cpu0.D_op3[30]
.sym 32307 rvsoc.cpu0.D_op1[27]
.sym 32308 rvsoc.cpu0.D_op3[27]
.sym 32314 rvsoc.cpu0.D_op1[29]
.sym 32317 rvsoc.cpu0.D_op3[25]
.sym 32318 rvsoc.cpu0.D_op1[25]
.sym 32319 rvsoc.cpu0.D_op1[24]
.sym 32322 rvsoc.cpu0.D_op3[31]
.sym 32324 rvsoc.cpu0.D_op3[29]
.sym 32325 rvsoc.cpu0.D_op3[28]
.sym 32326 rvsoc.cpu0.D_op3[24]
.sym 32327 $auto$alumacc.cc:474:replace_alu$3202.C[25]
.sym 32329 rvsoc.cpu0.D_op1[24]
.sym 32330 rvsoc.cpu0.D_op3[24]
.sym 32331 $auto$alumacc.cc:474:replace_alu$3202.C[24]
.sym 32333 $auto$alumacc.cc:474:replace_alu$3202.C[26]
.sym 32335 rvsoc.cpu0.D_op3[25]
.sym 32336 rvsoc.cpu0.D_op1[25]
.sym 32337 $auto$alumacc.cc:474:replace_alu$3202.C[25]
.sym 32339 $auto$alumacc.cc:474:replace_alu$3202.C[27]
.sym 32341 rvsoc.cpu0.D_op1[26]
.sym 32342 rvsoc.cpu0.D_op3[26]
.sym 32343 $auto$alumacc.cc:474:replace_alu$3202.C[26]
.sym 32345 $auto$alumacc.cc:474:replace_alu$3202.C[28]
.sym 32347 rvsoc.cpu0.D_op3[27]
.sym 32348 rvsoc.cpu0.D_op1[27]
.sym 32349 $auto$alumacc.cc:474:replace_alu$3202.C[27]
.sym 32351 $auto$alumacc.cc:474:replace_alu$3202.C[29]
.sym 32353 rvsoc.cpu0.D_op3[28]
.sym 32354 rvsoc.cpu0.D_op1[28]
.sym 32355 $auto$alumacc.cc:474:replace_alu$3202.C[28]
.sym 32357 $auto$alumacc.cc:474:replace_alu$3202.C[30]
.sym 32359 rvsoc.cpu0.D_op3[29]
.sym 32360 rvsoc.cpu0.D_op1[29]
.sym 32361 $auto$alumacc.cc:474:replace_alu$3202.C[29]
.sym 32363 $auto$alumacc.cc:474:replace_alu$3202.C[31]
.sym 32365 rvsoc.cpu0.D_op3[30]
.sym 32366 rvsoc.cpu0.D_op1[30]
.sym 32367 $auto$alumacc.cc:474:replace_alu$3202.C[30]
.sym 32371 rvsoc.cpu0.D_op3[31]
.sym 32372 rvsoc.cpu0.D_op1[31]
.sym 32373 $auto$alumacc.cc:474:replace_alu$3202.C[31]
.sym 32377 rvsoc.uart0.rx_divcnt[16]
.sym 32378 $abc$63009$new_ys__n1131_
.sym 32379 rvsoc.uart0.rx_divcnt[13]
.sym 32380 rvsoc.uart0.rx_divcnt[8]
.sym 32381 rvsoc.uart0.rx_divcnt[1]
.sym 32382 rvsoc.uart0.rx_divcnt[15]
.sym 32383 rvsoc.uart0.rx_divcnt[10]
.sym 32384 rvsoc.uart0.rx_divcnt[14]
.sym 32385 rvsoc.cpu0.D_op3[30]
.sym 32386 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[10]
.sym 32387 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[0]
.sym 32390 rvsoc.cpu0.D_op1[31]
.sym 32391 $abc$63009$new_n5929_
.sym 32392 rvsoc.data_wdata[27]
.sym 32393 $abc$63009$new_ys__n10315_
.sym 32394 $abc$63009$new_ys__n3291_inv_
.sym 32395 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[3]
.sym 32396 $PACKER_VCC_NET
.sym 32397 rvsoc.cpu0.E_op1[16]
.sym 32398 rvsoc.cpu0.add_op12[6]
.sym 32399 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[7]
.sym 32400 $abc$63009$new_ys__n1252_
.sym 32401 $abc$63009$new_ys__n2350_inv_
.sym 32402 rvsoc.cpu0.D_op3[3]
.sym 32403 rvsoc.data_wdata[14]
.sym 32404 $abc$63009$new_ys__n2827_
.sym 32405 rvsoc.cpu0.D_op1[24]
.sym 32406 $abc$63009$new_n5114_
.sym 32407 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[21]
.sym 32408 rvsoc.cpu0.D_op1[22]
.sym 32409 rvsoc.cpu0.D_op1[4]
.sym 32410 rvsoc.cpu0.D_op3[1]
.sym 32411 rvsoc.cpu0.D_op1[14]
.sym 32412 $abc$63009$new_n5114_
.sym 32419 $abc$63009$new_ys__n2350_inv_
.sym 32420 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[23]
.sym 32422 $abc$63009$new_n3943_
.sym 32424 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[19]
.sym 32425 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[9]
.sym 32427 $abc$63009$new_ys__n3769_
.sym 32430 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[22]
.sym 32432 rvsoc.data_wdata[9]
.sym 32433 rvsoc.cpu0.E_add12[6]
.sym 32435 $abc$63009$new_ys__n2827_
.sym 32436 rvsoc.cpu0.add_op12[9]
.sym 32439 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[25]
.sym 32440 rvsoc.cpu0.cpu_rs2[9]
.sym 32441 rvsoc.cpu0.E_op1[6]
.sym 32443 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[20]
.sym 32444 rvsoc.cpu0.E_op1[31]
.sym 32449 $abc$63009$new_n3616_
.sym 32451 $abc$63009$new_n3943_
.sym 32453 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[23]
.sym 32457 rvsoc.cpu0.E_op1[31]
.sym 32458 rvsoc.cpu0.E_add12[6]
.sym 32459 rvsoc.cpu0.E_op1[6]
.sym 32463 $abc$63009$new_n3943_
.sym 32466 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[25]
.sym 32470 $abc$63009$new_n3943_
.sym 32472 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[19]
.sym 32476 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[22]
.sym 32477 $abc$63009$new_n3943_
.sym 32481 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[9]
.sym 32482 $abc$63009$new_ys__n3769_
.sym 32483 $abc$63009$new_ys__n2350_inv_
.sym 32484 rvsoc.cpu0.add_op12[9]
.sym 32487 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[20]
.sym 32489 $abc$63009$new_n3943_
.sym 32493 rvsoc.data_wdata[9]
.sym 32494 $abc$63009$new_n3616_
.sym 32495 $abc$63009$new_ys__n2827_
.sym 32496 rvsoc.cpu0.cpu_rs2[9]
.sym 32498 rvsoc.clkn
.sym 32499 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 32500 rvsoc.uart0.rx_divcnt[30]
.sym 32501 rvsoc.uart0.rx_divcnt[24]
.sym 32502 rvsoc.uart0.rx_divcnt[31]
.sym 32503 rvsoc.uart0.rx_divcnt[29]
.sym 32504 $abc$63009$new_n3646_
.sym 32505 rvsoc.uart0.rx_divcnt[27]
.sym 32506 $abc$63009$new_n3624_
.sym 32507 rvsoc.uart0.rx_divcnt[28]
.sym 32508 rvsoc.uart0.rx_divcnt[22]
.sym 32509 rvsoc.cpu0.D_op1[5]
.sym 32510 rvsoc.cpu0.D_op1[5]
.sym 32512 rvsoc.cpu0.D_op1[5]
.sym 32513 rvsoc.cpu0.E_op1[31]
.sym 32514 $abc$63009$new_ys__n1164_
.sym 32515 rvsoc.cpu0.add_op12[14]
.sym 32516 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[6]
.sym 32517 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 32518 rvsoc.cpu0.D_op2[9]
.sym 32519 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[4]
.sym 32520 rvsoc.uart0.rx_divcnt[19]
.sym 32521 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[9]
.sym 32522 rvsoc.uart0.rx_divcnt[22]
.sym 32523 rvsoc.cpu0.add_op12[15]
.sym 32524 $abc$63009$new_n5112_
.sym 32525 rvsoc.data_wdata[15]
.sym 32526 $abc$63009$new_n4228_
.sym 32527 rvsoc.cpu0.D_op1[4]
.sym 32529 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 32530 rvsoc.cpu0.D_op1[30]
.sym 32531 rvsoc.data_wdata[25]
.sym 32532 rvsoc.data_wdata[13]
.sym 32533 rvsoc.cpu0.D_op1[29]
.sym 32534 rvsoc.data_wdata[3]
.sym 32535 $abc$63009$new_ys__n10325_
.sym 32542 $abc$63009$new_ys__n3289_inv_
.sym 32544 $abc$63009$new_ys__n3283_inv_
.sym 32545 rvsoc.data_wdata[11]
.sym 32547 rvsoc.data_wdata[25]
.sym 32548 $abc$63009$new_ys__n3252_inv_
.sym 32550 rvsoc.data_wdata[6]
.sym 32551 $abc$63009$new_ys__n3248_inv_
.sym 32552 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 32554 rvsoc.data_wdata[2]
.sym 32557 rvsoc.data_wdata[8]
.sym 32559 $abc$63009$new_n3616_
.sym 32561 rvsoc.data_wdata[9]
.sym 32562 rvsoc.cpu0.cpu_rs2[2]
.sym 32563 rvsoc.data_wdata[28]
.sym 32564 $abc$63009$new_ys__n2827_
.sym 32565 $abc$63009$new_ys__n2826_
.sym 32566 $abc$63009$new_ys__n3244_inv_
.sym 32569 $abc$63009$new_ys__n3254_inv_
.sym 32570 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 32571 $abc$63009$new_ys__n3258_inv_
.sym 32572 rvsoc.data_wdata[4]
.sym 32575 $abc$63009$new_ys__n3248_inv_
.sym 32576 rvsoc.data_wdata[6]
.sym 32577 $abc$63009$new_ys__n2826_
.sym 32580 $abc$63009$new_ys__n2826_
.sym 32581 rvsoc.data_wdata[8]
.sym 32582 $abc$63009$new_ys__n3252_inv_
.sym 32587 $abc$63009$new_ys__n3258_inv_
.sym 32588 rvsoc.data_wdata[11]
.sym 32589 $abc$63009$new_ys__n2826_
.sym 32592 $abc$63009$new_ys__n2826_
.sym 32594 $abc$63009$new_ys__n3289_inv_
.sym 32595 rvsoc.data_wdata[28]
.sym 32598 $abc$63009$new_ys__n3244_inv_
.sym 32599 $abc$63009$new_ys__n2826_
.sym 32600 rvsoc.data_wdata[4]
.sym 32604 $abc$63009$new_ys__n3254_inv_
.sym 32605 rvsoc.data_wdata[9]
.sym 32606 $abc$63009$new_ys__n2826_
.sym 32610 rvsoc.data_wdata[2]
.sym 32611 rvsoc.cpu0.cpu_rs2[2]
.sym 32612 $abc$63009$new_n3616_
.sym 32613 $abc$63009$new_ys__n2827_
.sym 32616 $abc$63009$new_ys__n3283_inv_
.sym 32617 rvsoc.data_wdata[25]
.sym 32618 $abc$63009$new_ys__n2826_
.sym 32620 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 32621 rvsoc.clka
.sym 32622 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 32623 rvsoc.cpu0.D_op3[3]
.sym 32624 $abc$63009$new_n5330_
.sym 32625 $abc$63009$new_n5040_
.sym 32626 $abc$63009$new_n5312_
.sym 32627 rvsoc.cpu0.D_op3[1]
.sym 32628 rvsoc.cpu0.D_op3[15]
.sym 32629 $abc$63009$new_n5111_
.sym 32630 $abc$63009$new_ys__n3266_inv_
.sym 32632 $abc$63009$new_ys__n3289_inv_
.sym 32634 rvsoc.data_wdata[15]
.sym 32635 rvsoc.cpu0.D_op1[21]
.sym 32636 $abc$63009$new_n3624_
.sym 32637 rvsoc.cpu0.add_op12[17]
.sym 32638 rvsoc.uart0.rx_divcnt[29]
.sym 32639 rvsoc.cpu0.cpu_rs2[4]
.sym 32640 rvsoc.uart0.rx_divcnt[28]
.sym 32641 rvsoc.cpu0.D_op2[16]
.sym 32642 rvsoc.uart0.rx_divcnt[30]
.sym 32643 rvsoc.cpu0.D_op2[17]
.sym 32645 rvsoc.cpu0.add_op12[16]
.sym 32646 rvsoc.cpu0.E_op1[14]
.sym 32647 rvsoc.data_wdata[9]
.sym 32648 rvsoc.data_wdata[31]
.sym 32649 $abc$63009$new_ys__n10329_
.sym 32650 rvsoc.cpu0.D_op3[15]
.sym 32651 $abc$63009$new_ys__n2826_
.sym 32652 $abc$63009$new_ys__n3244_inv_
.sym 32653 rvsoc.cpu0.D_op1[10]
.sym 32655 $abc$63009$auto$memory_bram.cc:836:replace_cell$3943[15]
.sym 32656 $abc$63009$new_ys__n10319_
.sym 32657 rvsoc.cpu0.D_op1[7]
.sym 32658 rvsoc.data_wdata[4]
.sym 32666 $abc$63009$new_n5331_
.sym 32667 rvsoc.cpu0.E_rd[2]
.sym 32668 $abc$63009$new_n5212_
.sym 32669 $abc$63009$new_ys__n10815_inv_
.sym 32670 $abc$63009$new_ys__n10335_
.sym 32671 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 32673 $abc$63009$new_n5146_
.sym 32674 $abc$63009$new_n5043_
.sym 32675 $abc$63009$new_ys__n10339_
.sym 32676 $abc$63009$new_n5114_
.sym 32677 $abc$63009$new_ys__n10315_
.sym 32678 $abc$63009$new_n5045_
.sym 32679 $abc$63009$new_n5041_
.sym 32680 $abc$63009$new_ys__n10319_
.sym 32681 $abc$63009$new_n5330_
.sym 32682 $abc$63009$new_n5040_
.sym 32683 $abc$63009$new_n5211_
.sym 32684 $abc$63009$new_n5112_
.sym 32687 rvsoc.data_wdata[15]
.sym 32688 $abc$63009$new_n5046_
.sym 32689 $abc$63009$new_n5145_
.sym 32690 $abc$63009$new_n5313_
.sym 32691 $abc$63009$new_n5312_
.sym 32694 $abc$63009$new_n5111_
.sym 32695 $abc$63009$new_ys__n10325_
.sym 32697 $abc$63009$new_n5212_
.sym 32698 $abc$63009$new_n5211_
.sym 32699 $abc$63009$new_ys__n10325_
.sym 32700 $abc$63009$new_n5045_
.sym 32703 $abc$63009$new_n5043_
.sym 32704 $abc$63009$new_n5040_
.sym 32705 $abc$63009$new_n5046_
.sym 32706 $abc$63009$new_ys__n10315_
.sym 32709 $abc$63009$new_ys__n10339_
.sym 32710 $abc$63009$new_n5045_
.sym 32711 $abc$63009$new_n5331_
.sym 32712 $abc$63009$new_n5330_
.sym 32715 rvsoc.cpu0.E_rd[2]
.sym 32717 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 32721 $abc$63009$new_n5041_
.sym 32722 rvsoc.data_wdata[15]
.sym 32724 $abc$63009$new_ys__n10815_inv_
.sym 32727 $abc$63009$new_n5045_
.sym 32728 $abc$63009$new_n5146_
.sym 32729 $abc$63009$new_n5114_
.sym 32730 $abc$63009$new_n5145_
.sym 32733 $abc$63009$new_ys__n10319_
.sym 32734 $abc$63009$new_n5111_
.sym 32735 $abc$63009$new_n5112_
.sym 32736 $abc$63009$new_n5046_
.sym 32739 $abc$63009$new_n5045_
.sym 32740 $abc$63009$new_n5312_
.sym 32741 $abc$63009$new_n5313_
.sym 32742 $abc$63009$new_ys__n10335_
.sym 32746 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[5]
.sym 32747 $abc$63009$new_n5145_
.sym 32748 $abc$63009$new_ys__n3238_inv_
.sym 32749 $abc$63009$new_n5211_
.sym 32750 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[3]
.sym 32751 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[2]
.sym 32752 $abc$63009$new_ys__n3242_inv_
.sym 32753 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[10]
.sym 32755 rvsoc.data_wdata[30]
.sym 32756 rvsoc.data_wdata[30]
.sym 32758 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[20]
.sym 32759 $abc$63009$new_n5146_
.sym 32760 rvsoc.data_wdata[15]
.sym 32761 rvsoc.cpu0.D_op2[30]
.sym 32762 rvsoc.cpu0.D_op3[24]
.sym 32763 rvsoc.cpu0.add_op12[28]
.sym 32764 rvsoc.cpu0.add_op12[24]
.sym 32765 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[1]
.sym 32766 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[2]
.sym 32767 rvsoc.data_wdata[10]
.sym 32768 rvsoc.cpu0.D_op3[14]
.sym 32769 rvsoc.cpu0.D_op2[24]
.sym 32770 rvsoc.data_wdata[6]
.sym 32771 rvsoc.cpu0.D_op1[16]
.sym 32772 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 32773 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[2]
.sym 32774 rvsoc.cpu0.D_op1[15]
.sym 32775 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[15]
.sym 32776 rvsoc.cpu0.D_op2[27]
.sym 32777 $abc$63009$new_n3616_
.sym 32778 rvsoc.cpu0.D_op1[3]
.sym 32779 rvsoc.cpu0.D_op1[19]
.sym 32780 rvsoc.cpu0.D_op1[6]
.sym 32781 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[10]
.sym 32789 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[9]
.sym 32791 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[11]
.sym 32792 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[10]
.sym 32793 $abc$63009$new_ys__n3769_
.sym 32796 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[30]
.sym 32798 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 32799 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[4]
.sym 32800 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[10]
.sym 32801 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[9]
.sym 32802 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[8]
.sym 32804 rvsoc.cpu0.add_op12[30]
.sym 32805 $abc$63009$new_n3648_
.sym 32806 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[6]
.sym 32808 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[8]
.sym 32810 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 32812 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[6]
.sym 32813 $abc$63009$new_ys__n2350_inv_
.sym 32814 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[4]
.sym 32816 $abc$63009$new_n3640_
.sym 32818 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[11]
.sym 32821 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 32822 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[4]
.sym 32823 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[4]
.sym 32826 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 32827 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[10]
.sym 32828 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[10]
.sym 32832 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[9]
.sym 32833 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 32835 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[9]
.sym 32838 $abc$63009$new_ys__n2350_inv_
.sym 32839 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[30]
.sym 32840 rvsoc.cpu0.add_op12[30]
.sym 32841 $abc$63009$new_ys__n3769_
.sym 32844 $abc$63009$new_n3640_
.sym 32846 $abc$63009$new_n3648_
.sym 32850 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 32851 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[11]
.sym 32853 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[11]
.sym 32857 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 32858 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[8]
.sym 32859 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[8]
.sym 32862 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 32864 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[6]
.sym 32865 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[6]
.sym 32866 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 32867 rvsoc.clka
.sym 32869 $abc$63009$new_n5294_
.sym 32870 $abc$63009$new_n5244_
.sym 32871 $abc$63009$new_n4770_
.sym 32872 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[6]
.sym 32873 $abc$63009$new_n5276_
.sym 32874 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[8]
.sym 32875 $abc$63009$new_n5321_
.sym 32876 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[11]
.sym 32877 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[1]
.sym 32878 $abc$63009$new_n4363_
.sym 32881 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 32882 $abc$63009$new_n5212_
.sym 32883 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[9]
.sym 32884 $PACKER_VCC_NET
.sym 32885 $abc$63009$new_n5041_
.sym 32886 $abc$63009$new_ys__n1272_
.sym 32887 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[4]
.sym 32888 $abc$63009$new_n4872_
.sym 32889 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[31]
.sym 32890 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[25]
.sym 32891 rvsoc.cpu0.D_op2[15]
.sym 32892 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[30]
.sym 32893 $abc$63009$new_n5114_
.sym 32894 rvsoc.cpu0.D_op1[0]
.sym 32895 rvsoc.cpu0.D_op1[22]
.sym 32896 $abc$63009$new_ys__n933_
.sym 32897 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[6]
.sym 32898 rvsoc.cpu0.cpu_rs2[1]
.sym 32899 $abc$63009$new_ys__n2350_inv_
.sym 32900 rvsoc.cpu0.D_op1[4]
.sym 32901 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 32902 rvsoc.cpu0.D_op1[15]
.sym 32903 rvsoc.cpu0.D_op1[14]
.sym 32904 $abc$63009$new_ys__n2827_
.sym 32910 $abc$63009$new_ys__n10327_
.sym 32911 $abc$63009$new_n5245_
.sym 32912 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 32914 $abc$63009$new_n5277_
.sym 32915 $abc$63009$new_n5179_
.sym 32916 rvsoc.data_wdata[14]
.sym 32918 $abc$63009$new_n5295_
.sym 32919 $abc$63009$new_n5148_
.sym 32920 $abc$63009$new_n5322_
.sym 32921 $abc$63009$new_ys__n10329_
.sym 32922 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 32923 $abc$63009$auto$rtlil.cc:1819:NotGate$62435
.sym 32924 $abc$63009$new_n5315_
.sym 32926 $abc$63009$new_n5294_
.sym 32927 $abc$63009$new_n5244_
.sym 32928 rvsoc.data_wdata[4]
.sym 32929 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 32930 rvsoc.resetn
.sym 32931 $abc$63009$new_ys__n2828_
.sym 32932 $abc$63009$new_n5321_
.sym 32933 $abc$63009$new_n5046_
.sym 32934 $abc$63009$new_n5041_
.sym 32935 rvsoc.cpu0.cpu_rs1[14]
.sym 32936 $abc$63009$new_n5279_
.sym 32937 $abc$63009$new_n5045_
.sym 32938 $abc$63009$new_n5276_
.sym 32943 $abc$63009$new_n5277_
.sym 32944 $abc$63009$new_n5046_
.sym 32945 $abc$63009$new_ys__n10329_
.sym 32946 $abc$63009$new_n5276_
.sym 32950 rvsoc.data_wdata[14]
.sym 32951 $abc$63009$new_ys__n2828_
.sym 32952 rvsoc.cpu0.cpu_rs1[14]
.sym 32955 $abc$63009$new_n5321_
.sym 32956 $abc$63009$new_n5322_
.sym 32957 $abc$63009$new_n5045_
.sym 32958 $abc$63009$new_n5315_
.sym 32963 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 32964 rvsoc.resetn
.sym 32968 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 32973 $abc$63009$new_n5279_
.sym 32974 $abc$63009$new_n5294_
.sym 32975 $abc$63009$new_n5295_
.sym 32976 $abc$63009$new_n5045_
.sym 32979 $abc$63009$new_ys__n10327_
.sym 32980 $abc$63009$new_n5245_
.sym 32981 $abc$63009$new_n5045_
.sym 32982 $abc$63009$new_n5244_
.sym 32985 $abc$63009$new_n5041_
.sym 32986 rvsoc.data_wdata[4]
.sym 32987 $abc$63009$new_n5179_
.sym 32988 $abc$63009$new_n5148_
.sym 32989 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 32990 rvsoc.clka
.sym 32991 $abc$63009$auto$rtlil.cc:1819:NotGate$62435
.sym 32993 $abc$63009$new_ys__n1478_
.sym 32996 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[0]
.sym 32997 rvsoc.uart0.rx_divcnt[0]
.sym 32998 $abc$63009$new_n3614_
.sym 32999 $abc$63009$new_n3618_
.sym 33000 $abc$63009$new_n5245_
.sym 33001 $abc$63009$new_ys__n11205_
.sym 33004 $abc$63009$new_ys__n10327_
.sym 33005 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 33006 rvsoc.cpu0.D_op2[2]
.sym 33007 $abc$63009$new_n5277_
.sym 33008 rvsoc.cpu0.D_op1[12]
.sym 33009 rvsoc.cpu0.D_op1[11]
.sym 33010 $abc$63009$new_n5277_
.sym 33011 rvsoc.cpu0.D_op2[9]
.sym 33012 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 33013 $abc$63009$new_n4105_
.sym 33014 $abc$63009$auto$memory_bram.cc:836:replace_cell$3943[15]
.sym 33015 $abc$63009$new_n5148_
.sym 33018 rvsoc.cpu0.D_op1[6]
.sym 33019 rvsoc.cpu0.D_op1[27]
.sym 33020 rvsoc.data_wdata[3]
.sym 33021 rvsoc.cpu0.D_op1[30]
.sym 33022 rvsoc.cpu0.D_op1[5]
.sym 33023 $abc$63009$new_n5045_
.sym 33024 $abc$63009$new_n4526_
.sym 33025 rvsoc.cpu0.D_op1[27]
.sym 33026 rvsoc.cpu0.D_op1[4]
.sym 33033 $abc$63009$new_ys__n1275_
.sym 33035 $abc$63009$new_n4770_
.sym 33036 rvsoc.cpu0.D_op1[27]
.sym 33037 $abc$63009$auto$rtlil.cc:1819:NotGate$62435
.sym 33038 rvsoc.data_wdata[3]
.sym 33040 $abc$63009$new_n4766_
.sym 33041 rvsoc.cpu0.cpu_rs1[15]
.sym 33042 rvsoc.data_wdata[6]
.sym 33044 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 33046 rvsoc.cpu0.D_op2[27]
.sym 33047 rvsoc.data_wdata[0]
.sym 33048 rvsoc.data_wdata[4]
.sym 33049 rvsoc.data_wdata[15]
.sym 33050 $abc$63009$new_ys__n1272_
.sym 33051 rvsoc.cpu0.cpu_rs1[5]
.sym 33052 rvsoc.cpu0.cpu_rs1[4]
.sym 33053 rvsoc.cpu0.cpu_rs1[3]
.sym 33054 $abc$63009$new_n4765_
.sym 33056 rvsoc.data_wdata[5]
.sym 33057 $abc$63009$new_ys__n2828_
.sym 33058 rvsoc.cpu0.cpu_rs1[6]
.sym 33060 $abc$63009$new_n4772_
.sym 33061 $abc$63009$new_ys__n2828_
.sym 33064 rvsoc.cpu0.cpu_rs1[0]
.sym 33066 $abc$63009$new_n4770_
.sym 33067 $abc$63009$new_n4766_
.sym 33068 $abc$63009$new_n4772_
.sym 33069 $abc$63009$new_n4765_
.sym 33072 rvsoc.cpu0.cpu_rs1[4]
.sym 33073 rvsoc.data_wdata[4]
.sym 33074 $abc$63009$new_ys__n2828_
.sym 33078 rvsoc.data_wdata[15]
.sym 33079 rvsoc.cpu0.cpu_rs1[15]
.sym 33081 $abc$63009$new_ys__n2828_
.sym 33084 $abc$63009$new_ys__n1272_
.sym 33085 $abc$63009$new_ys__n1275_
.sym 33086 rvsoc.cpu0.D_op1[27]
.sym 33087 rvsoc.cpu0.D_op2[27]
.sym 33091 rvsoc.data_wdata[3]
.sym 33092 rvsoc.cpu0.cpu_rs1[3]
.sym 33093 $abc$63009$new_ys__n2828_
.sym 33096 $abc$63009$new_ys__n2828_
.sym 33097 rvsoc.cpu0.cpu_rs1[6]
.sym 33099 rvsoc.data_wdata[6]
.sym 33103 rvsoc.data_wdata[0]
.sym 33104 rvsoc.cpu0.cpu_rs1[0]
.sym 33105 $abc$63009$new_ys__n2828_
.sym 33108 $abc$63009$new_ys__n2828_
.sym 33110 rvsoc.data_wdata[5]
.sym 33111 rvsoc.cpu0.cpu_rs1[5]
.sym 33112 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 33113 rvsoc.clka
.sym 33114 $abc$63009$auto$rtlil.cc:1819:NotGate$62435
.sym 33115 $abc$63009$new_ys__n12748_inv_
.sym 33116 $abc$63009$new_ys__n12720_inv_
.sym 33117 $abc$63009$new_ys__n12754_inv_
.sym 33118 $abc$63009$new_ys__n12752_inv_
.sym 33119 $abc$63009$new_ys__n12718_inv_
.sym 33120 $abc$63009$new_ys__n12722_inv_
.sym 33121 $abc$63009$new_ys__n12750_inv_
.sym 33122 $abc$63009$new_ys__n12716_inv_
.sym 33123 rvsoc.cpu0.D_op1[3]
.sym 33124 $abc$63009$new_n4387_
.sym 33127 rvsoc.cpu0.D_op1[1]
.sym 33128 rvsoc.cpu0.D_op2[3]
.sym 33129 rvsoc.cpu0.cpu_rs2[0]
.sym 33130 rvsoc.cpu0.D_op1[2]
.sym 33131 rvsoc.cpu0.D_op1[4]
.sym 33132 $abc$63009$new_n4872_
.sym 33133 $abc$63009$new_n4707_
.sym 33134 rvsoc.cpu0.D_op2[29]
.sym 33135 rvsoc.cpu0.D_op1[18]
.sym 33136 rvsoc.cpu0.D_op2[3]
.sym 33137 rvsoc.cpu0.D_op1[3]
.sym 33138 rvsoc.cpu0.D_op1[9]
.sym 33139 $abc$63009$new_n5554_
.sym 33140 rvsoc.cpu0.D_op1[15]
.sym 33141 rvsoc.cpu0.D_op1[12]
.sym 33143 $PACKER_VCC_NET
.sym 33145 $abc$63009$new_ys__n12841_
.sym 33146 rvsoc.cpu0.D_op1[10]
.sym 33147 $abc$63009$new_ys__n1271_
.sym 33148 rvsoc.cpu0.D_op1[0]
.sym 33149 $abc$63009$new_n4104_
.sym 33150 rvsoc.cpu0.D_op1[7]
.sym 33157 rvsoc.cpu0.D_op1[4]
.sym 33158 rvsoc.cpu0.D_op2[31]
.sym 33159 rvsoc.cpu0.D_op2[30]
.sym 33160 $abc$63009$new_n4833_
.sym 33161 $abc$63009$new_ys__n1275_
.sym 33162 rvsoc.cpu0.D_op2[0]
.sym 33163 rvsoc.cpu0.D_op1[5]
.sym 33165 rvsoc.cpu0.D_op1[30]
.sym 33166 $abc$63009$new_ys__n933_
.sym 33167 rvsoc.cpu0.D_op1[31]
.sym 33168 $abc$63009$new_ys__n12664_inv_
.sym 33169 $abc$63009$new_ys__n1275_
.sym 33170 $abc$63009$new_ys__n1272_
.sym 33173 $abc$63009$new_ys__n1271_
.sym 33174 $abc$63009$new_n4831_
.sym 33175 $abc$63009$new_ys__n928_inv_
.sym 33176 $abc$63009$new_ys__n1271_
.sym 33179 $abc$63009$new_n4276_
.sym 33180 $abc$63009$new_ys__n11211_
.sym 33181 $abc$63009$new_n4707_
.sym 33183 $abc$63009$new_ys__n12839_
.sym 33184 $abc$63009$new_n4526_
.sym 33186 $abc$63009$new_n4853_
.sym 33189 rvsoc.cpu0.D_op1[30]
.sym 33190 rvsoc.cpu0.D_op2[30]
.sym 33195 rvsoc.cpu0.D_op1[4]
.sym 33196 rvsoc.cpu0.D_op2[0]
.sym 33197 rvsoc.cpu0.D_op1[5]
.sym 33201 $abc$63009$new_ys__n1275_
.sym 33202 $abc$63009$new_ys__n12664_inv_
.sym 33203 $abc$63009$new_n4707_
.sym 33204 $abc$63009$new_ys__n11211_
.sym 33207 $abc$63009$new_ys__n1272_
.sym 33208 $abc$63009$new_ys__n1271_
.sym 33209 rvsoc.cpu0.D_op2[30]
.sym 33210 rvsoc.cpu0.D_op1[30]
.sym 33213 rvsoc.cpu0.D_op2[31]
.sym 33214 $abc$63009$new_ys__n1271_
.sym 33215 rvsoc.cpu0.D_op1[31]
.sym 33216 $abc$63009$new_n4853_
.sym 33219 $abc$63009$new_n4526_
.sym 33220 $abc$63009$new_ys__n12839_
.sym 33221 $abc$63009$new_n4276_
.sym 33225 rvsoc.cpu0.D_op2[31]
.sym 33226 $abc$63009$new_ys__n1275_
.sym 33227 rvsoc.cpu0.D_op1[31]
.sym 33228 $abc$63009$new_ys__n1272_
.sym 33231 $abc$63009$new_ys__n933_
.sym 33232 $abc$63009$new_n4833_
.sym 33233 $abc$63009$new_ys__n928_inv_
.sym 33234 $abc$63009$new_n4831_
.sym 33238 $abc$63009$new_ys__n12700_inv_
.sym 33239 $abc$63009$new_ys__n12726_inv_
.sym 33240 $abc$63009$new_ys__n12760_inv_
.sym 33241 $abc$63009$new_ys__n12730_inv_
.sym 33242 $abc$63009$new_ys__n12728_inv_
.sym 33243 $abc$63009$new_ys__n12756_inv_
.sym 33244 $abc$63009$new_ys__n12724_inv_
.sym 33245 $abc$63009$new_ys__n12758_inv_
.sym 33246 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[0]
.sym 33247 $abc$63009$new_ys__n1240_
.sym 33250 rvsoc.data_wdata[26]
.sym 33251 rvsoc.cpu0.D_op2[4]
.sym 33252 rvsoc.cpu0.D_op1[14]
.sym 33253 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 33254 rvsoc.cpu0.D_op2[31]
.sym 33255 rvsoc.cpu0.D_op2[30]
.sym 33256 $abc$63009$new_ys__n12664_inv_
.sym 33257 $abc$63009$new_ys__n1275_
.sym 33258 rvsoc.cpu0.D_op2[0]
.sym 33259 rvsoc.cpu0.D_op1[20]
.sym 33260 $abc$63009$new_n4105_
.sym 33261 rvsoc.cpu0.D_op1[5]
.sym 33263 rvsoc.cpu0.D_op1[16]
.sym 33266 $abc$63009$new_ys__n1873_inv_
.sym 33267 $abc$63009$new_n5566_
.sym 33271 rvsoc.cpu0.D_op1[19]
.sym 33272 rvsoc.cpu0.D_op2[1]
.sym 33279 rvsoc.cpu0.D_op1[16]
.sym 33280 rvsoc.cpu0.D_op2[2]
.sym 33281 $abc$63009$new_n4276_
.sym 33282 $abc$63009$new_ys__n12732_inv_
.sym 33283 $abc$63009$new_n4526_
.sym 33284 $abc$63009$new_ys__n1873_inv_
.sym 33285 $abc$63009$new_ys__n12736_inv_
.sym 33286 $abc$63009$new_n4830_
.sym 33287 rvsoc.cpu0.D_op1[17]
.sym 33288 $abc$63009$new_ys__n12764_inv_
.sym 33289 $abc$63009$new_n4105_
.sym 33291 rvsoc.cpu0.D_op1[15]
.sym 33293 $abc$63009$new_ys__n12762_inv_
.sym 33294 rvsoc.cpu0.D_op2[0]
.sym 33295 $abc$63009$new_ys__n5426_inv_
.sym 33297 rvsoc.cpu0.D_op2[3]
.sym 33298 rvsoc.cpu0.D_op2[1]
.sym 33299 rvsoc.cpu0.D_op2[4]
.sym 33300 $abc$63009$new_ys__n12689_inv_
.sym 33301 rvsoc.cpu0.D_op1[18]
.sym 33303 $abc$63009$new_n4104_
.sym 33305 $abc$63009$new_ys__n12841_
.sym 33307 $abc$63009$new_n4839_
.sym 33308 $abc$63009$new_ys__n12704_inv_
.sym 33309 $abc$63009$new_ys__n12712_inv_
.sym 33312 $abc$63009$new_n4526_
.sym 33313 $abc$63009$new_ys__n12841_
.sym 33314 $abc$63009$new_n4276_
.sym 33315 $abc$63009$new_n4830_
.sym 33318 rvsoc.cpu0.D_op1[17]
.sym 33319 rvsoc.cpu0.D_op1[18]
.sym 33321 rvsoc.cpu0.D_op2[0]
.sym 33324 rvsoc.cpu0.D_op2[3]
.sym 33325 $abc$63009$new_ys__n12689_inv_
.sym 33326 rvsoc.cpu0.D_op2[4]
.sym 33327 $abc$63009$new_n4105_
.sym 33330 $abc$63009$new_ys__n12762_inv_
.sym 33332 rvsoc.cpu0.D_op2[1]
.sym 33333 $abc$63009$new_ys__n12764_inv_
.sym 33336 $abc$63009$new_ys__n12704_inv_
.sym 33337 $abc$63009$new_n4104_
.sym 33338 rvsoc.cpu0.D_op2[3]
.sym 33339 $abc$63009$new_ys__n12712_inv_
.sym 33342 $abc$63009$new_ys__n12732_inv_
.sym 33343 $abc$63009$new_ys__n12736_inv_
.sym 33344 rvsoc.cpu0.D_op2[2]
.sym 33348 rvsoc.cpu0.D_op2[0]
.sym 33349 rvsoc.cpu0.D_op1[15]
.sym 33350 rvsoc.cpu0.D_op1[16]
.sym 33354 $abc$63009$new_ys__n1873_inv_
.sym 33355 $abc$63009$new_ys__n5426_inv_
.sym 33356 $abc$63009$new_n4839_
.sym 33358 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 33359 rvsoc.clka
.sym 33361 $abc$63009$new_ys__n12706_inv_
.sym 33364 $abc$63009$new_ys__n12702_inv_
.sym 33373 rvsoc.cpu0.D_op1[31]
.sym 33374 rvsoc.cpu0.D_op1[31]
.sym 33375 $abc$63009$new_ys__n12704_inv_
.sym 33376 rvsoc.cpu0.D_op1[30]
.sym 33377 rvsoc.cpu0.D_op1[23]
.sym 33378 $abc$63009$new_ys__n1182_inv_
.sym 33379 $abc$63009$new_n4686_
.sym 33381 rvsoc.cpu0.D_op1[29]
.sym 33382 $abc$63009$new_ys__n12708_inv_
.sym 33383 rvsoc.cpu0.D_op1[17]
.sym 33387 rvsoc.cpu0.D_op2[0]
.sym 33391 rvsoc.cpu0.D_op1[22]
.sym 33403 $abc$63009$new_ys__n12764_inv_
.sym 33405 rvsoc.cpu0.D_op2[0]
.sym 33415 rvsoc.cpu0.D_op2[2]
.sym 33416 $abc$63009$new_ys__n12736_inv_
.sym 33417 $abc$63009$new_ys__n12766_inv_
.sym 33418 $abc$63009$new_ys__n12768_inv_
.sym 33422 $abc$63009$new_ys__n12740_inv_
.sym 33425 rvsoc.cpu0.D_op1[20]
.sym 33431 rvsoc.cpu0.D_op1[19]
.sym 33432 rvsoc.cpu0.D_op2[1]
.sym 33436 $abc$63009$new_ys__n12764_inv_
.sym 33437 $abc$63009$new_ys__n12766_inv_
.sym 33438 rvsoc.cpu0.D_op2[1]
.sym 33466 rvsoc.cpu0.D_op2[2]
.sym 33467 $abc$63009$new_ys__n12736_inv_
.sym 33468 $abc$63009$new_ys__n12740_inv_
.sym 33471 $abc$63009$new_ys__n12768_inv_
.sym 33472 rvsoc.cpu0.D_op2[1]
.sym 33473 $abc$63009$new_ys__n12766_inv_
.sym 33477 rvsoc.cpu0.D_op1[20]
.sym 33479 rvsoc.cpu0.D_op2[0]
.sym 33480 rvsoc.cpu0.D_op1[19]
.sym 33492 rvsoc.cpu0.D_op2[3]
.sym 33494 rvsoc.cpu0.D_op2[2]
.sym 33496 rvsoc.cpu0.D_op2[3]
.sym 33499 rvsoc.cpu0.D_op2[2]
.sym 33500 rvsoc.gpio0.dir[1]
.sym 33501 $abc$63009$new_n4276_
.sym 33503 rvsoc.cpu0.D_op1[0]
.sym 33513 rvsoc.cpu0.D_op1[27]
.sym 33517 rvsoc.gpio0.dir[1]
.sym 33584 rvsoc.dram.adrs[7]
.sym 33587 rvsoc.spi0.status[5]
.sym 33594 rvsoc.cpu0.F_insn_typ[15]
.sym 33599 $abc$63009$new_ys__n1880_inv_
.sym 33602 $abc$63009$new_ys__n1873_inv_
.sym 33603 $abc$63009$new_n4897_
.sym 33605 rvsoc.cpu0.D_insn_typ[6]
.sym 33607 rvsoc.cpu0.D_insn[17]
.sym 33718 rvsoc.mem_vdata[5][5]
.sym 33720 rvsoc.eram.adrs[3]
.sym 33722 $abc$63009$new_ys__n3769_
.sym 33723 rvsoc.eram.adrs[3]
.sym 33724 rvsoc.dram.adrs[11]
.sym 33725 rvsoc.data_wdata[5]
.sym 33726 rvsoc.code_adrs[11]
.sym 33727 rvsoc.mem_vdata[1][0]
.sym 33728 rvsoc.dram.adrs[12]
.sym 33729 rvsoc.cpu0.D_insn[3]
.sym 33731 rvsoc.mem_vdata[1][3]
.sym 33732 rvsoc.mem_vdata[1][5]
.sym 33733 rvsoc.data_adrs[5]
.sym 33734 rvsoc.mem_vdata[1][1]
.sym 33753 rvsoc.data_adrs[9]
.sym 33754 $PACKER_GND_NET
.sym 33756 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 33760 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 33761 $abc$63009$new_ys__n5894_
.sym 33762 rvsoc.dram.adrs[7]
.sym 33766 rvsoc.code_adrs[9]
.sym 33767 rvsoc.cpu0.F_insn_typ[5]
.sym 33768 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 33769 rvsoc.cpu0.F_insn_typ[12]
.sym 33771 rvsoc.cpu0.E_insn[3]
.sym 33772 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 33778 $abc$63009$new_ys__n12580_
.sym 33811 rvsoc.cpu0.D_insn[3]
.sym 33816 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 33858 rvsoc.cpu0.D_insn[3]
.sym 33868 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 33869 rvsoc.clka
.sym 33870 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$35817[0]_$glb_sr
.sym 33872 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[1]
.sym 33873 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[2]
.sym 33874 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[3]
.sym 33875 rvsoc.uart0.cfg[6]
.sym 33877 $abc$63009$new_n5828_
.sym 33878 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[0]
.sym 33882 rvsoc.cpu0.E_take_Br
.sym 33883 rvsoc.mem_vdata[1][12]
.sym 33884 rvsoc.data_wdata[4]
.sym 33885 rvsoc.dram.adrs[4]
.sym 33886 rvsoc.mem_vdata[5][20]
.sym 33887 rvsoc.mem_vdata[1][11]
.sym 33888 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 33889 rvsoc.dram.adrs[2]
.sym 33890 rvsoc.cpu0.F_insn[14]
.sym 33891 rvsoc.mem_vdata[1][21]
.sym 33892 rvsoc.data_adrs[3]
.sym 33893 rvsoc.code_adrs[28]
.sym 33894 rvsoc.code_adrs[6]
.sym 33895 rvsoc.data_wdata[12]
.sym 33896 rvsoc.data_wdata[18]
.sym 33897 rvsoc.cpu0.F_insn_typ[2]
.sym 33898 rvsoc.data_adrs[11]
.sym 33900 $abc$63009$new_ys__n2345_
.sym 33901 rvsoc.data_adrs[2]
.sym 33902 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[0]
.sym 33904 rvsoc.data_wdata[18]
.sym 33905 rvsoc.data_adrs[9]
.sym 33917 $abc$63009$new_n3088_
.sym 33923 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 33925 $abc$63009$techmap$techmap\rvsoc.cpu0.$procmux$2516.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13725_Y
.sym 33927 $abc$63009$new_ys__n5894_
.sym 33930 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[2]
.sym 33931 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[3]
.sym 33935 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[0]
.sym 33937 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[1]
.sym 33938 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[2]
.sym 33939 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[3]
.sym 33940 $abc$63009$new_ys__n2493_inv_
.sym 33943 $abc$63009$new_ys__n12580_
.sym 33945 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[1]
.sym 33946 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[2]
.sym 33947 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[3]
.sym 33948 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[0]
.sym 33951 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[0]
.sym 33952 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[1]
.sym 33953 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[3]
.sym 33954 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[2]
.sym 33957 $abc$63009$new_ys__n5894_
.sym 33958 $abc$63009$new_ys__n2493_inv_
.sym 33959 $abc$63009$new_ys__n12580_
.sym 33960 $abc$63009$new_n3088_
.sym 33963 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[3]
.sym 33964 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[2]
.sym 33965 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[0]
.sym 33966 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[1]
.sym 33975 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[3]
.sym 33976 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[2]
.sym 33977 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[0]
.sym 33978 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[1]
.sym 33981 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[3]
.sym 33982 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[0]
.sym 33983 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[1]
.sym 33984 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[2]
.sym 33987 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[2]
.sym 33988 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[1]
.sym 33989 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[0]
.sym 33990 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[3]
.sym 33991 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 33992 rvsoc.clka
.sym 33993 $abc$63009$techmap$techmap\rvsoc.cpu0.$procmux$2516.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13725_Y
.sym 33994 rvsoc.cpu0.F_insn_typ[6]
.sym 33995 $abc$63009$new_ys__n4854_
.sym 33996 $abc$63009$new_n3984_
.sym 33997 $abc$63009$new_ys__n4848_
.sym 33998 rvsoc.cpu0.F_insn_typ[10]
.sym 33999 $abc$63009$new_ys__n12601_
.sym 34000 rvsoc.cpu0.F_insn_typ[8]
.sym 34001 rvsoc.cpu0.F_insn_typ[2]
.sym 34004 $abc$63009$auto$rtlil.cc:1712:And$3922[25]
.sym 34005 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 34006 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 34007 rvsoc.mem_vdata[1][17]
.sym 34008 $abc$63009$new_ys__n2493_inv_
.sym 34009 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[3]
.sym 34010 rvsoc.eram.adrs[2]
.sym 34011 rvsoc.data_adrs[2]
.sym 34012 rvsoc.mem_vdata[1][16]
.sym 34013 $abc$63009$new_n3088_
.sym 34014 rvsoc.mem_vdata[1][21]
.sym 34015 $abc$63009$new_ys__n5894_
.sym 34016 rvsoc.mem_vdata[1][18]
.sym 34017 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[2]
.sym 34018 rvsoc.data_wdata[6]
.sym 34020 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[3]
.sym 34021 $abc$63009$new_ys__n2343_
.sym 34022 $abc$63009$new_ys__n1880_inv_
.sym 34025 rvsoc.cpu0.F_insn_typ[7]
.sym 34026 rvsoc.spi0.status[31]
.sym 34027 rvsoc.uart0.status[6]
.sym 34028 rvsoc.eram.adrs[2]
.sym 34035 rvsoc.cpu0.F_insn_typ[13]
.sym 34037 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 34039 rvsoc.cpu0.E_insn_typ[8]
.sym 34041 rvsoc.cpu0.F_insn_typ[5]
.sym 34042 rvsoc.cpu0.F_insn_typ[12]
.sym 34044 rvsoc.cpu0.E_insn_typ[2]
.sym 34045 rvsoc.cpu0.D_insn_typ[3]
.sym 34046 rvsoc.cpu0.F_insn_typ[15]
.sym 34047 rvsoc.cpu0.D_insn_typ[2]
.sym 34048 rvsoc.cpu0.E_insn[3]
.sym 34049 rvsoc.cpu0.D_insn_typ[6]
.sym 34052 rvsoc.cpu0.D_insn[25]
.sym 34054 rvsoc.cpu0.E_insn_typ[6]
.sym 34055 rvsoc.cpu0.F_insn_typ[4]
.sym 34058 rvsoc.cpu0.F_insn_typ[2]
.sym 34059 rvsoc.cpu0.F_insn_typ[6]
.sym 34063 rvsoc.cpu0.F_insn_typ[10]
.sym 34065 rvsoc.cpu0.E_insn_typ[3]
.sym 34068 rvsoc.cpu0.E_insn[3]
.sym 34070 rvsoc.cpu0.E_insn_typ[2]
.sym 34071 rvsoc.cpu0.E_insn_typ[6]
.sym 34074 rvsoc.cpu0.D_insn_typ[2]
.sym 34080 rvsoc.cpu0.E_insn_typ[8]
.sym 34081 rvsoc.cpu0.E_insn_typ[6]
.sym 34082 rvsoc.cpu0.E_insn_typ[2]
.sym 34083 rvsoc.cpu0.E_insn_typ[3]
.sym 34088 rvsoc.cpu0.D_insn_typ[6]
.sym 34092 rvsoc.cpu0.F_insn_typ[15]
.sym 34093 rvsoc.cpu0.F_insn_typ[2]
.sym 34094 rvsoc.cpu0.F_insn_typ[13]
.sym 34095 rvsoc.cpu0.F_insn_typ[10]
.sym 34100 rvsoc.cpu0.D_insn[25]
.sym 34105 rvsoc.cpu0.D_insn_typ[3]
.sym 34110 rvsoc.cpu0.F_insn_typ[6]
.sym 34111 rvsoc.cpu0.F_insn_typ[5]
.sym 34112 rvsoc.cpu0.F_insn_typ[12]
.sym 34113 rvsoc.cpu0.F_insn_typ[4]
.sym 34114 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 34115 rvsoc.clka
.sym 34116 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$35817[0]_$glb_sr
.sym 34118 rvsoc.cpu0.F_insn_typ[9]
.sym 34119 $abc$63009$new_ys__n4851_
.sym 34121 $abc$63009$new_ys__n4857_
.sym 34122 rvsoc.cpu0.F_insn_typ[11]
.sym 34123 $abc$63009$new_ys__n12605_
.sym 34124 $abc$63009$new_n3987_
.sym 34126 $abc$63009$new_ys__n7571_
.sym 34127 rvsoc.cpu0.D_insn[26]
.sym 34128 $abc$63009$new_ys__n1880_inv_
.sym 34129 $abc$63009$techmap$techmap\rvsoc.cpu0.$procmux$2516.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13725_Y
.sym 34130 rvsoc.cpu0.F_insn_typ[8]
.sym 34131 $abc$63009$new_n4030_
.sym 34132 rvsoc.cpu0.D_insn_typ[12]
.sym 34133 rvsoc.cpu0.F_insn[7]
.sym 34134 rvsoc.eram.adrs[7]
.sym 34135 rvsoc.data_wst[2]
.sym 34136 rvsoc.cpu0.F_insn_typ[13]
.sym 34137 rvsoc.mem_vdata[2][22]
.sym 34138 $PACKER_GND_NET
.sym 34140 rvsoc.cpu0.F_insn[11]
.sym 34141 rvsoc.cpu0.D_insn_typ[7]
.sym 34143 $abc$63009$new_ys__n1873_inv_
.sym 34145 rvsoc.cpu0.D_insn_typ[11]
.sym 34146 rvsoc.mem_rcode[5]
.sym 34147 rvsoc.cpu0.D_insn[7]
.sym 34148 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 34149 rvsoc.data_adrs[9]
.sym 34150 $abc$63009$new_ys__n1880_inv_
.sym 34151 rvsoc.cpu0.F_insn_typ[2]
.sym 34152 rvsoc.uart0.status[4]
.sym 34159 rvsoc.cpu0.D_insn_typ[2]
.sym 34160 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 34161 rvsoc.cpu0.D_insn_typ[2]
.sym 34164 rvsoc.cpu0.D_insn_typ[6]
.sym 34166 rvsoc.cpu0.F_insn_typ[6]
.sym 34167 rvsoc.cpu0.D_insn_typ[15]
.sym 34168 rvsoc.cpu0.F_insn_typ[3]
.sym 34169 rvsoc.cpu0.E_insn_typ[6]
.sym 34170 rvsoc.cpu0.D_insn[25]
.sym 34171 rvsoc.cpu0.E_insn[25]
.sym 34172 $abc$63009$new_ys__n1877_inv_
.sym 34175 $abc$63009$new_n3088_
.sym 34176 $abc$63009$new_ys__n11180_inv_
.sym 34182 $abc$63009$new_ys__n12580_
.sym 34184 rvsoc.cpu0.F_insn_typ[15]
.sym 34185 rvsoc.cpu0.F_insn_typ[7]
.sym 34191 rvsoc.cpu0.D_insn_typ[15]
.sym 34192 $abc$63009$new_ys__n1877_inv_
.sym 34193 rvsoc.cpu0.D_insn_typ[6]
.sym 34194 rvsoc.cpu0.D_insn_typ[2]
.sym 34199 rvsoc.cpu0.F_insn_typ[15]
.sym 34204 rvsoc.cpu0.F_insn_typ[3]
.sym 34209 $abc$63009$new_ys__n12580_
.sym 34211 $abc$63009$new_n3088_
.sym 34212 $abc$63009$new_ys__n11180_inv_
.sym 34215 rvsoc.cpu0.F_insn_typ[7]
.sym 34221 rvsoc.cpu0.D_insn_typ[2]
.sym 34222 rvsoc.cpu0.D_insn_typ[6]
.sym 34223 rvsoc.cpu0.D_insn[25]
.sym 34228 rvsoc.cpu0.F_insn_typ[6]
.sym 34234 rvsoc.cpu0.E_insn_typ[6]
.sym 34236 rvsoc.cpu0.E_insn[25]
.sym 34237 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 34238 rvsoc.clka
.sym 34239 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$32054[1]_$glb_sr
.sym 34240 rvsoc.cpu0.D_insn_typ[11]
.sym 34241 rvsoc.cpu0.D_insn[7]
.sym 34243 rvsoc.cpu0.D_insn[10]
.sym 34244 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$35817[0]
.sym 34245 $abc$63009$new_ys__n10983_inv_
.sym 34246 rvsoc.cpu0.D_insn_typ[9]
.sym 34247 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$32054[1]
.sym 34250 rvsoc.cpu0.sysregs[3][0]
.sym 34251 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[2]
.sym 34252 $abc$63009$new_ys__n12143_inv_
.sym 34253 rvsoc.cpu0.D_insn_typ[4]
.sym 34254 $abc$63009$new_ys__n1873_inv_
.sym 34255 p39
.sym 34256 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 34257 rvsoc.cpu0.D_insn_typ[2]
.sym 34258 rvsoc.cpu0.D_insn_typ[3]
.sym 34260 $abc$63009$new_ys__n2493_inv_
.sym 34261 rvsoc.gpio0.dir[1]
.sym 34262 rvsoc.cpu0.D_insn_typ[7]
.sym 34263 rvsoc.cpu0.F_insn[9]
.sym 34264 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[0]
.sym 34265 rvsoc.cpu0.D_insn_typ[3]
.sym 34268 $abc$63009$new_ys__n12580_
.sym 34269 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 34270 rvsoc.cpu0.F_insn[20]
.sym 34271 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$32054[1]
.sym 34272 $abc$63009$auto$simplemap.cc:309:simplemap_lut$30116[0]
.sym 34274 rvsoc.code_adrs[3]
.sym 34275 $abc$63009$new_ys__n2343_
.sym 34281 $abc$63009$new_n3303_
.sym 34282 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 34283 rvsoc.cpu0.D_insn_typ[3]
.sym 34285 rvsoc.cpu0.D_insn_typ[7]
.sym 34286 $abc$63009$new_ys__n1873_inv_
.sym 34287 $abc$63009$new_ys__n1877_inv_
.sym 34291 $abc$63009$new_ys__n1872_inv_
.sym 34296 $abc$63009$new_n4113_
.sym 34297 rvsoc.cpu0.D_insn_typ[11]
.sym 34298 $abc$63009$new_n3302_
.sym 34300 rvsoc.cpu0.D_insn_typ[10]
.sym 34301 rvsoc.cpu0.D_insn_typ[12]
.sym 34302 $abc$63009$new_ys__n10983_inv_
.sym 34303 rvsoc.cpu0.D_insn_typ[9]
.sym 34306 $PACKER_GND_NET
.sym 34308 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 34316 $PACKER_GND_NET
.sym 34320 rvsoc.cpu0.D_insn_typ[10]
.sym 34321 rvsoc.cpu0.D_insn_typ[9]
.sym 34322 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 34323 rvsoc.cpu0.D_insn_typ[11]
.sym 34326 $abc$63009$new_ys__n1877_inv_
.sym 34327 $abc$63009$new_ys__n10983_inv_
.sym 34328 $abc$63009$new_n4113_
.sym 34329 $abc$63009$new_ys__n1873_inv_
.sym 34335 $PACKER_GND_NET
.sym 34338 $PACKER_GND_NET
.sym 34344 $abc$63009$new_ys__n10983_inv_
.sym 34345 $abc$63009$new_n3303_
.sym 34346 $abc$63009$new_n3302_
.sym 34347 rvsoc.cpu0.D_insn_typ[12]
.sym 34350 rvsoc.cpu0.D_insn_typ[7]
.sym 34352 rvsoc.cpu0.D_insn_typ[3]
.sym 34356 $abc$63009$new_ys__n1872_inv_
.sym 34357 rvsoc.cpu0.D_insn_typ[9]
.sym 34358 rvsoc.cpu0.D_insn_typ[10]
.sym 34359 rvsoc.cpu0.D_insn_typ[11]
.sym 34360 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 34361 rvsoc.clkn
.sym 34363 $abc$63009$new_n3380_
.sym 34364 $abc$63009$new_ys__n11720_
.sym 34365 rvsoc.uart0.cfg[8]
.sym 34366 $abc$63009$new_ys__n12145_inv_
.sym 34367 $abc$63009$new_ys__n2821_inv_
.sym 34368 $abc$63009$new_ys__n12147_inv_
.sym 34369 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[0]
.sym 34370 $abc$63009$new_n4119_
.sym 34371 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 34372 $abc$63009$new_ys__n10983_inv_
.sym 34373 rvsoc.cpu0.D_insn[20]
.sym 34374 $abc$63009$new_n4897_
.sym 34375 rvsoc.spi0.status[7]
.sym 34376 rvsoc.cpu0.D_insn_typ[9]
.sym 34377 rvsoc.cpu0.D_actv_pc[12]
.sym 34378 rvsoc.cpu0.D_insn[10]
.sym 34379 $abc$63009$new_n2887_
.sym 34380 rvsoc.mem_vdata[3][31]
.sym 34381 $abc$63009$new_ys__n1880_inv_
.sym 34382 rvsoc.cpu0.F_insn[10]
.sym 34383 rvsoc.data_wdata[31]
.sym 34384 rvsoc.cpu0.E_insn_typ[8]
.sym 34385 rvsoc.uart0.div[19]
.sym 34386 rvsoc.data_adrs[3]
.sym 34387 rvsoc.cpu0.E_next_pc[11]
.sym 34388 rvsoc.data_wdata[18]
.sym 34389 rvsoc.cpu0.D_insn_typ[14]
.sym 34390 rvsoc.code_adrs[5]
.sym 34391 rvsoc.eram.adrs[3]
.sym 34392 $abc$63009$new_ys__n2345_
.sym 34393 $abc$63009$new_ys__n10983_inv_
.sym 34394 rvsoc.cpu0.sysregs[1][0]
.sym 34395 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 34397 rvsoc.data_adrs[11]
.sym 34398 rvsoc.data_wdata[12]
.sym 34404 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 34406 rvsoc.code_adrs[5]
.sym 34414 rvsoc.cpu0.F_insn[17]
.sym 34415 rvsoc.cpu0.F_insn[20]
.sym 34417 rvsoc.cpu0.F_insn[26]
.sym 34418 $abc$63009$new_ys__n2992_inv_
.sym 34419 $abc$63009$new_ys__n2822_
.sym 34422 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 34423 $abc$63009$new_ys__n5881_
.sym 34424 $abc$63009$new_n2885_
.sym 34427 rvsoc.resetn
.sym 34430 $abc$63009$new_n2927_
.sym 34431 rvsoc.data_adrs[5]
.sym 34433 rvsoc.data_adrs[3]
.sym 34434 rvsoc.code_adrs[3]
.sym 34435 rvsoc.cpu0.E_take_Br
.sym 34438 $abc$63009$new_n2927_
.sym 34439 $abc$63009$new_ys__n2822_
.sym 34440 rvsoc.resetn
.sym 34446 rvsoc.cpu0.F_insn[26]
.sym 34450 $abc$63009$new_ys__n2992_inv_
.sym 34451 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 34452 rvsoc.cpu0.F_insn[17]
.sym 34458 rvsoc.cpu0.F_insn[20]
.sym 34461 rvsoc.data_adrs[3]
.sym 34462 rvsoc.code_adrs[3]
.sym 34464 $abc$63009$new_ys__n5881_
.sym 34467 rvsoc.cpu0.F_insn[17]
.sym 34473 rvsoc.code_adrs[5]
.sym 34474 $abc$63009$new_ys__n5881_
.sym 34475 rvsoc.data_adrs[5]
.sym 34480 $abc$63009$new_n2885_
.sym 34482 rvsoc.cpu0.E_take_Br
.sym 34483 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 34484 rvsoc.clka
.sym 34485 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$32054[1]_$glb_sr
.sym 34486 $abc$63009$new_ys__n9815_inv_
.sym 34487 $abc$63009$new_n3778_
.sym 34488 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[2]
.sym 34489 rvsoc.cpu0.E_actv_pc[1]
.sym 34490 $abc$63009$new_ys__n1894_inv_
.sym 34491 $abc$63009$new_ys__n1889_
.sym 34492 rvsoc.cpu0.E_next_pc[1]
.sym 34493 rvsoc.cpu0.E_Br_adrs[1]
.sym 34494 rvsoc.cpu0.F_insn[25]
.sym 34495 rvsoc.mem_vdata[15][20]
.sym 34497 rvsoc.cpu0.sysregs[1][10]
.sym 34498 rvsoc.mem_vdata[2][31]
.sym 34499 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 34500 rvsoc.eram.adrs[0]
.sym 34501 rvsoc.cpu0.D_insn[25]
.sym 34502 rvsoc.cpu0.D_insn[26]
.sym 34503 $abc$63009$new_n4119_
.sym 34504 $abc$63009$new_ys__n2493_inv_
.sym 34505 rvsoc.cpu0.F_insn[26]
.sym 34506 rvsoc.cpu0.D_insn[20]
.sym 34507 $abc$63009$new_ys__n11720_
.sym 34508 rvsoc.eram.adrs[1]
.sym 34509 rvsoc.uart0.status[8]
.sym 34510 rvsoc.cpu0.D_next_pc[1]
.sym 34511 $abc$63009$new_n3311_
.sym 34512 $abc$63009$new_ys__n12145_inv_
.sym 34513 rvsoc.cpu0.sysregs[3][3]
.sym 34514 $abc$63009$new_ys__n3001_inv_
.sym 34515 rvsoc.cpu0.E_Br_adrs[28]
.sym 34516 rvsoc.uart0.status[0]
.sym 34517 rvsoc.cpu0.D_insn[17]
.sym 34518 $abc$63009$new_n3747_
.sym 34519 $abc$63009$new_ys__n1880_inv_
.sym 34520 rvsoc.cpu0.D_insn_typ[10]
.sym 34521 rvsoc.cpu0.F_insn[29]
.sym 34528 rvsoc.cpu0.D_insn_typ[8]
.sym 34529 $abc$63009$new_ys__n2342_inv_
.sym 34530 rvsoc.cpu0.D_insn[30]
.sym 34532 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 34534 rvsoc.uart0.status[0]
.sym 34536 rvsoc.cpu0.F_next_pc[11]
.sym 34537 rvsoc.cpu0.E_Br_adrs[2]
.sym 34538 rvsoc.resetn
.sym 34539 $abc$63009$new_ys__n11684_
.sym 34540 rvsoc.cpu0.F_next_pc[2]
.sym 34541 rvsoc.cpu0.E_Br_adrs[11]
.sym 34544 rvsoc.uart0.tx_divcnt[0]
.sym 34545 rvsoc.cpu0.sysregs[3][0]
.sym 34546 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[0]
.sym 34547 rvsoc.cpu0.E_take_Br
.sym 34549 $PACKER_VCC_NET
.sym 34550 rvsoc.cpu0.D_insn_typ[6]
.sym 34552 $abc$63009$new_ys__n2269_
.sym 34554 rvsoc.cpu0.sysregs[1][0]
.sym 34555 rvsoc.cpu0.D_insn[21]
.sym 34556 $abc$63009$new_ys__n2493_inv_
.sym 34557 $abc$63009$new_n4898_
.sym 34560 rvsoc.cpu0.E_take_Br
.sym 34561 rvsoc.cpu0.E_Br_adrs[11]
.sym 34562 rvsoc.cpu0.F_next_pc[11]
.sym 34566 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 34568 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[0]
.sym 34572 $abc$63009$new_ys__n2493_inv_
.sym 34573 $abc$63009$new_n4898_
.sym 34574 $abc$63009$new_ys__n2342_inv_
.sym 34575 $abc$63009$new_ys__n11684_
.sym 34579 $PACKER_VCC_NET
.sym 34580 rvsoc.uart0.tx_divcnt[0]
.sym 34584 rvsoc.cpu0.F_next_pc[2]
.sym 34586 rvsoc.cpu0.E_take_Br
.sym 34587 rvsoc.cpu0.E_Br_adrs[2]
.sym 34590 rvsoc.cpu0.D_insn[30]
.sym 34592 rvsoc.cpu0.D_insn_typ[6]
.sym 34596 $abc$63009$new_ys__n2269_
.sym 34597 rvsoc.uart0.status[0]
.sym 34602 rvsoc.cpu0.D_insn_typ[8]
.sym 34603 rvsoc.cpu0.sysregs[3][0]
.sym 34604 rvsoc.cpu0.D_insn[21]
.sym 34605 rvsoc.cpu0.sysregs[1][0]
.sym 34606 rvsoc.resetn
.sym 34607 rvsoc.clkn
.sym 34608 rvsoc.uart0.status[0]_$glb_sr
.sym 34609 $abc$63009$new_ys__n12437_inv_
.sym 34610 rvsoc.cpu0.sysregs[0][11]
.sym 34611 $abc$63009$new_ys__n1906_
.sym 34612 $abc$63009$new_n4234_
.sym 34613 rvsoc.cpu0.sysregs[0][10]
.sym 34614 rvsoc.cpu0.sysregs[0][3]
.sym 34615 $abc$63009$new_n4229_
.sym 34616 $abc$63009$new_n4233_
.sym 34617 $abc$63009$auto$simplemap.cc:309:simplemap_lut$30116[0]
.sym 34618 $abc$63009$new_ys__n2999_inv_
.sym 34619 rvsoc.cpu0.sysregs[1][20]
.sym 34620 $abc$63009$new_ys__n1880_inv_
.sym 34621 rvsoc.cpu0.D_insn[14]
.sym 34622 $abc$63009$new_ys__n40_inv_
.sym 34623 rvsoc.cpu0.sysregs[1][29]
.sym 34624 rvsoc.uart0.status[15]
.sym 34625 rvsoc.uart0.tx_divcnt[0]
.sym 34626 $abc$63009$new_ys__n1790_
.sym 34627 rvsoc.cpu0.D_insn_typ[12]
.sym 34628 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 34629 $abc$63009$new_ys__n2990_inv_
.sym 34630 rvsoc.cpu0.D_actv_pc[1]
.sym 34631 rvsoc.cpu0.sysregs[1][1]
.sym 34632 rvsoc.cpu0.F_next_pc[11]
.sym 34633 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[2]
.sym 34634 $abc$63009$new_n4897_
.sym 34635 $abc$63009$new_ys__n1873_inv_
.sym 34636 $abc$63009$new_ys__n9824_inv_
.sym 34637 $abc$63009$auto$rtlil.cc:1712:And$3922[3]
.sym 34638 rvsoc.cpu0.D_insn_typ[7]
.sym 34639 rvsoc.cpu0.E_sysidx[0]
.sym 34640 rvsoc.cpu0.sysregs[1][12]
.sym 34641 rvsoc.cpu0.D_op1[1]
.sym 34642 rvsoc.data_wdata[12]
.sym 34643 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59678
.sym 34644 rvsoc.data_adrs[11]
.sym 34651 $abc$63009$new_ys__n9825_inv_
.sym 34655 rvsoc.cpu0.D_actv_pc[11]
.sym 34657 rvsoc.cpu0.sysregs[1][28]
.sym 34659 rvsoc.cpu0.E_next_pc[11]
.sym 34661 rvsoc.cpu0.sysregs[1][11]
.sym 34662 rvsoc.cpu0.E_actv_pc[11]
.sym 34663 rvsoc.cpu0.D_actv_pc[7]
.sym 34664 $abc$63009$new_ys__n2493_inv_
.sym 34668 rvsoc.cpu0.sysregs[1][2]
.sym 34669 $abc$63009$new_ys__n1964_inv_
.sym 34670 $abc$63009$new_ys__n1901_inv_
.sym 34671 $abc$63009$new_n3311_
.sym 34677 $abc$63009$new_ys__n2083_inv_
.sym 34678 $abc$63009$new_n3747_
.sym 34679 $abc$63009$new_ys__n3517_
.sym 34680 rvsoc.cpu0.D_sysidx[0]
.sym 34681 rvsoc.data_wdata[11]
.sym 34684 $abc$63009$new_n3747_
.sym 34685 $abc$63009$new_ys__n2083_inv_
.sym 34686 rvsoc.cpu0.sysregs[1][28]
.sym 34689 $abc$63009$new_ys__n2493_inv_
.sym 34690 rvsoc.cpu0.E_next_pc[11]
.sym 34691 rvsoc.cpu0.E_actv_pc[11]
.sym 34695 $abc$63009$new_ys__n1901_inv_
.sym 34696 $abc$63009$new_n3747_
.sym 34697 rvsoc.cpu0.sysregs[1][2]
.sym 34702 rvsoc.cpu0.D_actv_pc[7]
.sym 34710 rvsoc.cpu0.D_actv_pc[11]
.sym 34713 $abc$63009$new_n3311_
.sym 34714 rvsoc.data_wdata[11]
.sym 34715 $abc$63009$new_ys__n9825_inv_
.sym 34716 $abc$63009$new_ys__n3517_
.sym 34719 rvsoc.cpu0.sysregs[1][11]
.sym 34720 $abc$63009$new_ys__n1964_inv_
.sym 34722 $abc$63009$new_n3747_
.sym 34725 rvsoc.cpu0.D_sysidx[0]
.sym 34729 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 34730 rvsoc.clka
.sym 34732 $abc$63009$new_ys__n1969_
.sym 34733 rvsoc.cpu0.sysregs[3][3]
.sym 34734 rvsoc.cpu0.sysregs[3][8]
.sym 34735 $abc$63009$new_ys__n1964_inv_
.sym 34736 $abc$63009$new_ys__n1901_inv_
.sym 34737 $abc$63009$new_ys__n1920_
.sym 34738 $abc$63009$new_n3438_
.sym 34739 rvsoc.cpu0.sysregs[3][10]
.sym 34740 $abc$63009$new_n3487_
.sym 34741 rvsoc.data_wdata[23]
.sym 34742 rvsoc.cpu0.sysregs[3][23]
.sym 34743 rvsoc.cpu0.D_insn[23]
.sym 34744 $abc$63009$auto$rtlil.cc:1819:NotGate$62793
.sym 34745 $abc$63009$new_ys__n11684_
.sym 34746 rvsoc.cpu0.D_insn[16]
.sym 34747 rvsoc.uart0.div[13]
.sym 34748 rvsoc.cpu0.E_Br_adrs[6]
.sym 34749 $abc$63009$new_n3415_
.sym 34750 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 34751 rvsoc.data_wdata[27]
.sym 34752 $abc$63009$new_ys__n1872_inv_
.sym 34753 rvsoc.cpu0.sysregs[0][11]
.sym 34754 rvsoc.cpu0.D_insn[29]
.sym 34755 $abc$63009$auto$rtlil.cc:1712:And$3922[11]
.sym 34756 rvsoc.cpu0.D_sysidx[1]
.sym 34757 $PACKER_VCC_NET
.sym 34758 rvsoc.cpu0.D_insn[21]
.sym 34759 rvsoc.cpu0.sysregs[1][21]
.sym 34760 rvsoc.cpu0.sysregs[0][10]
.sym 34762 rvsoc.uart0.status[14]
.sym 34763 rvsoc.cpu0.sysregs[3][10]
.sym 34764 rvsoc.cpu0.D_insn[21]
.sym 34765 rvsoc.cpu0.D_insn_typ[3]
.sym 34766 rvsoc.cpu0.D_sysidx[0]
.sym 34767 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 34773 $abc$63009$auto$rtlil.cc:1712:And$3922[0]
.sym 34774 $abc$63009$auto$rtlil.cc:1712:And$3922[22]
.sym 34775 $abc$63009$new_n3343_
.sym 34777 $abc$63009$new_ys__n12436_inv_
.sym 34778 $abc$63009$auto$rtlil.cc:1712:And$3922[16]
.sym 34779 $abc$63009$new_n3418_
.sym 34780 $abc$63009$new_ys__n12414_inv_
.sym 34781 $abc$63009$new_ys__n12437_inv_
.sym 34782 $abc$63009$new_n3461_
.sym 34783 $abc$63009$auto$rtlil.cc:1712:And$3922[18]
.sym 34784 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$60398
.sym 34785 $abc$63009$auto$rtlil.cc:1712:And$3922[6]
.sym 34786 $abc$63009$new_n3442_
.sym 34793 $abc$63009$new_ys__n12420_inv_
.sym 34794 $abc$63009$auto$rtlil.cc:1712:And$3922[23]
.sym 34797 $abc$63009$auto$rtlil.cc:1712:And$3922[11]
.sym 34799 $abc$63009$auto$rtlil.cc:1712:And$3922[5]
.sym 34801 $abc$63009$new_ys__n12432_inv_
.sym 34807 $abc$63009$auto$rtlil.cc:1712:And$3922[18]
.sym 34808 $abc$63009$new_n3343_
.sym 34809 $abc$63009$new_ys__n12432_inv_
.sym 34812 $abc$63009$auto$rtlil.cc:1712:And$3922[11]
.sym 34813 $abc$63009$new_n3442_
.sym 34815 $abc$63009$new_n3343_
.sym 34818 $abc$63009$new_n3418_
.sym 34819 $abc$63009$auto$rtlil.cc:1712:And$3922[5]
.sym 34820 $abc$63009$new_n3343_
.sym 34824 $abc$63009$new_ys__n12437_inv_
.sym 34826 $abc$63009$auto$rtlil.cc:1712:And$3922[23]
.sym 34827 $abc$63009$new_n3343_
.sym 34830 $abc$63009$new_n3343_
.sym 34831 $abc$63009$auto$rtlil.cc:1712:And$3922[22]
.sym 34832 $abc$63009$new_ys__n12436_inv_
.sym 34837 $abc$63009$new_n3343_
.sym 34838 $abc$63009$auto$rtlil.cc:1712:And$3922[16]
.sym 34839 $abc$63009$new_n3461_
.sym 34842 $abc$63009$new_ys__n12420_inv_
.sym 34844 $abc$63009$new_n3343_
.sym 34845 $abc$63009$auto$rtlil.cc:1712:And$3922[6]
.sym 34848 $abc$63009$new_ys__n12414_inv_
.sym 34849 $abc$63009$auto$rtlil.cc:1712:And$3922[0]
.sym 34851 $abc$63009$new_n3343_
.sym 34852 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$60398
.sym 34853 rvsoc.clka
.sym 34855 $abc$63009$auto$wreduce.cc:452:run$3086[0]
.sym 34856 rvsoc.uart0.rx_bitcnt[0]
.sym 34857 rvsoc.uart0.rx_bitcnt[3]
.sym 34858 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$53253
.sym 34859 $abc$63009$new_ys__n12432_inv_
.sym 34860 rvsoc.uart0.rx_bitcnt[2]
.sym 34861 $abc$63009$new_ys__n12428_inv_
.sym 34862 $abc$63009$new_ys__n1955_
.sym 34863 rvsoc.uart0.tx_divcnt[22]
.sym 34864 $abc$63009$new_n3461_
.sym 34865 $abc$63009$new_ys__n1873_inv_
.sym 34866 $abc$63009$new_n4897_
.sym 34867 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[11]
.sym 34868 $abc$63009$auto$rtlil.cc:1712:And$3922[8]
.sym 34869 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$60398
.sym 34870 rvsoc.cpu0.D_insn[27]
.sym 34871 rvsoc.data_adrs[3]
.sym 34872 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$60398
.sym 34873 $abc$63009$new_n2885_
.sym 34875 rvsoc.uart0.status[31]
.sym 34876 $abc$63009$new_ys__n12414_inv_
.sym 34877 rvsoc.cpu0.D_insn[28]
.sym 34878 rvsoc.cpu0.sysregs[3][8]
.sym 34879 $abc$63009$new_ys__n12420_inv_
.sym 34880 rvsoc.cpu0.D_insn[23]
.sym 34881 $abc$63009$new_ys__n10983_inv_
.sym 34882 $abc$63009$auto$rtlil.cc:1712:And$3922[10]
.sym 34883 rvsoc.cpu0.E_next_pc[11]
.sym 34884 $abc$63009$new_ys__n2345_
.sym 34885 rvsoc.cpu0.sysregs[1][21]
.sym 34886 $abc$63009$new_ys__n3517_
.sym 34887 rvsoc.data_wdata[18]
.sym 34888 rvsoc.data_adrs[11]
.sym 34889 rvsoc.cpu0.D_insn_typ[14]
.sym 34890 rvsoc.cpu0.sysregs[1][0]
.sym 34900 $abc$63009$auto$rtlil.cc:1819:NotGate$62857
.sym 34901 rvsoc.cpu0.sysregs[1][22]
.sym 34903 $abc$63009$auto$rtlil.cc:1712:And$3922[20]
.sym 34906 $abc$63009$auto$rtlil.cc:1712:And$3922[10]
.sym 34907 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59966
.sym 34908 $abc$63009$auto$rtlil.cc:1712:And$3922[22]
.sym 34909 rvsoc.cpu0.sysregs[0][22]
.sym 34911 rvsoc.cpu0.E_sysidx[0]
.sym 34912 rvsoc.resetn
.sym 34913 $abc$63009$auto$rtlil.cc:1712:And$3922[21]
.sym 34916 rvsoc.cpu0.D_sysidx[1]
.sym 34917 $abc$63009$new_n2870_
.sym 34918 rvsoc.cpu0.E_sysidx[1]
.sym 34919 $abc$63009$auto$rtlil.cc:1712:And$3922[17]
.sym 34922 $abc$63009$new_n3343_
.sym 34926 rvsoc.cpu0.D_sysidx[0]
.sym 34927 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 34930 $abc$63009$auto$rtlil.cc:1712:And$3922[10]
.sym 34935 $abc$63009$auto$rtlil.cc:1712:And$3922[20]
.sym 34941 rvsoc.cpu0.E_sysidx[0]
.sym 34942 $abc$63009$new_n2870_
.sym 34943 rvsoc.cpu0.E_sysidx[1]
.sym 34949 $abc$63009$auto$rtlil.cc:1712:And$3922[17]
.sym 34953 rvsoc.resetn
.sym 34955 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 34956 $abc$63009$new_n3343_
.sym 34961 $abc$63009$auto$rtlil.cc:1712:And$3922[22]
.sym 34965 rvsoc.cpu0.D_sysidx[1]
.sym 34966 rvsoc.cpu0.D_sysidx[0]
.sym 34967 rvsoc.cpu0.sysregs[0][22]
.sym 34968 rvsoc.cpu0.sysregs[1][22]
.sym 34973 $abc$63009$auto$rtlil.cc:1712:And$3922[21]
.sym 34975 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59966
.sym 34976 rvsoc.clka
.sym 34977 $abc$63009$auto$rtlil.cc:1819:NotGate$62857
.sym 34978 $abc$63009$new_ys__n12434_inv_
.sym 34979 $abc$63009$new_ys__n2004_
.sym 34980 $abc$63009$new_n3434_
.sym 34981 rvsoc.cpu0.D_insn[12]
.sym 34982 rvsoc.cpu0.D_insn[22]
.sym 34983 rvsoc.cpu0.D_insn[13]
.sym 34984 $abc$63009$new_ys__n12440_inv_
.sym 34985 $abc$63009$new_ys__n1948_
.sym 34988 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[1]
.sym 34990 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[12]
.sym 34991 rvsoc.data_wdata[29]
.sym 34992 rvsoc.cpu0.sysregs[1][22]
.sym 34993 $abc$63009$new_ys__n1872_inv_
.sym 34994 rvsoc.cpu0.D_insn[27]
.sym 34995 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[6]
.sym 34996 $abc$63009$new_n3478_
.sym 34997 $abc$63009$new_n3468_
.sym 34998 rvsoc.cpu0.D_insn[15]
.sym 34999 rvsoc.cpu0.F_insn[19]
.sym 35000 rvsoc.code_adrs[1]
.sym 35001 rvsoc.cpu0.E_op1[5]
.sym 35002 rvsoc.cpu0.D_actv_pc[22]
.sym 35003 rvsoc.cpu0.D_insn[22]
.sym 35004 rvsoc.cpu0.sysregs[1][16]
.sym 35005 rvsoc.cpu0.sysregs[1][17]
.sym 35006 $abc$63009$new_ys__n3001_inv_
.sym 35007 rvsoc.uart0.status[0]
.sym 35008 rvsoc.cpu0.D_insn_typ[10]
.sym 35009 $abc$63009$new_n3747_
.sym 35010 rvsoc.cpu0.D_op1[8]
.sym 35011 $abc$63009$new_ys__n1880_inv_
.sym 35012 rvsoc.cpu0.sysregs[3][21]
.sym 35013 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[7]
.sym 35020 $abc$63009$new_n3459_
.sym 35021 $abc$63009$new_n3343_
.sym 35023 $abc$63009$new_ys__n12431_inv_
.sym 35024 $abc$63009$auto$rtlil.cc:1712:And$3922[26]
.sym 35025 $abc$63009$new_ys__n12439_inv_
.sym 35026 $abc$63009$auto$rtlil.cc:1712:And$3922[9]
.sym 35029 $abc$63009$auto$rtlil.cc:1712:And$3922[17]
.sym 35031 $abc$63009$auto$rtlil.cc:1712:And$3922[21]
.sym 35033 $abc$63009$new_ys__n12428_inv_
.sym 35035 $abc$63009$auto$rtlil.cc:1712:And$3922[14]
.sym 35036 $abc$63009$new_n3478_
.sym 35037 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$60398
.sym 35039 rvsoc.data_wdata[15]
.sym 35041 $abc$63009$new_ys__n12440_inv_
.sym 35043 $abc$63009$new_ys__n12434_inv_
.sym 35044 $abc$63009$auto$rtlil.cc:1712:And$3922[20]
.sym 35045 $abc$63009$new_n3434_
.sym 35046 $abc$63009$new_ys__n3517_
.sym 35049 $abc$63009$auto$rtlil.cc:1712:And$3922[25]
.sym 35052 rvsoc.data_wdata[15]
.sym 35053 $abc$63009$new_n3459_
.sym 35054 $abc$63009$new_ys__n3517_
.sym 35058 $abc$63009$new_n3478_
.sym 35060 $abc$63009$auto$rtlil.cc:1712:And$3922[21]
.sym 35061 $abc$63009$new_n3343_
.sym 35064 $abc$63009$new_n3343_
.sym 35065 $abc$63009$auto$rtlil.cc:1712:And$3922[9]
.sym 35067 $abc$63009$new_n3434_
.sym 35071 $abc$63009$auto$rtlil.cc:1712:And$3922[14]
.sym 35072 $abc$63009$new_ys__n12428_inv_
.sym 35073 $abc$63009$new_n3343_
.sym 35076 $abc$63009$auto$rtlil.cc:1712:And$3922[20]
.sym 35077 $abc$63009$new_ys__n12434_inv_
.sym 35078 $abc$63009$new_n3343_
.sym 35082 $abc$63009$auto$rtlil.cc:1712:And$3922[17]
.sym 35083 $abc$63009$new_ys__n12431_inv_
.sym 35085 $abc$63009$new_n3343_
.sym 35088 $abc$63009$new_n3343_
.sym 35089 $abc$63009$auto$rtlil.cc:1712:And$3922[25]
.sym 35090 $abc$63009$new_ys__n12439_inv_
.sym 35095 $abc$63009$new_n3343_
.sym 35096 $abc$63009$auto$rtlil.cc:1712:And$3922[26]
.sym 35097 $abc$63009$new_ys__n12440_inv_
.sym 35098 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$60398
.sym 35099 rvsoc.clka
.sym 35101 rvsoc.cpu0.E_Br_adrs[23]
.sym 35102 rvsoc.cpu0.E_Br_adrs[14]
.sym 35103 rvsoc.cpu0.E_Br_adrs[16]
.sym 35104 rvsoc.cpu0.E_Br_adrs[7]
.sym 35105 rvsoc.cpu0.E_Br_adrs[13]
.sym 35106 rvsoc.data_wdata[22]
.sym 35107 rvsoc.cpu0.E_Br_adrs[17]
.sym 35108 $abc$63009$new_ys__n1936_inv_
.sym 35110 rvsoc.cpu0.D_insn[17]
.sym 35111 rvsoc.cpu0.sysregs[1][26]
.sym 35113 rvsoc.cpu0.D_actv_pc[20]
.sym 35114 $abc$63009$new_n3459_
.sym 35115 rvsoc.cpu0.D_next_pc[7]
.sym 35116 rvsoc.cpu0.D_insn[12]
.sym 35117 rvsoc.cpu0.sysregs[3][21]
.sym 35118 $abc$63009$new_ys__n2789_
.sym 35119 rvsoc.cpu0.D_actv_pc[19]
.sym 35120 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 35121 rvsoc.cpu0.D_insn_typ[8]
.sym 35122 p15
.sym 35123 $abc$63009$new_ys__n12441_inv_
.sym 35124 $abc$63009$new_ys__n6050_
.sym 35125 rvsoc.cpu0.D_op1[1]
.sym 35126 $abc$63009$new_n4668_
.sym 35127 rvsoc.cpu0.D_insn[12]
.sym 35128 rvsoc.cpu0.sysregs[1][13]
.sym 35129 rvsoc.cpu0.D_insn[22]
.sym 35130 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[2]
.sym 35131 rvsoc.cpu0.D_insn_typ[7]
.sym 35132 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[13]
.sym 35133 rvsoc.cpu0.D_insn_typ[12]
.sym 35134 $abc$63009$new_n4897_
.sym 35135 $abc$63009$new_ys__n1873_inv_
.sym 35136 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 35142 $abc$63009$new_n4668_
.sym 35143 rvsoc.cpu0.sysregs[1][25]
.sym 35144 rvsoc.cpu0.D_next_pc[11]
.sym 35145 rvsoc.cpu0.sysregs[3][14]
.sym 35146 $abc$63009$new_n3518_
.sym 35147 $abc$63009$new_ys__n2081_
.sym 35148 rvsoc.cpu0.sysregs[3][25]
.sym 35149 rvsoc.cpu0.sysregs[3][26]
.sym 35151 $abc$63009$new_ys__n9838_inv_
.sym 35152 rvsoc.data_wdata[24]
.sym 35153 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[28]
.sym 35154 $abc$63009$new_n4674_
.sym 35155 rvsoc.data_wdata[31]
.sym 35156 $abc$63009$new_ys__n3517_
.sym 35157 rvsoc.cpu0.sysregs[1][14]
.sym 35158 $abc$63009$new_n3888_
.sym 35160 rvsoc.cpu0.D_insn_typ[8]
.sym 35161 rvsoc.cpu0.D_insn_typ[14]
.sym 35163 rvsoc.cpu0.D_insn_typ[8]
.sym 35164 rvsoc.cpu0.D_insn[21]
.sym 35168 rvsoc.cpu0.D_insn_typ[10]
.sym 35169 $abc$63009$new_n4673_
.sym 35172 rvsoc.cpu0.sysregs[1][26]
.sym 35173 $abc$63009$new_n3311_
.sym 35175 $abc$63009$new_n4673_
.sym 35176 $abc$63009$new_n4674_
.sym 35177 $abc$63009$new_n4668_
.sym 35178 rvsoc.cpu0.D_insn_typ[10]
.sym 35181 rvsoc.cpu0.D_insn_typ[8]
.sym 35182 rvsoc.cpu0.D_insn[21]
.sym 35183 rvsoc.cpu0.sysregs[1][25]
.sym 35184 rvsoc.cpu0.sysregs[3][25]
.sym 35189 rvsoc.cpu0.D_next_pc[11]
.sym 35193 $abc$63009$new_ys__n2081_
.sym 35194 $abc$63009$new_n3888_
.sym 35195 rvsoc.cpu0.D_insn_typ[14]
.sym 35196 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[28]
.sym 35199 $abc$63009$new_n3518_
.sym 35201 rvsoc.data_wdata[31]
.sym 35202 $abc$63009$new_ys__n3517_
.sym 35205 rvsoc.data_wdata[24]
.sym 35206 $abc$63009$new_ys__n9838_inv_
.sym 35207 $abc$63009$new_ys__n3517_
.sym 35208 $abc$63009$new_n3311_
.sym 35211 rvsoc.cpu0.D_insn[21]
.sym 35212 rvsoc.cpu0.D_insn_typ[8]
.sym 35213 rvsoc.cpu0.sysregs[1][14]
.sym 35214 rvsoc.cpu0.sysregs[3][14]
.sym 35217 rvsoc.cpu0.sysregs[1][26]
.sym 35218 rvsoc.cpu0.D_insn_typ[8]
.sym 35219 rvsoc.cpu0.sysregs[3][26]
.sym 35220 rvsoc.cpu0.D_insn[21]
.sym 35221 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 35222 rvsoc.clka
.sym 35224 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[8]
.sym 35225 $abc$63009$new_ys__n1707_inv_
.sym 35226 rvsoc.uart0.status[0]
.sym 35227 $abc$63009$new_n3747_
.sym 35228 $abc$63009$new_n4399_
.sym 35229 $abc$63009$new_ys__n1978_inv_
.sym 35230 $abc$63009$new_ys__n2048_inv_
.sym 35231 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[5]
.sym 35232 rvsoc.eram.adrs[3]
.sym 35233 rvsoc.data_wdata[22]
.sym 35234 $abc$63009$new_ys__n3769_
.sym 35236 rvsoc.data_wdata[23]
.sym 35237 rvsoc.data_wdata[15]
.sym 35238 rvsoc.data_wdata[24]
.sym 35239 rvsoc.cpu0.E_op1[20]
.sym 35240 $abc$63009$new_ys__n2060_
.sym 35241 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[28]
.sym 35242 rvsoc.cpu0.D_actv_pc[15]
.sym 35243 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[28]
.sym 35244 rvsoc.cpu0.D_actv_pc[29]
.sym 35245 rvsoc.cpu0.sysregs[1][25]
.sym 35247 rvsoc.cpu0.E_Br_adrs[16]
.sym 35248 rvsoc.cpu0.D_sysidx[1]
.sym 35250 rvsoc.cpu0.D_insn[21]
.sym 35251 $abc$63009$new_ys__n1607_
.sym 35253 rvsoc.uart0.status[14]
.sym 35254 rvsoc.cpu0.D_sysidx[0]
.sym 35255 rvsoc.cpu0.D_insn[21]
.sym 35256 rvsoc.cpu0.sysregs[3][10]
.sym 35257 rvsoc.cpu0.sysregs[0][10]
.sym 35258 rvsoc.cpu0.D_insn_typ[3]
.sym 35259 $abc$63009$new_n3311_
.sym 35267 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 35268 rvsoc.cpu0.sysregs[3][8]
.sym 35269 rvsoc.cpu0.F_next_pc[24]
.sym 35270 $abc$63009$new_n5916_
.sym 35271 rvsoc.cpu0.D_insn[21]
.sym 35272 rvsoc.cpu0.F_insn[14]
.sym 35273 rvsoc.cpu0.sysregs[2][21]
.sym 35274 rvsoc.cpu0.D_sysidx[1]
.sym 35275 rvsoc.cpu0.sysregs[0][21]
.sym 35276 rvsoc.cpu0.sysregs[1][21]
.sym 35277 rvsoc.cpu0.F_insn[28]
.sym 35278 $abc$63009$new_ys__n3001_inv_
.sym 35280 rvsoc.cpu0.D_sysidx[0]
.sym 35284 rvsoc.cpu0.sysregs[3][21]
.sym 35286 rvsoc.cpu0.sysregs[2][8]
.sym 35287 rvsoc.cpu0.F_next_pc[11]
.sym 35289 rvsoc.cpu0.D_insn_typ[8]
.sym 35292 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 35294 rvsoc.cpu0.sysregs[1][23]
.sym 35295 rvsoc.cpu0.sysregs[3][23]
.sym 35298 rvsoc.cpu0.D_sysidx[1]
.sym 35299 rvsoc.cpu0.sysregs[3][8]
.sym 35300 rvsoc.cpu0.D_sysidx[0]
.sym 35301 rvsoc.cpu0.sysregs[2][8]
.sym 35305 $abc$63009$new_ys__n3001_inv_
.sym 35306 rvsoc.cpu0.F_insn[28]
.sym 35307 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 35312 rvsoc.cpu0.F_next_pc[11]
.sym 35316 rvsoc.cpu0.F_insn[14]
.sym 35322 rvsoc.cpu0.D_sysidx[1]
.sym 35323 $abc$63009$new_n5916_
.sym 35324 rvsoc.cpu0.sysregs[1][21]
.sym 35325 rvsoc.cpu0.sysregs[0][21]
.sym 35328 rvsoc.cpu0.sysregs[3][21]
.sym 35329 rvsoc.cpu0.D_sysidx[1]
.sym 35330 rvsoc.cpu0.sysregs[2][21]
.sym 35331 rvsoc.cpu0.D_sysidx[0]
.sym 35334 rvsoc.cpu0.D_insn[21]
.sym 35335 rvsoc.cpu0.sysregs[3][23]
.sym 35336 rvsoc.cpu0.sysregs[1][23]
.sym 35337 rvsoc.cpu0.D_insn_typ[8]
.sym 35343 rvsoc.cpu0.F_next_pc[24]
.sym 35344 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 35345 rvsoc.clka
.sym 35347 $abc$63009$new_n5883_
.sym 35348 $abc$63009$new_n5881_
.sym 35349 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[3]
.sym 35350 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[4]
.sym 35351 $abc$63009$new_ys__n1527_inv_
.sym 35352 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[2]
.sym 35353 rvsoc.uart0.div[10]
.sym 35354 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[1]
.sym 35355 rvsoc.cpu0.E_take_Br
.sym 35356 rvsoc.cpu0.sysregs[2][10]
.sym 35357 $abc$63009$new_n4228_
.sym 35359 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 35360 rvsoc.spi0.status[0]
.sym 35361 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 35362 $abc$63009$new_n3747_
.sym 35364 $PACKER_GND_NET
.sym 35365 rvsoc.cpu0.F_next_pc[24]
.sym 35367 rvsoc.data_wdata[4]
.sym 35368 rvsoc.cpu0.D_insn[19]
.sym 35369 $abc$63009$new_n3828_
.sym 35370 rvsoc.uart0.status[0]
.sym 35371 rvsoc.data_wdata[18]
.sym 35372 rvsoc.cpu0.D_next_pc[11]
.sym 35373 $abc$63009$new_ys__n10983_inv_
.sym 35374 rvsoc.uart0.rx_divcnt[7]
.sym 35375 $abc$63009$new_n5889_
.sym 35377 $abc$63009$new_ys__n2345_
.sym 35378 rvsoc.cpu0.D_next_pc[30]
.sym 35379 rvsoc.data_wdata[28]
.sym 35380 rvsoc.data_wdata[20]
.sym 35381 rvsoc.cpu0.D_insn_typ[14]
.sym 35382 rvsoc.cpu0.D_op2[22]
.sym 35389 rvsoc.cpu0.D_op2[22]
.sym 35390 rvsoc.uart0.status[0]
.sym 35392 rvsoc.cpu0.D_op2[6]
.sym 35393 rvsoc.cpu0.sysregs[3][20]
.sym 35394 $abc$63009$new_n4165_
.sym 35395 $abc$63009$new_n4229_
.sym 35397 rvsoc.cpu0.D_actv_pc[3]
.sym 35398 $abc$63009$new_ys__n1872_inv_
.sym 35401 rvsoc.cpu0.D_insn_typ[8]
.sym 35402 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 35403 rvsoc.cpu0.D_funct3[1]
.sym 35406 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 35407 rvsoc.cpu0.D_sysidx[0]
.sym 35408 rvsoc.cpu0.D_sysidx[1]
.sym 35409 $PACKER_GND_NET
.sym 35410 rvsoc.cpu0.D_insn[21]
.sym 35412 rvsoc.cpu0.sysregs[1][10]
.sym 35414 rvsoc.cpu0.sysregs[1][20]
.sym 35417 rvsoc.cpu0.sysregs[0][10]
.sym 35422 $PACKER_GND_NET
.sym 35427 rvsoc.cpu0.D_sysidx[0]
.sym 35428 rvsoc.cpu0.D_sysidx[1]
.sym 35429 rvsoc.cpu0.sysregs[1][10]
.sym 35430 rvsoc.cpu0.sysregs[0][10]
.sym 35433 rvsoc.uart0.status[0]
.sym 35434 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 35440 $abc$63009$new_n4165_
.sym 35441 $abc$63009$new_n4229_
.sym 35442 rvsoc.cpu0.D_actv_pc[3]
.sym 35448 $PACKER_GND_NET
.sym 35453 $PACKER_GND_NET
.sym 35457 rvsoc.cpu0.D_insn_typ[8]
.sym 35458 rvsoc.cpu0.sysregs[1][20]
.sym 35459 rvsoc.cpu0.D_insn[21]
.sym 35460 rvsoc.cpu0.sysregs[3][20]
.sym 35463 $abc$63009$new_ys__n1872_inv_
.sym 35464 rvsoc.cpu0.D_op2[6]
.sym 35465 rvsoc.cpu0.D_op2[22]
.sym 35466 rvsoc.cpu0.D_funct3[1]
.sym 35467 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 35468 rvsoc.clkn
.sym 35470 rvsoc.cpu0.E_next_pc[30]
.sym 35471 rvsoc.data_wdata[14]
.sym 35472 rvsoc.data_wdata[28]
.sym 35473 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[18]
.sym 35474 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[13]
.sym 35475 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[14]
.sym 35476 rvsoc.data_wdata[18]
.sym 35477 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[9]
.sym 35478 rvsoc.data_wdata[17]
.sym 35479 rvsoc.cpu0.D_actv_pc[3]
.sym 35480 rvsoc.cpu0.D_op1[13]
.sym 35482 $abc$63009$new_n5880_
.sym 35483 rvsoc.cpu0.D_op2[11]
.sym 35484 rvsoc.uart0.status[16]
.sym 35485 rvsoc.cpu0.E_Br_adrs[27]
.sym 35486 $abc$63009$new_n4400_
.sym 35487 rvsoc.data_adrs[2]
.sym 35488 rvsoc.cpu0.E_op1[24]
.sym 35489 rvsoc.cpu0.D_insn[25]
.sym 35490 rvsoc.cpu0.D_op2[10]
.sym 35491 $abc$63009$new_ys__n2053_
.sym 35492 rvsoc.cpu0.sysregs[1][19]
.sym 35493 rvsoc.cpu0.sysregs[1][31]
.sym 35494 rvsoc.uart0.rx_divcnt[13]
.sym 35496 rvsoc.cpu0.D_insn[22]
.sym 35497 rvsoc.cpu0.D_op1[11]
.sym 35498 rvsoc.uart0.rx_divcnt[1]
.sym 35499 rvsoc.uart0.rx_divcnt[2]
.sym 35500 rvsoc.uart0.rx_divcnt[8]
.sym 35502 rvsoc.uart0.rx_divcnt[3]
.sym 35503 $abc$63009$new_ys__n6104_
.sym 35504 $abc$63009$new_ys__n1880_inv_
.sym 35505 rvsoc.cpu0.D_insn_typ[0]
.sym 35511 rvsoc.cpu0.D_insn[24]
.sym 35515 rvsoc.cpu0.D_op1[0]
.sym 35516 rvsoc.cpu0.D_op1[4]
.sym 35522 rvsoc.cpu0.D_insn[22]
.sym 35524 rvsoc.cpu0.D_op1[5]
.sym 35525 rvsoc.cpu0.D_insn[21]
.sym 35528 rvsoc.cpu0.D_op1[2]
.sym 35531 rvsoc.cpu0.D_insn[27]
.sym 35532 rvsoc.cpu0.D_insn[20]
.sym 35534 rvsoc.cpu0.D_op1[6]
.sym 35535 rvsoc.cpu0.D_op1[3]
.sym 35536 rvsoc.cpu0.D_insn[26]
.sym 35537 rvsoc.cpu0.D_op1[7]
.sym 35538 rvsoc.cpu0.D_insn[23]
.sym 35541 rvsoc.cpu0.D_insn[25]
.sym 35542 rvsoc.cpu0.D_op1[1]
.sym 35543 $auto$alumacc.cc:474:replace_alu$3199.C[1]
.sym 35545 rvsoc.cpu0.D_insn[20]
.sym 35546 rvsoc.cpu0.D_op1[0]
.sym 35549 $auto$alumacc.cc:474:replace_alu$3199.C[2]
.sym 35551 rvsoc.cpu0.D_op1[1]
.sym 35552 rvsoc.cpu0.D_insn[21]
.sym 35553 $auto$alumacc.cc:474:replace_alu$3199.C[1]
.sym 35555 $auto$alumacc.cc:474:replace_alu$3199.C[3]
.sym 35557 rvsoc.cpu0.D_op1[2]
.sym 35558 rvsoc.cpu0.D_insn[22]
.sym 35559 $auto$alumacc.cc:474:replace_alu$3199.C[2]
.sym 35561 $auto$alumacc.cc:474:replace_alu$3199.C[4]
.sym 35563 rvsoc.cpu0.D_insn[23]
.sym 35564 rvsoc.cpu0.D_op1[3]
.sym 35565 $auto$alumacc.cc:474:replace_alu$3199.C[3]
.sym 35567 $auto$alumacc.cc:474:replace_alu$3199.C[5]
.sym 35569 rvsoc.cpu0.D_op1[4]
.sym 35570 rvsoc.cpu0.D_insn[24]
.sym 35571 $auto$alumacc.cc:474:replace_alu$3199.C[4]
.sym 35573 $auto$alumacc.cc:474:replace_alu$3199.C[6]
.sym 35575 rvsoc.cpu0.D_op1[5]
.sym 35576 rvsoc.cpu0.D_insn[25]
.sym 35577 $auto$alumacc.cc:474:replace_alu$3199.C[5]
.sym 35579 $auto$alumacc.cc:474:replace_alu$3199.C[7]
.sym 35581 rvsoc.cpu0.D_op1[6]
.sym 35582 rvsoc.cpu0.D_insn[26]
.sym 35583 $auto$alumacc.cc:474:replace_alu$3199.C[6]
.sym 35585 $auto$alumacc.cc:474:replace_alu$3199.C[8]
.sym 35587 rvsoc.cpu0.D_insn[27]
.sym 35588 rvsoc.cpu0.D_op1[7]
.sym 35589 $auto$alumacc.cc:474:replace_alu$3199.C[7]
.sym 35593 rvsoc.uart0.rx_divcnt[18]
.sym 35594 $abc$63009$new_n4624_
.sym 35595 rvsoc.uart0.rx_divcnt[3]
.sym 35596 rvsoc.uart0.rx_divcnt[4]
.sym 35597 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[19]
.sym 35598 rvsoc.uart0.rx_divcnt[26]
.sym 35599 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[27]
.sym 35600 rvsoc.uart0.rx_divcnt[17]
.sym 35601 rvsoc.data_wdata[2]
.sym 35602 rvsoc.cpu0.D_insn[26]
.sym 35603 $abc$63009$new_ys__n1478_
.sym 35604 rvsoc.data_wdata[2]
.sym 35605 rvsoc.uart0.rx_divcnt[12]
.sym 35606 $abc$63009$new_n4605_
.sym 35607 rvsoc.cpu0.D_actv_pc[19]
.sym 35608 $abc$63009$new_n4277_
.sym 35609 $abc$63009$new_ys__n1487_
.sym 35610 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[21]
.sym 35611 rvsoc.code_adrs[27]
.sym 35612 rvsoc.cpu0.D_op1[4]
.sym 35613 $abc$63009$new_n3748_
.sym 35614 rvsoc.data_wdata[14]
.sym 35615 rvsoc.cpu0.D_insn[24]
.sym 35616 rvsoc.cpu0.D_funct3[1]
.sym 35617 rvsoc.data_wdata[28]
.sym 35619 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[17]
.sym 35620 $abc$63009$new_ys__n1873_inv_
.sym 35621 rvsoc.cpu0.D_op1[12]
.sym 35622 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[2]
.sym 35623 rvsoc.uart0.rx_divcnt[0]
.sym 35624 rvsoc.cpu0.D_op1[21]
.sym 35625 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[18]
.sym 35626 rvsoc.uart0.rx_divcnt[18]
.sym 35627 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[9]
.sym 35628 rvsoc.cpu0.D_op1[1]
.sym 35629 $auto$alumacc.cc:474:replace_alu$3199.C[8]
.sym 35637 rvsoc.cpu0.D_insn[29]
.sym 35639 rvsoc.cpu0.D_op1[12]
.sym 35643 rvsoc.cpu0.D_insn[30]
.sym 35644 rvsoc.cpu0.D_op1[10]
.sym 35650 rvsoc.cpu0.D_op1[9]
.sym 35651 rvsoc.cpu0.D_op1[15]
.sym 35655 rvsoc.cpu0.D_op1[13]
.sym 35657 rvsoc.cpu0.D_op1[11]
.sym 35658 rvsoc.cpu0.D_op1[8]
.sym 35663 rvsoc.cpu0.D_insn[28]
.sym 35664 rvsoc.cpu0.D_op1[14]
.sym 35665 rvsoc.cpu0.D_insn[31]
.sym 35666 $auto$alumacc.cc:474:replace_alu$3199.C[9]
.sym 35668 rvsoc.cpu0.D_op1[8]
.sym 35669 rvsoc.cpu0.D_insn[28]
.sym 35670 $auto$alumacc.cc:474:replace_alu$3199.C[8]
.sym 35672 $auto$alumacc.cc:474:replace_alu$3199.C[10]
.sym 35674 rvsoc.cpu0.D_op1[9]
.sym 35675 rvsoc.cpu0.D_insn[29]
.sym 35676 $auto$alumacc.cc:474:replace_alu$3199.C[9]
.sym 35678 $auto$alumacc.cc:474:replace_alu$3199.C[11]
.sym 35680 rvsoc.cpu0.D_op1[10]
.sym 35681 rvsoc.cpu0.D_insn[30]
.sym 35682 $auto$alumacc.cc:474:replace_alu$3199.C[10]
.sym 35684 $auto$alumacc.cc:474:replace_alu$3199.C[12]
.sym 35686 rvsoc.cpu0.D_insn[31]
.sym 35687 rvsoc.cpu0.D_op1[11]
.sym 35688 $auto$alumacc.cc:474:replace_alu$3199.C[11]
.sym 35690 $auto$alumacc.cc:474:replace_alu$3199.C[13]
.sym 35692 rvsoc.cpu0.D_op1[12]
.sym 35693 rvsoc.cpu0.D_insn[31]
.sym 35694 $auto$alumacc.cc:474:replace_alu$3199.C[12]
.sym 35696 $auto$alumacc.cc:474:replace_alu$3199.C[14]
.sym 35698 rvsoc.cpu0.D_insn[31]
.sym 35699 rvsoc.cpu0.D_op1[13]
.sym 35700 $auto$alumacc.cc:474:replace_alu$3199.C[13]
.sym 35702 $auto$alumacc.cc:474:replace_alu$3199.C[15]
.sym 35704 rvsoc.cpu0.D_op1[14]
.sym 35705 rvsoc.cpu0.D_insn[31]
.sym 35706 $auto$alumacc.cc:474:replace_alu$3199.C[14]
.sym 35708 $auto$alumacc.cc:474:replace_alu$3199.C[16]
.sym 35710 rvsoc.cpu0.D_insn[31]
.sym 35711 rvsoc.cpu0.D_op1[15]
.sym 35712 $auto$alumacc.cc:474:replace_alu$3199.C[15]
.sym 35716 $abc$63009$new_n3268_
.sym 35717 $abc$63009$new_n3276_
.sym 35718 $abc$63009$new_n4796_
.sym 35719 $abc$63009$new_n3264_
.sym 35720 $abc$63009$new_n3272_
.sym 35721 rvsoc.data_adrs[21]
.sym 35722 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[17]
.sym 35723 $abc$63009$new_n4623_
.sym 35724 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[2]
.sym 35727 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[2]
.sym 35728 rvsoc.cpu0.D_funct3[1]
.sym 35729 rvsoc.uart0.div[25]
.sym 35730 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[13]
.sym 35731 rvsoc.cpu0.E_op1[10]
.sym 35732 rvsoc.cpu0.D_op3[0]
.sym 35733 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[3]
.sym 35734 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[26]
.sym 35735 rvsoc.cpu0.E_op1[5]
.sym 35736 rvsoc.cpu0.E_op1[0]
.sym 35737 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[2]
.sym 35738 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[12]
.sym 35739 rvsoc.cpu0.D_funct3[2]
.sym 35740 rvsoc.uart0.rx_divcnt[3]
.sym 35741 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 35742 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[19]
.sym 35743 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[11]
.sym 35744 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 35745 $abc$63009$new_n3943_
.sym 35746 rvsoc.uart0.rx_divcnt[26]
.sym 35747 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[20]
.sym 35748 rvsoc.cpu0.D_funct3[0]
.sym 35749 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[4]
.sym 35750 $abc$63009$new_ys__n6254_
.sym 35751 rvsoc.cpu0.D_op1[20]
.sym 35752 $auto$alumacc.cc:474:replace_alu$3199.C[16]
.sym 35758 rvsoc.cpu0.D_op1[20]
.sym 35759 rvsoc.cpu0.D_op1[19]
.sym 35766 rvsoc.cpu0.D_op1[16]
.sym 35770 rvsoc.cpu0.D_op1[18]
.sym 35774 rvsoc.cpu0.D_op1[22]
.sym 35775 rvsoc.cpu0.D_insn[31]
.sym 35778 rvsoc.cpu0.D_op1[17]
.sym 35783 rvsoc.cpu0.D_insn[31]
.sym 35784 rvsoc.cpu0.D_op1[21]
.sym 35786 rvsoc.cpu0.D_op1[23]
.sym 35789 $auto$alumacc.cc:474:replace_alu$3199.C[17]
.sym 35791 rvsoc.cpu0.D_insn[31]
.sym 35792 rvsoc.cpu0.D_op1[16]
.sym 35793 $auto$alumacc.cc:474:replace_alu$3199.C[16]
.sym 35795 $auto$alumacc.cc:474:replace_alu$3199.C[18]
.sym 35797 rvsoc.cpu0.D_insn[31]
.sym 35798 rvsoc.cpu0.D_op1[17]
.sym 35799 $auto$alumacc.cc:474:replace_alu$3199.C[17]
.sym 35801 $auto$alumacc.cc:474:replace_alu$3199.C[19]
.sym 35803 rvsoc.cpu0.D_insn[31]
.sym 35804 rvsoc.cpu0.D_op1[18]
.sym 35805 $auto$alumacc.cc:474:replace_alu$3199.C[18]
.sym 35807 $auto$alumacc.cc:474:replace_alu$3199.C[20]
.sym 35809 rvsoc.cpu0.D_op1[19]
.sym 35810 rvsoc.cpu0.D_insn[31]
.sym 35811 $auto$alumacc.cc:474:replace_alu$3199.C[19]
.sym 35813 $auto$alumacc.cc:474:replace_alu$3199.C[21]
.sym 35815 rvsoc.cpu0.D_op1[20]
.sym 35816 rvsoc.cpu0.D_insn[31]
.sym 35817 $auto$alumacc.cc:474:replace_alu$3199.C[20]
.sym 35819 $auto$alumacc.cc:474:replace_alu$3199.C[22]
.sym 35821 rvsoc.cpu0.D_op1[21]
.sym 35822 rvsoc.cpu0.D_insn[31]
.sym 35823 $auto$alumacc.cc:474:replace_alu$3199.C[21]
.sym 35825 $auto$alumacc.cc:474:replace_alu$3199.C[23]
.sym 35827 rvsoc.cpu0.D_op1[22]
.sym 35828 rvsoc.cpu0.D_insn[31]
.sym 35829 $auto$alumacc.cc:474:replace_alu$3199.C[22]
.sym 35831 $auto$alumacc.cc:474:replace_alu$3199.C[24]
.sym 35833 rvsoc.cpu0.D_op1[23]
.sym 35834 rvsoc.cpu0.D_insn[31]
.sym 35835 $auto$alumacc.cc:474:replace_alu$3199.C[23]
.sym 35839 $abc$63009$new_n3280_
.sym 35840 $abc$63009$new_n3248_
.sym 35841 rvsoc.data_adrs[11]
.sym 35842 $abc$63009$new_n3252_
.sym 35843 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[7]
.sym 35844 $abc$63009$new_n3270_
.sym 35845 rvsoc.data_adrs[20]
.sym 35846 rvsoc.data_adrs[9]
.sym 35848 rvsoc.cpu0.E_op1[20]
.sym 35851 rvsoc.uart0.rx_divcnt[16]
.sym 35852 p15
.sym 35853 rvsoc.cpu0.D_op2[6]
.sym 35854 rvsoc.cpu0.E_op1[26]
.sym 35855 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[16]
.sym 35856 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[15]
.sym 35857 rvsoc.cpu0.D_insn[31]
.sym 35858 $abc$63009$new_n3268_
.sym 35859 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[5]
.sym 35860 rvsoc.cpu0.E_op1[29]
.sym 35861 $abc$63009$new_ys__n2826_
.sym 35862 rvsoc.data_adrs[3]
.sym 35863 rvsoc.cpu0.D_op1[25]
.sym 35864 rvsoc.cpu0.D_op1[17]
.sym 35865 rvsoc.cpu0.D_op1[31]
.sym 35867 rvsoc.data_wdata[20]
.sym 35868 rvsoc.data_wdata[18]
.sym 35869 $abc$63009$new_ys__n2345_
.sym 35870 rvsoc.uart0.rx_divcnt[7]
.sym 35871 $abc$63009$new_ys__n1577_
.sym 35872 rvsoc.cpu0.D_op1[23]
.sym 35873 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[21]
.sym 35874 rvsoc.cpu0.D_op2[22]
.sym 35875 $auto$alumacc.cc:474:replace_alu$3199.C[24]
.sym 35880 rvsoc.cpu0.D_op1[26]
.sym 35881 rvsoc.cpu0.D_op1[25]
.sym 35883 rvsoc.cpu0.D_op1[31]
.sym 35886 rvsoc.cpu0.D_op1[24]
.sym 35887 rvsoc.cpu0.D_insn[31]
.sym 35893 rvsoc.cpu0.D_op1[28]
.sym 35895 rvsoc.cpu0.D_insn[31]
.sym 35899 rvsoc.cpu0.D_op1[29]
.sym 35903 rvsoc.cpu0.D_op1[30]
.sym 35906 rvsoc.cpu0.D_op1[27]
.sym 35912 $auto$alumacc.cc:474:replace_alu$3199.C[25]
.sym 35914 rvsoc.cpu0.D_insn[31]
.sym 35915 rvsoc.cpu0.D_op1[24]
.sym 35916 $auto$alumacc.cc:474:replace_alu$3199.C[24]
.sym 35918 $auto$alumacc.cc:474:replace_alu$3199.C[26]
.sym 35920 rvsoc.cpu0.D_insn[31]
.sym 35921 rvsoc.cpu0.D_op1[25]
.sym 35922 $auto$alumacc.cc:474:replace_alu$3199.C[25]
.sym 35924 $auto$alumacc.cc:474:replace_alu$3199.C[27]
.sym 35926 rvsoc.cpu0.D_insn[31]
.sym 35927 rvsoc.cpu0.D_op1[26]
.sym 35928 $auto$alumacc.cc:474:replace_alu$3199.C[26]
.sym 35930 $auto$alumacc.cc:474:replace_alu$3199.C[28]
.sym 35932 rvsoc.cpu0.D_insn[31]
.sym 35933 rvsoc.cpu0.D_op1[27]
.sym 35934 $auto$alumacc.cc:474:replace_alu$3199.C[27]
.sym 35936 $auto$alumacc.cc:474:replace_alu$3199.C[29]
.sym 35938 rvsoc.cpu0.D_insn[31]
.sym 35939 rvsoc.cpu0.D_op1[28]
.sym 35940 $auto$alumacc.cc:474:replace_alu$3199.C[28]
.sym 35942 $auto$alumacc.cc:474:replace_alu$3199.C[30]
.sym 35944 rvsoc.cpu0.D_insn[31]
.sym 35945 rvsoc.cpu0.D_op1[29]
.sym 35946 $auto$alumacc.cc:474:replace_alu$3199.C[29]
.sym 35948 $auto$alumacc.cc:474:replace_alu$3199.C[31]
.sym 35950 rvsoc.cpu0.D_op1[30]
.sym 35951 rvsoc.cpu0.D_insn[31]
.sym 35952 $auto$alumacc.cc:474:replace_alu$3199.C[30]
.sym 35955 rvsoc.cpu0.D_op1[31]
.sym 35957 rvsoc.cpu0.D_insn[31]
.sym 35958 $auto$alumacc.cc:474:replace_alu$3199.C[31]
.sym 35964 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[2]
.sym 35965 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[3]
.sym 35966 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[4]
.sym 35967 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[5]
.sym 35968 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[6]
.sym 35969 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[7]
.sym 35970 rvsoc.cpu0.F_insn[25]
.sym 35971 rvsoc.cpu0.D_op2[5]
.sym 35974 rvsoc.cpu0.D_op1[26]
.sym 35975 rvsoc.data_wdata[6]
.sym 35976 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[29]
.sym 35977 rvsoc.cpu0.D_op2[5]
.sym 35978 $abc$63009$new_n3616_
.sym 35979 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 35980 rvsoc.cpu0.D_actv_pc[30]
.sym 35981 rvsoc.cpu0.D_op1[28]
.sym 35982 rvsoc.cpu0.D_op1[24]
.sym 35983 $abc$63009$new_n3635_
.sym 35984 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[28]
.sym 35985 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[24]
.sym 35986 rvsoc.uart0.rx_divcnt[2]
.sym 35987 $abc$63009$auto$alumacc.cc:491:replace_alu$3169[31]
.sym 35988 rvsoc.cpu0.D_insn_typ[0]
.sym 35989 rvsoc.cpu0.D_insn_typ[0]
.sym 35990 rvsoc.uart0.rx_divcnt[13]
.sym 35991 $abc$63009$new_ys__n6104_
.sym 35992 rvsoc.uart0.rx_divcnt[8]
.sym 35993 rvsoc.cpu0.E_op1[31]
.sym 35994 rvsoc.uart0.rx_divcnt[1]
.sym 35995 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[20]
.sym 35996 rvsoc.cpu0.D_op1[11]
.sym 36007 $abc$63009$new_n3943_
.sym 36013 $abc$63009$new_ys__n5610_
.sym 36018 rvsoc.uart0.txbfr[2]
.sym 36022 rvsoc.uart0.txbfr[3]
.sym 36023 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[12]
.sym 36024 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[5]
.sym 36026 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[7]
.sym 36028 $abc$63009$new_n4899_
.sym 36029 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[2]
.sym 36030 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[11]
.sym 36031 $abc$63009$new_n4897_
.sym 36032 rvsoc.data_wdata[1]
.sym 36033 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[6]
.sym 36036 $abc$63009$new_n3943_
.sym 36038 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[12]
.sym 36042 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[7]
.sym 36045 $abc$63009$new_n3943_
.sym 36048 rvsoc.data_wdata[1]
.sym 36050 rvsoc.uart0.txbfr[2]
.sym 36051 $abc$63009$new_n4897_
.sym 36054 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[6]
.sym 36057 $abc$63009$new_n3943_
.sym 36060 $abc$63009$new_n3943_
.sym 36061 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[2]
.sym 36067 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[11]
.sym 36069 $abc$63009$new_n3943_
.sym 36072 $abc$63009$new_n3943_
.sym 36075 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[5]
.sym 36078 rvsoc.uart0.txbfr[3]
.sym 36080 $abc$63009$new_ys__n5610_
.sym 36081 $abc$63009$new_n4899_
.sym 36083 rvsoc.clkn
.sym 36084 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 36085 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[8]
.sym 36086 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[9]
.sym 36087 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[10]
.sym 36088 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[11]
.sym 36089 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[12]
.sym 36090 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[13]
.sym 36091 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[14]
.sym 36092 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[15]
.sym 36093 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[4]
.sym 36094 rvsoc.data_wdata[27]
.sym 36095 rvsoc.data_wdata[27]
.sym 36097 rvsoc.cpu0.umul_hilo[6]
.sym 36098 $abc$63009$new_ys__n2959_inv_
.sym 36099 $abc$63009$new_n5114_
.sym 36101 rvsoc.cpu0.D_op1[4]
.sym 36102 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[7]
.sym 36103 $abc$63009$new_ys__n6026_
.sym 36104 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[4]
.sym 36105 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[3]
.sym 36106 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[5]
.sym 36107 rvsoc.data_wdata[7]
.sym 36108 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[0]
.sym 36109 rvsoc.cpu0.E_op1[22]
.sym 36110 rvsoc.cpu0.D_insn_typ[10]
.sym 36111 rvsoc.cpu0.D_op1[21]
.sym 36112 rvsoc.uart0.rx_divcnt[14]
.sym 36113 $abc$63009$new_ys__n1873_inv_
.sym 36114 rvsoc.cpu0.D_op1[13]
.sym 36115 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[17]
.sym 36116 rvsoc.uart0.rx_divcnt[11]
.sym 36117 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[18]
.sym 36118 rvsoc.uart0.rx_divcnt[18]
.sym 36119 rvsoc.uart0.rx_divcnt[0]
.sym 36120 rvsoc.cpu0.D_op1[1]
.sym 36127 rvsoc.cpu0.E_op1[22]
.sym 36128 rvsoc.cpu0.add_op12[6]
.sym 36133 $abc$63009$new_n5929_
.sym 36134 rvsoc.cpu0.D_insn_typ[10]
.sym 36135 rvsoc.cpu0.E_add12[22]
.sym 36136 $abc$63009$new_n3944_
.sym 36144 rvsoc.uart0.rx_divcnt[25]
.sym 36147 $abc$63009$auto$alumacc.cc:491:replace_alu$3169[31]
.sym 36148 $abc$63009$new_ys__n1478_
.sym 36151 $abc$63009$new_ys__n6104_
.sym 36153 rvsoc.cpu0.E_op1[31]
.sym 36154 rvsoc.cpu0.add_op12[22]
.sym 36155 $abc$63009$new_ys__n2296_
.sym 36156 rvsoc.uart0.rx_divcnt[20]
.sym 36157 rvsoc.cpu0.add_op12[5]
.sym 36159 rvsoc.cpu0.E_add12[22]
.sym 36160 rvsoc.cpu0.E_op1[22]
.sym 36161 rvsoc.cpu0.E_op1[31]
.sym 36167 rvsoc.cpu0.add_op12[22]
.sym 36171 rvsoc.uart0.rx_divcnt[25]
.sym 36177 rvsoc.cpu0.D_insn_typ[10]
.sym 36178 $abc$63009$new_ys__n1478_
.sym 36179 $abc$63009$new_n5929_
.sym 36180 $abc$63009$new_ys__n6104_
.sym 36184 $abc$63009$auto$alumacc.cc:491:replace_alu$3169[31]
.sym 36185 $abc$63009$new_ys__n2296_
.sym 36186 $abc$63009$new_n3944_
.sym 36189 rvsoc.uart0.rx_divcnt[20]
.sym 36197 rvsoc.cpu0.add_op12[5]
.sym 36204 rvsoc.cpu0.add_op12[6]
.sym 36205 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 36206 rvsoc.clka
.sym 36208 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[16]
.sym 36209 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[17]
.sym 36210 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[18]
.sym 36211 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[19]
.sym 36212 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[20]
.sym 36213 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[21]
.sym 36214 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[22]
.sym 36215 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[23]
.sym 36216 rvsoc.cpu0.D_op3[0]
.sym 36217 rvsoc.data_wdata[11]
.sym 36218 rvsoc.data_wdata[11]
.sym 36220 rvsoc.data_wdata[25]
.sym 36221 $abc$63009$new_ys__n3271_inv_
.sym 36222 $abc$63009$new_ys__n10325_
.sym 36223 $abc$63009$new_ys__n3277_inv_
.sym 36224 $abc$63009$new_ys__n3295_inv_
.sym 36225 rvsoc.cpu0.D_op3[20]
.sym 36226 rvsoc.cpu0.umul_hilo[15]
.sym 36227 rvsoc.cpu0.D_op1[27]
.sym 36229 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[13]
.sym 36230 rvsoc.cpu0.D_op2[8]
.sym 36231 rvsoc.data_wdata[13]
.sym 36232 rvsoc.data_wdata[1]
.sym 36233 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 36234 rvsoc.cpu0.D_op2[12]
.sym 36236 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 36237 $abc$63009$new_n3943_
.sym 36238 rvsoc.uart0.rx_divcnt[26]
.sym 36239 rvsoc.cpu0.D_funct3[0]
.sym 36240 rvsoc.cpu0.cpu_rs2[5]
.sym 36241 $abc$63009$new_ys__n2826_
.sym 36242 $abc$63009$new_ys__n6254_
.sym 36243 rvsoc.cpu0.D_op1[20]
.sym 36250 $abc$63009$new_ys__n3769_
.sym 36254 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[13]
.sym 36255 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[14]
.sym 36256 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[15]
.sym 36257 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[8]
.sym 36259 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[10]
.sym 36261 $abc$63009$new_n3943_
.sym 36265 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[16]
.sym 36269 rvsoc.uart0.rx_divcnt[1]
.sym 36270 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[12]
.sym 36274 $abc$63009$new_ys__n2350_inv_
.sym 36278 rvsoc.cpu0.add_op12[12]
.sym 36279 rvsoc.uart0.rx_divcnt[0]
.sym 36282 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[16]
.sym 36285 $abc$63009$new_n3943_
.sym 36288 $abc$63009$new_ys__n3769_
.sym 36289 rvsoc.cpu0.add_op12[12]
.sym 36290 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[12]
.sym 36291 $abc$63009$new_ys__n2350_inv_
.sym 36295 $abc$63009$new_n3943_
.sym 36297 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[13]
.sym 36300 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[8]
.sym 36302 $abc$63009$new_n3943_
.sym 36306 rvsoc.uart0.rx_divcnt[1]
.sym 36307 rvsoc.uart0.rx_divcnt[0]
.sym 36309 $abc$63009$new_n3943_
.sym 36312 $abc$63009$new_n3943_
.sym 36314 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[15]
.sym 36319 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[10]
.sym 36321 $abc$63009$new_n3943_
.sym 36325 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[14]
.sym 36326 $abc$63009$new_n3943_
.sym 36329 rvsoc.clkn
.sym 36330 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 36331 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[24]
.sym 36332 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[25]
.sym 36333 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[26]
.sym 36334 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[27]
.sym 36335 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[28]
.sym 36336 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[29]
.sym 36337 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[30]
.sym 36338 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[31]
.sym 36340 $abc$63009$new_ys__n1873_inv_
.sym 36341 $abc$63009$new_ys__n1873_inv_
.sym 36343 rvsoc.cpu0.add_op12[10]
.sym 36344 rvsoc.data_wdata[9]
.sym 36345 rvsoc.cpu0.umul_hilo[18]
.sym 36346 rvsoc.cpu0.umul_hilo[23]
.sym 36347 $PACKER_GND_NET
.sym 36348 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[11]
.sym 36349 rvsoc.cpu0.D_op1[7]
.sym 36350 rvsoc.cpu0.umul_hilo[16]
.sym 36351 $abc$63009$new_n3640_
.sym 36352 $abc$63009$new_ys__n3769_
.sym 36353 $abc$63009$new_ys__n10319_
.sym 36354 $abc$63009$new_ys__n10329_
.sym 36355 rvsoc.cpu0.D_op1[25]
.sym 36356 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[12]
.sym 36357 rvsoc.cpu0.D_op1[31]
.sym 36358 rvsoc.data_wdata[20]
.sym 36359 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[15]
.sym 36360 rvsoc.cpu0.D_op1[17]
.sym 36361 rvsoc.data_wdata[18]
.sym 36362 $abc$63009$new_ys__n10335_
.sym 36363 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[25]
.sym 36364 rvsoc.cpu0.D_op1[23]
.sym 36365 rvsoc.data_wdata[0]
.sym 36366 $abc$63009$new_ys__n2345_
.sym 36374 $abc$63009$new_n3616_
.sym 36378 rvsoc.data_wdata[14]
.sym 36379 $abc$63009$new_ys__n2827_
.sym 36382 $abc$63009$new_n3616_
.sym 36386 rvsoc.cpu0.cpu_rs2[14]
.sym 36387 rvsoc.cpu0.cpu_rs2[4]
.sym 36388 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[24]
.sym 36391 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[27]
.sym 36392 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[28]
.sym 36395 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[31]
.sym 36397 $abc$63009$new_n3943_
.sym 36401 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[29]
.sym 36402 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[30]
.sym 36403 rvsoc.data_wdata[4]
.sym 36406 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[30]
.sym 36407 $abc$63009$new_n3943_
.sym 36412 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[24]
.sym 36414 $abc$63009$new_n3943_
.sym 36417 $abc$63009$new_n3943_
.sym 36420 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[31]
.sym 36424 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[29]
.sym 36426 $abc$63009$new_n3943_
.sym 36429 rvsoc.data_wdata[14]
.sym 36430 rvsoc.cpu0.cpu_rs2[14]
.sym 36431 $abc$63009$new_n3616_
.sym 36432 $abc$63009$new_ys__n2827_
.sym 36435 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[27]
.sym 36436 $abc$63009$new_n3943_
.sym 36441 rvsoc.cpu0.cpu_rs2[4]
.sym 36442 $abc$63009$new_n3616_
.sym 36443 rvsoc.data_wdata[4]
.sym 36444 $abc$63009$new_ys__n2827_
.sym 36448 $abc$63009$new_n3943_
.sym 36450 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[28]
.sym 36452 rvsoc.clkn
.sym 36453 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 36454 rvsoc.cpu0.D_op3[14]
.sym 36455 $abc$63009$new_ys__n3260_inv_
.sym 36456 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[25]
.sym 36457 rvsoc.cpu0.D_op3[12]
.sym 36458 $abc$63009$new_ys__n1043_
.sym 36459 rvsoc.cpu0.D_op3[24]
.sym 36460 rvsoc.cpu0.D_op3[17]
.sym 36461 rvsoc.cpu0.D_op3[18]
.sym 36462 $abc$63009$new_n3646_
.sym 36466 rvsoc.cpu0.D_op2[14]
.sym 36467 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[0]
.sym 36468 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[9]
.sym 36469 rvsoc.cpu0.D_op1[6]
.sym 36470 $abc$63009$new_ys__n1032_
.sym 36471 rvsoc.cpu0.D_op1[3]
.sym 36472 rvsoc.uart0.rx_divcnt[31]
.sym 36473 rvsoc.cpu0.umul_hilo[24]
.sym 36474 rvsoc.cpu0.D_op1[28]
.sym 36475 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[25]
.sym 36476 rvsoc.uart0.rx_divcnt[25]
.sym 36477 rvsoc.cpu0.umul_hilo[31]
.sym 36478 rvsoc.data_wdata[12]
.sym 36479 $abc$63009$new_n4786_
.sym 36481 $abc$63009$new_n5046_
.sym 36482 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[7]
.sym 36484 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[1]
.sym 36485 rvsoc.cpu0.D_op2[0]
.sym 36487 rvsoc.cpu0.D_op1[11]
.sym 36488 rvsoc.data_wdata[6]
.sym 36489 rvsoc.cpu0.D_op1[14]
.sym 36495 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[15]
.sym 36496 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 36497 rvsoc.data_wdata[10]
.sym 36500 rvsoc.data_wdata[15]
.sym 36501 rvsoc.data_wdata[3]
.sym 36504 rvsoc.data_wdata[1]
.sym 36505 $abc$63009$new_ys__n3238_inv_
.sym 36506 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 36508 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 36509 $abc$63009$new_ys__n3242_inv_
.sym 36511 rvsoc.data_wdata[2]
.sym 36516 $abc$63009$new_n5041_
.sym 36517 rvsoc.data_wdata[12]
.sym 36518 $abc$63009$new_ys__n3266_inv_
.sym 36519 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[15]
.sym 36524 $abc$63009$new_ys__n2826_
.sym 36525 rvsoc.data_wdata[0]
.sym 36528 rvsoc.data_wdata[3]
.sym 36530 $abc$63009$new_ys__n2826_
.sym 36531 $abc$63009$new_ys__n3242_inv_
.sym 36535 rvsoc.data_wdata[12]
.sym 36536 $abc$63009$new_n5041_
.sym 36541 $abc$63009$new_n5041_
.sym 36543 rvsoc.data_wdata[0]
.sym 36547 rvsoc.data_wdata[10]
.sym 36548 $abc$63009$new_n5041_
.sym 36552 $abc$63009$new_ys__n2826_
.sym 36554 rvsoc.data_wdata[1]
.sym 36555 $abc$63009$new_ys__n3238_inv_
.sym 36558 $abc$63009$new_ys__n3266_inv_
.sym 36560 rvsoc.data_wdata[15]
.sym 36561 $abc$63009$new_ys__n2826_
.sym 36564 rvsoc.data_wdata[2]
.sym 36565 $abc$63009$new_n5041_
.sym 36570 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 36571 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[15]
.sym 36572 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[15]
.sym 36574 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 36575 rvsoc.clka
.sym 36576 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 36577 $abc$63009$new_ys__n966_
.sym 36578 rvsoc.data_wdata[20]
.sym 36579 $abc$63009$new_ys__n3264_inv_
.sym 36581 $abc$63009$new_ys__n1463_
.sym 36582 $abc$63009$new_n5041_
.sym 36583 rvsoc.data_wdata[12]
.sym 36584 $abc$63009$new_ys__n3250_inv_
.sym 36585 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[4]
.sym 36589 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[15]
.sym 36590 $abc$63009$new_ys__n2350_inv_
.sym 36591 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 36592 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[4]
.sym 36593 $abc$63009$new_n5330_
.sym 36594 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 36595 $abc$63009$new_ys__n10815_inv_
.sym 36596 rvsoc.cpu0.D_op1[24]
.sym 36597 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 36598 $abc$63009$new_n5331_
.sym 36599 rvsoc.cpu0.D_op1[15]
.sym 36600 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[30]
.sym 36601 rvsoc.cpu0.add_op12[20]
.sym 36602 rvsoc.data_wdata[8]
.sym 36603 rvsoc.data_wdata[24]
.sym 36604 rvsoc.cpu0.D_op1[1]
.sym 36605 rvsoc.cpu0.D_op2[2]
.sym 36606 rvsoc.cpu0.D_op1[13]
.sym 36607 rvsoc.cpu0.D_op1[21]
.sym 36608 rvsoc.cpu0.D_op1[3]
.sym 36610 $abc$63009$new_ys__n1873_inv_
.sym 36611 rvsoc.uart0.rx_divcnt[0]
.sym 36619 $abc$63009$new_n5313_
.sym 36620 $abc$63009$new_ys__n10325_
.sym 36621 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[1]
.sym 36622 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 36623 $abc$63009$new_ys__n10319_
.sym 36624 $abc$63009$new_n5111_
.sym 36626 $abc$63009$new_n5045_
.sym 36627 $abc$63009$new_n5112_
.sym 36629 $abc$63009$new_n5312_
.sym 36630 $abc$63009$new_n5212_
.sym 36631 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 36632 $abc$63009$new_n5146_
.sym 36633 rvsoc.data_wdata[3]
.sym 36637 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[3]
.sym 36638 $abc$63009$new_n5114_
.sym 36639 $abc$63009$new_n5041_
.sym 36640 $abc$63009$new_ys__n10335_
.sym 36641 $abc$63009$new_n5046_
.sym 36643 $abc$63009$new_n5145_
.sym 36644 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[1]
.sym 36645 $abc$63009$new_n5211_
.sym 36646 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[3]
.sym 36647 rvsoc.data_wdata[5]
.sym 36651 $abc$63009$new_n5211_
.sym 36652 $abc$63009$new_n5212_
.sym 36653 $abc$63009$new_ys__n10325_
.sym 36654 $abc$63009$new_n5045_
.sym 36658 rvsoc.data_wdata[3]
.sym 36659 $abc$63009$new_n5041_
.sym 36664 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[1]
.sym 36665 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 36666 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[1]
.sym 36669 $abc$63009$new_n5041_
.sym 36670 rvsoc.data_wdata[5]
.sym 36675 $abc$63009$new_n5145_
.sym 36676 $abc$63009$new_n5146_
.sym 36677 $abc$63009$new_n5114_
.sym 36678 $abc$63009$new_n5045_
.sym 36681 $abc$63009$new_n5046_
.sym 36682 $abc$63009$new_n5111_
.sym 36683 $abc$63009$new_ys__n10319_
.sym 36684 $abc$63009$new_n5112_
.sym 36688 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[3]
.sym 36689 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 36690 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[3]
.sym 36693 $abc$63009$new_n5045_
.sym 36694 $abc$63009$new_n5312_
.sym 36695 $abc$63009$new_n5313_
.sym 36696 $abc$63009$new_ys__n10335_
.sym 36698 rvsoc.clka
.sym 36699 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 36700 $abc$63009$new_n4786_
.sym 36701 $abc$63009$new_n4436_
.sym 36702 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[7]
.sym 36703 $abc$63009$new_n4104_
.sym 36704 $abc$63009$new_ys__n1703_
.sym 36705 $abc$63009$new_n4435_
.sym 36706 $abc$63009$new_n5914_
.sym 36707 $abc$63009$new_n4430_
.sym 36708 rvsoc.cpu0.E_add12[29]
.sym 36709 $abc$63009$new_n5041_
.sym 36712 $abc$63009$new_n5045_
.sym 36713 $abc$63009$new_n5112_
.sym 36714 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 36715 rvsoc.data_wdata[3]
.sym 36716 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[19]
.sym 36717 rvsoc.cpu0.D_op1[29]
.sym 36718 rvsoc.data_wdata[13]
.sym 36719 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[23]
.sym 36720 $abc$63009$new_n5146_
.sym 36721 rvsoc.data_wdata[20]
.sym 36722 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[29]
.sym 36725 $abc$63009$new_n3943_
.sym 36726 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 36727 $abc$63009$new_ys__n951_
.sym 36728 rvsoc.cpu0.D_op2[1]
.sym 36729 $abc$63009$new_ys__n1274_
.sym 36730 $abc$63009$new_n5041_
.sym 36731 rvsoc.cpu0.D_op2[12]
.sym 36732 rvsoc.data_wdata[12]
.sym 36733 $abc$63009$new_n4791_
.sym 36734 rvsoc.cpu0.add_op12[27]
.sym 36735 rvsoc.cpu0.D_op1[20]
.sym 36741 rvsoc.data_wdata[7]
.sym 36742 $abc$63009$new_n5315_
.sym 36744 $abc$63009$new_n5245_
.sym 36745 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 36746 $abc$63009$new_n5322_
.sym 36747 $abc$63009$new_n5321_
.sym 36749 $abc$63009$new_ys__n966_
.sym 36750 $abc$63009$new_ys__n1271_
.sym 36751 rvsoc.cpu0.D_op2[27]
.sym 36752 $abc$63009$new_n5295_
.sym 36754 $abc$63009$new_ys__n10327_
.sym 36756 $abc$63009$new_n5041_
.sym 36758 $abc$63009$new_n5244_
.sym 36760 rvsoc.data_wdata[6]
.sym 36762 rvsoc.data_wdata[8]
.sym 36764 $abc$63009$new_n5279_
.sym 36765 $abc$63009$new_n5294_
.sym 36768 $abc$63009$new_n5045_
.sym 36771 rvsoc.data_wdata[11]
.sym 36772 rvsoc.cpu0.D_op1[27]
.sym 36774 $abc$63009$new_n5041_
.sym 36777 rvsoc.data_wdata[8]
.sym 36782 rvsoc.data_wdata[6]
.sym 36783 $abc$63009$new_n5041_
.sym 36786 rvsoc.cpu0.D_op1[27]
.sym 36787 rvsoc.cpu0.D_op2[27]
.sym 36788 $abc$63009$new_ys__n1271_
.sym 36789 $abc$63009$new_ys__n966_
.sym 36792 $abc$63009$new_n5244_
.sym 36793 $abc$63009$new_ys__n10327_
.sym 36794 $abc$63009$new_n5245_
.sym 36795 $abc$63009$new_n5045_
.sym 36798 rvsoc.data_wdata[7]
.sym 36800 $abc$63009$new_n5041_
.sym 36804 $abc$63009$new_n5279_
.sym 36805 $abc$63009$new_n5045_
.sym 36806 $abc$63009$new_n5294_
.sym 36807 $abc$63009$new_n5295_
.sym 36810 $abc$63009$new_n5041_
.sym 36813 rvsoc.data_wdata[11]
.sym 36816 $abc$63009$new_n5322_
.sym 36817 $abc$63009$new_n5045_
.sym 36818 $abc$63009$new_n5315_
.sym 36819 $abc$63009$new_n5321_
.sym 36821 rvsoc.clka
.sym 36822 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 36823 rvsoc.cpu0.D_op2[1]
.sym 36824 $abc$63009$new_ys__n1553_
.sym 36825 $abc$63009$new_n4614_
.sym 36826 $abc$63009$new_ys__n1218_
.sym 36827 $abc$63009$new_ys__n1196_
.sym 36828 $abc$63009$new_ys__n12662_inv_
.sym 36829 $abc$63009$new_n4707_
.sym 36830 $abc$63009$new_n5913_
.sym 36832 rvsoc.cpu0.D_op1[8]
.sym 36835 $abc$63009$new_n5546_
.sym 36836 rvsoc.cpu0.D_op1[0]
.sym 36837 $abc$63009$new_ys__n2827_
.sym 36838 $abc$63009$new_n4104_
.sym 36839 rvsoc.cpu0.D_funct3[1]
.sym 36840 rvsoc.cpu0.D_op1[12]
.sym 36841 rvsoc.cpu0.D_op1[10]
.sym 36842 rvsoc.cpu0.D_op1[7]
.sym 36843 rvsoc.data_wdata[31]
.sym 36844 $PACKER_GND_NET
.sym 36845 rvsoc.data_wdata[7]
.sym 36846 $abc$63009$new_ys__n1271_
.sym 36848 rvsoc.cpu0.D_op1[31]
.sym 36849 $abc$63009$new_n4104_
.sym 36851 rvsoc.cpu0.D_op1[23]
.sym 36852 rvsoc.cpu0.D_op1[17]
.sym 36853 rvsoc.gpio0.data[3]
.sym 36854 $abc$63009$new_ys__n1275_
.sym 36856 rvsoc.cpu0.D_op2[1]
.sym 36857 rvsoc.data_wdata[0]
.sym 36865 rvsoc.cpu0.cpu_rs2[1]
.sym 36868 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[0]
.sym 36870 $abc$63009$new_n3616_
.sym 36871 $abc$63009$new_ys__n2827_
.sym 36872 $abc$63009$new_n4764_
.sym 36873 rvsoc.data_wdata[1]
.sym 36877 rvsoc.uart0.rx_divcnt[0]
.sym 36879 rvsoc.cpu0.cpu_rs2[0]
.sym 36883 rvsoc.data_wdata[0]
.sym 36885 $abc$63009$new_n3943_
.sym 36886 $abc$63009$new_ys__n962_
.sym 36888 $PACKER_VCC_NET
.sym 36894 $abc$63009$new_ys__n1873_inv_
.sym 36903 $abc$63009$new_ys__n1873_inv_
.sym 36905 $abc$63009$new_n4764_
.sym 36906 $abc$63009$new_ys__n962_
.sym 36921 rvsoc.uart0.rx_divcnt[0]
.sym 36924 $PACKER_VCC_NET
.sym 36927 $abc$63009$new_n3943_
.sym 36928 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[0]
.sym 36933 $abc$63009$new_n3616_
.sym 36934 rvsoc.data_wdata[0]
.sym 36935 rvsoc.cpu0.cpu_rs2[0]
.sym 36936 $abc$63009$new_ys__n2827_
.sym 36939 rvsoc.cpu0.cpu_rs2[1]
.sym 36940 $abc$63009$new_n3616_
.sym 36941 $abc$63009$new_ys__n2827_
.sym 36942 rvsoc.data_wdata[1]
.sym 36944 rvsoc.clkn
.sym 36945 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 36946 $abc$63009$new_ys__n12686_inv_
.sym 36947 $abc$63009$new_ys__n12688_inv_
.sym 36948 $abc$63009$new_ys__n12690_inv_
.sym 36949 $abc$63009$new_ys__n12694_inv_
.sym 36950 $abc$63009$new_ys__n1020_inv_
.sym 36951 $abc$63009$new_ys__n12684_
.sym 36952 $abc$63009$new_ys__n12664_inv_
.sym 36953 rvsoc.cpu0.D_op2[0]
.sym 36955 rvsoc.cpu0.D_op1[13]
.sym 36958 rvsoc.cpu0.D_op1[16]
.sym 36959 $abc$63009$new_n4707_
.sym 36960 rvsoc.data_wdata[9]
.sym 36961 $abc$63009$new_ys__n1218_
.sym 36962 rvsoc.cpu0.D_op2[27]
.sym 36963 rvsoc.cpu0.D_op2[10]
.sym 36964 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[9]
.sym 36965 rvsoc.cpu0.D_op2[1]
.sym 36968 rvsoc.cpu0.D_op1[19]
.sym 36969 $abc$63009$new_n5566_
.sym 36970 rvsoc.cpu0.D_op1[11]
.sym 36972 $abc$63009$new_ys__n962_
.sym 36975 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$35817[0]
.sym 36976 $abc$63009$new_ys__n12702_inv_
.sym 36977 rvsoc.cpu0.D_op2[0]
.sym 36978 $abc$63009$new_n4707_
.sym 36980 $abc$63009$new_n5046_
.sym 36981 rvsoc.cpu0.D_op1[14]
.sym 36987 rvsoc.cpu0.D_op2[1]
.sym 36989 $abc$63009$new_ys__n12754_inv_
.sym 37001 $abc$63009$new_ys__n12750_inv_
.sym 37004 rvsoc.cpu0.D_op1[4]
.sym 37005 rvsoc.cpu0.D_op1[7]
.sym 37006 $abc$63009$new_ys__n12752_inv_
.sym 37007 rvsoc.cpu0.D_op1[3]
.sym 37008 rvsoc.cpu0.D_op1[6]
.sym 37009 rvsoc.cpu0.D_op1[0]
.sym 37010 rvsoc.cpu0.D_op2[0]
.sym 37011 $abc$63009$new_ys__n12748_inv_
.sym 37012 rvsoc.cpu0.D_op1[8]
.sym 37016 rvsoc.cpu0.D_op1[1]
.sym 37017 rvsoc.cpu0.D_op1[2]
.sym 37018 rvsoc.cpu0.D_op1[5]
.sym 37021 rvsoc.cpu0.D_op2[0]
.sym 37022 rvsoc.cpu0.D_op1[1]
.sym 37023 rvsoc.cpu0.D_op1[2]
.sym 37026 $abc$63009$new_ys__n12752_inv_
.sym 37027 rvsoc.cpu0.D_op2[1]
.sym 37028 $abc$63009$new_ys__n12750_inv_
.sym 37032 rvsoc.cpu0.D_op1[7]
.sym 37033 rvsoc.cpu0.D_op2[0]
.sym 37034 rvsoc.cpu0.D_op1[8]
.sym 37038 rvsoc.cpu0.D_op1[6]
.sym 37039 rvsoc.cpu0.D_op1[5]
.sym 37040 rvsoc.cpu0.D_op2[0]
.sym 37045 $abc$63009$new_ys__n12748_inv_
.sym 37046 rvsoc.cpu0.D_op2[1]
.sym 37047 $abc$63009$new_ys__n12750_inv_
.sym 37050 $abc$63009$new_ys__n12752_inv_
.sym 37051 rvsoc.cpu0.D_op2[1]
.sym 37053 $abc$63009$new_ys__n12754_inv_
.sym 37056 rvsoc.cpu0.D_op1[3]
.sym 37057 rvsoc.cpu0.D_op2[0]
.sym 37059 rvsoc.cpu0.D_op1[4]
.sym 37062 $abc$63009$new_ys__n12748_inv_
.sym 37063 rvsoc.cpu0.D_op2[1]
.sym 37064 rvsoc.cpu0.D_op2[0]
.sym 37065 rvsoc.cpu0.D_op1[0]
.sym 37069 $abc$63009$new_ys__n12698_inv_
.sym 37070 $abc$63009$new_n4571_
.sym 37071 $abc$63009$new_ys__n1064_
.sym 37072 $abc$63009$new_ys__n12692_inv_
.sym 37073 $abc$63009$new_ys__n12696_inv_
.sym 37074 $abc$63009$new_n5920_
.sym 37075 $abc$63009$new_n4699_
.sym 37076 $abc$63009$new_n4745_
.sym 37077 rvsoc.cpu0.D_op1[22]
.sym 37078 $abc$63009$new_ys__n12684_
.sym 37081 rvsoc.cpu0.D_op1[4]
.sym 37082 $abc$63009$new_ys__n12831_
.sym 37084 rvsoc.cpu0.D_op2[3]
.sym 37085 $abc$63009$new_ys__n12658_inv_
.sym 37086 rvsoc.cpu0.D_op2[0]
.sym 37087 $abc$63009$new_ys__n1086_
.sym 37088 $abc$63009$new_ys__n1271_
.sym 37089 rvsoc.cpu0.D_op1[0]
.sym 37090 rvsoc.cpu0.D_op1[22]
.sym 37091 rvsoc.cpu0.F_insn[20]
.sym 37092 rvsoc.data_wdata[19]
.sym 37096 $abc$63009$new_n5920_
.sym 37097 rvsoc.cpu0.D_op2[2]
.sym 37099 rvsoc.gpio0.data[1]
.sym 37102 rvsoc.cpu0.D_op1[1]
.sym 37104 rvsoc.cpu0.D_op1[13]
.sym 37111 rvsoc.cpu0.D_op1[13]
.sym 37113 $abc$63009$new_ys__n12732_inv_
.sym 37114 $abc$63009$new_ys__n12728_inv_
.sym 37115 rvsoc.cpu0.D_op2[2]
.sym 37116 rvsoc.cpu0.D_op1[12]
.sym 37117 rvsoc.cpu0.D_op2[0]
.sym 37120 $abc$63009$new_ys__n12754_inv_
.sym 37121 rvsoc.cpu0.D_op1[10]
.sym 37124 $abc$63009$new_ys__n12762_inv_
.sym 37126 rvsoc.cpu0.D_op2[1]
.sym 37130 rvsoc.cpu0.D_op1[11]
.sym 37131 $abc$63009$new_ys__n12756_inv_
.sym 37133 $abc$63009$new_ys__n12758_inv_
.sym 37136 $abc$63009$new_ys__n12760_inv_
.sym 37137 rvsoc.cpu0.D_op1[9]
.sym 37141 rvsoc.cpu0.D_op1[14]
.sym 37144 rvsoc.cpu0.D_op2[2]
.sym 37145 $abc$63009$new_ys__n12728_inv_
.sym 37146 $abc$63009$new_ys__n12732_inv_
.sym 37149 $abc$63009$new_ys__n12756_inv_
.sym 37151 $abc$63009$new_ys__n12758_inv_
.sym 37152 rvsoc.cpu0.D_op2[1]
.sym 37156 rvsoc.cpu0.D_op1[13]
.sym 37157 rvsoc.cpu0.D_op1[14]
.sym 37158 rvsoc.cpu0.D_op2[0]
.sym 37161 $abc$63009$new_ys__n12760_inv_
.sym 37162 rvsoc.cpu0.D_op2[1]
.sym 37163 $abc$63009$new_ys__n12762_inv_
.sym 37167 rvsoc.cpu0.D_op2[1]
.sym 37168 $abc$63009$new_ys__n12758_inv_
.sym 37170 $abc$63009$new_ys__n12760_inv_
.sym 37173 rvsoc.cpu0.D_op2[0]
.sym 37174 rvsoc.cpu0.D_op1[10]
.sym 37176 rvsoc.cpu0.D_op1[9]
.sym 37179 rvsoc.cpu0.D_op2[1]
.sym 37180 $abc$63009$new_ys__n12756_inv_
.sym 37182 $abc$63009$new_ys__n12754_inv_
.sym 37186 rvsoc.cpu0.D_op1[11]
.sym 37187 rvsoc.cpu0.D_op2[0]
.sym 37188 rvsoc.cpu0.D_op1[12]
.sym 37196 $abc$63009$new_n4791_
.sym 37200 rvsoc.cpu0.D_op1[17]
.sym 37201 rvsoc.data_wdata[23]
.sym 37204 rvsoc.cpu0.D_op2[11]
.sym 37205 $abc$63009$new_n4699_
.sym 37206 $abc$63009$new_ys__n5419_inv_
.sym 37207 rvsoc.data_wdata[30]
.sym 37208 rvsoc.cpu0.D_op1[27]
.sym 37209 rvsoc.cpu0.D_op1[6]
.sym 37210 rvsoc.cpu0.D_op1[30]
.sym 37211 rvsoc.cpu0.D_op1[4]
.sym 37212 rvsoc.cpu0.D_op1[25]
.sym 37213 rvsoc.cpu0.D_op1[5]
.sym 37214 $abc$63009$new_n4682_
.sym 37215 $abc$63009$new_n4526_
.sym 37217 $abc$63009$new_n4791_
.sym 37233 rvsoc.cpu0.D_op2[2]
.sym 37241 $abc$63009$new_ys__n12734_inv_
.sym 37244 $abc$63009$new_ys__n12730_inv_
.sym 37248 rvsoc.cpu0.D_op2[2]
.sym 37256 $abc$63009$new_ys__n12738_inv_
.sym 37266 rvsoc.cpu0.D_op2[2]
.sym 37267 $abc$63009$new_ys__n12734_inv_
.sym 37269 $abc$63009$new_ys__n12738_inv_
.sym 37284 $abc$63009$new_ys__n12734_inv_
.sym 37285 $abc$63009$new_ys__n12730_inv_
.sym 37287 rvsoc.cpu0.D_op2[2]
.sym 37323 rvsoc.cpu0.D_op1[15]
.sym 37324 $abc$63009$new_ys__n11534_
.sym 37325 $abc$63009$new_n4276_
.sym 37326 $abc$63009$new_ys__n1031_
.sym 37327 $abc$63009$new_ys__n12841_
.sym 37328 rvsoc.cpu0.D_op1[12]
.sym 37329 rvsoc.cpu0.D_op1[7]
.sym 37330 $abc$63009$new_n4276_
.sym 37331 $PACKER_VCC_NET
.sym 37332 $PACKER_VCC_NET
.sym 37333 $abc$63009$new_n5554_
.sym 37334 rvsoc.clks.pll_clk
.sym 37415 rvsoc.mem_vdata[3][17]
.sym 37417 $abc$63009$new_n5055_
.sym 37419 rvsoc.dram.adrs[11]
.sym 37420 rvsoc.dram.adrs[12]
.sym 37421 rvsoc.dram.adrs[13]
.sym 37431 rvsoc.data_adrs[11]
.sym 37434 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$35817[0]
.sym 37435 rvsoc.data_adrs[9]
.sym 37437 rvsoc.cpu0.F_insn_typ[2]
.sym 37438 rvsoc.uart0.rx_bitcnt[0]
.sym 37482 $PACKER_GND_NET
.sym 37483 rvsoc.data_adrs[9]
.sym 37484 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 37485 rvsoc.code_adrs[9]
.sym 37488 $abc$63009$new_ys__n5894_
.sym 37491 rvsoc.code_adrs[9]
.sym 37492 $abc$63009$new_ys__n5894_
.sym 37493 rvsoc.data_adrs[9]
.sym 37509 $PACKER_GND_NET
.sym 37536 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 37537 rvsoc.clkn
.sym 37543 rvsoc.spi0.rxbfr[2]
.sym 37544 rvsoc.dram.adrs[4]
.sym 37545 rvsoc.dram.adrs[6]
.sym 37546 rvsoc.spi0.rxbfr[5]
.sym 37547 $abc$63009$new_n3123_
.sym 37548 rvsoc.spi0.rxbfr[4]
.sym 37549 rvsoc.dram.adrs[2]
.sym 37550 $abc$63009$new_n5053_
.sym 37555 rvsoc.mem_vdata[1][25]
.sym 37556 rvsoc.mem_vdata[1][15]
.sym 37557 rvsoc.mem_vdata[0][1]
.sym 37558 rvsoc.data_adrs[9]
.sym 37559 rvsoc.data_adrs[11]
.sym 37560 $PACKER_GND_NET
.sym 37561 $abc$63009$new_ys__n2493_inv_
.sym 37562 rvsoc.mem_vdata[3][17]
.sym 37563 rvsoc.data_wdata[12]
.sym 37564 rvsoc.code_adrs[14]
.sym 37565 rvsoc.data_wdata[18]
.sym 37571 rvsoc.dram.adrs[13]
.sym 37576 rvsoc.spi0.status[1]
.sym 37577 rvsoc.data_adrs[15]
.sym 37586 rvsoc.dram.adrs[12]
.sym 37588 rvsoc.dram.adrs[13]
.sym 37591 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$51437
.sym 37592 rvsoc.data_adrs[13]
.sym 37594 rvsoc.dram.adrs[6]
.sym 37597 rvsoc.data_adrs[3]
.sym 37598 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842
.sym 37602 rvsoc.code_adrs[4]
.sym 37608 $PACKER_GND_NET
.sym 37609 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 37612 rvsoc.data_adrs[13]
.sym 37629 rvsoc.data_adrs[3]
.sym 37631 rvsoc.spi0.status[5]
.sym 37638 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 37639 rvsoc.spi0.rxbfr[5]
.sym 37646 rvsoc.data_adrs[2]
.sym 37689 rvsoc.spi0.status[5]
.sym 37690 rvsoc.spi0.rxbfr[5]
.sym 37691 rvsoc.data_adrs[3]
.sym 37692 rvsoc.data_adrs[2]
.sym 37699 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 37700 rvsoc.clkn
.sym 37704 $abc$63009$new_n3228_
.sym 37706 $abc$63009$new_ys__n746_
.sym 37707 rvsoc.spi0.rxbfr[7]
.sym 37708 $abc$63009$new_n5054_
.sym 37709 rvsoc.spi0.rxbfr[6]
.sym 37712 rvsoc.data_adrs[9]
.sym 37714 rvsoc.cram.adrs[10]
.sym 37715 $PACKER_GND_NET
.sym 37717 rvsoc.data_wdata[26]
.sym 37718 rvsoc.mem_vdata[1][13]
.sym 37719 $abc$63009$new_n5053_
.sym 37720 rvsoc.mem_vdata[1][29]
.sym 37721 rvsoc.spi0.rxbfr[2]
.sym 37722 rvsoc.mem_vdata[1][24]
.sym 37723 rvsoc.code_adrs[10]
.sym 37724 rvsoc.cpu0.D_insn_typ[10]
.sym 37725 rvsoc.spi0.status[31]
.sym 37726 rvsoc.eram.adrs[8]
.sym 37727 rvsoc.code_adrs[5]
.sym 37729 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 37731 rvsoc.mem_vdata[3][1]
.sym 37733 $abc$63009$new_n3088_
.sym 37735 rvsoc.data_wdata[10]
.sym 37736 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[1]
.sym 37743 rvsoc.mem_rcode[3]
.sym 37745 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 37748 rvsoc.mem_rcode[2]
.sym 37749 rvsoc.data_adrs[2]
.sym 37751 rvsoc.mem_rcode[3]
.sym 37755 rvsoc.uart0.cfg[6]
.sym 37756 rvsoc.mem_rcode[6]
.sym 37757 rvsoc.mem_rcode[5]
.sym 37758 rvsoc.mem_rcode[4]
.sym 37763 rvsoc.data_adrs[3]
.sym 37764 rvsoc.uart0.status[6]
.sym 37771 rvsoc.data_wdata[6]
.sym 37775 $auto$alumacc.cc:474:replace_alu$3175.C[1]
.sym 37777 rvsoc.mem_rcode[2]
.sym 37778 rvsoc.mem_rcode[3]
.sym 37781 $auto$alumacc.cc:474:replace_alu$3175.C[2]
.sym 37783 rvsoc.mem_rcode[4]
.sym 37785 $auto$alumacc.cc:474:replace_alu$3175.C[1]
.sym 37787 $auto$alumacc.cc:474:replace_alu$3175.C[3]
.sym 37789 rvsoc.mem_rcode[5]
.sym 37791 $auto$alumacc.cc:474:replace_alu$3175.C[2]
.sym 37795 rvsoc.mem_rcode[6]
.sym 37797 $auto$alumacc.cc:474:replace_alu$3175.C[3]
.sym 37803 rvsoc.data_wdata[6]
.sym 37812 rvsoc.data_adrs[2]
.sym 37813 rvsoc.uart0.status[6]
.sym 37814 rvsoc.data_adrs[3]
.sym 37815 rvsoc.uart0.cfg[6]
.sym 37818 rvsoc.mem_rcode[3]
.sym 37820 rvsoc.mem_rcode[2]
.sym 37822 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 37823 rvsoc.clkn
.sym 37827 $abc$63009$new_n4000_
.sym 37829 $abc$63009$techmap$techmap\rvsoc.cpu0.$procmux$2516.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13725_Y
.sym 37830 rvsoc.cpu0.F_insn[7]
.sym 37832 $abc$63009$new_n3990_
.sym 37836 $abc$63009$new_n4229_
.sym 37837 rvsoc.mem_rcode[3]
.sym 37838 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 37839 rvsoc.mem_rcode[5]
.sym 37840 rvsoc.eram.adrs[7]
.sym 37841 $abc$63009$new_ys__n5894_
.sym 37842 rvsoc.code_adrs[28]
.sym 37843 $PACKER_GND_NET
.sym 37844 rvsoc.mem_rcode[6]
.sym 37845 rvsoc.data_adrs[9]
.sym 37847 rvsoc.data_wst[1]
.sym 37848 $abc$63009$new_ys__n11180_inv_
.sym 37849 rvsoc.mem_vdata[2][18]
.sym 37850 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[2]
.sym 37851 rvsoc.cpu0.D_insn[7]
.sym 37852 rvsoc.mem_rcode[26]
.sym 37854 rvsoc.resetn
.sym 37855 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 37856 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 37858 $abc$63009$new_ys__n2341_inv_
.sym 37859 $abc$63009$new_ys__n11684_
.sym 37860 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[0]
.sym 37867 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[1]
.sym 37868 $abc$63009$new_n3228_
.sym 37869 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[3]
.sym 37873 $abc$63009$new_n3987_
.sym 37875 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[1]
.sym 37876 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[2]
.sym 37877 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 37881 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[0]
.sym 37883 $abc$63009$new_ys__n4854_
.sym 37885 $abc$63009$new_ys__n4848_
.sym 37886 $abc$63009$techmap$techmap\rvsoc.cpu0.$procmux$2516.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13725_Y
.sym 37887 $abc$63009$new_ys__n12601_
.sym 37888 $abc$63009$new_ys__n10996_
.sym 37889 $abc$63009$new_n3990_
.sym 37891 rvsoc.mem_rcode[5]
.sym 37892 $abc$63009$new_n3984_
.sym 37894 $abc$63009$techmap$techmap\rvsoc.cpu0.$procmux$2516.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13725_Y
.sym 37897 $abc$63009$new_n3990_
.sym 37899 rvsoc.mem_rcode[5]
.sym 37901 $abc$63009$new_n3228_
.sym 37902 $abc$63009$new_n3987_
.sym 37905 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[3]
.sym 37907 $abc$63009$new_ys__n12601_
.sym 37912 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[3]
.sym 37913 $abc$63009$techmap$techmap\rvsoc.cpu0.$procmux$2516.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13725_Y
.sym 37914 $abc$63009$new_ys__n12601_
.sym 37917 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[2]
.sym 37918 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[0]
.sym 37919 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[3]
.sym 37920 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[1]
.sym 37923 $abc$63009$new_n3990_
.sym 37924 $abc$63009$new_ys__n4854_
.sym 37925 $abc$63009$new_ys__n10996_
.sym 37926 $abc$63009$techmap$techmap\rvsoc.cpu0.$procmux$2516.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13725_Y
.sym 37929 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[1]
.sym 37931 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[2]
.sym 37932 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[0]
.sym 37935 $abc$63009$new_ys__n10996_
.sym 37936 $abc$63009$new_n3990_
.sym 37937 $abc$63009$techmap$techmap\rvsoc.cpu0.$procmux$2516.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13725_Y
.sym 37938 $abc$63009$new_ys__n4848_
.sym 37941 $abc$63009$new_n3984_
.sym 37942 rvsoc.mem_rcode[5]
.sym 37944 $abc$63009$new_n3228_
.sym 37945 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 37946 rvsoc.clka
.sym 37948 $abc$63009$new_ys__n2292_inv_
.sym 37949 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 37950 rvsoc.mem_vdata[3][1]
.sym 37951 $abc$63009$new_ys__n12590_
.sym 37952 $abc$63009$new_ys__n12143_inv_
.sym 37953 rvsoc.mem_vdata[3][2]
.sym 37954 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842
.sym 37955 rvsoc.mem_vdata[3][3]
.sym 37956 rvsoc.cpu0.D_insn_typ[10]
.sym 37958 $abc$63009$new_ys__n1553_
.sym 37959 rvsoc.cpu0.D_insn_typ[10]
.sym 37961 rvsoc.code_adrs[9]
.sym 37962 rvsoc.mem_vdata[1][16]
.sym 37963 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$32054[1]
.sym 37964 $abc$63009$new_n5122_
.sym 37965 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 37966 rvsoc.mem_vdata[1][28]
.sym 37967 $abc$63009$new_ys__n12580_
.sym 37969 rvsoc.mem_vdata[1][14]
.sym 37970 rvsoc.mem_vdata[1][23]
.sym 37971 rvsoc.uart0.div[26]
.sym 37972 rvsoc.resetn
.sym 37973 rvsoc.cpu0.D_insn_typ[9]
.sym 37974 $abc$63009$new_ys__n10996_
.sym 37975 $abc$63009$new_ys__n11729_
.sym 37976 rvsoc.code_adrs[31]
.sym 37977 rvsoc.data_adrs[13]
.sym 37978 rvsoc.cpu0.F_insn[7]
.sym 37979 rvsoc.eram.adrs[5]
.sym 37980 rvsoc.data_adrs[12]
.sym 37982 rvsoc.data_wdata[8]
.sym 37983 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 37991 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 37993 $abc$63009$techmap$techmap\rvsoc.cpu0.$procmux$2516.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13725_Y
.sym 37995 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[3]
.sym 37999 $abc$63009$new_n4000_
.sym 38007 $abc$63009$new_ys__n4851_
.sym 38008 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[1]
.sym 38009 $abc$63009$new_ys__n4857_
.sym 38010 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[2]
.sym 38012 $abc$63009$new_ys__n10996_
.sym 38019 $abc$63009$new_ys__n12605_
.sym 38020 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[0]
.sym 38028 $abc$63009$new_ys__n10996_
.sym 38029 $abc$63009$new_ys__n4851_
.sym 38030 $abc$63009$new_n4000_
.sym 38031 $abc$63009$techmap$techmap\rvsoc.cpu0.$procmux$2516.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13725_Y
.sym 38034 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[3]
.sym 38035 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[2]
.sym 38036 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[0]
.sym 38037 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[1]
.sym 38046 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[0]
.sym 38047 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[1]
.sym 38048 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[3]
.sym 38049 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[2]
.sym 38052 $abc$63009$new_ys__n10996_
.sym 38053 $abc$63009$new_ys__n4857_
.sym 38054 $abc$63009$new_n4000_
.sym 38055 $abc$63009$techmap$techmap\rvsoc.cpu0.$procmux$2516.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13725_Y
.sym 38058 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[0]
.sym 38059 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[2]
.sym 38061 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[1]
.sym 38064 $abc$63009$new_ys__n12605_
.sym 38065 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[3]
.sym 38067 $abc$63009$techmap$techmap\rvsoc.cpu0.$procmux$2516.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13725_Y
.sym 38068 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 38069 rvsoc.clka
.sym 38073 rvsoc.uart0.tx_bitcnt[2]
.sym 38074 rvsoc.uart0.tx_bitcnt[3]
.sym 38075 $abc$63009$new_ys__n2819_
.sym 38076 rvsoc.uart0.tx_bitcnt[0]
.sym 38077 $abc$63009$new_ys__n11721_
.sym 38078 $abc$63009$new_ys__n10996_
.sym 38079 rvsoc.data_adrs[29]
.sym 38080 rvsoc.cpu0.F_insn[12]
.sym 38081 rvsoc.cpu0.F_insn[12]
.sym 38082 $abc$63009$new_ys__n1463_
.sym 38083 rvsoc.mem_vdata[1][20]
.sym 38085 rvsoc.cpu0.D_insn_typ[14]
.sym 38086 rvsoc.mem_vdata[0][20]
.sym 38087 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 38088 $abc$63009$new_ys__n2991_inv_
.sym 38089 rvsoc.mem_vdata[1][20]
.sym 38090 $abc$63009$new_ys__n2292_inv_
.sym 38091 p40
.sym 38092 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 38093 $abc$63009$new_ys__n5911_
.sym 38094 $abc$63009$new_ys__n2996_inv_
.sym 38096 $abc$63009$new_ys__n2819_
.sym 38097 rvsoc.cpu0.D_insn_typ[12]
.sym 38098 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[1]
.sym 38099 rvsoc.code_adrs[4]
.sym 38100 rvsoc.cpu0.D_insn_typ[8]
.sym 38101 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 38102 rvsoc.code_adrs[3]
.sym 38103 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842
.sym 38104 rvsoc.code_adrs[11]
.sym 38105 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[5]
.sym 38106 rvsoc.data_adrs[3]
.sym 38113 rvsoc.cpu0.F_insn_typ[9]
.sym 38114 $abc$63009$new_n3297_
.sym 38116 $abc$63009$new_ys__n2821_inv_
.sym 38117 $abc$63009$new_ys__n2798_
.sym 38120 rvsoc.cpu0.F_insn[10]
.sym 38125 rvsoc.cpu0.F_insn_typ[11]
.sym 38132 rvsoc.cpu0.D_insn_typ[8]
.sym 38134 rvsoc.cpu0.D_insn_typ[14]
.sym 38136 rvsoc.cpu0.D_insn_typ[13]
.sym 38138 rvsoc.cpu0.F_insn[7]
.sym 38139 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 38145 rvsoc.cpu0.F_insn_typ[11]
.sym 38151 rvsoc.cpu0.F_insn[7]
.sym 38165 rvsoc.cpu0.F_insn[10]
.sym 38171 $abc$63009$new_ys__n2821_inv_
.sym 38172 $abc$63009$new_ys__n2798_
.sym 38175 rvsoc.cpu0.D_insn_typ[13]
.sym 38176 rvsoc.cpu0.D_insn_typ[14]
.sym 38178 rvsoc.cpu0.D_insn_typ[8]
.sym 38182 rvsoc.cpu0.F_insn_typ[9]
.sym 38188 $abc$63009$new_ys__n2821_inv_
.sym 38190 $abc$63009$new_n3297_
.sym 38191 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 38192 rvsoc.clka
.sym 38193 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$32054[1]_$glb_sr
.sym 38194 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53373
.sym 38195 rvsoc.eram.adrs[8]
.sym 38196 $abc$63009$new_n3159_
.sym 38197 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[2]
.sym 38198 $abc$63009$new_ys__n2337_inv_
.sym 38199 rvsoc.mem_vdata[5][21]
.sym 38200 $abc$63009$new_ys__n11176_
.sym 38201 $abc$63009$new_ys__n2340_inv_
.sym 38202 $abc$63009$new_ys__n3002_inv_
.sym 38203 $abc$63009$new_ys__n5881_
.sym 38204 $abc$63009$new_n4624_
.sym 38205 $abc$63009$new_ys__n2807_
.sym 38206 rvsoc.uart0.div[9]
.sym 38207 rvsoc.mem_vdata[1][19]
.sym 38208 $abc$63009$new_ys__n10983_inv_
.sym 38209 $abc$63009$new_n2996_
.sym 38210 rvsoc.cpu0.D_insn[7]
.sym 38212 rvsoc.cpu0.E_Br_adrs[28]
.sym 38213 $abc$63009$new_ys__n3001_inv_
.sym 38214 rvsoc.eram.adrs[2]
.sym 38215 rvsoc.cpu0.D_next_pc[1]
.sym 38216 rvsoc.data_wdata[6]
.sym 38217 rvsoc.mem_vdata[1][31]
.sym 38218 rvsoc.cpu0.D_insn_typ[8]
.sym 38219 rvsoc.data_wdata[10]
.sym 38220 rvsoc.data_wdata[0]
.sym 38221 rvsoc.code_adrs[15]
.sym 38222 $abc$63009$new_n3088_
.sym 38223 rvsoc.code_adrs[5]
.sym 38224 $abc$63009$new_n4119_
.sym 38225 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 38226 rvsoc.cpu0.D_insn[21]
.sym 38227 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[2]
.sym 38229 rvsoc.eram.adrs[8]
.sym 38235 $abc$63009$new_ys__n11180_inv_
.sym 38237 rvsoc.cpu0.F_insn[20]
.sym 38241 $abc$63009$new_ys__n11721_
.sym 38242 $abc$63009$new_ys__n2822_
.sym 38243 $abc$63009$new_ys__n2995_inv_
.sym 38244 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 38245 $abc$63009$new_ys__n11720_
.sym 38246 rvsoc.cpu0.D_insn[20]
.sym 38248 rvsoc.cpu0.D_insn_typ[11]
.sym 38249 $abc$63009$new_ys__n5881_
.sym 38250 $abc$63009$new_ys__n11179_
.sym 38252 rvsoc.data_adrs[12]
.sym 38253 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 38254 rvsoc.data_wdata[8]
.sym 38255 $abc$63009$new_ys__n2337_inv_
.sym 38256 rvsoc.resetn
.sym 38259 $abc$63009$new_n3380_
.sym 38263 rvsoc.data_adrs[11]
.sym 38265 $abc$63009$new_ys__n11176_
.sym 38266 $abc$63009$new_ys__n2340_inv_
.sym 38268 $abc$63009$new_ys__n2337_inv_
.sym 38269 rvsoc.data_adrs[11]
.sym 38270 $abc$63009$new_ys__n11179_
.sym 38271 rvsoc.data_adrs[12]
.sym 38275 $abc$63009$new_ys__n11180_inv_
.sym 38277 $abc$63009$new_ys__n11721_
.sym 38283 rvsoc.data_wdata[8]
.sym 38286 $abc$63009$new_ys__n5881_
.sym 38287 $abc$63009$new_ys__n2337_inv_
.sym 38288 $abc$63009$new_ys__n11720_
.sym 38289 $abc$63009$new_ys__n2340_inv_
.sym 38293 rvsoc.resetn
.sym 38295 $abc$63009$new_ys__n2822_
.sym 38298 $abc$63009$new_n3380_
.sym 38299 $abc$63009$new_ys__n11180_inv_
.sym 38300 $abc$63009$new_ys__n11176_
.sym 38304 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 38305 $abc$63009$new_ys__n2995_inv_
.sym 38306 rvsoc.cpu0.F_insn[20]
.sym 38311 rvsoc.cpu0.D_insn_typ[11]
.sym 38313 rvsoc.cpu0.D_insn[20]
.sym 38314 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 38315 rvsoc.clkn
.sym 38317 $abc$63009$new_n3177_
.sym 38318 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[1]
.sym 38319 rvsoc.cpu0.D_insn[21]
.sym 38320 rvsoc.code_adrs[3]
.sym 38321 rvsoc.cpu0.D_insn[14]
.sym 38322 $abc$63009$new_n3173_
.sym 38323 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$30643
.sym 38324 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[4]
.sym 38326 rvsoc.mem_vdata[5][21]
.sym 38328 rvsoc.data_wdata[12]
.sym 38329 $abc$63009$new_ys__n11180_inv_
.sym 38330 rvsoc.cpu0.D_insn[7]
.sym 38331 rvsoc.uart0.status[4]
.sym 38332 rvsoc.code_adrs[14]
.sym 38333 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 38334 rvsoc.data_adrs[9]
.sym 38335 rvsoc.uart0.cfg[8]
.sym 38336 $abc$63009$new_ys__n2341_inv_
.sym 38337 $abc$63009$new_ys__n5881_
.sym 38338 $abc$63009$new_ys__n11179_
.sym 38339 $abc$63009$new_ys__n1880_inv_
.sym 38340 rvsoc.code_adrs[10]
.sym 38341 $abc$63009$new_n3747_
.sym 38342 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 38343 rvsoc.code_adrs[13]
.sym 38344 rvsoc.code_adrs[7]
.sym 38345 rvsoc.data_wdata[20]
.sym 38346 rvsoc.cpu0.D_insn[8]
.sym 38347 rvsoc.code_adrs[12]
.sym 38348 rvsoc.cpu0.D_insn[7]
.sym 38349 rvsoc.cpu0.D_insn_typ[4]
.sym 38350 $abc$63009$new_ys__n11684_
.sym 38352 $abc$63009$new_n4119_
.sym 38359 $abc$63009$new_n3778_
.sym 38361 $abc$63009$new_ys__n3002_inv_
.sym 38362 rvsoc.cpu0.D_insn[8]
.sym 38364 rvsoc.cpu0.D_insn_typ[14]
.sym 38367 rvsoc.cpu0.D_insn[21]
.sym 38368 rvsoc.cpu0.D_actv_pc[1]
.sym 38369 rvsoc.cpu0.D_insn_typ[12]
.sym 38370 rvsoc.cpu0.D_insn_typ[13]
.sym 38371 rvsoc.cpu0.sysregs[1][1]
.sym 38372 $abc$63009$new_ys__n2493_inv_
.sym 38375 rvsoc.cpu0.D_next_pc[1]
.sym 38376 rvsoc.cpu0.F_insn[29]
.sym 38378 rvsoc.cpu0.D_op1[1]
.sym 38382 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 38383 $abc$63009$new_n3747_
.sym 38384 $abc$63009$new_ys__n1892_
.sym 38385 rvsoc.cpu0.E_actv_pc[1]
.sym 38386 $abc$63009$new_ys__n1894_inv_
.sym 38387 $abc$63009$new_ys__n1889_
.sym 38388 rvsoc.cpu0.E_next_pc[1]
.sym 38391 rvsoc.cpu0.E_actv_pc[1]
.sym 38392 $abc$63009$new_ys__n2493_inv_
.sym 38394 rvsoc.cpu0.E_next_pc[1]
.sym 38397 rvsoc.cpu0.D_insn_typ[13]
.sym 38398 $abc$63009$new_ys__n1889_
.sym 38399 $abc$63009$new_ys__n1892_
.sym 38400 rvsoc.cpu0.D_op1[1]
.sym 38404 $abc$63009$new_ys__n3002_inv_
.sym 38405 rvsoc.cpu0.F_insn[29]
.sym 38406 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 38411 rvsoc.cpu0.D_actv_pc[1]
.sym 38415 rvsoc.cpu0.D_insn[8]
.sym 38416 $abc$63009$new_n3778_
.sym 38417 rvsoc.cpu0.D_insn_typ[12]
.sym 38418 rvsoc.cpu0.D_actv_pc[1]
.sym 38422 rvsoc.cpu0.D_insn[21]
.sym 38423 rvsoc.cpu0.D_actv_pc[1]
.sym 38424 rvsoc.cpu0.D_insn_typ[14]
.sym 38428 rvsoc.cpu0.D_next_pc[1]
.sym 38433 $abc$63009$new_ys__n1894_inv_
.sym 38434 rvsoc.cpu0.sysregs[1][1]
.sym 38436 $abc$63009$new_n3747_
.sym 38437 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 38438 rvsoc.clka
.sym 38440 $abc$63009$new_ys__n1941_
.sym 38441 rvsoc.code_adrs[12]
.sym 38442 rvsoc.code_adrs[5]
.sym 38443 rvsoc.cpu0.E_Br_adrs[12]
.sym 38444 rvsoc.cpu0.E_Br_adrs[5]
.sym 38445 rvsoc.cpu0.E_Br_adrs[6]
.sym 38446 rvsoc.cpu0.E_Br_adrs[3]
.sym 38447 $abc$63009$new_ys__n1908_inv_
.sym 38448 rvsoc.cpu0.E_Br_adrs[0]
.sym 38449 rvsoc.code_adrs[6]
.sym 38450 rvsoc.uart0.rx_divcnt[4]
.sym 38451 $abc$63009$new_n4796_
.sym 38452 rvsoc.uart0.status[14]
.sym 38453 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$30643
.sym 38454 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 38455 rvsoc.code_adrs[3]
.sym 38456 $abc$63009$new_ys__n2342_inv_
.sym 38457 $abc$63009$new_ys__n3002_inv_
.sym 38458 $abc$63009$new_ys__n2343_
.sym 38459 $abc$63009$new_n3177_
.sym 38460 $abc$63009$new_ys__n2493_inv_
.sym 38461 rvsoc.cpu0.D_insn_typ[14]
.sym 38462 rvsoc.eram.adrs[7]
.sym 38463 rvsoc.cpu0.D_insn[21]
.sym 38464 rvsoc.cpu0.D_insn[21]
.sym 38465 rvsoc.uart0.div[12]
.sym 38466 rvsoc.data_wdata[8]
.sym 38467 $abc$63009$new_n2927_
.sym 38468 rvsoc.cpu0.D_insn_typ[8]
.sym 38469 rvsoc.uart0.status[0]
.sym 38471 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$60398
.sym 38472 rvsoc.uart0.div[14]
.sym 38473 rvsoc.data_adrs[13]
.sym 38474 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[4]
.sym 38475 rvsoc.cpu0.E_Br_adrs[1]
.sym 38481 rvsoc.cpu0.sysregs[1][3]
.sym 38482 rvsoc.cpu0.sysregs[3][3]
.sym 38483 rvsoc.data_wdata[23]
.sym 38484 $abc$63009$new_n4234_
.sym 38485 $abc$63009$auto$rtlil.cc:1712:And$3922[11]
.sym 38486 $abc$63009$new_n4230_
.sym 38487 rvsoc.cpu0.D_insn_typ[10]
.sym 38488 rvsoc.cpu0.sysregs[3][3]
.sym 38489 $abc$63009$new_ys__n3517_
.sym 38490 rvsoc.cpu0.D_insn_typ[8]
.sym 38491 $abc$63009$auto$rtlil.cc:1712:And$3922[10]
.sym 38492 $abc$63009$new_n3487_
.sym 38494 $abc$63009$auto$rtlil.cc:1819:NotGate$62793
.sym 38496 $abc$63009$new_n4233_
.sym 38498 rvsoc.cpu0.D_insn[21]
.sym 38500 rvsoc.cpu0.sysregs[2][3]
.sym 38501 rvsoc.cpu0.D_sysidx[1]
.sym 38502 rvsoc.cpu0.sysregs[0][3]
.sym 38503 rvsoc.cpu0.D_sysidx[0]
.sym 38508 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59678
.sym 38509 rvsoc.cpu0.sysregs[1][3]
.sym 38510 $abc$63009$auto$rtlil.cc:1712:And$3922[3]
.sym 38514 rvsoc.data_wdata[23]
.sym 38515 $abc$63009$new_ys__n3517_
.sym 38516 $abc$63009$new_n3487_
.sym 38523 $abc$63009$auto$rtlil.cc:1712:And$3922[11]
.sym 38526 rvsoc.cpu0.D_insn_typ[8]
.sym 38527 rvsoc.cpu0.sysregs[3][3]
.sym 38528 rvsoc.cpu0.sysregs[1][3]
.sym 38529 rvsoc.cpu0.D_insn[21]
.sym 38532 rvsoc.cpu0.sysregs[0][3]
.sym 38533 rvsoc.cpu0.D_sysidx[0]
.sym 38534 rvsoc.cpu0.sysregs[1][3]
.sym 38535 rvsoc.cpu0.D_sysidx[1]
.sym 38539 $abc$63009$auto$rtlil.cc:1712:And$3922[10]
.sym 38545 $abc$63009$auto$rtlil.cc:1712:And$3922[3]
.sym 38550 $abc$63009$new_n4233_
.sym 38551 $abc$63009$new_n4230_
.sym 38552 rvsoc.cpu0.D_insn_typ[10]
.sym 38553 $abc$63009$new_n4234_
.sym 38556 rvsoc.cpu0.sysregs[2][3]
.sym 38557 rvsoc.cpu0.D_sysidx[1]
.sym 38558 rvsoc.cpu0.sysregs[3][3]
.sym 38559 rvsoc.cpu0.D_sysidx[0]
.sym 38560 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$59678
.sym 38561 rvsoc.clka
.sym 38562 $abc$63009$auto$rtlil.cc:1819:NotGate$62793
.sym 38563 $abc$63009$new_ys__n1971_inv_
.sym 38564 $abc$63009$new_ys__n1929_inv_
.sym 38565 rvsoc.uart0.div[14]
.sym 38566 $abc$63009$new_ys__n12417_inv_
.sym 38567 rvsoc.uart0.div[29]
.sym 38568 $abc$63009$new_ys__n1922_inv_
.sym 38569 $abc$63009$new_n3205_
.sym 38570 rvsoc.uart0.div[8]
.sym 38571 rvsoc.data_wdata[0]
.sym 38572 $abc$63009$new_ys__n44_
.sym 38573 $abc$63009$new_ys__n44_
.sym 38574 rvsoc.data_adrs[11]
.sym 38575 $abc$63009$new_ys__n3517_
.sym 38576 $abc$63009$new_ys__n10983_inv_
.sym 38577 rvsoc.cpu0.sysregs[1][12]
.sym 38578 $abc$63009$new_n3892_
.sym 38579 $abc$63009$auto$rtlil.cc:1712:And$3922[10]
.sym 38580 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 38581 rvsoc.cpu0.F_next_pc[5]
.sym 38582 $abc$63009$new_n4230_
.sym 38583 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 38584 $abc$63009$new_ys__n12420_inv_
.sym 38585 rvsoc.uart0.div[4]
.sym 38586 rvsoc.code_adrs[5]
.sym 38587 rvsoc.data_adrs[6]
.sym 38588 $abc$63009$new_ys__n2819_
.sym 38589 $abc$63009$new_n3788_
.sym 38590 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[5]
.sym 38591 rvsoc.cpu0.sysregs[1][0]
.sym 38592 rvsoc.cpu0.D_insn_typ[8]
.sym 38593 $abc$63009$new_ys__n3769_
.sym 38594 $abc$63009$new_ys__n565_inv_
.sym 38595 $abc$63009$new_n3820_
.sym 38596 rvsoc.cpu0.D_insn_typ[5]
.sym 38597 rvsoc.cpu0.D_insn_typ[14]
.sym 38598 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[1]
.sym 38604 $abc$63009$auto$rtlil.cc:1712:And$3922[3]
.sym 38606 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[2]
.sym 38607 rvsoc.cpu0.sysregs[3][12]
.sym 38608 rvsoc.cpu0.sysregs[1][5]
.sym 38610 $abc$63009$new_ys__n12422_inv_
.sym 38611 $abc$63009$new_ys__n9824_inv_
.sym 38612 $abc$63009$new_ys__n1899_
.sym 38614 rvsoc.cpu0.sysregs[3][5]
.sym 38615 rvsoc.cpu0.sysregs[1][12]
.sym 38616 $abc$63009$auto$rtlil.cc:1712:And$3922[8]
.sym 38617 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[11]
.sym 38618 $abc$63009$new_n3438_
.sym 38620 $abc$63009$new_n3784_
.sym 38621 $abc$63009$new_n3820_
.sym 38622 $abc$63009$new_n3343_
.sym 38623 $abc$63009$new_ys__n12417_inv_
.sym 38624 rvsoc.cpu0.D_insn[21]
.sym 38626 $abc$63009$new_n3311_
.sym 38628 rvsoc.cpu0.D_insn_typ[8]
.sym 38629 $abc$63009$new_ys__n1962_
.sym 38631 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$60398
.sym 38632 rvsoc.data_wdata[10]
.sym 38633 $abc$63009$new_ys__n3517_
.sym 38634 rvsoc.cpu0.D_insn_typ[14]
.sym 38635 $abc$63009$auto$rtlil.cc:1712:And$3922[10]
.sym 38637 rvsoc.cpu0.sysregs[1][12]
.sym 38638 rvsoc.cpu0.D_insn_typ[8]
.sym 38639 rvsoc.cpu0.D_insn[21]
.sym 38640 rvsoc.cpu0.sysregs[3][12]
.sym 38644 $abc$63009$auto$rtlil.cc:1712:And$3922[3]
.sym 38645 $abc$63009$new_ys__n12417_inv_
.sym 38646 $abc$63009$new_n3343_
.sym 38649 $abc$63009$new_n3343_
.sym 38650 $abc$63009$auto$rtlil.cc:1712:And$3922[8]
.sym 38651 $abc$63009$new_ys__n12422_inv_
.sym 38655 $abc$63009$new_n3820_
.sym 38656 $abc$63009$new_ys__n1962_
.sym 38657 rvsoc.cpu0.D_insn_typ[14]
.sym 38658 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[11]
.sym 38661 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[2]
.sym 38662 rvsoc.cpu0.D_insn_typ[14]
.sym 38663 $abc$63009$new_n3784_
.sym 38664 $abc$63009$new_ys__n1899_
.sym 38667 rvsoc.cpu0.D_insn_typ[8]
.sym 38668 rvsoc.cpu0.sysregs[1][5]
.sym 38669 rvsoc.cpu0.sysregs[3][5]
.sym 38670 rvsoc.cpu0.D_insn[21]
.sym 38673 $abc$63009$new_ys__n3517_
.sym 38674 $abc$63009$new_ys__n9824_inv_
.sym 38675 $abc$63009$new_n3311_
.sym 38676 rvsoc.data_wdata[10]
.sym 38680 $abc$63009$auto$rtlil.cc:1712:And$3922[10]
.sym 38681 $abc$63009$new_n3438_
.sym 38682 $abc$63009$new_n3343_
.sym 38683 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$60398
.sym 38684 rvsoc.clka
.sym 38686 rvsoc.code_adrs[1]
.sym 38687 $abc$63009$new_n3406_
.sym 38688 rvsoc.data_adrs[14]
.sym 38689 rvsoc.data_adrs[12]
.sym 38690 rvsoc.data_adrs[13]
.sym 38691 $abc$63009$new_n3796_
.sym 38692 rvsoc.data_adrs[6]
.sym 38693 rvsoc.data_adrs[8]
.sym 38695 rvsoc.data_wdata[20]
.sym 38696 rvsoc.data_wdata[20]
.sym 38697 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$35817[0]
.sym 38698 rvsoc.cpu0.D_insn[17]
.sym 38699 $abc$63009$new_n3205_
.sym 38700 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[2]
.sym 38701 rvsoc.cpu0.F_next_pc[9]
.sym 38702 rvsoc.cpu0.D_op1[8]
.sym 38703 rvsoc.uart0.div[8]
.sym 38704 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[7]
.sym 38705 $abc$63009$new_ys__n1927_
.sym 38706 $abc$63009$new_n3311_
.sym 38707 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 38708 rvsoc.cpu0.sysregs[1][18]
.sym 38709 rvsoc.uart0.div[14]
.sym 38710 $abc$63009$new_n3804_
.sym 38712 $abc$63009$new_n4119_
.sym 38713 rvsoc.cpu0.D_insn_typ[1]
.sym 38714 rvsoc.uart0.div[29]
.sym 38715 rvsoc.uart0.div[19]
.sym 38716 rvsoc.cpu0.E_Br_adrs[7]
.sym 38717 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 38718 rvsoc.data_wdata[10]
.sym 38719 rvsoc.uart0.div[12]
.sym 38720 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[2]
.sym 38721 rvsoc.data_wdata[3]
.sym 38727 $abc$63009$new_n3468_
.sym 38728 rvsoc.uart0.rx_bitcnt[0]
.sym 38730 $abc$63009$auto$alumacc.cc:491:replace_alu$3169[31]
.sym 38731 $abc$63009$auto$wreduce.cc:452:run$3086[2]
.sym 38732 $PACKER_VCC_NET
.sym 38733 rvsoc.cpu0.D_insn[21]
.sym 38734 rvsoc.cpu0.sysregs[3][10]
.sym 38735 rvsoc.cpu0.sysregs[1][10]
.sym 38736 $abc$63009$new_ys__n3517_
.sym 38738 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$53253
.sym 38741 $abc$63009$auto$wreduce.cc:452:run$3086[3]
.sym 38742 $abc$63009$new_n3455_
.sym 38744 rvsoc.data_wdata[18]
.sym 38748 rvsoc.resetn
.sym 38751 $abc$63009$auto$wreduce.cc:452:run$3086[0]
.sym 38752 rvsoc.cpu0.D_insn_typ[8]
.sym 38754 $abc$63009$new_ys__n565_inv_
.sym 38757 rvsoc.data_wdata[14]
.sym 38758 $abc$63009$new_ys__n2296_
.sym 38761 rvsoc.uart0.rx_bitcnt[0]
.sym 38763 $PACKER_VCC_NET
.sym 38767 $abc$63009$new_ys__n565_inv_
.sym 38768 $abc$63009$auto$wreduce.cc:452:run$3086[0]
.sym 38769 $abc$63009$new_ys__n2296_
.sym 38773 $abc$63009$auto$wreduce.cc:452:run$3086[3]
.sym 38774 $abc$63009$new_ys__n2296_
.sym 38778 $abc$63009$auto$alumacc.cc:491:replace_alu$3169[31]
.sym 38779 $abc$63009$new_ys__n2296_
.sym 38780 rvsoc.resetn
.sym 38784 $abc$63009$new_ys__n3517_
.sym 38785 rvsoc.data_wdata[18]
.sym 38786 $abc$63009$new_n3468_
.sym 38791 $abc$63009$auto$wreduce.cc:452:run$3086[2]
.sym 38793 $abc$63009$new_ys__n2296_
.sym 38796 $abc$63009$new_ys__n3517_
.sym 38798 $abc$63009$new_n3455_
.sym 38799 rvsoc.data_wdata[14]
.sym 38802 rvsoc.cpu0.sysregs[3][10]
.sym 38803 rvsoc.cpu0.D_insn_typ[8]
.sym 38804 rvsoc.cpu0.sysregs[1][10]
.sym 38805 rvsoc.cpu0.D_insn[21]
.sym 38806 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$53253
.sym 38807 rvsoc.clkn
.sym 38808 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 38809 $abc$63009$new_n3475_
.sym 38810 rvsoc.uart0.tx_bitcnt[1]
.sym 38811 $abc$63009$new_ys__n2006_inv_
.sym 38812 $abc$63009$new_ys__n2041_inv_
.sym 38813 $abc$63009$new_ys__n1999_inv_
.sym 38814 $abc$63009$new_ys__n2013_inv_
.sym 38815 $abc$63009$new_ys__n2039_
.sym 38816 rvsoc.code_adrs[7]
.sym 38818 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[24]
.sym 38819 rvsoc.cpu0.F_insn_typ[2]
.sym 38820 $abc$63009$new_n5883_
.sym 38821 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[13]
.sym 38822 $abc$63009$new_ys__n3517_
.sym 38824 $abc$63009$auto$alumacc.cc:491:replace_alu$3169[31]
.sym 38825 $abc$63009$new_ys__n9824_inv_
.sym 38826 rvsoc.data_adrs[8]
.sym 38827 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 38828 rvsoc.cpu0.D_insn[22]
.sym 38829 $abc$63009$auto$wreduce.cc:452:run$3086[3]
.sym 38830 $abc$63009$new_n3406_
.sym 38831 rvsoc.cpu0.D_insn[12]
.sym 38832 $abc$63009$new_ys__n1873_inv_
.sym 38833 rvsoc.cpu0.D_insn[22]
.sym 38834 rvsoc.cpu0.D_insn_typ[4]
.sym 38835 $abc$63009$new_ys__n1997_
.sym 38836 rvsoc.cpu0.sysregs[1][23]
.sym 38837 rvsoc.cpu0.sysregs[3][22]
.sym 38838 rvsoc.cpu0.F_next_pc[7]
.sym 38839 $abc$63009$new_n3747_
.sym 38840 rvsoc.code_adrs[7]
.sym 38841 rvsoc.data_wdata[20]
.sym 38842 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 38843 rvsoc.data_wdata[14]
.sym 38844 $abc$63009$new_n3748_
.sym 38852 $abc$63009$new_n3311_
.sym 38853 $abc$63009$new_ys__n3517_
.sym 38854 rvsoc.cpu0.F_insn[22]
.sym 38856 rvsoc.cpu0.sysregs[1][9]
.sym 38858 $abc$63009$new_ys__n9823_inv_
.sym 38859 rvsoc.cpu0.D_insn[21]
.sym 38860 rvsoc.cpu0.sysregs[3][9]
.sym 38861 rvsoc.data_wdata[9]
.sym 38862 rvsoc.cpu0.D_insn_typ[8]
.sym 38863 rvsoc.cpu0.sysregs[3][17]
.sym 38864 $abc$63009$new_n3499_
.sym 38865 rvsoc.data_wdata[26]
.sym 38869 rvsoc.cpu0.sysregs[1][17]
.sym 38871 rvsoc.cpu0.F_insn[13]
.sym 38874 $abc$63009$new_n3475_
.sym 38876 rvsoc.cpu0.F_insn[12]
.sym 38877 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 38879 rvsoc.data_wdata[20]
.sym 38884 $abc$63009$new_ys__n3517_
.sym 38885 rvsoc.data_wdata[20]
.sym 38886 $abc$63009$new_n3475_
.sym 38889 rvsoc.cpu0.D_insn_typ[8]
.sym 38890 rvsoc.cpu0.sysregs[3][17]
.sym 38891 rvsoc.cpu0.sysregs[1][17]
.sym 38892 rvsoc.cpu0.D_insn[21]
.sym 38895 $abc$63009$new_n3311_
.sym 38896 $abc$63009$new_ys__n9823_inv_
.sym 38897 rvsoc.data_wdata[9]
.sym 38898 $abc$63009$new_ys__n3517_
.sym 38901 rvsoc.cpu0.F_insn[12]
.sym 38909 rvsoc.cpu0.F_insn[22]
.sym 38915 rvsoc.cpu0.F_insn[13]
.sym 38919 rvsoc.data_wdata[26]
.sym 38920 $abc$63009$new_n3499_
.sym 38922 $abc$63009$new_ys__n3517_
.sym 38925 rvsoc.cpu0.sysregs[3][9]
.sym 38926 rvsoc.cpu0.sysregs[1][9]
.sym 38927 rvsoc.cpu0.D_insn_typ[8]
.sym 38928 rvsoc.cpu0.D_insn[21]
.sym 38929 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 38930 rvsoc.clka
.sym 38931 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$32054[1]_$glb_sr
.sym 38932 rvsoc.uart0.div[5]
.sym 38933 rvsoc.uart0.div[7]
.sym 38934 rvsoc.uart0.div[15]
.sym 38935 rvsoc.uart0.div[6]
.sym 38936 rvsoc.uart0.div[12]
.sym 38937 rvsoc.uart0.div[1]
.sym 38938 $abc$63009$new_ys__n1992_inv_
.sym 38939 $abc$63009$new_ys__n1985_inv_
.sym 38940 $abc$63009$new_ys__n9823_inv_
.sym 38941 $abc$63009$new_ys__n2013_inv_
.sym 38942 rvsoc.uart0.rx_divcnt[17]
.sym 38943 rvsoc.uart0.status[0]
.sym 38944 rvsoc.cpu0.D_insn_typ[14]
.sym 38945 rvsoc.data_wdata[19]
.sym 38946 $abc$63009$new_n3311_
.sym 38947 $abc$63009$new_ys__n2041_inv_
.sym 38948 rvsoc.cpu0.sysregs[1][21]
.sym 38949 rvsoc.cpu0.E_actv_pc[20]
.sym 38950 rvsoc.cpu0.F_insn[22]
.sym 38951 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 38952 rvsoc.cpu0.sysregs[1][26]
.sym 38953 rvsoc.data_wdata[26]
.sym 38954 $abc$63009$new_n3844_
.sym 38955 $abc$63009$new_ys__n2493_inv_
.sym 38956 rvsoc.data_wdata[6]
.sym 38957 rvsoc.uart0.div[12]
.sym 38958 rvsoc.data_wdata[22]
.sym 38959 rvsoc.uart0.div[1]
.sym 38960 $abc$63009$new_n2927_
.sym 38961 rvsoc.cpu0.D_insn[22]
.sym 38962 rvsoc.cpu0.sysregs[1][22]
.sym 38963 rvsoc.cpu0.D_insn[13]
.sym 38964 rvsoc.uart0.div[14]
.sym 38965 rvsoc.uart0.status[0]
.sym 38966 rvsoc.data_adrs[1]
.sym 38967 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 38973 $abc$63009$new_n4667_
.sym 38976 rvsoc.cpu0.D_insn_typ[14]
.sym 38977 $abc$63009$new_ys__n1999_inv_
.sym 38978 $abc$63009$new_ys__n1978_inv_
.sym 38979 $abc$63009$new_ys__n2048_inv_
.sym 38980 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[7]
.sym 38981 rvsoc.cpu0.sysregs[1][14]
.sym 38982 $abc$63009$new_n3804_
.sym 38983 $abc$63009$new_ys__n2006_inv_
.sym 38984 $abc$63009$new_n3747_
.sym 38985 rvsoc.cpu0.D_actv_pc[22]
.sym 38986 $abc$63009$new_ys__n1880_inv_
.sym 38987 rvsoc.cpu0.sysregs[1][16]
.sym 38988 rvsoc.cpu0.sysregs[1][17]
.sym 38991 rvsoc.cpu0.sysregs[1][13]
.sym 38993 $abc$63009$new_ys__n1934_
.sym 38995 $abc$63009$new_ys__n1936_inv_
.sym 38996 rvsoc.cpu0.sysregs[1][23]
.sym 38997 rvsoc.cpu0.sysregs[1][7]
.sym 39003 $abc$63009$new_ys__n1553_
.sym 39004 $abc$63009$new_ys__n1985_inv_
.sym 39006 $abc$63009$new_ys__n2048_inv_
.sym 39008 $abc$63009$new_n3747_
.sym 39009 rvsoc.cpu0.sysregs[1][23]
.sym 39013 $abc$63009$new_ys__n1985_inv_
.sym 39014 rvsoc.cpu0.sysregs[1][14]
.sym 39015 $abc$63009$new_n3747_
.sym 39018 $abc$63009$new_n3747_
.sym 39019 rvsoc.cpu0.sysregs[1][16]
.sym 39020 $abc$63009$new_ys__n1999_inv_
.sym 39024 rvsoc.cpu0.sysregs[1][7]
.sym 39025 $abc$63009$new_ys__n1936_inv_
.sym 39027 $abc$63009$new_n3747_
.sym 39030 rvsoc.cpu0.sysregs[1][13]
.sym 39031 $abc$63009$new_ys__n1978_inv_
.sym 39032 $abc$63009$new_n3747_
.sym 39036 $abc$63009$new_ys__n1553_
.sym 39037 $abc$63009$new_n4667_
.sym 39038 rvsoc.cpu0.D_actv_pc[22]
.sym 39039 $abc$63009$new_ys__n1880_inv_
.sym 39042 rvsoc.cpu0.sysregs[1][17]
.sym 39044 $abc$63009$new_n3747_
.sym 39045 $abc$63009$new_ys__n2006_inv_
.sym 39048 rvsoc.cpu0.D_insn_typ[14]
.sym 39049 $abc$63009$new_ys__n1934_
.sym 39050 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[7]
.sym 39051 $abc$63009$new_n3804_
.sym 39052 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 39053 rvsoc.clka
.sym 39063 rvsoc.cpu0.E_Br_adrs[13]
.sym 39064 rvsoc.uart0.div[1]
.sym 39065 $abc$63009$new_n4623_
.sym 39066 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[26]
.sym 39067 rvsoc.cpu0.E_Br_adrs[23]
.sym 39068 rvsoc.cpu0.sysregs[1][21]
.sym 39069 rvsoc.uart0.div[27]
.sym 39070 rvsoc.uart0.div[6]
.sym 39071 rvsoc.data_wdata[28]
.sym 39072 rvsoc.data_wdata[5]
.sym 39073 rvsoc.cpu0.E_op1[4]
.sym 39074 rvsoc.data_wdata[1]
.sym 39075 rvsoc.cpu0.D_insn[23]
.sym 39076 rvsoc.uart0.div[7]
.sym 39077 $abc$63009$new_ys__n2095_
.sym 39078 rvsoc.uart0.div[15]
.sym 39079 rvsoc.uart0.div[15]
.sym 39080 rvsoc.uart0.div[10]
.sym 39081 $abc$63009$new_ys__n2819_
.sym 39082 rvsoc.cpu0.D_insn[24]
.sym 39085 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[23]
.sym 39086 rvsoc.data_wdata[22]
.sym 39087 rvsoc.data_wdata[12]
.sym 39088 rvsoc.cpu0.D_insn_typ[5]
.sym 39089 $abc$63009$new_n4446_
.sym 39090 $abc$63009$new_ys__n3769_
.sym 39098 rvsoc.cpu0.sysregs[2][10]
.sym 39099 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[13]
.sym 39100 rvsoc.cpu0.D_insn_typ[12]
.sym 39101 $abc$63009$new_n4897_
.sym 39102 rvsoc.cpu0.D_insn[12]
.sym 39103 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[23]
.sym 39106 rvsoc.cpu0.D_insn_typ[7]
.sym 39107 $abc$63009$new_ys__n2819_
.sym 39108 $abc$63009$new_ys__n1976_
.sym 39109 $abc$63009$new_n3828_
.sym 39110 $abc$63009$new_ys__n2046_
.sym 39112 $abc$63009$new_n3868_
.sym 39113 rvsoc.cpu0.sysregs[3][10]
.sym 39114 $abc$63009$new_n3748_
.sym 39115 rvsoc.cpu0.D_insn_typ[3]
.sym 39118 rvsoc.cpu0.D_insn_typ[14]
.sym 39119 rvsoc.cpu0.D_sysidx[0]
.sym 39121 rvsoc.cpu0.D_sysidx[1]
.sym 39122 rvsoc.uart0.rx_divcnt[4]
.sym 39123 rvsoc.cpu0.D_actv_pc[12]
.sym 39125 rvsoc.uart0.status[0]
.sym 39126 $abc$63009$new_ys__n10983_inv_
.sym 39127 rvsoc.uart0.rx_divcnt[7]
.sym 39131 rvsoc.uart0.rx_divcnt[7]
.sym 39135 rvsoc.cpu0.D_insn_typ[3]
.sym 39136 rvsoc.cpu0.D_actv_pc[12]
.sym 39137 rvsoc.cpu0.D_insn_typ[7]
.sym 39138 rvsoc.cpu0.D_insn[12]
.sym 39141 rvsoc.uart0.status[0]
.sym 39143 $abc$63009$new_ys__n2819_
.sym 39144 $abc$63009$new_n4897_
.sym 39148 rvsoc.cpu0.D_insn_typ[12]
.sym 39149 $abc$63009$new_ys__n10983_inv_
.sym 39150 $abc$63009$new_n3748_
.sym 39153 rvsoc.cpu0.D_sysidx[1]
.sym 39154 rvsoc.cpu0.sysregs[3][10]
.sym 39155 rvsoc.cpu0.sysregs[2][10]
.sym 39156 rvsoc.cpu0.D_sysidx[0]
.sym 39159 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[13]
.sym 39160 rvsoc.cpu0.D_insn_typ[14]
.sym 39161 $abc$63009$new_ys__n1976_
.sym 39162 $abc$63009$new_n3828_
.sym 39165 $abc$63009$new_n3868_
.sym 39166 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[23]
.sym 39167 rvsoc.cpu0.D_insn_typ[14]
.sym 39168 $abc$63009$new_ys__n2046_
.sym 39173 rvsoc.uart0.rx_divcnt[4]
.sym 39176 rvsoc.clkn
.sym 39177 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 39187 rvsoc.data_wdata[16]
.sym 39188 rvsoc.data_adrs[9]
.sym 39190 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[8]
.sym 39191 rvsoc.uart0.div[8]
.sym 39192 $abc$63009$new_n4331_
.sym 39193 rvsoc.cpu0.D_actv_pc[22]
.sym 39194 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 39195 rvsoc.cpu0.E_next_pc[28]
.sym 39196 rvsoc.spi0.status[27]
.sym 39198 rvsoc.uart0.div[9]
.sym 39199 rvsoc.uart0.div[2]
.sym 39201 rvsoc.uart0.div[30]
.sym 39202 rvsoc.cpu0.D_insn_typ[1]
.sym 39203 rvsoc.uart0.div[19]
.sym 39204 $abc$63009$new_n4119_
.sym 39205 $abc$63009$new_n3747_
.sym 39206 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 39207 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[7]
.sym 39208 rvsoc.uart0.rx_divcnt[4]
.sym 39209 $abc$63009$new_n3888_
.sym 39210 rvsoc.data_wdata[10]
.sym 39211 rvsoc.uart0.div[29]
.sym 39212 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[2]
.sym 39213 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[10]
.sym 39219 rvsoc.uart0.rx_divcnt[0]
.sym 39220 $abc$63009$new_n5881_
.sym 39224 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[24]
.sym 39225 rvsoc.cpu0.D_insn_typ[3]
.sym 39228 $abc$63009$new_ys__n1707_inv_
.sym 39232 $abc$63009$new_n5880_
.sym 39234 rvsoc.cpu0.D_insn_typ[7]
.sym 39235 rvsoc.uart0.rx_divcnt[1]
.sym 39236 rvsoc.data_wdata[10]
.sym 39237 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 39239 rvsoc.uart0.rx_divcnt[3]
.sym 39241 $abc$63009$new_ys__n1880_inv_
.sym 39242 rvsoc.cpu0.D_insn[24]
.sym 39243 $abc$63009$new_ys__n6059_inv_
.sym 39244 rvsoc.uart0.rx_divcnt[2]
.sym 39246 rvsoc.cpu0.D_insn_typ[10]
.sym 39247 rvsoc.cpu0.D_actv_pc[12]
.sym 39249 $abc$63009$new_n4446_
.sym 39252 $abc$63009$new_ys__n1707_inv_
.sym 39253 $abc$63009$new_n5881_
.sym 39254 $abc$63009$new_ys__n1880_inv_
.sym 39255 rvsoc.cpu0.D_actv_pc[12]
.sym 39258 $abc$63009$new_ys__n6059_inv_
.sym 39259 $abc$63009$new_n5880_
.sym 39260 $abc$63009$new_n4446_
.sym 39261 rvsoc.cpu0.D_insn_typ[10]
.sym 39266 rvsoc.uart0.rx_divcnt[2]
.sym 39273 rvsoc.uart0.rx_divcnt[3]
.sym 39276 rvsoc.cpu0.D_insn_typ[7]
.sym 39277 rvsoc.cpu0.D_insn[24]
.sym 39278 rvsoc.cpu0.D_insn_typ[3]
.sym 39279 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[24]
.sym 39283 rvsoc.uart0.rx_divcnt[1]
.sym 39289 rvsoc.data_wdata[10]
.sym 39295 rvsoc.uart0.rx_divcnt[0]
.sym 39298 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 39299 rvsoc.clkn
.sym 39300 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 39309 rvsoc.cpu0.D_op2[1]
.sym 39310 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[27]
.sym 39312 rvsoc.cpu0.D_op2[1]
.sym 39313 rvsoc.uart0.rx_divcnt[0]
.sym 39314 rvsoc.cpu0.D_actv_pc[31]
.sym 39315 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[2]
.sym 39316 $abc$63009$new_ys__n1873_inv_
.sym 39318 rvsoc.uart0.div[13]
.sym 39319 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[3]
.sym 39320 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[24]
.sym 39321 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[4]
.sym 39322 $abc$63009$new_n4668_
.sym 39323 rvsoc.cpu0.E_op1[2]
.sym 39324 rvsoc.cpu0.E_funct3[0]
.sym 39325 rvsoc.uart0.rx_divcnt[10]
.sym 39326 rvsoc.uart0.div[9]
.sym 39327 rvsoc.uart0.div[28]
.sym 39328 $abc$63009$new_ys__n6065_
.sym 39329 rvsoc.data_wdata[18]
.sym 39330 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 39331 rvsoc.code_adrs[19]
.sym 39332 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[11]
.sym 39333 rvsoc.data_wdata[20]
.sym 39334 rvsoc.cpu0.D_insn_typ[4]
.sym 39335 rvsoc.data_wdata[14]
.sym 39336 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[1]
.sym 39342 $abc$63009$new_ys__n5414_inv_
.sym 39344 $abc$63009$new_ys__n6065_
.sym 39350 $abc$63009$new_n5889_
.sym 39351 $abc$63009$new_n4490_
.sym 39352 $abc$63009$new_ys__n1607_
.sym 39353 rvsoc.cpu0.D_next_pc[30]
.sym 39355 rvsoc.uart0.rx_divcnt[12]
.sym 39357 rvsoc.uart0.rx_divcnt[17]
.sym 39358 $abc$63009$new_n4796_
.sym 39361 $abc$63009$new_ys__n1463_
.sym 39362 $abc$63009$new_ys__n6107_
.sym 39365 $abc$63009$new_ys__n1873_inv_
.sym 39366 rvsoc.cpu0.D_insn_typ[10]
.sym 39367 rvsoc.uart0.rx_divcnt[13]
.sym 39369 $abc$63009$new_n4579_
.sym 39373 rvsoc.uart0.rx_divcnt[8]
.sym 39377 rvsoc.cpu0.D_next_pc[30]
.sym 39381 rvsoc.cpu0.D_insn_typ[10]
.sym 39382 $abc$63009$new_n4490_
.sym 39383 $abc$63009$new_n5889_
.sym 39384 $abc$63009$new_ys__n6065_
.sym 39387 $abc$63009$new_n4796_
.sym 39388 rvsoc.cpu0.D_insn_typ[10]
.sym 39389 $abc$63009$new_ys__n6107_
.sym 39390 $abc$63009$new_ys__n1463_
.sym 39394 rvsoc.uart0.rx_divcnt[17]
.sym 39401 rvsoc.uart0.rx_divcnt[12]
.sym 39408 rvsoc.uart0.rx_divcnt[13]
.sym 39411 $abc$63009$new_ys__n5414_inv_
.sym 39412 $abc$63009$new_ys__n1873_inv_
.sym 39413 $abc$63009$new_n4579_
.sym 39414 $abc$63009$new_ys__n1607_
.sym 39420 rvsoc.uart0.rx_divcnt[8]
.sym 39421 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 39422 rvsoc.clka
.sym 39431 $abc$63009$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 39432 $abc$63009$new_ys__n5414_inv_
.sym 39433 $abc$63009$new_n4490_
.sym 39434 $abc$63009$new_ys__n1553_
.sym 39435 $abc$63009$new_ys__n5414_inv_
.sym 39436 rvsoc.cpu0.D_insn_typ[13]
.sym 39437 rvsoc.cpu0.D_op2[6]
.sym 39438 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[14]
.sym 39439 rvsoc.uart0.div[21]
.sym 39440 rvsoc.uart0.div[22]
.sym 39442 rvsoc.data_wdata[28]
.sym 39443 rvsoc.uart0.div[24]
.sym 39444 rvsoc.data_wdata[9]
.sym 39445 rvsoc.uart0.div[20]
.sym 39446 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[13]
.sym 39447 rvsoc.cpu0.E_op1[0]
.sym 39448 rvsoc.resetn
.sym 39449 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[17]
.sym 39450 rvsoc.data_adrs[1]
.sym 39451 rvsoc.cpu0.D_insn_typ[4]
.sym 39452 $abc$63009$new_ys__n562_
.sym 39453 rvsoc.cpu0.D_actv_pc[27]
.sym 39454 rvsoc.uart0.rx_divcnt[21]
.sym 39455 $abc$63009$new_ys__n2779_inv_
.sym 39456 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[15]
.sym 39457 $abc$63009$new_n2927_
.sym 39458 rvsoc.data_wdata[22]
.sym 39459 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[9]
.sym 39465 $abc$63009$new_n4625_
.sym 39468 $abc$63009$new_ys__n10983_inv_
.sym 39471 $abc$63009$new_ys__n1582_
.sym 39473 rvsoc.cpu0.D_next_pc[20]
.sym 39481 rvsoc.uart0.rx_divcnt[18]
.sym 39482 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[18]
.sym 39484 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[17]
.sym 39486 rvsoc.uart0.rx_divcnt[26]
.sym 39489 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[26]
.sym 39490 $abc$63009$new_n3943_
.sym 39491 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[3]
.sym 39494 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[4]
.sym 39498 $abc$63009$new_n3943_
.sym 39499 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[18]
.sym 39504 $abc$63009$new_ys__n10983_inv_
.sym 39505 $abc$63009$new_n4625_
.sym 39506 rvsoc.cpu0.D_next_pc[20]
.sym 39507 $abc$63009$new_ys__n1582_
.sym 39510 $abc$63009$new_n3943_
.sym 39511 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[3]
.sym 39517 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[4]
.sym 39519 $abc$63009$new_n3943_
.sym 39522 rvsoc.uart0.rx_divcnt[18]
.sym 39529 $abc$63009$new_n3943_
.sym 39530 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[26]
.sym 39535 rvsoc.uart0.rx_divcnt[26]
.sym 39542 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[17]
.sym 39543 $abc$63009$new_n3943_
.sym 39545 rvsoc.clkn
.sym 39546 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 39547 $abc$63009$new_ys__n565_inv_
.sym 39548 rvsoc.data_adrs[15]
.sym 39549 rvsoc.data_adrs[4]
.sym 39550 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[11]
.sym 39551 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[6]
.sym 39552 $abc$63009$new_n3238_
.sym 39553 $abc$63009$new_n3232_
.sym 39554 rvsoc.data_adrs[1]
.sym 39555 rvsoc.cpu0.D_actv_pc[14]
.sym 39558 $abc$63009$new_ys__n1463_
.sym 39559 $abc$63009$new_n5889_
.sym 39560 $abc$63009$new_ys__n1716_inv_
.sym 39561 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[10]
.sym 39562 rvsoc.uart0.div[21]
.sym 39563 $abc$63009$new_ys__n1580_
.sym 39564 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 39565 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[21]
.sym 39566 rvsoc.data_adrs[2]
.sym 39567 rvsoc.cpu0.D_next_pc[30]
.sym 39568 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[12]
.sym 39569 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[19]
.sym 39570 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[13]
.sym 39571 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[25]
.sym 39572 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[4]
.sym 39573 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[1]
.sym 39574 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[21]
.sym 39575 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[17]
.sym 39576 rvsoc.cpu0.D_actv_pc[20]
.sym 39577 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[3]
.sym 39578 $abc$63009$new_ys__n3769_
.sym 39579 rvsoc.data_wdata[12]
.sym 39580 rvsoc.cpu0.D_insn_typ[5]
.sym 39581 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[20]
.sym 39582 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[17]
.sym 39589 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[23]
.sym 39590 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[21]
.sym 39591 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[19]
.sym 39592 rvsoc.cpu0.D_actv_pc[20]
.sym 39593 rvsoc.uart0.rx_divcnt[16]
.sym 39594 $abc$63009$new_n4797_
.sym 39595 rvsoc.cpu0.D_actv_pc[28]
.sym 39596 $abc$63009$new_ys__n1462_
.sym 39597 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[17]
.sym 39598 rvsoc.cpu0.D_insn_typ[0]
.sym 39599 $abc$63009$new_ys__n1880_inv_
.sym 39600 $abc$63009$new_n3272_
.sym 39601 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[21]
.sym 39602 rvsoc.cpu0.D_insn_typ[5]
.sym 39603 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[23]
.sym 39604 rvsoc.cpu0.D_insn_typ[4]
.sym 39605 $abc$63009$new_n4624_
.sym 39606 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[17]
.sym 39608 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 39611 rvsoc.cpu0.D_insn_typ[4]
.sym 39613 rvsoc.cpu0.D_insn_typ[1]
.sym 39615 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[19]
.sym 39616 $abc$63009$new_ys__n1577_
.sym 39619 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[21]
.sym 39621 rvsoc.cpu0.D_insn_typ[4]
.sym 39622 rvsoc.cpu0.D_insn_typ[0]
.sym 39623 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[19]
.sym 39624 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[19]
.sym 39627 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[23]
.sym 39628 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[23]
.sym 39629 rvsoc.cpu0.D_insn_typ[0]
.sym 39630 rvsoc.cpu0.D_insn_typ[4]
.sym 39633 $abc$63009$new_ys__n1880_inv_
.sym 39634 $abc$63009$new_ys__n1462_
.sym 39635 $abc$63009$new_n4797_
.sym 39636 rvsoc.cpu0.D_actv_pc[28]
.sym 39639 rvsoc.cpu0.D_insn_typ[4]
.sym 39640 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[17]
.sym 39641 rvsoc.cpu0.D_insn_typ[0]
.sym 39642 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[17]
.sym 39645 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[21]
.sym 39646 rvsoc.cpu0.D_insn_typ[4]
.sym 39647 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[21]
.sym 39648 rvsoc.cpu0.D_insn_typ[0]
.sym 39651 rvsoc.cpu0.D_insn_typ[5]
.sym 39652 rvsoc.cpu0.D_insn_typ[1]
.sym 39653 $abc$63009$new_n3272_
.sym 39654 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[21]
.sym 39658 rvsoc.uart0.rx_divcnt[16]
.sym 39663 $abc$63009$new_ys__n1577_
.sym 39664 rvsoc.cpu0.D_actv_pc[20]
.sym 39665 $abc$63009$new_n4624_
.sym 39666 $abc$63009$new_ys__n1880_inv_
.sym 39667 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 39668 rvsoc.clka
.sym 39669 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 39670 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[22]
.sym 39671 $abc$63009$new_n3888_
.sym 39672 rvsoc.cpu0.D_actv_pc[27]
.sym 39673 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[20]
.sym 39674 rvsoc.cpu0.D_op2[9]
.sym 39675 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[15]
.sym 39676 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[12]
.sym 39677 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[16]
.sym 39678 $PACKER_GND_NET
.sym 39679 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[18]
.sym 39681 $abc$63009$new_ys__n2807_
.sym 39682 $abc$63009$auto$alumacc.cc:491:replace_alu$3169[31]
.sym 39683 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[23]
.sym 39684 $abc$63009$new_n3199_
.sym 39685 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[22]
.sym 39686 $abc$63009$new_n3276_
.sym 39687 rvsoc.data_adrs[1]
.sym 39688 rvsoc.data_wdata[1]
.sym 39689 rvsoc.cpu0.E_op1[31]
.sym 39690 rvsoc.cpu0.D_insn_typ[5]
.sym 39691 $abc$63009$new_n4165_
.sym 39692 $abc$63009$new_n4846_
.sym 39693 flash_clk
.sym 39694 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[7]
.sym 39695 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[29]
.sym 39696 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[9]
.sym 39697 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[2]
.sym 39698 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 39699 rvsoc.cpu0.D_insn_typ[1]
.sym 39700 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[28]
.sym 39701 rvsoc.cpu0.F_actv_pc[27]
.sym 39702 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[30]
.sym 39704 rvsoc.cpu0.F_insn[21]
.sym 39705 $abc$63009$new_n3888_
.sym 39712 $abc$63009$new_n3248_
.sym 39714 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[20]
.sym 39715 rvsoc.cpu0.D_insn_typ[1]
.sym 39716 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[25]
.sym 39719 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[11]
.sym 39720 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[25]
.sym 39721 rvsoc.cpu0.D_insn_typ[4]
.sym 39722 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[9]
.sym 39723 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[20]
.sym 39724 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 39726 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[11]
.sym 39730 $abc$63009$new_n3252_
.sym 39731 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[20]
.sym 39732 $abc$63009$new_n3270_
.sym 39733 rvsoc.cpu0.D_insn_typ[0]
.sym 39734 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[9]
.sym 39737 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[9]
.sym 39738 rvsoc.uart0.rx_divcnt[6]
.sym 39740 rvsoc.cpu0.D_insn_typ[5]
.sym 39741 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[11]
.sym 39742 rvsoc.cpu0.D_insn_typ[0]
.sym 39744 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[25]
.sym 39745 rvsoc.cpu0.D_insn_typ[4]
.sym 39746 rvsoc.cpu0.D_insn_typ[0]
.sym 39747 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[25]
.sym 39750 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[9]
.sym 39751 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[9]
.sym 39752 rvsoc.cpu0.D_insn_typ[4]
.sym 39753 rvsoc.cpu0.D_insn_typ[0]
.sym 39756 rvsoc.cpu0.D_insn_typ[1]
.sym 39757 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[11]
.sym 39758 rvsoc.cpu0.D_insn_typ[5]
.sym 39759 $abc$63009$new_n3252_
.sym 39762 rvsoc.cpu0.D_insn_typ[4]
.sym 39763 rvsoc.cpu0.D_insn_typ[0]
.sym 39764 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[11]
.sym 39765 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[11]
.sym 39770 rvsoc.uart0.rx_divcnt[6]
.sym 39774 rvsoc.cpu0.D_insn_typ[4]
.sym 39775 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[20]
.sym 39776 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[20]
.sym 39777 rvsoc.cpu0.D_insn_typ[0]
.sym 39780 rvsoc.cpu0.D_insn_typ[5]
.sym 39781 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[20]
.sym 39782 rvsoc.cpu0.D_insn_typ[1]
.sym 39783 $abc$63009$new_n3270_
.sym 39786 $abc$63009$new_n3248_
.sym 39787 rvsoc.cpu0.D_insn_typ[1]
.sym 39788 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[9]
.sym 39789 rvsoc.cpu0.D_insn_typ[5]
.sym 39790 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 39791 rvsoc.clka
.sym 39792 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 39793 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[1]
.sym 39794 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[28]
.sym 39795 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[24]
.sym 39796 rvsoc.cpu0.D_op3[7]
.sym 39797 $abc$63009$new_ys__n4103_
.sym 39798 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[9]
.sym 39799 rvsoc.cpu0.D_op3[13]
.sym 39800 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[23]
.sym 39802 $abc$63009$new_ys__n1415_
.sym 39804 rvsoc.data_wdata[12]
.sym 39805 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[11]
.sym 39806 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[12]
.sym 39807 rvsoc.cpu0.D_insn[28]
.sym 39808 rvsoc.cpu0.D_op1[12]
.sym 39809 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[5]
.sym 39810 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[16]
.sym 39811 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[20]
.sym 39812 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[25]
.sym 39813 rvsoc.uart0.rx_divcnt[11]
.sym 39814 rvsoc.uart0.rx_divcnt[14]
.sym 39815 $abc$63009$new_n4862_
.sym 39816 rvsoc.cpu0.D_op1[13]
.sym 39817 $abc$63009$new_ys__n2826_
.sym 39818 rvsoc.cpu0.add_op12[21]
.sym 39819 rvsoc.cpu0.E_op1[13]
.sym 39820 $abc$63009$new_ys__n3250_inv_
.sym 39821 rvsoc.uart0.rx_divcnt[23]
.sym 39822 $abc$63009$new_ys__n3262_inv_
.sym 39823 rvsoc.cpu0.D_insn_typ[10]
.sym 39824 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[23]
.sym 39825 rvsoc.data_wdata[20]
.sym 39826 rvsoc.uart0.rx_divcnt[15]
.sym 39827 rvsoc.data_wdata[14]
.sym 39828 rvsoc.uart0.rx_divcnt[10]
.sym 39835 rvsoc.uart0.rx_divcnt[7]
.sym 39838 rvsoc.uart0.rx_divcnt[2]
.sym 39843 rvsoc.uart0.rx_divcnt[3]
.sym 39845 rvsoc.uart0.rx_divcnt[6]
.sym 39848 rvsoc.uart0.rx_divcnt[5]
.sym 39851 rvsoc.uart0.rx_divcnt[1]
.sym 39859 rvsoc.uart0.rx_divcnt[4]
.sym 39864 rvsoc.uart0.rx_divcnt[0]
.sym 39866 $nextpnr_ICESTORM_LC_9$O
.sym 39868 rvsoc.uart0.rx_divcnt[0]
.sym 39872 $auto$alumacc.cc:474:replace_alu$3249.C[2]
.sym 39875 rvsoc.uart0.rx_divcnt[1]
.sym 39878 $auto$alumacc.cc:474:replace_alu$3249.C[3]
.sym 39881 rvsoc.uart0.rx_divcnt[2]
.sym 39882 $auto$alumacc.cc:474:replace_alu$3249.C[2]
.sym 39884 $auto$alumacc.cc:474:replace_alu$3249.C[4]
.sym 39886 rvsoc.uart0.rx_divcnt[3]
.sym 39888 $auto$alumacc.cc:474:replace_alu$3249.C[3]
.sym 39890 $auto$alumacc.cc:474:replace_alu$3249.C[5]
.sym 39893 rvsoc.uart0.rx_divcnt[4]
.sym 39894 $auto$alumacc.cc:474:replace_alu$3249.C[4]
.sym 39896 $auto$alumacc.cc:474:replace_alu$3249.C[6]
.sym 39899 rvsoc.uart0.rx_divcnt[5]
.sym 39900 $auto$alumacc.cc:474:replace_alu$3249.C[5]
.sym 39902 $auto$alumacc.cc:474:replace_alu$3249.C[7]
.sym 39905 rvsoc.uart0.rx_divcnt[6]
.sym 39906 $auto$alumacc.cc:474:replace_alu$3249.C[6]
.sym 39908 $auto$alumacc.cc:474:replace_alu$3249.C[8]
.sym 39911 rvsoc.uart0.rx_divcnt[7]
.sym 39912 $auto$alumacc.cc:474:replace_alu$3249.C[7]
.sym 39916 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[29]
.sym 39917 rvsoc.cpu0.E_add12[2]
.sym 39918 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[11]
.sym 39919 $abc$63009$new_ys__n1241_
.sym 39920 rvsoc.data_wdata[25]
.sym 39921 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[14]
.sym 39922 $abc$63009$new_ys__n1252_
.sym 39923 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[10]
.sym 39928 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 39929 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[18]
.sym 39930 rvsoc.data_wdata[5]
.sym 39931 rvsoc.cpu0.umul_hilo[2]
.sym 39932 rvsoc.cpu0.cpu_rs2[5]
.sym 39933 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[19]
.sym 39934 rvsoc.cpu0.umul_hilo[0]
.sym 39935 $abc$63009$new_ys__n1492_
.sym 39936 rvsoc.cpu0.D_funct3[0]
.sym 39937 rvsoc.data_wdata[1]
.sym 39938 rvsoc.cpu0.D_op1[2]
.sym 39939 rvsoc.cpu0.D_op3[21]
.sym 39940 rvsoc.cpu0.E_op1[21]
.sym 39941 rvsoc.data_wdata[2]
.sym 39942 $abc$63009$new_ys__n1508_
.sym 39943 rvsoc.uart0.rx_divcnt[21]
.sym 39944 rvsoc.cpu0.D_op3[12]
.sym 39945 rvsoc.cpu0.D_op2[1]
.sym 39946 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[9]
.sym 39947 rvsoc.cpu0.F_insn[22]
.sym 39948 rvsoc.resetn
.sym 39949 rvsoc.uart0.rx_divcnt[27]
.sym 39950 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 39951 rvsoc.data_wdata[13]
.sym 39952 $auto$alumacc.cc:474:replace_alu$3249.C[8]
.sym 39973 rvsoc.uart0.rx_divcnt[12]
.sym 39976 rvsoc.uart0.rx_divcnt[8]
.sym 39978 rvsoc.uart0.rx_divcnt[15]
.sym 39979 rvsoc.uart0.rx_divcnt[10]
.sym 39980 rvsoc.uart0.rx_divcnt[14]
.sym 39982 rvsoc.uart0.rx_divcnt[9]
.sym 39983 rvsoc.uart0.rx_divcnt[13]
.sym 39986 rvsoc.uart0.rx_divcnt[11]
.sym 39989 $auto$alumacc.cc:474:replace_alu$3249.C[9]
.sym 39991 rvsoc.uart0.rx_divcnt[8]
.sym 39993 $auto$alumacc.cc:474:replace_alu$3249.C[8]
.sym 39995 $auto$alumacc.cc:474:replace_alu$3249.C[10]
.sym 39997 rvsoc.uart0.rx_divcnt[9]
.sym 39999 $auto$alumacc.cc:474:replace_alu$3249.C[9]
.sym 40001 $auto$alumacc.cc:474:replace_alu$3249.C[11]
.sym 40004 rvsoc.uart0.rx_divcnt[10]
.sym 40005 $auto$alumacc.cc:474:replace_alu$3249.C[10]
.sym 40007 $auto$alumacc.cc:474:replace_alu$3249.C[12]
.sym 40009 rvsoc.uart0.rx_divcnt[11]
.sym 40011 $auto$alumacc.cc:474:replace_alu$3249.C[11]
.sym 40013 $auto$alumacc.cc:474:replace_alu$3249.C[13]
.sym 40016 rvsoc.uart0.rx_divcnt[12]
.sym 40017 $auto$alumacc.cc:474:replace_alu$3249.C[12]
.sym 40019 $auto$alumacc.cc:474:replace_alu$3249.C[14]
.sym 40022 rvsoc.uart0.rx_divcnt[13]
.sym 40023 $auto$alumacc.cc:474:replace_alu$3249.C[13]
.sym 40025 $auto$alumacc.cc:474:replace_alu$3249.C[15]
.sym 40027 rvsoc.uart0.rx_divcnt[14]
.sym 40029 $auto$alumacc.cc:474:replace_alu$3249.C[14]
.sym 40031 $auto$alumacc.cc:474:replace_alu$3249.C[16]
.sym 40034 rvsoc.uart0.rx_divcnt[15]
.sym 40035 $auto$alumacc.cc:474:replace_alu$3249.C[15]
.sym 40039 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[21]
.sym 40040 rvsoc.cpu0.E_add12[21]
.sym 40041 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[16]
.sym 40042 $abc$63009$new_ys__n1109_
.sym 40043 $abc$63009$new_ys__n1153_
.sym 40044 rvsoc.cpu0.E_add12[14]
.sym 40045 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[30]
.sym 40046 $abc$63009$new_ys__n1098_
.sym 40048 $abc$63009$new_ys__n44_
.sym 40051 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[12]
.sym 40052 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[26]
.sym 40053 rvsoc.cpu0.D_op2[22]
.sym 40054 rvsoc.data_wdata[0]
.sym 40055 rvsoc.data_wdata[29]
.sym 40056 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[27]
.sym 40057 rvsoc.cpu0.umul_hilo[10]
.sym 40058 rvsoc.cpu0.umul_hilo[8]
.sym 40059 $abc$63009$new_ys__n10335_
.sym 40060 rvsoc.cpu0.umul_hilo[1]
.sym 40061 rvsoc.cpu0.add_op12[4]
.sym 40062 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[25]
.sym 40063 rvsoc.data_wdata[12]
.sym 40066 rvsoc.cpu0.add_op12[18]
.sym 40067 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[25]
.sym 40070 $abc$63009$new_ys__n3769_
.sym 40071 rvsoc.cpu0.F_insn[24]
.sym 40072 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[21]
.sym 40073 rvsoc.cpu0.D_op2[2]
.sym 40074 rvsoc.cpu0.D_op1[2]
.sym 40075 $auto$alumacc.cc:474:replace_alu$3249.C[16]
.sym 40085 rvsoc.uart0.rx_divcnt[18]
.sym 40088 rvsoc.uart0.rx_divcnt[16]
.sym 40092 rvsoc.uart0.rx_divcnt[22]
.sym 40101 rvsoc.uart0.rx_divcnt[17]
.sym 40102 rvsoc.uart0.rx_divcnt[19]
.sym 40103 rvsoc.uart0.rx_divcnt[21]
.sym 40104 rvsoc.uart0.rx_divcnt[23]
.sym 40108 rvsoc.uart0.rx_divcnt[20]
.sym 40112 $auto$alumacc.cc:474:replace_alu$3249.C[17]
.sym 40114 rvsoc.uart0.rx_divcnt[16]
.sym 40116 $auto$alumacc.cc:474:replace_alu$3249.C[16]
.sym 40118 $auto$alumacc.cc:474:replace_alu$3249.C[18]
.sym 40121 rvsoc.uart0.rx_divcnt[17]
.sym 40122 $auto$alumacc.cc:474:replace_alu$3249.C[17]
.sym 40124 $auto$alumacc.cc:474:replace_alu$3249.C[19]
.sym 40126 rvsoc.uart0.rx_divcnt[18]
.sym 40128 $auto$alumacc.cc:474:replace_alu$3249.C[18]
.sym 40130 $auto$alumacc.cc:474:replace_alu$3249.C[20]
.sym 40132 rvsoc.uart0.rx_divcnt[19]
.sym 40134 $auto$alumacc.cc:474:replace_alu$3249.C[19]
.sym 40136 $auto$alumacc.cc:474:replace_alu$3249.C[21]
.sym 40138 rvsoc.uart0.rx_divcnt[20]
.sym 40140 $auto$alumacc.cc:474:replace_alu$3249.C[20]
.sym 40142 $auto$alumacc.cc:474:replace_alu$3249.C[22]
.sym 40145 rvsoc.uart0.rx_divcnt[21]
.sym 40146 $auto$alumacc.cc:474:replace_alu$3249.C[21]
.sym 40148 $auto$alumacc.cc:474:replace_alu$3249.C[23]
.sym 40150 rvsoc.uart0.rx_divcnt[22]
.sym 40152 $auto$alumacc.cc:474:replace_alu$3249.C[22]
.sym 40154 $auto$alumacc.cc:474:replace_alu$3249.C[24]
.sym 40157 rvsoc.uart0.rx_divcnt[23]
.sym 40158 $auto$alumacc.cc:474:replace_alu$3249.C[23]
.sym 40162 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[14]
.sym 40163 $abc$63009$new_ys__n3836_inv_
.sym 40164 rvsoc.cpu0.D_op2[4]
.sym 40165 rvsoc.cpu0.D_op2[2]
.sym 40166 rvsoc.cpu0.D_op2[14]
.sym 40167 $abc$63009$new_ys__n1032_
.sym 40168 $abc$63009$new_ys__n1010_
.sym 40169 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[31]
.sym 40171 rvsoc.data_wdata[20]
.sym 40172 rvsoc.data_wdata[20]
.sym 40173 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$35817[0]
.sym 40174 rvsoc.cpu0.add_op12[8]
.sym 40175 rvsoc.cpu0.add_op12[13]
.sym 40176 rvsoc.cpu0.D_op1[14]
.sym 40177 rvsoc.data_wdata[6]
.sym 40178 rvsoc.cpu0.umul_hilo[9]
.sym 40179 $abc$63009$new_ys__n1098_
.sym 40180 rvsoc.cpu0.add_op12[12]
.sym 40181 rvsoc.cpu0.umul_hilo[22]
.sym 40182 rvsoc.cpu0.E_op1[31]
.sym 40183 rvsoc.cpu0.umul_hilo[4]
.sym 40184 rvsoc.cpu0.D_op1[11]
.sym 40185 rvsoc.cpu0.umul_hilo[17]
.sym 40186 rvsoc.cpu0.D_op1[27]
.sym 40187 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[12]
.sym 40188 $abc$63009$new_ys__n1065_
.sym 40189 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[2]
.sym 40190 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 40191 rvsoc.cpu0.D_op1[26]
.sym 40192 rvsoc.cpu0.E_add12[14]
.sym 40193 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[31]
.sym 40194 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[30]
.sym 40195 $abc$63009$new_ys__n2953_inv_
.sym 40196 rvsoc.cpu0.F_insn[21]
.sym 40197 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[13]
.sym 40198 $auto$alumacc.cc:474:replace_alu$3249.C[24]
.sym 40203 rvsoc.uart0.rx_divcnt[30]
.sym 40205 rvsoc.uart0.rx_divcnt[31]
.sym 40206 rvsoc.uart0.rx_divcnt[29]
.sym 40208 rvsoc.uart0.rx_divcnt[25]
.sym 40212 rvsoc.uart0.rx_divcnt[24]
.sym 40213 rvsoc.uart0.rx_divcnt[26]
.sym 40216 rvsoc.uart0.rx_divcnt[27]
.sym 40218 rvsoc.uart0.rx_divcnt[28]
.sym 40235 $auto$alumacc.cc:474:replace_alu$3249.C[25]
.sym 40238 rvsoc.uart0.rx_divcnt[24]
.sym 40239 $auto$alumacc.cc:474:replace_alu$3249.C[24]
.sym 40241 $auto$alumacc.cc:474:replace_alu$3249.C[26]
.sym 40244 rvsoc.uart0.rx_divcnt[25]
.sym 40245 $auto$alumacc.cc:474:replace_alu$3249.C[25]
.sym 40247 $auto$alumacc.cc:474:replace_alu$3249.C[27]
.sym 40249 rvsoc.uart0.rx_divcnt[26]
.sym 40251 $auto$alumacc.cc:474:replace_alu$3249.C[26]
.sym 40253 $auto$alumacc.cc:474:replace_alu$3249.C[28]
.sym 40255 rvsoc.uart0.rx_divcnt[27]
.sym 40257 $auto$alumacc.cc:474:replace_alu$3249.C[27]
.sym 40259 $auto$alumacc.cc:474:replace_alu$3249.C[29]
.sym 40262 rvsoc.uart0.rx_divcnt[28]
.sym 40263 $auto$alumacc.cc:474:replace_alu$3249.C[28]
.sym 40265 $auto$alumacc.cc:474:replace_alu$3249.C[30]
.sym 40268 rvsoc.uart0.rx_divcnt[29]
.sym 40269 $auto$alumacc.cc:474:replace_alu$3249.C[29]
.sym 40271 $auto$alumacc.cc:474:replace_alu$3249.C[31]
.sym 40274 rvsoc.uart0.rx_divcnt[30]
.sym 40275 $auto$alumacc.cc:474:replace_alu$3249.C[30]
.sym 40279 rvsoc.uart0.rx_divcnt[31]
.sym 40281 $auto$alumacc.cc:474:replace_alu$3249.C[31]
.sym 40285 $abc$63009$new_ys__n955_
.sym 40286 $abc$63009$new_n4788_
.sym 40287 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[18]
.sym 40288 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[12]
.sym 40289 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[15]
.sym 40290 $abc$63009$new_ys__n988_
.sym 40291 $abc$63009$new_ys__n3262_inv_
.sym 40292 $abc$63009$new_ys__n1065_
.sym 40294 rvsoc.cpu0.F_insn_typ[2]
.sym 40295 rvsoc.cpu0.F_insn_typ[2]
.sym 40296 $abc$63009$new_n5883_
.sym 40297 rvsoc.cpu0.D_op1[24]
.sym 40298 rvsoc.cpu0.D_op2[21]
.sym 40299 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[11]
.sym 40300 rvsoc.cpu0.D_op2[2]
.sym 40302 rvsoc.cpu0.umul_hilo[7]
.sym 40303 rvsoc.data_wdata[8]
.sym 40304 $PACKER_GND_NET
.sym 40305 rvsoc.cpu0.D_op1[3]
.sym 40306 rvsoc.cpu0.umul_hilo[5]
.sym 40307 rvsoc.cpu0.umul_hilo[30]
.sym 40308 rvsoc.cpu0.D_op2[4]
.sym 40309 rvsoc.cpu0.D_op2[4]
.sym 40310 rvsoc.data_wdata[12]
.sym 40311 rvsoc.data_wdata[17]
.sym 40312 $abc$63009$new_ys__n3250_inv_
.sym 40313 rvsoc.cpu0.D_op2[14]
.sym 40314 $abc$63009$new_ys__n3262_inv_
.sym 40315 rvsoc.data_wdata[14]
.sym 40316 rvsoc.data_wdata[20]
.sym 40317 $abc$63009$new_ys__n1010_
.sym 40318 $abc$63009$new_ys__n12659_inv_
.sym 40319 rvsoc.cpu0.D_op2[13]
.sym 40320 $abc$63009$new_ys__n1131_
.sym 40326 $abc$63009$new_ys__n2826_
.sym 40327 $abc$63009$new_ys__n3260_inv_
.sym 40328 rvsoc.data_wdata[18]
.sym 40329 rvsoc.data_wdata[17]
.sym 40330 $abc$63009$new_ys__n2350_inv_
.sym 40332 $abc$63009$new_ys__n3281_inv_
.sym 40333 rvsoc.data_wdata[14]
.sym 40334 $abc$63009$new_ys__n2826_
.sym 40335 $abc$63009$new_ys__n2956_inv_
.sym 40336 $abc$63009$new_ys__n3264_inv_
.sym 40337 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 40339 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 40340 $abc$63009$new_ys__n3769_
.sym 40341 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 40342 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[20]
.sym 40343 rvsoc.uart0.rx_divcnt[24]
.sym 40345 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[12]
.sym 40347 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[12]
.sym 40348 rvsoc.data_wdata[24]
.sym 40351 rvsoc.data_wdata[12]
.sym 40354 rvsoc.cpu0.add_op12[20]
.sym 40355 $abc$63009$new_ys__n2953_inv_
.sym 40360 $abc$63009$new_ys__n3264_inv_
.sym 40361 $abc$63009$new_ys__n2826_
.sym 40362 rvsoc.data_wdata[14]
.sym 40365 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[12]
.sym 40367 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[12]
.sym 40368 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 40374 rvsoc.uart0.rx_divcnt[24]
.sym 40377 $abc$63009$new_ys__n3260_inv_
.sym 40378 rvsoc.data_wdata[12]
.sym 40379 $abc$63009$new_ys__n2826_
.sym 40383 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[20]
.sym 40384 $abc$63009$new_ys__n3769_
.sym 40385 $abc$63009$new_ys__n2350_inv_
.sym 40386 rvsoc.cpu0.add_op12[20]
.sym 40389 $abc$63009$new_ys__n2826_
.sym 40390 rvsoc.data_wdata[24]
.sym 40392 $abc$63009$new_ys__n3281_inv_
.sym 40395 $abc$63009$new_ys__n2956_inv_
.sym 40396 rvsoc.data_wdata[17]
.sym 40398 $abc$63009$new_ys__n2826_
.sym 40401 $abc$63009$new_ys__n2826_
.sym 40402 rvsoc.data_wdata[18]
.sym 40404 $abc$63009$new_ys__n2953_inv_
.sym 40405 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 40406 rvsoc.clka
.sym 40407 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 40408 $abc$63009$new_n4787_
.sym 40409 $abc$63009$new_n4790_
.sym 40410 $abc$63009$new_n4368_
.sym 40411 $abc$63009$new_n4369_
.sym 40412 $abc$63009$new_n4722_
.sym 40413 rvsoc.cpu0.E_add12[18]
.sym 40414 rvsoc.cpu0.E_add12[29]
.sym 40415 $abc$63009$new_n4363_
.sym 40416 rvsoc.uart0.status[0]
.sym 40417 $abc$63009$new_ys__n2956_inv_
.sym 40420 rvsoc.cpu0.add_op12[26]
.sym 40421 rvsoc.cpu0.add_op12[4]
.sym 40422 rvsoc.cpu0.umul_hilo[13]
.sym 40423 $abc$63009$new_ys__n6254_
.sym 40424 $abc$63009$new_ys__n999_
.sym 40425 rvsoc.cpu0.umul_hilo[12]
.sym 40426 $abc$63009$new_ys__n1274_
.sym 40427 $abc$63009$new_n5046_
.sym 40428 $abc$63009$new_ys__n3281_inv_
.sym 40429 $abc$63009$new_n5313_
.sym 40430 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 40431 rvsoc.cpu0.umul_hilo[14]
.sym 40432 rvsoc.cpu0.D_op2[1]
.sym 40433 $abc$63009$new_ys__n1508_
.sym 40434 $abc$63009$new_ys__n11535_inv_
.sym 40435 rvsoc.cpu0.D_op3[12]
.sym 40436 rvsoc.resetn
.sym 40437 $abc$63009$new_ys__n1043_
.sym 40438 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 40440 $abc$63009$new_ys__n1196_
.sym 40441 rvsoc.cpu0.D_op2[14]
.sym 40442 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[27]
.sym 40443 $abc$63009$new_n4104_
.sym 40449 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[27]
.sym 40450 $abc$63009$new_ys__n1039_
.sym 40451 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[7]
.sym 40453 $abc$63009$new_ys__n1703_
.sym 40454 $abc$63009$new_n4786_
.sym 40455 $abc$63009$new_n5914_
.sym 40457 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[7]
.sym 40458 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[14]
.sym 40459 $abc$63009$new_ys__n2345_
.sym 40463 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[14]
.sym 40464 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 40465 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 40468 $abc$63009$new_ys__n2807_
.sym 40469 $abc$63009$new_n5883_
.sym 40473 $abc$63009$new_ys__n1873_inv_
.sym 40474 $abc$63009$new_n4623_
.sym 40476 $abc$63009$new_ys__n3769_
.sym 40477 $abc$63009$new_ys__n2350_inv_
.sym 40479 rvsoc.cpu0.add_op12[27]
.sym 40480 $abc$63009$new_ys__n951_
.sym 40482 $abc$63009$new_ys__n3769_
.sym 40483 rvsoc.cpu0.add_op12[27]
.sym 40484 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[27]
.sym 40485 $abc$63009$new_ys__n2350_inv_
.sym 40488 $abc$63009$new_ys__n1039_
.sym 40489 $abc$63009$new_n5914_
.sym 40490 $abc$63009$new_ys__n1873_inv_
.sym 40491 $abc$63009$new_n4623_
.sym 40494 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 40495 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[14]
.sym 40496 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[14]
.sym 40507 $abc$63009$new_ys__n1873_inv_
.sym 40508 $abc$63009$new_ys__n951_
.sym 40509 $abc$63009$new_n4786_
.sym 40512 $abc$63009$new_ys__n2807_
.sym 40513 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 40514 $abc$63009$new_ys__n2345_
.sym 40518 $abc$63009$new_ys__n1703_
.sym 40520 $abc$63009$new_n5883_
.sym 40524 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[7]
.sym 40525 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 40527 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[7]
.sym 40528 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 40529 rvsoc.clka
.sym 40531 $abc$63009$new_n4724_
.sym 40532 $abc$63009$new_n4679_
.sym 40533 $abc$63009$new_n4721_
.sym 40534 $abc$63009$new_n4678_
.sym 40535 $abc$63009$new_n4392_
.sym 40536 $abc$63009$new_n4105_
.sym 40537 $abc$63009$new_n4680_
.sym 40538 $abc$63009$new_n4662_
.sym 40541 $abc$63009$new_n4104_
.sym 40543 $abc$63009$new_ys__n1275_
.sym 40544 rvsoc.gpio0.data[3]
.sym 40545 rvsoc.cpu0.umul_hilo[21]
.sym 40546 rvsoc.cpu0.umul_hilo[20]
.sym 40547 rvsoc.uart0.div[16]
.sym 40548 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 40549 $abc$63009$new_ys__n2345_
.sym 40550 rvsoc.cpu0.D_op1[25]
.sym 40551 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[28]
.sym 40552 rvsoc.cpu0.umul_hilo[28]
.sym 40553 rvsoc.cpu0.D_op1[25]
.sym 40554 $abc$63009$new_ys__n1039_
.sym 40555 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[2]
.sym 40557 rvsoc.cpu0.add_op12[29]
.sym 40558 rvsoc.cpu0.add_op12[18]
.sym 40559 rvsoc.cpu0.D_op2[28]
.sym 40560 rvsoc.cpu0.D_op2[1]
.sym 40562 $abc$63009$new_ys__n3769_
.sym 40563 $abc$63009$new_ys__n2350_inv_
.sym 40564 rvsoc.data_wdata[12]
.sym 40565 rvsoc.cpu0.D_op2[2]
.sym 40566 $abc$63009$new_n4725_
.sym 40572 $abc$63009$new_n4787_
.sym 40573 $abc$63009$new_n4436_
.sym 40574 $abc$63009$new_ys__n10329_
.sym 40575 $abc$63009$new_n4104_
.sym 40576 $abc$63009$new_ys__n1271_
.sym 40577 $abc$63009$new_ys__n12662_inv_
.sym 40578 rvsoc.cpu0.D_op1[12]
.sym 40580 $abc$63009$new_n4620_
.sym 40581 rvsoc.cpu0.D_op2[4]
.sym 40582 $abc$63009$new_n4614_
.sym 40583 $abc$63009$new_n5046_
.sym 40584 $abc$63009$new_n5276_
.sym 40585 $abc$63009$new_ys__n1873_inv_
.sym 40586 $abc$63009$new_n4707_
.sym 40587 $abc$63009$new_n5913_
.sym 40588 $abc$63009$new_n4791_
.sym 40590 $abc$63009$new_ys__n1131_
.sym 40591 $abc$63009$new_n5277_
.sym 40592 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 40593 $abc$63009$new_n4105_
.sym 40594 $abc$63009$new_ys__n11535_inv_
.sym 40595 $abc$63009$new_n4430_
.sym 40597 $abc$63009$new_ys__n1043_
.sym 40598 rvsoc.cpu0.D_op1[12]
.sym 40599 $abc$63009$new_ys__n1275_
.sym 40600 $abc$63009$new_ys__n1274_
.sym 40601 $abc$63009$new_n4435_
.sym 40602 rvsoc.cpu0.D_op2[12]
.sym 40603 $abc$63009$new_ys__n1272_
.sym 40605 $abc$63009$new_n4791_
.sym 40606 $abc$63009$new_ys__n12662_inv_
.sym 40607 $abc$63009$new_n4787_
.sym 40608 $abc$63009$new_n4707_
.sym 40611 rvsoc.cpu0.D_op1[12]
.sym 40612 $abc$63009$new_ys__n1272_
.sym 40613 rvsoc.cpu0.D_op2[12]
.sym 40614 $abc$63009$new_ys__n1275_
.sym 40617 $abc$63009$new_ys__n10329_
.sym 40618 $abc$63009$new_n5277_
.sym 40619 $abc$63009$new_n5046_
.sym 40620 $abc$63009$new_n5276_
.sym 40624 rvsoc.cpu0.D_op2[4]
.sym 40625 $abc$63009$new_n4105_
.sym 40629 $abc$63009$new_ys__n1873_inv_
.sym 40630 $abc$63009$new_ys__n1274_
.sym 40631 $abc$63009$new_ys__n11535_inv_
.sym 40632 $abc$63009$new_n4430_
.sym 40635 rvsoc.cpu0.D_op2[12]
.sym 40636 rvsoc.cpu0.D_op1[12]
.sym 40637 $abc$63009$new_n4436_
.sym 40638 $abc$63009$new_ys__n1271_
.sym 40641 $abc$63009$new_ys__n1043_
.sym 40642 $abc$63009$new_n4614_
.sym 40643 $abc$63009$new_n5913_
.sym 40644 $abc$63009$new_n4620_
.sym 40647 $abc$63009$new_n4104_
.sym 40648 $abc$63009$new_ys__n1131_
.sym 40649 $abc$63009$new_ys__n12662_inv_
.sym 40650 $abc$63009$new_n4435_
.sym 40652 rvsoc.clka
.sym 40653 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 40654 $abc$63009$new_ys__n1508_
.sym 40655 $abc$63009$new_n4487_
.sym 40656 $abc$63009$new_n4162_
.sym 40657 $abc$63009$new_n4481_
.sym 40658 $abc$63009$new_n4157_
.sym 40659 $abc$63009$new_n4663_
.sym 40660 $abc$63009$new_ys__n1016_inv_
.sym 40661 $abc$63009$new_n4387_
.sym 40663 $abc$63009$new_n5179_
.sym 40666 $abc$63009$new_n4620_
.sym 40667 rvsoc.cpu0.D_op1[14]
.sym 40668 $abc$63009$new_ys__n10329_
.sym 40669 $abc$63009$new_n5046_
.sym 40670 $abc$63009$new_n5279_
.sym 40671 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[0]
.sym 40672 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[1]
.sym 40674 $abc$63009$new_n4104_
.sym 40675 rvsoc.cpu0.D_op1[9]
.sym 40676 rvsoc.cpu0.umul_hilo[26]
.sym 40677 rvsoc.cpu0.umul_hilo[29]
.sym 40679 $abc$63009$new_ys__n1017_
.sym 40680 $abc$63009$new_n4678_
.sym 40681 rvsoc.cpu0.D_op2[0]
.sym 40684 $abc$63009$new_n4105_
.sym 40685 $abc$63009$new_ys__n1065_
.sym 40686 $abc$63009$new_n4680_
.sym 40687 rvsoc.cpu0.D_op1[13]
.sym 40688 rvsoc.cpu0.F_insn[21]
.sym 40695 $abc$63009$new_ys__n1017_
.sym 40696 $abc$63009$new_ys__n12688_inv_
.sym 40698 $abc$63009$new_n4104_
.sym 40700 $abc$63009$new_n4105_
.sym 40702 $abc$63009$new_n3618_
.sym 40703 $abc$63009$new_ys__n12686_inv_
.sym 40705 $abc$63009$new_ys__n1873_inv_
.sym 40706 $abc$63009$new_ys__n12694_inv_
.sym 40707 $abc$63009$new_ys__n1020_inv_
.sym 40710 $abc$63009$new_n4662_
.sym 40712 rvsoc.cpu0.D_op2[3]
.sym 40713 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 40714 rvsoc.cpu0.F_insn[21]
.sym 40715 rvsoc.cpu0.D_op2[4]
.sym 40720 rvsoc.cpu0.F_insn_typ[2]
.sym 40721 $abc$63009$new_ys__n12702_inv_
.sym 40723 rvsoc.cpu0.D_op2[4]
.sym 40726 rvsoc.cpu0.D_op2[3]
.sym 40729 $abc$63009$new_n3618_
.sym 40730 rvsoc.cpu0.F_insn_typ[2]
.sym 40731 rvsoc.cpu0.F_insn[21]
.sym 40734 $abc$63009$new_ys__n1873_inv_
.sym 40735 $abc$63009$new_ys__n1017_
.sym 40736 $abc$63009$new_ys__n1020_inv_
.sym 40737 $abc$63009$new_n4662_
.sym 40740 rvsoc.cpu0.D_op2[3]
.sym 40741 $abc$63009$new_n4105_
.sym 40742 $abc$63009$new_ys__n12694_inv_
.sym 40746 $abc$63009$new_n4104_
.sym 40747 rvsoc.cpu0.D_op2[3]
.sym 40748 $abc$63009$new_ys__n12686_inv_
.sym 40752 rvsoc.cpu0.D_op2[3]
.sym 40753 $abc$63009$new_ys__n12688_inv_
.sym 40755 $abc$63009$new_n4104_
.sym 40758 $abc$63009$new_ys__n12686_inv_
.sym 40760 rvsoc.cpu0.D_op2[3]
.sym 40761 $abc$63009$new_ys__n12694_inv_
.sym 40765 rvsoc.cpu0.D_op2[4]
.sym 40767 $abc$63009$new_n4105_
.sym 40770 $abc$63009$new_ys__n12686_inv_
.sym 40771 rvsoc.cpu0.D_op2[4]
.sym 40772 $abc$63009$new_ys__n12702_inv_
.sym 40773 rvsoc.cpu0.D_op2[3]
.sym 40774 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 40775 rvsoc.clka
.sym 40777 $abc$63009$new_ys__n12714_
.sym 40778 $abc$63009$new_ys__n12650_
.sym 40779 $abc$63009$new_n4569_
.sym 40780 $abc$63009$new_ys__n1060_inv_
.sym 40781 $abc$63009$new_n4528_
.sym 40782 $abc$63009$new_ys__n12658_inv_
.sym 40783 $abc$63009$new_ys__n1086_
.sym 40784 $abc$63009$new_ys__n12660_inv_
.sym 40785 rvsoc.cpu0.D_op1[0]
.sym 40786 rvsoc.cpu0.D_op1[28]
.sym 40789 rvsoc.cpu0.D_op2[1]
.sym 40790 rvsoc.gpio0.data[1]
.sym 40791 rvsoc.cpu0.D_op1[6]
.sym 40792 rvsoc.cpu0.D_op1[18]
.sym 40793 $abc$63009$new_ys__n1873_inv_
.sym 40794 rvsoc.data_wdata[24]
.sym 40795 rvsoc.cpu0.D_op1[1]
.sym 40796 $abc$63009$new_ys__n11197_
.sym 40797 rvsoc.cpu0.D_op1[5]
.sym 40798 rvsoc.cpu0.D_op1[21]
.sym 40799 $abc$63009$new_ys__n1873_inv_
.sym 40800 $abc$63009$new_ys__n1075_
.sym 40801 rvsoc.cpu0.D_op2[4]
.sym 40802 $abc$63009$new_n4083_
.sym 40803 rvsoc.data_wdata[14]
.sym 40805 $abc$63009$new_ys__n12651_
.sym 40806 rvsoc.cpu0.D_op2[13]
.sym 40807 rvsoc.cpu0.D_op1[14]
.sym 40809 rvsoc.cpu0.D_op2[4]
.sym 40812 $abc$63009$new_ys__n12650_
.sym 40822 $abc$63009$new_ys__n12696_inv_
.sym 40823 $abc$63009$new_ys__n12722_inv_
.sym 40824 rvsoc.cpu0.D_op2[3]
.sym 40825 $abc$63009$new_ys__n12716_inv_
.sym 40827 $abc$63009$new_ys__n12720_inv_
.sym 40830 $abc$63009$new_ys__n12718_inv_
.sym 40831 rvsoc.cpu0.F_insn[20]
.sym 40832 rvsoc.cpu0.D_op2[3]
.sym 40834 $abc$63009$new_ys__n12714_
.sym 40835 $abc$63009$new_ys__n12688_inv_
.sym 40837 rvsoc.cpu0.D_op2[2]
.sym 40840 rvsoc.cpu0.F_insn_typ[2]
.sym 40841 $abc$63009$new_n5920_
.sym 40843 $abc$63009$new_ys__n12726_inv_
.sym 40844 $abc$63009$new_n4105_
.sym 40845 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 40847 $abc$63009$new_ys__n12718_inv_
.sym 40848 $abc$63009$new_n3614_
.sym 40852 rvsoc.cpu0.D_op2[2]
.sym 40853 $abc$63009$new_ys__n12714_
.sym 40854 $abc$63009$new_ys__n12718_inv_
.sym 40857 rvsoc.cpu0.D_op2[2]
.sym 40859 $abc$63009$new_ys__n12716_inv_
.sym 40860 $abc$63009$new_ys__n12720_inv_
.sym 40863 $abc$63009$new_ys__n12718_inv_
.sym 40864 rvsoc.cpu0.D_op2[2]
.sym 40866 $abc$63009$new_ys__n12722_inv_
.sym 40869 rvsoc.cpu0.D_op2[2]
.sym 40871 $abc$63009$new_ys__n12722_inv_
.sym 40872 $abc$63009$new_ys__n12726_inv_
.sym 40875 $abc$63009$new_ys__n12696_inv_
.sym 40876 $abc$63009$new_n4105_
.sym 40877 rvsoc.cpu0.D_op2[3]
.sym 40878 $abc$63009$new_n5920_
.sym 40881 $abc$63009$new_ys__n12716_inv_
.sym 40883 rvsoc.cpu0.D_op2[2]
.sym 40888 rvsoc.cpu0.D_op2[3]
.sym 40889 $abc$63009$new_ys__n12696_inv_
.sym 40890 $abc$63009$new_ys__n12688_inv_
.sym 40893 $abc$63009$new_n3614_
.sym 40894 rvsoc.cpu0.F_insn_typ[2]
.sym 40896 rvsoc.cpu0.F_insn[20]
.sym 40897 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 40898 rvsoc.clka
.sym 40900 $abc$63009$new_n5575_
.sym 40901 $abc$63009$new_ys__n5419_inv_
.sym 40902 $abc$63009$new_n5576_
.sym 40903 $abc$63009$new_ys__n1182_inv_
.sym 40904 $abc$63009$new_ys__n1226_
.sym 40905 $abc$63009$new_n5577_
.sym 40906 $abc$63009$new_n5579_
.sym 40907 $abc$63009$new_n5578_
.sym 40908 $abc$63009$new_ys__n5414_inv_
.sym 40909 $abc$63009$new_ys__n12821_inv_
.sym 40914 rvsoc.cpu0.D_op1[20]
.sym 40915 rvsoc.cpu0.D_op1[2]
.sym 40916 rvsoc.cpu0.D_op1[20]
.sym 40918 rvsoc.cpu0.D_op1[24]
.sym 40919 rvsoc.cpu0.D_op2[1]
.sym 40920 rvsoc.cpu0.D_op1[28]
.sym 40921 $abc$63009$new_ys__n12839_
.sym 40922 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[1]
.sym 40923 $abc$63009$new_ys__n951_
.sym 40925 rvsoc.cpu0.D_op1[18]
.sym 40927 rvsoc.cpu0.D_op1[15]
.sym 40929 rvsoc.cpu0.D_op1[7]
.sym 40941 $abc$63009$new_ys__n12700_inv_
.sym 40942 $abc$63009$new_n4571_
.sym 40944 $abc$63009$new_n4104_
.sym 40945 $abc$63009$new_ys__n12728_inv_
.sym 40946 $abc$63009$new_ys__n12684_
.sym 40947 $abc$63009$new_ys__n12692_inv_
.sym 40949 $abc$63009$new_ys__n12700_inv_
.sym 40950 $abc$63009$new_ys__n12688_inv_
.sym 40952 $abc$63009$new_ys__n12730_inv_
.sym 40955 $abc$63009$new_ys__n12724_inv_
.sym 40956 $abc$63009$new_n4105_
.sym 40957 $abc$63009$new_ys__n12706_inv_
.sym 40958 $abc$63009$new_ys__n12720_inv_
.sym 40962 $abc$63009$new_n4083_
.sym 40964 $abc$63009$new_ys__n12726_inv_
.sym 40965 $abc$63009$new_ys__n12698_inv_
.sym 40967 $abc$63009$new_ys__n12704_inv_
.sym 40968 rvsoc.cpu0.D_op2[3]
.sym 40969 rvsoc.cpu0.D_op2[4]
.sym 40970 rvsoc.cpu0.D_op2[2]
.sym 40972 $abc$63009$new_ys__n12708_inv_
.sym 40974 $abc$63009$new_ys__n12730_inv_
.sym 40976 rvsoc.cpu0.D_op2[2]
.sym 40977 $abc$63009$new_ys__n12726_inv_
.sym 40980 $abc$63009$new_ys__n12684_
.sym 40981 rvsoc.cpu0.D_op2[3]
.sym 40982 rvsoc.cpu0.D_op2[4]
.sym 40983 $abc$63009$new_ys__n12692_inv_
.sym 40986 $abc$63009$new_n4105_
.sym 40987 $abc$63009$new_n4571_
.sym 40988 $abc$63009$new_ys__n12700_inv_
.sym 40989 $abc$63009$new_n4083_
.sym 40992 $abc$63009$new_ys__n12720_inv_
.sym 40994 $abc$63009$new_ys__n12724_inv_
.sym 40995 rvsoc.cpu0.D_op2[2]
.sym 40998 $abc$63009$new_ys__n12728_inv_
.sym 41000 rvsoc.cpu0.D_op2[2]
.sym 41001 $abc$63009$new_ys__n12724_inv_
.sym 41004 $abc$63009$new_ys__n12704_inv_
.sym 41005 $abc$63009$new_ys__n12688_inv_
.sym 41006 rvsoc.cpu0.D_op2[4]
.sym 41007 rvsoc.cpu0.D_op2[3]
.sym 41010 rvsoc.cpu0.D_op2[3]
.sym 41011 $abc$63009$new_n4104_
.sym 41012 $abc$63009$new_ys__n12706_inv_
.sym 41013 $abc$63009$new_ys__n12698_inv_
.sym 41016 $abc$63009$new_n4104_
.sym 41017 rvsoc.cpu0.D_op2[3]
.sym 41018 $abc$63009$new_ys__n12700_inv_
.sym 41019 $abc$63009$new_ys__n12708_inv_
.sym 41027 $abc$63009$new_n4091_
.sym 41028 $abc$63009$new_ys__n1050_
.sym 41029 $abc$63009$new_ys__n12783_inv_
.sym 41030 $abc$63009$new_ys__n1006_
.sym 41035 rvsoc.cpu0.D_op1[31]
.sym 41037 rvsoc.cpu0.D_op1[13]
.sym 41038 rvsoc.cpu0.D_op1[25]
.sym 41039 rvsoc.cpu0.D_op1[9]
.sym 41040 rvsoc.cpu0.D_op1[31]
.sym 41041 rvsoc.cpu0.D_op1[17]
.sym 41042 rvsoc.cpu0.D_op1[23]
.sym 41043 $abc$63009$new_ys__n12692_inv_
.sym 41044 rvsoc.cpu0.D_op1[17]
.sym 41045 rvsoc.cpu0.D_op2[1]
.sym 41046 rvsoc.cpu0.D_op1[9]
.sym 41047 $abc$63009$new_n5576_
.sym 41051 $abc$63009$new_ys__n1226_
.sym 41054 rvsoc.cpu0.D_op2[3]
.sym 41058 $abc$63009$new_n4745_
.sym 41073 $abc$63009$new_ys__n12710_inv_
.sym 41075 $abc$63009$new_ys__n12702_inv_
.sym 41090 rvsoc.cpu0.D_op2[3]
.sym 41094 $abc$63009$new_n4104_
.sym 41121 $abc$63009$new_ys__n12710_inv_
.sym 41122 $abc$63009$new_n4104_
.sym 41123 $abc$63009$new_ys__n12702_inv_
.sym 41124 rvsoc.cpu0.D_op2[3]
.sym 41154 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[3]
.sym 41155 $abc$63009$new_ys__n12710_inv_
.sym 41157 rvsoc.clks.clkn
.sym 41158 $abc$63009$new_ys__n12827_
.sym 41159 $abc$63009$new_ys__n962_
.sym 41160 rvsoc.cpu0.E_op1[9]
.sym 41161 $abc$63009$new_ys__n11538_
.sym 41165 $PACKER_GND_NET
.sym 41168 $abc$63009$new_n4526_
.sym 41179 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$35817[0]
.sym 41218 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$35817[0]
.sym 41247 rvsoc.spi0.status[4]
.sym 41248 rvsoc.spi0.status[17]
.sym 41253 rvsoc.spi0.status[20]
.sym 41256 rvsoc.data_adrs[8]
.sym 41259 rvsoc.data_adrs[15]
.sym 41261 rvsoc.data_adrs[4]
.sym 41267 rvsoc.cpu0.F_next_pc[12]
.sym 41276 rvsoc.data_adrs[6]
.sym 41280 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842
.sym 41289 rvsoc.code_adrs[13]
.sym 41291 rvsoc.data_adrs[28]
.sym 41292 rvsoc.code_adrs[15]
.sym 41296 rvsoc.data_adrs[14]
.sym 41298 rvsoc.code_adrs[14]
.sym 41299 rvsoc.data_adrs[29]
.sym 41303 rvsoc.mem_vdata[0][1]
.sym 41306 $abc$63009$new_ys__n5894_
.sym 41309 rvsoc.data_adrs[15]
.sym 41312 rvsoc.mem_vdata[1][1]
.sym 41315 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 41318 $PACKER_GND_NET
.sym 41319 rvsoc.data_adrs[13]
.sym 41324 $PACKER_GND_NET
.sym 41333 rvsoc.data_adrs[29]
.sym 41334 rvsoc.data_adrs[28]
.sym 41335 rvsoc.mem_vdata[0][1]
.sym 41336 rvsoc.mem_vdata[1][1]
.sym 41345 rvsoc.data_adrs[13]
.sym 41346 rvsoc.code_adrs[13]
.sym 41347 $abc$63009$new_ys__n5894_
.sym 41351 rvsoc.code_adrs[14]
.sym 41353 rvsoc.data_adrs[14]
.sym 41354 $abc$63009$new_ys__n5894_
.sym 41357 rvsoc.code_adrs[15]
.sym 41359 $abc$63009$new_ys__n5894_
.sym 41360 rvsoc.data_adrs[15]
.sym 41367 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 41368 rvsoc.clkn
.sym 41374 $abc$63009$new_n3129_
.sym 41377 $abc$63009$new_n3560_
.sym 41378 rvsoc.cram.adrs[10]
.sym 41379 $abc$63009$new_n5061_
.sym 41380 rvsoc.mem_vdata[5][17]
.sym 41381 rvsoc.mem_vdata[5][20]
.sym 41382 rvsoc.data_adrs[14]
.sym 41384 rvsoc.uart0.tx_bitcnt[1]
.sym 41385 rvsoc.data_adrs[14]
.sym 41387 rvsoc.code_adrs[13]
.sym 41388 rvsoc.mem_vdata[1][6]
.sym 41389 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 41390 rvsoc.data_wdata[11]
.sym 41391 rvsoc.uart0.rxbfr[3]
.sym 41392 rvsoc.code_adrs[15]
.sym 41394 rvsoc.mem_vdata[1][6]
.sym 41395 rvsoc.data_adrs[13]
.sym 41397 rvsoc.data_wdata[16]
.sym 41402 rvsoc.spi0.rxbfr[2]
.sym 41406 rvsoc.code_adrs[12]
.sym 41407 rvsoc.mem_vdata[3][17]
.sym 41418 rvsoc.data_adrs[28]
.sym 41421 rvsoc.data_adrs[29]
.sym 41423 rvsoc.mem_vdata[1][17]
.sym 41425 rvsoc.code_adrs[8]
.sym 41426 $abc$63009$new_ys__n5894_
.sym 41428 rvsoc.data_adrs[12]
.sym 41434 rvsoc.mem_vdata[5][17]
.sym 41436 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 41439 rvsoc.mem_vdata[15][3]
.sym 41453 rvsoc.spi0.rxbfr[3]
.sym 41455 rvsoc.spi0.status[1]
.sym 41457 $abc$63009$new_n5054_
.sym 41459 rvsoc.spi0.rxbfr[1]
.sym 41461 $abc$63009$new_n5055_
.sym 41462 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$51437
.sym 41464 rvsoc.spi0.rxbfr[4]
.sym 41468 rvsoc.code_adrs[6]
.sym 41471 rvsoc.data_adrs[4]
.sym 41472 rvsoc.code_adrs[4]
.sym 41474 rvsoc.data_adrs[6]
.sym 41475 rvsoc.data_adrs[2]
.sym 41476 rvsoc.data_adrs[8]
.sym 41478 $abc$63009$new_n3088_
.sym 41479 rvsoc.code_adrs[8]
.sym 41480 $abc$63009$new_ys__n5894_
.sym 41482 rvsoc.data_adrs[3]
.sym 41487 rvsoc.spi0.rxbfr[1]
.sym 41490 rvsoc.code_adrs[6]
.sym 41492 rvsoc.data_adrs[6]
.sym 41493 $abc$63009$new_ys__n5894_
.sym 41496 $abc$63009$new_ys__n5894_
.sym 41497 rvsoc.code_adrs[8]
.sym 41498 rvsoc.data_adrs[8]
.sym 41503 rvsoc.spi0.rxbfr[4]
.sym 41508 rvsoc.data_adrs[3]
.sym 41509 rvsoc.spi0.rxbfr[1]
.sym 41510 rvsoc.spi0.status[1]
.sym 41511 rvsoc.data_adrs[2]
.sym 41517 rvsoc.spi0.rxbfr[3]
.sym 41520 $abc$63009$new_ys__n5894_
.sym 41521 rvsoc.code_adrs[4]
.sym 41522 rvsoc.data_adrs[4]
.sym 41526 $abc$63009$new_n5055_
.sym 41527 $abc$63009$new_n3088_
.sym 41529 $abc$63009$new_n5054_
.sym 41530 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$51437
.sym 41531 rvsoc.clkn
.sym 41533 $abc$63009$new_n3227_
.sym 41534 $abc$63009$new_n3226_
.sym 41535 $abc$63009$new_n3224_
.sym 41536 rvsoc.mem_vdata[5][6]
.sym 41537 rvsoc.mem_rcode[3]
.sym 41538 $abc$63009$new_ys__n5894_
.sym 41539 $abc$63009$new_n5124_
.sym 41540 $abc$63009$new_n3536_
.sym 41541 $abc$63009$new_n3123_
.sym 41543 rvsoc.data_adrs[12]
.sym 41545 rvsoc.mem_vdata[1][9]
.sym 41546 rvsoc.code_adrs[29]
.sym 41547 rvsoc.mem_vdata[2][18]
.sym 41548 rvsoc.mem_vdata[2][6]
.sym 41549 rvsoc.mem_vdata[1][8]
.sym 41550 rvsoc.mem_vdata[2][17]
.sym 41551 rvsoc.mem_vdata[2][6]
.sym 41552 $abc$63009$new_ys__n11180_inv_
.sym 41553 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 41554 rvsoc.data_adrs[15]
.sym 41555 rvsoc.mem_rcode[26]
.sym 41556 rvsoc.resetn
.sym 41557 rvsoc.mem_vdata[15][7]
.sym 41558 rvsoc.mem_vdata[1][2]
.sym 41559 rvsoc.mem_vdata[1][7]
.sym 41560 rvsoc.code_adrs[30]
.sym 41561 rvsoc.data_adrs[2]
.sym 41562 rvsoc.data_adrs[29]
.sym 41563 rvsoc.mem_vdata[1][3]
.sym 41564 $abc$63009$new_n3288_
.sym 41566 rvsoc.mem_vdata[2][3]
.sym 41567 rvsoc.mem_vdata[5][20]
.sym 41568 rvsoc.mem_vdata[2][21]
.sym 41574 rvsoc.mem_rcode[6]
.sym 41577 rvsoc.spi0.rxbfr[5]
.sym 41582 rvsoc.mem_rcode[4]
.sym 41585 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$51437
.sym 41586 rvsoc.data_adrs[29]
.sym 41589 rvsoc.mem_rcode[5]
.sym 41590 rvsoc.mem_vdata[2][1]
.sym 41593 rvsoc.data_adrs[28]
.sym 41594 rvsoc.mem_vdata[3][1]
.sym 41602 rvsoc.mem_rcode[3]
.sym 41605 rvsoc.spi0.rxbfr[6]
.sym 41619 rvsoc.mem_rcode[6]
.sym 41620 rvsoc.mem_rcode[4]
.sym 41622 rvsoc.mem_rcode[3]
.sym 41631 rvsoc.mem_rcode[5]
.sym 41632 rvsoc.mem_rcode[3]
.sym 41633 rvsoc.mem_rcode[6]
.sym 41634 rvsoc.mem_rcode[4]
.sym 41640 rvsoc.spi0.rxbfr[6]
.sym 41643 rvsoc.mem_vdata[2][1]
.sym 41644 rvsoc.data_adrs[28]
.sym 41645 rvsoc.mem_vdata[3][1]
.sym 41646 rvsoc.data_adrs[29]
.sym 41651 rvsoc.spi0.rxbfr[5]
.sym 41653 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$51437
.sym 41654 rvsoc.clkn
.sym 41656 $abc$63009$new_n3195_
.sym 41657 $abc$63009$new_n4029_
.sym 41658 $abc$63009$new_n3531_
.sym 41659 $abc$63009$new_n4020_
.sym 41660 $abc$63009$new_n4027_
.sym 41661 $abc$63009$new_n5122_
.sym 41662 rvsoc.uart0.status[26]
.sym 41663 $abc$63009$new_n5088_
.sym 41664 rvsoc.mem_vdata[4][6]
.sym 41667 rvsoc.uart0.div[15]
.sym 41668 rvsoc.code_adrs[31]
.sym 41669 rvsoc.code_adrs[31]
.sym 41670 rvsoc.spi0.rxbfr[7]
.sym 41671 rvsoc.mem_vdata[1][22]
.sym 41672 $abc$63009$new_ys__n5911_
.sym 41673 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$51437
.sym 41674 rvsoc.code_adrs[29]
.sym 41675 rvsoc.cpu0.D_insn_typ[10]
.sym 41676 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$51437
.sym 41677 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 41678 $abc$63009$new_ys__n11729_
.sym 41679 rvsoc.mem_vdata[2][31]
.sym 41680 rvsoc.gpio0.dir[3]
.sym 41681 rvsoc.eram.adrs[10]
.sym 41682 rvsoc.data_adrs[29]
.sym 41683 rvsoc.mem_vdata[3][3]
.sym 41685 rvsoc.cpu0.F_insn[14]
.sym 41686 $abc$63009$new_ys__n4202_
.sym 41687 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 41688 rvsoc.code_adrs[12]
.sym 41690 $abc$63009$new_ys__n3004_inv_
.sym 41699 $abc$63009$new_n3228_
.sym 41700 $abc$63009$new_ys__n12590_
.sym 41704 $abc$63009$new_ys__n4202_
.sym 41709 $abc$63009$new_ys__n746_
.sym 41713 rvsoc.code_adrs[31]
.sym 41717 rvsoc.mem_vdata[15][7]
.sym 41724 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 41725 $abc$63009$new_n4027_
.sym 41743 $abc$63009$new_ys__n746_
.sym 41745 $abc$63009$new_ys__n12590_
.sym 41754 $abc$63009$new_n3228_
.sym 41755 $abc$63009$new_ys__n746_
.sym 41760 $abc$63009$new_n4027_
.sym 41761 rvsoc.mem_vdata[15][7]
.sym 41762 $abc$63009$new_ys__n4202_
.sym 41763 rvsoc.code_adrs[31]
.sym 41772 $abc$63009$new_ys__n746_
.sym 41774 $abc$63009$new_ys__n12590_
.sym 41776 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 41777 rvsoc.clka
.sym 41779 $abc$63009$new_n3552_
.sym 41780 rvsoc.uart0.status[12]
.sym 41781 $abc$63009$new_n3555_
.sym 41782 $abc$63009$new_n5123_
.sym 41783 $abc$63009$new_n3181_
.sym 41784 rvsoc.uart0.status[19]
.sym 41785 rvsoc.uart0.status[3]
.sym 41786 $abc$63009$new_n3554_
.sym 41787 rvsoc.mem_vdata[2][16]
.sym 41789 rvsoc.cpu0.D_insn_typ[12]
.sym 41790 rvsoc.mem_vdata[2][16]
.sym 41792 rvsoc.mem_vdata[2][7]
.sym 41793 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 41794 $abc$63009$new_n2983_
.sym 41795 rvsoc.cpu0.D_insn_typ[12]
.sym 41798 $PACKER_GND_NET
.sym 41799 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 41800 rvsoc.mem_vdata[1][30]
.sym 41801 rvsoc.mem_vdata[2][2]
.sym 41802 $PACKER_GND_NET
.sym 41803 rvsoc.gpio0.dir[2]
.sym 41804 $abc$63009$new_ys__n11721_
.sym 41805 rvsoc.eram.adrs[8]
.sym 41806 rvsoc.uart0.div[8]
.sym 41807 rvsoc.eram.adrs[10]
.sym 41808 rvsoc.data_adrs[28]
.sym 41809 rvsoc.eram.adrs[6]
.sym 41810 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 41811 $abc$63009$new_ys__n2292_inv_
.sym 41812 $abc$63009$new_n3552_
.sym 41813 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 41821 rvsoc.gpio0.data[2]
.sym 41822 p41
.sym 41823 p40
.sym 41824 $abc$63009$new_ys__n2996_inv_
.sym 41825 $abc$63009$new_ys__n5911_
.sym 41826 $abc$63009$new_ys__n2493_inv_
.sym 41828 rvsoc.gpio0.data[3]
.sym 41829 rvsoc.gpio0.dir[2]
.sym 41831 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 41832 rvsoc.gpio0.data[1]
.sym 41833 $abc$63009$new_ys__n2341_inv_
.sym 41834 $abc$63009$new_ys__n11684_
.sym 41835 rvsoc.mem_rcode[26]
.sym 41836 $abc$63009$new_ys__n2292_inv_
.sym 41837 rvsoc.resetn
.sym 41839 p39
.sym 41840 rvsoc.gpio0.dir[3]
.sym 41842 rvsoc.data_adrs[2]
.sym 41843 rvsoc.gpio0.dir[1]
.sym 41846 $abc$63009$new_ys__n11729_
.sym 41847 $abc$63009$new_n2885_
.sym 41848 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$35817[0]
.sym 41849 $abc$63009$new_ys__n2347_inv_
.sym 41850 $abc$63009$new_ys__n3004_inv_
.sym 41851 rvsoc.data_adrs[3]
.sym 41853 rvsoc.data_adrs[3]
.sym 41855 rvsoc.data_adrs[2]
.sym 41859 rvsoc.resetn
.sym 41860 $abc$63009$new_ys__n2292_inv_
.sym 41861 $abc$63009$new_ys__n11684_
.sym 41862 $abc$63009$new_ys__n2493_inv_
.sym 41865 $abc$63009$new_ys__n2292_inv_
.sym 41866 rvsoc.gpio0.dir[1]
.sym 41867 p41
.sym 41868 rvsoc.gpio0.data[1]
.sym 41872 $abc$63009$new_ys__n2996_inv_
.sym 41873 $abc$63009$new_ys__n3004_inv_
.sym 41874 rvsoc.mem_rcode[26]
.sym 41877 $abc$63009$new_ys__n2341_inv_
.sym 41878 $abc$63009$new_ys__n11729_
.sym 41879 $abc$63009$new_ys__n2347_inv_
.sym 41880 $abc$63009$new_ys__n5911_
.sym 41883 rvsoc.gpio0.data[2]
.sym 41884 $abc$63009$new_ys__n2292_inv_
.sym 41885 p39
.sym 41886 rvsoc.gpio0.dir[2]
.sym 41889 $abc$63009$new_n2885_
.sym 41892 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$35817[0]
.sym 41895 rvsoc.gpio0.data[3]
.sym 41896 $abc$63009$new_ys__n2292_inv_
.sym 41897 p40
.sym 41898 rvsoc.gpio0.dir[3]
.sym 41899 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 41900 rvsoc.clkn
.sym 41902 rvsoc.eram.adrs[10]
.sym 41903 rvsoc.eram.adrs[6]
.sym 41904 rvsoc.cpu0.F_insn[14]
.sym 41905 $abc$63009$techmap$techmap4075\rvsoc.eram.bram_mem.15.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4050_Y
.sym 41906 rvsoc.cpu0.F_insn[10]
.sym 41907 rvsoc.cpu0.F_insn[13]
.sym 41908 rvsoc.cpu0.F_insn[26]
.sym 41909 rvsoc.eram.adrs[2]
.sym 41910 rvsoc.gpio0.data[3]
.sym 41911 rvsoc.gpio0.data[2]
.sym 41912 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[1]
.sym 41913 rvsoc.data_adrs[6]
.sym 41914 $abc$63009$new_n5826_
.sym 41915 $abc$63009$new_n3088_
.sym 41916 $abc$63009$new_ys__n12571_
.sym 41917 rvsoc.mem_vdata[2][23]
.sym 41918 p41
.sym 41919 rvsoc.cpu0.D_insn_typ[7]
.sym 41920 rvsoc.code_adrs[28]
.sym 41921 $abc$63009$new_n3088_
.sym 41922 rvsoc.mem_vdata[2][2]
.sym 41923 $abc$63009$new_ys__n2998_inv_
.sym 41924 $abc$63009$new_ys__n2493_inv_
.sym 41925 rvsoc.uart0.div[3]
.sym 41926 rvsoc.data_adrs[12]
.sym 41927 rvsoc.cpu0.D_op1[0]
.sym 41928 rvsoc.cpu0.D_insn[11]
.sym 41929 rvsoc.cpu0.F_insn[13]
.sym 41930 rvsoc.cpu0.D_insn[21]
.sym 41931 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53373
.sym 41932 rvsoc.cpu0.D_insn_typ[13]
.sym 41933 rvsoc.eram.adrs[8]
.sym 41934 rvsoc.mem_vdata[2][20]
.sym 41935 $abc$63009$new_n4032_
.sym 41936 rvsoc.data_wst[3]
.sym 41937 rvsoc.eram.adrs[6]
.sym 41945 rvsoc.mem_rcode[26]
.sym 41946 $abc$63009$new_ys__n3002_inv_
.sym 41949 $abc$63009$new_ys__n2997_inv_
.sym 41954 rvsoc.data_adrs[29]
.sym 41961 rvsoc.uart0.tx_bitcnt[2]
.sym 41962 rvsoc.uart0.tx_bitcnt[3]
.sym 41965 rvsoc.uart0.tx_bitcnt[1]
.sym 41967 $abc$63009$new_n3088_
.sym 41968 rvsoc.data_adrs[28]
.sym 41969 rvsoc.uart0.tx_bitcnt[2]
.sym 41970 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53337
.sym 41972 rvsoc.uart0.tx_bitcnt[0]
.sym 41973 $PACKER_VCC_NET
.sym 41975 $nextpnr_ICESTORM_LC_10$O
.sym 41978 rvsoc.uart0.tx_bitcnt[0]
.sym 41981 $auto$alumacc.cc:474:replace_alu$3252.C[2]
.sym 41983 rvsoc.uart0.tx_bitcnt[1]
.sym 41984 $PACKER_VCC_NET
.sym 41987 $auto$alumacc.cc:474:replace_alu$3252.C[3]
.sym 41989 $PACKER_VCC_NET
.sym 41990 rvsoc.uart0.tx_bitcnt[2]
.sym 41991 $auto$alumacc.cc:474:replace_alu$3252.C[2]
.sym 41994 $PACKER_VCC_NET
.sym 41996 rvsoc.uart0.tx_bitcnt[3]
.sym 41997 $auto$alumacc.cc:474:replace_alu$3252.C[3]
.sym 42000 rvsoc.uart0.tx_bitcnt[1]
.sym 42001 rvsoc.uart0.tx_bitcnt[2]
.sym 42002 rvsoc.uart0.tx_bitcnt[0]
.sym 42003 rvsoc.uart0.tx_bitcnt[3]
.sym 42007 rvsoc.uart0.tx_bitcnt[0]
.sym 42008 $PACKER_VCC_NET
.sym 42012 rvsoc.data_adrs[29]
.sym 42014 rvsoc.data_adrs[28]
.sym 42015 $abc$63009$new_n3088_
.sym 42018 $abc$63009$new_ys__n3002_inv_
.sym 42019 rvsoc.mem_rcode[26]
.sym 42021 $abc$63009$new_ys__n2997_inv_
.sym 42022 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53337
.sym 42023 rvsoc.clkn
.sym 42024 rvsoc.uart0.status[0]_$glb_sr
.sym 42025 $abc$63009$new_n3230_
.sym 42026 rvsoc.cpu0.D_insn[9]
.sym 42027 $abc$63009$new_ys__n2995_inv_
.sym 42028 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53337
.sym 42029 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[0]
.sym 42030 $abc$63009$new_n5824_
.sym 42031 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[0]
.sym 42032 rvsoc.cpu0.D_insn[11]
.sym 42034 rvsoc.data_adrs[8]
.sym 42035 rvsoc.data_adrs[8]
.sym 42036 $abc$63009$new_ys__n565_inv_
.sym 42037 rvsoc.code_adrs[12]
.sym 42038 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 42039 rvsoc.data_wdata[20]
.sym 42040 $abc$63009$techmap$techmap4075\rvsoc.eram.bram_mem.15.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4050_Y
.sym 42041 rvsoc.code_adrs[7]
.sym 42042 rvsoc.mem_vdata[15][10]
.sym 42043 $abc$63009$new_ys__n4202_
.sym 42044 $abc$63009$new_n4037_
.sym 42045 rvsoc.mem_rcode[26]
.sym 42046 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 42047 $abc$63009$new_ys__n11684_
.sym 42048 $abc$63009$new_ys__n1872_inv_
.sym 42049 rvsoc.uart0.div[17]
.sym 42050 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$30643
.sym 42051 $abc$63009$techmap$techmap4075\rvsoc.eram.bram_mem.15.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4050_Y
.sym 42052 $abc$63009$new_n4012_
.sym 42053 rvsoc.cpu0.D_insn_typ[14]
.sym 42054 rvsoc.cpu0.sysregs[1][4]
.sym 42055 $abc$63009$new_ys__n2996_inv_
.sym 42056 $abc$63009$new_ys__n2347_inv_
.sym 42057 rvsoc.cpu0.F_insn[26]
.sym 42058 rvsoc.data_adrs[2]
.sym 42059 rvsoc.eram.adrs[2]
.sym 42060 $abc$63009$new_n3292_
.sym 42068 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 42069 $abc$63009$new_ys__n5881_
.sym 42070 rvsoc.code_adrs[10]
.sym 42071 rvsoc.code_adrs[11]
.sym 42072 rvsoc.code_adrs[14]
.sym 42073 $abc$63009$new_ys__n2340_inv_
.sym 42074 $abc$63009$new_ys__n2341_inv_
.sym 42075 rvsoc.uart0.status[0]
.sym 42076 rvsoc.uart0.div[8]
.sym 42077 $abc$63009$new_ys__n2997_inv_
.sym 42078 rvsoc.data_adrs[13]
.sym 42079 rvsoc.uart0.tx_bitcnt[0]
.sym 42080 $abc$63009$new_ys__n2347_inv_
.sym 42081 rvsoc.data_adrs[3]
.sym 42082 rvsoc.data_adrs[2]
.sym 42083 rvsoc.uart0.status[8]
.sym 42084 rvsoc.code_adrs[12]
.sym 42085 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53337
.sym 42086 rvsoc.data_adrs[14]
.sym 42088 rvsoc.code_adrs[13]
.sym 42089 rvsoc.data_adrs[10]
.sym 42090 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 42091 rvsoc.data_adrs[15]
.sym 42092 rvsoc.code_adrs[15]
.sym 42094 rvsoc.spi0.status[21]
.sym 42095 $abc$63009$new_ys__n4202_
.sym 42096 rvsoc.cpu0.F_insn[22]
.sym 42099 rvsoc.uart0.tx_bitcnt[0]
.sym 42100 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53337
.sym 42101 rvsoc.uart0.status[0]
.sym 42105 $abc$63009$new_ys__n5881_
.sym 42107 rvsoc.data_adrs[10]
.sym 42108 rvsoc.code_adrs[10]
.sym 42111 rvsoc.data_adrs[3]
.sym 42112 rvsoc.uart0.status[8]
.sym 42113 rvsoc.data_adrs[2]
.sym 42114 rvsoc.uart0.div[8]
.sym 42117 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 42119 rvsoc.cpu0.F_insn[22]
.sym 42120 $abc$63009$new_ys__n2997_inv_
.sym 42123 rvsoc.data_adrs[15]
.sym 42124 $abc$63009$new_ys__n2341_inv_
.sym 42125 rvsoc.data_adrs[14]
.sym 42126 rvsoc.data_adrs[13]
.sym 42129 rvsoc.spi0.status[21]
.sym 42130 rvsoc.data_adrs[2]
.sym 42132 rvsoc.data_adrs[3]
.sym 42135 $abc$63009$new_ys__n4202_
.sym 42136 rvsoc.code_adrs[11]
.sym 42137 rvsoc.code_adrs[12]
.sym 42138 $abc$63009$new_ys__n2340_inv_
.sym 42141 rvsoc.code_adrs[15]
.sym 42142 rvsoc.code_adrs[13]
.sym 42143 $abc$63009$new_ys__n2347_inv_
.sym 42144 rvsoc.code_adrs[14]
.sym 42145 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 42146 rvsoc.clkn
.sym 42148 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[0]
.sym 42149 rvsoc.cpu0.E_actv_pc[3]
.sym 42150 $abc$63009$new_ys__n1887_inv_
.sym 42151 rvsoc.cpu0.E_Br_adrs[4]
.sym 42152 rvsoc.cpu0.E_Br_adrs[29]
.sym 42153 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[0]
.sym 42154 rvsoc.cpu0.E_Br_adrs[0]
.sym 42155 $abc$63009$new_n3775_
.sym 42157 rvsoc.mem_vdata[15][21]
.sym 42158 rvsoc.data_adrs[15]
.sym 42159 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[22]
.sym 42160 rvsoc.cpu0.D_insn_typ[9]
.sym 42161 rvsoc.eram.adrs[5]
.sym 42162 rvsoc.mem_vdata[5][21]
.sym 42163 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$57001
.sym 42165 $abc$63009$new_ys__n2997_inv_
.sym 42166 $abc$63009$new_n3159_
.sym 42167 rvsoc.code_adrs[31]
.sym 42168 rvsoc.uart0.div[12]
.sym 42169 rvsoc.eram.adrs[4]
.sym 42170 rvsoc.resetn
.sym 42171 rvsoc.uart0.status[0]
.sym 42172 rvsoc.cpu0.E_take_Br
.sym 42173 rvsoc.cpu0.E_Br_adrs[29]
.sym 42174 $abc$63009$new_n3311_
.sym 42175 rvsoc.cpu0.D_insn_typ[13]
.sym 42176 $abc$63009$new_ys__n11680_
.sym 42177 rvsoc.cpu0.sysregs[1][6]
.sym 42178 rvsoc.cpu0.F_insn[14]
.sym 42179 rvsoc.code_adrs[12]
.sym 42180 rvsoc.cpu0.F_insn[21]
.sym 42181 $abc$63009$new_ys__n4202_
.sym 42182 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[1]
.sym 42183 rvsoc.cpu0.D_insn_typ[0]
.sym 42192 rvsoc.cpu0.F_next_pc[3]
.sym 42194 $abc$63009$new_ys__n2999_inv_
.sym 42195 rvsoc.cpu0.F_insn[24]
.sym 42196 rvsoc.cpu0.F_insn[14]
.sym 42198 rvsoc.cpu0.E_take_Br
.sym 42199 rvsoc.data_adrs[3]
.sym 42200 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 42203 rvsoc.cpu0.E_Br_adrs[3]
.sym 42204 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 42206 rvsoc.cpu0.F_insn[21]
.sym 42209 rvsoc.uart0.div[17]
.sym 42212 rvsoc.uart0.div[15]
.sym 42215 $abc$63009$new_ys__n2996_inv_
.sym 42216 rvsoc.uart0.status[15]
.sym 42217 $abc$63009$new_ys__n2821_inv_
.sym 42218 rvsoc.data_adrs[2]
.sym 42219 rvsoc.uart0.status[17]
.sym 42220 $abc$63009$new_n2927_
.sym 42222 rvsoc.data_adrs[2]
.sym 42223 rvsoc.data_adrs[3]
.sym 42224 rvsoc.uart0.div[17]
.sym 42225 rvsoc.uart0.status[17]
.sym 42228 rvsoc.cpu0.F_insn[21]
.sym 42230 $abc$63009$new_ys__n2996_inv_
.sym 42231 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 42237 rvsoc.cpu0.F_insn[21]
.sym 42240 rvsoc.cpu0.F_next_pc[3]
.sym 42241 rvsoc.cpu0.E_take_Br
.sym 42242 rvsoc.cpu0.E_Br_adrs[3]
.sym 42249 rvsoc.cpu0.F_insn[14]
.sym 42252 rvsoc.uart0.div[15]
.sym 42253 rvsoc.data_adrs[2]
.sym 42254 rvsoc.data_adrs[3]
.sym 42255 rvsoc.uart0.status[15]
.sym 42258 $abc$63009$new_n2927_
.sym 42261 $abc$63009$new_ys__n2821_inv_
.sym 42265 rvsoc.cpu0.F_insn[24]
.sym 42266 $abc$63009$new_ys__n2999_inv_
.sym 42267 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 42268 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 42269 rvsoc.clka
.sym 42270 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$32054[1]_$glb_sr
.sym 42271 $abc$63009$new_ys__n1915_inv_
.sym 42272 rvsoc.code_adrs[8]
.sym 42273 $abc$63009$new_n3411_
.sym 42274 rvsoc.cpu0.E_next_pc[3]
.sym 42275 $abc$63009$new_ys__n2090_inv_
.sym 42276 rvsoc.cpu0.E_Br_adrs[8]
.sym 42277 $abc$63009$new_ys__n12441_inv_
.sym 42278 $abc$63009$new_ys__n1943_inv_
.sym 42282 rvsoc.data_adrs[4]
.sym 42283 rvsoc.code_adrs[4]
.sym 42284 rvsoc.cpu0.D_insn[27]
.sym 42285 rvsoc.cpu0.sysregs[1][0]
.sym 42286 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[5]
.sym 42287 $abc$63009$new_ys__n3003_inv_
.sym 42288 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[4]
.sym 42289 rvsoc.cpu0.D_insn[21]
.sym 42290 rvsoc.resetn
.sym 42291 rvsoc.data_adrs[6]
.sym 42292 $abc$63009$new_ys__n37_inv_
.sym 42293 $abc$63009$auto$simplemap.cc:309:simplemap_lut$30116[0]
.sym 42294 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 42295 $abc$63009$new_ys__n2269_
.sym 42296 rvsoc.cpu0.D_insn[21]
.sym 42297 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[2]
.sym 42298 rvsoc.uart0.div[8]
.sym 42299 $abc$63009$new_ys__n2821_inv_
.sym 42300 rvsoc.cpu0.D_insn[14]
.sym 42301 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 42302 $abc$63009$new_n3173_
.sym 42303 $abc$63009$new_n3254_
.sym 42304 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[29]
.sym 42305 rvsoc.code_adrs[12]
.sym 42306 rvsoc.uart0.div[31]
.sym 42312 $abc$63009$new_ys__n1971_inv_
.sym 42313 rvsoc.cpu0.F_next_pc[5]
.sym 42314 rvsoc.cpu0.D_insn[21]
.sym 42315 rvsoc.cpu0.sysregs[1][8]
.sym 42316 rvsoc.cpu0.E_Br_adrs[5]
.sym 42317 $abc$63009$new_ys__n1922_inv_
.sym 42319 $abc$63009$new_ys__n1908_inv_
.sym 42321 $abc$63009$new_ys__n1929_inv_
.sym 42322 $abc$63009$new_ys__n1906_
.sym 42323 rvsoc.cpu0.sysregs[1][3]
.sym 42324 $abc$63009$new_n3747_
.sym 42325 rvsoc.cpu0.D_insn_typ[14]
.sym 42327 rvsoc.cpu0.sysregs[1][12]
.sym 42330 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[3]
.sym 42331 rvsoc.cpu0.E_Br_adrs[12]
.sym 42332 rvsoc.cpu0.E_take_Br
.sym 42337 rvsoc.cpu0.sysregs[1][6]
.sym 42338 rvsoc.cpu0.sysregs[3][8]
.sym 42340 rvsoc.cpu0.F_next_pc[12]
.sym 42341 rvsoc.cpu0.D_insn_typ[8]
.sym 42342 $abc$63009$new_n3788_
.sym 42343 rvsoc.cpu0.sysregs[1][5]
.sym 42345 rvsoc.cpu0.D_insn[21]
.sym 42346 rvsoc.cpu0.sysregs[1][8]
.sym 42347 rvsoc.cpu0.D_insn_typ[8]
.sym 42348 rvsoc.cpu0.sysregs[3][8]
.sym 42351 rvsoc.cpu0.F_next_pc[12]
.sym 42353 rvsoc.cpu0.E_Br_adrs[12]
.sym 42354 rvsoc.cpu0.E_take_Br
.sym 42357 rvsoc.cpu0.E_Br_adrs[5]
.sym 42358 rvsoc.cpu0.F_next_pc[5]
.sym 42359 rvsoc.cpu0.E_take_Br
.sym 42364 $abc$63009$new_ys__n1971_inv_
.sym 42365 $abc$63009$new_n3747_
.sym 42366 rvsoc.cpu0.sysregs[1][12]
.sym 42370 $abc$63009$new_ys__n1922_inv_
.sym 42371 rvsoc.cpu0.sysregs[1][5]
.sym 42372 $abc$63009$new_n3747_
.sym 42375 $abc$63009$new_n3747_
.sym 42376 rvsoc.cpu0.sysregs[1][6]
.sym 42378 $abc$63009$new_ys__n1929_inv_
.sym 42381 rvsoc.cpu0.sysregs[1][3]
.sym 42382 $abc$63009$new_n3747_
.sym 42384 $abc$63009$new_ys__n1908_inv_
.sym 42387 $abc$63009$new_n3788_
.sym 42388 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[3]
.sym 42389 $abc$63009$new_ys__n1906_
.sym 42390 rvsoc.cpu0.D_insn_typ[14]
.sym 42391 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 42392 rvsoc.clka
.sym 42395 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[2]
.sym 42396 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[3]
.sym 42397 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[4]
.sym 42398 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[5]
.sym 42399 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[6]
.sym 42400 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[7]
.sym 42401 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[8]
.sym 42402 rvsoc.cpu0.D_actv_pc[27]
.sym 42405 rvsoc.cpu0.D_actv_pc[27]
.sym 42406 rvsoc.resetn
.sym 42407 rvsoc.uart0.div[12]
.sym 42408 $abc$63009$new_n3792_
.sym 42409 rvsoc.cpu0.sysregs[1][8]
.sym 42410 rvsoc.code_adrs[15]
.sym 42411 rvsoc.data_wdata[0]
.sym 42412 rvsoc.code_adrs[5]
.sym 42413 rvsoc.cpu0.D_insn_typ[1]
.sym 42415 rvsoc.data_wdata[11]
.sym 42418 rvsoc.cpu0.D_insn[31]
.sym 42419 $abc$63009$new_n3242_
.sym 42420 rvsoc.cpu0.D_actv_pc[5]
.sym 42421 rvsoc.cpu0.F_insn[13]
.sym 42422 rvsoc.cpu0.F_insn[13]
.sym 42423 rvsoc.cpu0.D_insn_typ[13]
.sym 42424 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53373
.sym 42425 rvsoc.cpu0.D_insn_typ[13]
.sym 42427 rvsoc.cpu0.D_insn[21]
.sym 42428 rvsoc.cpu0.D_insn[30]
.sym 42429 rvsoc.data_adrs[12]
.sym 42435 $abc$63009$new_ys__n1969_
.sym 42437 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 42438 rvsoc.data_wdata[14]
.sym 42440 $abc$63009$new_ys__n1920_
.sym 42443 $abc$63009$new_ys__n1927_
.sym 42445 $abc$63009$new_n3411_
.sym 42448 $abc$63009$new_n3796_
.sym 42449 rvsoc.data_wdata[8]
.sym 42451 $abc$63009$new_ys__n3517_
.sym 42453 rvsoc.data_adrs[3]
.sym 42454 rvsoc.cpu0.D_insn_typ[14]
.sym 42455 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[5]
.sym 42457 rvsoc.data_wdata[29]
.sym 42458 rvsoc.data_wdata[3]
.sym 42460 $abc$63009$new_n3800_
.sym 42461 $abc$63009$new_n3824_
.sym 42462 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[12]
.sym 42463 rvsoc.data_adrs[2]
.sym 42464 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[6]
.sym 42465 rvsoc.uart0.status[31]
.sym 42466 rvsoc.uart0.div[31]
.sym 42468 $abc$63009$new_ys__n1969_
.sym 42469 $abc$63009$new_n3824_
.sym 42470 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[12]
.sym 42471 rvsoc.cpu0.D_insn_typ[14]
.sym 42474 $abc$63009$new_ys__n1927_
.sym 42475 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[6]
.sym 42476 rvsoc.cpu0.D_insn_typ[14]
.sym 42477 $abc$63009$new_n3800_
.sym 42483 rvsoc.data_wdata[14]
.sym 42486 rvsoc.data_wdata[3]
.sym 42488 $abc$63009$new_n3411_
.sym 42489 $abc$63009$new_ys__n3517_
.sym 42494 rvsoc.data_wdata[29]
.sym 42498 $abc$63009$new_ys__n1920_
.sym 42499 $abc$63009$new_n3796_
.sym 42500 rvsoc.cpu0.D_insn_typ[14]
.sym 42501 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[5]
.sym 42504 rvsoc.uart0.div[31]
.sym 42505 rvsoc.uart0.status[31]
.sym 42506 rvsoc.data_adrs[3]
.sym 42507 rvsoc.data_adrs[2]
.sym 42510 rvsoc.data_wdata[8]
.sym 42514 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 42515 rvsoc.clkn
.sym 42516 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 42517 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[9]
.sym 42518 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[10]
.sym 42519 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[11]
.sym 42520 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[12]
.sym 42521 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[13]
.sym 42522 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[14]
.sym 42523 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[15]
.sym 42524 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[16]
.sym 42525 $abc$63009$new_ys__n2207_
.sym 42528 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[24]
.sym 42530 rvsoc.cpu0.D_insn[22]
.sym 42531 rvsoc.cpu0.F_next_pc[7]
.sym 42532 rvsoc.data_wdata[14]
.sym 42533 rvsoc.cpu0.sys_mcause[7]
.sym 42534 rvsoc.code_adrs[13]
.sym 42535 $abc$63009$new_n4119_
.sym 42536 rvsoc.cpu0.D_actv_pc[2]
.sym 42537 rvsoc.cpu0.D_insn[7]
.sym 42538 rvsoc.code_adrs[7]
.sym 42539 rvsoc.uart0.div[29]
.sym 42540 $abc$63009$new_ys__n2204_inv_
.sym 42541 rvsoc.uart0.div[17]
.sym 42542 $abc$63009$new_n3256_
.sym 42543 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$30643
.sym 42544 rvsoc.cpu0.D_actv_pc[11]
.sym 42545 rvsoc.uart0.div[15]
.sym 42546 $abc$63009$new_n3800_
.sym 42547 $abc$63009$new_n3824_
.sym 42548 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[14]
.sym 42549 rvsoc.data_adrs[2]
.sym 42550 rvsoc.cpu0.D_insn_typ[14]
.sym 42551 rvsoc.cpu0.D_actv_pc[10]
.sym 42552 rvsoc.uart0.div[21]
.sym 42558 $abc$63009$new_n3256_
.sym 42559 rvsoc.cpu0.E_take_Br
.sym 42560 rvsoc.cpu0.E_Br_adrs[1]
.sym 42563 rvsoc.cpu0.D_insn_typ[5]
.sym 42564 $abc$63009$new_ys__n9816_inv_
.sym 42565 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[5]
.sym 42567 rvsoc.data_wdata[2]
.sym 42568 $abc$63009$new_n3311_
.sym 42570 $abc$63009$new_ys__n3517_
.sym 42571 rvsoc.cpu0.D_insn_typ[5]
.sym 42572 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[14]
.sym 42574 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[12]
.sym 42575 $abc$63009$new_n3254_
.sym 42576 rvsoc.cpu0.D_insn_typ[1]
.sym 42577 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[6]
.sym 42579 $abc$63009$new_n3242_
.sym 42580 rvsoc.cpu0.F_next_pc[1]
.sym 42581 $abc$63009$new_n3258_
.sym 42582 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[8]
.sym 42583 rvsoc.cpu0.D_op1[5]
.sym 42584 rvsoc.cpu0.D_insn_typ[12]
.sym 42585 rvsoc.cpu0.D_insn_typ[13]
.sym 42586 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[13]
.sym 42587 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 42589 $abc$63009$new_n3246_
.sym 42591 rvsoc.cpu0.F_next_pc[1]
.sym 42592 rvsoc.cpu0.E_take_Br
.sym 42593 rvsoc.cpu0.E_Br_adrs[1]
.sym 42597 $abc$63009$new_n3311_
.sym 42598 $abc$63009$new_ys__n9816_inv_
.sym 42599 $abc$63009$new_ys__n3517_
.sym 42600 rvsoc.data_wdata[2]
.sym 42603 rvsoc.cpu0.D_insn_typ[1]
.sym 42604 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[14]
.sym 42605 rvsoc.cpu0.D_insn_typ[5]
.sym 42606 $abc$63009$new_n3258_
.sym 42609 $abc$63009$new_n3254_
.sym 42610 rvsoc.cpu0.D_insn_typ[1]
.sym 42611 rvsoc.cpu0.D_insn_typ[5]
.sym 42612 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[12]
.sym 42615 rvsoc.cpu0.D_insn_typ[1]
.sym 42616 rvsoc.cpu0.D_insn_typ[5]
.sym 42617 $abc$63009$new_n3256_
.sym 42618 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[13]
.sym 42621 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[5]
.sym 42622 rvsoc.cpu0.D_insn_typ[13]
.sym 42623 rvsoc.cpu0.D_insn_typ[12]
.sym 42624 rvsoc.cpu0.D_op1[5]
.sym 42627 rvsoc.cpu0.D_insn_typ[5]
.sym 42628 $abc$63009$new_n3242_
.sym 42629 rvsoc.cpu0.D_insn_typ[1]
.sym 42630 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[6]
.sym 42633 rvsoc.cpu0.D_insn_typ[5]
.sym 42634 $abc$63009$new_n3246_
.sym 42635 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[8]
.sym 42636 rvsoc.cpu0.D_insn_typ[1]
.sym 42637 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 42638 rvsoc.clka
.sym 42639 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 42640 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[17]
.sym 42641 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[18]
.sym 42642 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[19]
.sym 42643 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[20]
.sym 42644 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[21]
.sym 42645 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[22]
.sym 42646 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[23]
.sym 42647 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[24]
.sym 42648 rvsoc.cpu0.F_next_pc[12]
.sym 42652 rvsoc.code_adrs[10]
.sym 42653 rvsoc.data_wdata[2]
.sym 42654 $abc$63009$new_ys__n2296_
.sym 42655 rvsoc.resetn
.sym 42656 rvsoc.cpu0.sysregs[1][30]
.sym 42657 rvsoc.data_wdata[8]
.sym 42658 rvsoc.data_adrs[1]
.sym 42659 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 42660 rvsoc.cpu0.D_insn[13]
.sym 42661 rvsoc.uart0.div[1]
.sym 42662 rvsoc.data_wdata[22]
.sym 42663 rvsoc.cpu0.E_take_Br
.sym 42664 rvsoc.cpu0.E_take_Br
.sym 42665 $abc$63009$new_n3864_
.sym 42666 rvsoc.cpu0.F_next_pc[1]
.sym 42667 $abc$63009$new_n3258_
.sym 42668 $abc$63009$new_ys__n11680_
.sym 42669 rvsoc.cpu0.D_op1[5]
.sym 42670 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[14]
.sym 42671 rvsoc.cpu0.D_insn_typ[13]
.sym 42672 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[15]
.sym 42673 $abc$63009$new_n3784_
.sym 42674 $abc$63009$new_n3840_
.sym 42675 $abc$63009$new_n3246_
.sym 42681 rvsoc.cpu0.E_next_pc[20]
.sym 42682 rvsoc.cpu0.E_take_Br
.sym 42686 $abc$63009$new_n3844_
.sym 42687 $abc$63009$new_ys__n2011_
.sym 42688 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[16]
.sym 42689 $abc$63009$new_n3864_
.sym 42690 $abc$63009$new_ys__n2004_
.sym 42691 rvsoc.cpu0.E_Br_adrs[7]
.sym 42693 $abc$63009$new_ys__n2493_inv_
.sym 42694 rvsoc.cpu0.D_insn_typ[14]
.sym 42695 rvsoc.cpu0.E_actv_pc[20]
.sym 42696 $abc$63009$new_n3311_
.sym 42697 rvsoc.cpu0.D_insn[21]
.sym 42698 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[18]
.sym 42699 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53373
.sym 42700 $abc$63009$new_n3840_
.sym 42701 rvsoc.cpu0.F_next_pc[7]
.sym 42702 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[22]
.sym 42703 $abc$63009$new_ys__n2039_
.sym 42705 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[17]
.sym 42706 rvsoc.uart0.tx_bitcnt[1]
.sym 42707 rvsoc.cpu0.sysregs[1][22]
.sym 42708 $abc$63009$new_ys__n1997_
.sym 42709 $abc$63009$new_n3848_
.sym 42710 rvsoc.cpu0.sysregs[3][22]
.sym 42711 rvsoc.cpu0.D_insn_typ[8]
.sym 42714 $abc$63009$new_n3311_
.sym 42715 $abc$63009$new_ys__n2493_inv_
.sym 42716 rvsoc.cpu0.E_next_pc[20]
.sym 42717 rvsoc.cpu0.E_actv_pc[20]
.sym 42721 rvsoc.uart0.tx_bitcnt[1]
.sym 42726 $abc$63009$new_ys__n2004_
.sym 42727 $abc$63009$new_n3844_
.sym 42728 rvsoc.cpu0.D_insn_typ[14]
.sym 42729 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[17]
.sym 42732 $abc$63009$new_n3864_
.sym 42733 $abc$63009$new_ys__n2039_
.sym 42734 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[22]
.sym 42735 rvsoc.cpu0.D_insn_typ[14]
.sym 42738 rvsoc.cpu0.D_insn_typ[14]
.sym 42739 $abc$63009$new_n3840_
.sym 42740 $abc$63009$new_ys__n1997_
.sym 42741 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[16]
.sym 42744 $abc$63009$new_n3848_
.sym 42745 rvsoc.cpu0.D_insn_typ[14]
.sym 42746 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[18]
.sym 42747 $abc$63009$new_ys__n2011_
.sym 42750 rvsoc.cpu0.sysregs[3][22]
.sym 42751 rvsoc.cpu0.D_insn_typ[8]
.sym 42752 rvsoc.cpu0.D_insn[21]
.sym 42753 rvsoc.cpu0.sysregs[1][22]
.sym 42756 rvsoc.cpu0.E_take_Br
.sym 42758 rvsoc.cpu0.E_Br_adrs[7]
.sym 42759 rvsoc.cpu0.F_next_pc[7]
.sym 42760 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53373
.sym 42761 rvsoc.clkn
.sym 42762 rvsoc.uart0.status[0]_$glb_sr
.sym 42763 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[25]
.sym 42764 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[26]
.sym 42765 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[27]
.sym 42766 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[28]
.sym 42767 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[29]
.sym 42768 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[30]
.sym 42769 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[31]
.sym 42770 rvsoc.cpu0.F_next_pc[1]
.sym 42771 rvsoc.cpu0.E_Br_adrs[22]
.sym 42772 rvsoc.cpu0.sysregs[1][9]
.sym 42773 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[15]
.sym 42774 rvsoc.cpu0.E_op1[18]
.sym 42775 rvsoc.cpu0.D_actv_pc[24]
.sym 42776 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[23]
.sym 42777 $PACKER_GND_NET
.sym 42778 $abc$63009$new_n3812_
.sym 42779 rvsoc.data_wdata[22]
.sym 42780 $abc$63009$new_n3788_
.sym 42781 rvsoc.mem_vdata[2][22]
.sym 42782 rvsoc.uart0.div[10]
.sym 42783 $abc$63009$new_ys__n2011_
.sym 42784 $abc$63009$new_ys__n1829_
.sym 42785 rvsoc.cpu0.E_next_pc[20]
.sym 42786 $abc$63009$new_n3820_
.sym 42787 $abc$63009$new_ys__n2269_
.sym 42788 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[29]
.sym 42789 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 42790 rvsoc.cpu0.D_actv_pc[28]
.sym 42791 $abc$63009$new_ys__n2821_inv_
.sym 42792 rvsoc.cpu0.D_op1[2]
.sym 42793 $abc$63009$new_ys__n2025_
.sym 42794 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[2]
.sym 42795 $abc$63009$new_n3848_
.sym 42797 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[24]
.sym 42798 rvsoc.uart0.div[31]
.sym 42804 rvsoc.data_wdata[1]
.sym 42810 rvsoc.data_wdata[5]
.sym 42812 $abc$63009$new_ys__n1983_
.sym 42815 $abc$63009$new_ys__n1990_
.sym 42817 $abc$63009$new_n3832_
.sym 42819 rvsoc.data_wdata[7]
.sym 42820 rvsoc.cpu0.D_insn_typ[14]
.sym 42821 rvsoc.data_wdata[15]
.sym 42822 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 42824 rvsoc.data_wdata[12]
.sym 42828 $abc$63009$new_n3836_
.sym 42829 rvsoc.data_wdata[6]
.sym 42830 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[14]
.sym 42832 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[15]
.sym 42837 rvsoc.data_wdata[5]
.sym 42846 rvsoc.data_wdata[7]
.sym 42850 rvsoc.data_wdata[15]
.sym 42856 rvsoc.data_wdata[6]
.sym 42861 rvsoc.data_wdata[12]
.sym 42868 rvsoc.data_wdata[1]
.sym 42873 $abc$63009$new_ys__n1990_
.sym 42874 $abc$63009$new_n3836_
.sym 42875 rvsoc.cpu0.D_insn_typ[14]
.sym 42876 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[15]
.sym 42879 $abc$63009$new_ys__n1983_
.sym 42880 rvsoc.cpu0.D_insn_typ[14]
.sym 42881 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[14]
.sym 42882 $abc$63009$new_n3832_
.sym 42883 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 42884 rvsoc.clkn
.sym 42885 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 42886 $abc$63009$new_n3836_
.sym 42887 $abc$63009$new_n4871_
.sym 42888 $abc$63009$new_ys__n1602_inv_
.sym 42889 $abc$63009$new_ys__n1662_inv_
.sym 42890 $abc$63009$new_n3784_
.sym 42891 $abc$63009$new_ys__n1647_inv_
.sym 42892 rvsoc.spi0.status[27]
.sym 42893 $abc$63009$new_ys__n2076_inv_
.sym 42895 rvsoc.gpio0.data[2]
.sym 42896 rvsoc.gpio0.data[2]
.sym 42897 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[12]
.sym 42898 rvsoc.uart0.div[5]
.sym 42899 rvsoc.data_wdata[3]
.sym 42900 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 42901 rvsoc.cpu0.D_actv_pc[31]
.sym 42902 rvsoc.cpu0.D_insn_typ[8]
.sym 42903 $abc$63009$new_n4466_
.sym 42904 rvsoc.data_wdata[8]
.sym 42905 $abc$63009$new_n3832_
.sym 42906 rvsoc.uart0.div[6]
.sym 42907 $abc$63009$new_n3747_
.sym 42908 $abc$63009$new_n3804_
.sym 42909 rvsoc.data_wdata[10]
.sym 42910 rvsoc.cpu0.D_insn[31]
.sym 42911 rvsoc.cpu0.D_insn[31]
.sym 42912 rvsoc.cpu0.D_actv_pc[5]
.sym 42913 rvsoc.cpu0.F_insn[13]
.sym 42914 rvsoc.cpu0.D_insn[18]
.sym 42915 $abc$63009$new_n3242_
.sym 42916 rvsoc.cpu0.F_insn_typ[2]
.sym 42917 rvsoc.uart0.div[23]
.sym 42918 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[31]
.sym 42919 rvsoc.cpu0.D_insn_typ[13]
.sym 42920 rvsoc.cpu0.D_actv_pc[27]
.sym 42921 rvsoc.cpu0.D_insn_typ[0]
.sym 42927 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[8]
.sym 42930 rvsoc.uart0.div[6]
.sym 42933 rvsoc.uart0.div[4]
.sym 42935 rvsoc.uart0.div[5]
.sym 42936 rvsoc.uart0.div[7]
.sym 42937 rvsoc.uart0.div[2]
.sym 42939 rvsoc.uart0.div[8]
.sym 42940 rvsoc.uart0.div[1]
.sym 42941 rvsoc.uart0.div[3]
.sym 42942 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[5]
.sym 42944 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[7]
.sym 42945 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[3]
.sym 42946 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[4]
.sym 42947 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[6]
.sym 42950 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[1]
.sym 42956 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[2]
.sym 42959 $auto$alumacc.cc:474:replace_alu$3157.C[2]
.sym 42961 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[1]
.sym 42962 rvsoc.uart0.div[1]
.sym 42965 $auto$alumacc.cc:474:replace_alu$3157.C[3]
.sym 42967 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[2]
.sym 42968 rvsoc.uart0.div[2]
.sym 42971 $auto$alumacc.cc:474:replace_alu$3157.C[4]
.sym 42973 rvsoc.uart0.div[3]
.sym 42974 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[3]
.sym 42977 $auto$alumacc.cc:474:replace_alu$3157.C[5]
.sym 42979 rvsoc.uart0.div[4]
.sym 42980 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[4]
.sym 42983 $auto$alumacc.cc:474:replace_alu$3157.C[6]
.sym 42985 rvsoc.uart0.div[5]
.sym 42986 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[5]
.sym 42989 $auto$alumacc.cc:474:replace_alu$3157.C[7]
.sym 42991 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[6]
.sym 42992 rvsoc.uart0.div[6]
.sym 42995 $auto$alumacc.cc:474:replace_alu$3157.C[8]
.sym 42997 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[7]
.sym 42998 rvsoc.uart0.div[7]
.sym 43001 $auto$alumacc.cc:474:replace_alu$3157.C[9]
.sym 43003 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[8]
.sym 43004 rvsoc.uart0.div[8]
.sym 43009 $abc$63009$new_ys__n2104_inv_
.sym 43010 $abc$63009$new_ys__n2055_inv_
.sym 43011 $abc$63009$new_ys__n2020_inv_
.sym 43012 rvsoc.cpu0.E_Br_adrs[31]
.sym 43013 $abc$63009$new_ys__n2027_inv_
.sym 43014 rvsoc.cpu0.E_Br_adrs[24]
.sym 43015 rvsoc.cpu0.E_Br_adrs[19]
.sym 43016 rvsoc.cpu0.E_Br_adrs[27]
.sym 43018 $abc$63009$new_ys__n1647_inv_
.sym 43019 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[16]
.sym 43020 $abc$63009$new_ys__n1153_
.sym 43021 $abc$63009$new_ys__n6086_
.sym 43022 rvsoc.code_adrs[19]
.sym 43023 rvsoc.cpu0.D_insn[18]
.sym 43024 $abc$63009$new_ys__n1662_inv_
.sym 43025 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[17]
.sym 43026 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[1]
.sym 43027 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[2]
.sym 43028 $abc$63009$new_n4399_
.sym 43029 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 43030 $abc$63009$new_n4871_
.sym 43031 $abc$63009$new_n3884_
.sym 43032 rvsoc.cpu0.D_actv_pc[12]
.sym 43033 $abc$63009$new_n3800_
.sym 43034 $abc$63009$new_n3256_
.sym 43035 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[14]
.sym 43036 rvsoc.uart0.div[21]
.sym 43037 rvsoc.cpu0.sysregs[1][24]
.sym 43038 $abc$63009$new_n3824_
.sym 43039 rvsoc.cpu0.sysregs[1][27]
.sym 43040 rvsoc.cpu0.D_actv_pc[11]
.sym 43041 rvsoc.uart0.div[16]
.sym 43042 rvsoc.cpu0.D_insn_typ[14]
.sym 43043 rvsoc.uart0.div[31]
.sym 43044 rvsoc.uart0.div[17]
.sym 43045 $auto$alumacc.cc:474:replace_alu$3157.C[9]
.sym 43050 rvsoc.uart0.div[12]
.sym 43051 rvsoc.uart0.div[14]
.sym 43053 rvsoc.uart0.div[11]
.sym 43056 rvsoc.uart0.div[10]
.sym 43062 rvsoc.uart0.div[15]
.sym 43064 rvsoc.uart0.div[13]
.sym 43067 rvsoc.uart0.div[16]
.sym 43068 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[15]
.sym 43070 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[13]
.sym 43071 rvsoc.uart0.div[9]
.sym 43072 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[16]
.sym 43076 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[10]
.sym 43077 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[11]
.sym 43078 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[12]
.sym 43079 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[14]
.sym 43081 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[9]
.sym 43082 $auto$alumacc.cc:474:replace_alu$3157.C[10]
.sym 43084 rvsoc.uart0.div[9]
.sym 43085 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[9]
.sym 43088 $auto$alumacc.cc:474:replace_alu$3157.C[11]
.sym 43090 rvsoc.uart0.div[10]
.sym 43091 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[10]
.sym 43094 $auto$alumacc.cc:474:replace_alu$3157.C[12]
.sym 43096 rvsoc.uart0.div[11]
.sym 43097 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[11]
.sym 43100 $auto$alumacc.cc:474:replace_alu$3157.C[13]
.sym 43102 rvsoc.uart0.div[12]
.sym 43103 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[12]
.sym 43106 $auto$alumacc.cc:474:replace_alu$3157.C[14]
.sym 43108 rvsoc.uart0.div[13]
.sym 43109 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[13]
.sym 43112 $auto$alumacc.cc:474:replace_alu$3157.C[15]
.sym 43114 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[14]
.sym 43115 rvsoc.uart0.div[14]
.sym 43118 $auto$alumacc.cc:474:replace_alu$3157.C[16]
.sym 43120 rvsoc.uart0.div[15]
.sym 43121 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[15]
.sym 43124 $auto$alumacc.cc:474:replace_alu$3157.C[17]
.sym 43126 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[16]
.sym 43127 rvsoc.uart0.div[16]
.sym 43132 $abc$63009$new_n4579_
.sym 43133 $abc$63009$new_n4583_
.sym 43134 $abc$63009$new_n3242_
.sym 43135 $abc$63009$new_ys__n1587_inv_
.sym 43136 rvsoc.cpu0.D_insn_typ[13]
.sym 43137 $abc$63009$new_n5962_
.sym 43138 $abc$63009$new_n3800_
.sym 43139 $abc$63009$new_n4277_
.sym 43142 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[23]
.sym 43143 rvsoc.cpu0.D_op2[14]
.sym 43144 $abc$63009$new_ys__n2018_
.sym 43145 rvsoc.data_wdata[6]
.sym 43146 rvsoc.cpu0.D_insn[22]
.sym 43147 rvsoc.uart0.div[11]
.sym 43148 rvsoc.uart0.div[1]
.sym 43149 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[9]
.sym 43150 rvsoc.cpu0.D_actv_pc[27]
.sym 43151 rvsoc.uart0.div[12]
.sym 43152 $abc$63009$new_n3856_
.sym 43153 $abc$63009$new_n3900_
.sym 43154 rvsoc.code_adrs[31]
.sym 43155 rvsoc.uart0.div[14]
.sym 43156 $abc$63009$new_ys__n5529_
.sym 43157 $abc$63009$new_n3864_
.sym 43158 rvsoc.uart0.div[26]
.sym 43159 $abc$63009$new_n5962_
.sym 43160 $abc$63009$new_n3852_
.sym 43161 rvsoc.cpu0.D_op1[12]
.sym 43162 $abc$63009$new_n4165_
.sym 43163 $abc$63009$new_n3258_
.sym 43164 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[6]
.sym 43165 $abc$63009$new_n3868_
.sym 43166 $abc$63009$new_n3840_
.sym 43167 $abc$63009$new_n3246_
.sym 43168 $auto$alumacc.cc:474:replace_alu$3157.C[17]
.sym 43173 rvsoc.uart0.div[24]
.sym 43175 rvsoc.uart0.div[20]
.sym 43178 rvsoc.uart0.div[19]
.sym 43180 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[20]
.sym 43183 rvsoc.uart0.div[18]
.sym 43184 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[18]
.sym 43187 rvsoc.uart0.div[21]
.sym 43188 rvsoc.uart0.div[22]
.sym 43193 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[19]
.sym 43194 rvsoc.uart0.div[17]
.sym 43195 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[23]
.sym 43196 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[22]
.sym 43200 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[21]
.sym 43201 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[24]
.sym 43202 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[17]
.sym 43203 rvsoc.uart0.div[23]
.sym 43205 $auto$alumacc.cc:474:replace_alu$3157.C[18]
.sym 43207 rvsoc.uart0.div[17]
.sym 43208 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[17]
.sym 43211 $auto$alumacc.cc:474:replace_alu$3157.C[19]
.sym 43213 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[18]
.sym 43214 rvsoc.uart0.div[18]
.sym 43217 $auto$alumacc.cc:474:replace_alu$3157.C[20]
.sym 43219 rvsoc.uart0.div[19]
.sym 43220 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[19]
.sym 43223 $auto$alumacc.cc:474:replace_alu$3157.C[21]
.sym 43225 rvsoc.uart0.div[20]
.sym 43226 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[20]
.sym 43229 $auto$alumacc.cc:474:replace_alu$3157.C[22]
.sym 43231 rvsoc.uart0.div[21]
.sym 43232 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[21]
.sym 43235 $auto$alumacc.cc:474:replace_alu$3157.C[23]
.sym 43237 rvsoc.uart0.div[22]
.sym 43238 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[22]
.sym 43241 $auto$alumacc.cc:474:replace_alu$3157.C[24]
.sym 43243 rvsoc.uart0.div[23]
.sym 43244 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[23]
.sym 43247 $auto$alumacc.cc:474:replace_alu$3157.C[25]
.sym 43249 rvsoc.uart0.div[24]
.sym 43250 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[24]
.sym 43255 $abc$63009$new_n3256_
.sym 43256 $abc$63009$new_n3254_
.sym 43257 $abc$63009$new_n3824_
.sym 43258 $abc$63009$new_n3840_
.sym 43259 $abc$63009$new_n5889_
.sym 43260 rvsoc.uart0.div[17]
.sym 43261 $abc$63009$new_n4625_
.sym 43262 $abc$63009$new_n3828_
.sym 43265 rvsoc.cpu0.D_insn_typ[12]
.sym 43267 rvsoc.cpu0.D_op2[7]
.sym 43268 rvsoc.cpu0.D_funct3[0]
.sym 43269 rvsoc.uart0.div[18]
.sym 43270 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[18]
.sym 43271 $abc$63009$new_n4584_
.sym 43272 $PACKER_VCC_NET
.sym 43273 rvsoc.data_wdata[28]
.sym 43274 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[17]
.sym 43275 $abc$63009$new_n4446_
.sym 43276 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[20]
.sym 43277 rvsoc.data_adrs[3]
.sym 43278 $abc$63009$new_n4608_
.sym 43279 rvsoc.cpu0.D_op1[2]
.sym 43280 rvsoc.cpu0.D_actv_pc[13]
.sym 43281 $abc$63009$new_n3260_
.sym 43282 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[2]
.sym 43283 rvsoc.cpu0.D_insn_typ[13]
.sym 43284 rvsoc.cpu0.D_actv_pc[25]
.sym 43285 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[15]
.sym 43286 rvsoc.cpu0.D_op1[16]
.sym 43287 $abc$63009$new_n3848_
.sym 43288 $abc$63009$new_ys__n2821_inv_
.sym 43289 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 43290 $abc$63009$new_ys__n5410_inv_
.sym 43291 $auto$alumacc.cc:474:replace_alu$3157.C[25]
.sym 43296 rvsoc.uart0.div[29]
.sym 43302 rvsoc.uart0.div[28]
.sym 43303 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[28]
.sym 43304 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[29]
.sym 43305 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[30]
.sym 43306 rvsoc.uart0.div[30]
.sym 43307 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[31]
.sym 43308 rvsoc.uart0.div[27]
.sym 43311 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[27]
.sym 43313 rvsoc.uart0.div[25]
.sym 43315 rvsoc.uart0.div[31]
.sym 43316 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[25]
.sym 43318 rvsoc.uart0.div[26]
.sym 43324 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[26]
.sym 43325 $PACKER_VCC_NET
.sym 43328 $auto$alumacc.cc:474:replace_alu$3157.C[26]
.sym 43330 rvsoc.uart0.div[25]
.sym 43331 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[25]
.sym 43334 $auto$alumacc.cc:474:replace_alu$3157.C[27]
.sym 43336 rvsoc.uart0.div[26]
.sym 43337 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[26]
.sym 43340 $auto$alumacc.cc:474:replace_alu$3157.C[28]
.sym 43342 rvsoc.uart0.div[27]
.sym 43343 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[27]
.sym 43346 $auto$alumacc.cc:474:replace_alu$3157.C[29]
.sym 43348 rvsoc.uart0.div[28]
.sym 43349 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[28]
.sym 43352 $auto$alumacc.cc:474:replace_alu$3157.C[30]
.sym 43354 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[29]
.sym 43355 rvsoc.uart0.div[29]
.sym 43358 $auto$alumacc.cc:474:replace_alu$3157.C[31]
.sym 43360 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[30]
.sym 43361 rvsoc.uart0.div[30]
.sym 43364 $nextpnr_ICESTORM_LC_0$I3
.sym 43366 rvsoc.uart0.div[31]
.sym 43367 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[31]
.sym 43370 $nextpnr_ICESTORM_LC_0$COUT
.sym 43372 $PACKER_VCC_NET
.sym 43374 $nextpnr_ICESTORM_LC_0$I3
.sym 43378 $abc$63009$new_n3864_
.sym 43379 $abc$63009$new_n3199_
.sym 43380 $abc$63009$new_n3848_
.sym 43381 $abc$63009$new_n3258_
.sym 43382 $abc$63009$new_n3868_
.sym 43383 $abc$63009$new_n3246_
.sym 43384 rvsoc.spi0.tx_prevclk
.sym 43385 $abc$63009$new_n3260_
.sym 43386 $abc$63009$new_ys__n1452_inv_
.sym 43387 rvsoc.cpu0.sys_count[43]
.sym 43390 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[29]
.sym 43391 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 43392 rvsoc.cpu0.D_op1[13]
.sym 43393 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[31]
.sym 43394 rvsoc.uart0.div[30]
.sym 43395 $abc$63009$new_n4119_
.sym 43396 rvsoc.cpu0.D_op1[10]
.sym 43397 rvsoc.cpu0.D_op2[24]
.sym 43398 rvsoc.data_wdata[29]
.sym 43399 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[28]
.sym 43400 $abc$63009$new_ys__n1532_
.sym 43401 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[30]
.sym 43402 $abc$63009$new_n3290_
.sym 43403 rvsoc.cpu0.D_insn[31]
.sym 43404 rvsoc.cpu0.F_insn_typ[2]
.sym 43405 rvsoc.cpu0.F_insn[13]
.sym 43406 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[24]
.sym 43407 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[22]
.sym 43408 rvsoc.uart0.rx_divcnt[5]
.sym 43409 rvsoc.cpu0.D_insn_typ[0]
.sym 43410 rvsoc.cpu0.D_op1[22]
.sym 43411 rvsoc.cpu0.D_actv_pc[27]
.sym 43412 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 43413 rvsoc.cpu0.D_insn_typ[0]
.sym 43414 $nextpnr_ICESTORM_LC_0$COUT
.sym 43419 $abc$63009$new_ys__n562_
.sym 43423 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 43425 $abc$63009$new_n3232_
.sym 43426 rvsoc.uart0.rx_divcnt[5]
.sym 43427 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[4]
.sym 43428 rvsoc.uart0.rx_divcnt[10]
.sym 43429 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[1]
.sym 43430 $abc$63009$new_ys__n2779_inv_
.sym 43431 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[15]
.sym 43432 $abc$63009$new_n3238_
.sym 43433 rvsoc.cpu0.D_insn_typ[0]
.sym 43434 rvsoc.cpu0.D_insn_typ[4]
.sym 43435 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[4]
.sym 43436 p15
.sym 43437 rvsoc.cpu0.D_insn_typ[0]
.sym 43438 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[1]
.sym 43440 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[4]
.sym 43441 $abc$63009$new_n3260_
.sym 43442 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[1]
.sym 43443 rvsoc.cpu0.D_insn_typ[5]
.sym 43444 rvsoc.cpu0.D_insn_typ[1]
.sym 43452 $abc$63009$new_ys__n562_
.sym 43453 p15
.sym 43454 $abc$63009$new_ys__n2779_inv_
.sym 43455 $nextpnr_ICESTORM_LC_0$COUT
.sym 43458 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[15]
.sym 43459 rvsoc.cpu0.D_insn_typ[1]
.sym 43460 rvsoc.cpu0.D_insn_typ[5]
.sym 43461 $abc$63009$new_n3260_
.sym 43464 rvsoc.cpu0.D_insn_typ[1]
.sym 43465 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[4]
.sym 43466 $abc$63009$new_n3238_
.sym 43467 rvsoc.cpu0.D_insn_typ[5]
.sym 43471 rvsoc.uart0.rx_divcnt[10]
.sym 43479 rvsoc.uart0.rx_divcnt[5]
.sym 43482 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[4]
.sym 43483 rvsoc.cpu0.D_insn_typ[4]
.sym 43484 rvsoc.cpu0.D_insn_typ[0]
.sym 43485 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[4]
.sym 43488 rvsoc.cpu0.D_insn_typ[4]
.sym 43489 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[1]
.sym 43490 rvsoc.cpu0.D_insn_typ[0]
.sym 43491 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[1]
.sym 43494 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[1]
.sym 43495 $abc$63009$new_n3232_
.sym 43496 rvsoc.cpu0.D_insn_typ[5]
.sym 43497 rvsoc.cpu0.D_insn_typ[1]
.sym 43498 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 43499 rvsoc.clka
.sym 43500 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 43501 $abc$63009$new_n3292_
.sym 43502 $abc$63009$new_n3286_
.sym 43503 rvsoc.cpu0.D_actv_pc[25]
.sym 43504 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 43505 $abc$63009$new_n3288_
.sym 43506 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[5]
.sym 43507 $abc$63009$new_n3290_
.sym 43508 rvsoc.cpu0.D_op2[5]
.sym 43510 $abc$63009$new_n4797_
.sym 43513 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[4]
.sym 43514 rvsoc.spi0.tx_prevclk
.sym 43515 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[1]
.sym 43516 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[23]
.sym 43517 rvsoc.cpu0.D_op1[7]
.sym 43518 rvsoc.uart0.div[28]
.sym 43519 rvsoc.cpu0.D_op1[1]
.sym 43520 rvsoc.data_wdata[18]
.sym 43521 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[11]
.sym 43522 rvsoc.resetn
.sym 43523 rvsoc.data_wdata[0]
.sym 43524 rvsoc.cpu0.D_insn_typ[4]
.sym 43525 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[14]
.sym 43526 rvsoc.cpu0.D_op1[23]
.sym 43527 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[7]
.sym 43528 rvsoc.cpu0.F_insn[12]
.sym 43529 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[8]
.sym 43530 $abc$63009$new_n5925_
.sym 43532 rvsoc.uart0.div[16]
.sym 43533 rvsoc.cpu0.F_insn[29]
.sym 43534 rvsoc.uart0.div[31]
.sym 43535 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[3]
.sym 43536 rvsoc.data_adrs[2]
.sym 43545 rvsoc.uart0.rx_divcnt[11]
.sym 43546 $abc$63009$new_ys__n4103_
.sym 43552 rvsoc.uart0.rx_divcnt[14]
.sym 43553 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 43555 rvsoc.cpu0.D_insn_typ[13]
.sym 43556 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[28]
.sym 43557 rvsoc.uart0.rx_divcnt[21]
.sym 43559 rvsoc.cpu0.F_insn[29]
.sym 43560 rvsoc.cpu0.D_insn_typ[12]
.sym 43563 rvsoc.cpu0.D_op1[28]
.sym 43564 rvsoc.cpu0.F_insn_typ[2]
.sym 43565 $abc$63009$new_n3635_
.sym 43569 rvsoc.uart0.rx_divcnt[19]
.sym 43571 rvsoc.uart0.rx_divcnt[15]
.sym 43572 rvsoc.cpu0.F_actv_pc[27]
.sym 43575 rvsoc.uart0.rx_divcnt[21]
.sym 43581 rvsoc.cpu0.D_op1[28]
.sym 43582 rvsoc.cpu0.D_insn_typ[13]
.sym 43583 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[28]
.sym 43584 rvsoc.cpu0.D_insn_typ[12]
.sym 43588 rvsoc.cpu0.F_actv_pc[27]
.sym 43594 rvsoc.uart0.rx_divcnt[19]
.sym 43599 rvsoc.cpu0.F_insn_typ[2]
.sym 43600 rvsoc.cpu0.F_insn[29]
.sym 43601 $abc$63009$new_ys__n4103_
.sym 43602 $abc$63009$new_n3635_
.sym 43607 rvsoc.uart0.rx_divcnt[14]
.sym 43614 rvsoc.uart0.rx_divcnt[11]
.sym 43618 rvsoc.uart0.rx_divcnt[15]
.sym 43621 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 43622 rvsoc.clka
.sym 43625 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[1]
.sym 43626 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[2]
.sym 43627 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[3]
.sym 43628 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[4]
.sym 43629 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[5]
.sym 43630 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[6]
.sym 43631 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[7]
.sym 43632 rvsoc.cpu0.D_op2[9]
.sym 43636 rvsoc.data_wdata[2]
.sym 43637 rvsoc.data_wdata[0]
.sym 43638 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[9]
.sym 43639 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 43640 rvsoc.uart0.rx_divcnt[21]
.sym 43641 rvsoc.cpu0.D_op2[5]
.sym 43642 rvsoc.cpu0.D_actv_pc[27]
.sym 43643 rvsoc.data_wdata[22]
.sym 43644 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[28]
.sym 43645 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[9]
.sym 43646 $abc$63009$new_n2927_
.sym 43647 rvsoc.cpu0.D_actv_pc[25]
.sym 43648 $abc$63009$new_ys__n5529_
.sym 43649 rvsoc.cpu0.D_op1[5]
.sym 43650 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 43651 rvsoc.uart0.rx_divcnt[22]
.sym 43652 rvsoc.eram.adrs[2]
.sym 43653 rvsoc.cpu0.D_op2[9]
.sym 43654 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[9]
.sym 43655 rvsoc.uart0.rx_divcnt[19]
.sym 43656 rvsoc.cpu0.D_op1[11]
.sym 43657 rvsoc.cpu0.D_op1[12]
.sym 43658 rvsoc.cpu0.D_op2[5]
.sym 43659 rvsoc.cpu0.E_op1[31]
.sym 43667 rvsoc.uart0.rx_divcnt[22]
.sym 43669 rvsoc.cpu0.D_op2[9]
.sym 43675 rvsoc.cpu0.F_insn[13]
.sym 43676 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 43678 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 43681 rvsoc.data_wdata[7]
.sym 43682 $abc$63009$new_ys__n2826_
.sym 43683 $abc$63009$new_ys__n3250_inv_
.sym 43685 $abc$63009$new_ys__n3262_inv_
.sym 43686 rvsoc.uart0.rx_divcnt[27]
.sym 43688 rvsoc.cpu0.F_insn[12]
.sym 43690 rvsoc.cpu0.D_op2[1]
.sym 43694 rvsoc.uart0.rx_divcnt[23]
.sym 43696 rvsoc.data_wdata[13]
.sym 43700 rvsoc.cpu0.D_op2[1]
.sym 43706 rvsoc.uart0.rx_divcnt[27]
.sym 43710 rvsoc.uart0.rx_divcnt[23]
.sym 43716 $abc$63009$new_ys__n2826_
.sym 43717 $abc$63009$new_ys__n3250_inv_
.sym 43719 rvsoc.data_wdata[7]
.sym 43723 rvsoc.cpu0.F_insn[12]
.sym 43725 rvsoc.cpu0.F_insn[13]
.sym 43729 rvsoc.cpu0.D_op2[9]
.sym 43734 rvsoc.data_wdata[13]
.sym 43736 $abc$63009$new_ys__n3262_inv_
.sym 43737 $abc$63009$new_ys__n2826_
.sym 43741 rvsoc.uart0.rx_divcnt[22]
.sym 43744 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 43745 rvsoc.clka
.sym 43746 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 43747 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[8]
.sym 43748 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[9]
.sym 43749 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[10]
.sym 43750 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[11]
.sym 43751 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[12]
.sym 43752 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[13]
.sym 43753 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[14]
.sym 43754 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[15]
.sym 43756 rvsoc.cpu0.D_funct3[0]
.sym 43757 $abc$63009$new_ys__n3836_inv_
.sym 43759 rvsoc.cpu0.D_actv_pc[19]
.sym 43760 $abc$63009$new_ys__n2827_
.sym 43761 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[17]
.sym 43762 rvsoc.cpu0.D_actv_pc[20]
.sym 43763 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[21]
.sym 43764 rvsoc.cpu0.D_op1[2]
.sym 43765 rvsoc.cpu0.D_op2[2]
.sym 43766 rvsoc.cpu0.D_op1[20]
.sym 43767 $abc$63009$new_ys__n2827_
.sym 43768 rvsoc.cpu0.D_op1[18]
.sym 43769 rvsoc.cpu0.D_op1[19]
.sym 43770 rvsoc.data_wdata[1]
.sym 43771 rvsoc.cpu0.D_op1[2]
.sym 43772 rvsoc.cpu0.D_op1[9]
.sym 43773 rvsoc.uart0.rx_divcnt[28]
.sym 43774 rvsoc.cpu0.D_op1[1]
.sym 43775 rvsoc.uart0.rx_divcnt[29]
.sym 43776 rvsoc.cpu0.D_op2[16]
.sym 43777 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 43778 rvsoc.cpu0.D_op1[16]
.sym 43779 rvsoc.cpu0.D_op1[21]
.sym 43780 rvsoc.cpu0.D_op3[13]
.sym 43781 rvsoc.cpu0.D_op1[3]
.sym 43782 $abc$63009$new_ys__n6098_
.sym 43789 $abc$63009$new_ys__n6098_
.sym 43790 rvsoc.cpu0.D_insn_typ[10]
.sym 43793 rvsoc.cpu0.add_op12[1]
.sym 43794 rvsoc.cpu0.D_op2[11]
.sym 43795 rvsoc.cpu0.add_op12[2]
.sym 43797 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[1]
.sym 43798 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[2]
.sym 43799 rvsoc.uart0.rx_divcnt[28]
.sym 43800 $abc$63009$new_n5925_
.sym 43803 rvsoc.cpu0.add_op12[2]
.sym 43807 $abc$63009$new_ys__n3769_
.sym 43810 rvsoc.cpu0.D_op2[10]
.sym 43813 $abc$63009$new_ys__n2350_inv_
.sym 43815 $abc$63009$new_ys__n1508_
.sym 43816 rvsoc.cpu0.D_op2[14]
.sym 43821 rvsoc.uart0.rx_divcnt[28]
.sym 43827 rvsoc.cpu0.add_op12[2]
.sym 43835 rvsoc.cpu0.D_op2[11]
.sym 43839 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[2]
.sym 43840 rvsoc.cpu0.add_op12[2]
.sym 43841 $abc$63009$new_ys__n3769_
.sym 43842 $abc$63009$new_ys__n2350_inv_
.sym 43845 rvsoc.cpu0.D_insn_typ[10]
.sym 43846 $abc$63009$new_ys__n6098_
.sym 43847 $abc$63009$new_ys__n1508_
.sym 43848 $abc$63009$new_n5925_
.sym 43851 rvsoc.cpu0.D_op2[14]
.sym 43857 $abc$63009$new_ys__n2350_inv_
.sym 43858 $abc$63009$new_ys__n3769_
.sym 43859 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[1]
.sym 43860 rvsoc.cpu0.add_op12[1]
.sym 43864 rvsoc.cpu0.D_op2[10]
.sym 43867 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 43868 rvsoc.clka
.sym 43870 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[16]
.sym 43871 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[17]
.sym 43872 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[18]
.sym 43873 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[19]
.sym 43874 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[20]
.sym 43875 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[21]
.sym 43876 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[22]
.sym 43877 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[23]
.sym 43878 rvsoc.data_wdata[25]
.sym 43880 $abc$63009$new_ys__n1109_
.sym 43881 rvsoc.cpu0.D_op2[4]
.sym 43882 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[12]
.sym 43883 rvsoc.cpu0.D_op1[29]
.sym 43884 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[14]
.sym 43885 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[31]
.sym 43886 rvsoc.cpu0.E_add12[2]
.sym 43887 rvsoc.data_wdata[29]
.sym 43888 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[11]
.sym 43889 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 43890 rvsoc.cpu0.D_op1[13]
.sym 43891 rvsoc.cpu0.D_op1[30]
.sym 43892 $abc$63009$new_ys__n2953_inv_
.sym 43893 rvsoc.cpu0.D_op1[8]
.sym 43894 rvsoc.cpu0.D_op1[14]
.sym 43895 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[20]
.sym 43896 rvsoc.cpu0.D_op2[10]
.sym 43897 $abc$63009$new_ys__n1241_
.sym 43898 $abc$63009$new_n3640_
.sym 43899 $abc$63009$new_ys__n2350_inv_
.sym 43902 rvsoc.cpu0.D_op1[22]
.sym 43903 rvsoc.cpu0.D_op2[4]
.sym 43904 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 43905 rvsoc.cpu0.D_op2[2]
.sym 43912 rvsoc.cpu0.E_add12[21]
.sym 43915 rvsoc.cpu0.E_op1[21]
.sym 43917 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[14]
.sym 43918 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[15]
.sym 43919 rvsoc.cpu0.add_op12[21]
.sym 43921 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[10]
.sym 43922 rvsoc.cpu0.E_op1[31]
.sym 43923 $abc$63009$new_ys__n2350_inv_
.sym 43926 rvsoc.cpu0.add_op12[10]
.sym 43931 rvsoc.cpu0.add_op12[15]
.sym 43933 $abc$63009$new_ys__n3769_
.sym 43935 rvsoc.uart0.rx_divcnt[29]
.sym 43936 rvsoc.cpu0.D_op2[16]
.sym 43941 rvsoc.cpu0.add_op12[14]
.sym 43944 rvsoc.cpu0.E_op1[21]
.sym 43945 rvsoc.cpu0.E_add12[21]
.sym 43946 rvsoc.cpu0.E_op1[31]
.sym 43950 rvsoc.cpu0.add_op12[21]
.sym 43958 rvsoc.cpu0.D_op2[16]
.sym 43962 $abc$63009$new_ys__n2350_inv_
.sym 43963 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[14]
.sym 43964 rvsoc.cpu0.add_op12[14]
.sym 43965 $abc$63009$new_ys__n3769_
.sym 43968 rvsoc.cpu0.add_op12[10]
.sym 43969 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[10]
.sym 43970 $abc$63009$new_ys__n3769_
.sym 43971 $abc$63009$new_ys__n2350_inv_
.sym 43974 rvsoc.cpu0.add_op12[14]
.sym 43983 rvsoc.uart0.rx_divcnt[29]
.sym 43986 $abc$63009$new_ys__n2350_inv_
.sym 43987 $abc$63009$new_ys__n3769_
.sym 43988 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[15]
.sym 43989 rvsoc.cpu0.add_op12[15]
.sym 43990 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 43991 rvsoc.clka
.sym 43993 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[24]
.sym 43994 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[25]
.sym 43995 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[26]
.sym 43996 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[27]
.sym 43997 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[28]
.sym 43998 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[29]
.sym 43999 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[30]
.sym 44000 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[31]
.sym 44001 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[21]
.sym 44003 rvsoc.cpu0.D_op2[2]
.sym 44005 rvsoc.data_wdata[12]
.sym 44006 rvsoc.cpu0.D_op2[4]
.sym 44008 rvsoc.cpu0.E_op1[12]
.sym 44010 rvsoc.data_wdata[17]
.sym 44011 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[16]
.sym 44012 rvsoc.data_wdata[14]
.sym 44013 rvsoc.data_wdata[20]
.sym 44014 rvsoc.data_wdata[31]
.sym 44015 rvsoc.cpu0.add_op12[6]
.sym 44016 rvsoc.cpu0.E_op1[13]
.sym 44017 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[18]
.sym 44018 rvsoc.uart0.div[31]
.sym 44019 rvsoc.cpu0.D_op1[17]
.sym 44020 $abc$63009$new_ys__n1252_
.sym 44021 $abc$63009$new_ys__n1271_
.sym 44022 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[30]
.sym 44023 rvsoc.cpu0.D_op1[31]
.sym 44024 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[31]
.sym 44025 rvsoc.cpu0.D_op1[30]
.sym 44026 rvsoc.cpu0.D_op2[15]
.sym 44027 rvsoc.cpu0.D_op1[23]
.sym 44028 rvsoc.uart0.div[16]
.sym 44035 rvsoc.cpu0.add_op12[23]
.sym 44036 rvsoc.cpu0.F_insn_typ[2]
.sym 44037 $abc$63009$new_ys__n3769_
.sym 44038 $abc$63009$new_n3646_
.sym 44039 rvsoc.cpu0.add_op12[21]
.sym 44040 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[22]
.sym 44041 rvsoc.cpu0.add_op12[22]
.sym 44043 $abc$63009$new_n3620_
.sym 44045 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 44046 rvsoc.cpu0.F_insn[24]
.sym 44047 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[21]
.sym 44048 rvsoc.cpu0.F_insn[22]
.sym 44049 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[23]
.sym 44050 rvsoc.uart0.rx_divcnt[30]
.sym 44052 $abc$63009$new_ys__n2350_inv_
.sym 44054 rvsoc.cpu0.E_op1[14]
.sym 44057 rvsoc.cpu0.E_add12[14]
.sym 44058 $abc$63009$new_n3640_
.sym 44062 $abc$63009$new_n3624_
.sym 44065 rvsoc.cpu0.E_op1[31]
.sym 44067 rvsoc.cpu0.E_op1[14]
.sym 44068 rvsoc.cpu0.E_add12[14]
.sym 44069 rvsoc.cpu0.E_op1[31]
.sym 44073 rvsoc.cpu0.add_op12[22]
.sym 44074 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[22]
.sym 44075 $abc$63009$new_ys__n3769_
.sym 44080 rvsoc.cpu0.F_insn[24]
.sym 44081 rvsoc.cpu0.F_insn_typ[2]
.sym 44082 $abc$63009$new_n3624_
.sym 44086 rvsoc.cpu0.F_insn_typ[2]
.sym 44087 rvsoc.cpu0.F_insn[22]
.sym 44088 $abc$63009$new_n3620_
.sym 44092 $abc$63009$new_n3640_
.sym 44093 $abc$63009$new_n3646_
.sym 44097 $abc$63009$new_ys__n3769_
.sym 44098 $abc$63009$new_ys__n2350_inv_
.sym 44099 rvsoc.cpu0.add_op12[21]
.sym 44100 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[21]
.sym 44103 $abc$63009$new_ys__n2350_inv_
.sym 44104 rvsoc.cpu0.add_op12[23]
.sym 44105 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[23]
.sym 44106 $abc$63009$new_ys__n3769_
.sym 44112 rvsoc.uart0.rx_divcnt[30]
.sym 44113 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 44114 rvsoc.clka
.sym 44116 $abc$63009$auto$alumacc.cc:491:replace_alu$3232[31]
.sym 44117 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[0]
.sym 44118 $abc$63009$new_ys__n2350_inv_
.sym 44119 $abc$63009$new_ys__n977_
.sym 44120 rvsoc.uart0.cfg[4]
.sym 44121 $abc$63009$new_ys__n999_
.sym 44122 $abc$63009$new_ys__n1274_
.sym 44123 $abc$63009$new_ys__n1219_
.sym 44124 rvsoc.cpu0.D_op2[14]
.sym 44125 rvsoc.cpu0.add_op12[19]
.sym 44128 rvsoc.cpu0.D_op1[18]
.sym 44129 rvsoc.cpu0.D_op1[10]
.sym 44130 $abc$63009$new_ys__n3283_inv_
.sym 44131 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[27]
.sym 44132 $abc$63009$new_ys__n1196_
.sym 44133 rvsoc.cpu0.D_op2[31]
.sym 44134 rvsoc.cpu0.D_funct3[1]
.sym 44135 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[27]
.sym 44136 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[13]
.sym 44137 rvsoc.cpu0.D_op2[23]
.sym 44138 rvsoc.cpu0.D_op2[14]
.sym 44139 $abc$63009$new_n3620_
.sym 44140 $abc$63009$new_ys__n5529_
.sym 44141 rvsoc.cpu0.D_op2[9]
.sym 44142 $abc$63009$new_ys__n1164_
.sym 44143 rvsoc.cpu0.D_op2[2]
.sym 44144 rvsoc.cpu0.D_op2[22]
.sym 44145 $abc$63009$new_ys__n1274_
.sym 44146 rvsoc.cpu0.D_op2[5]
.sym 44147 rvsoc.cpu0.D_op2[23]
.sym 44148 rvsoc.cpu0.D_op1[11]
.sym 44149 rvsoc.cpu0.D_op1[12]
.sym 44150 rvsoc.cpu0.D_op2[5]
.sym 44151 rvsoc.cpu0.E_op1[31]
.sym 44157 $abc$63009$new_ys__n955_
.sym 44158 rvsoc.cpu0.E_op1[31]
.sym 44159 $abc$63009$new_ys__n10339_
.sym 44160 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[13]
.sym 44161 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 44162 rvsoc.cpu0.add_op12[25]
.sym 44163 $abc$63009$new_ys__n3769_
.sym 44164 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[13]
.sym 44166 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[25]
.sym 44167 rvsoc.cpu0.add_op12[18]
.sym 44168 $abc$63009$new_n5045_
.sym 44169 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[28]
.sym 44170 rvsoc.cpu0.E_add12[18]
.sym 44171 rvsoc.cpu0.D_op2[28]
.sym 44173 rvsoc.cpu0.E_op1[18]
.sym 44174 $abc$63009$new_ys__n2350_inv_
.sym 44175 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 44177 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[18]
.sym 44179 rvsoc.cpu0.add_op12[28]
.sym 44180 $abc$63009$new_n5331_
.sym 44181 $abc$63009$new_ys__n1271_
.sym 44182 rvsoc.cpu0.D_op1[28]
.sym 44183 $abc$63009$new_n5330_
.sym 44185 $abc$63009$new_ys__n10815_inv_
.sym 44186 $abc$63009$new_n5041_
.sym 44188 rvsoc.data_wdata[15]
.sym 44190 rvsoc.cpu0.add_op12[28]
.sym 44191 $abc$63009$new_ys__n2350_inv_
.sym 44192 $abc$63009$new_ys__n3769_
.sym 44193 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[28]
.sym 44196 rvsoc.cpu0.D_op2[28]
.sym 44197 $abc$63009$new_ys__n955_
.sym 44198 $abc$63009$new_ys__n1271_
.sym 44199 rvsoc.cpu0.D_op1[28]
.sym 44202 rvsoc.cpu0.E_add12[18]
.sym 44203 rvsoc.cpu0.E_op1[31]
.sym 44204 rvsoc.cpu0.E_op1[18]
.sym 44208 $abc$63009$new_n5331_
.sym 44209 $abc$63009$new_ys__n10339_
.sym 44210 $abc$63009$new_n5330_
.sym 44211 $abc$63009$new_n5045_
.sym 44214 $abc$63009$new_n5041_
.sym 44216 rvsoc.data_wdata[15]
.sym 44217 $abc$63009$new_ys__n10815_inv_
.sym 44220 $abc$63009$new_ys__n2350_inv_
.sym 44221 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[25]
.sym 44222 rvsoc.cpu0.add_op12[25]
.sym 44223 $abc$63009$new_ys__n3769_
.sym 44226 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 44227 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[13]
.sym 44229 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[13]
.sym 44232 $abc$63009$new_ys__n2350_inv_
.sym 44233 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[18]
.sym 44234 rvsoc.cpu0.add_op12[18]
.sym 44235 $abc$63009$new_ys__n3769_
.sym 44237 rvsoc.clka
.sym 44238 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 44239 rvsoc.uart0.div[31]
.sym 44240 rvsoc.uart0.div[3]
.sym 44241 $abc$63009$new_n4106_
.sym 44242 $abc$63009$new_n5960_
.sym 44243 $abc$63009$new_ys__n1275_
.sym 44244 rvsoc.uart0.div[16]
.sym 44245 $abc$63009$new_ys__n5529_
.sym 44246 $abc$63009$new_n4742_
.sym 44247 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[18]
.sym 44251 $abc$63009$new_ys__n10815_inv_
.sym 44252 rvsoc.cpu0.mulhu_val[13]
.sym 44253 $abc$63009$new_ys__n10339_
.sym 44254 rvsoc.cpu0.D_op2[28]
.sym 44255 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[21]
.sym 44256 $abc$63009$new_n5045_
.sym 44257 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[18]
.sym 44258 $PACKER_VCC_NET
.sym 44259 rvsoc.cpu0.D_op2[28]
.sym 44261 rvsoc.data_wdata[12]
.sym 44262 $abc$63009$new_ys__n2350_inv_
.sym 44263 $abc$63009$new_ys__n1271_
.sym 44265 $abc$63009$new_n4872_
.sym 44266 rvsoc.cpu0.D_op2[25]
.sym 44267 rvsoc.cpu0.D_op1[2]
.sym 44268 rvsoc.cpu0.D_op1[28]
.sym 44269 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 44270 rvsoc.cpu0.D_op1[1]
.sym 44271 rvsoc.cpu0.D_op1[9]
.sym 44272 rvsoc.cpu0.D_op1[3]
.sym 44273 $abc$63009$new_ys__n1219_
.sym 44274 rvsoc.cpu0.D_op1[16]
.sym 44280 rvsoc.cpu0.D_op1[25]
.sym 44281 $abc$63009$new_n4788_
.sym 44285 $abc$63009$new_ys__n988_
.sym 44289 $abc$63009$new_ys__n1271_
.sym 44290 rvsoc.cpu0.D_op2[25]
.sym 44291 $abc$63009$new_n4369_
.sym 44292 rvsoc.cpu0.D_op1[28]
.sym 44293 $abc$63009$new_ys__n12659_inv_
.sym 44297 rvsoc.cpu0.D_op1[9]
.sym 44299 $abc$63009$new_n4104_
.sym 44300 $abc$63009$new_ys__n1275_
.sym 44301 rvsoc.cpu0.D_op2[9]
.sym 44302 $abc$63009$new_ys__n1164_
.sym 44303 rvsoc.cpu0.add_op12[18]
.sym 44304 rvsoc.cpu0.D_op2[28]
.sym 44305 $abc$63009$new_n4790_
.sym 44306 $abc$63009$new_n4368_
.sym 44307 $abc$63009$new_ys__n1272_
.sym 44310 rvsoc.cpu0.add_op12[29]
.sym 44313 $abc$63009$new_n4790_
.sym 44314 $abc$63009$new_n4788_
.sym 44319 rvsoc.cpu0.D_op1[28]
.sym 44320 $abc$63009$new_ys__n1275_
.sym 44321 rvsoc.cpu0.D_op2[28]
.sym 44322 $abc$63009$new_ys__n1272_
.sym 44325 $abc$63009$new_ys__n1271_
.sym 44326 rvsoc.cpu0.D_op1[9]
.sym 44327 $abc$63009$new_n4369_
.sym 44328 rvsoc.cpu0.D_op2[9]
.sym 44331 rvsoc.cpu0.D_op1[9]
.sym 44332 $abc$63009$new_ys__n1272_
.sym 44333 rvsoc.cpu0.D_op2[9]
.sym 44334 $abc$63009$new_ys__n1275_
.sym 44337 rvsoc.cpu0.D_op1[25]
.sym 44338 rvsoc.cpu0.D_op2[25]
.sym 44339 $abc$63009$new_ys__n1271_
.sym 44340 $abc$63009$new_ys__n988_
.sym 44345 rvsoc.cpu0.add_op12[18]
.sym 44352 rvsoc.cpu0.add_op12[29]
.sym 44355 $abc$63009$new_n4104_
.sym 44356 $abc$63009$new_ys__n12659_inv_
.sym 44357 $abc$63009$new_n4368_
.sym 44358 $abc$63009$new_ys__n1164_
.sym 44359 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 44360 rvsoc.clka
.sym 44362 $abc$63009$new_ys__n1038_inv_
.sym 44363 rvsoc.uart0.status[28]
.sym 44364 $abc$63009$new_n5545_
.sym 44365 $abc$63009$new_ys__n1272_
.sym 44366 $abc$63009$new_n4620_
.sym 44367 rvsoc.spi0.status[6]
.sym 44368 $abc$63009$new_ys__n1271_
.sym 44369 $abc$63009$new_n4872_
.sym 44370 rvsoc.gpio0.data[3]
.sym 44375 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[13]
.sym 44376 rvsoc.cpu0.D_op1[26]
.sym 44377 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 44378 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[2]
.sym 44379 rvsoc.data_wdata[16]
.sym 44380 rvsoc.cpu0.D_op1[26]
.sym 44381 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[14]
.sym 44382 rvsoc.cpu0.D_op2[25]
.sym 44383 rvsoc.uart0.div[3]
.sym 44384 rvsoc.cpu0.D_op1[27]
.sym 44385 rvsoc.cpu0.D_op2[26]
.sym 44386 rvsoc.cpu0.D_op2[2]
.sym 44387 rvsoc.cpu0.D_op2[0]
.sym 44388 $abc$63009$new_n4105_
.sym 44389 rvsoc.cpu0.D_op1[22]
.sym 44390 $abc$63009$new_ys__n1275_
.sym 44391 rvsoc.cpu0.D_op1[20]
.sym 44392 rvsoc.cpu0.D_funct3[0]
.sym 44393 rvsoc.cpu0.D_op2[10]
.sym 44394 rvsoc.cpu0.D_op1[22]
.sym 44395 rvsoc.cpu0.D_op2[4]
.sym 44396 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 44397 rvsoc.cpu0.D_op1[14]
.sym 44403 $abc$63009$new_n4724_
.sym 44404 $abc$63009$new_ys__n1010_
.sym 44405 rvsoc.cpu0.D_funct3[2]
.sym 44406 $abc$63009$new_ys__n1272_
.sym 44407 $abc$63009$new_ys__n1275_
.sym 44408 $abc$63009$new_ys__n1275_
.sym 44409 rvsoc.cpu0.D_op2[10]
.sym 44411 $abc$63009$new_ys__n12659_inv_
.sym 44412 rvsoc.cpu0.D_op1[25]
.sym 44415 $abc$63009$new_n4722_
.sym 44416 $abc$63009$new_n4663_
.sym 44417 rvsoc.cpu0.D_op2[23]
.sym 44418 rvsoc.cpu0.D_funct3[0]
.sym 44419 $abc$63009$new_ys__n1153_
.sym 44420 $abc$63009$new_n4679_
.sym 44422 rvsoc.cpu0.D_op2[5]
.sym 44423 $abc$63009$new_n4680_
.sym 44424 $abc$63009$new_ys__n3836_inv_
.sym 44425 $abc$63009$new_n4707_
.sym 44426 rvsoc.cpu0.D_op2[25]
.sym 44428 $abc$63009$new_ys__n2350_inv_
.sym 44429 rvsoc.cpu0.D_funct3[1]
.sym 44430 $abc$63009$new_ys__n1272_
.sym 44431 rvsoc.cpu0.D_op1[10]
.sym 44432 rvsoc.cpu0.D_op1[23]
.sym 44433 $abc$63009$new_ys__n1271_
.sym 44436 rvsoc.cpu0.D_op1[25]
.sym 44437 rvsoc.cpu0.D_op2[25]
.sym 44438 $abc$63009$new_ys__n1272_
.sym 44439 $abc$63009$new_ys__n1275_
.sym 44442 rvsoc.cpu0.D_op2[23]
.sym 44443 $abc$63009$new_n4680_
.sym 44444 $abc$63009$new_ys__n1271_
.sym 44445 rvsoc.cpu0.D_op1[23]
.sym 44448 $abc$63009$new_n4707_
.sym 44449 $abc$63009$new_ys__n12659_inv_
.sym 44450 $abc$63009$new_n4724_
.sym 44451 $abc$63009$new_n4722_
.sym 44454 $abc$63009$new_ys__n1010_
.sym 44456 $abc$63009$new_n4679_
.sym 44460 rvsoc.cpu0.D_op2[10]
.sym 44461 $abc$63009$new_ys__n1271_
.sym 44462 $abc$63009$new_ys__n1153_
.sym 44463 rvsoc.cpu0.D_op1[10]
.sym 44466 rvsoc.cpu0.D_op2[5]
.sym 44467 rvsoc.cpu0.D_funct3[2]
.sym 44468 rvsoc.cpu0.D_funct3[1]
.sym 44469 rvsoc.cpu0.D_funct3[0]
.sym 44472 rvsoc.cpu0.D_op1[23]
.sym 44473 rvsoc.cpu0.D_op2[23]
.sym 44474 $abc$63009$new_ys__n1275_
.sym 44475 $abc$63009$new_ys__n1272_
.sym 44478 $abc$63009$new_ys__n3836_inv_
.sym 44479 $abc$63009$new_n4663_
.sym 44481 $abc$63009$new_ys__n2350_inv_
.sym 44485 $abc$63009$new_n4244_
.sym 44486 $abc$63009$new_ys__n1204_inv_
.sym 44487 $abc$63009$new_ys__n5410_inv_
.sym 44488 $abc$63009$new_n5564_
.sym 44489 $abc$63009$new_n4249_
.sym 44490 $abc$63009$new_ys__n1102_
.sym 44491 $abc$63009$new_n4250_
.sym 44492 $abc$63009$new_ys__n11198_
.sym 44497 rvsoc.data_wdata[20]
.sym 44498 $abc$63009$new_n5245_
.sym 44499 $abc$63009$new_ys__n12650_
.sym 44500 $abc$63009$new_ys__n1272_
.sym 44501 rvsoc.cpu0.D_op2[29]
.sym 44502 rvsoc.spi0.tx_prevclk
.sym 44503 rvsoc.cpu0.mulhu_val[11]
.sym 44504 rvsoc.cpu0.D_op2[13]
.sym 44505 rvsoc.cpu0.D_op2[11]
.sym 44506 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 44507 $abc$63009$new_ys__n12659_inv_
.sym 44508 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 44509 rvsoc.cpu0.D_op1[30]
.sym 44510 rvsoc.cpu0.D_op1[17]
.sym 44511 $abc$63009$new_ys__n1272_
.sym 44514 rvsoc.cpu0.D_op1[31]
.sym 44517 $abc$63009$new_ys__n1271_
.sym 44518 rvsoc.cpu0.D_op1[23]
.sym 44519 $abc$63009$new_n4872_
.sym 44520 $abc$63009$new_ys__n1252_
.sym 44527 $abc$63009$new_ys__n1252_
.sym 44530 $abc$63009$new_n4392_
.sym 44531 rvsoc.cpu0.D_op2[1]
.sym 44532 $abc$63009$new_ys__n1016_inv_
.sym 44533 $abc$63009$new_n4725_
.sym 44534 rvsoc.cpu0.D_op2[14]
.sym 44535 rvsoc.cpu0.D_op1[1]
.sym 44536 $abc$63009$new_n4721_
.sym 44537 $abc$63009$new_ys__n1272_
.sym 44538 $abc$63009$new_ys__n11203_
.sym 44539 $abc$63009$new_ys__n1873_inv_
.sym 44540 $abc$63009$new_ys__n1271_
.sym 44541 $abc$63009$new_ys__n12660_inv_
.sym 44542 $abc$63009$new_ys__n12651_
.sym 44544 rvsoc.cpu0.D_op1[14]
.sym 44545 $abc$63009$new_n4104_
.sym 44546 rvsoc.cpu0.D_op2[22]
.sym 44547 $abc$63009$new_ys__n1109_
.sym 44549 rvsoc.cpu0.D_op1[22]
.sym 44550 $abc$63009$new_ys__n1275_
.sym 44551 $abc$63009$new_n4487_
.sym 44552 $abc$63009$new_n4162_
.sym 44553 $abc$63009$new_n4104_
.sym 44555 $abc$63009$new_ys__n984_
.sym 44556 $abc$63009$new_ys__n12664_inv_
.sym 44559 $abc$63009$new_ys__n984_
.sym 44560 $abc$63009$new_n4721_
.sym 44561 $abc$63009$new_ys__n1873_inv_
.sym 44562 $abc$63009$new_n4725_
.sym 44565 $abc$63009$new_ys__n1275_
.sym 44566 rvsoc.cpu0.D_op1[14]
.sym 44567 rvsoc.cpu0.D_op2[14]
.sym 44568 $abc$63009$new_ys__n1272_
.sym 44571 rvsoc.cpu0.D_op1[1]
.sym 44572 $abc$63009$new_ys__n1275_
.sym 44573 $abc$63009$new_ys__n1272_
.sym 44574 rvsoc.cpu0.D_op2[1]
.sym 44577 $abc$63009$new_ys__n12664_inv_
.sym 44578 $abc$63009$new_n4104_
.sym 44579 $abc$63009$new_ys__n1109_
.sym 44580 $abc$63009$new_n4487_
.sym 44583 $abc$63009$new_n4104_
.sym 44584 $abc$63009$new_ys__n1252_
.sym 44585 $abc$63009$new_ys__n12651_
.sym 44586 $abc$63009$new_n4162_
.sym 44589 $abc$63009$new_ys__n1275_
.sym 44591 $abc$63009$new_ys__n11203_
.sym 44592 $abc$63009$new_ys__n1016_inv_
.sym 44595 $abc$63009$new_ys__n1272_
.sym 44596 rvsoc.cpu0.D_op1[22]
.sym 44597 rvsoc.cpu0.D_op2[22]
.sym 44598 $abc$63009$new_ys__n1271_
.sym 44602 $abc$63009$new_ys__n12660_inv_
.sym 44603 $abc$63009$new_n4104_
.sym 44604 $abc$63009$new_n4392_
.sym 44608 $abc$63009$new_n4740_
.sym 44609 $abc$63009$new_n4741_
.sym 44610 $abc$63009$new_ys__n11199_
.sym 44611 $abc$63009$new_ys__n12911_inv_
.sym 44612 $abc$63009$new_n5580_
.sym 44613 $abc$63009$new_ys__n984_
.sym 44614 $abc$63009$new_ys__n5414_inv_
.sym 44615 $abc$63009$new_n4744_
.sym 44616 rvsoc.gpio0.data[1]
.sym 44617 rvsoc.cpu0.cpu_rs1[26]
.sym 44620 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[13]
.sym 44621 rvsoc.data_wdata[19]
.sym 44622 $abc$63009$new_ys__n11535_inv_
.sym 44623 rvsoc.resetn
.sym 44624 rvsoc.cpu0.D_op1[10]
.sym 44625 rvsoc.data_wdata[0]
.sym 44626 $abc$63009$new_ys__n11203_
.sym 44627 $abc$63009$new_ys__n1116_
.sym 44628 rvsoc.cpu0.D_op1[18]
.sym 44629 $abc$63009$new_ys__n1204_inv_
.sym 44630 $abc$63009$new_n4157_
.sym 44631 rvsoc.cpu0.D_op2[14]
.sym 44632 rvsoc.cpu0.D_op2[22]
.sym 44633 $abc$63009$new_ys__n1274_
.sym 44634 rvsoc.cpu0.D_op1[11]
.sym 44635 rvsoc.cpu0.D_op2[5]
.sym 44636 rvsoc.cpu0.D_op2[2]
.sym 44637 $abc$63009$new_ys__n1274_
.sym 44638 rvsoc.cpu0.D_op1[12]
.sym 44639 $abc$63009$new_n4083_
.sym 44640 rvsoc.cpu0.D_op1[0]
.sym 44641 rvsoc.cpu0.D_op1[11]
.sym 44642 $abc$63009$new_n4108_
.sym 44643 rvsoc.cpu0.D_op2[5]
.sym 44649 $abc$63009$new_ys__n12714_
.sym 44651 $abc$63009$new_n4105_
.sym 44652 $abc$63009$new_ys__n1065_
.sym 44653 $abc$63009$new_n4528_
.sym 44654 $abc$63009$new_ys__n12684_
.sym 44656 rvsoc.cpu0.D_op2[0]
.sym 44658 rvsoc.cpu0.D_op2[18]
.sym 44659 $abc$63009$new_ys__n12690_inv_
.sym 44660 $abc$63009$new_ys__n1060_inv_
.sym 44663 $abc$63009$new_n4083_
.sym 44665 rvsoc.cpu0.D_op2[1]
.sym 44666 rvsoc.cpu0.D_op2[4]
.sym 44668 rvsoc.cpu0.D_op2[3]
.sym 44670 rvsoc.cpu0.D_op1[18]
.sym 44671 $abc$63009$new_ys__n1272_
.sym 44673 $abc$63009$new_ys__n12698_inv_
.sym 44674 $abc$63009$new_ys__n12650_
.sym 44675 $abc$63009$new_ys__n1064_
.sym 44676 $abc$63009$new_ys__n12692_inv_
.sym 44677 $abc$63009$new_ys__n1271_
.sym 44678 rvsoc.cpu0.D_op2[2]
.sym 44679 rvsoc.cpu0.D_op1[0]
.sym 44683 rvsoc.cpu0.D_op1[0]
.sym 44684 rvsoc.cpu0.D_op2[1]
.sym 44685 rvsoc.cpu0.D_op2[0]
.sym 44688 rvsoc.cpu0.D_op2[3]
.sym 44689 $abc$63009$new_ys__n12714_
.sym 44691 rvsoc.cpu0.D_op2[2]
.sym 44695 $abc$63009$new_ys__n1064_
.sym 44696 $abc$63009$new_ys__n1060_inv_
.sym 44697 $abc$63009$new_ys__n1065_
.sym 44700 $abc$63009$new_ys__n1271_
.sym 44701 $abc$63009$new_ys__n1272_
.sym 44702 rvsoc.cpu0.D_op1[18]
.sym 44703 rvsoc.cpu0.D_op2[18]
.sym 44707 $abc$63009$new_ys__n12690_inv_
.sym 44708 $abc$63009$new_ys__n12650_
.sym 44709 rvsoc.cpu0.D_op2[4]
.sym 44712 rvsoc.cpu0.D_op2[3]
.sym 44713 $abc$63009$new_ys__n12714_
.sym 44714 $abc$63009$new_ys__n12690_inv_
.sym 44715 rvsoc.cpu0.D_op2[2]
.sym 44718 $abc$63009$new_n4105_
.sym 44719 $abc$63009$new_ys__n12698_inv_
.sym 44720 $abc$63009$new_n4528_
.sym 44721 $abc$63009$new_n4083_
.sym 44724 $abc$63009$new_ys__n12684_
.sym 44725 $abc$63009$new_ys__n12692_inv_
.sym 44726 rvsoc.cpu0.D_op2[3]
.sym 44731 $abc$63009$new_ys__n12887_inv_
.sym 44732 $abc$63009$new_ys__n12915_inv_
.sym 44733 $abc$63009$new_ys__n12879_inv_
.sym 44734 $abc$63009$new_ys__n12917_inv_
.sym 44735 $abc$63009$new_ys__n12913_inv_
.sym 44736 $abc$63009$new_ys__n12919_inv_
.sym 44737 $abc$63009$new_ys__n2799_
.sym 44738 $abc$63009$new_n4218_
.sym 44739 rvsoc.cpu0.D_op2[26]
.sym 44740 $abc$63009$new_ys__n1061_
.sym 44743 rvsoc.cpu0.D_op1[8]
.sym 44744 rvsoc.cpu0.D_op2[18]
.sym 44745 rvsoc.cpu0.D_op1[19]
.sym 44746 rvsoc.cpu0.D_op2[2]
.sym 44748 $abc$63009$new_n4745_
.sym 44749 rvsoc.cpu0.D_op2[1]
.sym 44750 $abc$63009$new_n4740_
.sym 44751 $PACKER_GND_NET
.sym 44752 rvsoc.cpu0.D_op1[21]
.sym 44753 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[3]
.sym 44754 rvsoc.cpu0.D_op2[19]
.sym 44755 rvsoc.cpu0.D_op2[3]
.sym 44756 rvsoc.cpu0.D_op1[1]
.sym 44757 rvsoc.cpu0.D_op1[18]
.sym 44758 rvsoc.cpu0.D_op1[4]
.sym 44759 rvsoc.cpu0.D_op1[16]
.sym 44760 $abc$63009$new_n4707_
.sym 44761 rvsoc.cpu0.D_op1[4]
.sym 44762 $abc$63009$new_ys__n12658_inv_
.sym 44763 rvsoc.cpu0.D_op1[18]
.sym 44764 rvsoc.cpu0.D_op1[3]
.sym 44773 rvsoc.cpu0.D_op1[17]
.sym 44774 rvsoc.cpu0.D_op1[18]
.sym 44775 rvsoc.cpu0.D_op1[8]
.sym 44776 rvsoc.cpu0.D_op1[9]
.sym 44777 $abc$63009$new_n5577_
.sym 44778 $abc$63009$new_n5579_
.sym 44779 $abc$63009$new_ys__n1006_
.sym 44780 rvsoc.cpu0.D_op1[13]
.sym 44781 rvsoc.cpu0.D_op1[19]
.sym 44782 rvsoc.cpu0.D_op1[14]
.sym 44783 $abc$63009$new_n4678_
.sym 44784 rvsoc.cpu0.D_op1[10]
.sym 44785 rvsoc.cpu0.D_op1[16]
.sym 44786 $abc$63009$new_ys__n12783_inv_
.sym 44787 $abc$63009$new_n5578_
.sym 44788 $abc$63009$new_n4682_
.sym 44789 $abc$63009$new_n4686_
.sym 44790 rvsoc.cpu0.D_op1[15]
.sym 44792 rvsoc.cpu0.D_op1[7]
.sym 44793 $abc$63009$new_ys__n1274_
.sym 44794 $abc$63009$new_ys__n12787_
.sym 44795 rvsoc.cpu0.D_op1[5]
.sym 44796 rvsoc.cpu0.D_op1[20]
.sym 44797 $abc$63009$new_ys__n1274_
.sym 44798 rvsoc.cpu0.D_op1[12]
.sym 44799 rvsoc.cpu0.D_op1[6]
.sym 44800 $abc$63009$new_n5576_
.sym 44801 rvsoc.cpu0.D_op1[11]
.sym 44802 $abc$63009$new_n4108_
.sym 44803 rvsoc.cpu0.D_op2[5]
.sym 44805 $abc$63009$new_n5579_
.sym 44806 $abc$63009$new_n5577_
.sym 44807 $abc$63009$new_n5578_
.sym 44808 $abc$63009$new_n5576_
.sym 44811 $abc$63009$new_n4686_
.sym 44812 $abc$63009$new_n4682_
.sym 44813 $abc$63009$new_ys__n1006_
.sym 44814 $abc$63009$new_n4678_
.sym 44817 rvsoc.cpu0.D_op1[9]
.sym 44818 rvsoc.cpu0.D_op1[12]
.sym 44819 rvsoc.cpu0.D_op1[11]
.sym 44820 rvsoc.cpu0.D_op1[10]
.sym 44823 $abc$63009$new_n4108_
.sym 44824 $abc$63009$new_ys__n12787_
.sym 44825 $abc$63009$new_ys__n1274_
.sym 44826 rvsoc.cpu0.D_op2[5]
.sym 44829 rvsoc.cpu0.D_op2[5]
.sym 44830 $abc$63009$new_ys__n12783_inv_
.sym 44831 $abc$63009$new_ys__n1274_
.sym 44832 $abc$63009$new_n4108_
.sym 44835 rvsoc.cpu0.D_op1[8]
.sym 44836 rvsoc.cpu0.D_op1[7]
.sym 44837 rvsoc.cpu0.D_op1[5]
.sym 44838 rvsoc.cpu0.D_op1[6]
.sym 44841 rvsoc.cpu0.D_op1[16]
.sym 44842 rvsoc.cpu0.D_op1[13]
.sym 44843 rvsoc.cpu0.D_op1[15]
.sym 44844 rvsoc.cpu0.D_op1[14]
.sym 44847 rvsoc.cpu0.D_op1[17]
.sym 44848 rvsoc.cpu0.D_op1[19]
.sym 44849 rvsoc.cpu0.D_op1[20]
.sym 44850 rvsoc.cpu0.D_op1[18]
.sym 44854 $abc$63009$new_n4407_
.sym 44855 $abc$63009$new_n5866_
.sym 44856 $abc$63009$new_ys__n11534_
.sym 44857 $abc$63009$new_n4219_
.sym 44858 $abc$63009$new_n4215_
.sym 44859 $abc$63009$new_n4328_
.sym 44860 $abc$63009$new_ys__n12787_
.sym 44861 $abc$63009$new_n4214_
.sym 44862 rvsoc.cpu0.D_op1[30]
.sym 44867 rvsoc.cpu0.D_op1[19]
.sym 44868 rvsoc.cpu0.D_op1[29]
.sym 44869 rvsoc.data_wdata[30]
.sym 44870 rvsoc.cpu0.D_op2[0]
.sym 44871 rvsoc.cpu0.D_op1[8]
.sym 44872 rvsoc.cpu0.D_op1[10]
.sym 44873 rvsoc.cpu0.D_op1[16]
.sym 44875 $abc$63009$new_ys__n1017_
.sym 44876 rvsoc.cpu0.D_op1[27]
.sym 44877 $abc$63009$new_n4526_
.sym 44881 rvsoc.cpu0.D_op1[5]
.sym 44882 rvsoc.cpu0.D_op1[20]
.sym 44902 $abc$63009$new_ys__n12827_
.sym 44909 $abc$63009$new_ys__n12819_inv_
.sym 44913 $abc$63009$new_n4276_
.sym 44915 rvsoc.cpu0.D_op2[3]
.sym 44916 $abc$63009$new_n4276_
.sym 44917 $abc$63009$new_n4526_
.sym 44918 $abc$63009$new_n4214_
.sym 44926 rvsoc.cpu0.D_op2[4]
.sym 44952 rvsoc.cpu0.D_op2[3]
.sym 44954 rvsoc.cpu0.D_op2[4]
.sym 44958 $abc$63009$new_n4276_
.sym 44960 $abc$63009$new_ys__n12819_inv_
.sym 44961 $abc$63009$new_n4526_
.sym 44964 rvsoc.cpu0.D_op2[4]
.sym 44965 $abc$63009$new_n4214_
.sym 44967 $abc$63009$new_ys__n12819_inv_
.sym 44970 $abc$63009$new_ys__n12827_
.sym 44971 $abc$63009$new_n4276_
.sym 44973 $abc$63009$new_n4526_
.sym 44985 rvsoc.cpu0.D_op1[1]
.sym 44986 $abc$63009$new_n4083_
.sym 44987 $abc$63009$new_ys__n1050_
.sym 44988 rvsoc.cpu0.D_op1[23]
.sym 44990 rvsoc.cpu0.D_op2[4]
.sym 44991 rvsoc.cpu0.D_op2[13]
.sym 44992 $abc$63009$new_ys__n12843_
.sym 44993 $abc$63009$new_ys__n12819_inv_
.sym 44994 $abc$63009$new_n4083_
.sym 44995 $abc$63009$new_n4091_
.sym 44996 rvsoc.cpu0.D_op1[22]
.sym 45002 $abc$63009$new_n4091_
.sym 45003 $abc$63009$new_ys__n3766_
.sym 45077 rvsoc.uart0.status[23]
.sym 45083 rvsoc.spi0.status[2]
.sym 45090 rvsoc.spi0.status[6]
.sym 45095 rvsoc.code_adrs[8]
.sym 45098 $abc$63009$new_n3288_
.sym 45099 rvsoc.cpu0.F_insn[13]
.sym 45137 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 45146 $PACKER_GND_NET
.sym 45161 $PACKER_GND_NET
.sym 45164 $PACKER_GND_NET
.sym 45197 $PACKER_GND_NET
.sym 45198 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 45199 rvsoc.clkn
.sym 45205 rvsoc.uart0.rxbfr[5]
.sym 45206 $abc$63009$new_n3537_
.sym 45207 rvsoc.uart0.rxbfr[7]
.sym 45208 $abc$63009$new_n5060_
.sym 45209 rvsoc.uart0.rxbfr[6]
.sym 45210 $abc$63009$new_n3125_
.sym 45211 $abc$63009$new_n5059_
.sym 45212 $abc$63009$new_n3558_
.sym 45214 rvsoc.eram.adrs[2]
.sym 45215 rvsoc.eram.adrs[2]
.sym 45218 rvsoc.data_adrs[2]
.sym 45219 rvsoc.data_adrs[29]
.sym 45220 $abc$63009$new_n3288_
.sym 45221 rvsoc.mem_vdata[1][7]
.sym 45223 rvsoc.data_adrs[2]
.sym 45224 rvsoc.mem_vdata[2][4]
.sym 45225 rvsoc.data_wdata[15]
.sym 45226 rvsoc.mem_vdata[15][7]
.sym 45227 rvsoc.mem_vdata[3][6]
.sym 45228 rvsoc.data_wdata[21]
.sym 45229 rvsoc.uart0.status[23]
.sym 45234 rvsoc.data_adrs[3]
.sym 45235 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 45239 rvsoc.data_adrs[3]
.sym 45249 rvsoc.data_adrs[2]
.sym 45250 $abc$63009$new_n3129_
.sym 45253 rvsoc.mem_vdata[1][21]
.sym 45254 rvsoc.mem_vdata[0][17]
.sym 45256 rvsoc.uart0.rxbfr[7]
.sym 45257 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 45258 rvsoc.data_adrs[2]
.sym 45270 rvsoc.mem_vdata[15][2]
.sym 45283 rvsoc.spi0.status[4]
.sym 45284 rvsoc.spi0.status[17]
.sym 45286 rvsoc.mem_vdata[3][17]
.sym 45287 rvsoc.code_adrs[12]
.sym 45289 rvsoc.spi0.status[20]
.sym 45290 rvsoc.data_adrs[3]
.sym 45291 rvsoc.data_adrs[29]
.sym 45292 rvsoc.mem_vdata[1][17]
.sym 45293 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 45294 rvsoc.code_adrs[29]
.sym 45295 rvsoc.spi0.rxbfr[4]
.sym 45297 rvsoc.data_adrs[3]
.sym 45303 $abc$63009$new_ys__n5911_
.sym 45304 rvsoc.data_adrs[2]
.sym 45305 rvsoc.mem_vdata[2][21]
.sym 45307 rvsoc.data_adrs[12]
.sym 45309 rvsoc.mem_vdata[1][21]
.sym 45310 rvsoc.data_adrs[28]
.sym 45311 rvsoc.code_adrs[28]
.sym 45312 rvsoc.data_adrs[2]
.sym 45315 rvsoc.data_adrs[3]
.sym 45316 rvsoc.spi0.status[4]
.sym 45317 rvsoc.spi0.rxbfr[4]
.sym 45318 rvsoc.data_adrs[2]
.sym 45333 rvsoc.mem_vdata[2][21]
.sym 45334 rvsoc.mem_vdata[1][21]
.sym 45335 rvsoc.code_adrs[29]
.sym 45336 rvsoc.code_adrs[28]
.sym 45339 rvsoc.data_adrs[12]
.sym 45340 $abc$63009$new_ys__n5911_
.sym 45342 rvsoc.code_adrs[12]
.sym 45345 rvsoc.data_adrs[28]
.sym 45346 rvsoc.mem_vdata[3][17]
.sym 45347 rvsoc.mem_vdata[1][17]
.sym 45348 rvsoc.data_adrs[29]
.sym 45351 rvsoc.data_adrs[2]
.sym 45352 rvsoc.data_adrs[3]
.sym 45353 rvsoc.spi0.status[17]
.sym 45357 rvsoc.spi0.status[20]
.sym 45358 rvsoc.data_adrs[3]
.sym 45360 rvsoc.data_adrs[2]
.sym 45361 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 45362 rvsoc.clkn
.sym 45364 $abc$63009$new_n3535_
.sym 45365 rvsoc.mem_rcode[2]
.sym 45366 $abc$63009$new_n3528_
.sym 45367 rvsoc.bootram.adrs[7]
.sym 45368 rvsoc.mem_rcode[6]
.sym 45369 $abc$63009$new_ys__n5911_
.sym 45370 rvsoc.mem_vdata[4][6]
.sym 45371 $abc$63009$new_n3534_
.sym 45372 rvsoc.cram.adrs[10]
.sym 45375 rvsoc.eram.adrs[10]
.sym 45376 rvsoc.mem_vdata[5][5]
.sym 45377 $PACKER_VCC_NET
.sym 45378 $PACKER_VCC_NET
.sym 45379 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 45380 rvsoc.mem_vdata[2][0]
.sym 45381 rvsoc.eram.adrs[0]
.sym 45382 rvsoc.mem_vdata[1][10]
.sym 45383 rvsoc.eram.adrs[10]
.sym 45384 p17
.sym 45385 rvsoc.spi0.rxbfr[2]
.sym 45387 rvsoc.data_adrs[29]
.sym 45388 rvsoc.mem_vdata[0][2]
.sym 45389 $abc$63009$new_n3553_
.sym 45390 rvsoc.uart0.status[23]
.sym 45391 $abc$63009$new_ys__n12571_
.sym 45392 rvsoc.mem_vdata[1][3]
.sym 45393 rvsoc.mem_vdata[0][3]
.sym 45394 $abc$63009$new_n3088_
.sym 45395 $abc$63009$new_ys__n2493_inv_
.sym 45396 rvsoc.data_adrs[28]
.sym 45397 rvsoc.data_wdata[27]
.sym 45398 $abc$63009$new_n3558_
.sym 45399 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[28]
.sym 45405 $abc$63009$new_n3227_
.sym 45406 rvsoc.code_adrs[29]
.sym 45407 $abc$63009$new_ys__n12571_
.sym 45409 rvsoc.data_adrs[28]
.sym 45410 rvsoc.mem_vdata[1][3]
.sym 45411 rvsoc.mem_vdata[5][17]
.sym 45414 $abc$63009$new_n3226_
.sym 45415 $abc$63009$new_n3224_
.sym 45416 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 45417 rvsoc.mem_vdata[0][3]
.sym 45418 rvsoc.code_adrs[31]
.sym 45419 rvsoc.mem_vdata[15][3]
.sym 45420 rvsoc.spi0.rxbfr[6]
.sym 45421 rvsoc.mem_vdata[2][3]
.sym 45422 rvsoc.spi0.status[6]
.sym 45423 $abc$63009$new_ys__n4202_
.sym 45425 rvsoc.data_adrs[29]
.sym 45426 rvsoc.data_adrs[2]
.sym 45428 rvsoc.mem_vdata[3][3]
.sym 45430 rvsoc.data_adrs[3]
.sym 45431 rvsoc.code_adrs[30]
.sym 45432 rvsoc.code_adrs[28]
.sym 45433 rvsoc.mem_vdata[1][17]
.sym 45435 $abc$63009$new_n3225_
.sym 45436 rvsoc.mem_vdata[1][3]
.sym 45438 rvsoc.code_adrs[28]
.sym 45439 rvsoc.code_adrs[29]
.sym 45440 rvsoc.mem_vdata[1][3]
.sym 45441 rvsoc.mem_vdata[3][3]
.sym 45444 rvsoc.mem_vdata[0][3]
.sym 45445 rvsoc.code_adrs[28]
.sym 45446 rvsoc.code_adrs[29]
.sym 45447 rvsoc.mem_vdata[2][3]
.sym 45450 $abc$63009$new_n3227_
.sym 45451 rvsoc.code_adrs[30]
.sym 45452 $abc$63009$new_n3226_
.sym 45453 $abc$63009$new_n3225_
.sym 45456 rvsoc.spi0.status[6]
.sym 45457 rvsoc.data_adrs[3]
.sym 45458 rvsoc.data_adrs[2]
.sym 45459 rvsoc.spi0.rxbfr[6]
.sym 45462 rvsoc.code_adrs[31]
.sym 45463 $abc$63009$new_n3224_
.sym 45464 $abc$63009$new_ys__n4202_
.sym 45465 rvsoc.mem_vdata[15][3]
.sym 45468 rvsoc.code_adrs[30]
.sym 45469 rvsoc.code_adrs[31]
.sym 45471 $abc$63009$new_ys__n12571_
.sym 45474 rvsoc.data_adrs[29]
.sym 45475 rvsoc.mem_vdata[0][3]
.sym 45476 rvsoc.data_adrs[28]
.sym 45477 rvsoc.mem_vdata[1][3]
.sym 45480 rvsoc.code_adrs[30]
.sym 45481 $abc$63009$new_ys__n12571_
.sym 45482 rvsoc.mem_vdata[1][17]
.sym 45483 rvsoc.mem_vdata[5][17]
.sym 45484 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 45485 rvsoc.clkn
.sym 45487 $abc$63009$new_n4019_
.sym 45488 rvsoc.uart0.cfg[23]
.sym 45489 $abc$63009$new_n3527_
.sym 45490 $abc$63009$new_n3529_
.sym 45491 $abc$63009$new_n3189_
.sym 45492 rvsoc.uart0.cfg[27]
.sym 45493 rvsoc.uart0.cfg[31]
.sym 45494 $abc$63009$new_n4017_
.sym 45495 rvsoc.mem_rcode[3]
.sym 45496 rvsoc.uart0.cfg[25]
.sym 45497 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[20]
.sym 45499 $abc$63009$new_n5828_
.sym 45500 rvsoc.mem_vdata[5][16]
.sym 45501 rvsoc.data_adrs[28]
.sym 45502 rvsoc.bootram.adrs[7]
.sym 45504 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 45505 rvsoc.data_adrs[28]
.sym 45506 $abc$63009$new_ys__n11721_
.sym 45507 rvsoc.mem_vdata[5][6]
.sym 45508 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$57001
.sym 45509 rvsoc.eram.adrs[8]
.sym 45510 rvsoc.data_wst[0]
.sym 45511 rvsoc.data_wdata[4]
.sym 45512 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 45514 rvsoc.uart0.div[19]
.sym 45515 rvsoc.cpu0.F_insn[14]
.sym 45516 rvsoc.data_adrs[3]
.sym 45517 $abc$63009$new_n4028_
.sym 45518 rvsoc.data_wdata[31]
.sym 45519 rvsoc.code_adrs[6]
.sym 45520 rvsoc.code_adrs[28]
.sym 45521 $abc$63009$new_n3225_
.sym 45522 rvsoc.code_adrs[29]
.sym 45528 $PACKER_GND_NET
.sym 45529 rvsoc.code_adrs[29]
.sym 45531 rvsoc.mem_vdata[2][16]
.sym 45532 rvsoc.mem_vdata[2][7]
.sym 45533 rvsoc.mem_vdata[1][2]
.sym 45534 $abc$63009$new_n5124_
.sym 45535 $abc$63009$new_n4028_
.sym 45537 rvsoc.data_adrs[29]
.sym 45539 $abc$63009$new_n5123_
.sym 45540 rvsoc.data_adrs[3]
.sym 45541 rvsoc.mem_vdata[1][2]
.sym 45542 rvsoc.mem_vdata[1][7]
.sym 45543 rvsoc.code_adrs[30]
.sym 45544 rvsoc.code_adrs[28]
.sym 45545 $abc$63009$new_n4029_
.sym 45546 rvsoc.mem_vdata[1][16]
.sym 45549 rvsoc.mem_vdata[3][2]
.sym 45550 rvsoc.data_adrs[2]
.sym 45553 rvsoc.uart0.div[26]
.sym 45554 $abc$63009$new_n3088_
.sym 45555 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 45556 rvsoc.data_adrs[28]
.sym 45557 rvsoc.mem_vdata[3][2]
.sym 45558 rvsoc.uart0.status[26]
.sym 45559 $abc$63009$new_n4030_
.sym 45561 rvsoc.data_adrs[2]
.sym 45562 rvsoc.uart0.status[26]
.sym 45563 rvsoc.uart0.div[26]
.sym 45564 rvsoc.data_adrs[3]
.sym 45567 rvsoc.mem_vdata[1][7]
.sym 45568 rvsoc.code_adrs[28]
.sym 45569 rvsoc.code_adrs[29]
.sym 45570 rvsoc.mem_vdata[2][7]
.sym 45573 rvsoc.mem_vdata[1][16]
.sym 45574 rvsoc.code_adrs[29]
.sym 45575 rvsoc.code_adrs[28]
.sym 45576 rvsoc.mem_vdata[2][16]
.sym 45579 rvsoc.code_adrs[29]
.sym 45580 rvsoc.mem_vdata[1][2]
.sym 45581 rvsoc.mem_vdata[3][2]
.sym 45582 rvsoc.code_adrs[28]
.sym 45585 $abc$63009$new_n4030_
.sym 45586 $abc$63009$new_n4028_
.sym 45587 rvsoc.code_adrs[30]
.sym 45588 $abc$63009$new_n4029_
.sym 45591 $abc$63009$new_n3088_
.sym 45592 $abc$63009$new_n5123_
.sym 45594 $abc$63009$new_n5124_
.sym 45597 $PACKER_GND_NET
.sym 45603 rvsoc.mem_vdata[1][2]
.sym 45604 rvsoc.data_adrs[29]
.sym 45605 rvsoc.data_adrs[28]
.sym 45606 rvsoc.mem_vdata[3][2]
.sym 45607 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 45608 rvsoc.clkn
.sym 45610 $abc$63009$new_n3553_
.sym 45611 $abc$63009$new_ys__n12571_
.sym 45612 rvsoc.mem_vdata[4][28]
.sym 45613 $abc$63009$new_ys__n2991_inv_
.sym 45614 $abc$63009$new_n5086_
.sym 45615 $abc$63009$new_n5087_
.sym 45616 $abc$63009$new_ys__n2996_inv_
.sym 45617 $abc$63009$new_n5822_
.sym 45618 rvsoc.cpu0.E_insn_typ[8]
.sym 45619 rvsoc.uart0.cfg[27]
.sym 45620 rvsoc.cpu0.D_insn[9]
.sym 45621 rvsoc.uart0.cfg[4]
.sym 45622 rvsoc.uart0.div[23]
.sym 45623 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 45624 rvsoc.mem_vdata[5][17]
.sym 45625 rvsoc.resetn
.sym 45626 $abc$63009$new_n4032_
.sym 45627 rvsoc.eram.adrs[6]
.sym 45628 $abc$63009$new_ys__n38_inv_
.sym 45629 rvsoc.mem_vdata[2][30]
.sym 45630 rvsoc.mem_vdata[15][3]
.sym 45631 rvsoc.mem_vdata[1][27]
.sym 45632 rvsoc.mem_vdata[4][23]
.sym 45633 $PACKER_VCC_NET
.sym 45634 rvsoc.code_adrs[31]
.sym 45635 rvsoc.cpu0.F_insn[26]
.sym 45636 rvsoc.data_adrs[2]
.sym 45637 rvsoc.eram.adrs[2]
.sym 45638 rvsoc.data_adrs[2]
.sym 45639 rvsoc.eram.adrs[7]
.sym 45640 $abc$63009$new_n3129_
.sym 45641 rvsoc.mem_vdata[2][31]
.sym 45642 rvsoc.uart0.rxbfr[7]
.sym 45643 rvsoc.code_adrs[31]
.sym 45644 rvsoc.uart0.status[12]
.sym 45645 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 45651 rvsoc.mem_vdata[2][3]
.sym 45652 rvsoc.code_adrs[28]
.sym 45653 rvsoc.code_adrs[30]
.sym 45654 rvsoc.data_adrs[2]
.sym 45655 rvsoc.data_adrs[28]
.sym 45658 rvsoc.mem_vdata[3][3]
.sym 45659 $abc$63009$new_n3553_
.sym 45661 rvsoc.code_adrs[30]
.sym 45662 rvsoc.mem_vdata[5][20]
.sym 45663 rvsoc.data_adrs[29]
.sym 45666 $abc$63009$new_n3554_
.sym 45667 rvsoc.mem_vdata[1][20]
.sym 45668 $abc$63009$new_ys__n12571_
.sym 45669 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 45670 rvsoc.mem_vdata[0][20]
.sym 45671 rvsoc.mem_vdata[2][20]
.sym 45672 $PACKER_GND_NET
.sym 45674 rvsoc.uart0.div[19]
.sym 45676 rvsoc.data_adrs[3]
.sym 45677 $abc$63009$new_n3555_
.sym 45680 rvsoc.uart0.status[19]
.sym 45682 rvsoc.code_adrs[29]
.sym 45684 $abc$63009$new_n3554_
.sym 45685 $abc$63009$new_n3553_
.sym 45686 rvsoc.code_adrs[30]
.sym 45687 $abc$63009$new_n3555_
.sym 45690 $PACKER_GND_NET
.sym 45696 rvsoc.mem_vdata[2][20]
.sym 45697 rvsoc.code_adrs[28]
.sym 45698 rvsoc.code_adrs[29]
.sym 45699 rvsoc.mem_vdata[0][20]
.sym 45702 rvsoc.data_adrs[29]
.sym 45703 rvsoc.mem_vdata[2][3]
.sym 45704 rvsoc.mem_vdata[3][3]
.sym 45705 rvsoc.data_adrs[28]
.sym 45708 rvsoc.uart0.status[19]
.sym 45709 rvsoc.uart0.div[19]
.sym 45710 rvsoc.data_adrs[3]
.sym 45711 rvsoc.data_adrs[2]
.sym 45716 $PACKER_GND_NET
.sym 45721 $PACKER_GND_NET
.sym 45726 $abc$63009$new_ys__n12571_
.sym 45727 rvsoc.mem_vdata[5][20]
.sym 45728 rvsoc.code_adrs[30]
.sym 45729 rvsoc.mem_vdata[1][20]
.sym 45730 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 45731 rvsoc.clkn
.sym 45733 $abc$63009$new_n2997_
.sym 45734 rvsoc.uart0.cfg[3]
.sym 45735 $abc$63009$new_ys__n3004_inv_
.sym 45736 $abc$63009$new_n5792_
.sym 45737 $abc$63009$new_ys__n3001_inv_
.sym 45738 rvsoc.uart0.cfg[20]
.sym 45739 rvsoc.uart0.cfg[28]
.sym 45740 $abc$63009$new_n2996_
.sym 45741 rvsoc.mem_vdata[4][16]
.sym 45742 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 45743 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 45744 rvsoc.cpu0.D_actv_pc[4]
.sym 45746 $abc$63009$new_ys__n2996_inv_
.sym 45747 rvsoc.cpu0.D_insn[25]
.sym 45748 $abc$63009$new_ys__n2343_
.sym 45749 rvsoc.code_adrs[30]
.sym 45750 $abc$63009$new_n3292_
.sym 45751 rvsoc.mem_vdata[15][23]
.sym 45752 rvsoc.cpu0.D_insn_typ[3]
.sym 45753 rvsoc.mem_vdata[2][21]
.sym 45754 rvsoc.data_adrs[2]
.sym 45755 $abc$63009$new_n4012_
.sym 45756 rvsoc.mem_vdata[15][16]
.sym 45757 rvsoc.mem_vdata[4][28]
.sym 45758 $PACKER_GND_NET
.sym 45759 rvsoc.cpu0.D_actv_pc[3]
.sym 45760 rvsoc.uart0.tx_divcnt[0]
.sym 45761 rvsoc.cpu0.F_insn[11]
.sym 45762 rvsoc.cpu0.D_insn_typ[12]
.sym 45763 rvsoc.mem_vdata[15][17]
.sym 45764 rvsoc.cpu0.D_insn[9]
.sym 45765 rvsoc.eram.adrs[7]
.sym 45766 rvsoc.code_adrs[4]
.sym 45767 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 45768 rvsoc.cpu0.F_insn_typ[13]
.sym 45774 $abc$63009$new_n4037_
.sym 45775 $abc$63009$new_ys__n4202_
.sym 45776 $abc$63009$new_ys__n4202_
.sym 45777 rvsoc.mem_rcode[26]
.sym 45778 rvsoc.mem_vdata[15][14]
.sym 45779 $abc$63009$new_ys__n5881_
.sym 45780 $abc$63009$new_ys__n11721_
.sym 45781 $abc$63009$new_ys__n4202_
.sym 45784 rvsoc.data_adrs[8]
.sym 45785 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 45787 rvsoc.code_adrs[12]
.sym 45788 rvsoc.mem_vdata[15][10]
.sym 45789 rvsoc.data_adrs[4]
.sym 45790 rvsoc.code_adrs[4]
.sym 45791 rvsoc.data_adrs[12]
.sym 45794 rvsoc.code_adrs[31]
.sym 45795 rvsoc.mem_vdata[15][13]
.sym 45797 $abc$63009$new_n4012_
.sym 45798 $abc$63009$new_n4032_
.sym 45799 rvsoc.code_adrs[8]
.sym 45801 rvsoc.data_wst[3]
.sym 45804 $abc$63009$new_ys__n2493_inv_
.sym 45807 rvsoc.code_adrs[12]
.sym 45808 $abc$63009$new_ys__n5881_
.sym 45810 rvsoc.data_adrs[12]
.sym 45813 rvsoc.data_adrs[8]
.sym 45815 $abc$63009$new_ys__n5881_
.sym 45816 rvsoc.code_adrs[8]
.sym 45819 rvsoc.code_adrs[31]
.sym 45820 $abc$63009$new_n4012_
.sym 45821 rvsoc.mem_vdata[15][14]
.sym 45822 $abc$63009$new_ys__n4202_
.sym 45825 $abc$63009$new_ys__n2493_inv_
.sym 45826 $abc$63009$new_ys__n11721_
.sym 45827 $abc$63009$new_ys__n5881_
.sym 45828 rvsoc.data_wst[3]
.sym 45831 $abc$63009$new_n4037_
.sym 45832 $abc$63009$new_ys__n4202_
.sym 45833 rvsoc.code_adrs[31]
.sym 45834 rvsoc.mem_vdata[15][10]
.sym 45837 $abc$63009$new_n4032_
.sym 45838 $abc$63009$new_ys__n4202_
.sym 45839 rvsoc.mem_vdata[15][13]
.sym 45840 rvsoc.code_adrs[31]
.sym 45846 rvsoc.mem_rcode[26]
.sym 45850 rvsoc.data_adrs[4]
.sym 45851 $abc$63009$new_ys__n5881_
.sym 45852 rvsoc.code_adrs[4]
.sym 45853 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 45854 rvsoc.clka
.sym 45856 rvsoc.mem_vdata[4][8]
.sym 45857 rvsoc.mem_vdata[4][20]
.sym 45858 rvsoc.eram.adrs[7]
.sym 45859 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53449
.sym 45860 $abc$63009$new_n3167_
.sym 45861 $abc$63009$new_n4018_
.sym 45862 $abc$63009$new_n3559_
.sym 45863 $abc$63009$new_ys__n2992_inv_
.sym 45866 $abc$63009$new_n3254_
.sym 45867 rvsoc.cpu0.D_insn[8]
.sym 45868 $abc$63009$new_ys__n1880_inv_
.sym 45869 rvsoc.gpio0.dir[3]
.sym 45870 $abc$63009$new_ys__n10983_inv_
.sym 45871 $abc$63009$new_ys__n11680_
.sym 45872 $abc$63009$new_ys__n4202_
.sym 45873 rvsoc.mem_vdata[15][31]
.sym 45874 rvsoc.mem_vdata[15][14]
.sym 45875 rvsoc.cpu0.E_Br_adrs[29]
.sym 45876 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 45877 rvsoc.cpu0.D_insn_typ[5]
.sym 45878 rvsoc.cpu0.F_insn[8]
.sym 45879 $abc$63009$new_ys__n3004_inv_
.sym 45880 rvsoc.cpu0.F_insn[9]
.sym 45881 rvsoc.mem_vdata[15][13]
.sym 45882 $abc$63009$new_ys__n1873_inv_
.sym 45883 rvsoc.cpu0.E_Br_adrs[6]
.sym 45884 rvsoc.data_wdata[27]
.sym 45885 rvsoc.cpu0.D_insn_typ[3]
.sym 45886 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[28]
.sym 45887 rvsoc.cpu0.D_insn_typ[4]
.sym 45888 $abc$63009$new_ys__n2493_inv_
.sym 45889 rvsoc.cpu0.D_insn_typ[7]
.sym 45890 $abc$63009$new_ys__n2493_inv_
.sym 45891 rvsoc.mem_vdata[4][2]
.sym 45897 rvsoc.code_adrs[31]
.sym 45902 rvsoc.cpu0.D_op1[0]
.sym 45903 rvsoc.mem_vdata[15][20]
.sym 45905 $abc$63009$new_n3552_
.sym 45906 rvsoc.cpu0.F_insn[9]
.sym 45908 rvsoc.data_adrs[2]
.sym 45909 rvsoc.uart0.status[0]
.sym 45910 rvsoc.resetn
.sym 45911 rvsoc.cpu0.D_insn_typ[4]
.sym 45915 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 45916 rvsoc.uart0.cfg[4]
.sym 45917 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[0]
.sym 45918 $abc$63009$new_ys__n4202_
.sym 45919 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[0]
.sym 45920 rvsoc.cpu0.D_insn_typ[0]
.sym 45921 rvsoc.cpu0.F_insn[11]
.sym 45922 rvsoc.cpu0.D_insn[7]
.sym 45923 rvsoc.uart0.status[4]
.sym 45924 rvsoc.cpu0.D_insn[20]
.sym 45926 rvsoc.data_adrs[3]
.sym 45927 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 45930 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[0]
.sym 45931 rvsoc.cpu0.D_insn_typ[0]
.sym 45932 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[0]
.sym 45933 rvsoc.cpu0.D_insn_typ[4]
.sym 45937 rvsoc.cpu0.F_insn[9]
.sym 45942 rvsoc.mem_vdata[15][20]
.sym 45943 $abc$63009$new_n3552_
.sym 45944 rvsoc.code_adrs[31]
.sym 45945 $abc$63009$new_ys__n4202_
.sym 45948 rvsoc.uart0.status[0]
.sym 45950 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 45951 rvsoc.resetn
.sym 45956 rvsoc.cpu0.D_insn[7]
.sym 45957 rvsoc.cpu0.D_op1[0]
.sym 45960 rvsoc.uart0.status[4]
.sym 45961 rvsoc.data_adrs[3]
.sym 45962 rvsoc.uart0.cfg[4]
.sym 45963 rvsoc.data_adrs[2]
.sym 45968 rvsoc.cpu0.D_insn[20]
.sym 45969 rvsoc.cpu0.D_op1[0]
.sym 45974 rvsoc.cpu0.F_insn[11]
.sym 45976 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 45977 rvsoc.clka
.sym 45978 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$32054[1]_$glb_sr
.sym 45979 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[0]
.sym 45980 $abc$63009$new_n3171_
.sym 45981 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[10]
.sym 45982 rvsoc.uart0.tx_divcnt[5]
.sym 45983 rvsoc.code_adrs[4]
.sym 45984 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[5]
.sym 45985 $abc$63009$new_n3175_
.sym 45986 rvsoc.code_adrs[6]
.sym 45987 rvsoc.cpu0.sys_mcause[7]
.sym 45988 rvsoc.uart0.tx_divcnt[1]
.sym 45989 rvsoc.spi0.status[6]
.sym 45990 $abc$63009$new_n3292_
.sym 45991 $abc$63009$new_n3230_
.sym 45992 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 45993 $abc$63009$new_n5824_
.sym 45994 $abc$63009$new_n3173_
.sym 45995 $abc$63009$new_n3203_
.sym 45996 $abc$63009$new_ys__n2292_inv_
.sym 45997 rvsoc.eram.adrs[3]
.sym 45998 rvsoc.mem_vdata[4][8]
.sym 45999 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$57001
.sym 46000 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[0]
.sym 46001 rvsoc.gpio0.dir[2]
.sym 46002 rvsoc.eram.adrs[7]
.sym 46003 rvsoc.data_wdata[4]
.sym 46004 rvsoc.cpu0.E_insn_typ[8]
.sym 46005 rvsoc.cpu0.D_actv_pc[12]
.sym 46007 $abc$63009$new_n3747_
.sym 46008 rvsoc.cpu0.D_actv_pc[0]
.sym 46009 $abc$63009$new_n2887_
.sym 46010 rvsoc.code_adrs[6]
.sym 46011 $abc$63009$new_ys__n1880_inv_
.sym 46012 rvsoc.data_adrs[3]
.sym 46013 rvsoc.cpu0.D_insn[10]
.sym 46014 rvsoc.cpu0.D_insn[11]
.sym 46020 $abc$63009$new_ys__n1915_inv_
.sym 46021 rvsoc.cpu0.sysregs[1][4]
.sym 46024 $abc$63009$new_ys__n2090_inv_
.sym 46025 $abc$63009$new_ys__n1885_
.sym 46027 rvsoc.cpu0.sysregs[1][0]
.sym 46028 rvsoc.cpu0.D_op1[0]
.sym 46031 rvsoc.cpu0.D_actv_pc[3]
.sym 46032 rvsoc.cpu0.D_actv_pc[0]
.sym 46033 $abc$63009$new_n3747_
.sym 46035 $abc$63009$new_n3775_
.sym 46038 rvsoc.cpu0.D_insn_typ[13]
.sym 46041 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[0]
.sym 46043 rvsoc.cpu0.sysregs[1][29]
.sym 46044 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[0]
.sym 46045 rvsoc.cpu0.D_insn_typ[12]
.sym 46046 $abc$63009$new_ys__n1887_inv_
.sym 46051 rvsoc.cpu0.D_insn_typ[14]
.sym 46056 rvsoc.cpu0.D_actv_pc[0]
.sym 46060 rvsoc.cpu0.D_actv_pc[3]
.sym 46065 rvsoc.cpu0.D_insn_typ[14]
.sym 46066 $abc$63009$new_ys__n1885_
.sym 46067 $abc$63009$new_n3775_
.sym 46068 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[0]
.sym 46072 $abc$63009$new_ys__n1915_inv_
.sym 46073 rvsoc.cpu0.sysregs[1][4]
.sym 46074 $abc$63009$new_n3747_
.sym 46077 $abc$63009$new_ys__n2090_inv_
.sym 46078 rvsoc.cpu0.sysregs[1][29]
.sym 46079 $abc$63009$new_n3747_
.sym 46085 rvsoc.cpu0.D_actv_pc[0]
.sym 46090 rvsoc.cpu0.sysregs[1][0]
.sym 46091 $abc$63009$new_n3747_
.sym 46092 $abc$63009$new_ys__n1887_inv_
.sym 46095 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[0]
.sym 46096 rvsoc.cpu0.D_insn_typ[12]
.sym 46097 rvsoc.cpu0.D_op1[0]
.sym 46098 rvsoc.cpu0.D_insn_typ[13]
.sym 46099 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 46100 rvsoc.clka
.sym 46102 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[16]
.sym 46103 rvsoc.cpu0.E_next_pc[5]
.sym 46104 rvsoc.cpu0.E_actv_pc[27]
.sym 46105 rvsoc.cpu0.E_actv_pc[12]
.sym 46106 $abc$63009$new_n4230_
.sym 46107 $abc$63009$new_ys__n12420_inv_
.sym 46108 rvsoc.data_wdata[4]
.sym 46109 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[13]
.sym 46111 $abc$63009$new_n3286_
.sym 46112 $abc$63009$new_n3286_
.sym 46113 rvsoc.cpu0.D_insn_typ[13]
.sym 46114 rvsoc.eram.adrs[8]
.sym 46115 rvsoc.uart0.tx_divcnt[10]
.sym 46116 rvsoc.eram.adrs[6]
.sym 46117 rvsoc.data_wst[3]
.sym 46118 rvsoc.cpu0.D_insn[30]
.sym 46119 rvsoc.cpu0.D_insn[11]
.sym 46120 rvsoc.mem_vdata[2][20]
.sym 46121 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[0]
.sym 46122 $abc$63009$new_ys__n3000_inv_
.sym 46123 rvsoc.uart0.div[4]
.sym 46124 rvsoc.cpu0.D_op1[0]
.sym 46125 rvsoc.cpu0.D_actv_pc[5]
.sym 46126 rvsoc.cpu0.F_next_pc[8]
.sym 46127 rvsoc.data_adrs[2]
.sym 46128 rvsoc.cpu0.D_insn[25]
.sym 46129 rvsoc.cpu0.D_insn[26]
.sym 46130 rvsoc.code_adrs[31]
.sym 46131 rvsoc.uart0.status[16]
.sym 46132 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 46133 rvsoc.cpu0.D_insn[20]
.sym 46134 $abc$63009$new_ys__n2493_inv_
.sym 46135 rvsoc.cpu0.D_actv_pc[8]
.sym 46136 rvsoc.code_adrs[8]
.sym 46137 $abc$63009$new_n3129_
.sym 46143 $abc$63009$new_ys__n1913_
.sym 46144 rvsoc.cpu0.F_next_pc[8]
.sym 46146 $abc$63009$new_n3503_
.sym 46147 rvsoc.cpu0.E_take_Br
.sym 46148 rvsoc.cpu0.D_insn_typ[14]
.sym 46149 $abc$63009$new_n3311_
.sym 46150 $abc$63009$new_n3792_
.sym 46151 $abc$63009$new_ys__n1941_
.sym 46152 rvsoc.cpu0.E_actv_pc[3]
.sym 46153 $abc$63009$new_ys__n2088_
.sym 46154 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[4]
.sym 46156 rvsoc.data_wdata[27]
.sym 46157 rvsoc.cpu0.sysregs[1][8]
.sym 46158 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[8]
.sym 46159 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[29]
.sym 46160 $abc$63009$new_ys__n2493_inv_
.sym 46161 $abc$63009$new_ys__n3517_
.sym 46162 rvsoc.cpu0.E_next_pc[3]
.sym 46164 rvsoc.cpu0.E_Br_adrs[8]
.sym 46166 rvsoc.cpu0.D_next_pc[3]
.sym 46167 $abc$63009$new_n3747_
.sym 46170 $abc$63009$new_n3892_
.sym 46172 $abc$63009$new_n3808_
.sym 46174 $abc$63009$new_ys__n1943_inv_
.sym 46176 $abc$63009$new_ys__n1913_
.sym 46177 $abc$63009$new_n3792_
.sym 46178 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[4]
.sym 46179 rvsoc.cpu0.D_insn_typ[14]
.sym 46182 rvsoc.cpu0.F_next_pc[8]
.sym 46183 rvsoc.cpu0.E_take_Br
.sym 46184 rvsoc.cpu0.E_Br_adrs[8]
.sym 46188 rvsoc.cpu0.E_actv_pc[3]
.sym 46189 $abc$63009$new_ys__n2493_inv_
.sym 46190 $abc$63009$new_n3311_
.sym 46191 rvsoc.cpu0.E_next_pc[3]
.sym 46194 rvsoc.cpu0.D_next_pc[3]
.sym 46200 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[29]
.sym 46201 rvsoc.cpu0.D_insn_typ[14]
.sym 46202 $abc$63009$new_n3892_
.sym 46203 $abc$63009$new_ys__n2088_
.sym 46206 $abc$63009$new_n3747_
.sym 46207 $abc$63009$new_ys__n1943_inv_
.sym 46208 rvsoc.cpu0.sysregs[1][8]
.sym 46212 rvsoc.data_wdata[27]
.sym 46213 $abc$63009$new_n3503_
.sym 46214 $abc$63009$new_ys__n3517_
.sym 46218 $abc$63009$new_ys__n1941_
.sym 46219 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[8]
.sym 46220 rvsoc.cpu0.D_insn_typ[14]
.sym 46221 $abc$63009$new_n3808_
.sym 46222 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 46223 rvsoc.clka
.sym 46225 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[22]
.sym 46226 rvsoc.cpu0.D_next_pc[5]
.sym 46227 $abc$63009$new_ys__n3517_
.sym 46228 rvsoc.cpu0.D_next_pc[1]
.sym 46229 rvsoc.code_adrs[9]
.sym 46230 $abc$63009$new_n3808_
.sym 46231 $abc$63009$new_ys__n2207_
.sym 46232 rvsoc.cpu0.D_next_pc[3]
.sym 46233 $abc$63009$new_n3447_
.sym 46234 rvsoc.uart0.tx_divcnt[13]
.sym 46236 rvsoc.cpu0.D_actv_pc[25]
.sym 46238 $abc$63009$new_n4231_
.sym 46239 rvsoc.uart0.div[21]
.sym 46240 rvsoc.eram.adrs[2]
.sym 46241 $abc$63009$new_ys__n44_
.sym 46242 $abc$63009$techmap$techmap4075\rvsoc.eram.bram_mem.15.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4050_Y
.sym 46243 rvsoc.cpu0.D_actv_pc[7]
.sym 46244 rvsoc.uart0.div[15]
.sym 46245 $abc$63009$new_ys__n2347_inv_
.sym 46246 rvsoc.cpu0.E_funct3[1]
.sym 46247 $abc$63009$new_ys__n6035_
.sym 46249 rvsoc.cpu0.D_op2[5]
.sym 46250 rvsoc.cpu0.D_actv_pc[20]
.sym 46251 $abc$63009$new_ys__n1790_
.sym 46253 rvsoc.cpu0.D_insn[14]
.sym 46254 rvsoc.cpu0.D_insn[24]
.sym 46255 rvsoc.cpu0.D_insn_typ[12]
.sym 46256 rvsoc.cpu0.F_insn_typ[13]
.sym 46257 rvsoc.cpu0.D_insn[9]
.sym 46258 $abc$63009$new_ys__n12441_inv_
.sym 46259 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 46260 rvsoc.cpu0.D_actv_pc[3]
.sym 46266 rvsoc.cpu0.D_actv_pc[6]
.sym 46270 rvsoc.cpu0.D_insn[22]
.sym 46271 rvsoc.cpu0.D_insn[21]
.sym 46274 rvsoc.cpu0.D_actv_pc[2]
.sym 46275 rvsoc.cpu0.D_actv_pc[1]
.sym 46276 rvsoc.cpu0.D_insn[23]
.sym 46278 rvsoc.cpu0.D_insn[24]
.sym 46281 rvsoc.cpu0.D_actv_pc[7]
.sym 46284 rvsoc.cpu0.D_actv_pc[3]
.sym 46285 rvsoc.cpu0.D_actv_pc[5]
.sym 46287 rvsoc.cpu0.D_insn[28]
.sym 46288 rvsoc.cpu0.D_insn[25]
.sym 46289 rvsoc.cpu0.D_insn[26]
.sym 46295 rvsoc.cpu0.D_actv_pc[8]
.sym 46296 rvsoc.cpu0.D_insn[27]
.sym 46297 rvsoc.cpu0.D_actv_pc[4]
.sym 46298 $auto$alumacc.cc:474:replace_alu$3193.C[2]
.sym 46300 rvsoc.cpu0.D_insn[21]
.sym 46301 rvsoc.cpu0.D_actv_pc[1]
.sym 46304 $auto$alumacc.cc:474:replace_alu$3193.C[3]
.sym 46306 rvsoc.cpu0.D_insn[22]
.sym 46307 rvsoc.cpu0.D_actv_pc[2]
.sym 46308 $auto$alumacc.cc:474:replace_alu$3193.C[2]
.sym 46310 $auto$alumacc.cc:474:replace_alu$3193.C[4]
.sym 46312 rvsoc.cpu0.D_insn[23]
.sym 46313 rvsoc.cpu0.D_actv_pc[3]
.sym 46314 $auto$alumacc.cc:474:replace_alu$3193.C[3]
.sym 46316 $auto$alumacc.cc:474:replace_alu$3193.C[5]
.sym 46318 rvsoc.cpu0.D_actv_pc[4]
.sym 46319 rvsoc.cpu0.D_insn[24]
.sym 46320 $auto$alumacc.cc:474:replace_alu$3193.C[4]
.sym 46322 $auto$alumacc.cc:474:replace_alu$3193.C[6]
.sym 46324 rvsoc.cpu0.D_actv_pc[5]
.sym 46325 rvsoc.cpu0.D_insn[25]
.sym 46326 $auto$alumacc.cc:474:replace_alu$3193.C[5]
.sym 46328 $auto$alumacc.cc:474:replace_alu$3193.C[7]
.sym 46330 rvsoc.cpu0.D_actv_pc[6]
.sym 46331 rvsoc.cpu0.D_insn[26]
.sym 46332 $auto$alumacc.cc:474:replace_alu$3193.C[6]
.sym 46334 $auto$alumacc.cc:474:replace_alu$3193.C[8]
.sym 46336 rvsoc.cpu0.D_insn[27]
.sym 46337 rvsoc.cpu0.D_actv_pc[7]
.sym 46338 $auto$alumacc.cc:474:replace_alu$3193.C[7]
.sym 46340 $auto$alumacc.cc:474:replace_alu$3193.C[9]
.sym 46342 rvsoc.cpu0.D_actv_pc[8]
.sym 46343 rvsoc.cpu0.D_insn[28]
.sym 46344 $auto$alumacc.cc:474:replace_alu$3193.C[8]
.sym 46348 $abc$63009$new_n4278_
.sym 46349 $abc$63009$new_n3468_
.sym 46350 $abc$63009$new_ys__n1957_inv_
.sym 46351 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$56737
.sym 46352 rvsoc.code_adrs[10]
.sym 46353 $abc$63009$new_n4279_
.sym 46354 rvsoc.cpu0.E_Br_adrs[10]
.sym 46355 rvsoc.cpu0.E_actv_pc[18]
.sym 46357 rvsoc.uart0.div[17]
.sym 46358 rvsoc.uart0.div[17]
.sym 46359 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[19]
.sym 46360 rvsoc.cpu0.D_actv_pc[6]
.sym 46361 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[8]
.sym 46362 $abc$63009$new_n3311_
.sym 46363 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[1]
.sym 46364 rvsoc.cpu0.D_insn[23]
.sym 46365 rvsoc.cpu0.F_next_pc[1]
.sym 46366 rvsoc.cpu0.F_next_pc[3]
.sym 46367 $abc$63009$new_ys__n1777_
.sym 46368 rvsoc.cpu0.D_insn_typ[13]
.sym 46369 rvsoc.cpu0.D_actv_pc[7]
.sym 46370 rvsoc.uart0.div[23]
.sym 46371 $abc$63009$new_ys__n3517_
.sym 46372 rvsoc.cpu0.D_insn[29]
.sym 46373 rvsoc.cpu0.D_insn_typ[3]
.sym 46374 rvsoc.cpu0.D_insn[16]
.sym 46375 rvsoc.cpu0.D_insn_typ[4]
.sym 46376 rvsoc.data_wdata[25]
.sym 46377 rvsoc.cpu0.D_insn_typ[7]
.sym 46378 $abc$63009$new_ys__n2493_inv_
.sym 46379 $abc$63009$new_ys__n1873_inv_
.sym 46380 rvsoc.cpu0.D_actv_pc[15]
.sym 46381 $abc$63009$new_n4278_
.sym 46382 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[28]
.sym 46383 rvsoc.cpu0.D_actv_pc[9]
.sym 46384 $auto$alumacc.cc:474:replace_alu$3193.C[9]
.sym 46390 rvsoc.cpu0.D_actv_pc[9]
.sym 46391 rvsoc.cpu0.D_actv_pc[13]
.sym 46392 rvsoc.cpu0.D_insn[13]
.sym 46393 rvsoc.cpu0.D_insn[14]
.sym 46395 rvsoc.cpu0.D_insn[30]
.sym 46397 rvsoc.cpu0.D_actv_pc[12]
.sym 46398 rvsoc.cpu0.D_insn[29]
.sym 46400 rvsoc.cpu0.D_insn[16]
.sym 46403 rvsoc.cpu0.D_insn[20]
.sym 46405 rvsoc.cpu0.D_insn[12]
.sym 46406 rvsoc.cpu0.D_actv_pc[15]
.sym 46407 rvsoc.cpu0.D_actv_pc[11]
.sym 46408 rvsoc.cpu0.D_actv_pc[10]
.sym 46412 rvsoc.cpu0.D_actv_pc[14]
.sym 46415 rvsoc.cpu0.D_actv_pc[16]
.sym 46416 rvsoc.cpu0.D_insn[15]
.sym 46421 $auto$alumacc.cc:474:replace_alu$3193.C[10]
.sym 46423 rvsoc.cpu0.D_actv_pc[9]
.sym 46424 rvsoc.cpu0.D_insn[29]
.sym 46425 $auto$alumacc.cc:474:replace_alu$3193.C[9]
.sym 46427 $auto$alumacc.cc:474:replace_alu$3193.C[11]
.sym 46429 rvsoc.cpu0.D_insn[30]
.sym 46430 rvsoc.cpu0.D_actv_pc[10]
.sym 46431 $auto$alumacc.cc:474:replace_alu$3193.C[10]
.sym 46433 $auto$alumacc.cc:474:replace_alu$3193.C[12]
.sym 46435 rvsoc.cpu0.D_insn[20]
.sym 46436 rvsoc.cpu0.D_actv_pc[11]
.sym 46437 $auto$alumacc.cc:474:replace_alu$3193.C[11]
.sym 46439 $auto$alumacc.cc:474:replace_alu$3193.C[13]
.sym 46441 rvsoc.cpu0.D_insn[12]
.sym 46442 rvsoc.cpu0.D_actv_pc[12]
.sym 46443 $auto$alumacc.cc:474:replace_alu$3193.C[12]
.sym 46445 $auto$alumacc.cc:474:replace_alu$3193.C[14]
.sym 46447 rvsoc.cpu0.D_insn[13]
.sym 46448 rvsoc.cpu0.D_actv_pc[13]
.sym 46449 $auto$alumacc.cc:474:replace_alu$3193.C[13]
.sym 46451 $auto$alumacc.cc:474:replace_alu$3193.C[15]
.sym 46453 rvsoc.cpu0.D_insn[14]
.sym 46454 rvsoc.cpu0.D_actv_pc[14]
.sym 46455 $auto$alumacc.cc:474:replace_alu$3193.C[14]
.sym 46457 $auto$alumacc.cc:474:replace_alu$3193.C[16]
.sym 46459 rvsoc.cpu0.D_actv_pc[15]
.sym 46460 rvsoc.cpu0.D_insn[15]
.sym 46461 $auto$alumacc.cc:474:replace_alu$3193.C[15]
.sym 46463 $auto$alumacc.cc:474:replace_alu$3193.C[17]
.sym 46465 rvsoc.cpu0.D_insn[16]
.sym 46466 rvsoc.cpu0.D_actv_pc[16]
.sym 46467 $auto$alumacc.cc:474:replace_alu$3193.C[16]
.sym 46471 rvsoc.cpu0.E_next_pc[20]
.sym 46472 $abc$63009$new_ys__n1950_inv_
.sym 46473 rvsoc.cpu0.E_Br_adrs[9]
.sym 46474 rvsoc.cpu0.E_actv_pc[20]
.sym 46475 rvsoc.cpu0.E_Br_adrs[21]
.sym 46476 rvsoc.cpu0.E_Br_adrs[18]
.sym 46477 rvsoc.cpu0.E_Br_adrs[22]
.sym 46478 $abc$63009$new_ys__n12439_inv_
.sym 46481 rvsoc.cpu0.F_insn[13]
.sym 46482 $abc$63009$new_n3288_
.sym 46483 rvsoc.cpu0.D_actv_pc[12]
.sym 46484 rvsoc.cpu0.F_next_pc[10]
.sym 46485 rvsoc.data_wdata[24]
.sym 46486 rvsoc.mem_vdata[2][23]
.sym 46487 rvsoc.cpu0.D_actv_pc[13]
.sym 46488 rvsoc.uart0.div[31]
.sym 46489 rvsoc.cpu0.D_insn[14]
.sym 46490 rvsoc.code_adrs[12]
.sym 46491 $abc$63009$new_ys__n1955_
.sym 46492 rvsoc.cpu0.sysregs[1][20]
.sym 46493 rvsoc.cpu0.D_actv_pc[28]
.sym 46495 rvsoc.data_wdata[4]
.sym 46496 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[11]
.sym 46497 $abc$63009$new_n4871_
.sym 46498 rvsoc.cpu0.D_actv_pc[14]
.sym 46499 $abc$63009$new_n3747_
.sym 46500 rvsoc.cpu0.D_insn[19]
.sym 46501 rvsoc.cpu0.D_actv_pc[16]
.sym 46502 rvsoc.cpu0.D_actv_pc[26]
.sym 46503 $abc$63009$new_ys__n1880_inv_
.sym 46504 rvsoc.cpu0.D_actv_pc[18]
.sym 46505 rvsoc.cpu0.D_insn[10]
.sym 46506 rvsoc.cpu0.D_insn[11]
.sym 46507 $auto$alumacc.cc:474:replace_alu$3193.C[17]
.sym 46513 rvsoc.cpu0.D_insn[31]
.sym 46514 rvsoc.cpu0.D_actv_pc[17]
.sym 46515 rvsoc.cpu0.D_insn[18]
.sym 46516 rvsoc.cpu0.D_insn[19]
.sym 46517 rvsoc.cpu0.D_actv_pc[24]
.sym 46518 rvsoc.cpu0.D_insn[31]
.sym 46520 rvsoc.cpu0.D_actv_pc[23]
.sym 46522 rvsoc.cpu0.D_actv_pc[21]
.sym 46526 rvsoc.cpu0.D_insn[17]
.sym 46528 rvsoc.cpu0.D_actv_pc[18]
.sym 46529 rvsoc.cpu0.D_actv_pc[19]
.sym 46532 rvsoc.cpu0.D_actv_pc[22]
.sym 46533 rvsoc.cpu0.D_actv_pc[20]
.sym 46544 $auto$alumacc.cc:474:replace_alu$3193.C[18]
.sym 46546 rvsoc.cpu0.D_insn[17]
.sym 46547 rvsoc.cpu0.D_actv_pc[17]
.sym 46548 $auto$alumacc.cc:474:replace_alu$3193.C[17]
.sym 46550 $auto$alumacc.cc:474:replace_alu$3193.C[19]
.sym 46552 rvsoc.cpu0.D_actv_pc[18]
.sym 46553 rvsoc.cpu0.D_insn[18]
.sym 46554 $auto$alumacc.cc:474:replace_alu$3193.C[18]
.sym 46556 $auto$alumacc.cc:474:replace_alu$3193.C[20]
.sym 46558 rvsoc.cpu0.D_actv_pc[19]
.sym 46559 rvsoc.cpu0.D_insn[19]
.sym 46560 $auto$alumacc.cc:474:replace_alu$3193.C[19]
.sym 46562 $auto$alumacc.cc:474:replace_alu$3193.C[21]
.sym 46564 rvsoc.cpu0.D_insn[31]
.sym 46565 rvsoc.cpu0.D_actv_pc[20]
.sym 46566 $auto$alumacc.cc:474:replace_alu$3193.C[20]
.sym 46568 $auto$alumacc.cc:474:replace_alu$3193.C[22]
.sym 46570 rvsoc.cpu0.D_actv_pc[21]
.sym 46571 rvsoc.cpu0.D_insn[31]
.sym 46572 $auto$alumacc.cc:474:replace_alu$3193.C[21]
.sym 46574 $auto$alumacc.cc:474:replace_alu$3193.C[23]
.sym 46576 rvsoc.cpu0.D_actv_pc[22]
.sym 46577 rvsoc.cpu0.D_insn[31]
.sym 46578 $auto$alumacc.cc:474:replace_alu$3193.C[22]
.sym 46580 $auto$alumacc.cc:474:replace_alu$3193.C[24]
.sym 46582 rvsoc.cpu0.D_actv_pc[23]
.sym 46583 rvsoc.cpu0.D_insn[31]
.sym 46584 $auto$alumacc.cc:474:replace_alu$3193.C[23]
.sym 46586 $auto$alumacc.cc:474:replace_alu$3193.C[25]
.sym 46588 rvsoc.cpu0.D_insn[31]
.sym 46589 rvsoc.cpu0.D_actv_pc[24]
.sym 46590 $auto$alumacc.cc:474:replace_alu$3193.C[24]
.sym 46594 $abc$63009$new_ys__n2062_inv_
.sym 46595 $abc$63009$new_ys__n2069_inv_
.sym 46596 $abc$63009$new_ys__n2097_inv_
.sym 46597 $abc$63009$new_ys__n2032_
.sym 46598 rvsoc.mem_vdata[5][2]
.sym 46599 rvsoc.code_adrs[14]
.sym 46600 $abc$63009$new_ys__n2034_inv_
.sym 46601 $abc$63009$new_ys__n1692_inv_
.sym 46603 rvsoc.cpu0.E_Br_adrs[18]
.sym 46606 rvsoc.cpu0.D_actv_pc[23]
.sym 46607 rvsoc.cpu0.D_insn_typ[13]
.sym 46608 rvsoc.cpu0.D_actv_pc[21]
.sym 46609 $abc$63009$new_n3510_
.sym 46610 rvsoc.cpu0.D_actv_pc[17]
.sym 46611 rvsoc.cpu0.D_insn[18]
.sym 46613 rvsoc.cpu0.D_next_pc[18]
.sym 46614 rvsoc.cpu0.D_insn[31]
.sym 46615 $abc$63009$new_ys__n6074_
.sym 46616 rvsoc.data_wdata[11]
.sym 46617 rvsoc.cpu0.D_next_pc[13]
.sym 46618 rvsoc.cpu0.D_actv_pc[22]
.sym 46619 rvsoc.cpu0.D_insn[25]
.sym 46620 rvsoc.cpu0.sysregs[1][22]
.sym 46621 rvsoc.cpu0.D_insn[27]
.sym 46622 $abc$63009$new_ys__n2493_inv_
.sym 46623 rvsoc.uart0.status[16]
.sym 46624 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 46625 rvsoc.cpu0.D_insn[20]
.sym 46626 rvsoc.data_adrs[2]
.sym 46627 rvsoc.code_adrs[1]
.sym 46628 rvsoc.cpu0.D_insn[15]
.sym 46629 rvsoc.cpu0.D_insn[26]
.sym 46630 $auto$alumacc.cc:474:replace_alu$3193.C[25]
.sym 46638 rvsoc.code_adrs[1]
.sym 46645 rvsoc.cpu0.D_actv_pc[30]
.sym 46646 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$30643
.sym 46649 rvsoc.cpu0.D_actv_pc[31]
.sym 46651 rvsoc.cpu0.D_actv_pc[25]
.sym 46653 rvsoc.cpu0.D_actv_pc[28]
.sym 46654 rvsoc.cpu0.D_actv_pc[29]
.sym 46655 rvsoc.cpu0.D_insn[31]
.sym 46656 rvsoc.cpu0.D_insn[31]
.sym 46657 rvsoc.cpu0.D_actv_pc[27]
.sym 46662 rvsoc.cpu0.D_actv_pc[26]
.sym 46663 rvsoc.cpu0.D_insn[31]
.sym 46664 rvsoc.cpu0.D_insn[31]
.sym 46667 $auto$alumacc.cc:474:replace_alu$3193.C[26]
.sym 46669 rvsoc.cpu0.D_insn[31]
.sym 46670 rvsoc.cpu0.D_actv_pc[25]
.sym 46671 $auto$alumacc.cc:474:replace_alu$3193.C[25]
.sym 46673 $auto$alumacc.cc:474:replace_alu$3193.C[27]
.sym 46675 rvsoc.cpu0.D_actv_pc[26]
.sym 46676 rvsoc.cpu0.D_insn[31]
.sym 46677 $auto$alumacc.cc:474:replace_alu$3193.C[26]
.sym 46679 $auto$alumacc.cc:474:replace_alu$3193.C[28]
.sym 46681 rvsoc.cpu0.D_insn[31]
.sym 46682 rvsoc.cpu0.D_actv_pc[27]
.sym 46683 $auto$alumacc.cc:474:replace_alu$3193.C[27]
.sym 46685 $auto$alumacc.cc:474:replace_alu$3193.C[29]
.sym 46687 rvsoc.cpu0.D_actv_pc[28]
.sym 46688 rvsoc.cpu0.D_insn[31]
.sym 46689 $auto$alumacc.cc:474:replace_alu$3193.C[28]
.sym 46691 $auto$alumacc.cc:474:replace_alu$3193.C[30]
.sym 46693 rvsoc.cpu0.D_actv_pc[29]
.sym 46694 rvsoc.cpu0.D_insn[31]
.sym 46695 $auto$alumacc.cc:474:replace_alu$3193.C[29]
.sym 46697 $auto$alumacc.cc:474:replace_alu$3193.C[31]
.sym 46699 rvsoc.cpu0.D_insn[31]
.sym 46700 rvsoc.cpu0.D_actv_pc[30]
.sym 46701 $auto$alumacc.cc:474:replace_alu$3193.C[30]
.sym 46704 rvsoc.cpu0.D_insn[31]
.sym 46705 rvsoc.cpu0.D_actv_pc[31]
.sym 46707 $auto$alumacc.cc:474:replace_alu$3193.C[31]
.sym 46710 rvsoc.code_adrs[1]
.sym 46714 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$30643
.sym 46715 rvsoc.clka
.sym 46716 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 46718 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[13]
.sym 46719 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[14]
.sym 46720 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[15]
.sym 46721 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[16]
.sym 46722 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[17]
.sym 46723 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[18]
.sym 46724 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[19]
.sym 46725 rvsoc.cpu0.E_Br_adrs[25]
.sym 46726 rvsoc.cpu0.E_op1[7]
.sym 46727 rvsoc.eram.adrs[2]
.sym 46728 rvsoc.uart0.div[31]
.sym 46729 rvsoc.code_adrs[30]
.sym 46730 rvsoc.data_wdata[21]
.sym 46731 rvsoc.cpu0.E_Br_adrs[14]
.sym 46732 rvsoc.cpu0.D_actv_pc[10]
.sym 46733 rvsoc.cpu0.D_actv_pc[30]
.sym 46734 $abc$63009$new_ys__n1692_inv_
.sym 46735 rvsoc.data_wdata[17]
.sym 46737 $abc$63009$new_n3518_
.sym 46738 rvsoc.cpu0.sysregs[1][15]
.sym 46739 rvsoc.cpu0.D_op1[4]
.sym 46740 rvsoc.spi0.log2div[2]
.sym 46741 rvsoc.cpu0.D_actv_pc[17]
.sym 46742 rvsoc.cpu0.D_actv_pc[20]
.sym 46743 rvsoc.cpu0.D_insn_typ[12]
.sym 46744 rvsoc.cpu0.sysregs[3][21]
.sym 46745 rvsoc.cpu0.D_insn[14]
.sym 46746 rvsoc.cpu0.D_actv_pc[19]
.sym 46747 rvsoc.cpu0.D_op1[15]
.sym 46748 rvsoc.cpu0.F_insn_typ[13]
.sym 46749 rvsoc.cpu0.D_insn[9]
.sym 46750 rvsoc.cpu0.D_insn[24]
.sym 46751 rvsoc.cpu0.D_insn[12]
.sym 46752 rvsoc.cpu0.D_op2[5]
.sym 46759 rvsoc.cpu0.D_op1[2]
.sym 46760 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[27]
.sym 46761 rvsoc.cpu0.D_insn_typ[12]
.sym 46762 $abc$63009$new_ys__n2269_
.sym 46763 $abc$63009$new_n3884_
.sym 46764 $abc$63009$new_ys__n2074_
.sym 46766 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[15]
.sym 46767 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[2]
.sym 46768 rvsoc.cpu0.D_insn[16]
.sym 46769 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 46771 $abc$63009$new_ys__n11680_
.sym 46773 rvsoc.cpu0.D_op1[15]
.sym 46774 rvsoc.cpu0.D_insn_typ[13]
.sym 46776 rvsoc.cpu0.D_insn[19]
.sym 46778 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[16]
.sym 46779 rvsoc.cpu0.D_insn_typ[14]
.sym 46780 $PACKER_GND_NET
.sym 46781 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[19]
.sym 46782 $abc$63009$new_ys__n2493_inv_
.sym 46784 rvsoc.cpu0.D_insn_typ[7]
.sym 46785 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[15]
.sym 46786 rvsoc.spi0.status[0]
.sym 46787 rvsoc.cpu0.D_insn_typ[3]
.sym 46788 rvsoc.cpu0.D_insn[15]
.sym 46791 rvsoc.cpu0.D_insn_typ[13]
.sym 46792 rvsoc.cpu0.D_insn_typ[12]
.sym 46793 rvsoc.cpu0.D_op1[15]
.sym 46794 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[15]
.sym 46797 $abc$63009$new_ys__n2493_inv_
.sym 46798 $abc$63009$new_ys__n2269_
.sym 46799 rvsoc.spi0.status[0]
.sym 46800 $abc$63009$new_ys__n11680_
.sym 46803 rvsoc.cpu0.D_insn[19]
.sym 46804 rvsoc.cpu0.D_insn_typ[7]
.sym 46805 rvsoc.cpu0.D_insn_typ[3]
.sym 46806 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[19]
.sym 46809 rvsoc.cpu0.D_insn[15]
.sym 46810 rvsoc.cpu0.D_insn_typ[3]
.sym 46811 rvsoc.cpu0.D_insn_typ[7]
.sym 46812 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[15]
.sym 46815 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[2]
.sym 46816 rvsoc.cpu0.D_op1[2]
.sym 46817 rvsoc.cpu0.D_insn_typ[13]
.sym 46818 rvsoc.cpu0.D_insn_typ[12]
.sym 46821 rvsoc.cpu0.D_insn_typ[7]
.sym 46822 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[16]
.sym 46823 rvsoc.cpu0.D_insn[16]
.sym 46824 rvsoc.cpu0.D_insn_typ[3]
.sym 46829 $PACKER_GND_NET
.sym 46833 rvsoc.cpu0.D_insn_typ[14]
.sym 46834 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[27]
.sym 46835 $abc$63009$new_n3884_
.sym 46836 $abc$63009$new_ys__n2074_
.sym 46837 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 46838 rvsoc.clkn
.sym 46840 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[20]
.sym 46841 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[21]
.sym 46842 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[22]
.sym 46843 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[23]
.sym 46844 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[24]
.sym 46845 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[25]
.sym 46846 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[26]
.sym 46847 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[27]
.sym 46848 rvsoc.eram.adrs[10]
.sym 46850 rvsoc.uart0.div[3]
.sym 46853 rvsoc.cpu0.E_take_Br
.sym 46855 rvsoc.cpu0.D_next_pc[24]
.sym 46856 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[6]
.sym 46857 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[1]
.sym 46858 $abc$63009$new_ys__n1602_inv_
.sym 46859 $abc$63009$new_n4356_
.sym 46860 $abc$63009$new_ys__n2074_
.sym 46861 $abc$63009$new_n5962_
.sym 46862 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[15]
.sym 46863 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[14]
.sym 46864 rvsoc.cpu0.E_op1[0]
.sym 46865 rvsoc.cpu0.D_insn_typ[3]
.sym 46866 rvsoc.cpu0.D_next_pc[28]
.sym 46867 $abc$63009$new_ys__n1873_inv_
.sym 46868 rvsoc.cpu0.D_insn_typ[4]
.sym 46869 rvsoc.cpu0.D_insn[29]
.sym 46870 rvsoc.cpu0.D_insn_typ[7]
.sym 46871 rvsoc.cpu0.D_actv_pc[29]
.sym 46872 rvsoc.data_wdata[25]
.sym 46873 rvsoc.cpu0.D_insn_typ[3]
.sym 46874 $abc$63009$new_n4278_
.sym 46875 rvsoc.cpu0.D_actv_pc[24]
.sym 46882 $abc$63009$new_ys__n2055_inv_
.sym 46883 $abc$63009$new_n3900_
.sym 46884 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[24]
.sym 46885 $abc$63009$new_n3872_
.sym 46886 $abc$63009$new_ys__n2018_
.sym 46887 $abc$63009$new_ys__n2102_
.sym 46888 $abc$63009$new_ys__n2076_inv_
.sym 46889 $abc$63009$new_ys__n2104_inv_
.sym 46892 $abc$63009$new_n3856_
.sym 46893 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[31]
.sym 46896 $abc$63009$new_ys__n2025_
.sym 46897 $abc$63009$new_n3852_
.sym 46898 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[20]
.sym 46899 $abc$63009$new_ys__n2053_
.sym 46902 rvsoc.cpu0.sysregs[1][24]
.sym 46904 rvsoc.cpu0.sysregs[1][27]
.sym 46905 rvsoc.cpu0.D_insn_typ[14]
.sym 46906 $abc$63009$new_n3747_
.sym 46907 $abc$63009$new_ys__n2020_inv_
.sym 46909 rvsoc.cpu0.sysregs[1][31]
.sym 46910 rvsoc.cpu0.sysregs[1][19]
.sym 46912 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[19]
.sym 46914 $abc$63009$new_ys__n2102_
.sym 46915 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[31]
.sym 46916 $abc$63009$new_n3900_
.sym 46917 rvsoc.cpu0.D_insn_typ[14]
.sym 46920 rvsoc.cpu0.D_insn_typ[14]
.sym 46921 $abc$63009$new_n3872_
.sym 46922 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[24]
.sym 46923 $abc$63009$new_ys__n2053_
.sym 46926 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[19]
.sym 46927 rvsoc.cpu0.D_insn_typ[14]
.sym 46928 $abc$63009$new_n3852_
.sym 46929 $abc$63009$new_ys__n2018_
.sym 46932 rvsoc.cpu0.sysregs[1][31]
.sym 46933 $abc$63009$new_n3747_
.sym 46934 $abc$63009$new_ys__n2104_inv_
.sym 46938 $abc$63009$new_ys__n2025_
.sym 46939 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[20]
.sym 46940 $abc$63009$new_n3856_
.sym 46941 rvsoc.cpu0.D_insn_typ[14]
.sym 46944 rvsoc.cpu0.sysregs[1][24]
.sym 46945 $abc$63009$new_n3747_
.sym 46946 $abc$63009$new_ys__n2055_inv_
.sym 46950 rvsoc.cpu0.sysregs[1][19]
.sym 46952 $abc$63009$new_n3747_
.sym 46953 $abc$63009$new_ys__n2020_inv_
.sym 46956 $abc$63009$new_ys__n2076_inv_
.sym 46958 rvsoc.cpu0.sysregs[1][27]
.sym 46959 $abc$63009$new_n3747_
.sym 46960 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 46961 rvsoc.clka
.sym 46963 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[28]
.sym 46964 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[29]
.sym 46965 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[30]
.sym 46966 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[31]
.sym 46967 $abc$63009$new_ys__n1572_inv_
.sym 46968 rvsoc.cpu0.E_next_pc[28]
.sym 46969 rvsoc.cpu0.E_op1[0]
.sym 46970 $abc$63009$new_n4580_
.sym 46971 $abc$63009$new_ys__n1412_
.sym 46972 $abc$63009$new_n4514_
.sym 46973 rvsoc.uart0.status[28]
.sym 46975 $abc$63009$new_ys__n1527_inv_
.sym 46976 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[26]
.sym 46977 rvsoc.cpu0.E_Br_adrs[24]
.sym 46978 rvsoc.cpu0.D_insn_typ[13]
.sym 46979 rvsoc.data_wdata[24]
.sym 46980 $abc$63009$new_n4165_
.sym 46981 $abc$63009$new_n3872_
.sym 46982 rvsoc.cpu0.D_insn_typ[13]
.sym 46983 rvsoc.cpu0.E_Br_adrs[31]
.sym 46984 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[15]
.sym 46985 $abc$63009$new_ys__n2027_inv_
.sym 46986 rvsoc.cpu0.D_actv_pc[25]
.sym 46987 rvsoc.cpu0.D_insn[11]
.sym 46988 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 46989 rvsoc.data_adrs[3]
.sym 46990 $abc$63009$new_n3828_
.sym 46991 rvsoc.spi0.status[0]
.sym 46992 $abc$63009$new_n3747_
.sym 46993 rvsoc.cpu0.D_insn[10]
.sym 46994 rvsoc.cpu0.D_actv_pc[26]
.sym 46995 $abc$63009$new_ys__n1880_inv_
.sym 46996 rvsoc.cpu0.E_Br_adrs[19]
.sym 46997 $abc$63009$new_n4871_
.sym 46998 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 47004 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[20]
.sym 47006 $abc$63009$new_ys__n1880_inv_
.sym 47007 rvsoc.cpu0.D_actv_pc[5]
.sym 47009 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[6]
.sym 47011 $abc$63009$new_n4584_
.sym 47012 rvsoc.cpu0.D_actv_pc[18]
.sym 47013 $abc$63009$new_n4583_
.sym 47014 rvsoc.cpu0.D_insn_typ[0]
.sym 47015 rvsoc.cpu0.D_insn_typ[12]
.sym 47016 rvsoc.cpu0.D_funct3[0]
.sym 47017 rvsoc.cpu0.D_insn[18]
.sym 47018 rvsoc.cpu0.F_insn_typ[13]
.sym 47019 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[6]
.sym 47022 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 47023 $abc$63009$new_n3748_
.sym 47024 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[6]
.sym 47025 rvsoc.cpu0.D_insn_typ[3]
.sym 47027 $abc$63009$new_n4580_
.sym 47028 rvsoc.cpu0.D_insn_typ[4]
.sym 47029 $abc$63009$new_ys__n5529_
.sym 47030 rvsoc.cpu0.D_insn_typ[7]
.sym 47031 rvsoc.cpu0.D_insn[20]
.sym 47032 rvsoc.cpu0.D_insn_typ[13]
.sym 47033 rvsoc.cpu0.D_op1[6]
.sym 47034 $abc$63009$new_n4278_
.sym 47035 $abc$63009$new_n4165_
.sym 47037 $abc$63009$new_ys__n1880_inv_
.sym 47038 rvsoc.cpu0.D_actv_pc[18]
.sym 47039 $abc$63009$new_n4583_
.sym 47040 $abc$63009$new_n4580_
.sym 47043 $abc$63009$new_n4584_
.sym 47044 rvsoc.cpu0.D_insn[18]
.sym 47045 rvsoc.cpu0.D_insn_typ[7]
.sym 47049 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[6]
.sym 47050 rvsoc.cpu0.D_insn_typ[4]
.sym 47051 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[6]
.sym 47052 rvsoc.cpu0.D_insn_typ[0]
.sym 47055 rvsoc.cpu0.D_insn_typ[7]
.sym 47056 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[20]
.sym 47057 rvsoc.cpu0.D_insn_typ[3]
.sym 47058 rvsoc.cpu0.D_insn[20]
.sym 47064 rvsoc.cpu0.F_insn_typ[13]
.sym 47067 $abc$63009$new_n3748_
.sym 47068 rvsoc.cpu0.D_insn_typ[12]
.sym 47069 rvsoc.cpu0.D_funct3[0]
.sym 47070 $abc$63009$new_ys__n5529_
.sym 47073 rvsoc.cpu0.D_op1[6]
.sym 47074 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[6]
.sym 47075 rvsoc.cpu0.D_insn_typ[12]
.sym 47076 rvsoc.cpu0.D_insn_typ[13]
.sym 47079 $abc$63009$new_n4278_
.sym 47080 $abc$63009$new_n4165_
.sym 47081 rvsoc.cpu0.D_actv_pc[5]
.sym 47083 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 47084 rvsoc.clka
.sym 47085 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$32054[1]_$glb_sr
.sym 47086 rvsoc.cpu0.F_actv_pc[14]
.sym 47087 $abc$63009$new_n5850_
.sym 47088 rvsoc.cpu0.F_actv_pc[4]
.sym 47089 rvsoc.cpu0.F_actv_pc[1]
.sym 47090 $abc$63009$new_ys__n1542_inv_
.sym 47091 $abc$63009$new_n3183_
.sym 47092 $abc$63009$new_ys__n1452_inv_
.sym 47093 rvsoc.cpu0.F_actv_pc[10]
.sym 47094 $abc$63009$new_ys__n1672_
.sym 47095 rvsoc.cpu0.D_insn[9]
.sym 47096 rvsoc.cpu0.D_op1[20]
.sym 47097 rvsoc.uart0.cfg[4]
.sym 47098 $abc$63009$new_n4579_
.sym 47099 $abc$63009$new_n3290_
.sym 47100 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[24]
.sym 47101 rvsoc.data_wdata[16]
.sym 47102 rvsoc.cpu0.D_actv_pc[30]
.sym 47103 rvsoc.cpu0.D_insn[31]
.sym 47104 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[22]
.sym 47105 rvsoc.cpu0.D_op1[0]
.sym 47106 rvsoc.uart0.div[23]
.sym 47107 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[6]
.sym 47108 rvsoc.cpu0.D_actv_pc[18]
.sym 47109 rvsoc.cpu0.D_insn[28]
.sym 47110 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[6]
.sym 47111 rvsoc.cpu0.D_insn[25]
.sym 47112 rvsoc.cpu0.D_op1[3]
.sym 47113 rvsoc.cpu0.D_insn[15]
.sym 47114 rvsoc.cpu0.D_insn[27]
.sym 47115 rvsoc.code_adrs[1]
.sym 47116 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 47117 rvsoc.cpu0.D_insn[20]
.sym 47118 rvsoc.cpu0.E_op1[0]
.sym 47119 rvsoc.cpu0.D_op1[6]
.sym 47120 rvsoc.cpu0.F_actv_pc[25]
.sym 47121 rvsoc.cpu0.D_insn[26]
.sym 47128 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[12]
.sym 47130 $abc$63009$new_ys__n1587_inv_
.sym 47131 rvsoc.cpu0.D_actv_pc[14]
.sym 47132 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[13]
.sym 47133 $abc$63009$new_n4119_
.sym 47136 rvsoc.cpu0.D_op1[12]
.sym 47137 $abc$63009$new_ys__n1873_inv_
.sym 47138 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[16]
.sym 47139 rvsoc.cpu0.D_insn_typ[13]
.sym 47140 rvsoc.cpu0.D_insn_typ[4]
.sym 47141 rvsoc.data_wdata[17]
.sym 47142 rvsoc.cpu0.D_op1[13]
.sym 47145 $abc$63009$new_ys__n5410_inv_
.sym 47146 rvsoc.cpu0.D_insn_typ[0]
.sym 47147 rvsoc.cpu0.sys_mcause[20]
.sym 47148 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[12]
.sym 47149 rvsoc.cpu0.D_insn_typ[12]
.sym 47150 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[13]
.sym 47152 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[13]
.sym 47153 $abc$63009$new_ys__n1580_
.sym 47154 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 47155 $abc$63009$new_ys__n1880_inv_
.sym 47157 rvsoc.cpu0.D_op1[16]
.sym 47158 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[12]
.sym 47160 rvsoc.cpu0.D_insn_typ[4]
.sym 47161 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[13]
.sym 47162 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[13]
.sym 47163 rvsoc.cpu0.D_insn_typ[0]
.sym 47166 rvsoc.cpu0.D_insn_typ[0]
.sym 47167 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[12]
.sym 47168 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[12]
.sym 47169 rvsoc.cpu0.D_insn_typ[4]
.sym 47172 rvsoc.cpu0.D_insn_typ[12]
.sym 47173 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[12]
.sym 47174 rvsoc.cpu0.D_op1[12]
.sym 47175 rvsoc.cpu0.D_insn_typ[13]
.sym 47178 rvsoc.cpu0.D_op1[16]
.sym 47179 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[16]
.sym 47180 rvsoc.cpu0.D_insn_typ[13]
.sym 47181 rvsoc.cpu0.D_insn_typ[12]
.sym 47184 rvsoc.cpu0.D_actv_pc[14]
.sym 47185 $abc$63009$new_ys__n1880_inv_
.sym 47186 $abc$63009$new_ys__n5410_inv_
.sym 47187 $abc$63009$new_ys__n1873_inv_
.sym 47192 rvsoc.data_wdata[17]
.sym 47196 $abc$63009$new_n4119_
.sym 47197 $abc$63009$new_ys__n1587_inv_
.sym 47198 rvsoc.cpu0.sys_mcause[20]
.sym 47199 $abc$63009$new_ys__n1580_
.sym 47202 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[13]
.sym 47203 rvsoc.cpu0.D_insn_typ[12]
.sym 47204 rvsoc.cpu0.D_insn_typ[13]
.sym 47205 rvsoc.cpu0.D_op1[13]
.sym 47206 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 47207 rvsoc.clkn
.sym 47208 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 47210 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[1]
.sym 47211 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[2]
.sym 47212 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[3]
.sym 47213 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[4]
.sym 47214 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[5]
.sym 47215 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[6]
.sym 47216 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[7]
.sym 47217 rvsoc.cpu0.D_actv_pc[4]
.sym 47218 rvsoc.gpio0.dir[3]
.sym 47219 rvsoc.gpio0.dir[3]
.sym 47220 $abc$63009$new_ys__n5410_inv_
.sym 47221 rvsoc.cpu0.D_actv_pc[4]
.sym 47222 rvsoc.uart0.div[31]
.sym 47223 rvsoc.data_adrs[2]
.sym 47224 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[16]
.sym 47225 rvsoc.cpu0.D_actv_pc[11]
.sym 47226 rvsoc.cpu0.F_actv_pc[10]
.sym 47227 rvsoc.cpu0.D_op2[20]
.sym 47228 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[13]
.sym 47229 rvsoc.data_wdata[17]
.sym 47230 rvsoc.data_wdata[21]
.sym 47231 rvsoc.cpu0.F_insn[12]
.sym 47232 rvsoc.cpu0.E_op1[15]
.sym 47233 rvsoc.cpu0.sys_mcause[20]
.sym 47234 rvsoc.cpu0.D_op1[0]
.sym 47235 rvsoc.cpu0.D_insn_typ[12]
.sym 47236 rvsoc.cpu0.D_op2[5]
.sym 47237 rvsoc.cpu0.D_insn[9]
.sym 47238 rvsoc.cpu0.D_op1[15]
.sym 47240 rvsoc.uart0.div[17]
.sym 47241 rvsoc.cpu0.D_funct3[1]
.sym 47242 rvsoc.cpu0.D_op1[4]
.sym 47244 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 47250 rvsoc.cpu0.D_insn_typ[13]
.sym 47252 rvsoc.resetn
.sym 47253 rvsoc.cpu0.D_insn_typ[12]
.sym 47254 rvsoc.cpu0.D_insn_typ[4]
.sym 47255 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[18]
.sym 47257 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[22]
.sym 47258 rvsoc.cpu0.D_insn_typ[13]
.sym 47259 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[23]
.sym 47260 rvsoc.cpu0.D_op1[18]
.sym 47261 rvsoc.cpu0.D_insn_typ[12]
.sym 47263 rvsoc.spi0.status[0]
.sym 47264 rvsoc.uart0.div[28]
.sym 47266 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[8]
.sym 47267 flash_clk
.sym 47268 rvsoc.uart0.status[28]
.sym 47270 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[14]
.sym 47272 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[15]
.sym 47273 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[15]
.sym 47274 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[8]
.sym 47275 rvsoc.cpu0.D_op1[22]
.sym 47276 rvsoc.cpu0.D_insn_typ[0]
.sym 47278 rvsoc.data_adrs[3]
.sym 47279 rvsoc.cpu0.D_op1[23]
.sym 47280 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[14]
.sym 47281 rvsoc.data_adrs[2]
.sym 47283 rvsoc.cpu0.D_op1[22]
.sym 47284 rvsoc.cpu0.D_insn_typ[12]
.sym 47285 rvsoc.cpu0.D_insn_typ[13]
.sym 47286 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[22]
.sym 47289 rvsoc.uart0.div[28]
.sym 47290 rvsoc.uart0.status[28]
.sym 47291 rvsoc.data_adrs[3]
.sym 47292 rvsoc.data_adrs[2]
.sym 47295 rvsoc.cpu0.D_insn_typ[12]
.sym 47296 rvsoc.cpu0.D_op1[18]
.sym 47297 rvsoc.cpu0.D_insn_typ[13]
.sym 47298 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[18]
.sym 47301 rvsoc.cpu0.D_insn_typ[0]
.sym 47302 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[14]
.sym 47303 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[14]
.sym 47304 rvsoc.cpu0.D_insn_typ[4]
.sym 47307 rvsoc.cpu0.D_op1[23]
.sym 47308 rvsoc.cpu0.D_insn_typ[12]
.sym 47309 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[23]
.sym 47310 rvsoc.cpu0.D_insn_typ[13]
.sym 47313 rvsoc.cpu0.D_insn_typ[0]
.sym 47314 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[8]
.sym 47315 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[8]
.sym 47316 rvsoc.cpu0.D_insn_typ[4]
.sym 47322 flash_clk
.sym 47325 rvsoc.cpu0.D_insn_typ[0]
.sym 47326 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[15]
.sym 47327 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[15]
.sym 47328 rvsoc.cpu0.D_insn_typ[4]
.sym 47329 rvsoc.resetn
.sym 47330 rvsoc.clkn
.sym 47331 rvsoc.spi0.status[0]
.sym 47332 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[8]
.sym 47333 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[9]
.sym 47334 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[10]
.sym 47335 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[11]
.sym 47336 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[12]
.sym 47337 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[13]
.sym 47338 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[14]
.sym 47339 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[15]
.sym 47340 rvsoc.cpu0.D_insn[8]
.sym 47341 rvsoc.data_adrs[1]
.sym 47344 $abc$63009$new_n3852_
.sym 47345 rvsoc.cpu0.D_op1[16]
.sym 47346 rvsoc.uart0.div[26]
.sym 47347 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 47348 $abc$63009$new_n4165_
.sym 47349 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[7]
.sym 47350 rvsoc.cpu0.D_op2[9]
.sym 47351 rvsoc.eram.adrs[2]
.sym 47352 rvsoc.cpu0.D_op2[12]
.sym 47353 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[22]
.sym 47354 rvsoc.eram.adrs[0]
.sym 47355 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[23]
.sym 47356 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[2]
.sym 47357 rvsoc.cpu0.D_funct3[1]
.sym 47358 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[3]
.sym 47359 rvsoc.cpu0.D_funct3[2]
.sym 47360 rvsoc.cpu0.D_insn_typ[4]
.sym 47361 rvsoc.cpu0.D_insn[29]
.sym 47363 rvsoc.data_wdata[25]
.sym 47365 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[28]
.sym 47367 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[29]
.sym 47375 $abc$63009$new_n3626_
.sym 47376 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[31]
.sym 47378 rvsoc.cpu0.D_insn_typ[4]
.sym 47380 rvsoc.cpu0.D_insn_typ[0]
.sym 47381 $abc$63009$new_ys__n2821_inv_
.sym 47382 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[30]
.sym 47384 rvsoc.cpu0.D_insn_typ[0]
.sym 47386 $abc$63009$new_n2927_
.sym 47387 rvsoc.cpu0.F_insn_typ[2]
.sym 47388 rvsoc.cpu0.F_insn[25]
.sym 47389 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[28]
.sym 47391 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[29]
.sym 47392 rvsoc.cpu0.F_actv_pc[25]
.sym 47393 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[30]
.sym 47394 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[28]
.sym 47395 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[31]
.sym 47400 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 47403 rvsoc.cpu0.D_op2[5]
.sym 47404 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[29]
.sym 47406 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[31]
.sym 47407 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[31]
.sym 47408 rvsoc.cpu0.D_insn_typ[0]
.sym 47409 rvsoc.cpu0.D_insn_typ[4]
.sym 47412 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[28]
.sym 47413 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[28]
.sym 47414 rvsoc.cpu0.D_insn_typ[4]
.sym 47415 rvsoc.cpu0.D_insn_typ[0]
.sym 47419 rvsoc.cpu0.F_actv_pc[25]
.sym 47426 $abc$63009$new_ys__n2821_inv_
.sym 47427 $abc$63009$new_n2927_
.sym 47430 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[29]
.sym 47431 rvsoc.cpu0.D_insn_typ[0]
.sym 47432 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[29]
.sym 47433 rvsoc.cpu0.D_insn_typ[4]
.sym 47438 rvsoc.cpu0.D_op2[5]
.sym 47442 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[30]
.sym 47443 rvsoc.cpu0.D_insn_typ[0]
.sym 47444 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[30]
.sym 47445 rvsoc.cpu0.D_insn_typ[4]
.sym 47449 $abc$63009$new_n3626_
.sym 47450 rvsoc.cpu0.F_insn_typ[2]
.sym 47451 rvsoc.cpu0.F_insn[25]
.sym 47452 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 47453 rvsoc.clka
.sym 47455 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[16]
.sym 47456 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[17]
.sym 47457 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[18]
.sym 47458 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[19]
.sym 47459 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[20]
.sym 47460 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[21]
.sym 47461 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[22]
.sym 47462 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[23]
.sym 47465 rvsoc.spi0.status[6]
.sym 47467 rvsoc.cpu0.D_op1[9]
.sym 47468 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[30]
.sym 47469 $abc$63009$new_n3626_
.sym 47470 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[31]
.sym 47472 rvsoc.cpu0.D_op2[30]
.sym 47473 rvsoc.cpu0.D_actv_pc[25]
.sym 47474 rvsoc.cpu0.D_insn_typ[13]
.sym 47475 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 47476 rvsoc.cpu0.D_actv_pc[13]
.sym 47477 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[2]
.sym 47478 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[10]
.sym 47479 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[30]
.sym 47480 rvsoc.cpu0.D_op1[7]
.sym 47481 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[31]
.sym 47482 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 47483 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[6]
.sym 47484 rvsoc.cpu0.D_insn[31]
.sym 47485 rvsoc.cpu0.D_op1[10]
.sym 47486 rvsoc.cpu0.add_op12[10]
.sym 47487 rvsoc.spi0.status[0]
.sym 47488 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[16]
.sym 47489 $abc$63009$new_n4871_
.sym 47490 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[11]
.sym 47496 rvsoc.cpu0.D_op1[7]
.sym 47499 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[2]
.sym 47500 rvsoc.cpu0.D_op1[0]
.sym 47501 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[3]
.sym 47502 rvsoc.cpu0.D_op1[2]
.sym 47503 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[6]
.sym 47504 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[1]
.sym 47505 rvsoc.cpu0.D_op1[6]
.sym 47509 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[5]
.sym 47511 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[4]
.sym 47518 rvsoc.cpu0.D_op1[3]
.sym 47519 rvsoc.cpu0.D_op1[4]
.sym 47520 rvsoc.cpu0.D_op1[5]
.sym 47524 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[0]
.sym 47526 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[7]
.sym 47527 rvsoc.cpu0.D_op1[1]
.sym 47528 $auto$alumacc.cc:474:replace_alu$3230.C[1]
.sym 47530 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[0]
.sym 47531 rvsoc.cpu0.D_op1[0]
.sym 47534 $auto$alumacc.cc:474:replace_alu$3230.C[2]
.sym 47536 rvsoc.cpu0.D_op1[1]
.sym 47537 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[1]
.sym 47538 $auto$alumacc.cc:474:replace_alu$3230.C[1]
.sym 47540 $auto$alumacc.cc:474:replace_alu$3230.C[3]
.sym 47542 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[2]
.sym 47543 rvsoc.cpu0.D_op1[2]
.sym 47544 $auto$alumacc.cc:474:replace_alu$3230.C[2]
.sym 47546 $auto$alumacc.cc:474:replace_alu$3230.C[4]
.sym 47548 rvsoc.cpu0.D_op1[3]
.sym 47549 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[3]
.sym 47550 $auto$alumacc.cc:474:replace_alu$3230.C[3]
.sym 47552 $auto$alumacc.cc:474:replace_alu$3230.C[5]
.sym 47554 rvsoc.cpu0.D_op1[4]
.sym 47555 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[4]
.sym 47556 $auto$alumacc.cc:474:replace_alu$3230.C[4]
.sym 47558 $auto$alumacc.cc:474:replace_alu$3230.C[6]
.sym 47560 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[5]
.sym 47561 rvsoc.cpu0.D_op1[5]
.sym 47562 $auto$alumacc.cc:474:replace_alu$3230.C[5]
.sym 47564 $auto$alumacc.cc:474:replace_alu$3230.C[7]
.sym 47566 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[6]
.sym 47567 rvsoc.cpu0.D_op1[6]
.sym 47568 $auto$alumacc.cc:474:replace_alu$3230.C[6]
.sym 47570 $auto$alumacc.cc:474:replace_alu$3230.C[8]
.sym 47572 rvsoc.cpu0.D_op1[7]
.sym 47573 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[7]
.sym 47574 $auto$alumacc.cc:474:replace_alu$3230.C[7]
.sym 47578 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[24]
.sym 47579 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[25]
.sym 47580 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[26]
.sym 47581 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[27]
.sym 47582 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[28]
.sym 47583 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[29]
.sym 47584 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[30]
.sym 47585 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[31]
.sym 47586 $abc$63009$new_n3640_
.sym 47588 $abc$63009$new_n4742_
.sym 47590 rvsoc.cpu0.D_op3[23]
.sym 47591 rvsoc.cpu0.D_op2[4]
.sym 47592 rvsoc.cpu0.D_op2[10]
.sym 47593 rvsoc.data_wdata[10]
.sym 47594 rvsoc.cpu0.D_op2[7]
.sym 47595 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[2]
.sym 47596 rvsoc.cpu0.D_op1[0]
.sym 47597 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[3]
.sym 47598 rvsoc.cpu0.D_insn[31]
.sym 47599 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[6]
.sym 47600 $abc$63009$new_n3640_
.sym 47601 rvsoc.cpu0.D_op1[20]
.sym 47603 rvsoc.cpu0.D_op1[26]
.sym 47604 rvsoc.cpu0.D_op1[3]
.sym 47605 $abc$63009$new_n3616_
.sym 47606 rvsoc.cpu0.D_op1[6]
.sym 47607 rvsoc.cpu0.D_op1[19]
.sym 47608 $abc$63009$new_ys__n6254_
.sym 47609 rvsoc.cpu0.D_op1[16]
.sym 47611 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[24]
.sym 47612 rvsoc.cpu0.D_op1[28]
.sym 47613 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[26]
.sym 47614 $auto$alumacc.cc:474:replace_alu$3230.C[8]
.sym 47620 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[15]
.sym 47622 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[13]
.sym 47623 rvsoc.cpu0.D_op1[11]
.sym 47624 rvsoc.cpu0.D_op1[12]
.sym 47626 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[14]
.sym 47628 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[8]
.sym 47629 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[11]
.sym 47630 rvsoc.cpu0.D_op1[13]
.sym 47631 rvsoc.cpu0.D_op1[8]
.sym 47632 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[12]
.sym 47634 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[10]
.sym 47635 rvsoc.cpu0.D_op1[9]
.sym 47639 rvsoc.cpu0.D_op1[14]
.sym 47640 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[9]
.sym 47645 rvsoc.cpu0.D_op1[10]
.sym 47648 rvsoc.cpu0.D_op1[15]
.sym 47651 $auto$alumacc.cc:474:replace_alu$3230.C[9]
.sym 47653 rvsoc.cpu0.D_op1[8]
.sym 47654 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[8]
.sym 47655 $auto$alumacc.cc:474:replace_alu$3230.C[8]
.sym 47657 $auto$alumacc.cc:474:replace_alu$3230.C[10]
.sym 47659 rvsoc.cpu0.D_op1[9]
.sym 47660 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[9]
.sym 47661 $auto$alumacc.cc:474:replace_alu$3230.C[9]
.sym 47663 $auto$alumacc.cc:474:replace_alu$3230.C[11]
.sym 47665 rvsoc.cpu0.D_op1[10]
.sym 47666 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[10]
.sym 47667 $auto$alumacc.cc:474:replace_alu$3230.C[10]
.sym 47669 $auto$alumacc.cc:474:replace_alu$3230.C[12]
.sym 47671 rvsoc.cpu0.D_op1[11]
.sym 47672 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[11]
.sym 47673 $auto$alumacc.cc:474:replace_alu$3230.C[11]
.sym 47675 $auto$alumacc.cc:474:replace_alu$3230.C[13]
.sym 47677 rvsoc.cpu0.D_op1[12]
.sym 47678 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[12]
.sym 47679 $auto$alumacc.cc:474:replace_alu$3230.C[12]
.sym 47681 $auto$alumacc.cc:474:replace_alu$3230.C[14]
.sym 47683 rvsoc.cpu0.D_op1[13]
.sym 47684 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[13]
.sym 47685 $auto$alumacc.cc:474:replace_alu$3230.C[13]
.sym 47687 $auto$alumacc.cc:474:replace_alu$3230.C[15]
.sym 47689 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[14]
.sym 47690 rvsoc.cpu0.D_op1[14]
.sym 47691 $auto$alumacc.cc:474:replace_alu$3230.C[14]
.sym 47693 $auto$alumacc.cc:474:replace_alu$3230.C[16]
.sym 47695 rvsoc.cpu0.D_op1[15]
.sym 47696 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[15]
.sym 47697 $auto$alumacc.cc:474:replace_alu$3230.C[15]
.sym 47701 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[22]
.sym 47702 rvsoc.cpu0.E_add12[13]
.sym 47703 rvsoc.cpu0.E_add12[10]
.sym 47704 $abc$63009$new_ys__n1175_
.sym 47705 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[12]
.sym 47706 rvsoc.cpu0.E_add12[12]
.sym 47707 $abc$63009$new_ys__n1197_
.sym 47708 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[13]
.sym 47709 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[0]
.sym 47710 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[8]
.sym 47713 rvsoc.cpu0.D_op1[23]
.sym 47714 rvsoc.cpu0.cpu_rs2[17]
.sym 47715 rvsoc.cpu0.E_op1[16]
.sym 47716 rvsoc.data_wdata[27]
.sym 47717 $abc$63009$new_n5929_
.sym 47718 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[13]
.sym 47719 $abc$63009$new_n5925_
.sym 47720 $PACKER_VCC_NET
.sym 47721 $abc$63009$new_ys__n10315_
.sym 47722 $abc$63009$new_ys__n3291_inv_
.sym 47723 rvsoc.cpu0.D_op2[15]
.sym 47724 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[15]
.sym 47725 rvsoc.cpu0.D_funct3[1]
.sym 47726 rvsoc.cpu0.D_op1[0]
.sym 47727 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[0]
.sym 47728 rvsoc.cpu0.D_op2[5]
.sym 47729 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[4]
.sym 47730 rvsoc.cpu0.D_op2[19]
.sym 47731 $abc$63009$new_ys__n2350_inv_
.sym 47732 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 47733 rvsoc.cpu0.D_op1[24]
.sym 47734 rvsoc.cpu0.D_op1[15]
.sym 47735 rvsoc.cpu0.D_actv_pc[22]
.sym 47736 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 47737 $auto$alumacc.cc:474:replace_alu$3230.C[16]
.sym 47743 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[17]
.sym 47744 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[16]
.sym 47745 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[21]
.sym 47746 rvsoc.cpu0.D_op1[21]
.sym 47750 rvsoc.cpu0.D_op1[16]
.sym 47751 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[20]
.sym 47753 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[18]
.sym 47754 rvsoc.cpu0.D_op1[18]
.sym 47757 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[23]
.sym 47758 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[22]
.sym 47759 rvsoc.cpu0.D_op1[22]
.sym 47763 rvsoc.cpu0.D_op1[20]
.sym 47764 rvsoc.cpu0.D_op1[17]
.sym 47765 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[19]
.sym 47767 rvsoc.cpu0.D_op1[19]
.sym 47772 rvsoc.cpu0.D_op1[23]
.sym 47774 $auto$alumacc.cc:474:replace_alu$3230.C[17]
.sym 47776 rvsoc.cpu0.D_op1[16]
.sym 47777 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[16]
.sym 47778 $auto$alumacc.cc:474:replace_alu$3230.C[16]
.sym 47780 $auto$alumacc.cc:474:replace_alu$3230.C[18]
.sym 47782 rvsoc.cpu0.D_op1[17]
.sym 47783 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[17]
.sym 47784 $auto$alumacc.cc:474:replace_alu$3230.C[17]
.sym 47786 $auto$alumacc.cc:474:replace_alu$3230.C[19]
.sym 47788 rvsoc.cpu0.D_op1[18]
.sym 47789 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[18]
.sym 47790 $auto$alumacc.cc:474:replace_alu$3230.C[18]
.sym 47792 $auto$alumacc.cc:474:replace_alu$3230.C[20]
.sym 47794 rvsoc.cpu0.D_op1[19]
.sym 47795 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[19]
.sym 47796 $auto$alumacc.cc:474:replace_alu$3230.C[19]
.sym 47798 $auto$alumacc.cc:474:replace_alu$3230.C[21]
.sym 47800 rvsoc.cpu0.D_op1[20]
.sym 47801 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[20]
.sym 47802 $auto$alumacc.cc:474:replace_alu$3230.C[20]
.sym 47804 $auto$alumacc.cc:474:replace_alu$3230.C[22]
.sym 47806 rvsoc.cpu0.D_op1[21]
.sym 47807 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[21]
.sym 47808 $auto$alumacc.cc:474:replace_alu$3230.C[21]
.sym 47810 $auto$alumacc.cc:474:replace_alu$3230.C[23]
.sym 47812 rvsoc.cpu0.D_op1[22]
.sym 47813 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[22]
.sym 47814 $auto$alumacc.cc:474:replace_alu$3230.C[22]
.sym 47816 $auto$alumacc.cc:474:replace_alu$3230.C[24]
.sym 47818 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[23]
.sym 47819 rvsoc.cpu0.D_op1[23]
.sym 47820 $auto$alumacc.cc:474:replace_alu$3230.C[23]
.sym 47824 rvsoc.cpu0.D_actv_pc[9]
.sym 47825 $abc$63009$new_ys__n1087_
.sym 47826 rvsoc.cpu0.D_op2[21]
.sym 47827 rvsoc.cpu0.D_actv_pc[22]
.sym 47828 $abc$63009$new_ys__n3821_inv_
.sym 47829 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[24]
.sym 47830 rvsoc.cpu0.D_funct3[1]
.sym 47831 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[19]
.sym 47833 rvsoc.cpu0.D_op2[20]
.sym 47834 rvsoc.cpu0.D_op2[20]
.sym 47836 rvsoc.cpu0.D_op1[16]
.sym 47837 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[20]
.sym 47838 rvsoc.cpu0.E_op1[31]
.sym 47839 rvsoc.cpu0.D_op2[22]
.sym 47840 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[6]
.sym 47841 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[18]
.sym 47842 rvsoc.cpu0.D_op1[18]
.sym 47843 rvsoc.cpu0.D_op2[5]
.sym 47844 rvsoc.cpu0.D_op2[23]
.sym 47845 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[23]
.sym 47846 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[4]
.sym 47847 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[17]
.sym 47848 rvsoc.cpu0.D_op1[29]
.sym 47849 $abc$63009$new_ys__n1274_
.sym 47850 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[29]
.sym 47851 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[19]
.sym 47852 rvsoc.cpu0.D_funct3[2]
.sym 47853 rvsoc.cpu0.D_funct3[1]
.sym 47854 rvsoc.data_wdata[20]
.sym 47855 rvsoc.cpu0.D_op1[25]
.sym 47856 rvsoc.cpu0.D_op3[20]
.sym 47857 rvsoc.cpu0.D_op2[17]
.sym 47859 rvsoc.data_wdata[13]
.sym 47860 $auto$alumacc.cc:474:replace_alu$3230.C[24]
.sym 47865 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[27]
.sym 47868 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[25]
.sym 47871 rvsoc.cpu0.D_op1[25]
.sym 47873 rvsoc.cpu0.D_op1[26]
.sym 47874 rvsoc.cpu0.D_op1[29]
.sym 47875 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[29]
.sym 47879 rvsoc.cpu0.D_op1[27]
.sym 47882 rvsoc.cpu0.D_op1[30]
.sym 47883 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[26]
.sym 47884 rvsoc.cpu0.D_op1[28]
.sym 47886 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[31]
.sym 47887 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[28]
.sym 47889 rvsoc.cpu0.D_op1[24]
.sym 47890 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[30]
.sym 47894 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[24]
.sym 47896 rvsoc.cpu0.D_op1[31]
.sym 47897 $auto$alumacc.cc:474:replace_alu$3230.C[25]
.sym 47899 rvsoc.cpu0.D_op1[24]
.sym 47900 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[24]
.sym 47901 $auto$alumacc.cc:474:replace_alu$3230.C[24]
.sym 47903 $auto$alumacc.cc:474:replace_alu$3230.C[26]
.sym 47905 rvsoc.cpu0.D_op1[25]
.sym 47906 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[25]
.sym 47907 $auto$alumacc.cc:474:replace_alu$3230.C[25]
.sym 47909 $auto$alumacc.cc:474:replace_alu$3230.C[27]
.sym 47911 rvsoc.cpu0.D_op1[26]
.sym 47912 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[26]
.sym 47913 $auto$alumacc.cc:474:replace_alu$3230.C[26]
.sym 47915 $auto$alumacc.cc:474:replace_alu$3230.C[28]
.sym 47917 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[27]
.sym 47918 rvsoc.cpu0.D_op1[27]
.sym 47919 $auto$alumacc.cc:474:replace_alu$3230.C[27]
.sym 47921 $auto$alumacc.cc:474:replace_alu$3230.C[29]
.sym 47923 rvsoc.cpu0.D_op1[28]
.sym 47924 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[28]
.sym 47925 $auto$alumacc.cc:474:replace_alu$3230.C[28]
.sym 47927 $auto$alumacc.cc:474:replace_alu$3230.C[30]
.sym 47929 rvsoc.cpu0.D_op1[29]
.sym 47930 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[29]
.sym 47931 $auto$alumacc.cc:474:replace_alu$3230.C[29]
.sym 47933 $auto$alumacc.cc:474:replace_alu$3230.C[31]
.sym 47935 rvsoc.cpu0.D_op1[30]
.sym 47936 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[30]
.sym 47937 $auto$alumacc.cc:474:replace_alu$3230.C[30]
.sym 47939 $nextpnr_ICESTORM_LC_5$I3
.sym 47941 rvsoc.cpu0.D_op1[31]
.sym 47942 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[31]
.sym 47943 $auto$alumacc.cc:474:replace_alu$3230.C[31]
.sym 47947 $abc$63009$new_n5339_
.sym 47948 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[30]
.sym 47949 rvsoc.cpu0.D_op3[20]
.sym 47950 $abc$63009$new_ys__n5525_
.sym 47951 rvsoc.cpu0.D_op3[21]
.sym 47952 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[31]
.sym 47953 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[28]
.sym 47954 $abc$63009$new_ys__n6254_
.sym 47956 rvsoc.cpu0.F_insn[13]
.sym 47959 $abc$63009$new_ys__n3409_
.sym 47960 rvsoc.cpu0.D_funct3[1]
.sym 47961 rvsoc.cpu0.add_op12[17]
.sym 47962 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[25]
.sym 47963 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[29]
.sym 47964 rvsoc.cpu0.D_op2[17]
.sym 47965 rvsoc.cpu0.add_op12[16]
.sym 47966 rvsoc.cpu0.D_actv_pc[9]
.sym 47967 rvsoc.cpu0.D_op1[27]
.sym 47968 rvsoc.cpu0.D_op2[24]
.sym 47969 rvsoc.cpu0.D_op2[16]
.sym 47970 rvsoc.cpu0.D_op1[21]
.sym 47971 rvsoc.cpu0.D_op2[21]
.sym 47972 rvsoc.data_wdata[31]
.sym 47973 $abc$63009$new_ys__n3769_
.sym 47974 $PACKER_GND_NET
.sym 47975 rvsoc.data_wdata[1]
.sym 47976 rvsoc.cpu0.D_op1[10]
.sym 47977 $abc$63009$new_n4871_
.sym 47978 rvsoc.spi0.status[0]
.sym 47979 rvsoc.cpu0.D_funct3[1]
.sym 47980 $abc$63009$new_n4343_
.sym 47981 $abc$63009$new_n3640_
.sym 47982 rvsoc.spi0.log2div[0]
.sym 47983 $nextpnr_ICESTORM_LC_5$I3
.sym 47988 rvsoc.cpu0.D_op2[0]
.sym 47989 rvsoc.cpu0.D_funct3[0]
.sym 47991 $abc$63009$new_ys__n3769_
.sym 47992 rvsoc.cpu0.add_op12[24]
.sym 47994 rvsoc.cpu0.D_funct3[1]
.sym 47996 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[24]
.sym 47998 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[26]
.sym 47999 $abc$63009$new_ys__n3769_
.sym 48001 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[4]
.sym 48004 rvsoc.cpu0.add_op12[26]
.sym 48005 rvsoc.cpu0.add_op12[4]
.sym 48006 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 48008 $abc$63009$new_ys__n2350_inv_
.sym 48009 rvsoc.data_wdata[4]
.sym 48011 $abc$63009$new_ys__n6254_
.sym 48012 rvsoc.cpu0.D_funct3[2]
.sym 48014 $abc$63009$new_ys__n2350_inv_
.sym 48024 $nextpnr_ICESTORM_LC_5$I3
.sym 48028 rvsoc.cpu0.D_op2[0]
.sym 48034 $abc$63009$new_ys__n6254_
.sym 48036 rvsoc.cpu0.D_funct3[2]
.sym 48039 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[26]
.sym 48040 $abc$63009$new_ys__n3769_
.sym 48041 $abc$63009$new_ys__n2350_inv_
.sym 48042 rvsoc.cpu0.add_op12[26]
.sym 48048 rvsoc.data_wdata[4]
.sym 48051 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[24]
.sym 48052 $abc$63009$new_ys__n3769_
.sym 48053 $abc$63009$new_ys__n2350_inv_
.sym 48054 rvsoc.cpu0.add_op12[24]
.sym 48057 rvsoc.cpu0.D_funct3[1]
.sym 48058 rvsoc.cpu0.D_funct3[0]
.sym 48060 rvsoc.cpu0.D_funct3[2]
.sym 48063 rvsoc.cpu0.add_op12[4]
.sym 48064 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[4]
.sym 48065 $abc$63009$new_ys__n3769_
.sym 48066 $abc$63009$new_ys__n2350_inv_
.sym 48067 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 48068 rvsoc.clkn
.sym 48070 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[0]
.sym 48071 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[9]
.sym 48072 $abc$63009$new_n4092_
.sym 48073 $abc$63009$new_ys__n1266_
.sym 48074 $abc$63009$new_n5078_
.sym 48075 $abc$63009$new_n4094_
.sym 48076 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[9]
.sym 48077 $abc$63009$new_n5303_
.sym 48078 $PACKER_VCC_NET
.sym 48082 rvsoc.cpu0.D_op2[0]
.sym 48083 rvsoc.cpu0.D_funct3[0]
.sym 48084 $abc$63009$new_n5146_
.sym 48085 rvsoc.cpu0.D_op2[31]
.sym 48086 $abc$63009$new_ys__n1241_
.sym 48087 $abc$63009$new_ys__n6254_
.sym 48088 rvsoc.data_wdata[10]
.sym 48089 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[1]
.sym 48090 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[2]
.sym 48091 rvsoc.cpu0.add_op12[24]
.sym 48092 rvsoc.cpu0.D_op2[30]
.sym 48093 rvsoc.cpu0.D_op2[24]
.sym 48094 rvsoc.cpu0.D_op1[19]
.sym 48095 rvsoc.data_wdata[4]
.sym 48096 $abc$63009$new_n5566_
.sym 48097 $abc$63009$new_ys__n1032_
.sym 48098 rvsoc.data_wdata[9]
.sym 48099 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[9]
.sym 48100 $abc$63009$new_n4707_
.sym 48101 rvsoc.cpu0.D_op1[16]
.sym 48102 rvsoc.cpu0.D_op1[26]
.sym 48103 $abc$63009$new_ys__n1274_
.sym 48104 $abc$63009$new_ys__n6254_
.sym 48105 $abc$63009$new_ys__n1272_
.sym 48111 $abc$63009$auto$alumacc.cc:491:replace_alu$3232[31]
.sym 48112 rvsoc.cpu0.D_op1[26]
.sym 48113 $abc$63009$new_n5545_
.sym 48114 $abc$63009$new_ys__n5525_
.sym 48117 $abc$63009$new_n5960_
.sym 48118 $abc$63009$new_ys__n6254_
.sym 48122 $abc$63009$new_ys__n977_
.sym 48123 rvsoc.cpu0.D_op2[26]
.sym 48124 rvsoc.cpu0.D_funct3[2]
.sym 48125 rvsoc.data_wdata[16]
.sym 48129 rvsoc.cpu0.D_funct3[0]
.sym 48132 rvsoc.data_wdata[31]
.sym 48133 rvsoc.data_wdata[3]
.sym 48136 $abc$63009$new_ys__n1271_
.sym 48138 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 48139 rvsoc.cpu0.D_funct3[1]
.sym 48141 $abc$63009$new_ys__n2799_
.sym 48147 rvsoc.data_wdata[31]
.sym 48151 rvsoc.data_wdata[3]
.sym 48156 $abc$63009$auto$alumacc.cc:491:replace_alu$3232[31]
.sym 48157 $abc$63009$new_ys__n5525_
.sym 48158 rvsoc.cpu0.D_funct3[0]
.sym 48159 rvsoc.cpu0.D_funct3[1]
.sym 48162 $abc$63009$new_ys__n2799_
.sym 48163 $abc$63009$auto$alumacc.cc:491:replace_alu$3232[31]
.sym 48164 rvsoc.cpu0.D_funct3[1]
.sym 48165 rvsoc.cpu0.D_funct3[2]
.sym 48168 rvsoc.cpu0.D_funct3[2]
.sym 48169 $abc$63009$new_ys__n6254_
.sym 48176 rvsoc.data_wdata[16]
.sym 48180 $abc$63009$new_n5960_
.sym 48181 $abc$63009$new_ys__n5525_
.sym 48182 $abc$63009$new_n5545_
.sym 48183 rvsoc.cpu0.D_funct3[1]
.sym 48186 rvsoc.cpu0.D_op2[26]
.sym 48187 $abc$63009$new_ys__n977_
.sym 48188 rvsoc.cpu0.D_op1[26]
.sym 48189 $abc$63009$new_ys__n1271_
.sym 48190 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 48191 rvsoc.clkn
.sym 48192 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 48193 $abc$63009$new_n4553_
.sym 48194 $abc$63009$new_n4100_
.sym 48195 $abc$63009$new_n4093_
.sym 48196 rvsoc.spi0.status[0]
.sym 48197 $abc$63009$new_n4343_
.sym 48198 $abc$63009$new_n4554_
.sym 48199 $abc$63009$new_ys__n1069_
.sym 48200 $abc$63009$new_ys__n11201_
.sym 48201 rvsoc.cpu0.D_op2[15]
.sym 48202 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[3]
.sym 48205 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 48206 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[4]
.sym 48207 $abc$63009$new_n5212_
.sym 48208 $PACKER_VCC_NET
.sym 48209 $abc$63009$new_ys__n10333_
.sym 48210 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[25]
.sym 48211 rvsoc.cpu0.D_op2[15]
.sym 48212 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 48213 $abc$63009$new_n5960_
.sym 48214 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[9]
.sym 48215 $abc$63009$new_ys__n1275_
.sym 48217 $abc$63009$new_ys__n2350_inv_
.sym 48218 rvsoc.cpu0.D_op1[0]
.sym 48219 rvsoc.spi0.status[0]
.sym 48220 rvsoc.cpu0.D_op2[5]
.sym 48221 $abc$63009$new_ys__n1271_
.sym 48222 rvsoc.cpu0.D_op1[22]
.sym 48224 $abc$63009$new_ys__n11201_
.sym 48225 rvsoc.cpu0.D_op2[0]
.sym 48226 $abc$63009$new_ys__n12658_inv_
.sym 48227 $abc$63009$new_ys__n2799_
.sym 48228 rvsoc.cpu0.D_op2[5]
.sym 48234 $abc$63009$new_ys__n1038_inv_
.sym 48236 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 48237 $abc$63009$new_n5564_
.sym 48244 $PACKER_GND_NET
.sym 48246 $abc$63009$new_ys__n1275_
.sym 48248 rvsoc.spi0.tx_prevclk
.sym 48249 $abc$63009$new_n5569_
.sym 48251 rvsoc.cpu0.D_funct3[1]
.sym 48253 $abc$63009$new_ys__n1272_
.sym 48254 rvsoc.cpu0.D_op1[20]
.sym 48255 $abc$63009$new_n5546_
.sym 48256 $abc$63009$new_n5566_
.sym 48257 $abc$63009$new_ys__n11201_
.sym 48258 rvsoc.cpu0.D_funct3[2]
.sym 48259 rvsoc.cpu0.D_op2[20]
.sym 48261 rvsoc.spi0.status[0]
.sym 48263 flash_clk
.sym 48264 $abc$63009$new_ys__n1271_
.sym 48265 rvsoc.cpu0.D_funct3[0]
.sym 48267 rvsoc.cpu0.D_op1[20]
.sym 48268 $abc$63009$new_ys__n1271_
.sym 48269 rvsoc.cpu0.D_op2[20]
.sym 48270 $abc$63009$new_ys__n1272_
.sym 48273 $PACKER_GND_NET
.sym 48279 $abc$63009$new_n5566_
.sym 48280 $abc$63009$new_n5546_
.sym 48281 $abc$63009$new_n5569_
.sym 48282 $abc$63009$new_n5564_
.sym 48285 rvsoc.cpu0.D_funct3[1]
.sym 48287 rvsoc.cpu0.D_funct3[2]
.sym 48288 rvsoc.cpu0.D_funct3[0]
.sym 48292 $abc$63009$new_ys__n11201_
.sym 48293 $abc$63009$new_ys__n1038_inv_
.sym 48294 $abc$63009$new_ys__n1275_
.sym 48297 $PACKER_GND_NET
.sym 48304 rvsoc.cpu0.D_funct3[2]
.sym 48305 rvsoc.cpu0.D_funct3[0]
.sym 48306 rvsoc.cpu0.D_funct3[1]
.sym 48310 flash_clk
.sym 48311 rvsoc.spi0.tx_prevclk
.sym 48312 rvsoc.spi0.status[0]
.sym 48313 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 48314 rvsoc.clkn
.sym 48316 $abc$63009$new_ys__n1027_inv_
.sym 48317 $abc$63009$new_ys__n5417_inv_
.sym 48318 $abc$63009$new_n4698_
.sym 48319 $abc$63009$new_n5554_
.sym 48320 $abc$63009$new_n4641_
.sym 48321 flash_clk
.sym 48322 $abc$63009$new_ys__n11203_
.sym 48323 $abc$63009$new_ys__n5400_inv_
.sym 48325 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[10]
.sym 48328 $abc$63009$new_ys__n10327_
.sym 48329 $abc$63009$new_n5148_
.sym 48330 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 48331 $abc$63009$auto$memory_bram.cc:836:replace_cell$3943[15]
.sym 48332 rvsoc.cpu0.D_op2[2]
.sym 48333 rvsoc.cpu0.D_op1[11]
.sym 48334 rvsoc.cpu0.mulhu_val[8]
.sym 48336 rvsoc.cpu0.D_op2[9]
.sym 48337 rvsoc.cpu0.mulhu_val[7]
.sym 48338 $abc$63009$new_n5277_
.sym 48339 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 48342 rvsoc.cpu0.D_op1[29]
.sym 48343 $abc$63009$new_ys__n1272_
.sym 48344 rvsoc.cpu0.D_funct3[2]
.sym 48345 $abc$63009$new_ys__n11537_
.sym 48346 $abc$63009$new_n4699_
.sym 48347 rvsoc.cpu0.D_op1[25]
.sym 48348 $abc$63009$new_n4526_
.sym 48350 rvsoc.cpu0.D_op2[17]
.sym 48357 rvsoc.cpu0.D_op2[17]
.sym 48359 rvsoc.cpu0.D_op1[4]
.sym 48360 $abc$63009$new_n4481_
.sym 48361 $abc$63009$new_ys__n11537_
.sym 48362 rvsoc.cpu0.D_op2[4]
.sym 48363 $abc$63009$new_n4250_
.sym 48364 $abc$63009$new_ys__n11198_
.sym 48365 $abc$63009$new_ys__n1275_
.sym 48366 rvsoc.cpu0.D_op2[28]
.sym 48367 $abc$63009$new_ys__n11199_
.sym 48368 $abc$63009$new_ys__n1219_
.sym 48369 rvsoc.cpu0.D_op2[14]
.sym 48370 rvsoc.cpu0.D_op1[28]
.sym 48371 $abc$63009$new_ys__n1271_
.sym 48372 rvsoc.cpu0.D_op1[14]
.sym 48373 $abc$63009$new_ys__n1274_
.sym 48375 $abc$63009$new_ys__n1272_
.sym 48376 $abc$63009$new_ys__n12785_
.sym 48378 $abc$63009$new_ys__n1102_
.sym 48379 $abc$63009$new_ys__n1218_
.sym 48381 rvsoc.cpu0.D_op1[17]
.sym 48385 $abc$63009$new_n4249_
.sym 48387 $abc$63009$new_n4108_
.sym 48388 rvsoc.cpu0.D_op2[5]
.sym 48390 $abc$63009$new_ys__n1219_
.sym 48391 $abc$63009$new_n4249_
.sym 48392 $abc$63009$new_ys__n1218_
.sym 48396 $abc$63009$new_n4108_
.sym 48397 rvsoc.cpu0.D_op2[5]
.sym 48398 $abc$63009$new_ys__n12785_
.sym 48399 $abc$63009$new_ys__n1274_
.sym 48402 $abc$63009$new_ys__n1274_
.sym 48403 $abc$63009$new_n4481_
.sym 48404 $abc$63009$new_ys__n11537_
.sym 48405 $abc$63009$new_ys__n1102_
.sym 48408 $abc$63009$new_ys__n11198_
.sym 48409 rvsoc.cpu0.D_op2[28]
.sym 48410 $abc$63009$new_ys__n11199_
.sym 48411 rvsoc.cpu0.D_op1[28]
.sym 48414 $abc$63009$new_n4250_
.sym 48415 rvsoc.cpu0.D_op2[4]
.sym 48416 rvsoc.cpu0.D_op1[4]
.sym 48417 $abc$63009$new_ys__n1271_
.sym 48420 $abc$63009$new_ys__n1271_
.sym 48422 rvsoc.cpu0.D_op2[14]
.sym 48423 rvsoc.cpu0.D_op1[14]
.sym 48426 $abc$63009$new_ys__n1272_
.sym 48427 rvsoc.cpu0.D_op2[4]
.sym 48428 rvsoc.cpu0.D_op1[4]
.sym 48429 $abc$63009$new_ys__n1275_
.sym 48432 rvsoc.cpu0.D_op1[17]
.sym 48433 rvsoc.cpu0.D_op2[17]
.sym 48439 $abc$63009$new_ys__n1028_
.sym 48440 $abc$63009$new_ys__n1240_
.sym 48441 $abc$63009$new_ys__n12910_inv_
.sym 48442 $abc$63009$new_ys__n12785_
.sym 48443 $abc$63009$new_n4150_
.sym 48444 $abc$63009$new_ys__n12878_
.sym 48445 rvsoc.uart0.status[20]
.sym 48446 $abc$63009$new_n4275_
.sym 48447 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[18]
.sym 48448 rvsoc.cpu0.D_op2[28]
.sym 48451 rvsoc.cpu0.D_op1[9]
.sym 48452 $abc$63009$new_ys__n1271_
.sym 48453 rvsoc.cpu0.D_op1[4]
.sym 48454 rvsoc.cpu0.D_op1[28]
.sym 48455 rvsoc.cpu0.D_op2[29]
.sym 48456 rvsoc.cpu0.D_op1[18]
.sym 48457 rvsoc.cpu0.D_op2[3]
.sym 48458 rvsoc.cpu0.D_op1[16]
.sym 48459 $abc$63009$new_ys__n12658_inv_
.sym 48460 rvsoc.cpu0.D_op1[2]
.sym 48462 rvsoc.cpu0.D_op2[25]
.sym 48463 rvsoc.spi0.log2div[0]
.sym 48464 rvsoc.cpu0.D_op1[15]
.sym 48465 $abc$63009$new_n5554_
.sym 48466 $abc$63009$new_n4276_
.sym 48467 $abc$63009$new_ys__n1031_
.sym 48468 rvsoc.cpu0.D_op1[10]
.sym 48469 flash_clk
.sym 48472 rvsoc.cpu0.D_op1[12]
.sym 48474 rvsoc.cpu0.D_op1[7]
.sym 48481 $abc$63009$new_n4741_
.sym 48482 $abc$63009$new_ys__n1061_
.sym 48483 $abc$63009$new_n4276_
.sym 48484 rvsoc.cpu0.D_op2[18]
.sym 48485 rvsoc.cpu0.D_op1[26]
.sym 48486 $abc$63009$new_n4745_
.sym 48487 $abc$63009$new_n4744_
.sym 48490 $abc$63009$new_n4569_
.sym 48491 rvsoc.cpu0.D_op2[26]
.sym 48493 $abc$63009$new_ys__n1275_
.sym 48494 $abc$63009$new_ys__n1272_
.sym 48495 $abc$63009$new_ys__n12660_inv_
.sym 48497 $abc$63009$new_n4707_
.sym 48498 rvsoc.cpu0.D_op1[4]
.sym 48499 rvsoc.cpu0.D_op1[2]
.sym 48500 $abc$63009$new_ys__n12831_
.sym 48501 rvsoc.cpu0.D_op1[1]
.sym 48502 rvsoc.cpu0.D_op2[0]
.sym 48503 rvsoc.cpu0.D_op1[4]
.sym 48505 $abc$63009$new_n4742_
.sym 48506 $abc$63009$new_ys__n11199_
.sym 48508 $abc$63009$new_n4526_
.sym 48509 rvsoc.cpu0.D_op1[3]
.sym 48510 rvsoc.cpu0.D_op1[18]
.sym 48513 $abc$63009$new_n4745_
.sym 48514 $abc$63009$new_n4741_
.sym 48515 $abc$63009$new_ys__n12660_inv_
.sym 48516 $abc$63009$new_n4707_
.sym 48520 $abc$63009$new_n4742_
.sym 48521 $abc$63009$new_n4744_
.sym 48525 rvsoc.cpu0.D_op2[18]
.sym 48528 rvsoc.cpu0.D_op1[18]
.sym 48532 rvsoc.cpu0.D_op2[0]
.sym 48533 rvsoc.cpu0.D_op1[4]
.sym 48534 rvsoc.cpu0.D_op1[3]
.sym 48537 rvsoc.cpu0.D_op1[4]
.sym 48538 rvsoc.cpu0.D_op1[2]
.sym 48539 rvsoc.cpu0.D_op1[3]
.sym 48540 rvsoc.cpu0.D_op1[1]
.sym 48543 $abc$63009$new_n4526_
.sym 48544 $abc$63009$new_ys__n12831_
.sym 48545 $abc$63009$new_n4276_
.sym 48549 $abc$63009$new_ys__n1061_
.sym 48550 $abc$63009$new_n4569_
.sym 48551 $abc$63009$new_ys__n1275_
.sym 48552 $abc$63009$new_ys__n11199_
.sym 48555 $abc$63009$new_ys__n1272_
.sym 48556 rvsoc.cpu0.D_op2[26]
.sym 48557 rvsoc.cpu0.D_op1[26]
.sym 48558 $abc$63009$new_ys__n1275_
.sym 48562 $abc$63009$new_ys__n12921_inv_
.sym 48563 $abc$63009$new_ys__n12925_inv_
.sym 48564 $abc$63009$new_ys__n12885_inv_
.sym 48565 $abc$63009$new_ys__n12891_inv_
.sym 48566 $abc$63009$new_ys__n12889_inv_
.sym 48567 $abc$63009$new_ys__n12923_inv_
.sym 48568 $abc$63009$new_ys__n12893_inv_
.sym 48569 $abc$63009$new_n4265_
.sym 48571 rvsoc.cpu0.D_op1[20]
.sym 48574 rvsoc.data_wdata[26]
.sym 48575 rvsoc.cpu0.D_op2[2]
.sym 48576 rvsoc.cpu0.D_op1[14]
.sym 48577 rvsoc.cpu0.D_op1[20]
.sym 48578 rvsoc.cpu0.D_op2[31]
.sym 48579 $abc$63009$new_n4276_
.sym 48581 rvsoc.cpu0.D_op1[26]
.sym 48582 rvsoc.cpu0.D_op1[20]
.sym 48583 rvsoc.cpu0.D_op2[30]
.sym 48584 rvsoc.cpu0.D_op2[4]
.sym 48585 rvsoc.cpu0.D_op1[22]
.sym 48590 rvsoc.cpu0.D_op2[1]
.sym 48597 rvsoc.cpu0.D_op2[1]
.sym 48603 $abc$63009$new_n5575_
.sym 48607 rvsoc.cpu0.D_op1[0]
.sym 48608 $abc$63009$new_ys__n12919_inv_
.sym 48609 rvsoc.cpu0.D_op1[8]
.sym 48610 rvsoc.cpu0.D_op2[0]
.sym 48611 rvsoc.cpu0.D_op2[2]
.sym 48612 $abc$63009$new_ys__n12915_inv_
.sym 48613 $abc$63009$new_n5581_
.sym 48614 $abc$63009$new_ys__n12911_inv_
.sym 48615 $abc$63009$new_n5580_
.sym 48617 rvsoc.cpu0.D_op1[11]
.sym 48618 rvsoc.cpu0.D_op2[0]
.sym 48619 $abc$63009$new_ys__n12921_inv_
.sym 48620 rvsoc.cpu0.D_op1[9]
.sym 48623 $abc$63009$new_ys__n12913_inv_
.sym 48626 rvsoc.cpu0.D_op1[5]
.sym 48627 rvsoc.cpu0.D_op2[1]
.sym 48628 rvsoc.cpu0.D_op1[10]
.sym 48632 rvsoc.cpu0.D_op1[12]
.sym 48633 rvsoc.cpu0.D_op1[6]
.sym 48634 rvsoc.cpu0.D_op1[7]
.sym 48637 rvsoc.cpu0.D_op2[1]
.sym 48638 $abc$63009$new_ys__n12921_inv_
.sym 48639 $abc$63009$new_ys__n12919_inv_
.sym 48642 rvsoc.cpu0.D_op2[0]
.sym 48643 rvsoc.cpu0.D_op1[7]
.sym 48645 rvsoc.cpu0.D_op1[8]
.sym 48648 $abc$63009$new_ys__n12915_inv_
.sym 48650 $abc$63009$new_ys__n12913_inv_
.sym 48651 rvsoc.cpu0.D_op2[1]
.sym 48654 rvsoc.cpu0.D_op2[0]
.sym 48655 rvsoc.cpu0.D_op1[10]
.sym 48656 rvsoc.cpu0.D_op1[9]
.sym 48660 rvsoc.cpu0.D_op2[0]
.sym 48661 rvsoc.cpu0.D_op1[5]
.sym 48663 rvsoc.cpu0.D_op1[6]
.sym 48666 rvsoc.cpu0.D_op1[11]
.sym 48667 rvsoc.cpu0.D_op1[12]
.sym 48669 rvsoc.cpu0.D_op2[0]
.sym 48672 rvsoc.cpu0.D_op1[0]
.sym 48673 $abc$63009$new_n5581_
.sym 48674 $abc$63009$new_n5575_
.sym 48675 $abc$63009$new_n5580_
.sym 48678 rvsoc.cpu0.D_op2[2]
.sym 48679 $abc$63009$new_ys__n12913_inv_
.sym 48680 rvsoc.cpu0.D_op2[1]
.sym 48681 $abc$63009$new_ys__n12911_inv_
.sym 48685 $abc$63009$new_n4317_
.sym 48686 $abc$63009$new_n4504_
.sym 48687 $abc$63009$new_n4405_
.sym 48688 $abc$63009$new_ys__n962_
.sym 48689 $abc$63009$new_ys__n11538_
.sym 48690 $abc$63009$new_ys__n12835_
.sym 48691 $abc$63009$new_n5898_
.sym 48692 $abc$63009$new_ys__n12819_inv_
.sym 48694 rvsoc.cpu0.D_op1[23]
.sym 48697 rvsoc.cpu0.D_op1[17]
.sym 48698 rvsoc.cpu0.D_op1[31]
.sym 48699 rvsoc.cpu0.D_op1[29]
.sym 48700 rvsoc.cpu0.D_op1[23]
.sym 48701 $abc$63009$new_n5581_
.sym 48702 rvsoc.cpu0.D_op1[23]
.sym 48703 rvsoc.cpu0.D_op1[31]
.sym 48704 rvsoc.cpu0.D_op1[17]
.sym 48706 $abc$63009$new_ys__n3766_
.sym 48707 rvsoc.cpu0.D_op1[30]
.sym 48708 $abc$63009$new_n4091_
.sym 48712 rvsoc.cpu0.D_op2[5]
.sym 48718 $abc$63009$new_ys__n2799_
.sym 48719 rvsoc.cpu0.D_op2[3]
.sym 48727 $abc$63009$new_ys__n12915_inv_
.sym 48728 rvsoc.cpu0.D_op2[5]
.sym 48729 $abc$63009$new_ys__n12891_inv_
.sym 48730 $abc$63009$new_n4091_
.sym 48731 rvsoc.cpu0.D_op2[2]
.sym 48732 rvsoc.cpu0.D_op2[4]
.sym 48734 $abc$63009$new_ys__n12887_inv_
.sym 48735 $abc$63009$new_n4083_
.sym 48736 $abc$63009$new_ys__n12827_
.sym 48737 $abc$63009$new_ys__n12917_inv_
.sym 48738 $abc$63009$new_n4083_
.sym 48739 rvsoc.cpu0.D_op2[2]
.sym 48741 $abc$63009$new_n4218_
.sym 48742 $abc$63009$new_n4317_
.sym 48743 $abc$63009$new_n5866_
.sym 48744 $abc$63009$new_n4405_
.sym 48745 $abc$63009$new_n4219_
.sym 48750 $abc$63009$new_n4407_
.sym 48752 $abc$63009$new_ys__n3766_
.sym 48754 $abc$63009$new_n4215_
.sym 48755 $abc$63009$new_n4328_
.sym 48757 rvsoc.cpu0.D_op2[1]
.sym 48759 rvsoc.cpu0.D_op2[2]
.sym 48760 $abc$63009$new_ys__n12887_inv_
.sym 48761 $abc$63009$new_n4083_
.sym 48762 $abc$63009$new_ys__n12891_inv_
.sym 48765 $abc$63009$new_n4083_
.sym 48766 rvsoc.cpu0.D_op2[2]
.sym 48767 $abc$63009$new_ys__n12887_inv_
.sym 48768 $abc$63009$new_n4328_
.sym 48771 rvsoc.cpu0.D_op2[5]
.sym 48772 $abc$63009$new_ys__n3766_
.sym 48773 $abc$63009$new_n4405_
.sym 48774 $abc$63009$new_n4407_
.sym 48777 rvsoc.cpu0.D_op2[2]
.sym 48778 rvsoc.cpu0.D_op2[1]
.sym 48779 $abc$63009$new_ys__n12915_inv_
.sym 48780 $abc$63009$new_ys__n12917_inv_
.sym 48783 $abc$63009$new_n4091_
.sym 48784 $abc$63009$new_ys__n12887_inv_
.sym 48785 rvsoc.cpu0.D_op2[2]
.sym 48786 $abc$63009$new_ys__n12891_inv_
.sym 48789 $abc$63009$new_ys__n12915_inv_
.sym 48790 $abc$63009$new_ys__n12917_inv_
.sym 48791 rvsoc.cpu0.D_op2[2]
.sym 48792 rvsoc.cpu0.D_op2[1]
.sym 48795 $abc$63009$new_n4317_
.sym 48796 $abc$63009$new_ys__n12827_
.sym 48797 rvsoc.cpu0.D_op2[4]
.sym 48798 $abc$63009$new_n5866_
.sym 48801 $abc$63009$new_n4219_
.sym 48802 $abc$63009$new_n4218_
.sym 48803 $abc$63009$new_n4215_
.sym 48804 $abc$63009$new_n4083_
.sym 48810 rvsoc.clks.pll_clk
.sym 48817 $abc$63009$new_n4083_
.sym 48818 $abc$63009$new_ys__n12827_
.sym 48819 $abc$63009$new_n4108_
.sym 48820 $abc$63009$new_ys__n3766_
.sym 48821 rvsoc.cpu0.D_op2[3]
.sym 48823 rvsoc.cpu0.D_op2[2]
.sym 48824 rvsoc.gpio0.dir[1]
.sym 48825 $abc$63009$new_n4276_
.sym 48826 rvsoc.cpu0.D_op2[5]
.sym 48836 $abc$63009$new_n4526_
.sym 48882 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842
.sym 48902 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842
.sym 48908 rvsoc.uart0.rxbfr[2]
.sym 48910 rvsoc.uart0.rxbfr[4]
.sym 48911 rvsoc.uart0.rxbfr[3]
.sym 48912 $abc$63009$new_n3212_
.sym 48921 $abc$63009$new_n3125_
.sym 48922 rvsoc.mem_vdata[4][20]
.sym 48924 rvsoc.eram.adrs[7]
.sym 48926 $abc$63009$new_n3183_
.sym 48930 $abc$63009$new_ys__n1819_
.sym 48931 $abc$63009$new_n4018_
.sym 48932 rvsoc.code_adrs[4]
.sym 48962 $PACKER_GND_NET
.sym 48968 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 48984 $PACKER_GND_NET
.sym 49022 $PACKER_GND_NET
.sym 49029 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 49030 rvsoc.clkn
.sym 49036 $abc$63009$new_n3561_
.sym 49037 $abc$63009$new_n3209_
.sym 49038 $abc$63009$new_n5194_
.sym 49039 rvsoc.mem_vdata[3][16]
.sym 49040 rvsoc.mem_vdata[3][21]
.sym 49041 rvsoc.mem_vdata[3][30]
.sym 49042 $abc$63009$new_n3211_
.sym 49043 rvsoc.mem_vdata[3][18]
.sym 49044 rvsoc.mem_vdata[1][4]
.sym 49047 $abc$63009$new_n3559_
.sym 49048 rvsoc.cpu0.D_insn[3]
.sym 49049 rvsoc.mem_vdata[0][2]
.sym 49050 rvsoc.mem_vdata[0][3]
.sym 49051 rvsoc.mem_vdata[1][0]
.sym 49052 rvsoc.mem_vdata[1][5]
.sym 49053 rvsoc.data_adrs[5]
.sym 49055 rvsoc.uart0.rxbfr[2]
.sym 49056 rvsoc.code_adrs[11]
.sym 49057 $abc$63009$new_n3088_
.sym 49058 rvsoc.data_wdata[27]
.sym 49059 rvsoc.data_wdata[5]
.sym 49062 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 49066 rvsoc.code_adrs[29]
.sym 49071 rvsoc.data_wdata[26]
.sym 49077 $abc$63009$new_n5059_
.sym 49079 rvsoc.mem_vdata[0][21]
.sym 49081 $PACKER_GND_NET
.sym 49085 rvsoc.code_adrs[14]
.sym 49086 rvsoc.uart0.rxbfr[2]
.sym 49089 rvsoc.code_adrs[28]
.sym 49090 rvsoc.uart0.rxbfr[1]
.sym 49092 rvsoc.uart0.rxbfr[0]
.sym 49093 $abc$63009$new_n3534_
.sym 49096 rvsoc.code_adrs[9]
.sym 49098 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$56737
.sym 49099 rvsoc.uart0.rxbfr[5]
.sym 49101 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$32054[1]
.sym 49102 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$56737
.sym 49105 rvsoc.code_adrs[14]
.sym 49115 rvsoc.mem_vdata[0][17]
.sym 49116 $abc$63009$new_n5060_
.sym 49117 rvsoc.data_adrs[29]
.sym 49118 p15
.sym 49119 rvsoc.spi0.status[2]
.sym 49121 $abc$63009$new_n3088_
.sym 49123 rvsoc.uart0.rxbfr[7]
.sym 49124 $abc$63009$new_n3560_
.sym 49125 rvsoc.data_adrs[3]
.sym 49126 $abc$63009$new_n5061_
.sym 49127 rvsoc.data_adrs[2]
.sym 49129 rvsoc.spi0.rxbfr[2]
.sym 49131 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$56737
.sym 49132 rvsoc.mem_vdata[2][17]
.sym 49133 rvsoc.uart0.rxbfr[6]
.sym 49136 $abc$63009$new_n3559_
.sym 49137 $abc$63009$new_n3561_
.sym 49138 rvsoc.code_adrs[29]
.sym 49141 rvsoc.data_adrs[28]
.sym 49142 rvsoc.code_adrs[30]
.sym 49143 rvsoc.code_adrs[28]
.sym 49146 rvsoc.uart0.rxbfr[6]
.sym 49152 rvsoc.code_adrs[28]
.sym 49153 rvsoc.mem_vdata[0][17]
.sym 49154 rvsoc.mem_vdata[2][17]
.sym 49155 rvsoc.code_adrs[29]
.sym 49159 p15
.sym 49164 rvsoc.data_adrs[28]
.sym 49165 rvsoc.mem_vdata[0][17]
.sym 49166 rvsoc.mem_vdata[2][17]
.sym 49167 rvsoc.data_adrs[29]
.sym 49171 rvsoc.uart0.rxbfr[7]
.sym 49176 rvsoc.data_adrs[3]
.sym 49177 rvsoc.spi0.rxbfr[2]
.sym 49178 rvsoc.data_adrs[2]
.sym 49179 rvsoc.spi0.status[2]
.sym 49182 $abc$63009$new_n5061_
.sym 49183 $abc$63009$new_n3088_
.sym 49185 $abc$63009$new_n5060_
.sym 49188 $abc$63009$new_n3559_
.sym 49189 rvsoc.code_adrs[30]
.sym 49190 $abc$63009$new_n3561_
.sym 49191 $abc$63009$new_n3560_
.sym 49192 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$56737
.sym 49193 rvsoc.clkn
.sym 49195 $abc$63009$new_n3543_
.sym 49196 $abc$63009$new_n3210_
.sym 49197 $abc$63009$new_n5018_
.sym 49198 $abc$63009$new_n5094_
.sym 49199 $abc$63009$new_n3541_
.sym 49200 $abc$63009$new_n3540_
.sym 49201 rvsoc.uart0.rxbfr[1]
.sym 49202 rvsoc.uart0.rxbfr[0]
.sym 49205 rvsoc.cpu0.D_actv_pc[22]
.sym 49206 rvsoc.code_adrs[9]
.sym 49207 $abc$63009$new_n3088_
.sym 49208 rvsoc.data_wdata[4]
.sym 49209 rvsoc.mem_vdata[1][11]
.sym 49211 rvsoc.mem_vdata[1][21]
.sym 49212 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 49213 rvsoc.data_adrs[3]
.sym 49214 p15
.sym 49215 rvsoc.data_adrs[28]
.sym 49216 rvsoc.mem_vdata[5][20]
.sym 49217 rvsoc.mem_vdata[1][12]
.sym 49221 $abc$63009$new_ys__n5911_
.sym 49222 $abc$63009$new_ys__n12570_
.sym 49223 rvsoc.uart0.div[6]
.sym 49224 rvsoc.code_adrs[30]
.sym 49225 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 49226 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 49227 $abc$63009$new_n3570_
.sym 49228 rvsoc.code_adrs[30]
.sym 49229 $abc$63009$new_ys__n2292_inv_
.sym 49230 rvsoc.mem_vdata[3][17]
.sym 49236 rvsoc.data_adrs[2]
.sym 49237 $abc$63009$new_n3209_
.sym 49238 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$57001
.sym 49239 $abc$63009$new_n3529_
.sym 49240 rvsoc.mem_vdata[5][16]
.sym 49241 rvsoc.uart0.div[6]
.sym 49242 rvsoc.mem_vdata[15][6]
.sym 49243 $abc$63009$new_n3536_
.sym 49244 rvsoc.mem_vdata[4][17]
.sym 49245 $abc$63009$new_n3537_
.sym 49246 $abc$63009$new_ys__n12570_
.sym 49247 rvsoc.mem_vdata[3][16]
.sym 49248 rvsoc.uart0.rxbfr[6]
.sym 49249 $abc$63009$new_n5828_
.sym 49250 rvsoc.mem_vdata[15][2]
.sym 49251 $abc$63009$new_n4017_
.sym 49252 rvsoc.code_adrs[30]
.sym 49253 rvsoc.code_adrs[31]
.sym 49254 rvsoc.mem_vdata[3][17]
.sym 49255 rvsoc.data_adrs[9]
.sym 49256 $abc$63009$new_n2978_
.sym 49259 $abc$63009$new_n2983_
.sym 49260 $abc$63009$new_n3535_
.sym 49261 rvsoc.code_adrs[9]
.sym 49267 $abc$63009$new_ys__n4202_
.sym 49269 rvsoc.mem_vdata[3][17]
.sym 49270 $abc$63009$new_n2983_
.sym 49271 $abc$63009$new_n2978_
.sym 49272 rvsoc.mem_vdata[4][17]
.sym 49275 rvsoc.code_adrs[31]
.sym 49276 $abc$63009$new_ys__n4202_
.sym 49277 rvsoc.mem_vdata[15][2]
.sym 49278 $abc$63009$new_n4017_
.sym 49281 rvsoc.mem_vdata[5][16]
.sym 49282 $abc$63009$new_n3529_
.sym 49283 rvsoc.mem_vdata[3][16]
.sym 49284 $abc$63009$new_n2983_
.sym 49288 $abc$63009$new_ys__n4202_
.sym 49289 rvsoc.data_adrs[9]
.sym 49290 rvsoc.code_adrs[9]
.sym 49293 rvsoc.mem_vdata[15][6]
.sym 49294 $abc$63009$new_n3209_
.sym 49295 $abc$63009$new_ys__n4202_
.sym 49296 rvsoc.code_adrs[31]
.sym 49299 $abc$63009$new_ys__n12570_
.sym 49300 rvsoc.code_adrs[30]
.sym 49301 rvsoc.code_adrs[31]
.sym 49305 rvsoc.data_adrs[2]
.sym 49306 rvsoc.uart0.div[6]
.sym 49307 $abc$63009$new_n5828_
.sym 49308 rvsoc.uart0.rxbfr[6]
.sym 49311 $abc$63009$new_n3535_
.sym 49312 rvsoc.code_adrs[30]
.sym 49313 $abc$63009$new_n3536_
.sym 49314 $abc$63009$new_n3537_
.sym 49315 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$57001
.sym 49316 rvsoc.clkn
.sym 49318 rvsoc.mem_vdata[4][23]
.sym 49319 $abc$63009$new_n3572_
.sym 49320 $abc$63009$new_n3570_
.sym 49321 $abc$63009$new_n3571_
.sym 49322 $abc$63009$new_n2978_
.sym 49323 $abc$63009$new_n3530_
.sym 49324 $abc$63009$new_n3573_
.sym 49325 $abc$63009$new_n2983_
.sym 49326 rvsoc.data_wdata[4]
.sym 49327 rvsoc.mem_vdata[15][6]
.sym 49329 rvsoc.data_wdata[4]
.sym 49330 rvsoc.mem_vdata[4][17]
.sym 49331 $abc$63009$new_ys__n2493_inv_
.sym 49332 $abc$63009$new_ys__n5911_
.sym 49333 rvsoc.mem_vdata[1][18]
.sym 49334 rvsoc.mem_vdata[0][17]
.sym 49335 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 49336 rvsoc.eram.adrs[7]
.sym 49337 rvsoc.eram.adrs[2]
.sym 49338 rvsoc.mem_vdata[15][6]
.sym 49339 rvsoc.mem_vdata[1][16]
.sym 49340 rvsoc.data_adrs[2]
.sym 49341 $abc$63009$new_n3088_
.sym 49342 $abc$63009$new_n3199_
.sym 49343 rvsoc.code_adrs[29]
.sym 49345 rvsoc.mem_vdata[0][31]
.sym 49346 rvsoc.mem_vdata[4][5]
.sym 49347 rvsoc.cpu0.E_Br_adrs[28]
.sym 49348 rvsoc.code_adrs[10]
.sym 49349 $abc$63009$new_ys__n12571_
.sym 49350 rvsoc.spi0.status[31]
.sym 49351 rvsoc.cpu0.D_insn_typ[10]
.sym 49353 $abc$63009$new_ys__n4202_
.sym 49360 $abc$63009$new_ys__n12571_
.sym 49361 $abc$63009$new_n3531_
.sym 49362 rvsoc.data_wdata[23]
.sym 49364 rvsoc.data_wdata[27]
.sym 49367 $abc$63009$new_n4019_
.sym 49369 $abc$63009$new_n3528_
.sym 49370 $abc$63009$new_n4020_
.sym 49371 rvsoc.mem_vdata[0][2]
.sym 49372 rvsoc.uart0.div[23]
.sym 49373 rvsoc.uart0.status[23]
.sym 49375 rvsoc.data_adrs[2]
.sym 49376 $abc$63009$new_n4018_
.sym 49377 rvsoc.code_adrs[29]
.sym 49380 $abc$63009$new_n3530_
.sym 49381 rvsoc.code_adrs[28]
.sym 49383 rvsoc.mem_vdata[2][2]
.sym 49384 rvsoc.code_adrs[30]
.sym 49386 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 49387 rvsoc.data_adrs[3]
.sym 49389 rvsoc.data_wdata[31]
.sym 49392 rvsoc.code_adrs[28]
.sym 49393 rvsoc.mem_vdata[0][2]
.sym 49394 rvsoc.code_adrs[29]
.sym 49395 rvsoc.mem_vdata[2][2]
.sym 49398 rvsoc.data_wdata[23]
.sym 49404 $abc$63009$new_n3531_
.sym 49405 $abc$63009$new_n3528_
.sym 49406 rvsoc.code_adrs[30]
.sym 49407 $abc$63009$new_n3530_
.sym 49410 $abc$63009$new_ys__n12571_
.sym 49411 rvsoc.code_adrs[30]
.sym 49416 rvsoc.data_adrs[2]
.sym 49417 rvsoc.data_adrs[3]
.sym 49418 rvsoc.uart0.div[23]
.sym 49419 rvsoc.uart0.status[23]
.sym 49424 rvsoc.data_wdata[27]
.sym 49429 rvsoc.data_wdata[31]
.sym 49434 $abc$63009$new_n4018_
.sym 49435 rvsoc.code_adrs[30]
.sym 49436 $abc$63009$new_n4019_
.sym 49437 $abc$63009$new_n4020_
.sym 49438 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 49439 rvsoc.clkn
.sym 49441 rvsoc.mem_vdata[4][5]
.sym 49442 rvsoc.mem_vdata[4][3]
.sym 49443 $abc$63009$new_n2985_
.sym 49444 $abc$63009$new_n2977_
.sym 49445 $abc$63009$new_n2976_
.sym 49446 $abc$63009$new_ys__n2998_inv_
.sym 49447 rvsoc.mem_vdata[4][16]
.sym 49448 $abc$63009$new_ys__n12573_
.sym 49449 rvsoc.mem_vdata[1][28]
.sym 49451 $abc$63009$new_ys__n1612_
.sym 49453 rvsoc.mem_vdata[5][23]
.sym 49454 rvsoc.cpu0.F_insn[11]
.sym 49456 rvsoc.mem_vdata[15][2]
.sym 49457 rvsoc.bootram.adrs[2]
.sym 49458 rvsoc.data_wdata[23]
.sym 49459 rvsoc.data_wst[2]
.sym 49460 rvsoc.cpu0.F_insn[11]
.sym 49461 rvsoc.mem_vdata[4][28]
.sym 49462 $abc$63009$new_n4030_
.sym 49463 rvsoc.data_wdata[5]
.sym 49464 rvsoc.mem_vdata[2][22]
.sym 49465 $abc$63009$new_n5086_
.sym 49466 $abc$63009$new_n5059_
.sym 49467 rvsoc.code_adrs[28]
.sym 49469 rvsoc.eram.adrs[7]
.sym 49470 rvsoc.mem_vdata[5][2]
.sym 49471 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53449
.sym 49472 rvsoc.data_wdata[3]
.sym 49473 rvsoc.data_adrs[9]
.sym 49474 rvsoc.uart0.cfg[31]
.sym 49475 rvsoc.code_adrs[14]
.sym 49476 $abc$63009$new_n3540_
.sym 49482 rvsoc.mem_vdata[15][21]
.sym 49483 rvsoc.uart0.cfg[3]
.sym 49484 $abc$63009$new_n3527_
.sym 49485 $abc$63009$new_n3558_
.sym 49486 rvsoc.mem_vdata[15][16]
.sym 49487 $abc$63009$new_n5087_
.sym 49488 rvsoc.uart0.status[3]
.sym 49489 rvsoc.data_adrs[28]
.sym 49490 rvsoc.mem_vdata[3][20]
.sym 49491 rvsoc.data_adrs[3]
.sym 49493 rvsoc.mem_vdata[0][2]
.sym 49494 $abc$63009$new_n2978_
.sym 49495 rvsoc.data_adrs[29]
.sym 49496 rvsoc.uart0.cfg[28]
.sym 49497 $abc$63009$new_n2983_
.sym 49498 $abc$63009$new_ys__n2292_inv_
.sym 49499 rvsoc.code_adrs[31]
.sym 49501 rvsoc.data_adrs[2]
.sym 49502 $abc$63009$new_n3199_
.sym 49503 $abc$63009$new_ys__n4202_
.sym 49504 rvsoc.mem_vdata[4][20]
.sym 49505 rvsoc.code_adrs[28]
.sym 49506 rvsoc.code_adrs[29]
.sym 49507 $abc$63009$new_n3088_
.sym 49509 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$57001
.sym 49511 $abc$63009$new_ys__n4202_
.sym 49512 rvsoc.mem_vdata[2][2]
.sym 49513 $abc$63009$new_n5088_
.sym 49515 $abc$63009$new_n2983_
.sym 49516 rvsoc.mem_vdata[3][20]
.sym 49517 rvsoc.mem_vdata[4][20]
.sym 49518 $abc$63009$new_n2978_
.sym 49521 rvsoc.code_adrs[29]
.sym 49523 rvsoc.code_adrs[28]
.sym 49527 $abc$63009$new_n3199_
.sym 49529 $abc$63009$new_ys__n2292_inv_
.sym 49530 rvsoc.uart0.cfg[28]
.sym 49533 rvsoc.code_adrs[31]
.sym 49534 $abc$63009$new_n3527_
.sym 49535 $abc$63009$new_ys__n4202_
.sym 49536 rvsoc.mem_vdata[15][16]
.sym 49539 $abc$63009$new_n3088_
.sym 49541 $abc$63009$new_n5088_
.sym 49542 $abc$63009$new_n5087_
.sym 49545 rvsoc.mem_vdata[2][2]
.sym 49546 rvsoc.data_adrs[29]
.sym 49547 rvsoc.data_adrs[28]
.sym 49548 rvsoc.mem_vdata[0][2]
.sym 49551 rvsoc.mem_vdata[15][21]
.sym 49552 rvsoc.code_adrs[31]
.sym 49553 $abc$63009$new_ys__n4202_
.sym 49554 $abc$63009$new_n3558_
.sym 49557 rvsoc.uart0.cfg[3]
.sym 49558 rvsoc.uart0.status[3]
.sym 49559 rvsoc.data_adrs[2]
.sym 49560 rvsoc.data_adrs[3]
.sym 49561 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$57001
.sym 49562 rvsoc.clkn
.sym 49564 rvsoc.code_adrs[29]
.sym 49565 $abc$63009$new_n4028_
.sym 49566 rvsoc.mem_vdata[5][31]
.sym 49567 $abc$63009$new_n3225_
.sym 49568 $abc$63009$new_n2998_
.sym 49569 $abc$63009$new_ys__n4202_
.sym 49570 rvsoc.mem_vdata[5][7]
.sym 49571 rvsoc.code_adrs[28]
.sym 49573 rvsoc.data_adrs[30]
.sym 49575 rvsoc.eram.adrs[7]
.sym 49576 rvsoc.mem_vdata[15][21]
.sym 49577 rvsoc.cpu0.F_insn[9]
.sym 49578 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[28]
.sym 49579 $abc$63009$new_n2987_
.sym 49580 $abc$63009$new_ys__n2493_inv_
.sym 49581 rvsoc.mem_vdata[0][2]
.sym 49582 rvsoc.gpio0.dir[1]
.sym 49583 rvsoc.data_adrs[29]
.sym 49584 rvsoc.mem_vdata[15][13]
.sym 49585 rvsoc.cpu0.D_insn_typ[3]
.sym 49586 rvsoc.mem_vdata[3][20]
.sym 49587 rvsoc.data_adrs[28]
.sym 49588 rvsoc.code_adrs[9]
.sym 49589 rvsoc.uart0.rxbfr[5]
.sym 49590 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$57001
.sym 49591 $abc$63009$new_ys__n4202_
.sym 49592 $abc$63009$new_n3534_
.sym 49593 rvsoc.mem_vdata[1][28]
.sym 49594 rvsoc.data_wdata[28]
.sym 49595 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$57001
.sym 49596 rvsoc.uart0.div[26]
.sym 49597 rvsoc.eram.adrs[7]
.sym 49599 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$56737
.sym 49607 rvsoc.mem_vdata[15][28]
.sym 49608 rvsoc.mem_vdata[2][31]
.sym 49609 rvsoc.mem_vdata[3][31]
.sym 49611 rvsoc.mem_vdata[15][31]
.sym 49612 $abc$63009$new_ys__n4202_
.sym 49613 $abc$63009$new_n2997_
.sym 49615 rvsoc.mem_vdata[0][31]
.sym 49616 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 49617 $abc$63009$new_n2976_
.sym 49618 rvsoc.code_adrs[31]
.sym 49620 rvsoc.data_wdata[28]
.sym 49621 rvsoc.code_adrs[29]
.sym 49623 rvsoc.data_wdata[20]
.sym 49624 $abc$63009$new_n5792_
.sym 49625 rvsoc.mem_vdata[1][31]
.sym 49627 $abc$63009$new_n2996_
.sym 49628 rvsoc.code_adrs[28]
.sym 49629 rvsoc.code_adrs[29]
.sym 49632 rvsoc.data_wdata[3]
.sym 49633 $abc$63009$new_n2998_
.sym 49634 rvsoc.code_adrs[30]
.sym 49636 rvsoc.code_adrs[28]
.sym 49638 rvsoc.mem_vdata[1][31]
.sym 49639 rvsoc.mem_vdata[0][31]
.sym 49640 rvsoc.code_adrs[28]
.sym 49641 rvsoc.code_adrs[29]
.sym 49647 rvsoc.data_wdata[3]
.sym 49650 rvsoc.mem_vdata[15][31]
.sym 49651 $abc$63009$new_n5792_
.sym 49652 rvsoc.code_adrs[31]
.sym 49653 $abc$63009$new_ys__n4202_
.sym 49656 $abc$63009$new_n2998_
.sym 49657 rvsoc.code_adrs[30]
.sym 49658 $abc$63009$new_n2997_
.sym 49659 $abc$63009$new_n2996_
.sym 49662 rvsoc.mem_vdata[15][28]
.sym 49663 $abc$63009$new_n2976_
.sym 49664 rvsoc.code_adrs[31]
.sym 49665 $abc$63009$new_ys__n4202_
.sym 49669 rvsoc.data_wdata[20]
.sym 49676 rvsoc.data_wdata[28]
.sym 49680 rvsoc.mem_vdata[2][31]
.sym 49681 rvsoc.mem_vdata[3][31]
.sym 49682 rvsoc.code_adrs[28]
.sym 49683 rvsoc.code_adrs[29]
.sym 49684 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 49685 rvsoc.clkn
.sym 49687 rvsoc.mem_vdata[4][31]
.sym 49688 rvsoc.mem_vdata[4][4]
.sym 49689 rvsoc.mem_vdata[4][7]
.sym 49690 $abc$63009$new_ys__n2993_inv_
.sym 49691 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[7]
.sym 49692 rvsoc.eram.adrs[4]
.sym 49693 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[3]
.sym 49694 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$57001
.sym 49696 $abc$63009$new_ys__n4202_
.sym 49697 $abc$63009$new_n5850_
.sym 49698 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[30]
.sym 49699 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 49700 rvsoc.cpu0.D_insn_typ[9]
.sym 49701 rvsoc.mem_vdata[15][28]
.sym 49702 $abc$63009$new_n3225_
.sym 49703 $abc$63009$new_n2887_
.sym 49704 rvsoc.code_adrs[28]
.sym 49705 rvsoc.cpu0.D_actv_pc[0]
.sym 49706 rvsoc.code_adrs[29]
.sym 49707 rvsoc.mem_vdata[3][31]
.sym 49708 $abc$63009$new_n4028_
.sym 49709 rvsoc.spi0.status[7]
.sym 49710 rvsoc.data_adrs[3]
.sym 49711 rvsoc.uart0.div[7]
.sym 49712 $abc$63009$new_n3175_
.sym 49713 rvsoc.data_adrs[2]
.sym 49714 rvsoc.uart0.div[4]
.sym 49715 rvsoc.uart0.div[6]
.sym 49716 rvsoc.uart0.div[7]
.sym 49717 $abc$63009$new_ys__n4202_
.sym 49719 rvsoc.uart0.div[16]
.sym 49720 rvsoc.code_adrs[30]
.sym 49721 rvsoc.cpu0.F_next_pc[28]
.sym 49722 rvsoc.cpu0.D_insn_typ[14]
.sym 49728 rvsoc.code_adrs[29]
.sym 49731 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53337
.sym 49733 rvsoc.uart0.cfg[20]
.sym 49734 $abc$63009$new_ys__n2292_inv_
.sym 49735 rvsoc.code_adrs[28]
.sym 49736 rvsoc.data_adrs[2]
.sym 49737 rvsoc.mem_vdata[4][21]
.sym 49738 rvsoc.mem_vdata[15][17]
.sym 49739 rvsoc.uart0.status[12]
.sym 49740 rvsoc.mem_vdata[5][2]
.sym 49741 $abc$63009$new_ys__n4202_
.sym 49743 rvsoc.uart0.tx_divcnt[0]
.sym 49744 rvsoc.resetn
.sym 49745 rvsoc.data_adrs[9]
.sym 49746 rvsoc.mem_vdata[4][2]
.sym 49747 $abc$63009$new_ys__n5881_
.sym 49749 rvsoc.data_adrs[3]
.sym 49750 rvsoc.uart0.div[12]
.sym 49752 $abc$63009$new_n3534_
.sym 49753 rvsoc.uart0.cfg[8]
.sym 49754 rvsoc.mem_vdata[5][21]
.sym 49755 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$57001
.sym 49756 $abc$63009$new_n3159_
.sym 49757 rvsoc.code_adrs[31]
.sym 49758 $abc$63009$new_n3183_
.sym 49759 rvsoc.code_adrs[9]
.sym 49761 rvsoc.uart0.cfg[8]
.sym 49763 $abc$63009$new_ys__n2292_inv_
.sym 49764 $abc$63009$new_n3159_
.sym 49767 rvsoc.uart0.cfg[20]
.sym 49768 $abc$63009$new_ys__n2292_inv_
.sym 49769 $abc$63009$new_n3183_
.sym 49774 rvsoc.data_adrs[9]
.sym 49775 rvsoc.code_adrs[9]
.sym 49776 $abc$63009$new_ys__n5881_
.sym 49779 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53337
.sym 49780 rvsoc.resetn
.sym 49782 rvsoc.uart0.tx_divcnt[0]
.sym 49785 rvsoc.uart0.status[12]
.sym 49786 rvsoc.data_adrs[2]
.sym 49787 rvsoc.uart0.div[12]
.sym 49788 rvsoc.data_adrs[3]
.sym 49791 rvsoc.mem_vdata[5][2]
.sym 49792 rvsoc.code_adrs[29]
.sym 49793 rvsoc.code_adrs[28]
.sym 49794 rvsoc.mem_vdata[4][2]
.sym 49797 rvsoc.mem_vdata[4][21]
.sym 49798 rvsoc.mem_vdata[5][21]
.sym 49799 rvsoc.code_adrs[29]
.sym 49800 rvsoc.code_adrs[28]
.sym 49803 rvsoc.mem_vdata[15][17]
.sym 49804 $abc$63009$new_ys__n4202_
.sym 49805 $abc$63009$new_n3534_
.sym 49806 rvsoc.code_adrs[31]
.sym 49807 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$57001
.sym 49808 rvsoc.clkn
.sym 49818 $abc$63009$new_n3167_
.sym 49819 rvsoc.eram.adrs[4]
.sym 49820 $abc$63009$new_n3125_
.sym 49821 rvsoc.cpu0.D_actv_pc[8]
.sym 49822 rvsoc.data_adrs[2]
.sym 49823 rvsoc.mem_vdata[4][21]
.sym 49824 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 49825 $abc$63009$new_n4119_
.sym 49826 rvsoc.mem_vdata[4][20]
.sym 49827 rvsoc.cpu0.D_insn[25]
.sym 49828 rvsoc.cpu0.D_op3[0]
.sym 49829 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 49830 rvsoc.eram.adrs[0]
.sym 49831 rvsoc.mem_vdata[4][4]
.sym 49832 rvsoc.eram.adrs[1]
.sym 49833 rvsoc.uart0.rxbfr[7]
.sym 49834 $abc$63009$new_n3205_
.sym 49835 rvsoc.uart0.div[9]
.sym 49836 rvsoc.uart0.div[8]
.sym 49837 rvsoc.cpu0.D_insn[7]
.sym 49838 rvsoc.cpu0.E_take_Br
.sym 49839 rvsoc.code_adrs[10]
.sym 49840 rvsoc.cpu0.D_next_pc[1]
.sym 49841 rvsoc.cpu0.F_next_pc[4]
.sym 49842 rvsoc.uart0.div[14]
.sym 49843 rvsoc.data_wdata[6]
.sym 49844 rvsoc.cpu0.D_insn_typ[10]
.sym 49845 $abc$63009$new_n3199_
.sym 49853 rvsoc.uart0.div[14]
.sym 49854 rvsoc.cpu0.E_Br_adrs[4]
.sym 49856 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[5]
.sym 49857 rvsoc.uart0.tx_divcnt[5]
.sym 49858 rvsoc.cpu0.E_Br_adrs[6]
.sym 49859 rvsoc.cpu0.F_next_pc[6]
.sym 49861 rvsoc.uart0.tx_divcnt[0]
.sym 49862 rvsoc.resetn
.sym 49863 rvsoc.uart0.tx_divcnt[10]
.sym 49864 rvsoc.cpu0.E_take_Br
.sym 49865 rvsoc.cpu0.F_next_pc[4]
.sym 49867 rvsoc.data_adrs[3]
.sym 49868 rvsoc.uart0.status[16]
.sym 49872 rvsoc.uart0.status[14]
.sym 49875 rvsoc.data_adrs[3]
.sym 49876 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 49879 rvsoc.uart0.div[16]
.sym 49880 rvsoc.data_adrs[2]
.sym 49885 rvsoc.uart0.tx_divcnt[0]
.sym 49890 rvsoc.data_adrs[3]
.sym 49891 rvsoc.data_adrs[2]
.sym 49892 rvsoc.uart0.status[14]
.sym 49893 rvsoc.uart0.div[14]
.sym 49897 rvsoc.uart0.tx_divcnt[10]
.sym 49904 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[5]
.sym 49905 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 49909 rvsoc.cpu0.F_next_pc[4]
.sym 49910 rvsoc.cpu0.E_take_Br
.sym 49911 rvsoc.cpu0.E_Br_adrs[4]
.sym 49917 rvsoc.uart0.tx_divcnt[5]
.sym 49920 rvsoc.data_adrs[2]
.sym 49921 rvsoc.uart0.status[16]
.sym 49922 rvsoc.data_adrs[3]
.sym 49923 rvsoc.uart0.div[16]
.sym 49926 rvsoc.cpu0.F_next_pc[6]
.sym 49928 rvsoc.cpu0.E_Br_adrs[6]
.sym 49929 rvsoc.cpu0.E_take_Br
.sym 49930 rvsoc.resetn
.sym 49931 rvsoc.clkn
.sym 49932 rvsoc.uart0.status[0]_$glb_sr
.sym 49941 rvsoc.cpu0.D_actv_pc[28]
.sym 49943 rvsoc.cpu0.D_insn[30]
.sym 49944 rvsoc.cpu0.D_actv_pc[28]
.sym 49945 rvsoc.cpu0.F_next_pc[6]
.sym 49946 rvsoc.cpu0.F_next_pc[11]
.sym 49947 rvsoc.cpu0.D_actv_pc[3]
.sym 49948 rvsoc.cpu0.D_actv_pc[1]
.sym 49949 $abc$63009$new_n3171_
.sym 49950 $abc$63009$new_ys__n2990_inv_
.sym 49952 rvsoc.uart0.tx_divcnt[0]
.sym 49953 rvsoc.uart0.tx_divcnt[5]
.sym 49954 rvsoc.mem_vdata[15][17]
.sym 49955 rvsoc.code_adrs[4]
.sym 49956 $abc$63009$new_ys__n40_inv_
.sym 49957 $abc$63009$new_ys__n1880_inv_
.sym 49958 $abc$63009$new_n3311_
.sym 49959 rvsoc.code_adrs[14]
.sym 49960 rvsoc.uart0.div[22]
.sym 49961 rvsoc.data_wdata[4]
.sym 49962 rvsoc.mem_vdata[5][2]
.sym 49963 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 49965 rvsoc.code_adrs[10]
.sym 49966 $abc$63009$new_ys__n3517_
.sym 49967 rvsoc.code_adrs[14]
.sym 49968 rvsoc.code_adrs[6]
.sym 49975 $abc$63009$new_n4254_
.sym 49976 $abc$63009$new_ys__n3517_
.sym 49977 $abc$63009$new_n3423_
.sym 49978 rvsoc.cpu0.D_actv_pc[27]
.sym 49982 rvsoc.uart0.tx_divcnt[16]
.sym 49983 rvsoc.cpu0.D_next_pc[5]
.sym 49984 rvsoc.uart0.tx_divcnt[13]
.sym 49986 $abc$63009$new_n4231_
.sym 49987 $abc$63009$new_ys__n6035_
.sym 49988 rvsoc.cpu0.D_actv_pc[12]
.sym 49989 rvsoc.cpu0.D_next_pc[3]
.sym 49992 $abc$63009$new_n5850_
.sym 49994 $abc$63009$new_ys__n10983_inv_
.sym 49995 $abc$63009$new_ys__n1819_
.sym 50003 rvsoc.data_wdata[6]
.sym 50004 rvsoc.cpu0.D_insn_typ[10]
.sym 50008 rvsoc.uart0.tx_divcnt[16]
.sym 50016 rvsoc.cpu0.D_next_pc[5]
.sym 50021 rvsoc.cpu0.D_actv_pc[27]
.sym 50027 rvsoc.cpu0.D_actv_pc[12]
.sym 50031 rvsoc.cpu0.D_next_pc[3]
.sym 50032 $abc$63009$new_n4231_
.sym 50033 $abc$63009$new_ys__n10983_inv_
.sym 50034 $abc$63009$new_ys__n1819_
.sym 50038 rvsoc.data_wdata[6]
.sym 50039 $abc$63009$new_n3423_
.sym 50040 $abc$63009$new_ys__n3517_
.sym 50043 $abc$63009$new_n5850_
.sym 50044 $abc$63009$new_n4254_
.sym 50045 $abc$63009$new_ys__n6035_
.sym 50046 rvsoc.cpu0.D_insn_typ[10]
.sym 50049 rvsoc.uart0.tx_divcnt[13]
.sym 50053 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 50054 rvsoc.clka
.sym 50068 rvsoc.uart0.tx_divcnt[16]
.sym 50069 $abc$63009$new_n4254_
.sym 50070 $abc$63009$new_ys__n11684_
.sym 50071 $abc$63009$new_n3423_
.sym 50072 rvsoc.uart0.div[13]
.sym 50073 $abc$63009$new_n3415_
.sym 50074 rvsoc.cpu0.E_actv_pc[27]
.sym 50075 rvsoc.mem_vdata[4][2]
.sym 50076 rvsoc.cpu0.E_actv_pc[12]
.sym 50077 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 50078 rvsoc.cpu0.D_insn_typ[7]
.sym 50079 $abc$63009$new_ys__n1872_inv_
.sym 50080 rvsoc.code_adrs[9]
.sym 50081 rvsoc.cpu0.D_insn_typ[14]
.sym 50082 rvsoc.data_wdata[26]
.sym 50084 rvsoc.cpu0.E_Br_adrs[9]
.sym 50085 $abc$63009$new_ys__n1792_
.sym 50086 rvsoc.data_wdata[28]
.sym 50087 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$57001
.sym 50088 rvsoc.cpu0.D_insn[21]
.sym 50089 rvsoc.uart0.div[24]
.sym 50090 $abc$63009$new_ys__n2493_inv_
.sym 50091 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$56737
.sym 50097 rvsoc.uart0.tx_divcnt[22]
.sym 50099 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 50100 rvsoc.cpu0.D_insn_typ[13]
.sym 50101 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[8]
.sym 50102 rvsoc.cpu0.E_Br_adrs[9]
.sym 50105 rvsoc.cpu0.E_insn_typ[8]
.sym 50106 rvsoc.cpu0.F_next_pc[3]
.sym 50107 rvsoc.cpu0.F_next_pc[5]
.sym 50109 $abc$63009$new_n2885_
.sym 50110 rvsoc.cpu0.E_take_Br
.sym 50111 rvsoc.cpu0.F_next_pc[1]
.sym 50112 $abc$63009$new_n2887_
.sym 50119 $abc$63009$new_ys__n2207_
.sym 50120 rvsoc.cpu0.D_op1[8]
.sym 50127 rvsoc.cpu0.F_next_pc[9]
.sym 50128 rvsoc.cpu0.D_insn_typ[12]
.sym 50130 rvsoc.uart0.tx_divcnt[22]
.sym 50138 rvsoc.cpu0.F_next_pc[5]
.sym 50144 $abc$63009$new_ys__n2207_
.sym 50145 rvsoc.cpu0.E_insn_typ[8]
.sym 50150 rvsoc.cpu0.F_next_pc[1]
.sym 50154 rvsoc.cpu0.E_take_Br
.sym 50155 rvsoc.cpu0.E_Br_adrs[9]
.sym 50157 rvsoc.cpu0.F_next_pc[9]
.sym 50160 rvsoc.cpu0.D_op1[8]
.sym 50161 rvsoc.cpu0.D_insn_typ[12]
.sym 50162 rvsoc.cpu0.D_insn_typ[13]
.sym 50163 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[8]
.sym 50166 $abc$63009$new_n2887_
.sym 50167 $abc$63009$new_n2885_
.sym 50175 rvsoc.cpu0.F_next_pc[3]
.sym 50176 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 50177 rvsoc.clka
.sym 50187 rvsoc.code_adrs[9]
.sym 50188 $abc$63009$new_ys__n2811_
.sym 50189 $abc$63009$new_n3183_
.sym 50190 rvsoc.uart0.status[20]
.sym 50191 rvsoc.cpu0.D_actv_pc[26]
.sym 50193 rvsoc.data_adrs[3]
.sym 50194 rvsoc.cpu0.D_insn[27]
.sym 50195 rvsoc.cpu0.F_next_pc[5]
.sym 50196 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[19]
.sym 50197 $abc$63009$new_n2885_
.sym 50199 rvsoc.cpu0.D_next_pc[1]
.sym 50200 $abc$63009$new_ys__n12414_inv_
.sym 50201 rvsoc.code_adrs[9]
.sym 50202 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[21]
.sym 50203 rvsoc.uart0.div[7]
.sym 50204 $abc$63009$new_ys__n3517_
.sym 50205 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 50206 rvsoc.data_wdata[28]
.sym 50207 rvsoc.uart0.div[6]
.sym 50208 rvsoc.uart0.div[27]
.sym 50209 rvsoc.cpu0.D_next_pc[20]
.sym 50210 $abc$63009$new_ys__n10983_inv_
.sym 50211 rvsoc.uart0.div[16]
.sym 50212 rvsoc.uart0.div[21]
.sym 50213 $abc$63009$new_n3892_
.sym 50214 rvsoc.cpu0.D_insn_typ[14]
.sym 50220 rvsoc.cpu0.sysregs[1][10]
.sym 50221 rvsoc.cpu0.D_next_pc[5]
.sym 50222 $abc$63009$new_ys__n1957_inv_
.sym 50223 $abc$63009$new_ys__n1955_
.sym 50224 rvsoc.cpu0.F_next_pc[10]
.sym 50225 $abc$63009$new_ys__n1793_
.sym 50226 $abc$63009$new_ys__n1790_
.sym 50228 $abc$63009$new_n3311_
.sym 50229 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[10]
.sym 50231 $abc$63009$new_ys__n1872_inv_
.sym 50232 rvsoc.cpu0.D_op2[5]
.sym 50233 $abc$63009$new_n4279_
.sym 50234 $abc$63009$new_ys__n10983_inv_
.sym 50235 rvsoc.cpu0.E_actv_pc[18]
.sym 50237 rvsoc.cpu0.E_next_pc[18]
.sym 50238 rvsoc.cpu0.D_insn_typ[14]
.sym 50241 $abc$63009$new_n3816_
.sym 50242 rvsoc.cpu0.E_Br_adrs[10]
.sym 50243 rvsoc.cpu0.E_take_Br
.sym 50244 $abc$63009$new_n3747_
.sym 50245 $abc$63009$new_ys__n1792_
.sym 50246 $abc$63009$new_ys__n2296_
.sym 50247 rvsoc.resetn
.sym 50249 rvsoc.cpu0.D_actv_pc[18]
.sym 50250 $abc$63009$auto$alumacc.cc:491:replace_alu$3169[31]
.sym 50251 $abc$63009$new_ys__n2493_inv_
.sym 50253 $abc$63009$new_ys__n1792_
.sym 50254 rvsoc.cpu0.D_next_pc[5]
.sym 50255 $abc$63009$new_n4279_
.sym 50256 $abc$63009$new_ys__n10983_inv_
.sym 50259 rvsoc.cpu0.E_next_pc[18]
.sym 50260 $abc$63009$new_ys__n2493_inv_
.sym 50261 $abc$63009$new_n3311_
.sym 50262 rvsoc.cpu0.E_actv_pc[18]
.sym 50265 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[10]
.sym 50266 $abc$63009$new_n3816_
.sym 50267 rvsoc.cpu0.D_insn_typ[14]
.sym 50268 $abc$63009$new_ys__n1955_
.sym 50271 $abc$63009$auto$alumacc.cc:491:replace_alu$3169[31]
.sym 50273 $abc$63009$new_ys__n2296_
.sym 50274 rvsoc.resetn
.sym 50277 rvsoc.cpu0.F_next_pc[10]
.sym 50278 rvsoc.cpu0.E_take_Br
.sym 50279 rvsoc.cpu0.E_Br_adrs[10]
.sym 50283 $abc$63009$new_ys__n1793_
.sym 50284 $abc$63009$new_ys__n1872_inv_
.sym 50285 rvsoc.cpu0.D_op2[5]
.sym 50286 $abc$63009$new_ys__n1790_
.sym 50289 rvsoc.cpu0.sysregs[1][10]
.sym 50291 $abc$63009$new_ys__n1957_inv_
.sym 50292 $abc$63009$new_n3747_
.sym 50296 rvsoc.cpu0.D_actv_pc[18]
.sym 50299 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 50300 rvsoc.clka
.sym 50302 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 50303 rvsoc.cpu0.E_next_pc[18]
.sym 50304 $abc$63009$new_n3472_
.sym 50305 rvsoc.cpu0.E_actv_pc[19]
.sym 50306 rvsoc.cpu0.E_actv_pc[26]
.sym 50307 $abc$63009$new_n3816_
.sym 50308 $abc$63009$new_ys__n12433_inv_
.sym 50309 $abc$63009$new_n3499_
.sym 50310 rvsoc.cpu0.F_next_pc[10]
.sym 50311 $abc$63009$new_ys__n1819_
.sym 50313 rvsoc.cpu0.D_actv_pc[9]
.sym 50314 rvsoc.code_adrs[31]
.sym 50315 rvsoc.cpu0.F_next_pc[8]
.sym 50316 $abc$63009$new_n3129_
.sym 50317 $abc$63009$new_ys__n1872_inv_
.sym 50318 $abc$63009$new_n3468_
.sym 50319 rvsoc.cpu0.F_insn[19]
.sym 50320 rvsoc.data_wdata[29]
.sym 50321 rvsoc.code_adrs[8]
.sym 50322 rvsoc.cpu0.D_insn[25]
.sym 50323 rvsoc.cpu0.D_insn[27]
.sym 50324 $abc$63009$new_n3478_
.sym 50325 rvsoc.cpu0.E_op1[5]
.sym 50326 rvsoc.cpu0.sysregs[1][18]
.sym 50327 rvsoc.uart0.div[9]
.sym 50328 rvsoc.uart0.div[30]
.sym 50329 rvsoc.cpu0.E_take_Br
.sym 50330 rvsoc.cpu0.D_insn[17]
.sym 50331 rvsoc.code_adrs[10]
.sym 50332 $abc$63009$new_n3199_
.sym 50333 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 50335 rvsoc.uart0.div[8]
.sym 50336 rvsoc.uart0.div[0]
.sym 50337 rvsoc.cpu0.D_insn[7]
.sym 50343 rvsoc.data_wdata[25]
.sym 50344 rvsoc.cpu0.sysregs[1][18]
.sym 50348 rvsoc.cpu0.sysregs[1][9]
.sym 50349 $abc$63009$new_ys__n2013_inv_
.sym 50351 rvsoc.cpu0.D_actv_pc[20]
.sym 50356 $abc$63009$new_ys__n1948_
.sym 50357 $abc$63009$new_ys__n2034_inv_
.sym 50359 $abc$63009$new_n3495_
.sym 50360 $abc$63009$new_ys__n1950_inv_
.sym 50362 $abc$63009$new_n3812_
.sym 50364 $abc$63009$new_ys__n3517_
.sym 50365 $abc$63009$new_ys__n2041_inv_
.sym 50366 rvsoc.cpu0.sysregs[1][21]
.sym 50367 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[9]
.sym 50369 rvsoc.cpu0.D_next_pc[20]
.sym 50372 $abc$63009$new_n3747_
.sym 50373 rvsoc.cpu0.sysregs[1][22]
.sym 50374 rvsoc.cpu0.D_insn_typ[14]
.sym 50379 rvsoc.cpu0.D_next_pc[20]
.sym 50382 $abc$63009$new_n3812_
.sym 50383 $abc$63009$new_ys__n1948_
.sym 50384 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[9]
.sym 50385 rvsoc.cpu0.D_insn_typ[14]
.sym 50389 rvsoc.cpu0.sysregs[1][9]
.sym 50390 $abc$63009$new_n3747_
.sym 50391 $abc$63009$new_ys__n1950_inv_
.sym 50394 rvsoc.cpu0.D_actv_pc[20]
.sym 50401 rvsoc.cpu0.sysregs[1][21]
.sym 50402 $abc$63009$new_n3747_
.sym 50403 $abc$63009$new_ys__n2034_inv_
.sym 50406 rvsoc.cpu0.sysregs[1][18]
.sym 50407 $abc$63009$new_ys__n2013_inv_
.sym 50409 $abc$63009$new_n3747_
.sym 50412 $abc$63009$new_n3747_
.sym 50414 $abc$63009$new_ys__n2041_inv_
.sym 50415 rvsoc.cpu0.sysregs[1][22]
.sym 50418 $abc$63009$new_ys__n3517_
.sym 50419 rvsoc.data_wdata[25]
.sym 50421 $abc$63009$new_n3495_
.sym 50422 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 50423 rvsoc.clka
.sym 50425 $abc$63009$new_n3495_
.sym 50426 rvsoc.cpu0.E_Br_adrs[15]
.sym 50427 rvsoc.cpu0.E_op1[4]
.sym 50428 rvsoc.cpu0.E_Br_adrs[30]
.sym 50429 rvsoc.code_adrs[30]
.sym 50430 rvsoc.cpu0.E_Br_adrs[26]
.sym 50431 rvsoc.cpu0.E_Br_adrs[25]
.sym 50432 rvsoc.cpu0.E_actv_pc[25]
.sym 50433 rvsoc.cpu0.F_next_pc[18]
.sym 50435 rvsoc.cpu0.D_insn[13]
.sym 50436 rvsoc.code_adrs[4]
.sym 50437 $abc$63009$new_ys__n6050_
.sym 50438 $abc$63009$new_n3459_
.sym 50439 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 50440 rvsoc.cpu0.E_next_pc[26]
.sym 50441 rvsoc.cpu0.D_next_pc[7]
.sym 50442 $abc$63009$new_ys__n2789_
.sym 50443 p15
.sym 50444 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 50445 rvsoc.cpu0.D_insn_typ[8]
.sym 50446 rvsoc.cpu0.D_actv_pc[17]
.sym 50447 rvsoc.cpu0.E_Br_adrs[21]
.sym 50448 rvsoc.cpu0.D_actv_pc[19]
.sym 50449 rvsoc.mem_vdata[5][2]
.sym 50450 $abc$63009$new_n3311_
.sym 50451 rvsoc.code_adrs[14]
.sym 50452 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[4]
.sym 50453 $abc$63009$auto$alumacc.cc:491:replace_alu$3169[31]
.sym 50454 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[2]
.sym 50455 $abc$63009$new_ys__n2214_inv_
.sym 50456 $abc$63009$new_n3896_
.sym 50457 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[12]
.sym 50458 $abc$63009$new_n3880_
.sym 50459 $abc$63009$new_n3876_
.sym 50460 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[3]
.sym 50466 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[25]
.sym 50467 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[26]
.sym 50469 $abc$63009$new_n3860_
.sym 50470 rvsoc.cpu0.D_insn_typ[7]
.sym 50471 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[30]
.sym 50472 $abc$63009$new_n3896_
.sym 50473 $abc$63009$new_ys__n2214_inv_
.sym 50474 rvsoc.cpu0.D_insn_typ[3]
.sym 50475 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[13]
.sym 50476 $abc$63009$new_ys__n2060_
.sym 50477 $abc$63009$new_ys__n2032_
.sym 50478 rvsoc.spi0.log2div[2]
.sym 50479 rvsoc.cpu0.F_next_pc[14]
.sym 50480 $abc$63009$new_ys__n2067_
.sym 50481 rvsoc.cpu0.E_Br_adrs[14]
.sym 50482 $abc$63009$new_n3880_
.sym 50484 rvsoc.cpu0.D_insn_typ[14]
.sym 50485 $abc$63009$new_n3876_
.sym 50486 rvsoc.cpu0.sysregs[1][21]
.sym 50487 $abc$63009$new_ys__n2095_
.sym 50489 rvsoc.cpu0.E_take_Br
.sym 50490 rvsoc.cpu0.D_insn[21]
.sym 50492 rvsoc.cpu0.D_insn_typ[8]
.sym 50493 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 50494 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[21]
.sym 50495 $abc$63009$new_n3125_
.sym 50496 rvsoc.cpu0.D_insn[13]
.sym 50497 rvsoc.cpu0.sysregs[3][21]
.sym 50499 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[25]
.sym 50500 $abc$63009$new_n3876_
.sym 50501 rvsoc.cpu0.D_insn_typ[14]
.sym 50502 $abc$63009$new_ys__n2060_
.sym 50505 $abc$63009$new_ys__n2067_
.sym 50506 $abc$63009$new_n3880_
.sym 50507 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[26]
.sym 50508 rvsoc.cpu0.D_insn_typ[14]
.sym 50511 $abc$63009$new_n3896_
.sym 50512 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[30]
.sym 50513 rvsoc.cpu0.D_insn_typ[14]
.sym 50514 $abc$63009$new_ys__n2095_
.sym 50517 rvsoc.cpu0.D_insn[21]
.sym 50518 rvsoc.cpu0.sysregs[3][21]
.sym 50519 rvsoc.cpu0.D_insn_typ[8]
.sym 50520 rvsoc.cpu0.sysregs[1][21]
.sym 50524 rvsoc.spi0.log2div[2]
.sym 50525 $abc$63009$new_n3125_
.sym 50526 $abc$63009$new_ys__n2214_inv_
.sym 50530 rvsoc.cpu0.E_Br_adrs[14]
.sym 50531 rvsoc.cpu0.E_take_Br
.sym 50532 rvsoc.cpu0.F_next_pc[14]
.sym 50535 rvsoc.cpu0.D_insn_typ[14]
.sym 50536 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[21]
.sym 50537 $abc$63009$new_ys__n2032_
.sym 50538 $abc$63009$new_n3860_
.sym 50541 rvsoc.cpu0.D_insn[13]
.sym 50542 rvsoc.cpu0.D_insn_typ[7]
.sym 50543 rvsoc.cpu0.D_insn_typ[3]
.sym 50544 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[13]
.sym 50545 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 50546 rvsoc.clkn
.sym 50556 $abc$63009$new_ys__n1992_inv_
.sym 50557 $abc$63009$new_ys__n9838_inv_
.sym 50558 $abc$63009$new_n5041_
.sym 50560 rvsoc.data_wdata[23]
.sym 50561 $abc$63009$new_ys__n2493_inv_
.sym 50563 $abc$63009$new_n3860_
.sym 50564 $abc$63009$new_ys__n2060_
.sym 50565 rvsoc.cpu0.sysregs[1][25]
.sym 50566 rvsoc.cpu0.D_actv_pc[15]
.sym 50567 rvsoc.cpu0.F_next_pc[14]
.sym 50568 rvsoc.cpu0.D_actv_pc[29]
.sym 50569 rvsoc.data_wdata[24]
.sym 50570 rvsoc.cpu0.E_op1[20]
.sym 50571 rvsoc.cpu0.E_Br_adrs[16]
.sym 50572 rvsoc.code_adrs[9]
.sym 50573 rvsoc.data_wdata[28]
.sym 50574 rvsoc.cpu0.E_next_pc[25]
.sym 50575 $abc$63009$new_n3844_
.sym 50576 rvsoc.cpu0.D_insn[21]
.sym 50577 rvsoc.data_wdata[28]
.sym 50578 rvsoc.data_wdata[26]
.sym 50579 rvsoc.data_wdata[5]
.sym 50580 rvsoc.cpu0.D_insn[21]
.sym 50581 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[13]
.sym 50582 rvsoc.cpu0.sysregs[1][26]
.sym 50583 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[14]
.sym 50589 rvsoc.cpu0.D_actv_pc[13]
.sym 50592 rvsoc.cpu0.D_insn[19]
.sym 50594 rvsoc.cpu0.D_insn[16]
.sym 50599 rvsoc.cpu0.D_actv_pc[14]
.sym 50600 rvsoc.cpu0.D_actv_pc[18]
.sym 50602 rvsoc.cpu0.D_insn[17]
.sym 50603 rvsoc.cpu0.D_insn[15]
.sym 50604 rvsoc.cpu0.D_actv_pc[16]
.sym 50606 rvsoc.cpu0.D_actv_pc[17]
.sym 50608 rvsoc.cpu0.D_insn[12]
.sym 50609 rvsoc.cpu0.D_actv_pc[19]
.sym 50610 rvsoc.cpu0.D_insn[13]
.sym 50614 rvsoc.cpu0.D_actv_pc[12]
.sym 50615 rvsoc.cpu0.D_insn[18]
.sym 50616 rvsoc.cpu0.D_actv_pc[15]
.sym 50618 rvsoc.cpu0.D_insn[14]
.sym 50621 $auto$alumacc.cc:474:replace_alu$3208.C[13]
.sym 50623 rvsoc.cpu0.D_insn[12]
.sym 50624 rvsoc.cpu0.D_actv_pc[12]
.sym 50627 $auto$alumacc.cc:474:replace_alu$3208.C[14]
.sym 50629 rvsoc.cpu0.D_actv_pc[13]
.sym 50630 rvsoc.cpu0.D_insn[13]
.sym 50631 $auto$alumacc.cc:474:replace_alu$3208.C[13]
.sym 50633 $auto$alumacc.cc:474:replace_alu$3208.C[15]
.sym 50635 rvsoc.cpu0.D_actv_pc[14]
.sym 50636 rvsoc.cpu0.D_insn[14]
.sym 50637 $auto$alumacc.cc:474:replace_alu$3208.C[14]
.sym 50639 $auto$alumacc.cc:474:replace_alu$3208.C[16]
.sym 50641 rvsoc.cpu0.D_actv_pc[15]
.sym 50642 rvsoc.cpu0.D_insn[15]
.sym 50643 $auto$alumacc.cc:474:replace_alu$3208.C[15]
.sym 50645 $auto$alumacc.cc:474:replace_alu$3208.C[17]
.sym 50647 rvsoc.cpu0.D_insn[16]
.sym 50648 rvsoc.cpu0.D_actv_pc[16]
.sym 50649 $auto$alumacc.cc:474:replace_alu$3208.C[16]
.sym 50651 $auto$alumacc.cc:474:replace_alu$3208.C[18]
.sym 50653 rvsoc.cpu0.D_insn[17]
.sym 50654 rvsoc.cpu0.D_actv_pc[17]
.sym 50655 $auto$alumacc.cc:474:replace_alu$3208.C[17]
.sym 50657 $auto$alumacc.cc:474:replace_alu$3208.C[19]
.sym 50659 rvsoc.cpu0.D_insn[18]
.sym 50660 rvsoc.cpu0.D_actv_pc[18]
.sym 50661 $auto$alumacc.cc:474:replace_alu$3208.C[18]
.sym 50663 $auto$alumacc.cc:474:replace_alu$3208.C[20]
.sym 50665 rvsoc.cpu0.D_actv_pc[19]
.sym 50666 rvsoc.cpu0.D_insn[19]
.sym 50667 $auto$alumacc.cc:474:replace_alu$3208.C[19]
.sym 50681 rvsoc.cpu0.D_actv_pc[22]
.sym 50683 rvsoc.cpu0.D_actv_pc[13]
.sym 50684 rvsoc.cpu0.E_Br_adrs[19]
.sym 50685 rvsoc.spi0.status[0]
.sym 50686 rvsoc.cpu0.D_insn[19]
.sym 50687 rvsoc.cpu0.D_actv_pc[14]
.sym 50688 rvsoc.cpu0.D_actv_pc[18]
.sym 50689 rvsoc.cpu0.F_next_pc[24]
.sym 50690 rvsoc.spi0.status[0]
.sym 50692 rvsoc.cpu0.D_actv_pc[16]
.sym 50693 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 50694 rvsoc.uart0.status[0]
.sym 50695 rvsoc.uart0.div[16]
.sym 50696 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[21]
.sym 50697 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 50698 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[19]
.sym 50699 rvsoc.uart0.div[21]
.sym 50700 rvsoc.cpu0.D_next_pc[20]
.sym 50701 rvsoc.uart0.div[7]
.sym 50702 rvsoc.cpu0.D_actv_pc[15]
.sym 50703 rvsoc.uart0.div[15]
.sym 50704 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[18]
.sym 50705 rvsoc.cpu0.D_insn[23]
.sym 50706 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[10]
.sym 50707 $auto$alumacc.cc:474:replace_alu$3208.C[20]
.sym 50712 rvsoc.cpu0.D_insn[23]
.sym 50714 rvsoc.cpu0.D_insn[26]
.sym 50716 rvsoc.cpu0.D_actv_pc[25]
.sym 50717 rvsoc.cpu0.D_actv_pc[20]
.sym 50718 rvsoc.cpu0.D_insn[20]
.sym 50719 rvsoc.cpu0.D_actv_pc[23]
.sym 50720 rvsoc.cpu0.D_insn[25]
.sym 50722 rvsoc.cpu0.D_insn[27]
.sym 50725 rvsoc.cpu0.D_insn[24]
.sym 50730 rvsoc.cpu0.D_insn[22]
.sym 50731 rvsoc.cpu0.D_actv_pc[26]
.sym 50732 rvsoc.cpu0.D_actv_pc[27]
.sym 50738 rvsoc.cpu0.D_actv_pc[24]
.sym 50740 rvsoc.cpu0.D_insn[21]
.sym 50742 rvsoc.cpu0.D_actv_pc[22]
.sym 50743 rvsoc.cpu0.D_actv_pc[21]
.sym 50744 $auto$alumacc.cc:474:replace_alu$3208.C[21]
.sym 50746 rvsoc.cpu0.D_actv_pc[20]
.sym 50747 rvsoc.cpu0.D_insn[20]
.sym 50748 $auto$alumacc.cc:474:replace_alu$3208.C[20]
.sym 50750 $auto$alumacc.cc:474:replace_alu$3208.C[22]
.sym 50752 rvsoc.cpu0.D_actv_pc[21]
.sym 50753 rvsoc.cpu0.D_insn[21]
.sym 50754 $auto$alumacc.cc:474:replace_alu$3208.C[21]
.sym 50756 $auto$alumacc.cc:474:replace_alu$3208.C[23]
.sym 50758 rvsoc.cpu0.D_actv_pc[22]
.sym 50759 rvsoc.cpu0.D_insn[22]
.sym 50760 $auto$alumacc.cc:474:replace_alu$3208.C[22]
.sym 50762 $auto$alumacc.cc:474:replace_alu$3208.C[24]
.sym 50764 rvsoc.cpu0.D_insn[23]
.sym 50765 rvsoc.cpu0.D_actv_pc[23]
.sym 50766 $auto$alumacc.cc:474:replace_alu$3208.C[23]
.sym 50768 $auto$alumacc.cc:474:replace_alu$3208.C[25]
.sym 50770 rvsoc.cpu0.D_actv_pc[24]
.sym 50771 rvsoc.cpu0.D_insn[24]
.sym 50772 $auto$alumacc.cc:474:replace_alu$3208.C[24]
.sym 50774 $auto$alumacc.cc:474:replace_alu$3208.C[26]
.sym 50776 rvsoc.cpu0.D_actv_pc[25]
.sym 50777 rvsoc.cpu0.D_insn[25]
.sym 50778 $auto$alumacc.cc:474:replace_alu$3208.C[25]
.sym 50780 $auto$alumacc.cc:474:replace_alu$3208.C[27]
.sym 50782 rvsoc.cpu0.D_actv_pc[26]
.sym 50783 rvsoc.cpu0.D_insn[26]
.sym 50784 $auto$alumacc.cc:474:replace_alu$3208.C[26]
.sym 50786 $auto$alumacc.cc:474:replace_alu$3208.C[28]
.sym 50788 rvsoc.cpu0.D_actv_pc[27]
.sym 50789 rvsoc.cpu0.D_insn[27]
.sym 50790 $auto$alumacc.cc:474:replace_alu$3208.C[27]
.sym 50802 rvsoc.spi0.status[10]
.sym 50803 $abc$63009$new_n4396_
.sym 50805 rvsoc.data_wdata[4]
.sym 50806 rvsoc.code_adrs[31]
.sym 50807 rvsoc.cpu0.E_op1[24]
.sym 50808 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[25]
.sym 50809 rvsoc.cpu0.E_Br_adrs[27]
.sym 50810 $abc$63009$new_n4400_
.sym 50811 $abc$63009$new_ys__n1412_
.sym 50812 rvsoc.cpu0.D_op2[11]
.sym 50813 rvsoc.cpu0.D_insn[27]
.sym 50814 rvsoc.cpu0.D_op2[10]
.sym 50815 rvsoc.cpu0.D_actv_pc[23]
.sym 50816 rvsoc.cpu0.D_op1[3]
.sym 50817 $abc$63009$new_n5880_
.sym 50818 rvsoc.cpu0.D_op1[14]
.sym 50819 $abc$63009$new_n4165_
.sym 50820 rvsoc.cpu0.E_next_pc[28]
.sym 50821 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[23]
.sym 50822 rvsoc.cpu0.D_actv_pc[22]
.sym 50823 $abc$63009$new_n3199_
.sym 50824 rvsoc.code_adrs[10]
.sym 50825 rvsoc.cpu0.D_insn[7]
.sym 50826 flash_clk
.sym 50827 rvsoc.uart0.div[8]
.sym 50828 rvsoc.uart0.div[9]
.sym 50829 rvsoc.cpu0.D_actv_pc[21]
.sym 50830 $auto$alumacc.cc:474:replace_alu$3208.C[28]
.sym 50835 rvsoc.cpu0.D_op1[0]
.sym 50836 rvsoc.cpu0.D_insn[29]
.sym 50837 $abc$63009$new_ys__n1609_
.sym 50839 rvsoc.cpu0.D_insn[28]
.sym 50840 rvsoc.cpu0.D_insn_typ[3]
.sym 50841 rvsoc.cpu0.D_next_pc[28]
.sym 50842 rvsoc.cpu0.D_actv_pc[30]
.sym 50844 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[21]
.sym 50845 rvsoc.cpu0.D_insn_typ[7]
.sym 50846 rvsoc.cpu0.D_actv_pc[29]
.sym 50848 rvsoc.cpu0.D_insn[21]
.sym 50849 rvsoc.cpu0.D_insn[31]
.sym 50851 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 50852 $abc$63009$new_ys__n1612_
.sym 50858 rvsoc.cpu0.D_insn[15]
.sym 50859 rvsoc.cpu0.D_actv_pc[28]
.sym 50860 rvsoc.cpu0.D_insn[30]
.sym 50862 rvsoc.cpu0.D_actv_pc[31]
.sym 50864 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[18]
.sym 50867 $auto$alumacc.cc:474:replace_alu$3208.C[29]
.sym 50869 rvsoc.cpu0.D_actv_pc[28]
.sym 50870 rvsoc.cpu0.D_insn[28]
.sym 50871 $auto$alumacc.cc:474:replace_alu$3208.C[28]
.sym 50873 $auto$alumacc.cc:474:replace_alu$3208.C[30]
.sym 50875 rvsoc.cpu0.D_actv_pc[29]
.sym 50876 rvsoc.cpu0.D_insn[29]
.sym 50877 $auto$alumacc.cc:474:replace_alu$3208.C[29]
.sym 50879 $auto$alumacc.cc:474:replace_alu$3208.C[31]
.sym 50881 rvsoc.cpu0.D_actv_pc[30]
.sym 50882 rvsoc.cpu0.D_insn[30]
.sym 50883 $auto$alumacc.cc:474:replace_alu$3208.C[30]
.sym 50886 rvsoc.cpu0.D_insn[31]
.sym 50887 rvsoc.cpu0.D_actv_pc[31]
.sym 50889 $auto$alumacc.cc:474:replace_alu$3208.C[31]
.sym 50892 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[21]
.sym 50893 rvsoc.cpu0.D_insn_typ[7]
.sym 50894 rvsoc.cpu0.D_insn[21]
.sym 50895 rvsoc.cpu0.D_insn_typ[3]
.sym 50899 rvsoc.cpu0.D_next_pc[28]
.sym 50904 rvsoc.cpu0.D_op1[0]
.sym 50906 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 50907 rvsoc.cpu0.D_insn[15]
.sym 50910 rvsoc.cpu0.D_insn_typ[3]
.sym 50911 $abc$63009$new_ys__n1609_
.sym 50912 $abc$63009$new_ys__n1612_
.sym 50913 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[18]
.sym 50914 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 50915 rvsoc.clka
.sym 50925 $abc$63009$new_ys__n1572_inv_
.sym 50926 $abc$63009$new_ys__n1612_
.sym 50929 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[28]
.sym 50930 $abc$63009$new_n4605_
.sym 50931 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 50932 rvsoc.uart0.div[17]
.sym 50933 $abc$63009$new_ys__n1609_
.sym 50934 rvsoc.data_wdata[14]
.sym 50935 rvsoc.cpu0.D_op1[15]
.sym 50936 $abc$63009$new_ys__n1487_
.sym 50937 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[31]
.sym 50938 rvsoc.cpu0.D_actv_pc[20]
.sym 50939 rvsoc.code_adrs[27]
.sym 50940 rvsoc.cpu0.D_insn_typ[12]
.sym 50941 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[12]
.sym 50942 rvsoc.uart0.div[24]
.sym 50943 rvsoc.code_adrs[14]
.sym 50945 $abc$63009$auto$alumacc.cc:491:replace_alu$3169[31]
.sym 50946 $abc$63009$new_ys__n1873_inv_
.sym 50947 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[11]
.sym 50948 rvsoc.cpu0.D_actv_pc[31]
.sym 50949 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[16]
.sym 50950 $abc$63009$new_n3876_
.sym 50951 rvsoc.cpu0.D_op1[5]
.sym 50952 $abc$63009$new_n3896_
.sym 50958 rvsoc.cpu0.D_insn_typ[3]
.sym 50959 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[29]
.sym 50960 $abc$63009$new_ys__n1873_inv_
.sym 50961 rvsoc.code_adrs[14]
.sym 50962 rvsoc.cpu0.D_insn[29]
.sym 50963 rvsoc.cpu0.D_actv_pc[4]
.sym 50964 rvsoc.data_adrs[3]
.sym 50965 rvsoc.data_adrs[2]
.sym 50966 rvsoc.cpu0.D_insn_typ[3]
.sym 50969 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 50973 rvsoc.cpu0.D_insn_typ[7]
.sym 50977 rvsoc.cpu0.D_insn[23]
.sym 50978 $abc$63009$new_ys__n5400_inv_
.sym 50979 $abc$63009$new_n4165_
.sym 50981 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[23]
.sym 50982 rvsoc.uart0.div[20]
.sym 50984 rvsoc.code_adrs[10]
.sym 50985 rvsoc.uart0.status[20]
.sym 50986 rvsoc.code_adrs[1]
.sym 50989 rvsoc.code_adrs[4]
.sym 50994 rvsoc.code_adrs[14]
.sym 50997 $abc$63009$new_n4165_
.sym 50998 $abc$63009$new_ys__n1873_inv_
.sym 50999 rvsoc.cpu0.D_actv_pc[4]
.sym 51000 $abc$63009$new_ys__n5400_inv_
.sym 51005 rvsoc.code_adrs[4]
.sym 51009 rvsoc.code_adrs[1]
.sym 51015 rvsoc.cpu0.D_insn_typ[3]
.sym 51016 rvsoc.cpu0.D_insn[23]
.sym 51017 rvsoc.cpu0.D_insn_typ[7]
.sym 51018 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[23]
.sym 51021 rvsoc.data_adrs[2]
.sym 51022 rvsoc.uart0.status[20]
.sym 51023 rvsoc.uart0.div[20]
.sym 51024 rvsoc.data_adrs[3]
.sym 51027 rvsoc.cpu0.D_insn[29]
.sym 51028 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[29]
.sym 51029 rvsoc.cpu0.D_insn_typ[7]
.sym 51030 rvsoc.cpu0.D_insn_typ[3]
.sym 51035 rvsoc.code_adrs[10]
.sym 51037 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 51038 rvsoc.clka
.sym 51040 $abc$63009$auto$alumacc.cc:491:replace_alu$3169[31]
.sym 51041 rvsoc.uart0.div[26]
.sym 51042 $abc$63009$new_n5918_
.sym 51043 rvsoc.uart0.div[28]
.sym 51044 $abc$63009$new_n3852_
.sym 51045 rvsoc.uart0.div[0]
.sym 51046 $abc$63009$new_n3856_
.sym 51047 $abc$63009$new_n3844_
.sym 51048 $abc$63009$new_ys__n1542_inv_
.sym 51049 $PACKER_GND_NET
.sym 51050 rvsoc.spi0.status[0]
.sym 51051 rvsoc.cpu0.D_op1[31]
.sym 51052 rvsoc.cpu0.F_actv_pc[14]
.sym 51053 rvsoc.uart0.div[25]
.sym 51054 rvsoc.cpu0.D_insn[29]
.sym 51055 rvsoc.cpu0.E_op1[10]
.sym 51056 rvsoc.cpu0.D_op3[0]
.sym 51057 rvsoc.cpu0.D_next_pc[28]
.sym 51058 rvsoc.cpu0.F_actv_pc[4]
.sym 51059 rvsoc.cpu0.D_actv_pc[24]
.sym 51060 rvsoc.cpu0.F_actv_pc[1]
.sym 51061 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[26]
.sym 51062 $abc$63009$new_ys__n1873_inv_
.sym 51063 rvsoc.cpu0.E_op1[5]
.sym 51064 $abc$63009$new_ys__n5400_inv_
.sym 51065 rvsoc.cpu0.D_insn_typ[13]
.sym 51066 rvsoc.cpu0.D_funct3[1]
.sym 51067 rvsoc.cpu0.cpu_rs2[5]
.sym 51068 rvsoc.uart0.div[20]
.sym 51069 rvsoc.data_wdata[28]
.sym 51070 rvsoc.data_wdata[26]
.sym 51071 $abc$63009$new_n3844_
.sym 51072 rvsoc.code_adrs[9]
.sym 51073 rvsoc.cpu0.D_op1[2]
.sym 51074 $abc$63009$new_ys__n1492_
.sym 51075 rvsoc.data_wdata[5]
.sym 51081 rvsoc.cpu0.D_insn[27]
.sym 51084 rvsoc.cpu0.D_op1[2]
.sym 51086 rvsoc.cpu0.D_op1[6]
.sym 51087 rvsoc.cpu0.D_op1[3]
.sym 51088 rvsoc.cpu0.D_insn[10]
.sym 51090 rvsoc.cpu0.D_insn[11]
.sym 51092 rvsoc.cpu0.D_insn[8]
.sym 51094 rvsoc.cpu0.D_insn[25]
.sym 51095 rvsoc.cpu0.D_insn[7]
.sym 51096 rvsoc.cpu0.D_insn[26]
.sym 51097 rvsoc.cpu0.D_op1[0]
.sym 51105 rvsoc.cpu0.D_op1[4]
.sym 51107 rvsoc.cpu0.D_op1[7]
.sym 51109 rvsoc.cpu0.D_op1[1]
.sym 51110 rvsoc.cpu0.D_insn[9]
.sym 51111 rvsoc.cpu0.D_op1[5]
.sym 51113 $auto$alumacc.cc:474:replace_alu$3205.C[1]
.sym 51115 rvsoc.cpu0.D_insn[7]
.sym 51116 rvsoc.cpu0.D_op1[0]
.sym 51119 $auto$alumacc.cc:474:replace_alu$3205.C[2]
.sym 51121 rvsoc.cpu0.D_insn[8]
.sym 51122 rvsoc.cpu0.D_op1[1]
.sym 51123 $auto$alumacc.cc:474:replace_alu$3205.C[1]
.sym 51125 $auto$alumacc.cc:474:replace_alu$3205.C[3]
.sym 51127 rvsoc.cpu0.D_op1[2]
.sym 51128 rvsoc.cpu0.D_insn[9]
.sym 51129 $auto$alumacc.cc:474:replace_alu$3205.C[2]
.sym 51131 $auto$alumacc.cc:474:replace_alu$3205.C[4]
.sym 51133 rvsoc.cpu0.D_op1[3]
.sym 51134 rvsoc.cpu0.D_insn[10]
.sym 51135 $auto$alumacc.cc:474:replace_alu$3205.C[3]
.sym 51137 $auto$alumacc.cc:474:replace_alu$3205.C[5]
.sym 51139 rvsoc.cpu0.D_op1[4]
.sym 51140 rvsoc.cpu0.D_insn[11]
.sym 51141 $auto$alumacc.cc:474:replace_alu$3205.C[4]
.sym 51143 $auto$alumacc.cc:474:replace_alu$3205.C[6]
.sym 51145 rvsoc.cpu0.D_insn[25]
.sym 51146 rvsoc.cpu0.D_op1[5]
.sym 51147 $auto$alumacc.cc:474:replace_alu$3205.C[5]
.sym 51149 $auto$alumacc.cc:474:replace_alu$3205.C[7]
.sym 51151 rvsoc.cpu0.D_op1[6]
.sym 51152 rvsoc.cpu0.D_insn[26]
.sym 51153 $auto$alumacc.cc:474:replace_alu$3205.C[6]
.sym 51155 $auto$alumacc.cc:474:replace_alu$3205.C[8]
.sym 51157 rvsoc.cpu0.D_insn[27]
.sym 51158 rvsoc.cpu0.D_op1[7]
.sym 51159 $auto$alumacc.cc:474:replace_alu$3205.C[7]
.sym 51163 $abc$63009$new_n3900_
.sym 51164 $abc$63009$new_n3626_
.sym 51165 $abc$63009$new_n3884_
.sym 51166 $abc$63009$new_n3892_
.sym 51167 $abc$63009$new_n3880_
.sym 51168 $abc$63009$new_n3896_
.sym 51169 $abc$63009$new_n4751_
.sym 51170 rvsoc.cpu0.F_actv_pc[9]
.sym 51171 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[30]
.sym 51173 $abc$63009$new_n4083_
.sym 51174 $abc$63009$new_ys__n2826_
.sym 51175 rvsoc.data_adrs[3]
.sym 51176 rvsoc.cpu0.D_op2[6]
.sym 51177 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[5]
.sym 51180 rvsoc.cpu0.E_op1[26]
.sym 51181 $abc$63009$new_ys__n2826_
.sym 51182 p15
.sym 51183 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 51184 rvsoc.cpu0.E_op1[29]
.sym 51185 $abc$63009$new_ys__n2826_
.sym 51186 $abc$63009$new_ys__n1880_inv_
.sym 51187 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[12]
.sym 51188 rvsoc.cpu0.D_actv_pc[9]
.sym 51189 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[13]
.sym 51191 rvsoc.uart0.div[16]
.sym 51192 rvsoc.cpu0.D_op1[23]
.sym 51193 $abc$63009$new_ys__n5417_inv_
.sym 51194 rvsoc.cpu0.F_actv_pc[9]
.sym 51195 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[25]
.sym 51196 rvsoc.cpu0.D_op1[17]
.sym 51197 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 51198 rvsoc.cpu0.D_op1[31]
.sym 51199 $auto$alumacc.cc:474:replace_alu$3205.C[8]
.sym 51209 rvsoc.cpu0.D_op1[9]
.sym 51210 rvsoc.cpu0.D_op1[8]
.sym 51213 rvsoc.cpu0.D_op1[15]
.sym 51221 rvsoc.cpu0.D_insn[31]
.sym 51222 rvsoc.cpu0.D_op1[10]
.sym 51224 rvsoc.cpu0.D_insn[29]
.sym 51226 rvsoc.cpu0.D_op1[12]
.sym 51227 rvsoc.cpu0.D_insn[28]
.sym 51229 rvsoc.cpu0.D_insn[31]
.sym 51230 rvsoc.cpu0.D_insn[30]
.sym 51232 rvsoc.cpu0.D_op1[13]
.sym 51233 rvsoc.cpu0.D_op1[11]
.sym 51235 rvsoc.cpu0.D_op1[14]
.sym 51236 $auto$alumacc.cc:474:replace_alu$3205.C[9]
.sym 51238 rvsoc.cpu0.D_insn[28]
.sym 51239 rvsoc.cpu0.D_op1[8]
.sym 51240 $auto$alumacc.cc:474:replace_alu$3205.C[8]
.sym 51242 $auto$alumacc.cc:474:replace_alu$3205.C[10]
.sym 51244 rvsoc.cpu0.D_insn[29]
.sym 51245 rvsoc.cpu0.D_op1[9]
.sym 51246 $auto$alumacc.cc:474:replace_alu$3205.C[9]
.sym 51248 $auto$alumacc.cc:474:replace_alu$3205.C[11]
.sym 51250 rvsoc.cpu0.D_insn[30]
.sym 51251 rvsoc.cpu0.D_op1[10]
.sym 51252 $auto$alumacc.cc:474:replace_alu$3205.C[10]
.sym 51254 $auto$alumacc.cc:474:replace_alu$3205.C[12]
.sym 51256 rvsoc.cpu0.D_op1[11]
.sym 51257 rvsoc.cpu0.D_insn[31]
.sym 51258 $auto$alumacc.cc:474:replace_alu$3205.C[11]
.sym 51260 $auto$alumacc.cc:474:replace_alu$3205.C[13]
.sym 51262 rvsoc.cpu0.D_insn[31]
.sym 51263 rvsoc.cpu0.D_op1[12]
.sym 51264 $auto$alumacc.cc:474:replace_alu$3205.C[12]
.sym 51266 $auto$alumacc.cc:474:replace_alu$3205.C[14]
.sym 51268 rvsoc.cpu0.D_insn[31]
.sym 51269 rvsoc.cpu0.D_op1[13]
.sym 51270 $auto$alumacc.cc:474:replace_alu$3205.C[13]
.sym 51272 $auto$alumacc.cc:474:replace_alu$3205.C[15]
.sym 51274 rvsoc.cpu0.D_insn[31]
.sym 51275 rvsoc.cpu0.D_op1[14]
.sym 51276 $auto$alumacc.cc:474:replace_alu$3205.C[14]
.sym 51278 $auto$alumacc.cc:474:replace_alu$3205.C[16]
.sym 51280 rvsoc.cpu0.D_op1[15]
.sym 51281 rvsoc.cpu0.D_insn[31]
.sym 51282 $auto$alumacc.cc:474:replace_alu$3205.C[15]
.sym 51294 rvsoc.cpu0.D_actv_pc[8]
.sym 51295 rvsoc.eram.adrs[4]
.sym 51298 $abc$63009$new_ys__n6254_
.sym 51299 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[24]
.sym 51300 rvsoc.data_wdata[6]
.sym 51301 rvsoc.cpu0.F_actv_pc[25]
.sym 51302 rvsoc.cpu0.D_actv_pc[30]
.sym 51303 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 51304 rvsoc.cpu0.D_actv_pc[30]
.sym 51305 $abc$63009$new_n3616_
.sym 51306 rvsoc.cpu0.D_op1[24]
.sym 51307 $abc$63009$new_ys__n6254_
.sym 51309 rvsoc.cpu0.E_op1[0]
.sym 51312 rvsoc.cpu0.D_op1[9]
.sym 51313 rvsoc.cpu0.D_actv_pc[22]
.sym 51314 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[22]
.sym 51315 $abc$63009$new_n4752_
.sym 51316 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[23]
.sym 51317 flash_clk
.sym 51318 $abc$63009$new_n4751_
.sym 51319 rvsoc.cpu0.D_op1[11]
.sym 51320 rvsoc.cpu0.E_op1[31]
.sym 51321 rvsoc.cpu0.D_op1[14]
.sym 51322 $auto$alumacc.cc:474:replace_alu$3205.C[16]
.sym 51330 rvsoc.cpu0.D_insn[31]
.sym 51333 rvsoc.cpu0.D_op1[22]
.sym 51338 rvsoc.cpu0.D_insn[31]
.sym 51339 rvsoc.cpu0.D_op1[20]
.sym 51343 rvsoc.cpu0.D_op1[19]
.sym 51350 rvsoc.cpu0.D_op1[18]
.sym 51352 rvsoc.cpu0.D_op1[23]
.sym 51354 rvsoc.cpu0.D_op1[16]
.sym 51356 rvsoc.cpu0.D_op1[17]
.sym 51358 rvsoc.cpu0.D_op1[21]
.sym 51359 $auto$alumacc.cc:474:replace_alu$3205.C[17]
.sym 51361 rvsoc.cpu0.D_insn[31]
.sym 51362 rvsoc.cpu0.D_op1[16]
.sym 51363 $auto$alumacc.cc:474:replace_alu$3205.C[16]
.sym 51365 $auto$alumacc.cc:474:replace_alu$3205.C[18]
.sym 51367 rvsoc.cpu0.D_op1[17]
.sym 51368 rvsoc.cpu0.D_insn[31]
.sym 51369 $auto$alumacc.cc:474:replace_alu$3205.C[17]
.sym 51371 $auto$alumacc.cc:474:replace_alu$3205.C[19]
.sym 51373 rvsoc.cpu0.D_op1[18]
.sym 51374 rvsoc.cpu0.D_insn[31]
.sym 51375 $auto$alumacc.cc:474:replace_alu$3205.C[18]
.sym 51377 $auto$alumacc.cc:474:replace_alu$3205.C[20]
.sym 51379 rvsoc.cpu0.D_op1[19]
.sym 51380 rvsoc.cpu0.D_insn[31]
.sym 51381 $auto$alumacc.cc:474:replace_alu$3205.C[19]
.sym 51383 $auto$alumacc.cc:474:replace_alu$3205.C[21]
.sym 51385 rvsoc.cpu0.D_op1[20]
.sym 51386 rvsoc.cpu0.D_insn[31]
.sym 51387 $auto$alumacc.cc:474:replace_alu$3205.C[20]
.sym 51389 $auto$alumacc.cc:474:replace_alu$3205.C[22]
.sym 51391 rvsoc.cpu0.D_op1[21]
.sym 51392 rvsoc.cpu0.D_insn[31]
.sym 51393 $auto$alumacc.cc:474:replace_alu$3205.C[21]
.sym 51395 $auto$alumacc.cc:474:replace_alu$3205.C[23]
.sym 51397 rvsoc.cpu0.D_insn[31]
.sym 51398 rvsoc.cpu0.D_op1[22]
.sym 51399 $auto$alumacc.cc:474:replace_alu$3205.C[22]
.sym 51401 $auto$alumacc.cc:474:replace_alu$3205.C[24]
.sym 51403 rvsoc.cpu0.D_op1[23]
.sym 51404 rvsoc.cpu0.D_insn[31]
.sym 51405 $auto$alumacc.cc:474:replace_alu$3205.C[23]
.sym 51418 flash_clk
.sym 51419 flash_clk
.sym 51421 rvsoc.cpu0.umul_hilo[6]
.sym 51422 $abc$63009$new_ys__n2959_inv_
.sym 51423 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[31]
.sym 51424 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[7]
.sym 51425 $abc$63009$new_n5114_
.sym 51426 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[0]
.sym 51427 rvsoc.cpu0.D_actv_pc[22]
.sym 51428 rvsoc.cpu0.D_op1[4]
.sym 51429 rvsoc.cpu0.D_op1[22]
.sym 51430 $abc$63009$new_ys__n6026_
.sym 51431 rvsoc.cpu0.sys_mcause[20]
.sym 51432 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[3]
.sym 51433 rvsoc.data_wdata[21]
.sym 51434 rvsoc.uart0.div[24]
.sym 51435 rvsoc.cpu0.D_op1[5]
.sym 51436 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[13]
.sym 51437 rvsoc.cpu0.D_op2[21]
.sym 51438 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[20]
.sym 51439 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[5]
.sym 51440 rvsoc.cpu0.D_op1[3]
.sym 51441 rvsoc.cpu0.D_op1[24]
.sym 51442 rvsoc.cpu0.D_op1[12]
.sym 51443 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[25]
.sym 51444 rvsoc.cpu0.D_op1[21]
.sym 51445 $auto$alumacc.cc:474:replace_alu$3205.C[24]
.sym 51451 rvsoc.cpu0.D_insn[31]
.sym 51454 rvsoc.cpu0.D_op1[25]
.sym 51463 rvsoc.cpu0.D_op1[27]
.sym 51466 rvsoc.cpu0.D_op1[26]
.sym 51470 rvsoc.cpu0.D_op1[24]
.sym 51474 rvsoc.cpu0.D_op1[31]
.sym 51475 rvsoc.cpu0.D_op1[29]
.sym 51477 rvsoc.cpu0.D_op1[28]
.sym 51481 rvsoc.cpu0.D_op1[30]
.sym 51482 $auto$alumacc.cc:474:replace_alu$3205.C[25]
.sym 51484 rvsoc.cpu0.D_insn[31]
.sym 51485 rvsoc.cpu0.D_op1[24]
.sym 51486 $auto$alumacc.cc:474:replace_alu$3205.C[24]
.sym 51488 $auto$alumacc.cc:474:replace_alu$3205.C[26]
.sym 51490 rvsoc.cpu0.D_op1[25]
.sym 51491 rvsoc.cpu0.D_insn[31]
.sym 51492 $auto$alumacc.cc:474:replace_alu$3205.C[25]
.sym 51494 $auto$alumacc.cc:474:replace_alu$3205.C[27]
.sym 51496 rvsoc.cpu0.D_insn[31]
.sym 51497 rvsoc.cpu0.D_op1[26]
.sym 51498 $auto$alumacc.cc:474:replace_alu$3205.C[26]
.sym 51500 $auto$alumacc.cc:474:replace_alu$3205.C[28]
.sym 51502 rvsoc.cpu0.D_op1[27]
.sym 51503 rvsoc.cpu0.D_insn[31]
.sym 51504 $auto$alumacc.cc:474:replace_alu$3205.C[27]
.sym 51506 $auto$alumacc.cc:474:replace_alu$3205.C[29]
.sym 51508 rvsoc.cpu0.D_insn[31]
.sym 51509 rvsoc.cpu0.D_op1[28]
.sym 51510 $auto$alumacc.cc:474:replace_alu$3205.C[28]
.sym 51512 $auto$alumacc.cc:474:replace_alu$3205.C[30]
.sym 51514 rvsoc.cpu0.D_op1[29]
.sym 51515 rvsoc.cpu0.D_insn[31]
.sym 51516 $auto$alumacc.cc:474:replace_alu$3205.C[29]
.sym 51518 $auto$alumacc.cc:474:replace_alu$3205.C[31]
.sym 51520 rvsoc.cpu0.D_insn[31]
.sym 51521 rvsoc.cpu0.D_op1[30]
.sym 51522 $auto$alumacc.cc:474:replace_alu$3205.C[30]
.sym 51525 rvsoc.cpu0.D_op1[31]
.sym 51527 rvsoc.cpu0.D_insn[31]
.sym 51528 $auto$alumacc.cc:474:replace_alu$3205.C[31]
.sym 51542 $abc$63009$new_ys__n1175_
.sym 51543 rvsoc.cpu0.D_op2[21]
.sym 51544 rvsoc.cpu0.E_op1[5]
.sym 51545 $abc$63009$new_ys__n3271_inv_
.sym 51546 $abc$63009$new_ys__n10325_
.sym 51547 $abc$63009$new_ys__n3277_inv_
.sym 51548 rvsoc.cpu0.D_op2[17]
.sym 51549 rvsoc.data_wdata[25]
.sym 51550 rvsoc.cpu0.D_op1[25]
.sym 51551 rvsoc.cpu0.D_op1[27]
.sym 51552 $abc$63009$new_ys__n3295_inv_
.sym 51553 rvsoc.cpu0.umul_hilo[15]
.sym 51554 rvsoc.cpu0.D_op2[8]
.sym 51555 rvsoc.data_wdata[13]
.sym 51556 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[12]
.sym 51557 rvsoc.cpu0.D_funct3[1]
.sym 51558 rvsoc.cpu0.umul_hilo[12]
.sym 51560 rvsoc.cpu0.F_actv_pc[22]
.sym 51561 rvsoc.cpu0.D_funct3[0]
.sym 51562 rvsoc.data_wdata[28]
.sym 51563 $abc$63009$new_ys__n1087_
.sym 51564 rvsoc.cpu0.D_op3[21]
.sym 51565 $abc$63009$new_ys__n999_
.sym 51566 rvsoc.data_wdata[26]
.sym 51567 $abc$63009$new_ys__n5400_inv_
.sym 51576 $abc$63009$new_ys__n3769_
.sym 51578 rvsoc.cpu0.E_add12[12]
.sym 51579 rvsoc.cpu0.add_op12[10]
.sym 51582 rvsoc.cpu0.E_add12[13]
.sym 51584 $abc$63009$new_ys__n3769_
.sym 51586 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[6]
.sym 51588 rvsoc.cpu0.E_op1[31]
.sym 51589 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[8]
.sym 51590 rvsoc.cpu0.add_op12[12]
.sym 51592 rvsoc.cpu0.E_op1[31]
.sym 51593 rvsoc.cpu0.add_op12[13]
.sym 51596 $abc$63009$new_ys__n2350_inv_
.sym 51597 rvsoc.cpu0.add_op12[6]
.sym 51598 rvsoc.cpu0.E_op1[13]
.sym 51599 rvsoc.cpu0.D_op2[22]
.sym 51600 rvsoc.cpu0.E_op1[12]
.sym 51602 rvsoc.cpu0.add_op12[8]
.sym 51609 rvsoc.cpu0.D_op2[22]
.sym 51613 rvsoc.cpu0.add_op12[13]
.sym 51620 rvsoc.cpu0.add_op12[10]
.sym 51624 $abc$63009$new_ys__n3769_
.sym 51625 rvsoc.cpu0.add_op12[8]
.sym 51626 $abc$63009$new_ys__n2350_inv_
.sym 51627 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[8]
.sym 51630 rvsoc.cpu0.E_op1[31]
.sym 51631 rvsoc.cpu0.E_add12[12]
.sym 51632 rvsoc.cpu0.E_op1[12]
.sym 51636 rvsoc.cpu0.add_op12[12]
.sym 51642 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[6]
.sym 51643 rvsoc.cpu0.add_op12[6]
.sym 51644 $abc$63009$new_ys__n3769_
.sym 51645 $abc$63009$new_ys__n2350_inv_
.sym 51649 rvsoc.cpu0.E_add12[13]
.sym 51650 rvsoc.cpu0.E_op1[31]
.sym 51651 rvsoc.cpu0.E_op1[13]
.sym 51652 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 51653 rvsoc.clka
.sym 51662 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.C[31]
.sym 51663 rvsoc.data_wdata[31]
.sym 51664 $abc$63009$new_ys__n2811_
.sym 51666 rvsoc.uart0.status[20]
.sym 51667 $abc$63009$new_ys__n10319_
.sym 51668 rvsoc.cpu0.umul_hilo[16]
.sym 51669 rvsoc.spi0.log2div[0]
.sym 51670 rvsoc.data_wdata[1]
.sym 51671 rvsoc.cpu0.umul_hilo[23]
.sym 51672 $abc$63009$new_ys__n3769_
.sym 51674 rvsoc.data_wdata[9]
.sym 51675 rvsoc.cpu0.umul_hilo[18]
.sym 51676 rvsoc.cpu0.D_op1[7]
.sym 51677 $abc$63009$new_n4343_
.sym 51678 $abc$63009$new_ys__n10329_
.sym 51679 rvsoc.cpu0.D_op1[31]
.sym 51680 rvsoc.cpu0.D_op1[17]
.sym 51682 rvsoc.uart0.div[16]
.sym 51683 $abc$63009$new_ys__n3275_inv_
.sym 51684 $abc$63009$new_ys__n3273_inv_
.sym 51685 rvsoc.cpu0.D_op2[22]
.sym 51686 rvsoc.cpu0.F_actv_pc[9]
.sym 51687 rvsoc.cpu0.D_actv_pc[9]
.sym 51688 $abc$63009$new_ys__n10315_
.sym 51689 $abc$63009$new_ys__n5417_inv_
.sym 51690 rvsoc.cpu0.D_op1[31]
.sym 51698 rvsoc.cpu0.D_op2[24]
.sym 51700 $abc$63009$new_n3660_
.sym 51703 rvsoc.cpu0.add_op12[16]
.sym 51705 rvsoc.cpu0.D_op2[19]
.sym 51706 rvsoc.cpu0.F_insn[13]
.sym 51707 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 51710 rvsoc.cpu0.F_actv_pc[9]
.sym 51711 rvsoc.cpu0.add_op12[17]
.sym 51712 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[16]
.sym 51713 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[17]
.sym 51718 $abc$63009$new_ys__n3769_
.sym 51720 rvsoc.cpu0.F_actv_pc[22]
.sym 51722 $abc$63009$new_ys__n2350_inv_
.sym 51726 $abc$63009$new_n3640_
.sym 51732 rvsoc.cpu0.F_actv_pc[9]
.sym 51735 $abc$63009$new_ys__n2350_inv_
.sym 51736 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[16]
.sym 51737 rvsoc.cpu0.add_op12[16]
.sym 51738 $abc$63009$new_ys__n3769_
.sym 51741 $abc$63009$new_n3660_
.sym 51742 $abc$63009$new_n3640_
.sym 51749 rvsoc.cpu0.F_actv_pc[22]
.sym 51753 $abc$63009$new_ys__n3769_
.sym 51755 rvsoc.cpu0.add_op12[17]
.sym 51756 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[17]
.sym 51760 rvsoc.cpu0.D_op2[24]
.sym 51766 rvsoc.cpu0.F_insn[13]
.sym 51774 rvsoc.cpu0.D_op2[19]
.sym 51775 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 51776 rvsoc.clka
.sym 51778 $abc$63009$auto$alumacc.cc:415:extract_cmp_alu$3153[31]
.sym 51779 $abc$63009$auto$alumacc.cc:491:replace_alu$3222[31]
.sym 51780 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[13]
.sym 51781 $abc$63009$new_n5340_
.sym 51782 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[13]
.sym 51783 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[0]
.sym 51784 $abc$63009$new_ys__n3236_inv_
.sym 51785 $abc$63009$new_n5043_
.sym 51786 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[9]
.sym 51787 rvsoc.cpu0.umul_hilo[25]
.sym 51790 rvsoc.cpu0.umul_hilo[31]
.sym 51792 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[26]
.sym 51793 rvsoc.cpu0.D_op1[6]
.sym 51794 $abc$63009$new_n3616_
.sym 51795 $abc$63009$new_ys__n1272_
.sym 51796 $abc$63009$new_n3660_
.sym 51797 rvsoc.data_wdata[9]
.sym 51798 rvsoc.cpu0.D_op1[28]
.sym 51799 rvsoc.uart0.rx_divcnt[31]
.sym 51800 rvsoc.cpu0.umul_hilo[24]
.sym 51801 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[0]
.sym 51802 rvsoc.cpu0.add_op12[0]
.sym 51803 rvsoc.cpu0.D_op2[21]
.sym 51804 rvsoc.cpu0.D_op2[20]
.sym 51805 rvsoc.cpu0.D_actv_pc[22]
.sym 51806 $abc$63009$new_n4751_
.sym 51807 $abc$63009$new_ys__n3821_inv_
.sym 51808 rvsoc.cpu0.D_op1[9]
.sym 51809 flash_clk
.sym 51810 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[0]
.sym 51811 $abc$63009$new_n4092_
.sym 51812 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[1]
.sym 51813 $abc$63009$new_ys__n10329_
.sym 51821 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 51826 rvsoc.data_wdata[13]
.sym 51827 rvsoc.cpu0.D_funct3[1]
.sym 51829 rvsoc.data_wdata[20]
.sym 51831 rvsoc.cpu0.D_funct3[0]
.sym 51832 rvsoc.cpu0.D_op2[30]
.sym 51833 rvsoc.cpu0.D_op2[31]
.sym 51834 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.C[31]
.sym 51835 $abc$63009$auto$alumacc.cc:415:extract_cmp_alu$3153[31]
.sym 51836 $abc$63009$auto$alumacc.cc:491:replace_alu$3222[31]
.sym 51838 rvsoc.cpu0.D_op2[28]
.sym 51839 $abc$63009$new_ys__n2826_
.sym 51843 $abc$63009$new_ys__n3275_inv_
.sym 51844 $abc$63009$new_ys__n3273_inv_
.sym 51845 $abc$63009$new_n5041_
.sym 51847 rvsoc.data_wdata[21]
.sym 51848 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 51853 $abc$63009$new_n5041_
.sym 51855 rvsoc.data_wdata[13]
.sym 51861 rvsoc.cpu0.D_op2[30]
.sym 51864 $abc$63009$new_ys__n3273_inv_
.sym 51866 $abc$63009$new_ys__n2826_
.sym 51867 rvsoc.data_wdata[20]
.sym 51871 $abc$63009$auto$alumacc.cc:415:extract_cmp_alu$3153[31]
.sym 51872 $abc$63009$auto$alumacc.cc:491:replace_alu$3222[31]
.sym 51873 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.C[31]
.sym 51876 $abc$63009$new_ys__n2826_
.sym 51877 rvsoc.data_wdata[21]
.sym 51879 $abc$63009$new_ys__n3275_inv_
.sym 51884 rvsoc.cpu0.D_op2[31]
.sym 51889 rvsoc.cpu0.D_op2[28]
.sym 51894 rvsoc.cpu0.D_funct3[0]
.sym 51896 rvsoc.cpu0.D_funct3[1]
.sym 51898 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 51899 rvsoc.clka
.sym 51900 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 51901 $abc$63009$new_n5304_
.sym 51902 $abc$63009$new_n5212_
.sym 51903 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[1]
.sym 51904 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[1]
.sym 51905 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[14]
.sym 51906 $abc$63009$new_n5313_
.sym 51907 $abc$63009$new_n5348_
.sym 51908 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[14]
.sym 51909 rvsoc.cpu0.E_add12[20]
.sym 51913 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[30]
.sym 51914 $abc$63009$new_ys__n10815_inv_
.sym 51915 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[31]
.sym 51916 rvsoc.cpu0.D_op2[19]
.sym 51917 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[4]
.sym 51919 rvsoc.cpu0.D_op1[15]
.sym 51920 $abc$63009$new_ys__n1271_
.sym 51921 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 51922 $abc$63009$new_n5331_
.sym 51923 rvsoc.spi0.status[0]
.sym 51924 rvsoc.cpu0.D_op1[24]
.sym 51925 rvsoc.cpu0.D_op1[24]
.sym 51926 rvsoc.cpu0.D_op1[5]
.sym 51927 $abc$63009$new_ys__n1075_
.sym 51929 $abc$63009$new_n4698_
.sym 51930 rvsoc.cpu0.D_op1[6]
.sym 51931 rvsoc.cpu0.D_op1[21]
.sym 51932 rvsoc.cpu0.D_op1[24]
.sym 51933 rvsoc.data_wdata[21]
.sym 51934 $abc$63009$new_n4093_
.sym 51935 rvsoc.cpu0.D_op2[2]
.sym 51936 rvsoc.spi0.status[0]
.sym 51942 rvsoc.data_wdata[1]
.sym 51943 $abc$63009$new_n5041_
.sym 51944 $abc$63009$new_n4106_
.sym 51945 $abc$63009$new_n4093_
.sym 51947 rvsoc.cpu0.D_funct3[2]
.sym 51948 $PACKER_VCC_NET
.sym 51950 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[0]
.sym 51954 $abc$63009$new_n5045_
.sym 51955 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 51956 $abc$63009$new_ys__n3769_
.sym 51957 $abc$63009$new_ys__n10333_
.sym 51959 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[0]
.sym 51960 $abc$63009$new_ys__n2350_inv_
.sym 51961 $abc$63009$new_ys__n1266_
.sym 51962 rvsoc.cpu0.add_op12[0]
.sym 51963 rvsoc.data_wdata[9]
.sym 51964 $abc$63009$new_ys__n1271_
.sym 51966 $abc$63009$new_n5304_
.sym 51970 rvsoc.cpu0.D_op2[0]
.sym 51971 rvsoc.cpu0.D_op1[0]
.sym 51973 $abc$63009$new_n5303_
.sym 51975 $PACKER_VCC_NET
.sym 51976 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[0]
.sym 51977 rvsoc.cpu0.D_op1[0]
.sym 51981 $abc$63009$new_n5304_
.sym 51982 $abc$63009$new_n5303_
.sym 51983 $abc$63009$new_n5045_
.sym 51984 $abc$63009$new_ys__n10333_
.sym 51987 $abc$63009$new_n4106_
.sym 51988 $abc$63009$new_n4093_
.sym 51990 rvsoc.cpu0.D_funct3[2]
.sym 51993 $abc$63009$new_ys__n3769_
.sym 51994 $abc$63009$new_ys__n2350_inv_
.sym 51995 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[0]
.sym 51996 rvsoc.cpu0.add_op12[0]
.sym 51999 rvsoc.data_wdata[1]
.sym 52000 $abc$63009$new_n5041_
.sym 52005 $abc$63009$new_ys__n1266_
.sym 52006 rvsoc.cpu0.D_op1[0]
.sym 52007 rvsoc.cpu0.D_op2[0]
.sym 52008 $abc$63009$new_ys__n1271_
.sym 52011 $abc$63009$new_ys__n10333_
.sym 52012 $abc$63009$new_n5304_
.sym 52013 $abc$63009$new_n5303_
.sym 52014 $abc$63009$new_n5045_
.sym 52017 rvsoc.data_wdata[9]
.sym 52019 $abc$63009$new_n5041_
.sym 52022 rvsoc.clka
.sym 52023 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 52024 $abc$63009$new_n5277_
.sym 52025 $abc$63009$new_n4703_
.sym 52026 $abc$63009$new_n5245_
.sym 52027 rvsoc.cpu0.E_op2[9]
.sym 52028 rvsoc.cpu0.E_add12[26]
.sym 52029 $abc$63009$new_ys__n994_inv_
.sym 52030 $abc$63009$new_n5295_
.sym 52031 $abc$63009$new_n5322_
.sym 52032 $abc$63009$new_n5045_
.sym 52033 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[6]
.sym 52036 $abc$63009$new_ys__n1274_
.sym 52037 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 52038 $abc$63009$new_n5112_
.sym 52039 $abc$63009$new_ys__n44_
.sym 52040 $abc$63009$new_ys__n3400_
.sym 52042 $abc$63009$new_n5045_
.sym 52043 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[23]
.sym 52044 $abc$63009$new_n5146_
.sym 52045 rvsoc.cpu0.mulhu_val[14]
.sym 52046 rvsoc.cpu0.D_op1[29]
.sym 52047 $abc$63009$new_n4108_
.sym 52050 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[1]
.sym 52051 $abc$63009$new_ys__n5400_inv_
.sym 52052 rvsoc.cpu0.add_op12[26]
.sym 52054 $abc$63009$new_n5313_
.sym 52055 $abc$63009$new_ys__n1087_
.sym 52056 $abc$63009$new_ys__n1274_
.sym 52057 rvsoc.data_wdata[26]
.sym 52058 $abc$63009$new_ys__n999_
.sym 52059 rvsoc.cpu0.D_op1[20]
.sym 52067 $abc$63009$new_n4894_
.sym 52068 $abc$63009$new_ys__n1272_
.sym 52070 $abc$63009$new_n4094_
.sym 52071 $abc$63009$new_ys__n1069_
.sym 52072 $abc$63009$new_n4871_
.sym 52074 $abc$63009$new_n4100_
.sym 52076 rvsoc.cpu0.D_op2[20]
.sym 52077 $abc$63009$new_ys__n3821_inv_
.sym 52079 $abc$63009$new_ys__n1271_
.sym 52081 rvsoc.cpu0.D_op1[0]
.sym 52082 rvsoc.cpu0.D_op2[0]
.sym 52083 rvsoc.cpu0.D_op1[20]
.sym 52084 rvsoc.spi0.status[0]
.sym 52085 $abc$63009$new_ys__n1275_
.sym 52086 $abc$63009$new_n4554_
.sym 52087 rvsoc.cpu0.D_op2[17]
.sym 52089 $abc$63009$new_ys__n12658_inv_
.sym 52090 $abc$63009$new_ys__n2350_inv_
.sym 52091 $abc$63009$new_ys__n12650_
.sym 52092 $abc$63009$new_n4104_
.sym 52093 rvsoc.cpu0.D_op1[17]
.sym 52094 $abc$63009$new_n4348_
.sym 52095 $abc$63009$new_ys__n1175_
.sym 52098 $abc$63009$new_ys__n1069_
.sym 52099 $abc$63009$new_ys__n3821_inv_
.sym 52100 $abc$63009$new_ys__n2350_inv_
.sym 52101 $abc$63009$new_n4554_
.sym 52104 rvsoc.cpu0.D_op2[0]
.sym 52105 $abc$63009$new_ys__n1275_
.sym 52106 $abc$63009$new_ys__n1272_
.sym 52107 rvsoc.cpu0.D_op1[0]
.sym 52110 $abc$63009$new_n4104_
.sym 52111 $abc$63009$new_n4094_
.sym 52112 $abc$63009$new_n4100_
.sym 52113 $abc$63009$new_ys__n12650_
.sym 52116 rvsoc.spi0.status[0]
.sym 52118 $abc$63009$new_n4871_
.sym 52119 $abc$63009$new_n4894_
.sym 52122 $abc$63009$new_n4104_
.sym 52123 $abc$63009$new_ys__n12658_inv_
.sym 52124 $abc$63009$new_n4348_
.sym 52125 $abc$63009$new_ys__n1175_
.sym 52128 $abc$63009$new_ys__n1272_
.sym 52129 $abc$63009$new_ys__n1275_
.sym 52130 rvsoc.cpu0.D_op1[17]
.sym 52131 rvsoc.cpu0.D_op2[17]
.sym 52134 rvsoc.cpu0.D_op2[17]
.sym 52135 rvsoc.cpu0.D_op1[17]
.sym 52137 $abc$63009$new_ys__n1271_
.sym 52141 rvsoc.cpu0.D_op2[20]
.sym 52143 rvsoc.cpu0.D_op1[20]
.sym 52145 rvsoc.clkn
.sym 52146 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 52147 $abc$63009$new_n4349_
.sym 52148 $abc$63009$new_ys__n11202_
.sym 52149 $abc$63009$new_ys__n5413_inv_
.sym 52150 rvsoc.spi0.clkcount[0]
.sym 52151 $abc$63009$new_ys__n1116_
.sym 52152 $abc$63009$new_n4348_
.sym 52153 $abc$63009$new_ys__n11200_
.sym 52154 rvsoc.spi0.clkcount[1]
.sym 52159 flash_clk
.sym 52160 rvsoc.cpu0.D_op2[21]
.sym 52161 $abc$63009$new_ys__n2827_
.sym 52162 rvsoc.data_wdata[7]
.sym 52164 $PACKER_GND_NET
.sym 52165 rvsoc.cpu0.D_op1[0]
.sym 52166 $abc$63009$new_ys__n1271_
.sym 52167 rvsoc.spi0.status[0]
.sym 52168 rvsoc.cpu0.D_op1[10]
.sym 52169 rvsoc.cpu0.D_op1[7]
.sym 52170 rvsoc.data_wdata[31]
.sym 52172 rvsoc.cpu0.D_op1[25]
.sym 52173 $abc$63009$new_ys__n1039_
.sym 52174 $abc$63009$new_ys__n3275_inv_
.sym 52175 $abc$63009$new_ys__n1275_
.sym 52176 $abc$63009$new_ys__n11200_
.sym 52177 rvsoc.cpu0.D_op2[22]
.sym 52178 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 52179 rvsoc.cpu0.D_op1[17]
.sym 52180 rvsoc.cpu0.D_op1[25]
.sym 52181 $abc$63009$new_ys__n5417_inv_
.sym 52182 rvsoc.cpu0.D_op1[31]
.sym 52188 $abc$63009$new_ys__n1028_
.sym 52189 rvsoc.cpu0.D_op1[22]
.sym 52190 $abc$63009$new_ys__n1274_
.sym 52191 $abc$63009$new_ys__n11201_
.sym 52192 $abc$63009$new_ys__n11200_
.sym 52193 $abc$63009$new_n5854_
.sym 52195 $abc$63009$new_n4707_
.sym 52196 $abc$63009$new_n4244_
.sym 52197 $abc$63009$new_n4703_
.sym 52198 $abc$63009$new_ys__n1032_
.sym 52199 $abc$63009$new_ys__n12658_inv_
.sym 52200 $abc$63009$new_n4641_
.sym 52201 $abc$63009$new_ys__n1275_
.sym 52202 $abc$63009$new_ys__n11203_
.sym 52203 rvsoc.cpu0.D_op2[22]
.sym 52204 $abc$63009$new_ys__n1031_
.sym 52205 $abc$63009$new_ys__n11202_
.sym 52206 rvsoc.cpu0.D_op1[21]
.sym 52207 rvsoc.spi0.clkcount[0]
.sym 52208 rvsoc.cpu0.D_op2[21]
.sym 52210 $abc$63009$new_n4108_
.sym 52211 $abc$63009$new_n4699_
.sym 52212 $abc$63009$new_ys__n1027_inv_
.sym 52213 $abc$63009$new_ys__n11202_
.sym 52214 $abc$63009$new_ys__n1272_
.sym 52215 rvsoc.resetn
.sym 52216 rvsoc.spi0.log2div[0]
.sym 52217 rvsoc.spi0.status[0]
.sym 52218 $abc$63009$new_ys__n1271_
.sym 52219 rvsoc.spi0.clkcount[1]
.sym 52221 rvsoc.cpu0.D_op2[21]
.sym 52222 $abc$63009$new_ys__n1272_
.sym 52223 rvsoc.cpu0.D_op1[21]
.sym 52224 $abc$63009$new_ys__n1271_
.sym 52227 $abc$63009$new_n4641_
.sym 52228 $abc$63009$new_ys__n1028_
.sym 52229 $abc$63009$new_ys__n1032_
.sym 52230 $abc$63009$new_ys__n1031_
.sym 52233 $abc$63009$new_ys__n12658_inv_
.sym 52234 $abc$63009$new_n4699_
.sym 52235 $abc$63009$new_n4703_
.sym 52236 $abc$63009$new_n4707_
.sym 52239 $abc$63009$new_ys__n11201_
.sym 52240 $abc$63009$new_ys__n11200_
.sym 52241 $abc$63009$new_ys__n11203_
.sym 52242 $abc$63009$new_ys__n11202_
.sym 52246 $abc$63009$new_ys__n1027_inv_
.sym 52247 $abc$63009$new_ys__n1275_
.sym 52248 $abc$63009$new_ys__n11202_
.sym 52251 rvsoc.spi0.clkcount[0]
.sym 52252 rvsoc.spi0.clkcount[1]
.sym 52253 rvsoc.spi0.log2div[0]
.sym 52258 rvsoc.cpu0.D_op1[22]
.sym 52259 rvsoc.cpu0.D_op2[22]
.sym 52263 $abc$63009$new_n5854_
.sym 52264 $abc$63009$new_ys__n1274_
.sym 52265 $abc$63009$new_n4244_
.sym 52266 $abc$63009$new_n4108_
.sym 52267 rvsoc.resetn
.sym 52268 rvsoc.clkn
.sym 52269 rvsoc.spi0.status[0]
.sym 52270 $abc$63009$new_n4453_
.sym 52272 $abc$63009$new_ys__n12839_
.sym 52273 $abc$63009$new_ys__n12823_inv_
.sym 52274 rvsoc.data_wdata[26]
.sym 52275 $abc$63009$new_ys__n11536_inv_
.sym 52277 $abc$63009$new_ys__n1039_
.sym 52278 rvsoc.cpu0.D_op2[16]
.sym 52282 rvsoc.cpu0.D_op1[16]
.sym 52283 rvsoc.cpu0.D_op2[1]
.sym 52284 $abc$63009$new_ys__n1272_
.sym 52285 rvsoc.cpu0.D_op2[10]
.sym 52286 $abc$63009$new_ys__n1274_
.sym 52288 rvsoc.cpu0.D_op1[26]
.sym 52289 $abc$63009$new_n5854_
.sym 52290 rvsoc.cpu0.D_op2[27]
.sym 52292 rvsoc.cpu0.D_op1[19]
.sym 52293 $abc$63009$auto$rtlil.cc:1819:NotGate$62435
.sym 52294 rvsoc.cpu0.D_op1[14]
.sym 52295 rvsoc.cpu0.D_op2[21]
.sym 52296 $abc$63009$new_n4108_
.sym 52298 $abc$63009$new_n4751_
.sym 52301 flash_clk
.sym 52304 $abc$63009$new_n4104_
.sym 52311 $abc$63009$new_n4104_
.sym 52312 $abc$63009$new_ys__n12684_
.sym 52313 $abc$63009$new_ys__n12885_inv_
.sym 52314 rvsoc.cpu0.D_op2[3]
.sym 52315 rvsoc.cpu0.D_op2[2]
.sym 52316 $abc$63009$new_ys__n12878_
.sym 52318 $abc$63009$new_n4265_
.sym 52321 $abc$63009$new_ys__n12910_inv_
.sym 52322 $abc$63009$new_ys__n12911_inv_
.sym 52323 $abc$63009$new_n4526_
.sym 52324 rvsoc.cpu0.D_op2[4]
.sym 52325 rvsoc.cpu0.D_op2[0]
.sym 52327 rvsoc.cpu0.D_op2[1]
.sym 52329 $abc$63009$new_n4276_
.sym 52330 $abc$63009$new_ys__n12823_inv_
.sym 52333 rvsoc.cpu0.D_op1[2]
.sym 52336 rvsoc.cpu0.D_op1[1]
.sym 52337 $abc$63009$new_ys__n12879_inv_
.sym 52338 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 52340 $abc$63009$new_n4083_
.sym 52341 $PACKER_GND_NET
.sym 52342 $abc$63009$new_n4275_
.sym 52345 $abc$63009$new_ys__n12823_inv_
.sym 52346 $abc$63009$new_n4276_
.sym 52347 $abc$63009$new_n4526_
.sym 52350 $abc$63009$new_ys__n12684_
.sym 52351 $abc$63009$new_n4104_
.sym 52352 rvsoc.cpu0.D_op2[3]
.sym 52356 rvsoc.cpu0.D_op1[1]
.sym 52357 rvsoc.cpu0.D_op2[0]
.sym 52358 rvsoc.cpu0.D_op1[2]
.sym 52362 $abc$63009$new_n4265_
.sym 52363 rvsoc.cpu0.D_op2[4]
.sym 52364 $abc$63009$new_ys__n12823_inv_
.sym 52365 $abc$63009$new_n4275_
.sym 52368 rvsoc.cpu0.D_op2[2]
.sym 52369 $abc$63009$new_ys__n12878_
.sym 52370 $abc$63009$new_n4083_
.sym 52371 $abc$63009$new_ys__n12879_inv_
.sym 52374 $abc$63009$new_ys__n12910_inv_
.sym 52375 $abc$63009$new_ys__n12911_inv_
.sym 52377 rvsoc.cpu0.D_op2[1]
.sym 52383 $PACKER_GND_NET
.sym 52386 rvsoc.cpu0.D_op2[3]
.sym 52387 rvsoc.cpu0.D_op2[2]
.sym 52388 $abc$63009$new_ys__n12879_inv_
.sym 52389 $abc$63009$new_ys__n12885_inv_
.sym 52390 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 52391 rvsoc.clkn
.sym 52393 $abc$63009$new_ys__n12899_inv_
.sym 52394 $abc$63009$new_ys__n12897_inv_
.sym 52395 $abc$63009$new_ys__n12931_inv_
.sym 52396 $abc$63009$new_ys__n12847_inv_
.sym 52397 $abc$63009$new_ys__n12861_inv_
.sym 52398 $abc$63009$new_n4455_
.sym 52399 $abc$63009$new_ys__n12929_inv_
.sym 52400 $abc$63009$new_ys__n12865_inv_
.sym 52401 $abc$63009$new_ys__n12837_
.sym 52405 rvsoc.data_wdata[19]
.sym 52406 $abc$63009$new_ys__n973_
.sym 52407 $abc$63009$new_ys__n12831_
.sym 52408 rvsoc.cpu0.D_op2[3]
.sym 52409 rvsoc.cpu0.D_op2[5]
.sym 52410 rvsoc.cpu0.D_op1[4]
.sym 52411 rvsoc.cpu0.D_op1[22]
.sym 52412 $abc$63009$new_ys__n1271_
.sym 52413 rvsoc.cpu0.D_op2[0]
.sym 52414 $abc$63009$new_ys__n1086_
.sym 52415 $abc$63009$new_n4150_
.sym 52417 rvsoc.cpu0.D_op1[24]
.sym 52420 rvsoc.cpu0.D_op2[2]
.sym 52422 rvsoc.cpu0.D_op1[1]
.sym 52423 $abc$63009$new_ys__n1873_inv_
.sym 52427 rvsoc.cpu0.D_op1[18]
.sym 52434 rvsoc.cpu0.D_op1[17]
.sym 52435 $abc$63009$new_ys__n12925_inv_
.sym 52436 rvsoc.cpu0.D_op2[2]
.sym 52439 $abc$63009$new_ys__n12919_inv_
.sym 52440 $abc$63009$new_ys__n12893_inv_
.sym 52445 $abc$63009$new_ys__n12917_inv_
.sym 52446 $abc$63009$new_n4091_
.sym 52447 rvsoc.cpu0.D_op1[15]
.sym 52450 $abc$63009$new_ys__n12927_inv_
.sym 52452 rvsoc.cpu0.D_op2[0]
.sym 52453 rvsoc.cpu0.D_op1[18]
.sym 52454 rvsoc.cpu0.D_op1[14]
.sym 52455 rvsoc.cpu0.D_op1[16]
.sym 52457 rvsoc.cpu0.D_op1[13]
.sym 52458 $abc$63009$new_ys__n12921_inv_
.sym 52460 rvsoc.cpu0.D_op2[1]
.sym 52462 $abc$63009$new_ys__n12889_inv_
.sym 52463 $abc$63009$new_ys__n12923_inv_
.sym 52467 rvsoc.cpu0.D_op1[14]
.sym 52468 rvsoc.cpu0.D_op1[13]
.sym 52469 rvsoc.cpu0.D_op2[0]
.sym 52474 rvsoc.cpu0.D_op1[17]
.sym 52475 rvsoc.cpu0.D_op1[18]
.sym 52476 rvsoc.cpu0.D_op2[0]
.sym 52479 $abc$63009$new_ys__n12917_inv_
.sym 52480 $abc$63009$new_ys__n12919_inv_
.sym 52482 rvsoc.cpu0.D_op2[1]
.sym 52485 rvsoc.cpu0.D_op2[1]
.sym 52486 $abc$63009$new_ys__n12923_inv_
.sym 52487 $abc$63009$new_ys__n12925_inv_
.sym 52491 $abc$63009$new_ys__n12923_inv_
.sym 52492 $abc$63009$new_ys__n12921_inv_
.sym 52494 rvsoc.cpu0.D_op2[1]
.sym 52497 rvsoc.cpu0.D_op1[16]
.sym 52498 rvsoc.cpu0.D_op2[0]
.sym 52500 rvsoc.cpu0.D_op1[15]
.sym 52504 $abc$63009$new_ys__n12925_inv_
.sym 52505 $abc$63009$new_ys__n12927_inv_
.sym 52506 rvsoc.cpu0.D_op2[1]
.sym 52509 $abc$63009$new_ys__n12889_inv_
.sym 52510 rvsoc.cpu0.D_op2[2]
.sym 52511 $abc$63009$new_n4091_
.sym 52512 $abc$63009$new_ys__n12893_inv_
.sym 52516 $abc$63009$new_ys__n12927_inv_
.sym 52517 $abc$63009$new_ys__n12827_
.sym 52518 $abc$63009$new_ys__n12863_inv_
.sym 52520 $abc$63009$new_ys__n12843_
.sym 52521 $abc$63009$new_ys__n12871_inv_
.sym 52522 $abc$63009$new_ys__n12867_inv_
.sym 52523 $abc$63009$new_ys__n12895_inv_
.sym 52524 rvsoc.cpu0.D_op1[31]
.sym 52528 rvsoc.cpu0.D_op2[11]
.sym 52529 $abc$63009$new_ys__n5419_inv_
.sym 52530 rvsoc.cpu0.D_op1[29]
.sym 52531 rvsoc.cpu0.D_op1[27]
.sym 52532 rvsoc.data_wdata[30]
.sym 52533 rvsoc.cpu0.D_op1[6]
.sym 52534 $abc$63009$new_ys__n11537_
.sym 52535 rvsoc.cpu0.D_op1[4]
.sym 52536 rvsoc.cpu0.D_op1[25]
.sym 52537 rvsoc.cpu0.D_op1[5]
.sym 52538 rvsoc.cpu0.D_op1[30]
.sym 52539 $abc$63009$new_n4526_
.sym 52543 rvsoc.cpu0.D_op1[20]
.sym 52557 rvsoc.cpu0.D_op2[2]
.sym 52559 $abc$63009$new_n4276_
.sym 52560 $abc$63009$new_ys__n12891_inv_
.sym 52562 $abc$63009$new_ys__n12835_
.sym 52563 $abc$63009$new_n4108_
.sym 52564 $abc$63009$new_ys__n3766_
.sym 52566 $abc$63009$new_n4083_
.sym 52568 $abc$63009$new_ys__n12891_inv_
.sym 52571 $abc$63009$new_n5898_
.sym 52575 $abc$63009$new_ys__n12863_inv_
.sym 52576 rvsoc.cpu0.D_op2[4]
.sym 52577 $abc$63009$new_ys__n12843_
.sym 52578 $abc$63009$new_ys__n12871_inv_
.sym 52580 $abc$63009$new_ys__n12895_inv_
.sym 52581 $abc$63009$new_n4091_
.sym 52582 $abc$63009$new_n4504_
.sym 52583 rvsoc.cpu0.D_op2[5]
.sym 52584 rvsoc.cpu0.D_op2[3]
.sym 52585 $abc$63009$new_n4526_
.sym 52587 $abc$63009$new_ys__n12867_inv_
.sym 52590 $abc$63009$new_ys__n12891_inv_
.sym 52591 $abc$63009$new_n4091_
.sym 52592 rvsoc.cpu0.D_op2[2]
.sym 52593 $abc$63009$new_ys__n12895_inv_
.sym 52596 $abc$63009$new_ys__n12895_inv_
.sym 52597 rvsoc.cpu0.D_op2[2]
.sym 52598 $abc$63009$new_ys__n12891_inv_
.sym 52599 $abc$63009$new_n4083_
.sym 52602 rvsoc.cpu0.D_op2[3]
.sym 52603 $abc$63009$new_ys__n12835_
.sym 52604 $abc$63009$new_ys__n12863_inv_
.sym 52605 rvsoc.cpu0.D_op2[4]
.sym 52608 $abc$63009$new_ys__n12835_
.sym 52609 $abc$63009$new_n4276_
.sym 52610 $abc$63009$new_n4526_
.sym 52614 $abc$63009$new_n4108_
.sym 52615 rvsoc.cpu0.D_op2[5]
.sym 52616 $abc$63009$new_n4504_
.sym 52617 $abc$63009$new_n5898_
.sym 52620 $abc$63009$new_ys__n12871_inv_
.sym 52621 rvsoc.cpu0.D_op2[3]
.sym 52622 $abc$63009$new_ys__n3766_
.sym 52626 rvsoc.cpu0.D_op2[3]
.sym 52627 rvsoc.cpu0.D_op2[4]
.sym 52628 $abc$63009$new_ys__n12843_
.sym 52629 $abc$63009$new_ys__n12867_inv_
.sym 52633 rvsoc.cpu0.D_op2[3]
.sym 52634 $abc$63009$new_ys__n12871_inv_
.sym 52635 $abc$63009$new_ys__n12863_inv_
.sym 52644 $abc$63009$new_n4083_
.sym 52647 rvsoc.cpu0.D_op1[7]
.sym 52649 $PACKER_VCC_NET
.sym 52650 rvsoc.cpu0.D_op1[12]
.sym 52651 $abc$63009$new_n4276_
.sym 52655 $abc$63009$new_ys__n12841_
.sym 52658 $PACKER_VCC_NET
.sym 52679 rvsoc.clks.pll_clk
.sym 52683 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$35817[0]
.sym 52707 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$35817[0]
.sym 52713 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$32054[1]
.sym 52737 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$32054[1]
.sym 52743 rvsoc.cpu0.D_insn[3]
.sym 52744 rvsoc.cram.adrs[9]
.sym 52746 rvsoc.cram.adrs[12]
.sym 52754 rvsoc.data_wdata[26]
.sym 52760 rvsoc.uart0.rxbfr[4]
.sym 52761 rvsoc.uart0.div[0]
.sym 52762 rvsoc.eram.adrs[4]
.sym 52769 rvsoc.code_adrs[30]
.sym 52784 rvsoc.uart0.rxbfr[3]
.sym 52797 rvsoc.uart0.rxbfr[5]
.sym 52799 rvsoc.uart0.rxbfr[4]
.sym 52800 rvsoc.code_adrs[28]
.sym 52801 rvsoc.code_adrs[29]
.sym 52805 rvsoc.mem_vdata[3][6]
.sym 52808 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$56737
.sym 52812 rvsoc.mem_vdata[1][6]
.sym 52815 rvsoc.uart0.rxbfr[3]
.sym 52826 rvsoc.uart0.rxbfr[5]
.sym 52835 rvsoc.uart0.rxbfr[4]
.sym 52838 rvsoc.code_adrs[29]
.sym 52839 rvsoc.mem_vdata[3][6]
.sym 52840 rvsoc.mem_vdata[1][6]
.sym 52841 rvsoc.code_adrs[28]
.sym 52860 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$56737
.sym 52861 rvsoc.clkn
.sym 52868 $abc$63009$new_n5193_
.sym 52869 $abc$63009$new_n3567_
.sym 52870 rvsoc.spi0.rxbfr[0]
.sym 52871 rvsoc.spi0.rxbfr[1]
.sym 52872 rvsoc.spi0.rxbfr[3]
.sym 52873 $abc$63009$new_n5192_
.sym 52874 $abc$63009$new_n5227_
.sym 52875 rvsoc.data_wdata[3]
.sym 52876 rvsoc.cram.adrs[9]
.sym 52878 rvsoc.data_wdata[3]
.sym 52879 $abc$63009$new_ys__n2493_inv_
.sym 52880 rvsoc.mem_vdata[1][15]
.sym 52881 rvsoc.mem_vdata[0][1]
.sym 52882 rvsoc.data_adrs[9]
.sym 52883 rvsoc.data_adrs[11]
.sym 52884 rvsoc.cram.adrs[12]
.sym 52885 rvsoc.data_wdata[18]
.sym 52887 $PACKER_GND_NET
.sym 52888 rvsoc.code_adrs[14]
.sym 52889 rvsoc.mem_vdata[1][25]
.sym 52890 rvsoc.data_wdata[12]
.sym 52895 rvsoc.code_adrs[29]
.sym 52900 $abc$63009$new_n3567_
.sym 52908 rvsoc.code_adrs[29]
.sym 52910 rvsoc.cram.adrs[9]
.sym 52915 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$51437
.sym 52917 $abc$63009$new_ys__n5911_
.sym 52919 rvsoc.code_adrs[31]
.sym 52920 rvsoc.mem_vdata[1][22]
.sym 52921 rvsoc.spi0.status[28]
.sym 52926 rvsoc.mem_vdata[0][30]
.sym 52927 $abc$63009$new_ys__n12570_
.sym 52928 rvsoc.mem_vdata[1][30]
.sym 52930 $abc$63009$new_n2978_
.sym 52933 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$57001
.sym 52945 $PACKER_GND_NET
.sym 52947 rvsoc.code_adrs[29]
.sym 52948 $abc$63009$new_n3212_
.sym 52950 rvsoc.code_adrs[28]
.sym 52951 rvsoc.mem_vdata[0][21]
.sym 52953 $abc$63009$new_n3210_
.sym 52955 rvsoc.data_adrs[28]
.sym 52957 rvsoc.mem_vdata[0][6]
.sym 52958 $abc$63009$new_n3211_
.sym 52959 rvsoc.mem_vdata[1][21]
.sym 52961 rvsoc.data_adrs[29]
.sym 52964 rvsoc.mem_vdata[3][21]
.sym 52967 rvsoc.code_adrs[30]
.sym 52971 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 52972 rvsoc.mem_vdata[3][21]
.sym 52974 rvsoc.mem_vdata[2][6]
.sym 52977 rvsoc.code_adrs[28]
.sym 52978 rvsoc.code_adrs[29]
.sym 52979 rvsoc.mem_vdata[3][21]
.sym 52980 rvsoc.mem_vdata[0][21]
.sym 52983 $abc$63009$new_n3211_
.sym 52984 $abc$63009$new_n3212_
.sym 52985 rvsoc.code_adrs[30]
.sym 52986 $abc$63009$new_n3210_
.sym 52989 rvsoc.mem_vdata[1][21]
.sym 52990 rvsoc.mem_vdata[3][21]
.sym 52991 rvsoc.data_adrs[28]
.sym 52992 rvsoc.data_adrs[29]
.sym 52995 $PACKER_GND_NET
.sym 53002 $PACKER_GND_NET
.sym 53007 $PACKER_GND_NET
.sym 53013 rvsoc.code_adrs[28]
.sym 53014 rvsoc.mem_vdata[2][6]
.sym 53015 rvsoc.mem_vdata[0][6]
.sym 53016 rvsoc.code_adrs[29]
.sym 53021 $PACKER_GND_NET
.sym 53023 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 53024 rvsoc.clkn
.sym 53026 $abc$63009$new_n5794_
.sym 53027 $abc$63009$new_n5796_
.sym 53028 $abc$63009$new_n5234_
.sym 53029 $abc$63009$new_n5092_
.sym 53030 $abc$63009$new_n5093_
.sym 53031 $abc$63009$new_n5795_
.sym 53032 rvsoc.cpu0.F_insn[3]
.sym 53033 $abc$63009$new_n3542_
.sym 53034 $PACKER_GND_NET
.sym 53036 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$57001
.sym 53038 rvsoc.mem_vdata[1][29]
.sym 53039 $PACKER_GND_NET
.sym 53040 rvsoc.mem_vdata[4][5]
.sym 53041 $abc$63009$new_ys__n12571_
.sym 53042 rvsoc.mem_vdata[1][13]
.sym 53043 $abc$63009$new_ys__n4202_
.sym 53045 rvsoc.mem_vdata[0][6]
.sym 53046 $abc$63009$new_n5053_
.sym 53047 rvsoc.code_adrs[10]
.sym 53048 rvsoc.cram.adrs[10]
.sym 53049 rvsoc.mem_vdata[1][24]
.sym 53050 rvsoc.code_adrs[28]
.sym 53052 rvsoc.code_adrs[28]
.sym 53053 $abc$63009$new_n2983_
.sym 53054 rvsoc.mem_vdata[2][23]
.sym 53055 rvsoc.uart0.cfg[16]
.sym 53056 rvsoc.code_adrs[13]
.sym 53057 rvsoc.uart0.div[5]
.sym 53058 rvsoc.data_adrs[29]
.sym 53059 rvsoc.uart0.rxbfr[3]
.sym 53060 rvsoc.eram.adrs[4]
.sym 53061 rvsoc.code_adrs[15]
.sym 53067 rvsoc.uart0.rxbfr[2]
.sym 53068 rvsoc.code_adrs[28]
.sym 53069 rvsoc.mem_vdata[1][16]
.sym 53070 rvsoc.mem_vdata[3][16]
.sym 53071 $abc$63009$new_n3541_
.sym 53073 rvsoc.mem_vdata[4][6]
.sym 53074 $abc$63009$new_n2983_
.sym 53076 rvsoc.code_adrs[28]
.sym 53078 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$56737
.sym 53079 rvsoc.uart0.rxbfr[1]
.sym 53081 rvsoc.mem_vdata[1][18]
.sym 53082 rvsoc.mem_vdata[3][18]
.sym 53083 $abc$63009$new_n3543_
.sym 53084 rvsoc.data_adrs[29]
.sym 53085 rvsoc.data_adrs[28]
.sym 53086 $abc$63009$new_n3529_
.sym 53087 rvsoc.code_adrs[29]
.sym 53088 rvsoc.code_adrs[29]
.sym 53089 rvsoc.mem_vdata[2][18]
.sym 53090 $abc$63009$new_n3542_
.sym 53095 rvsoc.code_adrs[30]
.sym 53096 rvsoc.mem_vdata[5][18]
.sym 53097 rvsoc.mem_vdata[5][6]
.sym 53100 rvsoc.code_adrs[29]
.sym 53101 rvsoc.code_adrs[28]
.sym 53102 rvsoc.mem_vdata[2][18]
.sym 53103 rvsoc.mem_vdata[1][18]
.sym 53106 rvsoc.mem_vdata[5][6]
.sym 53107 rvsoc.code_adrs[28]
.sym 53108 rvsoc.code_adrs[29]
.sym 53109 rvsoc.mem_vdata[4][6]
.sym 53112 rvsoc.data_adrs[28]
.sym 53113 rvsoc.data_adrs[29]
.sym 53114 rvsoc.mem_vdata[1][16]
.sym 53115 rvsoc.mem_vdata[3][16]
.sym 53118 rvsoc.data_adrs[29]
.sym 53119 rvsoc.data_adrs[28]
.sym 53120 rvsoc.mem_vdata[1][18]
.sym 53121 rvsoc.mem_vdata[3][18]
.sym 53124 rvsoc.mem_vdata[3][18]
.sym 53125 $abc$63009$new_n3529_
.sym 53126 rvsoc.mem_vdata[5][18]
.sym 53127 $abc$63009$new_n2983_
.sym 53130 $abc$63009$new_n3542_
.sym 53131 $abc$63009$new_n3543_
.sym 53132 rvsoc.code_adrs[30]
.sym 53133 $abc$63009$new_n3541_
.sym 53136 rvsoc.uart0.rxbfr[2]
.sym 53142 rvsoc.uart0.rxbfr[1]
.sym 53146 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$56737
.sym 53147 rvsoc.clkn
.sym 53149 $abc$63009$new_n5017_
.sym 53150 $abc$63009$new_n5016_
.sym 53151 rvsoc.mem_vdata[5][28]
.sym 53152 $abc$63009$new_n5226_
.sym 53153 $abc$63009$new_n5258_
.sym 53154 rvsoc.mem_vdata[5][18]
.sym 53155 $abc$63009$new_n5260_
.sym 53156 $abc$63009$new_n5171_
.sym 53159 rvsoc.uart0.div[26]
.sym 53161 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53449
.sym 53162 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 53163 $abc$63009$new_n3540_
.sym 53164 rvsoc.data_wdata[4]
.sym 53165 rvsoc.mem_rcode[5]
.sym 53166 rvsoc.code_adrs[28]
.sym 53167 $abc$63009$new_ys__n11179_
.sym 53168 $abc$63009$new_ys__n11180_inv_
.sym 53169 rvsoc.code_adrs[28]
.sym 53170 $PACKER_GND_NET
.sym 53171 rvsoc.data_wst[1]
.sym 53172 rvsoc.mem_vdata[0][21]
.sym 53173 rvsoc.code_adrs[29]
.sym 53175 rvsoc.mem_vdata[2][18]
.sym 53176 rvsoc.eram.adrs[4]
.sym 53178 rvsoc.mem_vdata[4][5]
.sym 53179 $abc$63009$new_n3567_
.sym 53180 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 53182 rvsoc.uart0.rxbfr[1]
.sym 53183 $abc$63009$new_ys__n4202_
.sym 53184 rvsoc.cpu0.E_take_Br
.sym 53191 rvsoc.mem_vdata[0][16]
.sym 53193 $abc$63009$new_n3571_
.sym 53194 rvsoc.mem_vdata[1][23]
.sym 53195 rvsoc.mem_vdata[5][23]
.sym 53196 rvsoc.mem_vdata[4][16]
.sym 53197 $abc$63009$new_ys__n12573_
.sym 53198 rvsoc.mem_vdata[4][23]
.sym 53199 rvsoc.uart0.cfg[23]
.sym 53201 rvsoc.mem_vdata[0][23]
.sym 53202 $abc$63009$new_n3189_
.sym 53204 $abc$63009$new_ys__n2292_inv_
.sym 53205 $abc$63009$new_n2983_
.sym 53206 rvsoc.code_adrs[29]
.sym 53207 $abc$63009$new_n3572_
.sym 53208 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$57001
.sym 53209 rvsoc.code_adrs[30]
.sym 53212 $abc$63009$new_n3573_
.sym 53214 rvsoc.mem_vdata[2][23]
.sym 53215 $abc$63009$new_ys__n12571_
.sym 53216 $abc$63009$new_ys__n12570_
.sym 53217 rvsoc.code_adrs[30]
.sym 53218 $abc$63009$new_n2978_
.sym 53219 rvsoc.mem_vdata[3][23]
.sym 53220 rvsoc.code_adrs[28]
.sym 53224 $abc$63009$new_n3189_
.sym 53225 rvsoc.uart0.cfg[23]
.sym 53226 $abc$63009$new_ys__n2292_inv_
.sym 53229 rvsoc.mem_vdata[5][23]
.sym 53230 rvsoc.mem_vdata[1][23]
.sym 53231 rvsoc.code_adrs[30]
.sym 53232 $abc$63009$new_ys__n12571_
.sym 53235 $abc$63009$new_n3573_
.sym 53236 $abc$63009$new_n3571_
.sym 53237 rvsoc.code_adrs[30]
.sym 53238 $abc$63009$new_n3572_
.sym 53241 $abc$63009$new_n2978_
.sym 53242 $abc$63009$new_n2983_
.sym 53243 rvsoc.mem_vdata[4][23]
.sym 53244 rvsoc.mem_vdata[3][23]
.sym 53247 rvsoc.code_adrs[30]
.sym 53248 $abc$63009$new_ys__n12570_
.sym 53253 rvsoc.mem_vdata[0][16]
.sym 53254 rvsoc.mem_vdata[4][16]
.sym 53255 $abc$63009$new_ys__n12570_
.sym 53256 rvsoc.code_adrs[30]
.sym 53259 rvsoc.code_adrs[29]
.sym 53260 rvsoc.code_adrs[28]
.sym 53261 rvsoc.mem_vdata[0][23]
.sym 53262 rvsoc.mem_vdata[2][23]
.sym 53265 $abc$63009$new_ys__n12573_
.sym 53268 rvsoc.code_adrs[30]
.sym 53269 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$57001
.sym 53270 rvsoc.clkn
.sym 53272 rvsoc.mem_vdata[3][20]
.sym 53273 $abc$63009$new_n5163_
.sym 53274 $abc$63009$new_ys__n12570_
.sym 53275 rvsoc.mem_vdata[3][28]
.sym 53276 $abc$63009$new_n5164_
.sym 53277 rvsoc.mem_vdata[3][23]
.sym 53278 $abc$63009$new_n3566_
.sym 53279 $abc$63009$new_n5162_
.sym 53280 rvsoc.gpio0.dir[2]
.sym 53283 rvsoc.gpio0.dir[2]
.sym 53284 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 53285 rvsoc.mem_vdata[0][16]
.sym 53286 rvsoc.mem_vdata[0][15]
.sym 53287 rvsoc.mem_vdata[0][23]
.sym 53288 $abc$63009$new_n5122_
.sym 53289 rvsoc.mem_vdata[1][14]
.sym 53290 rvsoc.mem_vdata[1][23]
.sym 53291 $abc$63009$new_ys__n12580_
.sym 53292 rvsoc.mem_vdata[0][22]
.sym 53293 $abc$63009$new_n5016_
.sym 53294 $abc$63009$new_n2978_
.sym 53295 rvsoc.uart0.rxbfr[0]
.sym 53296 rvsoc.data_adrs[1]
.sym 53297 rvsoc.code_adrs[31]
.sym 53298 $abc$63009$new_ys__n2997_inv_
.sym 53299 rvsoc.mem_vdata[2][31]
.sym 53300 rvsoc.cpu0.D_insn_typ[10]
.sym 53301 rvsoc.code_adrs[29]
.sym 53302 rvsoc.code_adrs[31]
.sym 53303 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$51437
.sym 53304 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$51437
.sym 53306 rvsoc.eram.adrs[4]
.sym 53307 rvsoc.spi0.rxbfr[7]
.sym 53313 rvsoc.code_adrs[29]
.sym 53314 $abc$63009$new_ys__n12571_
.sym 53315 rvsoc.mem_vdata[5][28]
.sym 53317 $abc$63009$new_n2978_
.sym 53318 $abc$63009$new_n3175_
.sym 53319 $abc$63009$new_n2987_
.sym 53320 $abc$63009$new_n5822_
.sym 53321 rvsoc.code_adrs[31]
.sym 53322 $abc$63009$new_n3570_
.sym 53323 rvsoc.mem_vdata[4][28]
.sym 53324 $abc$63009$new_ys__n2292_inv_
.sym 53325 rvsoc.uart0.cfg[16]
.sym 53326 $abc$63009$new_ys__n4202_
.sym 53327 rvsoc.uart0.div[5]
.sym 53328 $abc$63009$new_n2983_
.sym 53329 rvsoc.uart0.rxbfr[3]
.sym 53330 rvsoc.code_adrs[28]
.sym 53331 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$57001
.sym 53332 rvsoc.mem_vdata[3][28]
.sym 53333 rvsoc.uart0.div[3]
.sym 53334 $abc$63009$new_n5826_
.sym 53336 rvsoc.data_adrs[2]
.sym 53337 rvsoc.code_adrs[30]
.sym 53338 rvsoc.mem_vdata[1][28]
.sym 53339 $abc$63009$new_n2985_
.sym 53340 $abc$63009$new_n2977_
.sym 53341 rvsoc.mem_vdata[15][23]
.sym 53342 rvsoc.uart0.rxbfr[5]
.sym 53344 rvsoc.data_adrs[2]
.sym 53346 rvsoc.data_adrs[2]
.sym 53347 $abc$63009$new_n5826_
.sym 53348 rvsoc.uart0.rxbfr[5]
.sym 53349 rvsoc.uart0.div[5]
.sym 53352 rvsoc.data_adrs[2]
.sym 53353 rvsoc.uart0.rxbfr[3]
.sym 53354 $abc$63009$new_n5822_
.sym 53355 rvsoc.uart0.div[3]
.sym 53358 rvsoc.mem_vdata[5][28]
.sym 53359 $abc$63009$new_ys__n12571_
.sym 53360 rvsoc.mem_vdata[1][28]
.sym 53361 rvsoc.code_adrs[30]
.sym 53364 rvsoc.mem_vdata[4][28]
.sym 53365 $abc$63009$new_n2978_
.sym 53366 rvsoc.mem_vdata[3][28]
.sym 53367 $abc$63009$new_n2983_
.sym 53370 $abc$63009$new_n2977_
.sym 53371 $abc$63009$new_n2985_
.sym 53372 $abc$63009$new_n2987_
.sym 53373 rvsoc.code_adrs[30]
.sym 53376 rvsoc.mem_vdata[15][23]
.sym 53377 $abc$63009$new_n3570_
.sym 53378 rvsoc.code_adrs[31]
.sym 53379 $abc$63009$new_ys__n4202_
.sym 53382 $abc$63009$new_ys__n2292_inv_
.sym 53383 rvsoc.uart0.cfg[16]
.sym 53385 $abc$63009$new_n3175_
.sym 53389 rvsoc.code_adrs[29]
.sym 53390 rvsoc.code_adrs[28]
.sym 53392 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$57001
.sym 53393 rvsoc.clkn
.sym 53395 $abc$63009$new_n5265_
.sym 53396 $abc$63009$new_n5252_
.sym 53397 $abc$63009$new_n5267_
.sym 53398 $abc$63009$new_n3161_
.sym 53399 $abc$63009$new_n5266_
.sym 53400 $abc$63009$new_n3564_
.sym 53401 $abc$63009$new_ys__n9201_
.sym 53402 $abc$63009$new_ys__n2997_inv_
.sym 53403 flash_mosi
.sym 53406 rvsoc.code_adrs[30]
.sym 53407 $abc$63009$new_ys__n4202_
.sym 53408 $abc$63009$new_ys__n2292_inv_
.sym 53409 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 53410 rvsoc.mem_vdata[0][20]
.sym 53411 rvsoc.mem_vdata[4][3]
.sym 53412 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 53413 rvsoc.mem_vdata[1][20]
.sym 53414 $abc$63009$new_n3175_
.sym 53415 rvsoc.data_adrs[30]
.sym 53416 rvsoc.mem_vdata[0][22]
.sym 53417 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[30]
.sym 53418 $abc$63009$new_ys__n12570_
.sym 53419 $abc$63009$new_ys__n12570_
.sym 53420 $PACKER_GND_NET
.sym 53421 rvsoc.uart0.status[21]
.sym 53422 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$57001
.sym 53423 rvsoc.spi0.status[28]
.sym 53424 rvsoc.uart0.tx_divcnt[6]
.sym 53425 rvsoc.cpu0.D_insn_typ[12]
.sym 53426 rvsoc.data_adrs[6]
.sym 53427 $abc$63009$new_ys__n3003_inv_
.sym 53428 rvsoc.mem_vdata[2][22]
.sym 53429 rvsoc.mem_vdata[15][18]
.sym 53430 rvsoc.resetn
.sym 53436 rvsoc.mem_vdata[4][31]
.sym 53437 rvsoc.mem_vdata[4][3]
.sym 53438 rvsoc.mem_vdata[4][7]
.sym 53439 rvsoc.cpu0.F_next_pc[29]
.sym 53440 rvsoc.data_adrs[3]
.sym 53441 rvsoc.spi0.status[7]
.sym 53442 rvsoc.mem_vdata[5][3]
.sym 53443 rvsoc.code_adrs[28]
.sym 53445 rvsoc.spi0.status[31]
.sym 53446 rvsoc.mem_vdata[5][31]
.sym 53447 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 53448 rvsoc.cpu0.E_Br_adrs[28]
.sym 53450 rvsoc.mem_vdata[5][7]
.sym 53451 $abc$63009$new_ys__n12573_
.sym 53452 rvsoc.code_adrs[29]
.sym 53454 rvsoc.cpu0.E_take_Br
.sym 53457 rvsoc.cpu0.E_Br_adrs[29]
.sym 53458 rvsoc.cpu0.F_next_pc[28]
.sym 53459 rvsoc.code_adrs[30]
.sym 53462 rvsoc.code_adrs[31]
.sym 53466 rvsoc.data_adrs[2]
.sym 53467 rvsoc.spi0.rxbfr[7]
.sym 53470 rvsoc.cpu0.F_next_pc[29]
.sym 53471 rvsoc.cpu0.E_take_Br
.sym 53472 rvsoc.cpu0.E_Br_adrs[29]
.sym 53475 rvsoc.mem_vdata[5][7]
.sym 53476 rvsoc.mem_vdata[4][7]
.sym 53477 rvsoc.code_adrs[28]
.sym 53478 rvsoc.code_adrs[29]
.sym 53481 rvsoc.data_adrs[3]
.sym 53482 rvsoc.data_adrs[2]
.sym 53483 rvsoc.spi0.status[31]
.sym 53487 rvsoc.code_adrs[28]
.sym 53488 rvsoc.mem_vdata[5][3]
.sym 53489 rvsoc.mem_vdata[4][3]
.sym 53490 rvsoc.code_adrs[29]
.sym 53493 rvsoc.mem_vdata[4][31]
.sym 53494 rvsoc.mem_vdata[5][31]
.sym 53495 rvsoc.code_adrs[29]
.sym 53496 rvsoc.code_adrs[28]
.sym 53499 rvsoc.code_adrs[31]
.sym 53501 rvsoc.code_adrs[30]
.sym 53502 $abc$63009$new_ys__n12573_
.sym 53505 rvsoc.spi0.rxbfr[7]
.sym 53506 rvsoc.spi0.status[7]
.sym 53507 rvsoc.data_adrs[3]
.sym 53508 rvsoc.data_adrs[2]
.sym 53512 rvsoc.cpu0.F_next_pc[28]
.sym 53513 rvsoc.cpu0.E_Br_adrs[28]
.sym 53514 rvsoc.cpu0.E_take_Br
.sym 53515 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 53516 rvsoc.clkn
.sym 53518 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[6]
.sym 53519 $abc$63009$new_n3185_
.sym 53520 $abc$63009$new_ys__n3003_inv_
.sym 53521 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[1]
.sym 53522 rvsoc.data_wst[0]
.sym 53523 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[4]
.sym 53524 rvsoc.data_adrs[0]
.sym 53525 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[0]
.sym 53526 rvsoc.cpu0.E_insn[28]
.sym 53530 rvsoc.code_adrs[29]
.sym 53531 $abc$63009$new_ys__n9201_
.sym 53532 $abc$63009$new_ys__n10983_inv_
.sym 53533 rvsoc.cpu0.F_next_pc[29]
.sym 53534 rvsoc.mem_vdata[4][9]
.sym 53535 $abc$63009$new_ys__n11680_
.sym 53536 rvsoc.mem_vdata[1][19]
.sym 53537 rvsoc.mem_vdata[1][31]
.sym 53538 rvsoc.mem_vdata[5][3]
.sym 53539 rvsoc.uart0.div[18]
.sym 53540 rvsoc.uart0.div[9]
.sym 53541 rvsoc.mem_vdata[0][31]
.sym 53542 rvsoc.uart0.div[2]
.sym 53543 rvsoc.code_adrs[30]
.sym 53544 rvsoc.eram.adrs[4]
.sym 53545 rvsoc.code_adrs[15]
.sym 53546 $abc$63009$new_n5830_
.sym 53547 rvsoc.code_adrs[13]
.sym 53548 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$57001
.sym 53549 rvsoc.uart0.div[5]
.sym 53550 rvsoc.uart0.div[3]
.sym 53551 rvsoc.cpu0.D_insn_typ[7]
.sym 53552 rvsoc.cpu0.D_insn_typ[1]
.sym 53553 rvsoc.code_adrs[28]
.sym 53559 rvsoc.uart0.cfg[31]
.sym 53561 $abc$63009$new_n3540_
.sym 53563 rvsoc.uart0.rxbfr[7]
.sym 53564 rvsoc.data_adrs[2]
.sym 53567 $abc$63009$new_ys__n11180_inv_
.sym 53569 $abc$63009$new_ys__n5881_
.sym 53570 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$57001
.sym 53572 $abc$63009$new_n5830_
.sym 53574 $abc$63009$new_ys__n4202_
.sym 53575 rvsoc.uart0.rxbfr[4]
.sym 53576 rvsoc.uart0.div[7]
.sym 53577 $abc$63009$new_n5824_
.sym 53578 $abc$63009$new_ys__n2292_inv_
.sym 53579 $abc$63009$new_ys__n11684_
.sym 53580 rvsoc.uart0.tx_divcnt[7]
.sym 53581 rvsoc.uart0.tx_divcnt[3]
.sym 53583 rvsoc.code_adrs[31]
.sym 53585 rvsoc.uart0.div[4]
.sym 53586 rvsoc.data_adrs[6]
.sym 53587 $abc$63009$new_n3205_
.sym 53588 rvsoc.resetn
.sym 53589 rvsoc.mem_vdata[15][18]
.sym 53590 rvsoc.code_adrs[6]
.sym 53592 rvsoc.uart0.cfg[31]
.sym 53593 $abc$63009$new_n3205_
.sym 53595 $abc$63009$new_ys__n2292_inv_
.sym 53598 rvsoc.uart0.div[4]
.sym 53599 $abc$63009$new_n5824_
.sym 53600 rvsoc.data_adrs[2]
.sym 53601 rvsoc.uart0.rxbfr[4]
.sym 53604 $abc$63009$new_n5830_
.sym 53605 rvsoc.data_adrs[2]
.sym 53606 rvsoc.uart0.rxbfr[7]
.sym 53607 rvsoc.uart0.div[7]
.sym 53610 rvsoc.code_adrs[31]
.sym 53611 $abc$63009$new_n3540_
.sym 53612 rvsoc.mem_vdata[15][18]
.sym 53613 $abc$63009$new_ys__n4202_
.sym 53619 rvsoc.uart0.tx_divcnt[7]
.sym 53622 $abc$63009$new_ys__n5881_
.sym 53623 rvsoc.code_adrs[6]
.sym 53625 rvsoc.data_adrs[6]
.sym 53628 rvsoc.uart0.tx_divcnt[3]
.sym 53635 $abc$63009$new_ys__n11684_
.sym 53636 $abc$63009$new_ys__n11180_inv_
.sym 53637 rvsoc.resetn
.sym 53638 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$57001
.sym 53639 rvsoc.clkn
.sym 53641 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[8]
.sym 53642 rvsoc.uart0.tx_divcnt[9]
.sym 53643 rvsoc.uart0.tx_divcnt[10]
.sym 53644 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[2]
.sym 53645 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[9]
.sym 53646 rvsoc.uart0.tx_divcnt[7]
.sym 53647 rvsoc.uart0.tx_divcnt[3]
.sym 53648 rvsoc.uart0.tx_divcnt[8]
.sym 53649 $abc$63009$new_n5007_
.sym 53650 rvsoc.mem_vdata[4][12]
.sym 53651 rvsoc.uart0.div[26]
.sym 53652 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[7]
.sym 53653 $abc$63009$new_n5059_
.sym 53654 rvsoc.data_adrs[0]
.sym 53655 $abc$63009$new_ys__n5881_
.sym 53657 $abc$63009$new_ys__n7565_
.sym 53658 rvsoc.code_adrs[28]
.sym 53659 $abc$63009$new_ys__n11179_
.sym 53660 rvsoc.data_wdata[4]
.sym 53661 rvsoc.cpu0.D_insn[17]
.sym 53662 $abc$63009$new_n5086_
.sym 53663 $abc$63009$new_ys__n11180_inv_
.sym 53664 rvsoc.mem_vdata[5][2]
.sym 53665 $abc$63009$new_ys__n11684_
.sym 53668 $abc$63009$new_ys__n1872_inv_
.sym 53671 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[4]
.sym 53672 rvsoc.eram.adrs[4]
.sym 53673 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 53674 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[3]
.sym 53676 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$57001
.sym 53682 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[6]
.sym 53687 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[5]
.sym 53689 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[4]
.sym 53690 rvsoc.uart0.div[6]
.sym 53691 rvsoc.uart0.div[7]
.sym 53693 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[1]
.sym 53694 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[7]
.sym 53698 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[3]
.sym 53701 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[2]
.sym 53702 rvsoc.uart0.div[2]
.sym 53703 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[0]
.sym 53704 rvsoc.uart0.div[0]
.sym 53708 rvsoc.uart0.div[1]
.sym 53709 rvsoc.uart0.div[5]
.sym 53710 rvsoc.uart0.div[3]
.sym 53713 rvsoc.uart0.div[4]
.sym 53714 $auto$alumacc.cc:474:replace_alu$3162.C[1]
.sym 53716 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[0]
.sym 53717 rvsoc.uart0.div[0]
.sym 53720 $auto$alumacc.cc:474:replace_alu$3162.C[2]
.sym 53722 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[1]
.sym 53723 rvsoc.uart0.div[1]
.sym 53726 $auto$alumacc.cc:474:replace_alu$3162.C[3]
.sym 53728 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[2]
.sym 53729 rvsoc.uart0.div[2]
.sym 53732 $auto$alumacc.cc:474:replace_alu$3162.C[4]
.sym 53734 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[3]
.sym 53735 rvsoc.uart0.div[3]
.sym 53738 $auto$alumacc.cc:474:replace_alu$3162.C[5]
.sym 53740 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[4]
.sym 53741 rvsoc.uart0.div[4]
.sym 53744 $auto$alumacc.cc:474:replace_alu$3162.C[6]
.sym 53746 rvsoc.uart0.div[5]
.sym 53747 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[5]
.sym 53750 $auto$alumacc.cc:474:replace_alu$3162.C[7]
.sym 53752 rvsoc.uart0.div[6]
.sym 53753 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[6]
.sym 53756 $auto$alumacc.cc:474:replace_alu$3162.C[8]
.sym 53758 rvsoc.uart0.div[7]
.sym 53759 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[7]
.sym 53764 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[17]
.sym 53765 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[14]
.sym 53766 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[12]
.sym 53767 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[18]
.sym 53768 rvsoc.uart0.tx_divcnt[11]
.sym 53769 rvsoc.uart0.tx_divcnt[14]
.sym 53770 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[19]
.sym 53771 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[11]
.sym 53773 rvsoc.cpu0.F_insn[19]
.sym 53775 rvsoc.data_wdata[26]
.sym 53776 $abc$63009$new_ys__n3002_inv_
.sym 53777 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$30643
.sym 53778 $abc$63009$new_ys__n2342_inv_
.sym 53779 rvsoc.code_adrs[3]
.sym 53780 rvsoc.code_adrs[3]
.sym 53781 rvsoc.data_wdata[26]
.sym 53782 $abc$63009$new_ys__n2343_
.sym 53783 $abc$63009$new_n3177_
.sym 53784 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 53785 rvsoc.uart0.tx_divcnt[2]
.sym 53786 $abc$63009$new_ys__n4202_
.sym 53787 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$30643
.sym 53789 rvsoc.code_adrs[10]
.sym 53790 rvsoc.uart0.div[11]
.sym 53792 rvsoc.eram.adrs[4]
.sym 53793 rvsoc.code_adrs[31]
.sym 53794 rvsoc.uart0.div[1]
.sym 53795 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$51437
.sym 53797 rvsoc.cpu0.D_insn_typ[10]
.sym 53798 rvsoc.code_adrs[31]
.sym 53799 rvsoc.data_adrs[1]
.sym 53800 $auto$alumacc.cc:474:replace_alu$3162.C[8]
.sym 53805 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[8]
.sym 53806 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[15]
.sym 53809 rvsoc.uart0.div[14]
.sym 53812 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[13]
.sym 53816 rvsoc.uart0.div[11]
.sym 53817 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[9]
.sym 53818 rvsoc.uart0.div[9]
.sym 53819 rvsoc.uart0.div[8]
.sym 53820 rvsoc.uart0.div[13]
.sym 53822 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[14]
.sym 53823 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[10]
.sym 53825 rvsoc.uart0.div[12]
.sym 53828 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[11]
.sym 53829 rvsoc.uart0.div[10]
.sym 53831 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[12]
.sym 53834 rvsoc.uart0.div[15]
.sym 53837 $auto$alumacc.cc:474:replace_alu$3162.C[9]
.sym 53839 rvsoc.uart0.div[8]
.sym 53840 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[8]
.sym 53843 $auto$alumacc.cc:474:replace_alu$3162.C[10]
.sym 53845 rvsoc.uart0.div[9]
.sym 53846 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[9]
.sym 53849 $auto$alumacc.cc:474:replace_alu$3162.C[11]
.sym 53851 rvsoc.uart0.div[10]
.sym 53852 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[10]
.sym 53855 $auto$alumacc.cc:474:replace_alu$3162.C[12]
.sym 53857 rvsoc.uart0.div[11]
.sym 53858 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[11]
.sym 53861 $auto$alumacc.cc:474:replace_alu$3162.C[13]
.sym 53863 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[12]
.sym 53864 rvsoc.uart0.div[12]
.sym 53867 $auto$alumacc.cc:474:replace_alu$3162.C[14]
.sym 53869 rvsoc.uart0.div[13]
.sym 53870 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[13]
.sym 53873 $auto$alumacc.cc:474:replace_alu$3162.C[15]
.sym 53875 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[14]
.sym 53876 rvsoc.uart0.div[14]
.sym 53879 $auto$alumacc.cc:474:replace_alu$3162.C[16]
.sym 53881 rvsoc.uart0.div[15]
.sym 53882 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[15]
.sym 53887 rvsoc.uart0.tx_divcnt[23]
.sym 53888 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[20]
.sym 53889 rvsoc.uart0.tx_divcnt[22]
.sym 53890 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[29]
.sym 53891 rvsoc.uart0.tx_divcnt[20]
.sym 53892 rvsoc.uart0.tx_divcnt[17]
.sym 53893 rvsoc.uart0.tx_divcnt[29]
.sym 53894 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[23]
.sym 53897 rvsoc.uart0.div[28]
.sym 53898 rvsoc.uart0.div[19]
.sym 53899 rvsoc.code_adrs[5]
.sym 53900 $abc$63009$new_ys__n4202_
.sym 53901 rvsoc.data_adrs[2]
.sym 53902 rvsoc.cpu0.F_next_pc[28]
.sym 53903 rvsoc.data_wdata[28]
.sym 53904 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 53905 rvsoc.uart0.div[27]
.sym 53906 $abc$63009$new_ys__n3517_
.sym 53907 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 53909 rvsoc.cpu0.F_next_pc[5]
.sym 53910 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[15]
.sym 53911 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 53912 rvsoc.mem_vdata[2][22]
.sym 53913 rvsoc.cpu0.D_insn_typ[12]
.sym 53914 rvsoc.uart0.div[25]
.sym 53915 rvsoc.uart0.div[10]
.sym 53916 $PACKER_GND_NET
.sym 53917 rvsoc.cpu0.D_insn_typ[12]
.sym 53918 rvsoc.cpu0.D_insn[27]
.sym 53919 rvsoc.spi0.status[28]
.sym 53921 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[5]
.sym 53922 rvsoc.resetn
.sym 53923 $auto$alumacc.cc:474:replace_alu$3162.C[16]
.sym 53928 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[17]
.sym 53931 rvsoc.uart0.div[20]
.sym 53933 rvsoc.uart0.div[17]
.sym 53934 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[19]
.sym 53935 rvsoc.uart0.div[18]
.sym 53936 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[22]
.sym 53939 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[18]
.sym 53940 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[21]
.sym 53943 rvsoc.uart0.div[22]
.sym 53944 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[16]
.sym 53951 rvsoc.uart0.div[19]
.sym 53952 rvsoc.uart0.div[23]
.sym 53953 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[20]
.sym 53956 rvsoc.uart0.div[16]
.sym 53957 rvsoc.uart0.div[21]
.sym 53959 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[23]
.sym 53960 $auto$alumacc.cc:474:replace_alu$3162.C[17]
.sym 53962 rvsoc.uart0.div[16]
.sym 53963 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[16]
.sym 53966 $auto$alumacc.cc:474:replace_alu$3162.C[18]
.sym 53968 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[17]
.sym 53969 rvsoc.uart0.div[17]
.sym 53972 $auto$alumacc.cc:474:replace_alu$3162.C[19]
.sym 53974 rvsoc.uart0.div[18]
.sym 53975 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[18]
.sym 53978 $auto$alumacc.cc:474:replace_alu$3162.C[20]
.sym 53980 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[19]
.sym 53981 rvsoc.uart0.div[19]
.sym 53984 $auto$alumacc.cc:474:replace_alu$3162.C[21]
.sym 53986 rvsoc.uart0.div[20]
.sym 53987 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[20]
.sym 53990 $auto$alumacc.cc:474:replace_alu$3162.C[22]
.sym 53992 rvsoc.uart0.div[21]
.sym 53993 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[21]
.sym 53996 $auto$alumacc.cc:474:replace_alu$3162.C[23]
.sym 53998 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[22]
.sym 53999 rvsoc.uart0.div[22]
.sym 54002 $auto$alumacc.cc:474:replace_alu$3162.C[24]
.sym 54004 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[23]
.sym 54005 rvsoc.uart0.div[23]
.sym 54010 rvsoc.uart0.tx_divcnt[26]
.sym 54011 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[24]
.sym 54012 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[26]
.sym 54013 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[25]
.sym 54014 rvsoc.uart0.tx_divcnt[24]
.sym 54015 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[30]
.sym 54016 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[27]
.sym 54017 rvsoc.uart0.tx_divcnt[25]
.sym 54019 rvsoc.cpu0.F_next_pc[9]
.sym 54020 $abc$63009$new_n3892_
.sym 54023 rvsoc.cpu0.F_next_pc[4]
.sym 54024 $abc$63009$new_n3311_
.sym 54025 rvsoc.cpu0.F_next_pc[9]
.sym 54027 rvsoc.uart0.div[20]
.sym 54028 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 54029 rvsoc.cpu0.D_op1[8]
.sym 54030 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 54031 rvsoc.uart0.div[18]
.sym 54032 rvsoc.data_wdata[6]
.sym 54033 rvsoc.uart0.tx_divcnt[19]
.sym 54034 rvsoc.uart0.div[3]
.sym 54036 rvsoc.cpu0.D_actv_pc[26]
.sym 54037 rvsoc.code_adrs[15]
.sym 54038 rvsoc.uart0.div[2]
.sym 54039 rvsoc.code_adrs[13]
.sym 54040 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$57001
.sym 54041 rvsoc.uart0.div[5]
.sym 54042 rvsoc.code_adrs[30]
.sym 54043 rvsoc.cpu0.D_insn_typ[7]
.sym 54044 rvsoc.eram.adrs[4]
.sym 54045 $abc$63009$new_n3792_
.sym 54046 $auto$alumacc.cc:474:replace_alu$3162.C[24]
.sym 54052 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[24]
.sym 54054 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[29]
.sym 54060 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[30]
.sym 54064 rvsoc.uart0.div[24]
.sym 54068 rvsoc.uart0.div[26]
.sym 54069 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[26]
.sym 54070 rvsoc.uart0.div[31]
.sym 54072 rvsoc.uart0.div[28]
.sym 54073 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[27]
.sym 54074 rvsoc.uart0.div[25]
.sym 54076 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[31]
.sym 54078 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[25]
.sym 54079 rvsoc.uart0.div[27]
.sym 54080 rvsoc.uart0.div[29]
.sym 54081 rvsoc.uart0.div[30]
.sym 54082 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[28]
.sym 54083 $auto$alumacc.cc:474:replace_alu$3162.C[25]
.sym 54085 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[24]
.sym 54086 rvsoc.uart0.div[24]
.sym 54089 $auto$alumacc.cc:474:replace_alu$3162.C[26]
.sym 54091 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[25]
.sym 54092 rvsoc.uart0.div[25]
.sym 54095 $auto$alumacc.cc:474:replace_alu$3162.C[27]
.sym 54097 rvsoc.uart0.div[26]
.sym 54098 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[26]
.sym 54101 $auto$alumacc.cc:474:replace_alu$3162.C[28]
.sym 54103 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[27]
.sym 54104 rvsoc.uart0.div[27]
.sym 54107 $auto$alumacc.cc:474:replace_alu$3162.C[29]
.sym 54109 rvsoc.uart0.div[28]
.sym 54110 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[28]
.sym 54113 $auto$alumacc.cc:474:replace_alu$3162.C[30]
.sym 54115 rvsoc.uart0.div[29]
.sym 54116 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[29]
.sym 54119 $auto$alumacc.cc:474:replace_alu$3162.C[31]
.sym 54121 rvsoc.uart0.div[30]
.sym 54122 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[30]
.sym 54125 $nextpnr_ICESTORM_LC_11$I3
.sym 54127 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[31]
.sym 54128 rvsoc.uart0.div[31]
.sym 54133 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[31]
.sym 54134 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[31]
.sym 54135 $abc$63009$new_ys__n12436_inv_
.sym 54136 $abc$63009$new_n3820_
.sym 54137 rvsoc.cpu0.D_next_pc[18]
.sym 54138 rvsoc.cpu0.D_next_pc[7]
.sym 54139 rvsoc.cpu0.D_next_pc[13]
.sym 54140 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[28]
.sym 54142 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[30]
.sym 54143 rvsoc.uart0.div[0]
.sym 54144 $abc$63009$new_n3880_
.sym 54145 $abc$63009$new_n3311_
.sym 54146 $abc$63009$new_ys__n1880_inv_
.sym 54147 rvsoc.code_adrs[6]
.sym 54148 rvsoc.data_wdata[4]
.sym 54149 $abc$63009$new_ys__n9824_inv_
.sym 54150 rvsoc.code_adrs[14]
.sym 54151 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 54152 $abc$63009$new_ys__n1873_inv_
.sym 54153 rvsoc.data_adrs[8]
.sym 54154 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 54155 rvsoc.cpu0.D_insn[22]
.sym 54156 rvsoc.uart0.div[22]
.sym 54157 rvsoc.uart0.tx_divcnt[30]
.sym 54158 rvsoc.cpu0.D_insn[19]
.sym 54159 rvsoc.cpu0.F_next_pc[7]
.sym 54160 rvsoc.cpu0.sys_mcause[7]
.sym 54161 $abc$63009$new_ys__n1872_inv_
.sym 54162 $abc$63009$new_n4119_
.sym 54163 rvsoc.cpu0.sys_mcause[7]
.sym 54164 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 54165 rvsoc.code_adrs[13]
.sym 54166 rvsoc.uart0.div[29]
.sym 54167 rvsoc.cpu0.D_insn[7]
.sym 54168 $abc$63009$new_ys__n2493_inv_
.sym 54169 $nextpnr_ICESTORM_LC_11$I3
.sym 54175 rvsoc.data_wdata[19]
.sym 54176 $abc$63009$new_n3311_
.sym 54178 rvsoc.cpu0.D_actv_pc[19]
.sym 54182 rvsoc.cpu0.E_next_pc[19]
.sym 54185 $abc$63009$new_ys__n2493_inv_
.sym 54186 rvsoc.cpu0.E_actv_pc[26]
.sym 54187 $abc$63009$new_ys__n3517_
.sym 54188 rvsoc.cpu0.E_next_pc[26]
.sym 54189 rvsoc.cpu0.D_insn_typ[12]
.sym 54191 rvsoc.cpu0.D_insn_typ[13]
.sym 54192 $abc$63009$new_n3472_
.sym 54193 rvsoc.cpu0.E_actv_pc[19]
.sym 54194 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[10]
.sym 54195 rvsoc.cpu0.D_op1[10]
.sym 54196 rvsoc.cpu0.D_actv_pc[26]
.sym 54202 rvsoc.cpu0.D_next_pc[18]
.sym 54210 $nextpnr_ICESTORM_LC_11$I3
.sym 54213 rvsoc.cpu0.D_next_pc[18]
.sym 54219 $abc$63009$new_ys__n2493_inv_
.sym 54220 rvsoc.cpu0.E_next_pc[19]
.sym 54221 $abc$63009$new_n3311_
.sym 54222 rvsoc.cpu0.E_actv_pc[19]
.sym 54228 rvsoc.cpu0.D_actv_pc[19]
.sym 54231 rvsoc.cpu0.D_actv_pc[26]
.sym 54237 rvsoc.cpu0.D_insn_typ[13]
.sym 54238 rvsoc.cpu0.D_insn_typ[12]
.sym 54239 rvsoc.cpu0.D_op1[10]
.sym 54240 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[10]
.sym 54243 $abc$63009$new_n3472_
.sym 54244 rvsoc.data_wdata[19]
.sym 54245 $abc$63009$new_ys__n3517_
.sym 54249 rvsoc.cpu0.E_next_pc[26]
.sym 54250 $abc$63009$new_n3311_
.sym 54251 rvsoc.cpu0.E_actv_pc[26]
.sym 54252 $abc$63009$new_ys__n2493_inv_
.sym 54253 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 54254 rvsoc.clka
.sym 54256 $abc$63009$new_n4466_
.sym 54257 rvsoc.code_adrs[15]
.sym 54258 rvsoc.code_adrs[13]
.sym 54259 rvsoc.uart0.tx_divcnt[31]
.sym 54260 rvsoc.uart0.tx_divcnt[27]
.sym 54261 $abc$63009$new_n4467_
.sym 54262 rvsoc.uart0.tx_divcnt[30]
.sym 54263 rvsoc.uart0.tx_divcnt[28]
.sym 54265 rvsoc.eram.adrs[4]
.sym 54268 rvsoc.cpu0.E_next_pc[19]
.sym 54269 rvsoc.data_wdata[19]
.sym 54270 $abc$63009$new_n3311_
.sym 54271 $abc$63009$new_ys__n1792_
.sym 54272 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 54273 $abc$63009$new_n3311_
.sym 54274 rvsoc.cpu0.D_op1[11]
.sym 54275 rvsoc.data_wdata[28]
.sym 54276 rvsoc.data_wdata[5]
.sym 54278 rvsoc.uart0.div[24]
.sym 54279 $abc$63009$new_ys__n2493_inv_
.sym 54280 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[10]
.sym 54281 rvsoc.cpu0.D_op1[10]
.sym 54282 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$51437
.sym 54283 rvsoc.uart0.div[1]
.sym 54284 rvsoc.cpu0.D_actv_pc[25]
.sym 54285 rvsoc.cpu0.D_insn_typ[10]
.sym 54286 rvsoc.cpu0.sysregs[1][30]
.sym 54287 rvsoc.uart0.div[11]
.sym 54288 rvsoc.cpu0.E_take_Br
.sym 54289 rvsoc.code_adrs[31]
.sym 54290 rvsoc.resetn
.sym 54291 rvsoc.code_adrs[15]
.sym 54297 $abc$63009$new_ys__n2062_inv_
.sym 54299 $abc$63009$new_ys__n2097_inv_
.sym 54301 $abc$63009$new_ys__n2493_inv_
.sym 54302 rvsoc.cpu0.F_next_pc[30]
.sym 54303 rvsoc.cpu0.sysregs[1][25]
.sym 54304 rvsoc.cpu0.sysregs[1][30]
.sym 54306 $abc$63009$new_ys__n2069_inv_
.sym 54308 $abc$63009$new_ys__n1992_inv_
.sym 54310 rvsoc.cpu0.D_actv_pc[25]
.sym 54312 rvsoc.cpu0.E_actv_pc[25]
.sym 54313 rvsoc.cpu0.D_op1[4]
.sym 54315 rvsoc.cpu0.E_take_Br
.sym 54316 rvsoc.cpu0.E_Br_adrs[30]
.sym 54318 rvsoc.cpu0.D_insn[19]
.sym 54319 rvsoc.cpu0.sysregs[1][26]
.sym 54320 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 54321 $abc$63009$new_n3311_
.sym 54323 $abc$63009$new_n3747_
.sym 54327 rvsoc.cpu0.E_next_pc[25]
.sym 54328 rvsoc.cpu0.sysregs[1][15]
.sym 54330 $abc$63009$new_ys__n2493_inv_
.sym 54331 rvsoc.cpu0.E_next_pc[25]
.sym 54332 rvsoc.cpu0.E_actv_pc[25]
.sym 54333 $abc$63009$new_n3311_
.sym 54336 $abc$63009$new_n3747_
.sym 54337 rvsoc.cpu0.sysregs[1][15]
.sym 54339 $abc$63009$new_ys__n1992_inv_
.sym 54343 rvsoc.cpu0.D_insn[19]
.sym 54344 rvsoc.cpu0.D_op1[4]
.sym 54345 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 54348 rvsoc.cpu0.sysregs[1][30]
.sym 54349 $abc$63009$new_ys__n2097_inv_
.sym 54350 $abc$63009$new_n3747_
.sym 54354 rvsoc.cpu0.E_take_Br
.sym 54355 rvsoc.cpu0.F_next_pc[30]
.sym 54357 rvsoc.cpu0.E_Br_adrs[30]
.sym 54361 $abc$63009$new_ys__n2069_inv_
.sym 54362 $abc$63009$new_n3747_
.sym 54363 rvsoc.cpu0.sysregs[1][26]
.sym 54366 $abc$63009$new_ys__n2062_inv_
.sym 54368 rvsoc.cpu0.sysregs[1][25]
.sym 54369 $abc$63009$new_n3747_
.sym 54373 rvsoc.cpu0.D_actv_pc[25]
.sym 54376 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 54377 rvsoc.clka
.sym 54379 $abc$63009$new_ys__n1677_inv_
.sym 54380 $abc$63009$new_n4331_
.sym 54381 rvsoc.cpu0.E_take_Br
.sym 54382 $abc$63009$new_n4332_
.sym 54383 $abc$63009$new_n3832_
.sym 54384 $abc$63009$new_n3518_
.sym 54385 $abc$63009$new_n4608_
.sym 54386 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$51437
.sym 54387 rvsoc.data_wdata[3]
.sym 54388 rvsoc.cpu0.E_op1[10]
.sym 54390 rvsoc.data_wdata[3]
.sym 54391 rvsoc.cpu0.E_Br_adrs[23]
.sym 54392 $abc$63009$new_ys__n1685_
.sym 54393 rvsoc.code_adrs[23]
.sym 54395 rvsoc.data_wdata[1]
.sym 54396 rvsoc.cpu0.F_next_pc[15]
.sym 54397 rvsoc.cpu0.E_op1[4]
.sym 54398 rvsoc.cpu0.F_next_pc[30]
.sym 54399 $abc$63009$new_ys__n10983_inv_
.sym 54400 rvsoc.cpu0.F_next_pc[31]
.sym 54401 rvsoc.code_adrs[30]
.sym 54403 rvsoc.spi0.status[28]
.sym 54404 rvsoc.cpu0.D_op2[7]
.sym 54405 rvsoc.cpu0.D_insn_typ[12]
.sym 54406 rvsoc.cpu0.D_insn[27]
.sym 54407 rvsoc.cpu0.D_actv_pc[7]
.sym 54408 $abc$63009$new_n4608_
.sym 54410 rvsoc.cpu0.D_insn_typ[12]
.sym 54411 $abc$63009$new_n3788_
.sym 54412 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[5]
.sym 54413 $abc$63009$new_n3812_
.sym 54414 rvsoc.cpu0.D_insn_typ[12]
.sym 54420 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[8]
.sym 54423 rvsoc.uart0.div[0]
.sym 54427 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[4]
.sym 54429 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[2]
.sym 54432 rvsoc.uart0.div[2]
.sym 54433 rvsoc.uart0.div[4]
.sym 54434 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[5]
.sym 54435 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[3]
.sym 54438 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[6]
.sym 54440 rvsoc.uart0.div[3]
.sym 54441 rvsoc.uart0.div[5]
.sym 54442 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[1]
.sym 54443 rvsoc.uart0.div[1]
.sym 54446 rvsoc.uart0.div[7]
.sym 54447 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[7]
.sym 54450 rvsoc.uart0.div[6]
.sym 54452 $auto$alumacc.cc:474:replace_alu$3167.C[1]
.sym 54454 rvsoc.uart0.div[0]
.sym 54455 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[1]
.sym 54458 $auto$alumacc.cc:474:replace_alu$3167.C[2]
.sym 54460 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[2]
.sym 54461 rvsoc.uart0.div[1]
.sym 54464 $auto$alumacc.cc:474:replace_alu$3167.C[3]
.sym 54466 rvsoc.uart0.div[2]
.sym 54467 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[3]
.sym 54470 $auto$alumacc.cc:474:replace_alu$3167.C[4]
.sym 54472 rvsoc.uart0.div[3]
.sym 54473 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[4]
.sym 54476 $auto$alumacc.cc:474:replace_alu$3167.C[5]
.sym 54478 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[5]
.sym 54479 rvsoc.uart0.div[4]
.sym 54482 $auto$alumacc.cc:474:replace_alu$3167.C[6]
.sym 54484 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[6]
.sym 54485 rvsoc.uart0.div[5]
.sym 54488 $auto$alumacc.cc:474:replace_alu$3167.C[7]
.sym 54490 rvsoc.uart0.div[6]
.sym 54491 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[7]
.sym 54494 $auto$alumacc.cc:474:replace_alu$3167.C[8]
.sym 54496 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[8]
.sym 54497 rvsoc.uart0.div[7]
.sym 54502 rvsoc.cpu0.E_Br_adrs[20]
.sym 54503 $abc$63009$new_n3792_
.sym 54504 $abc$63009$new_n3788_
.sym 54505 $abc$63009$new_n3812_
.sym 54506 rvsoc.code_adrs[31]
.sym 54507 $abc$63009$new_n3804_
.sym 54508 rvsoc.cpu0.E_actv_pc[31]
.sym 54509 rvsoc.data_wdata[21]
.sym 54510 rvsoc.cpu0.D_op1[7]
.sym 54511 rvsoc.cpu0.D_funct3[2]
.sym 54512 rvsoc.cpu0.D_funct3[2]
.sym 54513 rvsoc.cpu0.D_op1[7]
.sym 54514 rvsoc.spi0.status[27]
.sym 54515 $abc$63009$new_n3311_
.sym 54516 rvsoc.cpu0.D_actv_pc[21]
.sym 54517 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 54518 flash_clk
.sym 54519 $abc$63009$new_ys__n1767_
.sym 54520 rvsoc.uart0.div[2]
.sym 54521 $abc$63009$new_ys__n1677_inv_
.sym 54522 rvsoc.cpu0.D_op1[14]
.sym 54523 $abc$63009$new_n4331_
.sym 54524 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[8]
.sym 54525 rvsoc.cpu0.E_take_Br
.sym 54526 rvsoc.uart0.div[3]
.sym 54527 rvsoc.uart0.div[5]
.sym 54528 $abc$63009$new_n3747_
.sym 54529 $abc$63009$new_n3804_
.sym 54530 $abc$63009$new_n3832_
.sym 54531 rvsoc.cpu0.D_actv_pc[26]
.sym 54532 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[31]
.sym 54533 rvsoc.data_wdata[29]
.sym 54534 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 54535 rvsoc.cpu0.D_insn_typ[7]
.sym 54536 rvsoc.uart0.div[6]
.sym 54537 $abc$63009$new_n3792_
.sym 54538 $auto$alumacc.cc:474:replace_alu$3167.C[8]
.sym 54548 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[13]
.sym 54550 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[14]
.sym 54552 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[12]
.sym 54553 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[16]
.sym 54554 rvsoc.uart0.div[13]
.sym 54555 rvsoc.uart0.div[10]
.sym 54557 rvsoc.uart0.div[11]
.sym 54559 rvsoc.uart0.div[12]
.sym 54563 rvsoc.uart0.div[14]
.sym 54565 rvsoc.uart0.div[9]
.sym 54566 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[15]
.sym 54568 rvsoc.uart0.div[15]
.sym 54569 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[10]
.sym 54570 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[11]
.sym 54572 rvsoc.uart0.div[8]
.sym 54573 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[9]
.sym 54575 $auto$alumacc.cc:474:replace_alu$3167.C[9]
.sym 54577 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[9]
.sym 54578 rvsoc.uart0.div[8]
.sym 54581 $auto$alumacc.cc:474:replace_alu$3167.C[10]
.sym 54583 rvsoc.uart0.div[9]
.sym 54584 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[10]
.sym 54587 $auto$alumacc.cc:474:replace_alu$3167.C[11]
.sym 54589 rvsoc.uart0.div[10]
.sym 54590 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[11]
.sym 54593 $auto$alumacc.cc:474:replace_alu$3167.C[12]
.sym 54595 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[12]
.sym 54596 rvsoc.uart0.div[11]
.sym 54599 $auto$alumacc.cc:474:replace_alu$3167.C[13]
.sym 54601 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[13]
.sym 54602 rvsoc.uart0.div[12]
.sym 54605 $auto$alumacc.cc:474:replace_alu$3167.C[14]
.sym 54607 rvsoc.uart0.div[13]
.sym 54608 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[14]
.sym 54611 $auto$alumacc.cc:474:replace_alu$3167.C[15]
.sym 54613 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[15]
.sym 54614 rvsoc.uart0.div[14]
.sym 54617 $auto$alumacc.cc:474:replace_alu$3167.C[16]
.sym 54619 rvsoc.uart0.div[15]
.sym 54620 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[16]
.sym 54626 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[2]
.sym 54627 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[3]
.sym 54628 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[4]
.sym 54629 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[5]
.sym 54630 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[6]
.sym 54631 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[7]
.sym 54632 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[8]
.sym 54633 $abc$63009$new_n4357_
.sym 54635 rvsoc.uart0.div[26]
.sym 54636 rvsoc.cpu0.D_op1[15]
.sym 54637 rvsoc.cpu0.E_op1[2]
.sym 54638 rvsoc.cpu0.D_actv_pc[31]
.sym 54639 rvsoc.code_adrs[20]
.sym 54640 rvsoc.uart0.div[13]
.sym 54641 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[16]
.sym 54642 rvsoc.data_wdata[21]
.sym 54643 $abc$63009$new_n4668_
.sym 54644 rvsoc.cpu0.D_next_pc[21]
.sym 54645 rvsoc.cpu0.E_funct3[0]
.sym 54646 $abc$63009$new_ys__n2214_inv_
.sym 54647 rvsoc.cpu0.F_next_pc[31]
.sym 54648 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[4]
.sym 54649 rvsoc.cpu0.D_actv_pc[21]
.sym 54650 $abc$63009$new_ys__n6086_
.sym 54651 rvsoc.data_wdata[17]
.sym 54652 rvsoc.cpu0.D_op1[7]
.sym 54653 $abc$63009$new_n5918_
.sym 54654 rvsoc.uart0.div[29]
.sym 54655 rvsoc.cpu0.D_insn[7]
.sym 54656 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[11]
.sym 54657 rvsoc.cpu0.D_insn[19]
.sym 54658 $abc$63009$new_n3884_
.sym 54659 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[23]
.sym 54660 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[2]
.sym 54661 $auto$alumacc.cc:474:replace_alu$3167.C[16]
.sym 54670 rvsoc.uart0.div[16]
.sym 54671 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[21]
.sym 54672 rvsoc.uart0.div[22]
.sym 54674 rvsoc.uart0.div[21]
.sym 54677 rvsoc.uart0.div[20]
.sym 54680 rvsoc.uart0.div[17]
.sym 54681 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[19]
.sym 54684 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[24]
.sym 54685 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[23]
.sym 54686 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[22]
.sym 54688 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[18]
.sym 54689 rvsoc.uart0.div[18]
.sym 54690 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[17]
.sym 54692 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[20]
.sym 54693 rvsoc.uart0.div[19]
.sym 54696 rvsoc.uart0.div[23]
.sym 54698 $auto$alumacc.cc:474:replace_alu$3167.C[17]
.sym 54700 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[17]
.sym 54701 rvsoc.uart0.div[16]
.sym 54704 $auto$alumacc.cc:474:replace_alu$3167.C[18]
.sym 54706 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[18]
.sym 54707 rvsoc.uart0.div[17]
.sym 54710 $auto$alumacc.cc:474:replace_alu$3167.C[19]
.sym 54712 rvsoc.uart0.div[18]
.sym 54713 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[19]
.sym 54716 $auto$alumacc.cc:474:replace_alu$3167.C[20]
.sym 54718 rvsoc.uart0.div[19]
.sym 54719 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[20]
.sym 54722 $auto$alumacc.cc:474:replace_alu$3167.C[21]
.sym 54724 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[21]
.sym 54725 rvsoc.uart0.div[20]
.sym 54728 $auto$alumacc.cc:474:replace_alu$3167.C[22]
.sym 54730 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[22]
.sym 54731 rvsoc.uart0.div[21]
.sym 54734 $auto$alumacc.cc:474:replace_alu$3167.C[23]
.sym 54736 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[23]
.sym 54737 rvsoc.uart0.div[22]
.sym 54740 $auto$alumacc.cc:474:replace_alu$3167.C[24]
.sym 54742 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[24]
.sym 54743 rvsoc.uart0.div[23]
.sym 54748 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[9]
.sym 54749 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[10]
.sym 54750 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[11]
.sym 54751 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[12]
.sym 54752 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[13]
.sym 54753 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[14]
.sym 54754 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[15]
.sym 54755 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[16]
.sym 54759 rvsoc.gpio0.dir[2]
.sym 54760 rvsoc.data_wdata[28]
.sym 54761 rvsoc.cpu0.D_op1[2]
.sym 54762 rvsoc.cpu0.E_next_pc[25]
.sym 54763 rvsoc.uart0.div[20]
.sym 54764 rvsoc.uart0.div[24]
.sym 54765 rvsoc.data_wdata[9]
.sym 54766 rvsoc.cpu0.D_op2[6]
.sym 54767 rvsoc.cpu0.sys_count[12]
.sym 54768 rvsoc.uart0.div[22]
.sym 54770 rvsoc.cpu0.D_funct3[1]
.sym 54772 $abc$63009$new_n3900_
.sym 54773 $abc$63009$new_n3856_
.sym 54774 rvsoc.cpu0.D_actv_pc[29]
.sym 54775 rvsoc.cpu0.D_op2[17]
.sym 54777 rvsoc.cpu0.D_op1[10]
.sym 54778 rvsoc.data_wdata[6]
.sym 54779 $abc$63009$auto$alumacc.cc:474:replace_alu$3167.BB[31]
.sym 54780 rvsoc.cpu0.D_actv_pc[25]
.sym 54781 $abc$63009$new_ys__n5413_inv_
.sym 54782 rvsoc.spi0.log2div[4]
.sym 54783 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[10]
.sym 54784 $auto$alumacc.cc:474:replace_alu$3167.C[24]
.sym 54790 rvsoc.uart0.div[26]
.sym 54791 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[26]
.sym 54792 rvsoc.uart0.div[27]
.sym 54793 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[27]
.sym 54795 $abc$63009$auto$alumacc.cc:474:replace_alu$3167.BB[31]
.sym 54799 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[25]
.sym 54800 rvsoc.uart0.div[28]
.sym 54801 rvsoc.uart0.div[25]
.sym 54804 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[31]
.sym 54805 rvsoc.uart0.div[24]
.sym 54806 rvsoc.uart0.div[31]
.sym 54807 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[28]
.sym 54810 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[29]
.sym 54812 rvsoc.uart0.div[30]
.sym 54814 rvsoc.uart0.div[29]
.sym 54817 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[30]
.sym 54821 $auto$alumacc.cc:474:replace_alu$3167.C[25]
.sym 54823 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[25]
.sym 54824 rvsoc.uart0.div[24]
.sym 54827 $auto$alumacc.cc:474:replace_alu$3167.C[26]
.sym 54829 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[26]
.sym 54830 rvsoc.uart0.div[25]
.sym 54833 $auto$alumacc.cc:474:replace_alu$3167.C[27]
.sym 54835 rvsoc.uart0.div[26]
.sym 54836 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[27]
.sym 54839 $auto$alumacc.cc:474:replace_alu$3167.C[28]
.sym 54841 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[28]
.sym 54842 rvsoc.uart0.div[27]
.sym 54845 $auto$alumacc.cc:474:replace_alu$3167.C[29]
.sym 54847 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[29]
.sym 54848 rvsoc.uart0.div[28]
.sym 54851 $auto$alumacc.cc:474:replace_alu$3167.C[30]
.sym 54853 rvsoc.uart0.div[29]
.sym 54854 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[30]
.sym 54857 $auto$alumacc.cc:474:replace_alu$3167.C[31]
.sym 54859 rvsoc.uart0.div[30]
.sym 54860 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[31]
.sym 54863 $nextpnr_ICESTORM_LC_12$I3
.sym 54865 $abc$63009$auto$alumacc.cc:474:replace_alu$3167.BB[31]
.sym 54866 rvsoc.uart0.div[31]
.sym 54871 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[17]
.sym 54872 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[18]
.sym 54873 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[19]
.sym 54874 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[20]
.sym 54875 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[21]
.sym 54876 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[22]
.sym 54877 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[23]
.sym 54878 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[24]
.sym 54880 rvsoc.cpu0.umul_lolo[21]
.sym 54881 rvsoc.cpu0.D_op1[25]
.sym 54883 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[21]
.sym 54884 rvsoc.cpu0.D_actv_pc[15]
.sym 54885 $abc$63009$new_ys__n1716_inv_
.sym 54886 $abc$63009$new_ys__n1580_
.sym 54887 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[25]
.sym 54888 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 54889 rvsoc.cpu0.D_next_pc[20]
.sym 54890 rvsoc.cpu0.D_actv_pc[9]
.sym 54891 rvsoc.cpu0.D_next_pc[30]
.sym 54892 rvsoc.cpu0.D_next_pc[12]
.sym 54893 rvsoc.data_adrs[2]
.sym 54894 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 54895 rvsoc.spi0.status[28]
.sym 54896 $abc$63009$new_ys__n2827_
.sym 54897 rvsoc.cpu0.D_op1[20]
.sym 54898 rvsoc.cpu0.D_insn_typ[12]
.sym 54899 rvsoc.data_wdata[12]
.sym 54900 rvsoc.uart0.div[18]
.sym 54902 rvsoc.cpu0.D_actv_pc[19]
.sym 54903 rvsoc.cpu0.D_op1[26]
.sym 54905 rvsoc.cpu0.D_op1[19]
.sym 54906 rvsoc.cpu0.D_op2[2]
.sym 54907 $nextpnr_ICESTORM_LC_12$I3
.sym 54913 $abc$63009$new_ys__n1873_inv_
.sym 54914 rvsoc.cpu0.D_insn_typ[12]
.sym 54915 rvsoc.cpu0.D_op1[20]
.sym 54916 $abc$63009$new_ys__n1880_inv_
.sym 54921 rvsoc.cpu0.D_actv_pc[21]
.sym 54922 rvsoc.cpu0.D_insn_typ[12]
.sym 54923 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 54928 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[17]
.sym 54930 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[19]
.sym 54931 rvsoc.cpu0.D_op1[19]
.sym 54933 rvsoc.data_wdata[0]
.sym 54936 rvsoc.cpu0.D_insn_typ[13]
.sym 54938 $abc$63009$new_ys__n5417_inv_
.sym 54939 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[20]
.sym 54940 rvsoc.data_wdata[28]
.sym 54941 rvsoc.cpu0.D_op1[17]
.sym 54943 rvsoc.data_wdata[26]
.sym 54948 $nextpnr_ICESTORM_LC_12$I3
.sym 54952 rvsoc.data_wdata[26]
.sym 54957 $abc$63009$new_ys__n1880_inv_
.sym 54958 $abc$63009$new_ys__n1873_inv_
.sym 54959 rvsoc.cpu0.D_actv_pc[21]
.sym 54960 $abc$63009$new_ys__n5417_inv_
.sym 54963 rvsoc.data_wdata[28]
.sym 54969 rvsoc.cpu0.D_insn_typ[12]
.sym 54970 rvsoc.cpu0.D_op1[19]
.sym 54971 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[19]
.sym 54972 rvsoc.cpu0.D_insn_typ[13]
.sym 54975 rvsoc.data_wdata[0]
.sym 54981 rvsoc.cpu0.D_insn_typ[12]
.sym 54982 rvsoc.cpu0.D_insn_typ[13]
.sym 54983 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[20]
.sym 54984 rvsoc.cpu0.D_op1[20]
.sym 54987 rvsoc.cpu0.D_insn_typ[13]
.sym 54988 rvsoc.cpu0.D_op1[17]
.sym 54989 rvsoc.cpu0.D_insn_typ[12]
.sym 54990 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[17]
.sym 54991 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 54992 rvsoc.clkn
.sym 54993 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 54994 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[25]
.sym 54995 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[26]
.sym 54996 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[27]
.sym 54997 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[28]
.sym 54998 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[29]
.sym 54999 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[30]
.sym 55000 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[31]
.sym 55001 $abc$63009$new_n3876_
.sym 55002 $auto$alumacc.cc:474:replace_alu$3190.AA[6]
.sym 55006 $abc$63009$auto$alumacc.cc:491:replace_alu$3169[31]
.sym 55007 rvsoc.data_wdata[1]
.sym 55008 rvsoc.uart0.div[0]
.sym 55009 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 55010 rvsoc.cpu0.D_actv_pc[22]
.sym 55012 $abc$63009$new_n4752_
.sym 55013 $abc$63009$new_n4846_
.sym 55014 rvsoc.data_adrs[1]
.sym 55015 $abc$63009$new_n4165_
.sym 55016 rvsoc.cpu0.D_op1[11]
.sym 55017 rvsoc.cpu0.E_op1[31]
.sym 55018 rvsoc.cpu0.F_next_pc[2]
.sym 55019 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[12]
.sym 55020 rvsoc.cpu0.D_op1[29]
.sym 55023 rvsoc.cpu0.D_actv_pc[26]
.sym 55024 rvsoc.data_wdata[16]
.sym 55026 rvsoc.cpu0.D_op1[30]
.sym 55027 rvsoc.cpu0.D_op1[27]
.sym 55028 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[31]
.sym 55029 rvsoc.uart0.div[3]
.sym 55035 $abc$63009$new_n3616_
.sym 55037 rvsoc.cpu0.D_op1[30]
.sym 55038 $abc$63009$new_ys__n1880_inv_
.sym 55039 rvsoc.cpu0.D_actv_pc[26]
.sym 55040 rvsoc.cpu0.D_insn_typ[13]
.sym 55041 $abc$63009$new_ys__n1492_
.sym 55042 rvsoc.data_wdata[5]
.sym 55046 rvsoc.cpu0.D_op1[29]
.sym 55047 rvsoc.code_adrs[9]
.sym 55048 rvsoc.cpu0.D_insn_typ[13]
.sym 55050 rvsoc.cpu0.cpu_rs2[5]
.sym 55051 rvsoc.cpu0.D_op1[27]
.sym 55052 $abc$63009$new_n4752_
.sym 55053 rvsoc.cpu0.D_op1[31]
.sym 55055 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[29]
.sym 55056 $abc$63009$new_ys__n2827_
.sym 55057 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[31]
.sym 55058 rvsoc.cpu0.D_insn_typ[12]
.sym 55060 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[26]
.sym 55061 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[27]
.sym 55062 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 55063 rvsoc.cpu0.D_op1[26]
.sym 55064 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[30]
.sym 55068 rvsoc.cpu0.D_op1[31]
.sym 55069 rvsoc.cpu0.D_insn_typ[13]
.sym 55070 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[31]
.sym 55071 rvsoc.cpu0.D_insn_typ[12]
.sym 55074 $abc$63009$new_ys__n2827_
.sym 55075 $abc$63009$new_n3616_
.sym 55076 rvsoc.data_wdata[5]
.sym 55077 rvsoc.cpu0.cpu_rs2[5]
.sym 55080 rvsoc.cpu0.D_op1[27]
.sym 55081 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[27]
.sym 55082 rvsoc.cpu0.D_insn_typ[13]
.sym 55083 rvsoc.cpu0.D_insn_typ[12]
.sym 55086 rvsoc.cpu0.D_insn_typ[13]
.sym 55087 rvsoc.cpu0.D_op1[29]
.sym 55088 rvsoc.cpu0.D_insn_typ[12]
.sym 55089 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[29]
.sym 55092 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[26]
.sym 55093 rvsoc.cpu0.D_insn_typ[12]
.sym 55094 rvsoc.cpu0.D_insn_typ[13]
.sym 55095 rvsoc.cpu0.D_op1[26]
.sym 55098 rvsoc.cpu0.D_insn_typ[13]
.sym 55099 rvsoc.cpu0.D_op1[30]
.sym 55100 rvsoc.cpu0.D_insn_typ[12]
.sym 55101 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[30]
.sym 55104 rvsoc.cpu0.D_actv_pc[26]
.sym 55105 $abc$63009$new_n4752_
.sym 55106 $abc$63009$new_ys__n1492_
.sym 55107 $abc$63009$new_ys__n1880_inv_
.sym 55112 rvsoc.code_adrs[9]
.sym 55114 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 55115 rvsoc.clka
.sym 55117 rvsoc.cpu0.F_actv_pc[22]
.sym 55119 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[4]
.sym 55120 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[2]
.sym 55121 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[3]
.sym 55122 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[6]
.sym 55124 rvsoc.cpu0.F_actv_pc[13]
.sym 55125 $auto$alumacc.cc:474:replace_alu$3190.AA[14]
.sym 55129 rvsoc.cpu0.D_actv_pc[31]
.sym 55130 rvsoc.data_wdata[21]
.sym 55131 rvsoc.cpu0.D_op2[21]
.sym 55132 $abc$63009$new_ys__n1880_inv_
.sym 55133 rvsoc.cpu0.D_op1[12]
.sym 55134 $abc$63009$new_n3876_
.sym 55135 $abc$63009$new_ys__n1873_inv_
.sym 55136 $abc$63009$new_n4736_
.sym 55137 rvsoc.cpu0.D_op1[3]
.sym 55138 rvsoc.cpu0.D_op1[12]
.sym 55139 $abc$63009$new_n4862_
.sym 55140 rvsoc.cpu0.D_op1[13]
.sym 55141 rvsoc.spi0.tx_prevclk
.sym 55142 $abc$63009$new_n3884_
.sym 55143 rvsoc.data_wdata[17]
.sym 55144 rvsoc.cpu0.D_op2[13]
.sym 55145 rvsoc.data_wdata[18]
.sym 55146 rvsoc.cpu0.D_op1[1]
.sym 55147 rvsoc.resetn
.sym 55148 rvsoc.data_wdata[12]
.sym 55150 rvsoc.cpu0.D_op1[23]
.sym 55152 $abc$63009$new_n3616_
.sym 55162 rvsoc.cpu0.D_op1[1]
.sym 55164 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[0]
.sym 55165 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[1]
.sym 55166 rvsoc.cpu0.D_op1[4]
.sym 55171 rvsoc.cpu0.D_op1[6]
.sym 55172 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[7]
.sym 55176 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[4]
.sym 55177 rvsoc.cpu0.D_op1[3]
.sym 55178 rvsoc.cpu0.D_op1[7]
.sym 55180 rvsoc.cpu0.D_op1[5]
.sym 55181 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[6]
.sym 55184 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[5]
.sym 55185 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[2]
.sym 55186 rvsoc.cpu0.D_op1[0]
.sym 55187 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[3]
.sym 55188 rvsoc.cpu0.D_op1[2]
.sym 55190 $auto$alumacc.cc:474:replace_alu$3220.C[1]
.sym 55192 rvsoc.cpu0.D_op1[0]
.sym 55193 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[0]
.sym 55196 $auto$alumacc.cc:474:replace_alu$3220.C[2]
.sym 55198 rvsoc.cpu0.D_op1[1]
.sym 55199 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[1]
.sym 55202 $auto$alumacc.cc:474:replace_alu$3220.C[3]
.sym 55204 rvsoc.cpu0.D_op1[2]
.sym 55205 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[2]
.sym 55208 $auto$alumacc.cc:474:replace_alu$3220.C[4]
.sym 55210 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[3]
.sym 55211 rvsoc.cpu0.D_op1[3]
.sym 55214 $auto$alumacc.cc:474:replace_alu$3220.C[5]
.sym 55216 rvsoc.cpu0.D_op1[4]
.sym 55217 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[4]
.sym 55220 $auto$alumacc.cc:474:replace_alu$3220.C[6]
.sym 55222 rvsoc.cpu0.D_op1[5]
.sym 55223 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[5]
.sym 55226 $auto$alumacc.cc:474:replace_alu$3220.C[7]
.sym 55228 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[6]
.sym 55229 rvsoc.cpu0.D_op1[6]
.sym 55232 $auto$alumacc.cc:474:replace_alu$3220.C[8]
.sym 55234 rvsoc.cpu0.D_op1[7]
.sym 55235 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[7]
.sym 55240 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[12]
.sym 55241 rvsoc.cpu0.D_op2[22]
.sym 55243 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[13]
.sym 55244 $abc$63009$new_n3652_
.sym 55245 rvsoc.cpu0.D_op2[17]
.sym 55246 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[15]
.sym 55247 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[8]
.sym 55248 rvsoc.cpu0.D_op2[3]
.sym 55249 $abc$63009$new_n5936_
.sym 55251 rvsoc.data_wdata[26]
.sym 55253 $abc$63009$new_n4372_
.sym 55254 rvsoc.cpu0.D_funct3[0]
.sym 55255 rvsoc.data_wdata[1]
.sym 55256 rvsoc.cpu0.umul_hilo[2]
.sym 55257 rvsoc.cpu0.umul_hilo[12]
.sym 55258 rvsoc.cpu0.umul_hilo[0]
.sym 55259 rvsoc.cpu0.F_actv_pc[22]
.sym 55260 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[12]
.sym 55261 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 55262 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 55264 rvsoc.cpu0.D_op1[10]
.sym 55265 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[27]
.sym 55266 rvsoc.spi0.log2div[4]
.sym 55267 rvsoc.cpu0.D_op2[17]
.sym 55268 $abc$63009$new_ys__n5413_inv_
.sym 55269 rvsoc.cpu0.D_op2[26]
.sym 55270 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[9]
.sym 55272 rvsoc.data_wdata[2]
.sym 55273 rvsoc.data_wdata[22]
.sym 55274 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 55275 $abc$63009$auto$alumacc.cc:474:replace_alu$3167.BB[31]
.sym 55276 $auto$alumacc.cc:474:replace_alu$3220.C[8]
.sym 55286 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[10]
.sym 55288 rvsoc.cpu0.D_op1[14]
.sym 55290 rvsoc.cpu0.D_op1[10]
.sym 55294 rvsoc.cpu0.D_op1[11]
.sym 55295 rvsoc.cpu0.D_op1[9]
.sym 55296 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[9]
.sym 55297 rvsoc.cpu0.D_op1[12]
.sym 55298 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[11]
.sym 55300 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[13]
.sym 55301 rvsoc.cpu0.D_op1[8]
.sym 55303 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[15]
.sym 55304 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[8]
.sym 55305 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[12]
.sym 55308 rvsoc.cpu0.D_op1[13]
.sym 55309 rvsoc.cpu0.D_op1[15]
.sym 55312 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[14]
.sym 55313 $auto$alumacc.cc:474:replace_alu$3220.C[9]
.sym 55315 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[8]
.sym 55316 rvsoc.cpu0.D_op1[8]
.sym 55319 $auto$alumacc.cc:474:replace_alu$3220.C[10]
.sym 55321 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[9]
.sym 55322 rvsoc.cpu0.D_op1[9]
.sym 55325 $auto$alumacc.cc:474:replace_alu$3220.C[11]
.sym 55327 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[10]
.sym 55328 rvsoc.cpu0.D_op1[10]
.sym 55331 $auto$alumacc.cc:474:replace_alu$3220.C[12]
.sym 55333 rvsoc.cpu0.D_op1[11]
.sym 55334 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[11]
.sym 55337 $auto$alumacc.cc:474:replace_alu$3220.C[13]
.sym 55339 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[12]
.sym 55340 rvsoc.cpu0.D_op1[12]
.sym 55343 $auto$alumacc.cc:474:replace_alu$3220.C[14]
.sym 55345 rvsoc.cpu0.D_op1[13]
.sym 55346 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[13]
.sym 55349 $auto$alumacc.cc:474:replace_alu$3220.C[15]
.sym 55351 rvsoc.cpu0.D_op1[14]
.sym 55352 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[14]
.sym 55355 $auto$alumacc.cc:474:replace_alu$3220.C[16]
.sym 55357 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[15]
.sym 55358 rvsoc.cpu0.D_op1[15]
.sym 55363 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[21]
.sym 55364 rvsoc.spi0.log2div[0]
.sym 55365 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[20]
.sym 55366 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[18]
.sym 55367 rvsoc.spi0.log2div[2]
.sym 55368 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[23]
.sym 55369 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[17]
.sym 55370 rvsoc.spi0.log2div[4]
.sym 55372 rvsoc.cpu0.D_op2[17]
.sym 55375 rvsoc.cpu0.umul_hilo[10]
.sym 55376 rvsoc.cpu0.umul_hilo[8]
.sym 55377 rvsoc.cpu0.umul_hilo[1]
.sym 55378 rvsoc.cpu0.D_op1[23]
.sym 55379 $abc$63009$new_ys__n10315_
.sym 55380 $abc$63009$new_ys__n10335_
.sym 55381 rvsoc.cpu0.add_op12[4]
.sym 55382 rvsoc.data_wdata[29]
.sym 55384 rvsoc.cpu0.D_op2[22]
.sym 55385 rvsoc.data_wdata[0]
.sym 55386 rvsoc.cpu0.D_actv_pc[9]
.sym 55387 rvsoc.spi0.status[28]
.sym 55388 rvsoc.cpu0.D_op1[20]
.sym 55389 rvsoc.cpu0.D_op1[21]
.sym 55390 rvsoc.data_wdata[12]
.sym 55391 $PACKER_VCC_NET
.sym 55392 rvsoc.uart0.div[18]
.sym 55393 rvsoc.cpu0.D_op1[18]
.sym 55394 $abc$63009$new_ys__n2827_
.sym 55395 rvsoc.cpu0.D_op1[26]
.sym 55396 rvsoc.cpu0.D_op1[19]
.sym 55397 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51410
.sym 55398 $abc$63009$new_ys__n2204_inv_
.sym 55399 $auto$alumacc.cc:474:replace_alu$3220.C[16]
.sym 55404 rvsoc.cpu0.D_op1[20]
.sym 55407 rvsoc.cpu0.D_op1[19]
.sym 55412 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[22]
.sym 55415 rvsoc.cpu0.D_op1[21]
.sym 55419 rvsoc.cpu0.D_op1[18]
.sym 55420 rvsoc.cpu0.D_op1[23]
.sym 55421 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[16]
.sym 55423 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[18]
.sym 55426 rvsoc.cpu0.D_op1[16]
.sym 55427 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[23]
.sym 55428 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[21]
.sym 55430 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[20]
.sym 55431 rvsoc.cpu0.D_op1[22]
.sym 55433 rvsoc.cpu0.D_op1[17]
.sym 55434 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[17]
.sym 55435 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[19]
.sym 55436 $auto$alumacc.cc:474:replace_alu$3220.C[17]
.sym 55438 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[16]
.sym 55439 rvsoc.cpu0.D_op1[16]
.sym 55442 $auto$alumacc.cc:474:replace_alu$3220.C[18]
.sym 55444 rvsoc.cpu0.D_op1[17]
.sym 55445 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[17]
.sym 55448 $auto$alumacc.cc:474:replace_alu$3220.C[19]
.sym 55450 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[18]
.sym 55451 rvsoc.cpu0.D_op1[18]
.sym 55454 $auto$alumacc.cc:474:replace_alu$3220.C[20]
.sym 55456 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[19]
.sym 55457 rvsoc.cpu0.D_op1[19]
.sym 55460 $auto$alumacc.cc:474:replace_alu$3220.C[21]
.sym 55462 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[20]
.sym 55463 rvsoc.cpu0.D_op1[20]
.sym 55466 $auto$alumacc.cc:474:replace_alu$3220.C[22]
.sym 55468 rvsoc.cpu0.D_op1[21]
.sym 55469 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[21]
.sym 55472 $auto$alumacc.cc:474:replace_alu$3220.C[23]
.sym 55474 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[22]
.sym 55475 rvsoc.cpu0.D_op1[22]
.sym 55478 $auto$alumacc.cc:474:replace_alu$3220.C[24]
.sym 55480 rvsoc.cpu0.D_op1[23]
.sym 55481 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[23]
.sym 55486 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[27]
.sym 55487 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[26]
.sym 55488 $abc$63009$new_ys__n10341_
.sym 55489 $abc$63009$new_n3662_
.sym 55490 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[29]
.sym 55491 $abc$63009$auto$alumacc.cc:474:replace_alu$3167.BB[31]
.sym 55492 rvsoc.spi0.status[28]
.sym 55493 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[25]
.sym 55498 rvsoc.cpu0.umul_hilo[17]
.sym 55499 rvsoc.cpu0.umul_hilo[22]
.sym 55500 rvsoc.cpu0.umul_hilo[4]
.sym 55501 rvsoc.data_wdata[6]
.sym 55502 rvsoc.cpu0.umul_hilo[9]
.sym 55503 rvsoc.cpu0.add_op12[8]
.sym 55504 $abc$63009$new_ys__n10329_
.sym 55505 rvsoc.cpu0.D_op2[21]
.sym 55506 rvsoc.cpu0.E_op1[31]
.sym 55508 $abc$63009$new_n4092_
.sym 55509 rvsoc.cpu0.D_op2[20]
.sym 55510 rvsoc.cpu0.D_op1[30]
.sym 55511 $abc$63009$new_ys__n3236_inv_
.sym 55512 rvsoc.cpu0.D_op1[16]
.sym 55513 rvsoc.cpu0.D_op1[27]
.sym 55514 rvsoc.cpu0.D_op1[27]
.sym 55515 $abc$63009$new_n4360_
.sym 55516 rvsoc.uart0.div[3]
.sym 55517 rvsoc.cpu0.D_op1[22]
.sym 55518 rvsoc.cpu0.D_op1[29]
.sym 55519 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[13]
.sym 55520 rvsoc.spi0.bitcount[1]
.sym 55521 rvsoc.data_wdata[16]
.sym 55522 $auto$alumacc.cc:474:replace_alu$3220.C[24]
.sym 55528 rvsoc.cpu0.D_op1[30]
.sym 55530 rvsoc.cpu0.D_op1[28]
.sym 55532 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[24]
.sym 55536 rvsoc.cpu0.D_op1[24]
.sym 55537 rvsoc.cpu0.D_op1[27]
.sym 55542 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[26]
.sym 55543 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[27]
.sym 55544 rvsoc.cpu0.D_op1[29]
.sym 55547 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[29]
.sym 55548 rvsoc.cpu0.D_op1[25]
.sym 55549 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[28]
.sym 55551 $PACKER_VCC_NET
.sym 55552 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[30]
.sym 55555 rvsoc.cpu0.D_op1[26]
.sym 55558 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[25]
.sym 55559 $auto$alumacc.cc:474:replace_alu$3220.C[25]
.sym 55561 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[24]
.sym 55562 rvsoc.cpu0.D_op1[24]
.sym 55565 $auto$alumacc.cc:474:replace_alu$3220.C[26]
.sym 55567 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[25]
.sym 55568 rvsoc.cpu0.D_op1[25]
.sym 55571 $auto$alumacc.cc:474:replace_alu$3220.C[27]
.sym 55573 rvsoc.cpu0.D_op1[26]
.sym 55574 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[26]
.sym 55577 $auto$alumacc.cc:474:replace_alu$3220.C[28]
.sym 55579 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[27]
.sym 55580 rvsoc.cpu0.D_op1[27]
.sym 55583 $auto$alumacc.cc:474:replace_alu$3220.C[29]
.sym 55585 rvsoc.cpu0.D_op1[28]
.sym 55586 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[28]
.sym 55589 $auto$alumacc.cc:474:replace_alu$3220.C[30]
.sym 55591 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[29]
.sym 55592 rvsoc.cpu0.D_op1[29]
.sym 55595 $nextpnr_ICESTORM_LC_3$I3
.sym 55597 rvsoc.cpu0.D_op1[30]
.sym 55598 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[30]
.sym 55601 $nextpnr_ICESTORM_LC_3$COUT
.sym 55604 $PACKER_VCC_NET
.sym 55605 $nextpnr_ICESTORM_LC_3$I3
.sym 55611 $abc$63009$auto$wreduce.cc:452:run$3085[2]
.sym 55612 $abc$63009$auto$wreduce.cc:452:run$3085[3]
.sym 55613 rvsoc.spi0.bitcount[3]
.sym 55614 $abc$63009$new_ys__n10317_
.sym 55615 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 55616 rvsoc.spi0.bitcount[2]
.sym 55621 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[17]
.sym 55622 rvsoc.data_wdata[8]
.sym 55623 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[11]
.sym 55624 rvsoc.cpu0.D_op2[2]
.sym 55625 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[13]
.sym 55626 rvsoc.cpu0.umul_hilo[5]
.sym 55627 rvsoc.cpu0.D_op1[6]
.sym 55628 $PACKER_GND_NET
.sym 55629 rvsoc.cpu0.umul_hilo[7]
.sym 55630 rvsoc.uart0.div[24]
.sym 55631 rvsoc.cpu0.umul_hilo[30]
.sym 55632 rvsoc.cpu0.D_op2[4]
.sym 55633 rvsoc.cpu0.D_op2[4]
.sym 55634 rvsoc.data_wdata[31]
.sym 55635 rvsoc.resetn
.sym 55636 rvsoc.cpu0.mulhu_val[5]
.sym 55637 rvsoc.cpu0.D_op1[23]
.sym 55638 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 55639 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 55640 $abc$63009$new_ys__n10343_
.sym 55641 rvsoc.spi0.tx_prevclk
.sym 55642 rvsoc.data_wdata[18]
.sym 55643 rvsoc.cpu0.D_op2[13]
.sym 55644 rvsoc.data_wdata[14]
.sym 55645 $nextpnr_ICESTORM_LC_3$COUT
.sym 55650 $abc$63009$new_n5339_
.sym 55652 $abc$63009$new_ys__n10341_
.sym 55654 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 55655 $abc$63009$new_ys__n10315_
.sym 55657 $abc$63009$new_n5040_
.sym 55660 rvsoc.cpu0.mulhu_val[0]
.sym 55661 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 55662 rvsoc.cpu0.D_op1[31]
.sym 55663 $abc$63009$new_n5046_
.sym 55665 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[31]
.sym 55669 $abc$63009$new_n5340_
.sym 55670 rvsoc.cpu0.mulhu_val[13]
.sym 55671 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[0]
.sym 55672 $abc$63009$new_n5045_
.sym 55675 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[0]
.sym 55679 $abc$63009$new_ys__n3400_
.sym 55680 $abc$63009$new_n5045_
.sym 55681 $abc$63009$new_n5043_
.sym 55682 $nextpnr_ICESTORM_LC_4$I3
.sym 55684 rvsoc.cpu0.D_op1[31]
.sym 55685 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[31]
.sym 55686 $nextpnr_ICESTORM_LC_3$COUT
.sym 55692 $nextpnr_ICESTORM_LC_4$I3
.sym 55695 $abc$63009$new_ys__n10341_
.sym 55696 $abc$63009$new_n5340_
.sym 55697 $abc$63009$new_n5339_
.sym 55698 $abc$63009$new_n5045_
.sym 55702 rvsoc.cpu0.mulhu_val[13]
.sym 55703 $abc$63009$new_n5045_
.sym 55704 $abc$63009$new_ys__n3400_
.sym 55707 $abc$63009$new_ys__n10341_
.sym 55708 $abc$63009$new_n5045_
.sym 55709 $abc$63009$new_n5339_
.sym 55710 $abc$63009$new_n5340_
.sym 55713 $abc$63009$new_n5040_
.sym 55714 $abc$63009$new_n5046_
.sym 55715 $abc$63009$new_ys__n10315_
.sym 55716 $abc$63009$new_n5043_
.sym 55719 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[0]
.sym 55720 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[0]
.sym 55721 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 55726 $abc$63009$new_ys__n3400_
.sym 55727 rvsoc.cpu0.mulhu_val[0]
.sym 55728 $abc$63009$new_n5045_
.sym 55730 rvsoc.clka
.sym 55731 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 55732 $abc$63009$new_n5079_
.sym 55733 $abc$63009$new_n5112_
.sym 55734 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[4]
.sym 55735 $abc$63009$new_n5349_
.sym 55736 $abc$63009$new_ys__n5405_inv_
.sym 55737 $abc$63009$new_ys__n3400_
.sym 55738 $abc$63009$new_n5045_
.sym 55739 $abc$63009$new_n5146_
.sym 55742 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[1]
.sym 55744 $abc$63009$new_n5490_
.sym 55745 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 55746 rvsoc.cpu0.mulhu_val[0]
.sym 55748 $abc$63009$new_ys__n41_inv_
.sym 55749 $abc$63009$new_ys__n3281_inv_
.sym 55750 $abc$63009$new_ys__n1274_
.sym 55751 $abc$63009$new_n5046_
.sym 55752 rvsoc.cpu0.umul_hilo[13]
.sym 55753 rvsoc.data_wdata[28]
.sym 55755 rvsoc.cpu0.umul_hilo[14]
.sym 55756 rvsoc.cpu0.D_op2[14]
.sym 55757 $abc$63009$auto$memory_bram.cc:832:replace_cell$3940[13]
.sym 55758 rvsoc.spi0.bitcount[0]
.sym 55759 rvsoc.cpu0.D_op2[24]
.sym 55760 $abc$63009$new_ys__n5413_inv_
.sym 55761 $abc$63009$auto$rtlil.cc:1819:NotGate$62435
.sym 55762 rvsoc.data_wdata[19]
.sym 55763 rvsoc.cpu0.D_op1[18]
.sym 55764 rvsoc.cpu0.mulhu_val[6]
.sym 55766 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 55767 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$51929
.sym 55774 rvsoc.cpu0.mulhu_val[10]
.sym 55778 $abc$63009$new_ys__n10317_
.sym 55782 rvsoc.cpu0.mulhu_val[9]
.sym 55783 $abc$63009$new_n5041_
.sym 55785 $abc$63009$new_n5078_
.sym 55786 $abc$63009$new_ys__n10317_
.sym 55787 $abc$63009$new_n5348_
.sym 55789 $abc$63009$new_n5079_
.sym 55792 $abc$63009$new_n5349_
.sym 55794 $abc$63009$new_ys__n3400_
.sym 55795 $abc$63009$new_n5045_
.sym 55796 rvsoc.cpu0.mulhu_val[5]
.sym 55797 $abc$63009$new_n5079_
.sym 55800 $abc$63009$new_ys__n10343_
.sym 55802 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 55804 rvsoc.data_wdata[14]
.sym 55806 $abc$63009$new_n5045_
.sym 55808 rvsoc.cpu0.mulhu_val[9]
.sym 55809 $abc$63009$new_ys__n3400_
.sym 55812 rvsoc.cpu0.mulhu_val[5]
.sym 55813 $abc$63009$new_n5045_
.sym 55814 $abc$63009$new_ys__n3400_
.sym 55818 $abc$63009$new_ys__n10317_
.sym 55819 $abc$63009$new_n5079_
.sym 55820 $abc$63009$new_n5045_
.sym 55821 $abc$63009$new_n5078_
.sym 55824 $abc$63009$new_ys__n10317_
.sym 55825 $abc$63009$new_n5079_
.sym 55826 $abc$63009$new_n5078_
.sym 55827 $abc$63009$new_n5045_
.sym 55830 $abc$63009$new_n5045_
.sym 55831 $abc$63009$new_n5348_
.sym 55832 $abc$63009$new_ys__n10343_
.sym 55833 $abc$63009$new_n5349_
.sym 55836 $abc$63009$new_ys__n3400_
.sym 55837 $abc$63009$new_n5045_
.sym 55838 rvsoc.cpu0.mulhu_val[10]
.sym 55842 rvsoc.data_wdata[14]
.sym 55843 $abc$63009$new_n5041_
.sym 55848 $abc$63009$new_n5349_
.sym 55849 $abc$63009$new_n5045_
.sym 55850 $abc$63009$new_n5348_
.sym 55851 $abc$63009$new_ys__n10343_
.sym 55853 rvsoc.clka
.sym 55854 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 55855 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51410
.sym 55856 $abc$63009$new_n5179_
.sym 55858 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[9]
.sym 55859 $abc$63009$new_n4895_
.sym 55860 rvsoc.spi0.status[18]
.sym 55861 rvsoc.cpu0.add_op12[0]
.sym 55862 $abc$63009$new_n4894_
.sym 55863 rvsoc.cpu0.E_mul_hihi[9]
.sym 55864 rvsoc.cpu0.mulhu_val[9]
.sym 55867 $abc$63009$new_ys__n1275_
.sym 55868 $abc$63009$new_n5045_
.sym 55869 rvsoc.cpu0.umul_hilo[28]
.sym 55870 $abc$63009$new_ys__n3273_inv_
.sym 55871 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[28]
.sym 55872 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 55873 $abc$63009$new_ys__n2345_
.sym 55874 rvsoc.cpu0.D_op1[25]
.sym 55875 rvsoc.cpu0.umul_hilo[21]
.sym 55876 rvsoc.cpu0.umul_hilo[20]
.sym 55877 $abc$63009$new_ys__n3275_inv_
.sym 55878 rvsoc.cpu0.mulhu_val[10]
.sym 55879 rvsoc.cpu0.D_op1[26]
.sym 55880 rvsoc.cpu0.cpu_rs1[21]
.sym 55881 rvsoc.cpu0.cpu_rs1[16]
.sym 55882 rvsoc.cpu0.D_op2[19]
.sym 55883 rvsoc.cpu0.D_op1[19]
.sym 55885 rvsoc.cpu0.D_op1[21]
.sym 55886 rvsoc.cpu0.mulhu_val[3]
.sym 55887 $abc$63009$new_n5045_
.sym 55888 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51410
.sym 55889 rvsoc.cpu0.D_op1[18]
.sym 55890 $abc$63009$new_n5179_
.sym 55900 rvsoc.cpu0.D_op1[24]
.sym 55901 $abc$63009$new_ys__n3400_
.sym 55902 $abc$63009$new_n5045_
.sym 55904 $abc$63009$new_ys__n1271_
.sym 55909 $abc$63009$new_ys__n11205_
.sym 55910 $abc$63009$new_n5045_
.sym 55912 $abc$63009$new_ys__n1275_
.sym 55913 rvsoc.cpu0.mulhu_val[11]
.sym 55915 $abc$63009$new_ys__n999_
.sym 55916 rvsoc.cpu0.mulhu_val[8]
.sym 55917 $abc$63009$new_ys__n994_inv_
.sym 55918 $abc$63009$new_ys__n1272_
.sym 55919 rvsoc.cpu0.D_op2[24]
.sym 55924 rvsoc.cpu0.mulhu_val[6]
.sym 55925 rvsoc.cpu0.add_op12[26]
.sym 55926 rvsoc.cpu0.D_op2[9]
.sym 55927 rvsoc.cpu0.mulhu_val[7]
.sym 55929 $abc$63009$new_n5045_
.sym 55930 $abc$63009$new_ys__n3400_
.sym 55931 rvsoc.cpu0.mulhu_val[7]
.sym 55935 $abc$63009$new_ys__n999_
.sym 55936 $abc$63009$new_ys__n11205_
.sym 55937 $abc$63009$new_ys__n994_inv_
.sym 55938 $abc$63009$new_ys__n1275_
.sym 55942 $abc$63009$new_ys__n3400_
.sym 55943 $abc$63009$new_n5045_
.sym 55944 rvsoc.cpu0.mulhu_val[6]
.sym 55949 rvsoc.cpu0.D_op2[9]
.sym 55953 rvsoc.cpu0.add_op12[26]
.sym 55959 $abc$63009$new_ys__n1271_
.sym 55960 $abc$63009$new_ys__n1272_
.sym 55961 rvsoc.cpu0.D_op2[24]
.sym 55962 rvsoc.cpu0.D_op1[24]
.sym 55966 $abc$63009$new_n5045_
.sym 55967 rvsoc.cpu0.mulhu_val[8]
.sym 55968 $abc$63009$new_ys__n3400_
.sym 55971 rvsoc.cpu0.mulhu_val[11]
.sym 55972 $abc$63009$new_n5045_
.sym 55973 $abc$63009$new_ys__n3400_
.sym 55975 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 55976 rvsoc.clka
.sym 55978 rvsoc.cpu0.D_op1[19]
.sym 55979 rvsoc.cpu0.D_op1[21]
.sym 55980 $abc$63009$new_ys__n11197_
.sym 55981 rvsoc.cpu0.D_op1[18]
.sym 55982 rvsoc.cpu0.D_op1[16]
.sym 55983 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$51929
.sym 55984 rvsoc.cpu0.D_op1[26]
.sym 55985 $abc$63009$techmap\rvsoc.spi0.$procmux$748_Y[1]
.sym 55986 rvsoc.cpu0.D_op1[7]
.sym 55990 rvsoc.cpu0.umul_hilo[29]
.sym 55991 rvsoc.cpu0.add_op12[0]
.sym 55992 $abc$63009$new_ys__n3409_
.sym 55993 rvsoc.cpu0.mulhu_val[19]
.sym 55994 $abc$63009$new_n5279_
.sym 55995 $abc$63009$new_n5046_
.sym 55996 rvsoc.cpu0.umul_hilo[26]
.sym 55997 $abc$63009$new_ys__n6949_
.sym 56000 rvsoc.cpu0.E_add12[26]
.sym 56001 rvsoc.cpu0.E_op1[31]
.sym 56002 $abc$63009$new_n4360_
.sym 56003 rvsoc.cpu0.D_op1[16]
.sym 56004 rvsoc.cpu0.D_op1[8]
.sym 56005 rvsoc.cpu0.D_op2[0]
.sym 56007 rvsoc.cpu0.D_op1[26]
.sym 56008 rvsoc.cpu0.D_op1[22]
.sym 56009 $abc$63009$new_n4526_
.sym 56010 $abc$63009$new_ys__n3766_
.sym 56011 rvsoc.cpu0.D_op1[19]
.sym 56012 rvsoc.spi0.bitcount[1]
.sym 56013 rvsoc.data_wdata[16]
.sym 56022 rvsoc.cpu0.D_op1[8]
.sym 56023 $abc$63009$new_ys__n1274_
.sym 56024 $abc$63009$new_ys__n11536_inv_
.sym 56027 $abc$63009$new_n4349_
.sym 56030 $abc$63009$new_ys__n1075_
.sym 56032 rvsoc.cpu0.D_op2[8]
.sym 56034 $abc$63009$new_ys__n1272_
.sym 56035 rvsoc.cpu0.D_op1[19]
.sym 56036 rvsoc.cpu0.D_op1[21]
.sym 56038 rvsoc.spi0.clkcount[0]
.sym 56040 $abc$63009$new_ys__n1275_
.sym 56042 rvsoc.cpu0.D_op2[19]
.sym 56043 $abc$63009$new_n4553_
.sym 56044 $abc$63009$new_ys__n1271_
.sym 56046 rvsoc.spi0.status[0]
.sym 56047 $abc$63009$new_ys__n1072_
.sym 56048 rvsoc.cpu0.D_op2[21]
.sym 56050 rvsoc.spi0.clkcount[1]
.sym 56052 rvsoc.cpu0.D_op2[8]
.sym 56053 rvsoc.cpu0.D_op1[8]
.sym 56054 $abc$63009$new_ys__n1271_
.sym 56055 $abc$63009$new_ys__n1275_
.sym 56058 rvsoc.cpu0.D_op1[21]
.sym 56061 rvsoc.cpu0.D_op2[21]
.sym 56064 $abc$63009$new_ys__n1075_
.sym 56065 $abc$63009$new_ys__n1072_
.sym 56067 $abc$63009$new_n4553_
.sym 56070 rvsoc.spi0.clkcount[0]
.sym 56071 rvsoc.spi0.status[0]
.sym 56078 $abc$63009$new_ys__n1274_
.sym 56079 $abc$63009$new_ys__n11536_inv_
.sym 56082 rvsoc.cpu0.D_op1[8]
.sym 56083 $abc$63009$new_ys__n1272_
.sym 56084 $abc$63009$new_n4349_
.sym 56085 rvsoc.cpu0.D_op2[8]
.sym 56088 rvsoc.cpu0.D_op1[19]
.sym 56089 rvsoc.cpu0.D_op2[19]
.sym 56094 rvsoc.spi0.clkcount[0]
.sym 56095 rvsoc.spi0.clkcount[1]
.sym 56097 rvsoc.spi0.status[0]
.sym 56099 rvsoc.clkn
.sym 56100 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 56101 $abc$63009$new_ys__n1082_inv_
.sym 56102 $abc$63009$new_ys__n12831_
.sym 56103 $abc$63009$new_ys__n5412_inv_
.sym 56104 rvsoc.spi0.bitcount[1]
.sym 56105 $abc$63009$new_ys__n1072_
.sym 56106 $abc$63009$new_ys__n11524_
.sym 56107 $abc$63009$new_n4360_
.sym 56108 $abc$63009$new_n4533_
.sym 56109 rvsoc.cpu0.D_op1[15]
.sym 56110 rvsoc.cpu0.D_op2[27]
.sym 56113 rvsoc.data_wdata[24]
.sym 56114 rvsoc.cpu0.D_op1[24]
.sym 56115 rvsoc.spi0.status[0]
.sym 56116 rvsoc.cpu0.D_op1[18]
.sym 56117 $abc$63009$new_ys__n1873_inv_
.sym 56118 rvsoc.data_wdata[21]
.sym 56119 rvsoc.cpu0.D_op1[1]
.sym 56120 $abc$63009$new_n4698_
.sym 56122 rvsoc.cpu0.D_op1[21]
.sym 56123 rvsoc.cpu0.D_op2[1]
.sym 56124 $abc$63009$new_ys__n11197_
.sym 56125 rvsoc.cpu0.D_op2[4]
.sym 56126 $abc$63009$new_n4083_
.sym 56127 rvsoc.cpu0.D_op2[4]
.sym 56130 rvsoc.data_wdata[18]
.sym 56132 rvsoc.resetn
.sym 56133 rvsoc.spi0.tx_prevclk
.sym 56134 rvsoc.data_wdata[31]
.sym 56135 $abc$63009$new_ys__n1272_
.sym 56136 $abc$63009$new_n4276_
.sym 56142 $abc$63009$new_n4453_
.sym 56143 $abc$63009$new_ys__n12821_inv_
.sym 56146 $abc$63009$new_ys__n973_
.sym 56147 $abc$63009$new_n4455_
.sym 56148 rvsoc.cpu0.D_op2[3]
.sym 56149 $abc$63009$new_ys__n12865_inv_
.sym 56152 $abc$63009$new_ys__n12839_
.sym 56153 rvsoc.cpu0.D_op2[4]
.sym 56156 rvsoc.cpu0.D_op2[3]
.sym 56157 rvsoc.cpu0.D_op2[5]
.sym 56160 $abc$63009$new_n4276_
.sym 56161 $abc$63009$new_n4108_
.sym 56166 $abc$63009$new_n4740_
.sym 56168 $abc$63009$new_ys__n1873_inv_
.sym 56169 $abc$63009$new_n4526_
.sym 56170 $abc$63009$new_ys__n3766_
.sym 56171 $abc$63009$new_n4751_
.sym 56173 $abc$63009$new_ys__n12873_
.sym 56175 rvsoc.cpu0.D_op2[4]
.sym 56176 $abc$63009$new_ys__n12865_inv_
.sym 56177 rvsoc.cpu0.D_op2[3]
.sym 56178 $abc$63009$new_ys__n12839_
.sym 56187 $abc$63009$new_ys__n12873_
.sym 56188 rvsoc.cpu0.D_op2[3]
.sym 56190 $abc$63009$new_ys__n3766_
.sym 56193 rvsoc.cpu0.D_op2[3]
.sym 56194 $abc$63009$new_ys__n12873_
.sym 56195 $abc$63009$new_ys__n12865_inv_
.sym 56199 $abc$63009$new_n4751_
.sym 56200 $abc$63009$new_ys__n1873_inv_
.sym 56201 $abc$63009$new_ys__n973_
.sym 56202 $abc$63009$new_n4740_
.sym 56205 $abc$63009$new_n4108_
.sym 56206 $abc$63009$new_n4453_
.sym 56207 $abc$63009$new_n4455_
.sym 56208 rvsoc.cpu0.D_op2[5]
.sym 56217 $abc$63009$new_ys__n12821_inv_
.sym 56218 $abc$63009$new_n4526_
.sym 56220 $abc$63009$new_n4276_
.sym 56221 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 56222 rvsoc.clka
.sym 56224 $abc$63009$new_n5845_
.sym 56225 $abc$63009$new_n4362_
.sym 56226 $abc$63009$new_ys__n12869_inv_
.sym 56227 $abc$63009$new_ys__n12937_inv_
.sym 56228 $abc$63009$new_ys__n12815_inv_
.sym 56229 $abc$63009$new_ys__n12933_inv_
.sym 56230 $abc$63009$new_ys__n12901_inv_
.sym 56231 $abc$63009$new_ys__n12873_
.sym 56232 rvsoc.data_wdata[26]
.sym 56236 $abc$63009$new_ys__n1087_
.sym 56237 rvsoc.cpu0.D_op1[24]
.sym 56238 rvsoc.cpu0.D_op1[28]
.sym 56240 rvsoc.cpu0.D_op1[20]
.sym 56242 $abc$63009$new_ys__n12839_
.sym 56243 rvsoc.cpu0.D_op2[1]
.sym 56244 $abc$63009$new_ys__n951_
.sym 56245 rvsoc.cpu0.D_op1[2]
.sym 56246 rvsoc.data_wdata[26]
.sym 56247 $abc$63009$new_ys__n5412_inv_
.sym 56249 rvsoc.cpu0.D_op1[19]
.sym 56255 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$51929
.sym 56257 rvsoc.cpu0.D_op1[21]
.sym 56266 $abc$63009$new_ys__n12897_inv_
.sym 56267 $abc$63009$new_ys__n12885_inv_
.sym 56268 rvsoc.cpu0.D_op1[21]
.sym 56269 $abc$63009$new_ys__n12889_inv_
.sym 56271 $abc$63009$new_ys__n12929_inv_
.sym 56274 $abc$63009$new_ys__n12897_inv_
.sym 56275 $abc$63009$new_ys__n12931_inv_
.sym 56276 rvsoc.cpu0.D_op2[1]
.sym 56277 $abc$63009$new_ys__n12889_inv_
.sym 56278 rvsoc.cpu0.D_op1[23]
.sym 56279 $abc$63009$new_ys__n12893_inv_
.sym 56280 rvsoc.cpu0.D_op1[22]
.sym 56283 rvsoc.cpu0.D_op2[2]
.sym 56286 $abc$63009$new_n4083_
.sym 56287 $abc$63009$new_ys__n12901_inv_
.sym 56288 rvsoc.cpu0.D_op2[0]
.sym 56290 rvsoc.cpu0.D_op1[24]
.sym 56291 rvsoc.cpu0.D_op2[2]
.sym 56294 $abc$63009$new_ys__n12933_inv_
.sym 56298 $abc$63009$new_ys__n12933_inv_
.sym 56299 $abc$63009$new_ys__n12931_inv_
.sym 56300 rvsoc.cpu0.D_op2[1]
.sym 56305 rvsoc.cpu0.D_op2[1]
.sym 56306 $abc$63009$new_ys__n12931_inv_
.sym 56307 $abc$63009$new_ys__n12929_inv_
.sym 56310 rvsoc.cpu0.D_op1[24]
.sym 56312 rvsoc.cpu0.D_op1[23]
.sym 56313 rvsoc.cpu0.D_op2[0]
.sym 56317 rvsoc.cpu0.D_op2[2]
.sym 56318 $abc$63009$new_ys__n12889_inv_
.sym 56319 $abc$63009$new_ys__n12885_inv_
.sym 56322 $abc$63009$new_ys__n12897_inv_
.sym 56323 $abc$63009$new_ys__n12893_inv_
.sym 56325 rvsoc.cpu0.D_op2[2]
.sym 56328 $abc$63009$new_n4083_
.sym 56329 $abc$63009$new_ys__n12889_inv_
.sym 56330 $abc$63009$new_ys__n12893_inv_
.sym 56331 rvsoc.cpu0.D_op2[2]
.sym 56335 rvsoc.cpu0.D_op1[21]
.sym 56336 rvsoc.cpu0.D_op1[22]
.sym 56337 rvsoc.cpu0.D_op2[0]
.sym 56341 rvsoc.cpu0.D_op2[2]
.sym 56342 $abc$63009$new_ys__n12897_inv_
.sym 56343 $abc$63009$new_ys__n12901_inv_
.sym 56347 $abc$63009$new_ys__n12875_
.sym 56348 $abc$63009$new_ys__n12903_inv_
.sym 56350 $abc$63009$new_ys__n12905_
.sym 56351 $abc$63009$new_ys__n12907_
.sym 56352 $abc$63009$new_n4276_
.sym 56354 $abc$63009$new_n4140_
.sym 56356 rvsoc.cpu0.D_op1[25]
.sym 56359 rvsoc.cpu0.D_op1[31]
.sym 56360 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 56361 rvsoc.cpu0.D_op1[9]
.sym 56362 rvsoc.cpu0.D_op2[1]
.sym 56363 rvsoc.cpu0.D_op1[23]
.sym 56364 rvsoc.cpu0.D_op1[25]
.sym 56365 rvsoc.cpu0.D_op1[17]
.sym 56366 rvsoc.cpu0.D_op1[31]
.sym 56368 rvsoc.cpu0.D_op1[25]
.sym 56369 $abc$63009$new_ys__n2828_
.sym 56376 rvsoc.cpu0.D_op2[1]
.sym 56378 $PACKER_GND_NET
.sym 56379 rvsoc.cpu0.D_op2[1]
.sym 56392 rvsoc.cpu0.D_op2[1]
.sym 56394 $abc$63009$new_ys__n12929_inv_
.sym 56396 $abc$63009$new_ys__n12899_inv_
.sym 56403 $abc$63009$new_ys__n12895_inv_
.sym 56404 $abc$63009$new_ys__n12875_
.sym 56405 $abc$63009$new_ys__n12903_inv_
.sym 56406 rvsoc.cpu0.D_op1[20]
.sym 56407 rvsoc.cpu0.D_op2[3]
.sym 56408 $abc$63009$new_ys__n12907_
.sym 56409 rvsoc.cpu0.D_op1[19]
.sym 56411 rvsoc.cpu0.D_op2[0]
.sym 56412 $abc$63009$new_ys__n12927_inv_
.sym 56416 $abc$63009$new_ys__n3766_
.sym 56417 rvsoc.cpu0.D_op2[2]
.sym 56418 $abc$63009$new_ys__n12867_inv_
.sym 56421 rvsoc.cpu0.D_op1[20]
.sym 56422 rvsoc.cpu0.D_op2[0]
.sym 56424 rvsoc.cpu0.D_op1[19]
.sym 56427 $abc$63009$new_ys__n12867_inv_
.sym 56428 $abc$63009$new_ys__n12875_
.sym 56429 rvsoc.cpu0.D_op2[3]
.sym 56433 $abc$63009$new_ys__n12895_inv_
.sym 56435 rvsoc.cpu0.D_op2[2]
.sym 56436 $abc$63009$new_ys__n12899_inv_
.sym 56446 rvsoc.cpu0.D_op2[3]
.sym 56447 $abc$63009$new_ys__n12875_
.sym 56448 $abc$63009$new_ys__n3766_
.sym 56451 $abc$63009$new_ys__n12903_inv_
.sym 56452 rvsoc.cpu0.D_op2[2]
.sym 56454 $abc$63009$new_ys__n12907_
.sym 56457 rvsoc.cpu0.D_op2[2]
.sym 56458 $abc$63009$new_ys__n12903_inv_
.sym 56460 $abc$63009$new_ys__n12899_inv_
.sym 56463 $abc$63009$new_ys__n12927_inv_
.sym 56464 $abc$63009$new_ys__n12929_inv_
.sym 56466 rvsoc.cpu0.D_op2[1]
.sym 56478 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[3]
.sym 56482 $abc$63009$new_ys__n12827_
.sym 56483 $abc$63009$new_n4108_
.sym 56488 rvsoc.cpu0.E_op1[9]
.sym 56489 $PACKER_GND_NET
.sym 56493 rvsoc.cpu0.D_op2[0]
.sym 56498 $abc$63009$new_ys__n3766_
.sym 56512 rvsoc.clks.clkn
.sym 56514 rvsoc.clks.clkn
.sym 56538 rvsoc.clks.clkn
.sym 56569 $abc$63009$new_n5186_
.sym 56570 rvsoc.mem_vdata[3][22]
.sym 56571 $abc$63009$new_n3222_
.sym 56572 $abc$63009$new_n5187_
.sym 56573 $abc$63009$new_n5221_
.sym 56574 $abc$63009$new_n5188_
.sym 56575 $abc$63009$new_n3221_
.sym 56576 rvsoc.cram.adrs[7]
.sym 56581 $abc$63009$new_n3565_
.sym 56582 rvsoc.spi0.status[18]
.sym 56592 $abc$63009$new_n5796_
.sym 56593 $abc$63009$new_ys__n9201_
.sym 56613 rvsoc.code_adrs[14]
.sym 56618 rvsoc.data_adrs[11]
.sym 56619 rvsoc.data_adrs[14]
.sym 56622 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 56627 $abc$63009$new_ys__n5911_
.sym 56632 rvsoc.cpu0.F_insn[3]
.sym 56641 rvsoc.code_adrs[11]
.sym 56671 rvsoc.cpu0.F_insn[3]
.sym 56674 rvsoc.data_adrs[11]
.sym 56676 rvsoc.code_adrs[11]
.sym 56677 $abc$63009$new_ys__n5911_
.sym 56686 rvsoc.data_adrs[14]
.sym 56687 $abc$63009$new_ys__n5911_
.sym 56689 rvsoc.code_adrs[14]
.sym 56690 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 56691 rvsoc.clka
.sym 56692 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$32054[1]_$glb_sr
.sym 56697 rvsoc.uart0.status[9]
.sym 56698 rvsoc.uart0.status[18]
.sym 56699 $abc$63009$new_n3219_
.sym 56700 $abc$63009$new_n5220_
.sym 56701 rvsoc.spi0.status[30]
.sym 56703 $abc$63009$new_n5219_
.sym 56704 $abc$63009$new_n3220_
.sym 56709 rvsoc.code_adrs[13]
.sym 56710 rvsoc.data_wdata[16]
.sym 56711 rvsoc.uart0.cfg[16]
.sym 56712 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 56714 rvsoc.code_adrs[15]
.sym 56715 rvsoc.eram.adrs[4]
.sym 56716 rvsoc.data_wdata[11]
.sym 56717 rvsoc.code_adrs[28]
.sym 56718 rvsoc.data_adrs[13]
.sym 56719 rvsoc.code_adrs[28]
.sym 56720 rvsoc.mem_vdata[1][6]
.sym 56721 rvsoc.data_adrs[29]
.sym 56724 $abc$63009$new_n3288_
.sym 56726 rvsoc.data_adrs[29]
.sym 56730 rvsoc.data_adrs[28]
.sym 56731 rvsoc.spi0.rxbfr[0]
.sym 56738 rvsoc.mem_vdata[5][6]
.sym 56740 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$57001
.sym 56742 rvsoc.data_adrs[28]
.sym 56743 rvsoc.mem_vdata[0][21]
.sym 56746 rvsoc.mem_vdata[3][7]
.sym 56749 rvsoc.data_wdata[7]
.sym 56752 rvsoc.cpu0.F_insn[3]
.sym 56753 rvsoc.spi0.rxbfr[3]
.sym 56756 $abc$63009$new_n5192_
.sym 56758 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 56761 rvsoc.uart0.status[9]
.sym 56762 rvsoc.mem_vdata[2][30]
.sym 56763 rvsoc.uart0.status[18]
.sym 56766 rvsoc.data_adrs[29]
.sym 56775 rvsoc.mem_vdata[3][22]
.sym 56776 $abc$63009$new_n5194_
.sym 56777 rvsoc.spi0.rxbfr[0]
.sym 56782 rvsoc.data_adrs[29]
.sym 56783 rvsoc.mem_vdata[3][22]
.sym 56785 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$51437
.sym 56787 rvsoc.code_adrs[29]
.sym 56788 rvsoc.mem_vdata[1][22]
.sym 56791 $abc$63009$new_n5193_
.sym 56793 p17
.sym 56794 rvsoc.code_adrs[28]
.sym 56795 $abc$63009$new_n3088_
.sym 56796 rvsoc.data_adrs[28]
.sym 56798 rvsoc.mem_vdata[0][21]
.sym 56799 rvsoc.data_adrs[29]
.sym 56800 rvsoc.spi0.rxbfr[2]
.sym 56801 rvsoc.mem_vdata[2][21]
.sym 56804 rvsoc.data_adrs[28]
.sym 56813 rvsoc.mem_vdata[0][21]
.sym 56814 rvsoc.data_adrs[28]
.sym 56815 rvsoc.data_adrs[29]
.sym 56816 rvsoc.mem_vdata[2][21]
.sym 56819 rvsoc.code_adrs[29]
.sym 56820 rvsoc.mem_vdata[3][22]
.sym 56821 rvsoc.code_adrs[28]
.sym 56822 rvsoc.mem_vdata[1][22]
.sym 56827 p17
.sym 56834 rvsoc.spi0.rxbfr[0]
.sym 56839 rvsoc.spi0.rxbfr[2]
.sym 56843 $abc$63009$new_n5194_
.sym 56844 $abc$63009$new_n3088_
.sym 56846 $abc$63009$new_n5193_
.sym 56849 rvsoc.mem_vdata[1][22]
.sym 56850 rvsoc.data_adrs[29]
.sym 56851 rvsoc.data_adrs[28]
.sym 56852 rvsoc.mem_vdata[3][22]
.sym 56853 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$51437
.sym 56854 rvsoc.clkn
.sym 56856 $abc$63009$new_n3007_
.sym 56857 $abc$63009$new_n5225_
.sym 56858 $abc$63009$new_n5254_
.sym 56859 $abc$63009$new_n5218_
.sym 56860 $abc$63009$new_n5956_
.sym 56861 rvsoc.mem_rcode[5]
.sym 56862 rvsoc.mem_vdata[5][23]
.sym 56863 $abc$63009$new_ys__n7553_
.sym 56864 rvsoc.cram.cs
.sym 56868 rvsoc.mem_rcode[26]
.sym 56869 rvsoc.code_adrs[29]
.sym 56870 rvsoc.data_adrs[15]
.sym 56872 rvsoc.mem_vdata[1][8]
.sym 56873 rvsoc.mem_vdata[1][9]
.sym 56874 rvsoc.mem_vdata[2][6]
.sym 56876 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 56877 rvsoc.eram.adrs[4]
.sym 56878 $abc$63009$new_ys__n11180_inv_
.sym 56879 rvsoc.resetn
.sym 56880 rvsoc.data_adrs[2]
.sym 56881 $abc$63009$new_n3088_
.sym 56882 rvsoc.data_wdata[21]
.sym 56883 rvsoc.mem_vdata[1][7]
.sym 56884 rvsoc.code_adrs[30]
.sym 56885 rvsoc.data_adrs[29]
.sym 56886 $abc$63009$new_n3288_
.sym 56887 rvsoc.mem_vdata[2][21]
.sym 56889 rvsoc.mem_vdata[0][7]
.sym 56890 $abc$63009$new_ys__n7571_
.sym 56891 $abc$63009$new_n5226_
.sym 56897 $abc$63009$new_n5794_
.sym 56898 rvsoc.mem_vdata[0][18]
.sym 56899 rvsoc.code_adrs[31]
.sym 56900 $abc$63009$new_n5094_
.sym 56901 $abc$63009$new_n5093_
.sym 56902 $abc$63009$new_n5795_
.sym 56903 rvsoc.code_adrs[28]
.sym 56904 rvsoc.mem_rcode[3]
.sym 56905 rvsoc.mem_vdata[0][30]
.sym 56906 $abc$63009$new_ys__n12570_
.sym 56907 rvsoc.mem_vdata[1][30]
.sym 56909 rvsoc.data_adrs[29]
.sym 56910 rvsoc.code_adrs[30]
.sym 56914 $abc$63009$new_n3088_
.sym 56917 rvsoc.code_adrs[29]
.sym 56918 rvsoc.mem_vdata[4][18]
.sym 56919 rvsoc.mem_vdata[2][18]
.sym 56921 $abc$63009$new_n3007_
.sym 56922 rvsoc.data_adrs[28]
.sym 56924 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 56925 rvsoc.code_adrs[29]
.sym 56926 rvsoc.mem_vdata[3][30]
.sym 56927 rvsoc.mem_vdata[2][30]
.sym 56928 rvsoc.data_adrs[28]
.sym 56930 rvsoc.code_adrs[28]
.sym 56931 rvsoc.code_adrs[29]
.sym 56932 rvsoc.mem_vdata[3][30]
.sym 56933 rvsoc.mem_vdata[2][30]
.sym 56936 $abc$63009$new_n3007_
.sym 56937 rvsoc.code_adrs[30]
.sym 56938 $abc$63009$new_n5795_
.sym 56939 rvsoc.code_adrs[31]
.sym 56942 rvsoc.data_adrs[28]
.sym 56943 rvsoc.data_adrs[29]
.sym 56944 rvsoc.mem_vdata[3][30]
.sym 56945 rvsoc.mem_vdata[1][30]
.sym 56948 $abc$63009$new_n5094_
.sym 56950 $abc$63009$new_n3088_
.sym 56951 $abc$63009$new_n5093_
.sym 56954 rvsoc.mem_vdata[2][18]
.sym 56955 rvsoc.mem_vdata[0][18]
.sym 56956 rvsoc.data_adrs[28]
.sym 56957 rvsoc.data_adrs[29]
.sym 56960 rvsoc.mem_vdata[1][30]
.sym 56961 $abc$63009$new_n5794_
.sym 56962 rvsoc.mem_vdata[0][30]
.sym 56963 rvsoc.code_adrs[29]
.sym 56967 rvsoc.mem_rcode[3]
.sym 56972 rvsoc.mem_vdata[0][18]
.sym 56973 rvsoc.code_adrs[30]
.sym 56974 rvsoc.mem_vdata[4][18]
.sym 56975 $abc$63009$new_ys__n12570_
.sym 56976 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 56977 rvsoc.clka
.sym 56979 $abc$63009$new_n5957_
.sym 56980 $abc$63009$new_n5253_
.sym 56981 $abc$63009$new_n5259_
.sym 56982 $abc$63009$new_ys__n7571_
.sym 56983 $abc$63009$new_n5950_
.sym 56984 $abc$63009$new_ys__n7554_
.sym 56985 $abc$63009$new_n5233_
.sym 56986 $abc$63009$new_n5951_
.sym 56989 rvsoc.cpu0.D_op1[4]
.sym 56991 $abc$63009$new_ys__n11729_
.sym 56992 rvsoc.mem_vdata[0][18]
.sym 56993 $abc$63009$new_ys__n5911_
.sym 56994 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 56997 rvsoc.code_adrs[29]
.sym 56998 rvsoc.code_adrs[31]
.sym 56999 $abc$63009$new_n5092_
.sym 57000 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 57001 rvsoc.cram.adrs[9]
.sym 57002 rvsoc.data_wdata[15]
.sym 57003 rvsoc.data_adrs[28]
.sym 57004 rvsoc.mem_vdata[4][18]
.sym 57005 rvsoc.mem_vdata[5][18]
.sym 57006 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[29]
.sym 57007 rvsoc.mem_vdata[5][5]
.sym 57008 rvsoc.mem_vdata[4][30]
.sym 57009 rvsoc.cpu0.D_insn_typ[5]
.sym 57010 $abc$63009$new_n5951_
.sym 57011 rvsoc.data_adrs[29]
.sym 57012 $abc$63009$new_ys__n4202_
.sym 57014 rvsoc.spi0.rxbfr[0]
.sym 57020 rvsoc.data_adrs[3]
.sym 57021 rvsoc.spi0.status[28]
.sym 57022 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 57023 rvsoc.mem_vdata[0][22]
.sym 57024 rvsoc.mem_vdata[0][16]
.sym 57025 rvsoc.mem_vdata[3][23]
.sym 57028 rvsoc.mem_vdata[2][16]
.sym 57029 rvsoc.mem_vdata[1][23]
.sym 57031 rvsoc.mem_vdata[3][28]
.sym 57032 rvsoc.mem_vdata[1][28]
.sym 57034 rvsoc.mem_vdata[5][23]
.sym 57036 $abc$63009$new_n3088_
.sym 57037 rvsoc.data_adrs[29]
.sym 57038 rvsoc.data_adrs[29]
.sym 57040 rvsoc.data_adrs[2]
.sym 57041 rvsoc.mem_vdata[4][23]
.sym 57042 rvsoc.data_adrs[28]
.sym 57044 $abc$63009$new_n5017_
.sym 57045 rvsoc.mem_vdata[2][22]
.sym 57046 $abc$63009$new_n5018_
.sym 57050 rvsoc.spi0.status[18]
.sym 57053 rvsoc.data_adrs[28]
.sym 57054 rvsoc.data_adrs[29]
.sym 57055 rvsoc.mem_vdata[0][16]
.sym 57056 rvsoc.mem_vdata[2][16]
.sym 57059 $abc$63009$new_n5017_
.sym 57061 $abc$63009$new_n5018_
.sym 57062 $abc$63009$new_n3088_
.sym 57065 rvsoc.data_adrs[2]
.sym 57066 rvsoc.spi0.status[28]
.sym 57067 rvsoc.data_adrs[3]
.sym 57071 rvsoc.mem_vdata[0][22]
.sym 57072 rvsoc.data_adrs[28]
.sym 57073 rvsoc.data_adrs[29]
.sym 57074 rvsoc.mem_vdata[2][22]
.sym 57077 rvsoc.data_adrs[28]
.sym 57078 rvsoc.mem_vdata[4][23]
.sym 57079 rvsoc.data_adrs[29]
.sym 57080 rvsoc.mem_vdata[5][23]
.sym 57083 rvsoc.spi0.status[18]
.sym 57084 rvsoc.data_adrs[3]
.sym 57086 rvsoc.data_adrs[2]
.sym 57089 rvsoc.mem_vdata[1][23]
.sym 57090 rvsoc.data_adrs[29]
.sym 57091 rvsoc.data_adrs[28]
.sym 57092 rvsoc.mem_vdata[3][23]
.sym 57095 rvsoc.mem_vdata[1][28]
.sym 57096 rvsoc.mem_vdata[3][28]
.sym 57097 rvsoc.data_adrs[29]
.sym 57098 rvsoc.data_adrs[28]
.sym 57099 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 57100 rvsoc.clkn
.sym 57102 $abc$63009$new_n3088_
.sym 57103 $abc$63009$new_n5185_
.sym 57104 rvsoc.data_adrs[29]
.sym 57105 $abc$63009$new_n5257_
.sym 57106 $abc$63009$new_n5251_
.sym 57107 rvsoc.data_adrs[31]
.sym 57108 rvsoc.data_adrs[28]
.sym 57109 rvsoc.data_adrs[30]
.sym 57113 rvsoc.cpu0.E_take_Br
.sym 57114 rvsoc.mem_vdata[0][30]
.sym 57115 rvsoc.mem_vdata[0][28]
.sym 57116 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 57117 $abc$63009$new_ys__n7571_
.sym 57118 $abc$63009$new_n2983_
.sym 57120 rvsoc.mem_vdata[2][7]
.sym 57121 $PACKER_GND_NET
.sym 57122 $abc$63009$new_ys__n12579_
.sym 57123 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$57001
.sym 57124 rvsoc.data_adrs[3]
.sym 57125 $abc$63009$new_n2978_
.sym 57126 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 57127 rvsoc.mem_vdata[15][22]
.sym 57128 $abc$63009$new_ys__n2292_inv_
.sym 57129 rvsoc.mem_vdata[2][23]
.sym 57131 rvsoc.data_adrs[28]
.sym 57132 $abc$63009$new_n5162_
.sym 57133 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$57001
.sym 57134 rvsoc.data_wst[0]
.sym 57135 $abc$63009$new_n3203_
.sym 57137 rvsoc.eram.adrs[3]
.sym 57144 $abc$63009$new_n5163_
.sym 57147 rvsoc.code_adrs[29]
.sym 57151 rvsoc.mem_vdata[3][20]
.sym 57152 rvsoc.mem_vdata[1][20]
.sym 57153 rvsoc.mem_vdata[0][22]
.sym 57154 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 57157 rvsoc.mem_vdata[0][20]
.sym 57159 $abc$63009$new_n3088_
.sym 57161 rvsoc.data_adrs[29]
.sym 57164 $PACKER_GND_NET
.sym 57165 rvsoc.data_adrs[28]
.sym 57166 rvsoc.code_adrs[28]
.sym 57167 rvsoc.code_adrs[29]
.sym 57168 rvsoc.mem_vdata[2][20]
.sym 57169 rvsoc.data_adrs[29]
.sym 57171 $abc$63009$new_n5164_
.sym 57172 rvsoc.mem_vdata[2][22]
.sym 57173 rvsoc.data_adrs[28]
.sym 57177 $PACKER_GND_NET
.sym 57182 rvsoc.mem_vdata[0][20]
.sym 57183 rvsoc.data_adrs[29]
.sym 57184 rvsoc.data_adrs[28]
.sym 57185 rvsoc.mem_vdata[2][20]
.sym 57189 rvsoc.code_adrs[28]
.sym 57191 rvsoc.code_adrs[29]
.sym 57196 $PACKER_GND_NET
.sym 57200 rvsoc.mem_vdata[1][20]
.sym 57201 rvsoc.data_adrs[29]
.sym 57202 rvsoc.data_adrs[28]
.sym 57203 rvsoc.mem_vdata[3][20]
.sym 57206 $PACKER_GND_NET
.sym 57212 rvsoc.mem_vdata[2][22]
.sym 57213 rvsoc.code_adrs[28]
.sym 57214 rvsoc.code_adrs[29]
.sym 57215 rvsoc.mem_vdata[0][22]
.sym 57218 $abc$63009$new_n5164_
.sym 57219 $abc$63009$new_n3088_
.sym 57220 $abc$63009$new_n5163_
.sym 57222 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 57223 rvsoc.clkn
.sym 57225 rvsoc.mem_vdata[4][18]
.sym 57226 $abc$63009$new_ys__n7568_
.sym 57227 rvsoc.mem_vdata[4][30]
.sym 57228 $abc$63009$new_ys__n7552_
.sym 57229 $abc$63009$new_n3317_
.sym 57230 rvsoc.mem_vdata[4][9]
.sym 57231 $abc$63009$new_n3179_
.sym 57232 $abc$63009$new_n5264_
.sym 57234 rvsoc.mem_vdata[15][15]
.sym 57235 rvsoc.cpu0.D_next_pc[7]
.sym 57236 rvsoc.cpu0.D_insn_typ[3]
.sym 57237 rvsoc.code_adrs[30]
.sym 57238 rvsoc.data_adrs[28]
.sym 57240 $abc$63009$new_ys__n2493_inv_
.sym 57241 $abc$63009$new_n2983_
.sym 57242 rvsoc.code_adrs[28]
.sym 57243 $abc$63009$new_n5826_
.sym 57244 $abc$63009$new_n3088_
.sym 57245 $abc$63009$new_ys__n12571_
.sym 57246 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$57001
.sym 57248 rvsoc.data_adrs[29]
.sym 57249 rvsoc.uart0.status[18]
.sym 57250 rvsoc.data_adrs[0]
.sym 57251 $abc$63009$new_n3290_
.sym 57252 rvsoc.cpu0.D_op1[0]
.sym 57253 $abc$63009$new_n5192_
.sym 57254 rvsoc.mem_vdata[2][20]
.sym 57255 rvsoc.uart0.tx_divcnt[4]
.sym 57256 rvsoc.uart0.div[23]
.sym 57257 $abc$63009$new_n3286_
.sym 57258 rvsoc.uart0.status[9]
.sym 57259 rvsoc.spi0.rxbfr[3]
.sym 57260 rvsoc.mem_vdata[5][17]
.sym 57266 rvsoc.mem_vdata[1][31]
.sym 57268 rvsoc.mem_vdata[5][31]
.sym 57269 rvsoc.uart0.status[9]
.sym 57270 $abc$63009$new_n5266_
.sym 57271 rvsoc.uart0.div[9]
.sym 57272 rvsoc.mem_vdata[5][7]
.sym 57273 $abc$63009$new_n3567_
.sym 57274 $abc$63009$new_n3088_
.sym 57275 rvsoc.data_adrs[28]
.sym 57276 rvsoc.code_adrs[31]
.sym 57278 rvsoc.mem_vdata[0][31]
.sym 57279 $abc$63009$new_n3564_
.sym 57280 $abc$63009$new_n3566_
.sym 57281 rvsoc.mem_vdata[2][31]
.sym 57282 $abc$63009$new_ys__n4202_
.sym 57283 rvsoc.data_adrs[29]
.sym 57284 $abc$63009$new_n5267_
.sym 57287 rvsoc.mem_vdata[15][22]
.sym 57289 $abc$63009$new_n5264_
.sym 57290 rvsoc.mem_vdata[4][31]
.sym 57291 rvsoc.data_adrs[3]
.sym 57292 rvsoc.mem_vdata[4][7]
.sym 57293 $abc$63009$new_n3565_
.sym 57295 rvsoc.code_adrs[30]
.sym 57296 rvsoc.mem_vdata[3][31]
.sym 57297 rvsoc.data_adrs[2]
.sym 57299 rvsoc.data_adrs[28]
.sym 57300 rvsoc.data_adrs[29]
.sym 57301 rvsoc.mem_vdata[5][31]
.sym 57302 rvsoc.mem_vdata[4][31]
.sym 57305 rvsoc.data_adrs[29]
.sym 57306 rvsoc.mem_vdata[5][7]
.sym 57307 rvsoc.mem_vdata[4][7]
.sym 57308 rvsoc.data_adrs[28]
.sym 57311 rvsoc.mem_vdata[1][31]
.sym 57312 rvsoc.mem_vdata[3][31]
.sym 57313 rvsoc.data_adrs[28]
.sym 57314 rvsoc.data_adrs[29]
.sym 57317 rvsoc.uart0.status[9]
.sym 57318 rvsoc.data_adrs[2]
.sym 57319 rvsoc.uart0.div[9]
.sym 57320 rvsoc.data_adrs[3]
.sym 57323 rvsoc.data_adrs[28]
.sym 57324 rvsoc.data_adrs[29]
.sym 57325 rvsoc.mem_vdata[2][31]
.sym 57326 rvsoc.mem_vdata[0][31]
.sym 57329 $abc$63009$new_n3566_
.sym 57330 rvsoc.code_adrs[30]
.sym 57331 $abc$63009$new_n3567_
.sym 57332 $abc$63009$new_n3565_
.sym 57335 $abc$63009$new_n5267_
.sym 57336 $abc$63009$new_n3088_
.sym 57337 $abc$63009$new_n5266_
.sym 57338 $abc$63009$new_n5264_
.sym 57341 rvsoc.code_adrs[31]
.sym 57342 $abc$63009$new_ys__n4202_
.sym 57343 rvsoc.mem_vdata[15][22]
.sym 57344 $abc$63009$new_n3564_
.sym 57348 $abc$63009$new_n5161_
.sym 57349 $abc$63009$new_n5191_
.sym 57350 $abc$63009$new_ys__n7549_
.sym 57351 $abc$63009$new_n5085_
.sym 57352 rvsoc.mem_vdata[5][8]
.sym 57353 $abc$63009$new_ys__n7565_
.sym 57354 $abc$63009$new_n5058_
.sym 57355 $abc$63009$new_ys__n7569_
.sym 57358 rvsoc.cpu0.D_insn[10]
.sym 57359 rvsoc.cpu0.D_actv_pc[12]
.sym 57360 $abc$63009$new_ys__n11684_
.sym 57361 rvsoc.code_adrs[29]
.sym 57362 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$57001
.sym 57363 $abc$63009$techmap$techmap4075\rvsoc.eram.bram_mem.15.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4050_Y
.sym 57364 rvsoc.code_adrs[7]
.sym 57365 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 57366 rvsoc.mem_vdata[4][5]
.sym 57367 $abc$63009$new_n4037_
.sym 57368 rvsoc.mem_rcode[26]
.sym 57369 rvsoc.mem_vdata[15][10]
.sym 57370 rvsoc.uart0.rxbfr[1]
.sym 57371 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 57372 rvsoc.cpu0.D_insn[25]
.sym 57373 rvsoc.cpu0.F_insn[12]
.sym 57374 rvsoc.data_wdata[21]
.sym 57375 rvsoc.code_adrs[30]
.sym 57377 rvsoc.uart0.div[21]
.sym 57378 $abc$63009$new_ys__n7571_
.sym 57379 $abc$63009$new_ys__n7569_
.sym 57380 rvsoc.mem_vdata[15][30]
.sym 57381 $abc$63009$new_ys__n44_
.sym 57382 $abc$63009$new_ys__n2343_
.sym 57383 rvsoc.data_adrs[2]
.sym 57390 rvsoc.data_adrs[1]
.sym 57391 rvsoc.mem_vdata[15][30]
.sym 57395 rvsoc.uart0.status[21]
.sym 57396 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[0]
.sym 57398 rvsoc.uart0.tx_divcnt[6]
.sym 57401 rvsoc.uart0.div[21]
.sym 57403 rvsoc.uart0.tx_divcnt[1]
.sym 57405 $abc$63009$new_ys__n44_
.sym 57407 $abc$63009$new_n5796_
.sym 57408 rvsoc.cpu0.D_insn_typ[1]
.sym 57409 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 57410 $abc$63009$new_ys__n4202_
.sym 57411 rvsoc.cpu0.D_insn_typ[5]
.sym 57412 rvsoc.cpu0.D_op1[0]
.sym 57413 rvsoc.data_adrs[2]
.sym 57415 rvsoc.uart0.tx_divcnt[4]
.sym 57416 rvsoc.data_adrs[3]
.sym 57417 rvsoc.cpu0.D_op3[0]
.sym 57418 $abc$63009$new_n3230_
.sym 57419 rvsoc.data_adrs[0]
.sym 57424 rvsoc.uart0.tx_divcnt[6]
.sym 57428 rvsoc.data_adrs[2]
.sym 57429 rvsoc.data_adrs[3]
.sym 57430 rvsoc.uart0.div[21]
.sym 57431 rvsoc.uart0.status[21]
.sym 57434 rvsoc.mem_vdata[15][30]
.sym 57436 $abc$63009$new_n5796_
.sym 57437 $abc$63009$new_ys__n4202_
.sym 57440 rvsoc.uart0.tx_divcnt[1]
.sym 57446 $abc$63009$new_ys__n44_
.sym 57447 rvsoc.data_adrs[1]
.sym 57449 rvsoc.data_adrs[0]
.sym 57452 rvsoc.uart0.tx_divcnt[4]
.sym 57458 $abc$63009$new_n3230_
.sym 57459 rvsoc.cpu0.D_insn_typ[1]
.sym 57460 rvsoc.cpu0.D_insn_typ[5]
.sym 57461 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[0]
.sym 57464 rvsoc.cpu0.D_op1[0]
.sym 57466 rvsoc.cpu0.D_op3[0]
.sym 57468 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 57469 rvsoc.clka
.sym 57470 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 57473 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[2]
.sym 57474 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[3]
.sym 57475 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[4]
.sym 57476 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[5]
.sym 57477 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[6]
.sym 57478 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[7]
.sym 57479 $abc$63009$new_n3565_
.sym 57480 rvsoc.cpu0.sys_mcause[27]
.sym 57481 rvsoc.spi0.status[18]
.sym 57482 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[11]
.sym 57483 rvsoc.cpu0.D_insn_typ[9]
.sym 57484 rvsoc.eram.adrs[5]
.sym 57485 rvsoc.code_adrs[29]
.sym 57486 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$57001
.sym 57487 $abc$63009$new_n3185_
.sym 57488 rvsoc.uart0.div[11]
.sym 57489 $abc$63009$new_n5155_
.sym 57490 rvsoc.eram.adrs[4]
.sym 57491 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 57492 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 57493 rvsoc.data_wst[0]
.sym 57494 $abc$63009$new_ys__n7549_
.sym 57495 rvsoc.spi0.rxbfr[0]
.sym 57496 $abc$63009$new_ys__n1880_inv_
.sym 57497 rvsoc.cpu0.D_insn_typ[5]
.sym 57498 $abc$63009$new_n5951_
.sym 57499 $abc$63009$new_ys__n1880_inv_
.sym 57502 rvsoc.data_adrs[3]
.sym 57504 rvsoc.data_adrs[0]
.sym 57505 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 57506 $abc$63009$new_ys__n10983_inv_
.sym 57514 rvsoc.resetn
.sym 57518 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 57519 rvsoc.uart0.tx_divcnt[8]
.sym 57522 rvsoc.uart0.tx_divcnt[2]
.sym 57528 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[8]
.sym 57529 rvsoc.uart0.tx_divcnt[9]
.sym 57531 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[3]
.sym 57537 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[9]
.sym 57538 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[10]
.sym 57543 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[7]
.sym 57546 rvsoc.uart0.tx_divcnt[8]
.sym 57552 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[9]
.sym 57554 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 57559 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 57560 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[10]
.sym 57565 rvsoc.uart0.tx_divcnt[2]
.sym 57570 rvsoc.uart0.tx_divcnt[9]
.sym 57576 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[7]
.sym 57578 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 57582 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[3]
.sym 57583 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 57588 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 57590 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[8]
.sym 57591 rvsoc.resetn
.sym 57592 rvsoc.clkn
.sym 57593 rvsoc.uart0.status[0]_$glb_sr
.sym 57594 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[8]
.sym 57595 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[9]
.sym 57596 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[10]
.sym 57597 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[11]
.sym 57598 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[12]
.sym 57599 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[13]
.sym 57600 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[14]
.sym 57601 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[15]
.sym 57604 rvsoc.cpu0.F_next_pc[2]
.sym 57606 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[4]
.sym 57607 rvsoc.cpu0.D_insn[27]
.sym 57608 $abc$63009$new_ys__n37_inv_
.sym 57609 rvsoc.mem_vdata[15][18]
.sym 57610 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$57001
.sym 57611 rvsoc.uart0.status[21]
.sym 57612 rvsoc.uart0.tx_divcnt[6]
.sym 57613 rvsoc.uart0.div[10]
.sym 57614 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 57615 rvsoc.cpu0.F_next_pc[0]
.sym 57616 $abc$63009$auto$simplemap.cc:309:simplemap_lut$30116[0]
.sym 57617 rvsoc.data_adrs[6]
.sym 57618 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 57623 rvsoc.eram.adrs[3]
.sym 57626 rvsoc.eram.adrs[7]
.sym 57627 rvsoc.cpu0.D_actv_pc[14]
.sym 57628 rvsoc.mem_vdata[2][23]
.sym 57639 rvsoc.uart0.tx_divcnt[11]
.sym 57643 rvsoc.uart0.tx_divcnt[18]
.sym 57646 rvsoc.resetn
.sym 57647 rvsoc.uart0.tx_divcnt[19]
.sym 57648 rvsoc.uart0.tx_divcnt[17]
.sym 57649 rvsoc.uart0.tx_divcnt[12]
.sym 57657 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[14]
.sym 57662 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[11]
.sym 57663 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 57664 rvsoc.uart0.tx_divcnt[14]
.sym 57670 rvsoc.uart0.tx_divcnt[17]
.sym 57675 rvsoc.uart0.tx_divcnt[14]
.sym 57683 rvsoc.uart0.tx_divcnt[12]
.sym 57686 rvsoc.uart0.tx_divcnt[18]
.sym 57693 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 57694 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[11]
.sym 57700 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 57701 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[14]
.sym 57705 rvsoc.uart0.tx_divcnt[19]
.sym 57711 rvsoc.uart0.tx_divcnt[11]
.sym 57714 rvsoc.resetn
.sym 57715 rvsoc.clkn
.sym 57716 rvsoc.uart0.status[0]_$glb_sr
.sym 57717 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[16]
.sym 57718 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[17]
.sym 57719 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[18]
.sym 57720 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[19]
.sym 57721 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[20]
.sym 57722 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[21]
.sym 57723 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[22]
.sym 57724 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[23]
.sym 57726 rvsoc.cpu0.E_actv_pc[5]
.sym 57728 rvsoc.data_wdata[4]
.sym 57729 rvsoc.code_adrs[5]
.sym 57730 rvsoc.cpu0.E_next_pc[27]
.sym 57733 rvsoc.code_adrs[30]
.sym 57734 rvsoc.resetn
.sym 57735 rvsoc.uart0.tx_divcnt[19]
.sym 57736 $abc$63009$new_n5830_
.sym 57737 rvsoc.uart0.tx_divcnt[12]
.sym 57738 rvsoc.data_wdata[11]
.sym 57739 rvsoc.uart0.tx_divcnt[18]
.sym 57740 rvsoc.data_adrs[10]
.sym 57742 rvsoc.data_adrs[0]
.sym 57744 rvsoc.cpu0.D_insn[30]
.sym 57745 rvsoc.cpu0.D_next_pc[18]
.sym 57747 $abc$63009$new_n3290_
.sym 57748 rvsoc.uart0.div[23]
.sym 57749 rvsoc.cpu0.D_actv_pc[5]
.sym 57750 rvsoc.cpu0.D_insn[11]
.sym 57752 rvsoc.eram.adrs[6]
.sym 57774 rvsoc.uart0.tx_divcnt[23]
.sym 57775 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[17]
.sym 57776 rvsoc.resetn
.sym 57778 rvsoc.uart0.tx_divcnt[20]
.sym 57780 rvsoc.uart0.tx_divcnt[29]
.sym 57781 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[23]
.sym 57783 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 57786 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[20]
.sym 57787 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[29]
.sym 57788 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[22]
.sym 57791 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 57792 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[23]
.sym 57798 rvsoc.uart0.tx_divcnt[20]
.sym 57803 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 57806 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[22]
.sym 57810 rvsoc.uart0.tx_divcnt[29]
.sym 57816 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[20]
.sym 57817 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 57822 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 57823 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[17]
.sym 57827 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 57829 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[29]
.sym 57836 rvsoc.uart0.tx_divcnt[23]
.sym 57837 rvsoc.resetn
.sym 57838 rvsoc.clkn
.sym 57839 rvsoc.uart0.status[0]_$glb_sr
.sym 57840 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[24]
.sym 57841 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[25]
.sym 57842 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[26]
.sym 57843 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[27]
.sym 57844 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[28]
.sym 57845 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[29]
.sym 57846 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[30]
.sym 57847 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[31]
.sym 57848 rvsoc.cpu0.D_next_pc[0]
.sym 57850 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[14]
.sym 57851 $abc$63009$new_ys__n12436_inv_
.sym 57852 rvsoc.eram.adrs[4]
.sym 57853 $abc$63009$new_ys__n2204_inv_
.sym 57854 $abc$63009$new_ys__n2493_inv_
.sym 57855 $abc$63009$new_ys__n6071_
.sym 57856 rvsoc.cpu0.F_next_pc[7]
.sym 57857 rvsoc.code_adrs[7]
.sym 57858 rvsoc.uart0.div[29]
.sym 57860 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 57861 $abc$63009$new_n4119_
.sym 57862 $abc$63009$new_ys__n1872_inv_
.sym 57863 rvsoc.cpu0.D_actv_pc[2]
.sym 57864 rvsoc.cpu0.D_insn[25]
.sym 57865 $abc$63009$new_ys__n2347_inv_
.sym 57866 rvsoc.cpu0.D_actv_pc[4]
.sym 57867 $abc$63009$new_ys__n2343_
.sym 57869 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[30]
.sym 57870 rvsoc.data_wdata[21]
.sym 57871 rvsoc.code_adrs[30]
.sym 57872 rvsoc.uart0.tx_divcnt[27]
.sym 57873 rvsoc.cpu0.F_insn[12]
.sym 57874 rvsoc.eram.adrs[2]
.sym 57875 rvsoc.data_adrs[2]
.sym 57883 rvsoc.resetn
.sym 57889 rvsoc.uart0.tx_divcnt[26]
.sym 57896 rvsoc.uart0.tx_divcnt[25]
.sym 57897 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 57898 rvsoc.uart0.tx_divcnt[27]
.sym 57899 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[26]
.sym 57901 rvsoc.uart0.tx_divcnt[24]
.sym 57905 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[24]
.sym 57906 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[25]
.sym 57909 rvsoc.uart0.tx_divcnt[30]
.sym 57914 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[26]
.sym 57916 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 57923 rvsoc.uart0.tx_divcnt[24]
.sym 57927 rvsoc.uart0.tx_divcnt[26]
.sym 57933 rvsoc.uart0.tx_divcnt[25]
.sym 57938 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 57939 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[24]
.sym 57946 rvsoc.uart0.tx_divcnt[30]
.sym 57951 rvsoc.uart0.tx_divcnt[27]
.sym 57957 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 57959 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[25]
.sym 57960 rvsoc.resetn
.sym 57961 rvsoc.clkn
.sym 57962 rvsoc.uart0.status[0]_$glb_sr
.sym 57963 rvsoc.code_adrs[18]
.sym 57964 rvsoc.code_adrs[21]
.sym 57965 $abc$63009$new_n3459_
.sym 57966 $abc$63009$new_n3483_
.sym 57967 rvsoc.cpu0.E_next_pc[19]
.sym 57968 rvsoc.cpu0.E_next_pc[15]
.sym 57969 rvsoc.cpu0.E_actv_pc[15]
.sym 57970 rvsoc.code_adrs[22]
.sym 57971 rvsoc.code_adrs[13]
.sym 57972 $abc$63009$new_ys__n9835_inv_
.sym 57974 rvsoc.code_adrs[13]
.sym 57975 rvsoc.code_adrs[10]
.sym 57976 rvsoc.code_adrs[31]
.sym 57977 rvsoc.code_adrs[15]
.sym 57978 rvsoc.eram.adrs[4]
.sym 57979 rvsoc.resetn
.sym 57980 rvsoc.data_wdata[8]
.sym 57981 rvsoc.data_wdata[22]
.sym 57982 rvsoc.data_wdata[2]
.sym 57983 rvsoc.code_adrs[10]
.sym 57984 rvsoc.data_adrs[1]
.sym 57985 rvsoc.cpu0.D_insn_typ[10]
.sym 57986 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 57987 $abc$63009$new_ys__n10983_inv_
.sym 57988 rvsoc.uart0.tx_divcnt[30]
.sym 57989 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[27]
.sym 57990 rvsoc.uart0.tx_divcnt[28]
.sym 57991 $abc$63009$new_ys__n1880_inv_
.sym 57992 rvsoc.spi0.rxbfr[0]
.sym 57993 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[8]
.sym 57994 $abc$63009$new_ys__n3517_
.sym 57995 rvsoc.cpu0.sys_mcause[13]
.sym 57996 rvsoc.uart0.div[23]
.sym 57997 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 57998 rvsoc.uart0.tx_divcnt[31]
.sym 58007 rvsoc.cpu0.D_insn_typ[12]
.sym 58010 $abc$63009$new_ys__n3517_
.sym 58011 rvsoc.uart0.tx_divcnt[28]
.sym 58013 rvsoc.cpu0.D_op1[11]
.sym 58015 rvsoc.uart0.tx_divcnt[31]
.sym 58016 rvsoc.cpu0.F_next_pc[18]
.sym 58017 rvsoc.data_wdata[22]
.sym 58019 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[31]
.sym 58022 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 58023 $abc$63009$new_n3483_
.sym 58024 rvsoc.cpu0.D_insn_typ[13]
.sym 58027 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[11]
.sym 58031 rvsoc.cpu0.F_next_pc[7]
.sym 58034 rvsoc.cpu0.F_next_pc[13]
.sym 58037 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[31]
.sym 58044 rvsoc.uart0.tx_divcnt[31]
.sym 58049 $abc$63009$new_ys__n3517_
.sym 58050 $abc$63009$new_n3483_
.sym 58051 rvsoc.data_wdata[22]
.sym 58055 rvsoc.cpu0.D_insn_typ[12]
.sym 58056 rvsoc.cpu0.D_insn_typ[13]
.sym 58057 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[11]
.sym 58058 rvsoc.cpu0.D_op1[11]
.sym 58062 rvsoc.cpu0.F_next_pc[18]
.sym 58068 rvsoc.cpu0.F_next_pc[7]
.sym 58074 rvsoc.cpu0.F_next_pc[13]
.sym 58081 rvsoc.uart0.tx_divcnt[28]
.sym 58083 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 58084 rvsoc.clka
.sym 58086 $abc$63009$new_ys__n2347_inv_
.sym 58087 rvsoc.code_adrs[23]
.sym 58088 rvsoc.code_adrs[26]
.sym 58089 $abc$63009$new_ys__n349_inv_
.sym 58090 rvsoc.code_adrs[16]
.sym 58091 rvsoc.mem_vdata[4][2]
.sym 58092 $abc$63009$new_ys__n350_inv_
.sym 58093 rvsoc.code_adrs[25]
.sym 58094 $abc$63009$new_ys__n9201_
.sym 58098 rvsoc.mem_vdata[2][22]
.sym 58099 $PACKER_GND_NET
.sym 58100 $PACKER_GND_NET
.sym 58101 rvsoc.cpu0.D_actv_pc[7]
.sym 58102 rvsoc.uart0.div[25]
.sym 58103 rvsoc.code_adrs[22]
.sym 58104 rvsoc.resetn
.sym 58105 rvsoc.data_wdata[22]
.sym 58106 $abc$63009$new_n3820_
.sym 58107 $abc$63009$new_ys__n1829_
.sym 58109 rvsoc.cpu0.D_actv_pc[24]
.sym 58110 rvsoc.cpu0.D_actv_pc[13]
.sym 58111 rvsoc.cpu0.sysregs[1][20]
.sym 58113 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[28]
.sym 58114 rvsoc.cpu0.D_insn_typ[13]
.sym 58115 rvsoc.data_wdata[24]
.sym 58116 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 58117 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 58118 rvsoc.cpu0.D_insn[14]
.sym 58119 rvsoc.cpu0.E_take_Br
.sym 58120 rvsoc.cpu0.F_next_pc[13]
.sym 58121 rvsoc.cpu0.E_Br_adrs[24]
.sym 58128 rvsoc.cpu0.E_Br_adrs[15]
.sym 58129 rvsoc.cpu0.E_take_Br
.sym 58130 rvsoc.cpu0.E_Br_adrs[13]
.sym 58131 $abc$63009$new_ys__n1685_
.sym 58133 rvsoc.cpu0.F_next_pc[15]
.sym 58135 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[31]
.sym 58136 $abc$63009$new_n4119_
.sym 58137 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[28]
.sym 58139 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[30]
.sym 58141 rvsoc.cpu0.D_next_pc[13]
.sym 58146 rvsoc.cpu0.F_next_pc[13]
.sym 58147 $abc$63009$new_ys__n10983_inv_
.sym 58148 $abc$63009$new_n4467_
.sym 58149 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[27]
.sym 58151 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 58154 rvsoc.resetn
.sym 58155 rvsoc.cpu0.sys_mcause[13]
.sym 58157 $abc$63009$new_ys__n1692_inv_
.sym 58160 $abc$63009$new_ys__n10983_inv_
.sym 58161 rvsoc.cpu0.D_next_pc[13]
.sym 58162 $abc$63009$new_ys__n1685_
.sym 58163 $abc$63009$new_n4467_
.sym 58166 rvsoc.cpu0.E_Br_adrs[15]
.sym 58167 rvsoc.cpu0.F_next_pc[15]
.sym 58169 rvsoc.cpu0.E_take_Br
.sym 58173 rvsoc.cpu0.F_next_pc[13]
.sym 58174 rvsoc.cpu0.E_take_Br
.sym 58175 rvsoc.cpu0.E_Br_adrs[13]
.sym 58178 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[31]
.sym 58180 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 58184 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[27]
.sym 58187 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 58190 $abc$63009$new_ys__n1692_inv_
.sym 58191 $abc$63009$new_n4119_
.sym 58192 rvsoc.cpu0.sys_mcause[13]
.sym 58197 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[30]
.sym 58199 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 58202 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 58204 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[28]
.sym 58206 rvsoc.resetn
.sym 58207 rvsoc.clkn
.sym 58208 rvsoc.uart0.status[0]_$glb_sr
.sym 58209 rvsoc.cpu0.D_next_pc[22]
.sym 58210 rvsoc.cpu0.D_actv_pc[21]
.sym 58211 $abc$63009$new_n3121_
.sym 58212 rvsoc.cpu0.D_next_pc[19]
.sym 58213 rvsoc.cpu0.D_next_pc[26]
.sym 58214 rvsoc.code_adrs[24]
.sym 58215 rvsoc.code_adrs[19]
.sym 58216 rvsoc.cpu0.D_actv_pc[23]
.sym 58217 rvsoc.cpu0.E_op1[8]
.sym 58221 $abc$63009$new_n4466_
.sym 58222 rvsoc.data_wdata[3]
.sym 58223 rvsoc.cpu0.D_actv_pc[26]
.sym 58224 rvsoc.eram.adrs[4]
.sym 58225 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 58226 $abc$63009$new_n3747_
.sym 58227 $abc$63009$new_n5820_
.sym 58228 rvsoc.uart0.div[2]
.sym 58229 rvsoc.data_wdata[29]
.sym 58230 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$57001
.sym 58231 rvsoc.data_wdata[8]
.sym 58232 rvsoc.data_wdata[10]
.sym 58233 rvsoc.cpu0.D_next_pc[18]
.sym 58234 rvsoc.cpu0.sys_mcause[19]
.sym 58235 rvsoc.uart0.div[23]
.sym 58236 rvsoc.cpu0.D_actv_pc[2]
.sym 58237 rvsoc.cpu0.D_insn[30]
.sym 58238 rvsoc.code_adrs[19]
.sym 58239 $abc$63009$new_n3290_
.sym 58240 rvsoc.cpu0.D_actv_pc[23]
.sym 58241 rvsoc.cpu0.D_actv_pc[5]
.sym 58242 rvsoc.cpu0.D_insn[11]
.sym 58243 rvsoc.cpu0.D_actv_pc[6]
.sym 58244 rvsoc.cpu0.D_actv_pc[21]
.sym 58250 rvsoc.cpu0.sys_mcause[19]
.sym 58251 rvsoc.cpu0.E_next_pc[31]
.sym 58252 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 58253 rvsoc.cpu0.D_op1[14]
.sym 58254 $abc$63009$new_n3311_
.sym 58255 $abc$63009$new_ys__n1872_inv_
.sym 58256 rvsoc.cpu0.E_actv_pc[31]
.sym 58257 flash_clk
.sym 58258 rvsoc.spi0.tx_prevclk
.sym 58259 $abc$63009$new_ys__n10983_inv_
.sym 58260 $abc$63009$new_ys__n2493_inv_
.sym 58261 rvsoc.resetn
.sym 58262 $abc$63009$new_n4119_
.sym 58264 $abc$63009$new_ys__n1767_
.sym 58265 rvsoc.cpu0.sys_mcause[7]
.sym 58266 rvsoc.cpu0.D_op2[7]
.sym 58267 $abc$63009$new_ys__n1602_inv_
.sym 58268 rvsoc.spi0.status[0]
.sym 58269 $abc$63009$new_n4332_
.sym 58270 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[14]
.sym 58271 rvsoc.cpu0.D_insn_typ[7]
.sym 58272 rvsoc.cpu0.D_next_pc[7]
.sym 58274 rvsoc.cpu0.D_insn_typ[13]
.sym 58275 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[14]
.sym 58276 $abc$63009$new_n5962_
.sym 58277 rvsoc.cpu0.D_insn_typ[12]
.sym 58278 rvsoc.cpu0.D_insn[14]
.sym 58281 rvsoc.cpu0.D_insn_typ[3]
.sym 58283 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[14]
.sym 58284 rvsoc.cpu0.D_insn[14]
.sym 58285 rvsoc.cpu0.D_insn_typ[3]
.sym 58286 rvsoc.cpu0.D_insn_typ[7]
.sym 58289 $abc$63009$new_ys__n1767_
.sym 58290 rvsoc.cpu0.D_next_pc[7]
.sym 58291 $abc$63009$new_n4332_
.sym 58292 $abc$63009$new_ys__n10983_inv_
.sym 58295 $abc$63009$new_ys__n10983_inv_
.sym 58296 $abc$63009$new_n5962_
.sym 58301 $abc$63009$new_n4119_
.sym 58302 rvsoc.cpu0.sys_mcause[7]
.sym 58303 $abc$63009$new_ys__n1872_inv_
.sym 58304 rvsoc.cpu0.D_op2[7]
.sym 58307 rvsoc.cpu0.D_insn_typ[12]
.sym 58308 rvsoc.cpu0.D_op1[14]
.sym 58309 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[14]
.sym 58310 rvsoc.cpu0.D_insn_typ[13]
.sym 58313 $abc$63009$new_ys__n2493_inv_
.sym 58314 $abc$63009$new_n3311_
.sym 58315 rvsoc.cpu0.E_next_pc[31]
.sym 58316 rvsoc.cpu0.E_actv_pc[31]
.sym 58320 $abc$63009$new_ys__n1602_inv_
.sym 58321 rvsoc.cpu0.sys_mcause[19]
.sym 58322 $abc$63009$new_n4119_
.sym 58325 rvsoc.spi0.tx_prevclk
.sym 58326 rvsoc.resetn
.sym 58327 flash_clk
.sym 58328 rvsoc.spi0.status[0]
.sym 58329 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 58330 rvsoc.clka
.sym 58331 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$35817[0]_$glb_sr
.sym 58332 rvsoc.mem_vdata[5][10]
.sym 58333 rvsoc.code_adrs[20]
.sym 58334 rvsoc.code_adrs[27]
.sym 58335 rvsoc.mem_vdata[5][0]
.sym 58336 $abc$63009$new_ys__n1557_inv_
.sym 58337 rvsoc.mem_vdata[5][12]
.sym 58338 $abc$63009$new_n4668_
.sym 58339 rvsoc.mem_vdata[5][4]
.sym 58340 $abc$63009$new_ys__n6023_
.sym 58341 rvsoc.code_adrs[24]
.sym 58344 rvsoc.spi0.tx_prevclk
.sym 58345 rvsoc.code_adrs[19]
.sym 58346 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 58347 $abc$63009$new_ys__n1662_inv_
.sym 58348 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[17]
.sym 58349 rvsoc.data_wdata[17]
.sym 58350 $abc$63009$new_n4119_
.sym 58351 $abc$63009$new_n4399_
.sym 58352 rvsoc.cpu0.sys_count[46]
.sym 58353 rvsoc.cpu0.D_actv_pc[21]
.sym 58354 rvsoc.cpu0.sys_mcause[7]
.sym 58355 rvsoc.cpu0.E_next_pc[31]
.sym 58356 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[9]
.sym 58357 rvsoc.cpu0.D_actv_pc[4]
.sym 58358 rvsoc.spi0.log2div[2]
.sym 58359 $abc$63009$new_ys__n2343_
.sym 58360 rvsoc.cpu0.D_next_pc[26]
.sym 58361 rvsoc.cpu0.D_insn[25]
.sym 58362 rvsoc.data_wdata[21]
.sym 58363 $abc$63009$new_n3518_
.sym 58364 rvsoc.cpu0.F_next_pc[28]
.sym 58365 rvsoc.cpu0.F_insn[12]
.sym 58366 rvsoc.cpu0.D_actv_pc[10]
.sym 58367 rvsoc.data_adrs[2]
.sym 58373 $abc$63009$new_n4645_
.sym 58374 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[9]
.sym 58375 rvsoc.cpu0.E_take_Br
.sym 58376 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[4]
.sym 58377 rvsoc.cpu0.D_insn_typ[10]
.sym 58378 rvsoc.cpu0.F_next_pc[31]
.sym 58379 rvsoc.cpu0.D_insn_typ[12]
.sym 58380 rvsoc.cpu0.D_insn_typ[12]
.sym 58381 rvsoc.cpu0.sysregs[1][20]
.sym 58382 rvsoc.cpu0.D_op1[9]
.sym 58383 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[3]
.sym 58385 rvsoc.cpu0.D_actv_pc[31]
.sym 58386 rvsoc.cpu0.D_insn_typ[13]
.sym 58387 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[7]
.sym 58389 rvsoc.cpu0.D_op1[3]
.sym 58390 rvsoc.cpu0.D_op1[4]
.sym 58392 rvsoc.cpu0.E_Br_adrs[31]
.sym 58394 $abc$63009$new_ys__n6086_
.sym 58397 $abc$63009$new_n5918_
.sym 58400 $abc$63009$new_n3747_
.sym 58402 $abc$63009$new_ys__n2027_inv_
.sym 58403 rvsoc.cpu0.D_insn_typ[13]
.sym 58404 rvsoc.cpu0.D_op1[7]
.sym 58406 $abc$63009$new_ys__n2027_inv_
.sym 58408 $abc$63009$new_n3747_
.sym 58409 rvsoc.cpu0.sysregs[1][20]
.sym 58412 rvsoc.cpu0.D_op1[4]
.sym 58413 rvsoc.cpu0.D_insn_typ[12]
.sym 58414 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[4]
.sym 58415 rvsoc.cpu0.D_insn_typ[13]
.sym 58418 rvsoc.cpu0.D_op1[3]
.sym 58419 rvsoc.cpu0.D_insn_typ[13]
.sym 58420 rvsoc.cpu0.D_insn_typ[12]
.sym 58421 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[3]
.sym 58424 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[9]
.sym 58425 rvsoc.cpu0.D_insn_typ[13]
.sym 58426 rvsoc.cpu0.D_insn_typ[12]
.sym 58427 rvsoc.cpu0.D_op1[9]
.sym 58430 rvsoc.cpu0.E_take_Br
.sym 58431 rvsoc.cpu0.E_Br_adrs[31]
.sym 58433 rvsoc.cpu0.F_next_pc[31]
.sym 58436 rvsoc.cpu0.D_insn_typ[12]
.sym 58437 rvsoc.cpu0.D_op1[7]
.sym 58438 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[7]
.sym 58439 rvsoc.cpu0.D_insn_typ[13]
.sym 58445 rvsoc.cpu0.D_actv_pc[31]
.sym 58448 $abc$63009$new_ys__n6086_
.sym 58449 $abc$63009$new_n4645_
.sym 58450 $abc$63009$new_n5918_
.sym 58451 rvsoc.cpu0.D_insn_typ[10]
.sym 58452 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 58453 rvsoc.clka
.sym 58455 $abc$63009$new_n4708_
.sym 58456 rvsoc.cpu0.E_next_pc[25]
.sym 58457 $abc$63009$new_n4605_
.sym 58458 $abc$63009$new_n4584_
.sym 58459 $abc$63009$new_n4715_
.sym 58460 rvsoc.cpu0.E_next_pc[26]
.sym 58461 $abc$63009$new_n4714_
.sym 58462 $abc$63009$new_ys__n1612_
.sym 58463 rvsoc.cpu0.E_funct3[1]
.sym 58465 rvsoc.cpu0.D_op1[4]
.sym 58466 rvsoc.cpu0.D_op2[25]
.sym 58467 $abc$63009$new_n4645_
.sym 58468 rvsoc.cpu0.D_insn[22]
.sym 58470 rvsoc.spi0.log2div[4]
.sym 58471 rvsoc.cpu0.D_op2[17]
.sym 58472 rvsoc.cpu0.D_actv_pc[29]
.sym 58474 rvsoc.mem_vdata[5][10]
.sym 58476 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 58477 $abc$63009$new_ys__n5413_inv_
.sym 58478 rvsoc.cpu0.E_take_Br
.sym 58479 $abc$63009$new_ys__n1880_inv_
.sym 58480 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[15]
.sym 58481 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[1]
.sym 58482 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 58483 rvsoc.cpu0.E_op1[2]
.sym 58484 $abc$63009$new_ys__n10983_inv_
.sym 58485 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[8]
.sym 58486 rvsoc.spi0.log2div[0]
.sym 58487 $abc$63009$new_ys__n10983_inv_
.sym 58488 rvsoc.uart0.div[23]
.sym 58489 rvsoc.cpu0.D_next_pc[24]
.sym 58490 rvsoc.cpu0.D_op2[18]
.sym 58498 rvsoc.cpu0.D_insn[27]
.sym 58499 rvsoc.cpu0.D_insn[8]
.sym 58501 rvsoc.cpu0.D_actv_pc[7]
.sym 58502 rvsoc.cpu0.D_insn[9]
.sym 58505 rvsoc.cpu0.D_actv_pc[8]
.sym 58506 rvsoc.cpu0.D_actv_pc[2]
.sym 58509 rvsoc.cpu0.D_insn[26]
.sym 58512 rvsoc.cpu0.D_insn[11]
.sym 58513 rvsoc.cpu0.D_actv_pc[5]
.sym 58515 rvsoc.cpu0.D_actv_pc[6]
.sym 58516 rvsoc.cpu0.D_actv_pc[3]
.sym 58517 rvsoc.cpu0.D_insn[10]
.sym 58520 rvsoc.cpu0.D_actv_pc[4]
.sym 58521 rvsoc.cpu0.D_insn[25]
.sym 58524 rvsoc.cpu0.D_insn[28]
.sym 58525 rvsoc.cpu0.D_actv_pc[1]
.sym 58528 $auto$alumacc.cc:474:replace_alu$3196.C[2]
.sym 58530 rvsoc.cpu0.D_insn[8]
.sym 58531 rvsoc.cpu0.D_actv_pc[1]
.sym 58534 $auto$alumacc.cc:474:replace_alu$3196.C[3]
.sym 58536 rvsoc.cpu0.D_insn[9]
.sym 58537 rvsoc.cpu0.D_actv_pc[2]
.sym 58538 $auto$alumacc.cc:474:replace_alu$3196.C[2]
.sym 58540 $auto$alumacc.cc:474:replace_alu$3196.C[4]
.sym 58542 rvsoc.cpu0.D_insn[10]
.sym 58543 rvsoc.cpu0.D_actv_pc[3]
.sym 58544 $auto$alumacc.cc:474:replace_alu$3196.C[3]
.sym 58546 $auto$alumacc.cc:474:replace_alu$3196.C[5]
.sym 58548 rvsoc.cpu0.D_insn[11]
.sym 58549 rvsoc.cpu0.D_actv_pc[4]
.sym 58550 $auto$alumacc.cc:474:replace_alu$3196.C[4]
.sym 58552 $auto$alumacc.cc:474:replace_alu$3196.C[6]
.sym 58554 rvsoc.cpu0.D_actv_pc[5]
.sym 58555 rvsoc.cpu0.D_insn[25]
.sym 58556 $auto$alumacc.cc:474:replace_alu$3196.C[5]
.sym 58558 $auto$alumacc.cc:474:replace_alu$3196.C[7]
.sym 58560 rvsoc.cpu0.D_insn[26]
.sym 58561 rvsoc.cpu0.D_actv_pc[6]
.sym 58562 $auto$alumacc.cc:474:replace_alu$3196.C[6]
.sym 58564 $auto$alumacc.cc:474:replace_alu$3196.C[8]
.sym 58566 rvsoc.cpu0.D_actv_pc[7]
.sym 58567 rvsoc.cpu0.D_insn[27]
.sym 58568 $auto$alumacc.cc:474:replace_alu$3196.C[7]
.sym 58570 $auto$alumacc.cc:474:replace_alu$3196.C[9]
.sym 58572 rvsoc.cpu0.D_actv_pc[8]
.sym 58573 rvsoc.cpu0.D_insn[28]
.sym 58574 $auto$alumacc.cc:474:replace_alu$3196.C[8]
.sym 58578 rvsoc.cpu0.D_actv_pc[4]
.sym 58579 rvsoc.cpu0.D_next_pc[25]
.sym 58580 rvsoc.cpu0.D_actv_pc[14]
.sym 58581 rvsoc.cpu0.D_next_pc[28]
.sym 58582 $abc$63009$new_n4737_
.sym 58583 rvsoc.cpu0.D_actv_pc[1]
.sym 58584 rvsoc.cpu0.D_next_pc[20]
.sym 58585 rvsoc.cpu0.D_next_pc[30]
.sym 58586 $abc$63009$new_n4709_
.sym 58587 $abc$63009$new_ys__n10982_
.sym 58588 rvsoc.cpu0.D_op1[21]
.sym 58589 rvsoc.spi0.bitcount[3]
.sym 58590 rvsoc.data_wdata[28]
.sym 58591 rvsoc.cpu0.D_funct3[0]
.sym 58592 $abc$63009$new_n4446_
.sym 58593 $abc$63009$new_n4584_
.sym 58594 rvsoc.cpu0.D_insn[27]
.sym 58595 rvsoc.cpu0.D_op2[2]
.sym 58596 rvsoc.data_adrs[3]
.sym 58597 rvsoc.data_wdata[12]
.sym 58598 $PACKER_VCC_NET
.sym 58599 rvsoc.cpu0.D_actv_pc[24]
.sym 58600 rvsoc.data_adrs[3]
.sym 58601 rvsoc.cpu0.D_actv_pc[8]
.sym 58602 rvsoc.cpu0.D_actv_pc[3]
.sym 58603 $abc$63009$new_ys__n1527_inv_
.sym 58604 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 58605 rvsoc.cpu0.D_actv_pc[28]
.sym 58606 rvsoc.cpu0.D_actv_pc[17]
.sym 58607 $abc$63009$new_n3872_
.sym 58608 rvsoc.cpu0.D_op1[21]
.sym 58609 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 58610 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[26]
.sym 58611 rvsoc.data_wdata[24]
.sym 58612 rvsoc.cpu0.D_insn_typ[13]
.sym 58613 rvsoc.cpu0.D_actv_pc[13]
.sym 58614 $auto$alumacc.cc:474:replace_alu$3196.C[9]
.sym 58621 rvsoc.cpu0.D_insn[7]
.sym 58624 rvsoc.cpu0.D_insn[31]
.sym 58627 rvsoc.cpu0.D_actv_pc[9]
.sym 58629 rvsoc.cpu0.D_actv_pc[16]
.sym 58631 rvsoc.cpu0.D_actv_pc[15]
.sym 58637 rvsoc.cpu0.D_insn[29]
.sym 58638 rvsoc.cpu0.D_actv_pc[10]
.sym 58639 rvsoc.cpu0.D_insn[30]
.sym 58641 rvsoc.cpu0.D_insn[31]
.sym 58642 rvsoc.cpu0.D_actv_pc[11]
.sym 58645 rvsoc.cpu0.D_actv_pc[14]
.sym 58646 rvsoc.cpu0.D_actv_pc[12]
.sym 58650 rvsoc.cpu0.D_actv_pc[13]
.sym 58651 $auto$alumacc.cc:474:replace_alu$3196.C[10]
.sym 58653 rvsoc.cpu0.D_actv_pc[9]
.sym 58654 rvsoc.cpu0.D_insn[29]
.sym 58655 $auto$alumacc.cc:474:replace_alu$3196.C[9]
.sym 58657 $auto$alumacc.cc:474:replace_alu$3196.C[11]
.sym 58659 rvsoc.cpu0.D_insn[30]
.sym 58660 rvsoc.cpu0.D_actv_pc[10]
.sym 58661 $auto$alumacc.cc:474:replace_alu$3196.C[10]
.sym 58663 $auto$alumacc.cc:474:replace_alu$3196.C[12]
.sym 58665 rvsoc.cpu0.D_actv_pc[11]
.sym 58666 rvsoc.cpu0.D_insn[7]
.sym 58667 $auto$alumacc.cc:474:replace_alu$3196.C[11]
.sym 58669 $auto$alumacc.cc:474:replace_alu$3196.C[13]
.sym 58671 rvsoc.cpu0.D_actv_pc[12]
.sym 58672 rvsoc.cpu0.D_insn[31]
.sym 58673 $auto$alumacc.cc:474:replace_alu$3196.C[12]
.sym 58675 $auto$alumacc.cc:474:replace_alu$3196.C[14]
.sym 58677 rvsoc.cpu0.D_insn[31]
.sym 58678 rvsoc.cpu0.D_actv_pc[13]
.sym 58679 $auto$alumacc.cc:474:replace_alu$3196.C[13]
.sym 58681 $auto$alumacc.cc:474:replace_alu$3196.C[15]
.sym 58683 rvsoc.cpu0.D_insn[31]
.sym 58684 rvsoc.cpu0.D_actv_pc[14]
.sym 58685 $auto$alumacc.cc:474:replace_alu$3196.C[14]
.sym 58687 $auto$alumacc.cc:474:replace_alu$3196.C[16]
.sym 58689 rvsoc.cpu0.D_actv_pc[15]
.sym 58690 rvsoc.cpu0.D_insn[31]
.sym 58691 $auto$alumacc.cc:474:replace_alu$3196.C[15]
.sym 58693 $auto$alumacc.cc:474:replace_alu$3196.C[17]
.sym 58695 rvsoc.cpu0.D_insn[31]
.sym 58696 rvsoc.cpu0.D_actv_pc[16]
.sym 58697 $auto$alumacc.cc:474:replace_alu$3196.C[16]
.sym 58701 $abc$63009$new_ys__n1467_inv_
.sym 58702 $abc$63009$new_n4797_
.sym 58703 rvsoc.cpu0.D_insn[19]
.sym 58704 $abc$63009$new_n3860_
.sym 58705 $abc$63009$new_ys__n1437_inv_
.sym 58706 $abc$63009$new_ys__n1497_inv_
.sym 58707 $abc$63009$new_n4752_
.sym 58708 $abc$63009$new_n4867_
.sym 58709 rvsoc.cpu0.D_insn_typ[3]
.sym 58712 rvsoc.cpu0.E_op1[9]
.sym 58713 rvsoc.cpu0.D_op1[10]
.sym 58714 rvsoc.cpu0.D_op1[13]
.sym 58715 rvsoc.cpu0.D_actv_pc[16]
.sym 58716 $abc$63009$new_n4119_
.sym 58717 rvsoc.cpu0.D_op2[24]
.sym 58718 rvsoc.cpu0.F_actv_pc[15]
.sym 58719 $abc$63009$new_ys__n1532_
.sym 58720 rvsoc.cpu0.sys_count[18]
.sym 58721 rvsoc.cpu0.F_next_pc[2]
.sym 58722 rvsoc.data_wdata[16]
.sym 58724 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 58725 rvsoc.cpu0.D_insn[30]
.sym 58726 rvsoc.uart0.div[23]
.sym 58727 rvsoc.cpu0.D_insn[31]
.sym 58728 rvsoc.cpu0.D_actv_pc[23]
.sym 58729 rvsoc.cpu0.D_insn[30]
.sym 58730 $abc$63009$new_n5049_
.sym 58731 $abc$63009$new_n5151_
.sym 58732 rvsoc.cpu0.D_actv_pc[20]
.sym 58733 rvsoc.cpu0.D_insn[28]
.sym 58734 rvsoc.cpu0.D_actv_pc[18]
.sym 58735 rvsoc.data_wdata[10]
.sym 58736 rvsoc.cpu0.D_actv_pc[13]
.sym 58737 $auto$alumacc.cc:474:replace_alu$3196.C[17]
.sym 58743 rvsoc.cpu0.D_actv_pc[21]
.sym 58745 rvsoc.cpu0.D_insn[31]
.sym 58749 rvsoc.cpu0.D_actv_pc[22]
.sym 58752 rvsoc.cpu0.D_actv_pc[23]
.sym 58753 rvsoc.cpu0.D_insn[31]
.sym 58756 rvsoc.cpu0.D_actv_pc[20]
.sym 58758 rvsoc.cpu0.D_actv_pc[18]
.sym 58766 rvsoc.cpu0.D_actv_pc[17]
.sym 58768 rvsoc.cpu0.D_actv_pc[24]
.sym 58772 rvsoc.cpu0.D_actv_pc[19]
.sym 58774 $auto$alumacc.cc:474:replace_alu$3196.C[18]
.sym 58776 rvsoc.cpu0.D_actv_pc[17]
.sym 58777 rvsoc.cpu0.D_insn[31]
.sym 58778 $auto$alumacc.cc:474:replace_alu$3196.C[17]
.sym 58780 $auto$alumacc.cc:474:replace_alu$3196.C[19]
.sym 58782 rvsoc.cpu0.D_actv_pc[18]
.sym 58783 rvsoc.cpu0.D_insn[31]
.sym 58784 $auto$alumacc.cc:474:replace_alu$3196.C[18]
.sym 58786 $auto$alumacc.cc:474:replace_alu$3196.C[20]
.sym 58788 rvsoc.cpu0.D_actv_pc[19]
.sym 58789 rvsoc.cpu0.D_insn[31]
.sym 58790 $auto$alumacc.cc:474:replace_alu$3196.C[19]
.sym 58792 $auto$alumacc.cc:474:replace_alu$3196.C[21]
.sym 58794 rvsoc.cpu0.D_insn[31]
.sym 58795 rvsoc.cpu0.D_actv_pc[20]
.sym 58796 $auto$alumacc.cc:474:replace_alu$3196.C[20]
.sym 58798 $auto$alumacc.cc:474:replace_alu$3196.C[22]
.sym 58800 rvsoc.cpu0.D_actv_pc[21]
.sym 58801 rvsoc.cpu0.D_insn[31]
.sym 58802 $auto$alumacc.cc:474:replace_alu$3196.C[21]
.sym 58804 $auto$alumacc.cc:474:replace_alu$3196.C[23]
.sym 58806 rvsoc.cpu0.D_insn[31]
.sym 58807 rvsoc.cpu0.D_actv_pc[22]
.sym 58808 $auto$alumacc.cc:474:replace_alu$3196.C[22]
.sym 58810 $auto$alumacc.cc:474:replace_alu$3196.C[24]
.sym 58812 rvsoc.cpu0.D_actv_pc[23]
.sym 58813 rvsoc.cpu0.D_insn[31]
.sym 58814 $auto$alumacc.cc:474:replace_alu$3196.C[23]
.sym 58816 $auto$alumacc.cc:474:replace_alu$3196.C[25]
.sym 58818 rvsoc.cpu0.D_insn[31]
.sym 58819 rvsoc.cpu0.D_actv_pc[24]
.sym 58820 $auto$alumacc.cc:474:replace_alu$3196.C[24]
.sym 58824 $abc$63009$new_n4862_
.sym 58825 rvsoc.cpu0.F_actv_pc[18]
.sym 58826 $abc$63009$new_n3872_
.sym 58827 rvsoc.cpu0.F_actv_pc[20]
.sym 58828 $abc$63009$new_n4866_
.sym 58829 $abc$63009$new_n5929_
.sym 58830 $abc$63009$new_n5925_
.sym 58831 rvsoc.cpu0.F_actv_pc[25]
.sym 58834 rvsoc.cpu0.D_op1[18]
.sym 58836 rvsoc.data_wdata[0]
.sym 58838 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 58839 rvsoc.data_wdata[12]
.sym 58840 $abc$63009$new_ys__n1743_
.sym 58842 rvsoc.cpu0.sys_count[28]
.sym 58843 rvsoc.data_wdata[18]
.sym 58844 rvsoc.spi0.tx_prevclk
.sym 58846 rvsoc.cpu0.D_next_pc[31]
.sym 58847 rvsoc.cpu0.D_insn[19]
.sym 58849 rvsoc.spi0.log2div[2]
.sym 58850 rvsoc.cpu0.D_actv_pc[10]
.sym 58851 $abc$63009$new_n5929_
.sym 58852 $abc$63009$new_ys__n2343_
.sym 58853 $abc$63009$new_n5925_
.sym 58854 rvsoc.cpu0.D_actv_pc[24]
.sym 58855 rvsoc.cpu0.D_op2[15]
.sym 58856 rvsoc.cpu0.E_op1[15]
.sym 58857 rvsoc.cpu0.F_actv_pc[10]
.sym 58858 rvsoc.cpu0.F_insn[12]
.sym 58859 rvsoc.data_wdata[17]
.sym 58860 $auto$alumacc.cc:474:replace_alu$3196.C[25]
.sym 58868 rvsoc.cpu0.D_actv_pc[29]
.sym 58872 rvsoc.cpu0.D_actv_pc[27]
.sym 58873 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[25]
.sym 58875 rvsoc.cpu0.D_actv_pc[28]
.sym 58876 rvsoc.cpu0.D_op1[25]
.sym 58878 rvsoc.cpu0.D_actv_pc[31]
.sym 58880 rvsoc.cpu0.D_insn_typ[12]
.sym 58882 rvsoc.cpu0.D_actv_pc[25]
.sym 58887 rvsoc.cpu0.D_insn[31]
.sym 58889 rvsoc.cpu0.D_insn_typ[13]
.sym 58891 rvsoc.cpu0.D_actv_pc[30]
.sym 58893 rvsoc.cpu0.D_actv_pc[26]
.sym 58897 $auto$alumacc.cc:474:replace_alu$3196.C[26]
.sym 58899 rvsoc.cpu0.D_actv_pc[25]
.sym 58900 rvsoc.cpu0.D_insn[31]
.sym 58901 $auto$alumacc.cc:474:replace_alu$3196.C[25]
.sym 58903 $auto$alumacc.cc:474:replace_alu$3196.C[27]
.sym 58905 rvsoc.cpu0.D_insn[31]
.sym 58906 rvsoc.cpu0.D_actv_pc[26]
.sym 58907 $auto$alumacc.cc:474:replace_alu$3196.C[26]
.sym 58909 $auto$alumacc.cc:474:replace_alu$3196.C[28]
.sym 58911 rvsoc.cpu0.D_actv_pc[27]
.sym 58912 rvsoc.cpu0.D_insn[31]
.sym 58913 $auto$alumacc.cc:474:replace_alu$3196.C[27]
.sym 58915 $auto$alumacc.cc:474:replace_alu$3196.C[29]
.sym 58917 rvsoc.cpu0.D_insn[31]
.sym 58918 rvsoc.cpu0.D_actv_pc[28]
.sym 58919 $auto$alumacc.cc:474:replace_alu$3196.C[28]
.sym 58921 $auto$alumacc.cc:474:replace_alu$3196.C[30]
.sym 58923 rvsoc.cpu0.D_actv_pc[29]
.sym 58924 rvsoc.cpu0.D_insn[31]
.sym 58925 $auto$alumacc.cc:474:replace_alu$3196.C[29]
.sym 58927 $auto$alumacc.cc:474:replace_alu$3196.C[31]
.sym 58929 rvsoc.cpu0.D_insn[31]
.sym 58930 rvsoc.cpu0.D_actv_pc[30]
.sym 58931 $auto$alumacc.cc:474:replace_alu$3196.C[30]
.sym 58934 rvsoc.cpu0.D_actv_pc[31]
.sym 58936 rvsoc.cpu0.D_insn[31]
.sym 58937 $auto$alumacc.cc:474:replace_alu$3196.C[31]
.sym 58940 rvsoc.cpu0.D_insn_typ[13]
.sym 58941 rvsoc.cpu0.D_insn_typ[12]
.sym 58942 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[25]
.sym 58943 rvsoc.cpu0.D_op1[25]
.sym 58948 rvsoc.cpu0.D_funct3[0]
.sym 58949 $abc$63009$new_n5843_
.sym 58950 rvsoc.cpu0.D_actv_pc[20]
.sym 58951 rvsoc.cpu0.D_actv_pc[18]
.sym 58952 rvsoc.cpu0.D_actv_pc[13]
.sym 58953 $abc$63009$new_n4729_
.sym 58954 rvsoc.cpu0.D_actv_pc[10]
.sym 58955 rvsoc.cpu0.F_actv_pc[8]
.sym 58956 rvsoc.data_wdata[6]
.sym 58957 rvsoc.spi0.status[18]
.sym 58961 $abc$63009$new_n4781_
.sym 58962 rvsoc.cpu0.D_op2[5]
.sym 58963 rvsoc.data_wdata[6]
.sym 58964 rvsoc.cpu0.D_op1[25]
.sym 58965 rvsoc.cpu0.D_op2[26]
.sym 58966 rvsoc.data_wdata[0]
.sym 58967 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[28]
.sym 58968 rvsoc.cpu0.D_actv_pc[27]
.sym 58969 rvsoc.data_wdata[22]
.sym 58970 rvsoc.data_wdata[2]
.sym 58972 rvsoc.uart0.div[23]
.sym 58973 rvsoc.spi0.log2div[0]
.sym 58974 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 58975 $abc$63009$new_n4165_
.sym 58976 rvsoc.cpu0.E_op1[31]
.sym 58977 rvsoc.cpu0.D_op1[16]
.sym 58978 rvsoc.cpu0.D_op2[22]
.sym 58979 $abc$63009$new_ys__n10327_
.sym 58980 rvsoc.cpu0.E_op1[2]
.sym 58981 rvsoc.cpu0.D_op2[12]
.sym 58982 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$51721
.sym 58989 rvsoc.code_adrs[22]
.sym 58990 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 58996 rvsoc.cpu0.D_op2[2]
.sym 58999 rvsoc.cpu0.D_op2[3]
.sym 59003 rvsoc.cpu0.D_op2[6]
.sym 59016 rvsoc.cpu0.D_op2[4]
.sym 59019 rvsoc.code_adrs[13]
.sym 59022 rvsoc.code_adrs[22]
.sym 59034 rvsoc.cpu0.D_op2[4]
.sym 59041 rvsoc.cpu0.D_op2[2]
.sym 59047 rvsoc.cpu0.D_op2[3]
.sym 59054 rvsoc.cpu0.D_op2[6]
.sym 59066 rvsoc.code_adrs[13]
.sym 59067 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 59068 rvsoc.clka
.sym 59070 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[0]
.sym 59071 $abc$63009$new_n5875_
.sym 59072 $abc$63009$new_ys__n10327_
.sym 59073 rvsoc.cpu0.E_add12[0]
.sym 59074 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[2]
.sym 59075 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[5]
.sym 59076 $abc$63009$new_n5242_
.sym 59077 rvsoc.cpu0.E_add12[16]
.sym 59082 rvsoc.cpu0.D_op2[2]
.sym 59083 rvsoc.code_adrs[22]
.sym 59084 $abc$63009$new_ys__n2204_inv_
.sym 59085 rvsoc.cpu0.D_actv_pc[20]
.sym 59086 $abc$63009$new_ys__n2827_
.sym 59088 $abc$63009$new_ys__n2827_
.sym 59089 rvsoc.cpu0.D_op1[20]
.sym 59090 rvsoc.data_wdata[1]
.sym 59091 rvsoc.cpu0.D_funct3[0]
.sym 59093 $abc$63009$new_ys__n1507_
.sym 59095 $abc$63009$new_ys__n3409_
.sym 59096 rvsoc.cpu0.D_op2[17]
.sym 59097 rvsoc.cpu0.D_op2[29]
.sym 59098 rvsoc.cpu0.D_actv_pc[9]
.sym 59099 rvsoc.cpu0.D_actv_pc[25]
.sym 59100 rvsoc.cpu0.D_actv_pc[13]
.sym 59101 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 59102 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[29]
.sym 59103 rvsoc.data_wdata[24]
.sym 59104 rvsoc.cpu0.D_op1[21]
.sym 59105 rvsoc.cpu0.add_op12[16]
.sym 59118 rvsoc.cpu0.D_op2[13]
.sym 59123 $abc$63009$new_n3652_
.sym 59126 $abc$63009$new_n3616_
.sym 59129 rvsoc.data_wdata[17]
.sym 59130 $abc$63009$new_ys__n2827_
.sym 59131 $abc$63009$new_n3640_
.sym 59135 rvsoc.cpu0.D_op2[8]
.sym 59138 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 59139 rvsoc.cpu0.cpu_rs2[17]
.sym 59140 rvsoc.cpu0.D_op2[15]
.sym 59141 rvsoc.cpu0.D_op2[12]
.sym 59142 $abc$63009$new_n3662_
.sym 59147 rvsoc.cpu0.D_op2[12]
.sym 59151 $abc$63009$new_n3662_
.sym 59153 $abc$63009$new_n3640_
.sym 59164 rvsoc.cpu0.D_op2[13]
.sym 59168 rvsoc.data_wdata[17]
.sym 59169 $abc$63009$new_ys__n2827_
.sym 59170 $abc$63009$new_n3616_
.sym 59171 rvsoc.cpu0.cpu_rs2[17]
.sym 59174 $abc$63009$new_n3652_
.sym 59177 $abc$63009$new_n3640_
.sym 59180 rvsoc.cpu0.D_op2[15]
.sym 59188 rvsoc.cpu0.D_op2[8]
.sym 59190 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 59191 rvsoc.clka
.sym 59193 $abc$63009$new_ys__n6934_
.sym 59194 $abc$63009$new_n5274_
.sym 59195 rvsoc.uart0.cfg[0]
.sym 59196 $abc$63009$new_ys__n6935_
.sym 59197 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[10]
.sym 59198 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[7]
.sym 59199 $abc$63009$new_ys__n10329_
.sym 59200 rvsoc.uart0.cfg[30]
.sym 59204 rvsoc.data_wdata[4]
.sym 59205 $abc$63009$new_ys__n2953_inv_
.sym 59206 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 59207 rvsoc.cpu0.D_op1[29]
.sym 59208 rvsoc.data_wdata[29]
.sym 59209 rvsoc.cpu0.E_add12[2]
.sym 59210 $abc$63009$new_n5182_
.sym 59211 $abc$63009$new_ys__n3409_
.sym 59212 $abc$63009$new_ys__n3236_inv_
.sym 59213 $abc$63009$new_ys__n3287_inv_
.sym 59215 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[7]
.sym 59216 rvsoc.cpu0.D_op1[8]
.sym 59217 $abc$63009$new_n3640_
.sym 59218 $abc$63009$new_n5049_
.sym 59219 $abc$63009$new_n5151_
.sym 59220 rvsoc.cpu0.cpu_rs2[22]
.sym 59221 rvsoc.cpu0.add_op12[0]
.sym 59222 rvsoc.uart0.div[23]
.sym 59223 $abc$63009$new_ys__n5405_inv_
.sym 59224 rvsoc.cpu0.D_op1[20]
.sym 59225 rvsoc.cpu0.D_insn[30]
.sym 59226 rvsoc.cpu0.D_funct3[0]
.sym 59227 rvsoc.data_wdata[10]
.sym 59228 $abc$63009$new_n3662_
.sym 59234 rvsoc.cpu0.D_op2[21]
.sym 59238 rvsoc.data_wdata[2]
.sym 59239 rvsoc.cpu0.D_op2[17]
.sym 59243 rvsoc.cpu0.D_op2[18]
.sym 59246 rvsoc.data_wdata[0]
.sym 59248 rvsoc.cpu0.D_op2[20]
.sym 59252 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$51721
.sym 59261 rvsoc.cpu0.D_op2[23]
.sym 59265 rvsoc.data_wdata[4]
.sym 59269 rvsoc.cpu0.D_op2[21]
.sym 59275 rvsoc.data_wdata[0]
.sym 59282 rvsoc.cpu0.D_op2[20]
.sym 59286 rvsoc.cpu0.D_op2[18]
.sym 59291 rvsoc.data_wdata[2]
.sym 59300 rvsoc.cpu0.D_op2[23]
.sym 59306 rvsoc.cpu0.D_op2[17]
.sym 59310 rvsoc.data_wdata[4]
.sym 59313 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$51721
.sym 59314 rvsoc.clkn
.sym 59315 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 59316 $abc$63009$new_n5076_
.sym 59317 rvsoc.cpu0.E_op2[17]
.sym 59318 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[19]
.sym 59319 $abc$63009$new_ys__n6941_
.sym 59320 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[17]
.sym 59321 $abc$63009$new_n5337_
.sym 59322 rvsoc.cpu0.E_add12[19]
.sym 59323 $abc$63009$new_n5178_
.sym 59324 $abc$63009$new_ys__n1197_
.sym 59325 rvsoc.cpu0.add_op12[15]
.sym 59329 rvsoc.cpu0.D_op2[18]
.sym 59330 $abc$63009$new_n3616_
.sym 59331 $abc$63009$new_ys__n2807_
.sym 59332 rvsoc.cpu0.mulhu_val[5]
.sym 59333 rvsoc.data_wdata[31]
.sym 59334 rvsoc.data_wdata[0]
.sym 59335 $abc$63009$new_n5248_
.sym 59336 $abc$63009$new_ys__n10343_
.sym 59337 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 59339 rvsoc.data_wdata[20]
.sym 59340 $abc$63009$new_ys__n3291_inv_
.sym 59341 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 59342 rvsoc.cpu0.E_op1[20]
.sym 59343 $abc$63009$new_ys__n10333_
.sym 59344 $abc$63009$new_ys__n2343_
.sym 59345 rvsoc.spi0.log2div[2]
.sym 59346 $abc$63009$new_n5334_
.sym 59347 $abc$63009$new_n5036_
.sym 59348 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[6]
.sym 59349 $abc$63009$new_ys__n2343_
.sym 59350 rvsoc.cpu0.D_op1[23]
.sym 59351 rvsoc.cpu0.D_op2[15]
.sym 59357 rvsoc.data_wdata[22]
.sym 59358 rvsoc.cpu0.D_op2[27]
.sym 59361 rvsoc.cpu0.D_op2[26]
.sym 59365 $PACKER_GND_NET
.sym 59367 rvsoc.cpu0.D_op2[29]
.sym 59368 $abc$63009$new_ys__n2827_
.sym 59372 $abc$63009$new_n5334_
.sym 59373 rvsoc.cpu0.D_op2[25]
.sym 59375 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 59376 $abc$63009$new_ys__n6941_
.sym 59378 $abc$63009$new_ys__n3409_
.sym 59380 rvsoc.cpu0.cpu_rs2[22]
.sym 59383 $abc$63009$new_n3616_
.sym 59386 $abc$63009$new_n5337_
.sym 59388 rvsoc.uart0.rx_divcnt[31]
.sym 59391 rvsoc.cpu0.D_op2[27]
.sym 59399 rvsoc.cpu0.D_op2[26]
.sym 59402 $abc$63009$new_n5334_
.sym 59403 $abc$63009$new_ys__n6941_
.sym 59404 $abc$63009$new_n5337_
.sym 59405 $abc$63009$new_ys__n3409_
.sym 59408 $abc$63009$new_n3616_
.sym 59409 rvsoc.data_wdata[22]
.sym 59410 rvsoc.cpu0.cpu_rs2[22]
.sym 59411 $abc$63009$new_ys__n2827_
.sym 59417 rvsoc.cpu0.D_op2[29]
.sym 59421 rvsoc.uart0.rx_divcnt[31]
.sym 59429 $PACKER_GND_NET
.sym 59433 rvsoc.cpu0.D_op2[25]
.sym 59436 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 59437 rvsoc.clkn
.sym 59439 $abc$63009$new_n5148_
.sym 59440 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[20]
.sym 59441 $abc$63009$new_ys__n10815_inv_
.sym 59442 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[13]
.sym 59443 $abc$63009$new_n5149_
.sym 59444 $abc$63009$new_n5331_
.sym 59445 $abc$63009$new_ys__n3291_inv_
.sym 59446 $abc$63009$new_ys__n6831_inv_
.sym 59447 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 59451 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[12]
.sym 59452 rvsoc.cpu0.D_op2[27]
.sym 59453 $abc$63009$new_ys__n3283_inv_
.sym 59454 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 59455 $abc$63009$new_ys__n1196_
.sym 59456 $abc$63009$new_n5036_
.sym 59457 rvsoc.cpu0.D_op2[23]
.sym 59458 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 59459 rvsoc.cpu0.mulhu_val[15]
.sym 59460 rvsoc.cpu0.D_op2[31]
.sym 59461 rvsoc.cpu0.D_op2[24]
.sym 59463 $abc$63009$new_ys__n6932_
.sym 59464 $abc$63009$new_ys__n10327_
.sym 59465 $abc$63009$new_ys__n6929_
.sym 59466 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[13]
.sym 59467 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 59468 rvsoc.cpu0.D_op1[16]
.sym 59469 rvsoc.spi0.bitcount[2]
.sym 59470 rvsoc.cpu0.D_op2[22]
.sym 59471 rvsoc.uart0.div[23]
.sym 59472 $abc$63009$new_n5148_
.sym 59473 rvsoc.cpu0.E_op1[31]
.sym 59474 rvsoc.cpu0.D_op1[18]
.sym 59480 $abc$63009$new_n5076_
.sym 59484 rvsoc.spi0.bitcount[3]
.sym 59485 $PACKER_VCC_NET
.sym 59486 rvsoc.spi0.bitcount[1]
.sym 59487 $abc$63009$new_ys__n41_inv_
.sym 59488 $abc$63009$new_n5049_
.sym 59490 $abc$63009$new_ys__n2204_inv_
.sym 59491 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51410
.sym 59495 rvsoc.spi0.bitcount[2]
.sym 59496 rvsoc.spi0.status[0]
.sym 59504 $abc$63009$new_ys__n3409_
.sym 59506 $abc$63009$auto$wreduce.cc:452:run$3085[2]
.sym 59507 $abc$63009$auto$wreduce.cc:452:run$3085[3]
.sym 59510 rvsoc.spi0.bitcount[0]
.sym 59511 $abc$63009$new_ys__n6929_
.sym 59512 $nextpnr_ICESTORM_LC_6$O
.sym 59514 rvsoc.spi0.bitcount[0]
.sym 59518 $auto$alumacc.cc:474:replace_alu$3240.C[2]
.sym 59520 rvsoc.spi0.bitcount[1]
.sym 59521 $PACKER_VCC_NET
.sym 59524 $auto$alumacc.cc:474:replace_alu$3240.C[3]
.sym 59526 $PACKER_VCC_NET
.sym 59527 rvsoc.spi0.bitcount[2]
.sym 59528 $auto$alumacc.cc:474:replace_alu$3240.C[2]
.sym 59532 rvsoc.spi0.bitcount[3]
.sym 59533 $PACKER_VCC_NET
.sym 59534 $auto$alumacc.cc:474:replace_alu$3240.C[3]
.sym 59537 rvsoc.spi0.status[0]
.sym 59539 $abc$63009$auto$wreduce.cc:452:run$3085[3]
.sym 59543 $abc$63009$new_ys__n3409_
.sym 59544 $abc$63009$new_n5076_
.sym 59545 $abc$63009$new_n5049_
.sym 59546 $abc$63009$new_ys__n6929_
.sym 59550 $abc$63009$new_ys__n2204_inv_
.sym 59552 $abc$63009$new_ys__n41_inv_
.sym 59555 $abc$63009$auto$wreduce.cc:452:run$3085[2]
.sym 59556 rvsoc.spi0.status[0]
.sym 59559 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51410
.sym 59560 rvsoc.clkn
.sym 59561 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 59562 $abc$63009$new_ys__n3275_inv_
.sym 59563 $abc$63009$new_ys__n7727_inv_
.sym 59564 rvsoc.uart0.div[23]
.sym 59565 $abc$63009$new_ys__n3271_inv_
.sym 59566 $abc$63009$new_ys__n7726_inv_
.sym 59567 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[29]
.sym 59568 $abc$63009$new_ys__n6932_
.sym 59569 $abc$63009$new_ys__n6929_
.sym 59571 rvsoc.cpu0.E_mul_hihi[5]
.sym 59574 rvsoc.cpu0.D_op1[20]
.sym 59575 rvsoc.cpu0.mulhu_val[13]
.sym 59576 $abc$63009$new_ys__n10339_
.sym 59577 rvsoc.uart0.div[18]
.sym 59578 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[21]
.sym 59579 rvsoc.cpu0.D_op2[28]
.sym 59580 rvsoc.cpu0.mulhu_val[22]
.sym 59581 rvsoc.cpu0.mulhu_val[12]
.sym 59582 rvsoc.cpu0.mulhu_val[3]
.sym 59583 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[18]
.sym 59584 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[16]
.sym 59585 $abc$63009$new_ys__n10815_inv_
.sym 59587 $abc$63009$new_ys__n7726_inv_
.sym 59588 rvsoc.cpu0.D_op1[21]
.sym 59589 rvsoc.cpu0.D_op2[29]
.sym 59590 $abc$63009$new_ys__n3409_
.sym 59591 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51410
.sym 59592 rvsoc.cpu0.E_op2[31]
.sym 59593 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 59595 rvsoc.data_wdata[24]
.sym 59597 $abc$63009$new_ys__n7727_inv_
.sym 59604 $abc$63009$new_ys__n2345_
.sym 59605 rvsoc.cpu0.mulhu_val[2]
.sym 59607 $abc$63009$new_n5045_
.sym 59608 $abc$63009$new_n5041_
.sym 59609 $abc$63009$new_n4363_
.sym 59610 rvsoc.cpu0.mulhu_val[1]
.sym 59611 $abc$63009$new_n5148_
.sym 59615 $abc$63009$new_n4360_
.sym 59616 $abc$63009$new_ys__n2343_
.sym 59617 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 59619 rvsoc.data_wdata[4]
.sym 59621 $abc$63009$new_ys__n3400_
.sym 59622 $abc$63009$new_ys__n44_
.sym 59624 $abc$63009$new_ys__n3400_
.sym 59626 rvsoc.cpu0.mulhu_val[14]
.sym 59627 $abc$63009$new_ys__n1274_
.sym 59628 $abc$63009$new_n4108_
.sym 59630 rvsoc.cpu0.mulhu_val[3]
.sym 59632 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 59633 $abc$63009$new_n5045_
.sym 59634 $abc$63009$new_n5179_
.sym 59637 rvsoc.cpu0.mulhu_val[1]
.sym 59638 $abc$63009$new_n5045_
.sym 59639 $abc$63009$new_ys__n3400_
.sym 59642 $abc$63009$new_n5045_
.sym 59643 rvsoc.cpu0.mulhu_val[2]
.sym 59644 $abc$63009$new_ys__n3400_
.sym 59648 rvsoc.data_wdata[4]
.sym 59649 $abc$63009$new_n5041_
.sym 59650 $abc$63009$new_n5179_
.sym 59651 $abc$63009$new_n5148_
.sym 59654 $abc$63009$new_n5045_
.sym 59656 rvsoc.cpu0.mulhu_val[14]
.sym 59657 $abc$63009$new_ys__n3400_
.sym 59660 $abc$63009$new_n4108_
.sym 59661 $abc$63009$new_n4360_
.sym 59662 $abc$63009$new_n4363_
.sym 59663 $abc$63009$new_ys__n1274_
.sym 59666 $abc$63009$new_ys__n2345_
.sym 59668 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 59673 $abc$63009$new_ys__n44_
.sym 59674 $abc$63009$new_ys__n2343_
.sym 59675 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 59678 $abc$63009$new_ys__n3400_
.sym 59680 $abc$63009$new_n5045_
.sym 59681 rvsoc.cpu0.mulhu_val[3]
.sym 59683 rvsoc.clka
.sym 59684 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 59685 rvsoc.spi0.status[3]
.sym 59686 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[26]
.sym 59687 $abc$63009$new_n5319_
.sym 59688 $abc$63009$new_ys__n6939_
.sym 59689 $abc$63009$new_n3656_
.sym 59691 $abc$63009$new_ys__n6940_
.sym 59692 $abc$63009$new_n5315_
.sym 59693 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[30]
.sym 59694 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[1]
.sym 59697 rvsoc.cpu0.D_op1[27]
.sym 59698 rvsoc.cpu0.D_op1[22]
.sym 59699 $abc$63009$new_ys__n3400_
.sym 59700 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 59701 rvsoc.cpu0.mulhu_val[2]
.sym 59702 rvsoc.cpu0.D_op2[25]
.sym 59703 rvsoc.cpu0.D_op1[29]
.sym 59704 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[2]
.sym 59705 rvsoc.cpu0.mulhu_val[31]
.sym 59706 rvsoc.cpu0.mulhu_val[1]
.sym 59707 rvsoc.cpu0.D_op1[30]
.sym 59708 rvsoc.cpu0.D_op2[26]
.sym 59709 rvsoc.uart0.div[23]
.sym 59710 rvsoc.cpu0.D_op1[26]
.sym 59713 rvsoc.cpu0.add_op12[0]
.sym 59714 $abc$63009$new_ys__n5405_inv_
.sym 59715 $abc$63009$new_ys__n1241_
.sym 59716 rvsoc.cpu0.D_op1[20]
.sym 59717 rvsoc.cpu0.D_insn[30]
.sym 59719 rvsoc.cpu0.mulhu_val[4]
.sym 59720 $abc$63009$new_n5146_
.sym 59726 rvsoc.cpu0.mulhu_val[4]
.sym 59727 rvsoc.spi0.tx_prevclk
.sym 59728 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 59729 rvsoc.cpu0.E_op2[9]
.sym 59731 $abc$63009$new_ys__n3400_
.sym 59733 $abc$63009$techmap\rvsoc.spi0.$procmux$748_Y[1]
.sym 59735 rvsoc.spi0.tx_prevclk
.sym 59737 rvsoc.resetn
.sym 59738 $abc$63009$new_n4895_
.sym 59740 rvsoc.spi0.bitcount[0]
.sym 59741 rvsoc.spi0.bitcount[2]
.sym 59746 rvsoc.spi0.bitcount[3]
.sym 59748 rvsoc.spi0.status[0]
.sym 59749 rvsoc.cpu0.D_op2[0]
.sym 59750 flash_clk
.sym 59751 $abc$63009$new_n5045_
.sym 59753 $PACKER_GND_NET
.sym 59754 rvsoc.cpu0.D_op1[0]
.sym 59759 rvsoc.spi0.status[0]
.sym 59760 rvsoc.spi0.tx_prevclk
.sym 59761 rvsoc.resetn
.sym 59762 flash_clk
.sym 59765 $abc$63009$new_ys__n3400_
.sym 59766 rvsoc.cpu0.mulhu_val[4]
.sym 59768 $abc$63009$new_n5045_
.sym 59779 rvsoc.cpu0.E_op2[9]
.sym 59783 rvsoc.spi0.bitcount[3]
.sym 59784 $abc$63009$techmap\rvsoc.spi0.$procmux$748_Y[1]
.sym 59785 rvsoc.spi0.bitcount[2]
.sym 59786 rvsoc.spi0.bitcount[0]
.sym 59792 $PACKER_GND_NET
.sym 59796 rvsoc.cpu0.D_op2[0]
.sym 59798 rvsoc.cpu0.D_op1[0]
.sym 59801 $abc$63009$new_n4895_
.sym 59802 rvsoc.spi0.tx_prevclk
.sym 59803 flash_clk
.sym 59805 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 59806 rvsoc.clkn
.sym 59808 rvsoc.cpu0.E_op2[8]
.sym 59809 rvsoc.cpu0.E_op2[11]
.sym 59810 $abc$63009$new_ys__n1245_
.sym 59811 $abc$63009$new_ys__n5397_inv_
.sym 59812 rvsoc.data_wdata[24]
.sym 59813 rvsoc.cpu0.E_op2[0]
.sym 59814 rvsoc.cpu0.E_op2[14]
.sym 59815 rvsoc.cpu0.E_op2[22]
.sym 59816 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[12]
.sym 59817 rvsoc.cpu0.E_mul_hihi[16]
.sym 59820 rvsoc.data_wdata[20]
.sym 59821 $abc$63009$new_ys__n6940_
.sym 59822 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 59823 rvsoc.cpu0.D_op2[29]
.sym 59824 rvsoc.data_wdata[18]
.sym 59825 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[11]
.sym 59826 rvsoc.cpu0.mulhu_val[11]
.sym 59827 rvsoc.cpu0.D_op1[23]
.sym 59828 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[9]
.sym 59829 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 59831 rvsoc.cpu0.D_op2[11]
.sym 59832 rvsoc.cpu0.D_op1[16]
.sym 59833 $abc$63009$new_ys__n1237_
.sym 59834 rvsoc.cpu0.D_op1[23]
.sym 59836 rvsoc.cpu0.D_op1[26]
.sym 59839 $abc$63009$new_n5036_
.sym 59840 rvsoc.cpu0.D_op1[19]
.sym 59841 $abc$63009$new_ys__n1275_
.sym 59849 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51410
.sym 59850 rvsoc.cpu0.cpu_rs1[26]
.sym 59852 rvsoc.spi0.bitcount[1]
.sym 59853 $abc$63009$auto$rtlil.cc:1819:NotGate$62435
.sym 59854 rvsoc.cpu0.cpu_rs1[21]
.sym 59855 rvsoc.data_wdata[21]
.sym 59856 rvsoc.spi0.status[0]
.sym 59859 rvsoc.spi0.bitcount[0]
.sym 59860 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 59861 rvsoc.cpu0.D_op2[16]
.sym 59863 rvsoc.cpu0.cpu_rs1[16]
.sym 59864 rvsoc.data_wdata[19]
.sym 59866 rvsoc.data_wdata[18]
.sym 59869 rvsoc.data_wdata[26]
.sym 59870 rvsoc.cpu0.cpu_rs1[19]
.sym 59871 $abc$63009$new_ys__n2828_
.sym 59875 rvsoc.data_wdata[16]
.sym 59876 rvsoc.resetn
.sym 59877 rvsoc.cpu0.D_op1[16]
.sym 59878 rvsoc.cpu0.cpu_rs1[18]
.sym 59882 rvsoc.data_wdata[19]
.sym 59883 rvsoc.cpu0.cpu_rs1[19]
.sym 59884 $abc$63009$new_ys__n2828_
.sym 59888 rvsoc.cpu0.cpu_rs1[21]
.sym 59889 rvsoc.data_wdata[21]
.sym 59891 $abc$63009$new_ys__n2828_
.sym 59895 rvsoc.cpu0.D_op2[16]
.sym 59897 rvsoc.cpu0.D_op1[16]
.sym 59900 rvsoc.data_wdata[18]
.sym 59901 rvsoc.cpu0.cpu_rs1[18]
.sym 59903 $abc$63009$new_ys__n2828_
.sym 59906 $abc$63009$new_ys__n2828_
.sym 59907 rvsoc.cpu0.cpu_rs1[16]
.sym 59909 rvsoc.data_wdata[16]
.sym 59912 rvsoc.spi0.bitcount[0]
.sym 59913 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51410
.sym 59914 rvsoc.spi0.status[0]
.sym 59915 rvsoc.resetn
.sym 59918 $abc$63009$new_ys__n2828_
.sym 59919 rvsoc.cpu0.cpu_rs1[26]
.sym 59920 rvsoc.data_wdata[26]
.sym 59924 rvsoc.spi0.bitcount[1]
.sym 59926 rvsoc.spi0.status[0]
.sym 59928 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 59929 rvsoc.clka
.sym 59930 $abc$63009$auto$rtlil.cc:1819:NotGate$62435
.sym 59931 $abc$63009$new_ys__n5398_inv_
.sym 59932 $abc$63009$new_ys__n1061_
.sym 59933 rvsoc.cpu0.D_op2[19]
.sym 59934 $abc$63009$new_n4194_
.sym 59935 $abc$63009$new_ys__n995_
.sym 59936 $abc$63009$new_n4193_
.sym 59937 $abc$63009$new_ys__n1083_
.sym 59938 $abc$63009$new_ys__n951_
.sym 59939 rvsoc.cpu0.D_op2[25]
.sym 59940 rvsoc.cpu0.E_mul_hihi[26]
.sym 59943 rvsoc.cpu0.D_op1[19]
.sym 59944 rvsoc.cpu0.D_op2[14]
.sym 59945 rvsoc.spi0.bitcount[0]
.sym 59946 $abc$63009$auto$rtlil.cc:1819:NotGate$62435
.sym 59947 rvsoc.cpu0.D_op1[21]
.sym 59948 rvsoc.data_wdata[0]
.sym 59950 rvsoc.cpu0.D_op1[10]
.sym 59951 rvsoc.cpu0.D_op1[18]
.sym 59952 $abc$63009$new_ys__n11535_inv_
.sym 59953 $abc$63009$new_n4157_
.sym 59954 rvsoc.cpu0.mulhu_val[6]
.sym 59956 rvsoc.cpu0.cpu_rs1[19]
.sym 59957 $abc$63009$new_ys__n2828_
.sym 59958 rvsoc.cpu0.D_op1[18]
.sym 59959 $abc$63009$new_n4108_
.sym 59960 rvsoc.cpu0.D_op1[16]
.sym 59961 rvsoc.cpu0.D_op2[2]
.sym 59962 rvsoc.cpu0.D_op2[22]
.sym 59963 $abc$63009$new_ys__n3766_
.sym 59964 rvsoc.cpu0.cpu_rs1[18]
.sym 59965 $abc$63009$new_n4276_
.sym 59972 $abc$63009$new_n4276_
.sym 59974 $abc$63009$new_ys__n12869_inv_
.sym 59976 $abc$63009$new_ys__n12815_inv_
.sym 59977 $abc$63009$new_ys__n1087_
.sym 59978 rvsoc.cpu0.D_op2[16]
.sym 59980 $abc$63009$new_n5845_
.sym 59981 $abc$63009$new_n4362_
.sym 59982 $abc$63009$new_ys__n11197_
.sym 59984 rvsoc.cpu0.D_op1[16]
.sym 59985 $abc$63009$new_n4108_
.sym 59987 $abc$63009$techmap\rvsoc.spi0.$procmux$748_Y[1]
.sym 59988 $abc$63009$new_n4150_
.sym 59989 rvsoc.cpu0.D_op2[4]
.sym 59990 $abc$63009$new_ys__n3766_
.sym 59991 $abc$63009$new_ys__n1272_
.sym 59992 $abc$63009$new_ys__n1271_
.sym 59994 $abc$63009$new_ys__n1083_
.sym 59995 $abc$63009$new_ys__n1086_
.sym 59996 $abc$63009$new_ys__n1082_inv_
.sym 59997 $abc$63009$new_ys__n12831_
.sym 59998 rvsoc.cpu0.D_op2[5]
.sym 59999 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$51929
.sym 60000 rvsoc.cpu0.D_op2[3]
.sym 60001 $abc$63009$new_ys__n1275_
.sym 60002 $abc$63009$new_n4526_
.sym 60003 $abc$63009$new_n4533_
.sym 60005 rvsoc.cpu0.D_op2[16]
.sym 60006 rvsoc.cpu0.D_op1[16]
.sym 60007 $abc$63009$new_ys__n1271_
.sym 60008 $abc$63009$new_ys__n1272_
.sym 60012 $abc$63009$new_ys__n3766_
.sym 60013 rvsoc.cpu0.D_op2[3]
.sym 60014 $abc$63009$new_ys__n12869_inv_
.sym 60017 $abc$63009$new_n4533_
.sym 60018 $abc$63009$new_ys__n1086_
.sym 60019 $abc$63009$new_ys__n1083_
.sym 60020 $abc$63009$new_ys__n1087_
.sym 60026 $abc$63009$techmap\rvsoc.spi0.$procmux$748_Y[1]
.sym 60029 $abc$63009$new_n4276_
.sym 60030 $abc$63009$new_n4526_
.sym 60031 $abc$63009$new_ys__n12815_inv_
.sym 60035 $abc$63009$new_n5845_
.sym 60036 $abc$63009$new_n4150_
.sym 60037 rvsoc.cpu0.D_op2[5]
.sym 60038 $abc$63009$new_n4108_
.sym 60041 $abc$63009$new_ys__n12831_
.sym 60042 rvsoc.cpu0.D_op2[5]
.sym 60043 $abc$63009$new_n4362_
.sym 60044 rvsoc.cpu0.D_op2[4]
.sym 60047 $abc$63009$new_ys__n1082_inv_
.sym 60048 $abc$63009$new_ys__n1275_
.sym 60049 $abc$63009$new_ys__n11197_
.sym 60051 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$51929
.sym 60052 rvsoc.clkn
.sym 60053 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 60054 $abc$63009$new_n5582_
.sym 60055 $abc$63009$new_ys__n1017_
.sym 60056 $abc$63009$new_ys__n3766_
.sym 60057 $abc$63009$new_n5581_
.sym 60058 $abc$63009$new_ys__n12935_inv_
.sym 60059 $abc$63009$new_n5583_
.sym 60060 $abc$63009$new_n4526_
.sym 60061 rvsoc.cpu0.E_op2[21]
.sym 60066 rvsoc.cpu0.cpu_rs1[21]
.sym 60067 rvsoc.cpu0.D_op2[18]
.sym 60069 rvsoc.cpu0.D_op2[2]
.sym 60071 rvsoc.cpu0.cpu_rs1[16]
.sym 60072 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[3]
.sym 60074 rvsoc.cpu0.D_op2[16]
.sym 60076 rvsoc.cpu0.D_op1[8]
.sym 60077 rvsoc.cpu0.D_op2[19]
.sym 60078 $abc$63009$new_ys__n1271_
.sym 60081 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 60083 rvsoc.cpu0.D_op2[3]
.sym 60085 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 60086 rvsoc.cpu0.D_op2[3]
.sym 60097 rvsoc.cpu0.D_op1[25]
.sym 60098 $abc$63009$new_ys__n12905_
.sym 60099 rvsoc.cpu0.D_op2[3]
.sym 60100 rvsoc.cpu0.D_op2[0]
.sym 60101 rvsoc.cpu0.D_op2[4]
.sym 60103 rvsoc.cpu0.D_op1[30]
.sym 60105 $abc$63009$new_ys__n12869_inv_
.sym 60106 $abc$63009$new_ys__n12847_inv_
.sym 60107 $abc$63009$new_ys__n12861_inv_
.sym 60108 rvsoc.cpu0.D_op1[26]
.sym 60109 rvsoc.cpu0.D_op2[1]
.sym 60112 rvsoc.cpu0.D_op2[3]
.sym 60113 $abc$63009$new_ys__n3766_
.sym 60115 $abc$63009$new_ys__n12935_inv_
.sym 60116 $abc$63009$new_ys__n12933_inv_
.sym 60117 $abc$63009$new_ys__n12901_inv_
.sym 60121 rvsoc.cpu0.D_op2[2]
.sym 60123 $abc$63009$new_ys__n12815_inv_
.sym 60126 rvsoc.cpu0.D_op1[29]
.sym 60128 rvsoc.cpu0.D_op2[4]
.sym 60129 $abc$63009$new_ys__n12815_inv_
.sym 60130 $abc$63009$new_ys__n12847_inv_
.sym 60131 rvsoc.cpu0.D_op2[3]
.sym 60134 $abc$63009$new_ys__n12861_inv_
.sym 60135 $abc$63009$new_ys__n12847_inv_
.sym 60136 rvsoc.cpu0.D_op2[3]
.sym 60137 rvsoc.cpu0.D_op2[4]
.sym 60141 $abc$63009$new_ys__n12905_
.sym 60142 $abc$63009$new_ys__n12901_inv_
.sym 60143 rvsoc.cpu0.D_op2[2]
.sym 60146 rvsoc.cpu0.D_op1[30]
.sym 60147 rvsoc.cpu0.D_op1[29]
.sym 60148 rvsoc.cpu0.D_op2[0]
.sym 60152 rvsoc.cpu0.D_op2[3]
.sym 60153 $abc$63009$new_ys__n12869_inv_
.sym 60155 $abc$63009$new_ys__n12861_inv_
.sym 60158 rvsoc.cpu0.D_op2[0]
.sym 60159 rvsoc.cpu0.D_op1[25]
.sym 60161 rvsoc.cpu0.D_op1[26]
.sym 60164 $abc$63009$new_ys__n12935_inv_
.sym 60165 $abc$63009$new_ys__n12933_inv_
.sym 60167 rvsoc.cpu0.D_op2[1]
.sym 60170 rvsoc.cpu0.D_op2[2]
.sym 60172 $abc$63009$new_ys__n12905_
.sym 60173 $abc$63009$new_ys__n3766_
.sym 60181 $abc$63009$new_ys__n973_
.sym 60182 rvsoc.spi0.status[8]
.sym 60185 rvsoc.cpu0.E_op1[9]
.sym 60189 rvsoc.cpu0.D_op1[27]
.sym 60190 $abc$63009$new_n4526_
.sym 60191 rvsoc.cpu0.D_op1[29]
.sym 60192 rvsoc.data_wdata[30]
.sym 60193 rvsoc.cpu0.D_op2[0]
.sym 60194 rvsoc.cpu0.D_op1[27]
.sym 60196 rvsoc.cpu0.D_op2[0]
.sym 60197 rvsoc.cpu0.D_op1[16]
.sym 60198 $abc$63009$new_ys__n1017_
.sym 60199 rvsoc.cpu0.D_op1[30]
.sym 60200 $abc$63009$new_ys__n3766_
.sym 60203 $abc$63009$new_n4276_
.sym 60205 rvsoc.cpu0.D_insn[30]
.sym 60220 $abc$63009$new_ys__n3766_
.sym 60221 rvsoc.cpu0.D_op2[4]
.sym 60222 $abc$63009$new_ys__n12935_inv_
.sym 60229 $abc$63009$new_ys__n12937_inv_
.sym 60233 rvsoc.cpu0.D_op2[2]
.sym 60235 rvsoc.cpu0.D_op2[1]
.sym 60239 rvsoc.cpu0.D_op2[5]
.sym 60241 $abc$63009$new_n4140_
.sym 60244 rvsoc.cpu0.D_op1[31]
.sym 60246 $abc$63009$new_ys__n12907_
.sym 60249 rvsoc.cpu0.D_op2[0]
.sym 60251 rvsoc.cpu0.D_op2[2]
.sym 60253 $abc$63009$new_ys__n3766_
.sym 60254 $abc$63009$new_ys__n12907_
.sym 60258 $abc$63009$new_ys__n12935_inv_
.sym 60259 rvsoc.cpu0.D_op2[1]
.sym 60260 $abc$63009$new_ys__n12937_inv_
.sym 60269 rvsoc.cpu0.D_op2[1]
.sym 60270 $abc$63009$new_ys__n12937_inv_
.sym 60271 $abc$63009$new_n4140_
.sym 60272 $abc$63009$new_ys__n3766_
.sym 60276 $abc$63009$new_n4140_
.sym 60277 $abc$63009$new_ys__n3766_
.sym 60278 rvsoc.cpu0.D_op2[1]
.sym 60281 rvsoc.cpu0.D_op2[5]
.sym 60283 rvsoc.cpu0.D_op2[4]
.sym 60295 rvsoc.cpu0.D_op1[31]
.sym 60296 rvsoc.cpu0.D_op2[0]
.sym 60308 rvsoc.cpu0.D_op2[13]
.sym 60310 $abc$63009$new_n4083_
.sym 60311 rvsoc.cpu0.D_op1[23]
.sym 60312 rvsoc.data_wdata[31]
.sym 60313 rvsoc.cpu0.D_op2[4]
.sym 60314 $abc$63009$new_n4091_
.sym 60316 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 60317 $abc$63009$new_n4083_
.sym 60318 rvsoc.cpu0.D_op1[1]
.sym 60319 rvsoc.cpu0.D_op1[22]
.sym 60326 rvsoc.cpu0.D_op1[31]
.sym 60372 $PACKER_GND_NET
.sym 60399 $abc$63009$new_n5158_
.sym 60400 rvsoc.spi0.status[29]
.sym 60401 $abc$63009$new_n5156_
.sym 60402 $abc$63009$new_n3217_
.sym 60403 $abc$63009$new_n5157_
.sym 60404 $abc$63009$new_n3216_
.sym 60405 rvsoc.cram.adrs[11]
.sym 60406 rvsoc.spi0.status[14]
.sym 60410 rvsoc.cpu0.D_insn_typ[1]
.sym 60411 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 60417 $abc$63009$new_ys__n7553_
.sym 60421 rvsoc.spi0.status[8]
.sym 60428 rvsoc.data_adrs[3]
.sym 60432 rvsoc.mem_vdata[3][7]
.sym 60442 rvsoc.data_adrs[28]
.sym 60443 rvsoc.mem_vdata[0][5]
.sym 60444 rvsoc.mem_vdata[2][5]
.sym 60445 $abc$63009$new_ys__n5911_
.sym 60446 rvsoc.code_adrs[28]
.sym 60449 rvsoc.data_adrs[29]
.sym 60450 rvsoc.data_adrs[28]
.sym 60452 rvsoc.mem_vdata[3][5]
.sym 60453 rvsoc.mem_vdata[1][6]
.sym 60454 rvsoc.mem_vdata[3][6]
.sym 60456 rvsoc.data_adrs[29]
.sym 60458 $abc$63009$new_n3088_
.sym 60459 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 60460 rvsoc.data_adrs[9]
.sym 60461 rvsoc.code_adrs[29]
.sym 60464 rvsoc.mem_vdata[1][5]
.sym 60467 rvsoc.code_adrs[9]
.sym 60468 $abc$63009$new_n5187_
.sym 60470 $abc$63009$new_n5188_
.sym 60471 $PACKER_GND_NET
.sym 60474 $abc$63009$new_n5188_
.sym 60476 $abc$63009$new_n5187_
.sym 60477 $abc$63009$new_n3088_
.sym 60480 $PACKER_GND_NET
.sym 60486 rvsoc.mem_vdata[3][5]
.sym 60487 rvsoc.mem_vdata[1][5]
.sym 60488 rvsoc.code_adrs[29]
.sym 60489 rvsoc.code_adrs[28]
.sym 60492 rvsoc.data_adrs[29]
.sym 60493 rvsoc.data_adrs[28]
.sym 60494 rvsoc.mem_vdata[2][5]
.sym 60495 rvsoc.mem_vdata[3][5]
.sym 60498 rvsoc.data_adrs[28]
.sym 60499 rvsoc.data_adrs[29]
.sym 60500 rvsoc.mem_vdata[3][6]
.sym 60501 rvsoc.mem_vdata[1][6]
.sym 60504 rvsoc.data_adrs[28]
.sym 60505 rvsoc.mem_vdata[0][5]
.sym 60506 rvsoc.mem_vdata[1][5]
.sym 60507 rvsoc.data_adrs[29]
.sym 60510 rvsoc.mem_vdata[0][5]
.sym 60511 rvsoc.mem_vdata[2][5]
.sym 60512 rvsoc.code_adrs[29]
.sym 60513 rvsoc.code_adrs[28]
.sym 60516 rvsoc.data_adrs[9]
.sym 60518 rvsoc.code_adrs[9]
.sym 60519 $abc$63009$new_ys__n5911_
.sym 60520 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 60521 rvsoc.clkn
.sym 60528 rvsoc.mem_vdata[5][14]
.sym 60529 rvsoc.mem_vdata[5][29]
.sym 60530 rvsoc.cram.adrs[2]
.sym 60531 rvsoc.mem_vdata[5][30]
.sym 60533 rvsoc.cram.cs
.sym 60534 $abc$63009$new_n3214_
.sym 60535 rvsoc.data_wdata[7]
.sym 60537 rvsoc.cpu0.D_next_pc[15]
.sym 60538 rvsoc.data_wdata[7]
.sym 60540 rvsoc.data_adrs[2]
.sym 60541 rvsoc.mem_vdata[0][5]
.sym 60542 rvsoc.mem_vdata[0][4]
.sym 60543 rvsoc.mem_vdata[0][7]
.sym 60544 rvsoc.mem_vdata[3][5]
.sym 60545 rvsoc.mem_vdata[15][7]
.sym 60546 rvsoc.mem_vdata[3][6]
.sym 60548 rvsoc.data_adrs[2]
.sym 60549 rvsoc.mem_vdata[2][4]
.sym 60550 rvsoc.data_wdata[15]
.sym 60555 rvsoc.code_adrs[29]
.sym 60556 rvsoc.gpio0.dir[6]
.sym 60557 rvsoc.code_adrs[28]
.sym 60558 rvsoc.cram.adrs[7]
.sym 60559 rvsoc.data_wdata[30]
.sym 60561 rvsoc.code_adrs[9]
.sym 60565 rvsoc.data_adrs[28]
.sym 60567 rvsoc.data_adrs[3]
.sym 60568 rvsoc.mem_vdata[4][17]
.sym 60569 rvsoc.data_adrs[28]
.sym 60570 rvsoc.data_adrs[2]
.sym 60572 $abc$63009$new_ys__n5911_
.sym 60576 rvsoc.cram.adrs[7]
.sym 60578 $abc$63009$new_n5186_
.sym 60579 rvsoc.eram.adrs[7]
.sym 60580 rvsoc.cram.adrs[2]
.sym 60581 $abc$63009$new_n5957_
.sym 60582 rvsoc.mem_vdata[5][23]
.sym 60585 $abc$63009$new_n3088_
.sym 60588 $abc$63009$new_n4030_
.sym 60589 $abc$63009$new_n5225_
.sym 60590 rvsoc.bootram.adrs[2]
.sym 60591 $abc$63009$new_n5254_
.sym 60593 rvsoc.code_adrs[4]
.sym 60598 $abc$63009$new_n3088_
.sym 60605 rvsoc.mem_vdata[2][6]
.sym 60608 rvsoc.code_adrs[29]
.sym 60610 $abc$63009$new_n3221_
.sym 60612 rvsoc.mem_vdata[5][5]
.sym 60614 $abc$63009$new_n3222_
.sym 60615 rvsoc.code_adrs[28]
.sym 60616 $abc$63009$new_n5221_
.sym 60620 rvsoc.data_adrs[28]
.sym 60621 rvsoc.data_adrs[29]
.sym 60623 $abc$63009$new_n5220_
.sym 60624 $abc$63009$new_n3088_
.sym 60628 rvsoc.code_adrs[30]
.sym 60629 $PACKER_GND_NET
.sym 60630 rvsoc.mem_vdata[4][5]
.sym 60631 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 60633 rvsoc.mem_vdata[0][6]
.sym 60635 $abc$63009$new_n3220_
.sym 60637 $PACKER_GND_NET
.sym 60644 $PACKER_GND_NET
.sym 60649 $abc$63009$new_n3220_
.sym 60650 rvsoc.code_adrs[30]
.sym 60651 $abc$63009$new_n3221_
.sym 60652 $abc$63009$new_n3222_
.sym 60655 rvsoc.mem_vdata[2][6]
.sym 60656 rvsoc.data_adrs[28]
.sym 60657 rvsoc.data_adrs[29]
.sym 60658 rvsoc.mem_vdata[0][6]
.sym 60663 $PACKER_GND_NET
.sym 60673 $abc$63009$new_n3088_
.sym 60674 $abc$63009$new_n5220_
.sym 60676 $abc$63009$new_n5221_
.sym 60679 rvsoc.mem_vdata[4][5]
.sym 60680 rvsoc.code_adrs[29]
.sym 60681 rvsoc.mem_vdata[5][5]
.sym 60682 rvsoc.code_adrs[28]
.sym 60683 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 60684 rvsoc.clkn
.sym 60686 rvsoc.mem_vdata[3][13]
.sym 60687 $abc$63009$new_n4030_
.sym 60688 rvsoc.bootram.adrs[2]
.sym 60689 $abc$63009$new_n4035_
.sym 60690 $abc$63009$new_ys__n11729_
.sym 60692 rvsoc.mem_rcode[4]
.sym 60693 rvsoc.mem_vdata[3][26]
.sym 60699 rvsoc.eram.adrs[10]
.sym 60700 p17
.sym 60701 rvsoc.eram.adrs[0]
.sym 60702 rvsoc.data_adrs[29]
.sym 60704 rvsoc.mem_vdata[1][10]
.sym 60705 rvsoc.mem_vdata[2][0]
.sym 60706 $PACKER_VCC_NET
.sym 60707 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 60708 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[29]
.sym 60709 $PACKER_VCC_NET
.sym 60710 $abc$63009$new_n3088_
.sym 60711 rvsoc.mem_vdata[15][13]
.sym 60712 rvsoc.data_adrs[28]
.sym 60714 rvsoc.data_adrs[29]
.sym 60716 rvsoc.uart0.tx_divcnt[1]
.sym 60717 rvsoc.mem_vdata[3][7]
.sym 60718 rvsoc.data_adrs[7]
.sym 60719 $abc$63009$new_ys__n11684_
.sym 60720 $abc$63009$new_n2987_
.sym 60721 rvsoc.uart0.rxbfr[2]
.sym 60727 rvsoc.code_adrs[31]
.sym 60728 $abc$63009$new_n3088_
.sym 60729 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 60730 rvsoc.mem_vdata[4][6]
.sym 60731 rvsoc.mem_vdata[5][30]
.sym 60733 rvsoc.mem_vdata[15][6]
.sym 60734 rvsoc.mem_vdata[3][7]
.sym 60735 rvsoc.mem_vdata[5][6]
.sym 60736 rvsoc.mem_vdata[15][5]
.sym 60737 $abc$63009$new_n3219_
.sym 60738 $abc$63009$new_n5218_
.sym 60739 rvsoc.data_adrs[28]
.sym 60740 rvsoc.data_adrs[29]
.sym 60741 $abc$63009$new_n5219_
.sym 60742 rvsoc.spi0.status[23]
.sym 60743 $abc$63009$new_ys__n11684_
.sym 60744 rvsoc.mem_vdata[4][30]
.sym 60745 rvsoc.mem_vdata[1][7]
.sym 60746 rvsoc.data_adrs[3]
.sym 60747 $abc$63009$new_ys__n12580_
.sym 60748 $abc$63009$new_ys__n4202_
.sym 60749 rvsoc.code_adrs[28]
.sym 60750 $abc$63009$new_ys__n12579_
.sym 60751 rvsoc.code_adrs[29]
.sym 60752 rvsoc.data_adrs[2]
.sym 60753 $abc$63009$new_n5226_
.sym 60754 $abc$63009$new_ys__n11680_
.sym 60755 $abc$63009$new_ys__n11179_
.sym 60758 $abc$63009$new_n5227_
.sym 60760 rvsoc.mem_vdata[5][30]
.sym 60761 rvsoc.code_adrs[29]
.sym 60762 rvsoc.code_adrs[28]
.sym 60763 rvsoc.mem_vdata[4][30]
.sym 60766 $abc$63009$new_n3088_
.sym 60768 $abc$63009$new_n5226_
.sym 60769 $abc$63009$new_n5227_
.sym 60772 rvsoc.mem_vdata[1][7]
.sym 60773 rvsoc.mem_vdata[3][7]
.sym 60774 rvsoc.data_adrs[29]
.sym 60775 rvsoc.data_adrs[28]
.sym 60778 rvsoc.mem_vdata[5][6]
.sym 60779 $abc$63009$new_ys__n11680_
.sym 60780 $abc$63009$new_ys__n11179_
.sym 60781 rvsoc.mem_vdata[15][6]
.sym 60784 rvsoc.mem_vdata[5][30]
.sym 60785 $abc$63009$new_ys__n12579_
.sym 60786 $abc$63009$new_ys__n12580_
.sym 60787 rvsoc.mem_vdata[4][30]
.sym 60790 $abc$63009$new_n3219_
.sym 60791 rvsoc.code_adrs[31]
.sym 60792 $abc$63009$new_ys__n4202_
.sym 60793 rvsoc.mem_vdata[15][5]
.sym 60796 rvsoc.data_adrs[2]
.sym 60798 rvsoc.spi0.status[23]
.sym 60799 rvsoc.data_adrs[3]
.sym 60802 rvsoc.mem_vdata[4][6]
.sym 60803 $abc$63009$new_n5218_
.sym 60804 $abc$63009$new_n5219_
.sym 60805 $abc$63009$new_ys__n11684_
.sym 60806 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 60807 rvsoc.clkn
.sym 60809 $abc$63009$new_n5101_
.sym 60810 rvsoc.mem_vdata[3][15]
.sym 60811 $abc$63009$new_n3996_
.sym 60812 $abc$63009$new_n2987_
.sym 60813 $abc$63009$new_ys__n12580_
.sym 60814 $abc$63009$new_n5170_
.sym 60815 $abc$63009$new_n5272_
.sym 60816 $abc$63009$new_ys__n12579_
.sym 60820 rvsoc.data_wdata[24]
.sym 60821 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 60822 rvsoc.mem_vdata[15][5]
.sym 60823 rvsoc.mem_vdata[5][16]
.sym 60824 rvsoc.eram.adrs[8]
.sym 60825 rvsoc.bootram.adrs[7]
.sym 60826 rvsoc.eram.adrs[3]
.sym 60827 rvsoc.data_wdata[7]
.sym 60828 rvsoc.mem_vdata[0][21]
.sym 60829 rvsoc.mem_vdata[15][22]
.sym 60830 rvsoc.spi0.status[23]
.sym 60831 $abc$63009$new_ys__n11721_
.sym 60832 rvsoc.spi0.status[16]
.sym 60834 rvsoc.data_adrs[28]
.sym 60835 rvsoc.code_adrs[28]
.sym 60836 rvsoc.data_adrs[30]
.sym 60837 rvsoc.code_adrs[29]
.sym 60838 $abc$63009$new_n3088_
.sym 60839 rvsoc.mem_vdata[5][20]
.sym 60840 $abc$63009$new_ys__n11680_
.sym 60841 rvsoc.gpio0.dir[6]
.sym 60842 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 60843 rvsoc.code_adrs[9]
.sym 60850 $abc$63009$new_n3088_
.sym 60851 rvsoc.mem_vdata[2][7]
.sym 60852 rvsoc.mem_vdata[5][28]
.sym 60853 $abc$63009$new_n5257_
.sym 60854 $abc$63009$new_n5956_
.sym 60855 rvsoc.mem_vdata[0][30]
.sym 60856 rvsoc.data_adrs[28]
.sym 60857 rvsoc.data_adrs[30]
.sym 60859 rvsoc.mem_vdata[2][30]
.sym 60860 rvsoc.data_adrs[29]
.sym 60862 $abc$63009$new_n5251_
.sym 60863 rvsoc.mem_vdata[0][7]
.sym 60864 $abc$63009$new_n5260_
.sym 60865 $abc$63009$new_n5171_
.sym 60866 $abc$63009$new_n5254_
.sym 60867 $abc$63009$new_n5253_
.sym 60868 $abc$63009$new_n5259_
.sym 60869 rvsoc.mem_vdata[0][23]
.sym 60870 $abc$63009$new_n5950_
.sym 60871 $abc$63009$new_n5170_
.sym 60872 $abc$63009$new_n5233_
.sym 60873 $abc$63009$new_ys__n12579_
.sym 60876 $abc$63009$new_n5234_
.sym 60877 rvsoc.mem_vdata[4][28]
.sym 60878 $abc$63009$new_ys__n12580_
.sym 60881 rvsoc.mem_vdata[2][23]
.sym 60883 $abc$63009$new_n5233_
.sym 60884 $abc$63009$new_n5234_
.sym 60885 $abc$63009$new_n5956_
.sym 60886 rvsoc.data_adrs[30]
.sym 60889 rvsoc.data_adrs[29]
.sym 60890 rvsoc.data_adrs[28]
.sym 60891 rvsoc.mem_vdata[2][7]
.sym 60892 rvsoc.mem_vdata[0][7]
.sym 60895 rvsoc.mem_vdata[2][23]
.sym 60896 rvsoc.data_adrs[29]
.sym 60897 rvsoc.data_adrs[28]
.sym 60898 rvsoc.mem_vdata[0][23]
.sym 60901 $abc$63009$new_n5260_
.sym 60902 $abc$63009$new_n3088_
.sym 60903 $abc$63009$new_n5257_
.sym 60904 $abc$63009$new_n5259_
.sym 60907 rvsoc.mem_vdata[4][28]
.sym 60908 $abc$63009$new_ys__n12579_
.sym 60909 rvsoc.mem_vdata[5][28]
.sym 60910 $abc$63009$new_ys__n12580_
.sym 60913 $abc$63009$new_n5253_
.sym 60914 $abc$63009$new_n3088_
.sym 60915 $abc$63009$new_n5251_
.sym 60916 $abc$63009$new_n5254_
.sym 60919 rvsoc.data_adrs[28]
.sym 60920 rvsoc.data_adrs[29]
.sym 60921 rvsoc.mem_vdata[2][30]
.sym 60922 rvsoc.mem_vdata[0][30]
.sym 60925 rvsoc.data_adrs[30]
.sym 60926 $abc$63009$new_n5950_
.sym 60927 $abc$63009$new_n5170_
.sym 60928 $abc$63009$new_n5171_
.sym 60932 $abc$63009$new_n3523_
.sym 60933 rvsoc.cpu0.D_insn[25]
.sym 60934 $abc$63009$new_n3521_
.sym 60935 $abc$63009$new_ys__n2990_inv_
.sym 60936 $abc$63009$new_n5271_
.sym 60937 $abc$63009$new_n5269_
.sym 60938 $abc$63009$new_ys__n9200_
.sym 60939 $abc$63009$new_n3522_
.sym 60940 rvsoc.data_adrs[3]
.sym 60941 rvsoc.data_wdata[29]
.sym 60942 rvsoc.data_wdata[29]
.sym 60943 rvsoc.data_adrs[3]
.sym 60944 $abc$63009$new_ys__n38_inv_
.sym 60945 rvsoc.mem_vdata[2][30]
.sym 60946 rvsoc.mem_vdata[15][3]
.sym 60947 rvsoc.eram.adrs[6]
.sym 60948 rvsoc.resetn
.sym 60949 rvsoc.mem_vdata[1][27]
.sym 60951 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 60952 $abc$63009$new_n4032_
.sym 60953 rvsoc.mem_vdata[1][27]
.sym 60955 $PACKER_VCC_NET
.sym 60956 rvsoc.mem_vdata[15][5]
.sym 60957 $abc$63009$new_n5186_
.sym 60958 rvsoc.code_adrs[31]
.sym 60959 rvsoc.eram.adrs[1]
.sym 60960 rvsoc.data_adrs[28]
.sym 60961 rvsoc.mem_vdata[4][17]
.sym 60962 rvsoc.data_adrs[30]
.sym 60963 $abc$63009$new_ys__n7554_
.sym 60964 $abc$63009$new_n3088_
.sym 60965 rvsoc.mem_vdata[4][21]
.sym 60966 $abc$63009$new_ys__n12579_
.sym 60967 rvsoc.cpu0.D_insn[25]
.sym 60973 rvsoc.mem_vdata[5][5]
.sym 60974 rvsoc.mem_vdata[15][5]
.sym 60975 rvsoc.cpu0.D_insn_typ[5]
.sym 60976 rvsoc.mem_vdata[15][7]
.sym 60977 $abc$63009$new_n3317_
.sym 60978 rvsoc.data_adrs[31]
.sym 60980 $abc$63009$new_n3288_
.sym 60984 $abc$63009$new_n3292_
.sym 60985 rvsoc.mem_vdata[15][23]
.sym 60988 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[29]
.sym 60989 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[30]
.sym 60992 rvsoc.cpu0.D_insn_typ[1]
.sym 60993 $abc$63009$new_n5258_
.sym 60996 rvsoc.data_adrs[30]
.sym 60997 $abc$63009$new_ys__n11179_
.sym 60998 $abc$63009$new_n5252_
.sym 60999 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[31]
.sym 61000 $abc$63009$new_ys__n11680_
.sym 61001 $abc$63009$new_n3286_
.sym 61002 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 61003 $abc$63009$new_n3290_
.sym 61004 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[28]
.sym 61007 rvsoc.data_adrs[31]
.sym 61009 rvsoc.data_adrs[30]
.sym 61012 $abc$63009$new_ys__n11179_
.sym 61013 rvsoc.mem_vdata[5][5]
.sym 61014 rvsoc.mem_vdata[15][5]
.sym 61015 $abc$63009$new_ys__n11680_
.sym 61018 rvsoc.cpu0.D_insn_typ[5]
.sym 61019 $abc$63009$new_n3288_
.sym 61020 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[29]
.sym 61021 rvsoc.cpu0.D_insn_typ[1]
.sym 61024 $abc$63009$new_ys__n11179_
.sym 61025 $abc$63009$new_n3317_
.sym 61026 rvsoc.mem_vdata[15][23]
.sym 61027 $abc$63009$new_n5258_
.sym 61030 $abc$63009$new_n3317_
.sym 61031 rvsoc.mem_vdata[15][7]
.sym 61032 $abc$63009$new_n5252_
.sym 61033 $abc$63009$new_ys__n11179_
.sym 61036 rvsoc.cpu0.D_insn_typ[1]
.sym 61037 $abc$63009$new_n3292_
.sym 61038 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[31]
.sym 61039 rvsoc.cpu0.D_insn_typ[5]
.sym 61042 rvsoc.cpu0.D_insn_typ[5]
.sym 61043 rvsoc.cpu0.D_insn_typ[1]
.sym 61044 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[28]
.sym 61045 $abc$63009$new_n3286_
.sym 61048 rvsoc.cpu0.D_insn_typ[1]
.sym 61049 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[30]
.sym 61050 $abc$63009$new_n3290_
.sym 61051 rvsoc.cpu0.D_insn_typ[5]
.sym 61052 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 61053 rvsoc.clka
.sym 61054 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 61055 $abc$63009$new_ys__n11179_
.sym 61056 $abc$63009$new_n5091_
.sym 61057 rvsoc.uart0.cfg[26]
.sym 61058 $abc$63009$new_ys__n11680_
.sym 61059 $abc$63009$new_ys__n11684_
.sym 61060 rvsoc.uart0.cfg[21]
.sym 61061 rvsoc.uart0.cfg[9]
.sym 61062 $abc$63009$new_n5270_
.sym 61063 $abc$63009$new_n3181_
.sym 61064 $abc$63009$new_ys__n2493_inv_
.sym 61065 rvsoc.uart0.cfg[30]
.sym 61067 $abc$63009$new_n3088_
.sym 61068 rvsoc.cpu0.D_insn_typ[3]
.sym 61069 rvsoc.data_adrs[2]
.sym 61070 $abc$63009$new_n3292_
.sym 61071 rvsoc.code_adrs[30]
.sym 61072 rvsoc.mem_vdata[15][7]
.sym 61073 rvsoc.mem_vdata[15][23]
.sym 61074 $abc$63009$new_n4012_
.sym 61075 rvsoc.cpu0.F_insn[12]
.sym 61076 rvsoc.cpu0.D_insn[25]
.sym 61077 rvsoc.mem_vdata[4][19]
.sym 61078 rvsoc.mem_vdata[15][16]
.sym 61079 $abc$63009$new_n5957_
.sym 61080 rvsoc.mem_vdata[15][17]
.sym 61081 $abc$63009$new_ys__n2990_inv_
.sym 61082 rvsoc.code_adrs[4]
.sym 61084 rvsoc.uart0.cfg[9]
.sym 61085 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[31]
.sym 61086 rvsoc.data_adrs[31]
.sym 61087 rvsoc.mem_vdata[15][2]
.sym 61088 rvsoc.mem_vdata[15][18]
.sym 61089 $abc$63009$new_ys__n7568_
.sym 61090 rvsoc.mem_vdata[5][4]
.sym 61096 $abc$63009$new_n5265_
.sym 61097 rvsoc.mem_vdata[4][5]
.sym 61098 $abc$63009$new_n5162_
.sym 61099 $abc$63009$new_n3161_
.sym 61100 rvsoc.uart0.cfg[9]
.sym 61101 $abc$63009$new_n3203_
.sym 61102 $abc$63009$new_n3179_
.sym 61103 rvsoc.mem_vdata[15][31]
.sym 61104 $abc$63009$new_n5161_
.sym 61105 $abc$63009$new_n5185_
.sym 61106 rvsoc.uart0.cfg[18]
.sym 61107 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$57001
.sym 61108 $abc$63009$new_n3317_
.sym 61109 rvsoc.data_adrs[31]
.sym 61110 $abc$63009$new_ys__n2292_inv_
.sym 61111 rvsoc.mem_vdata[5][20]
.sym 61112 $abc$63009$new_ys__n11179_
.sym 61115 $abc$63009$new_ys__n11680_
.sym 61116 $abc$63009$new_ys__n11684_
.sym 61117 $abc$63009$new_n5186_
.sym 61118 rvsoc.uart0.cfg[30]
.sym 61119 rvsoc.data_adrs[2]
.sym 61121 rvsoc.uart0.status[18]
.sym 61122 rvsoc.data_adrs[30]
.sym 61124 rvsoc.data_adrs[3]
.sym 61127 rvsoc.uart0.div[18]
.sym 61129 $abc$63009$new_n3179_
.sym 61130 $abc$63009$new_ys__n2292_inv_
.sym 61132 rvsoc.uart0.cfg[18]
.sym 61135 $abc$63009$new_ys__n11680_
.sym 61136 rvsoc.mem_vdata[5][20]
.sym 61137 $abc$63009$new_n5161_
.sym 61138 $abc$63009$new_n5162_
.sym 61141 rvsoc.uart0.cfg[30]
.sym 61142 $abc$63009$new_ys__n2292_inv_
.sym 61144 $abc$63009$new_n3203_
.sym 61147 rvsoc.mem_vdata[4][5]
.sym 61148 $abc$63009$new_ys__n11684_
.sym 61149 $abc$63009$new_n5186_
.sym 61150 $abc$63009$new_n5185_
.sym 61154 rvsoc.data_adrs[30]
.sym 61155 rvsoc.data_adrs[31]
.sym 61159 $abc$63009$new_ys__n2292_inv_
.sym 61161 $abc$63009$new_n3161_
.sym 61162 rvsoc.uart0.cfg[9]
.sym 61165 rvsoc.uart0.div[18]
.sym 61166 rvsoc.data_adrs[2]
.sym 61167 rvsoc.uart0.status[18]
.sym 61168 rvsoc.data_adrs[3]
.sym 61171 rvsoc.mem_vdata[15][31]
.sym 61172 $abc$63009$new_n5265_
.sym 61173 $abc$63009$new_n3317_
.sym 61174 $abc$63009$new_ys__n11179_
.sym 61175 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$57001
.sym 61176 rvsoc.clkn
.sym 61178 rvsoc.mem_vdata[4][13]
.sym 61179 $abc$63009$new_n3215_
.sym 61180 rvsoc.mem_vdata[4][17]
.sym 61181 $abc$63009$new_ys__n7551_
.sym 61182 rvsoc.mem_vdata[4][21]
.sym 61183 rvsoc.mem_vdata[4][15]
.sym 61184 $abc$63009$new_n5155_
.sym 61185 rvsoc.mem_vdata[4][12]
.sym 61187 rvsoc.cpu0.D_actv_pc[3]
.sym 61188 rvsoc.cpu0.D_actv_pc[3]
.sym 61189 rvsoc.cpu0.D_next_pc[26]
.sym 61190 rvsoc.cpu0.F_insn[8]
.sym 61191 rvsoc.gpio0.dir[3]
.sym 61192 rvsoc.uart0.cfg[18]
.sym 61193 $abc$63009$new_ys__n11680_
.sym 61194 $abc$63009$new_ys__n7568_
.sym 61195 rvsoc.mem_vdata[5][18]
.sym 61196 rvsoc.mem_vdata[15][14]
.sym 61197 $abc$63009$new_ys__n4202_
.sym 61198 $abc$63009$new_ys__n7552_
.sym 61199 rvsoc.mem_vdata[15][31]
.sym 61200 $abc$63009$new_ys__n7550_
.sym 61201 rvsoc.data_adrs[29]
.sym 61202 rvsoc.uart0.rxbfr[2]
.sym 61204 rvsoc.uart0.tx_divcnt[1]
.sym 61205 $abc$63009$new_ys__n2493_inv_
.sym 61206 $abc$63009$new_ys__n11684_
.sym 61207 rvsoc.cpu0.E_actv_pc[27]
.sym 61208 rvsoc.cpu0.D_insn_typ[3]
.sym 61210 rvsoc.data_adrs[7]
.sym 61211 rvsoc.uart0.div[13]
.sym 61212 rvsoc.mem_vdata[4][2]
.sym 61219 $abc$63009$new_ys__n11179_
.sym 61221 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 61222 $abc$63009$new_ys__n11680_
.sym 61223 $abc$63009$new_ys__n11684_
.sym 61225 $abc$63009$new_n5058_
.sym 61227 $abc$63009$new_n5192_
.sym 61228 $abc$63009$new_n5191_
.sym 61229 rvsoc.mem_vdata[15][21]
.sym 61230 $abc$63009$new_n5085_
.sym 61231 $abc$63009$new_ys__n11684_
.sym 61232 rvsoc.mem_vdata[5][21]
.sym 61233 rvsoc.mem_vdata[15][20]
.sym 61234 rvsoc.mem_vdata[5][17]
.sym 61236 rvsoc.spi0.status[8]
.sym 61237 rvsoc.mem_vdata[4][17]
.sym 61238 rvsoc.mem_vdata[4][2]
.sym 61239 rvsoc.mem_vdata[4][21]
.sym 61240 rvsoc.mem_vdata[15][17]
.sym 61242 $abc$63009$new_n5086_
.sym 61243 $abc$63009$new_n5059_
.sym 61244 rvsoc.mem_vdata[5][2]
.sym 61245 rvsoc.data_adrs[2]
.sym 61246 rvsoc.data_adrs[3]
.sym 61247 rvsoc.mem_vdata[15][2]
.sym 61250 rvsoc.mem_vdata[4][20]
.sym 61252 rvsoc.mem_vdata[4][20]
.sym 61253 rvsoc.mem_vdata[15][20]
.sym 61254 $abc$63009$new_ys__n11179_
.sym 61255 $abc$63009$new_ys__n11684_
.sym 61258 $abc$63009$new_ys__n11684_
.sym 61259 $abc$63009$new_ys__n11179_
.sym 61260 rvsoc.mem_vdata[15][21]
.sym 61261 rvsoc.mem_vdata[4][21]
.sym 61264 $abc$63009$new_ys__n11684_
.sym 61265 $abc$63009$new_n5086_
.sym 61266 $abc$63009$new_n5085_
.sym 61267 rvsoc.mem_vdata[4][2]
.sym 61270 rvsoc.mem_vdata[15][2]
.sym 61271 $abc$63009$new_ys__n11179_
.sym 61272 $abc$63009$new_ys__n11680_
.sym 61273 rvsoc.mem_vdata[5][2]
.sym 61277 rvsoc.spi0.status[8]
.sym 61278 rvsoc.data_adrs[3]
.sym 61279 rvsoc.data_adrs[2]
.sym 61282 $abc$63009$new_ys__n11680_
.sym 61283 $abc$63009$new_n5058_
.sym 61284 $abc$63009$new_n5059_
.sym 61285 rvsoc.mem_vdata[5][17]
.sym 61288 $abc$63009$new_ys__n11179_
.sym 61289 $abc$63009$new_ys__n11684_
.sym 61290 rvsoc.mem_vdata[4][17]
.sym 61291 rvsoc.mem_vdata[15][17]
.sym 61294 $abc$63009$new_n5192_
.sym 61295 $abc$63009$new_n5191_
.sym 61296 $abc$63009$new_ys__n11680_
.sym 61297 rvsoc.mem_vdata[5][21]
.sym 61298 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 61299 rvsoc.clkn
.sym 61301 rvsoc.code_adrs[0]
.sym 61302 rvsoc.uart0.tx_divcnt[4]
.sym 61304 $abc$63009$new_n3169_
.sym 61305 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[4]
.sym 61306 rvsoc.uart0.tx_divcnt[2]
.sym 61307 rvsoc.uart0.tx_divcnt[6]
.sym 61308 $abc$63009$new_n3127_
.sym 61309 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 61311 rvsoc.cpu0.D_insn[26]
.sym 61312 rvsoc.cpu0.D_actv_pc[14]
.sym 61313 rvsoc.gpio0.dir[2]
.sym 61314 rvsoc.mem_vdata[4][8]
.sym 61315 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[0]
.sym 61316 $abc$63009$new_ys__n7551_
.sym 61317 $abc$63009$new_n3173_
.sym 61318 $abc$63009$new_ys__n2292_inv_
.sym 61319 rvsoc.mem_vdata[15][0]
.sym 61320 rvsoc.eram.adrs[7]
.sym 61321 $abc$63009$new_n5031_
.sym 61322 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 61323 rvsoc.mem_vdata[5][8]
.sym 61324 rvsoc.uart0.cfg[15]
.sym 61325 rvsoc.cpu0.D_insn_typ[9]
.sym 61327 rvsoc.code_adrs[28]
.sym 61328 rvsoc.data_wdata[9]
.sym 61329 rvsoc.code_adrs[29]
.sym 61330 rvsoc.cpu0.D_actv_pc[0]
.sym 61331 rvsoc.spi0.status[3]
.sym 61332 rvsoc.cpu0.D_insn_typ[9]
.sym 61333 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[21]
.sym 61334 rvsoc.code_adrs[9]
.sym 61336 rvsoc.data_adrs[3]
.sym 61347 rvsoc.uart0.tx_divcnt[7]
.sym 61348 rvsoc.uart0.tx_divcnt[3]
.sym 61361 rvsoc.uart0.tx_divcnt[5]
.sym 61363 rvsoc.uart0.tx_divcnt[2]
.sym 61364 rvsoc.uart0.tx_divcnt[1]
.sym 61366 rvsoc.uart0.tx_divcnt[0]
.sym 61367 rvsoc.uart0.tx_divcnt[4]
.sym 61372 rvsoc.uart0.tx_divcnt[6]
.sym 61374 $nextpnr_ICESTORM_LC_8$O
.sym 61376 rvsoc.uart0.tx_divcnt[0]
.sym 61380 $auto$alumacc.cc:474:replace_alu$3246.C[2]
.sym 61382 rvsoc.uart0.tx_divcnt[1]
.sym 61386 $auto$alumacc.cc:474:replace_alu$3246.C[3]
.sym 61388 rvsoc.uart0.tx_divcnt[2]
.sym 61390 $auto$alumacc.cc:474:replace_alu$3246.C[2]
.sym 61392 $auto$alumacc.cc:474:replace_alu$3246.C[4]
.sym 61394 rvsoc.uart0.tx_divcnt[3]
.sym 61396 $auto$alumacc.cc:474:replace_alu$3246.C[3]
.sym 61398 $auto$alumacc.cc:474:replace_alu$3246.C[5]
.sym 61401 rvsoc.uart0.tx_divcnt[4]
.sym 61402 $auto$alumacc.cc:474:replace_alu$3246.C[4]
.sym 61404 $auto$alumacc.cc:474:replace_alu$3246.C[6]
.sym 61407 rvsoc.uart0.tx_divcnt[5]
.sym 61408 $auto$alumacc.cc:474:replace_alu$3246.C[5]
.sym 61410 $auto$alumacc.cc:474:replace_alu$3246.C[7]
.sym 61412 rvsoc.uart0.tx_divcnt[6]
.sym 61414 $auto$alumacc.cc:474:replace_alu$3246.C[6]
.sym 61416 $auto$alumacc.cc:474:replace_alu$3246.C[8]
.sym 61419 rvsoc.uart0.tx_divcnt[7]
.sym 61420 $auto$alumacc.cc:474:replace_alu$3246.C[7]
.sym 61424 rvsoc.uart0.tx_divcnt[18]
.sym 61425 rvsoc.uart0.tx_divcnt[13]
.sym 61426 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[21]
.sym 61427 rvsoc.uart0.tx_divcnt[21]
.sym 61428 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[15]
.sym 61429 rvsoc.uart0.tx_divcnt[15]
.sym 61430 $abc$63009$new_n3503_
.sym 61431 rvsoc.uart0.tx_divcnt[12]
.sym 61432 rvsoc.resetn
.sym 61434 rvsoc.code_adrs[25]
.sym 61435 rvsoc.code_adrs[18]
.sym 61436 rvsoc.data_adrs[0]
.sym 61438 rvsoc.eram.adrs[6]
.sym 61439 rvsoc.data_wst[3]
.sym 61440 $abc$63009$new_ys__n2994_inv_
.sym 61441 $abc$63009$new_ys__n3000_inv_
.sym 61442 $abc$63009$new_n3286_
.sym 61443 rvsoc.spi0.rxbfr[3]
.sym 61444 rvsoc.mem_vdata[15][24]
.sym 61445 rvsoc.uart0.tx_divcnt[4]
.sym 61446 rvsoc.eram.adrs[8]
.sym 61447 rvsoc.cpu0.D_actv_pc[5]
.sym 61448 rvsoc.cpu0.F_next_pc[8]
.sym 61449 rvsoc.code_adrs[31]
.sym 61450 rvsoc.mem_vdata[5][0]
.sym 61452 rvsoc.code_adrs[8]
.sym 61454 rvsoc.data_adrs[7]
.sym 61455 rvsoc.cpu0.D_insn[25]
.sym 61456 $abc$63009$new_ys__n7554_
.sym 61457 rvsoc.eram.adrs[1]
.sym 61458 $abc$63009$new_n4119_
.sym 61460 $auto$alumacc.cc:474:replace_alu$3246.C[8]
.sym 61469 rvsoc.uart0.tx_divcnt[11]
.sym 61470 rvsoc.uart0.tx_divcnt[14]
.sym 61482 rvsoc.uart0.tx_divcnt[9]
.sym 61486 rvsoc.uart0.tx_divcnt[15]
.sym 61488 rvsoc.uart0.tx_divcnt[12]
.sym 61490 rvsoc.uart0.tx_divcnt[13]
.sym 61491 rvsoc.uart0.tx_divcnt[10]
.sym 61496 rvsoc.uart0.tx_divcnt[8]
.sym 61497 $auto$alumacc.cc:474:replace_alu$3246.C[9]
.sym 61500 rvsoc.uart0.tx_divcnt[8]
.sym 61501 $auto$alumacc.cc:474:replace_alu$3246.C[8]
.sym 61503 $auto$alumacc.cc:474:replace_alu$3246.C[10]
.sym 61506 rvsoc.uart0.tx_divcnt[9]
.sym 61507 $auto$alumacc.cc:474:replace_alu$3246.C[9]
.sym 61509 $auto$alumacc.cc:474:replace_alu$3246.C[11]
.sym 61511 rvsoc.uart0.tx_divcnt[10]
.sym 61513 $auto$alumacc.cc:474:replace_alu$3246.C[10]
.sym 61515 $auto$alumacc.cc:474:replace_alu$3246.C[12]
.sym 61517 rvsoc.uart0.tx_divcnt[11]
.sym 61519 $auto$alumacc.cc:474:replace_alu$3246.C[11]
.sym 61521 $auto$alumacc.cc:474:replace_alu$3246.C[13]
.sym 61523 rvsoc.uart0.tx_divcnt[12]
.sym 61525 $auto$alumacc.cc:474:replace_alu$3246.C[12]
.sym 61527 $auto$alumacc.cc:474:replace_alu$3246.C[14]
.sym 61529 rvsoc.uart0.tx_divcnt[13]
.sym 61531 $auto$alumacc.cc:474:replace_alu$3246.C[13]
.sym 61533 $auto$alumacc.cc:474:replace_alu$3246.C[15]
.sym 61535 rvsoc.uart0.tx_divcnt[14]
.sym 61537 $auto$alumacc.cc:474:replace_alu$3246.C[14]
.sym 61539 $auto$alumacc.cc:474:replace_alu$3246.C[16]
.sym 61542 rvsoc.uart0.tx_divcnt[15]
.sym 61543 $auto$alumacc.cc:474:replace_alu$3246.C[15]
.sym 61549 rvsoc.cpu0.F_next_pc[4]
.sym 61550 rvsoc.cpu0.F_next_pc[5]
.sym 61551 rvsoc.cpu0.F_next_pc[6]
.sym 61552 rvsoc.cpu0.F_next_pc[7]
.sym 61553 rvsoc.cpu0.F_next_pc[8]
.sym 61554 rvsoc.cpu0.F_next_pc[9]
.sym 61556 rvsoc.cpu0.D_op2[12]
.sym 61558 $abc$63009$new_n4737_
.sym 61559 $abc$63009$new_ys__n7569_
.sym 61560 $abc$63009$new_ys__n7571_
.sym 61561 rvsoc.data_adrs[2]
.sym 61562 rvsoc.cpu0.E_funct3[1]
.sym 61563 rvsoc.data_wdata[2]
.sym 61564 rvsoc.cpu0.D_actv_pc[6]
.sym 61565 rvsoc.cpu0.D_actv_pc[7]
.sym 61566 $abc$63009$new_n4231_
.sym 61567 $abc$63009$techmap$techmap4075\rvsoc.eram.bram_mem.15.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4050_Y
.sym 61568 rvsoc.eram.adrs[2]
.sym 61569 rvsoc.cpu0.D_actv_pc[4]
.sym 61570 rvsoc.mem_vdata[15][30]
.sym 61571 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 61572 rvsoc.cpu0.F_next_pc[6]
.sym 61573 rvsoc.code_adrs[21]
.sym 61575 rvsoc.cpu0.D_actv_pc[1]
.sym 61576 rvsoc.code_adrs[16]
.sym 61577 rvsoc.cpu0.F_next_pc[11]
.sym 61578 rvsoc.cpu0.E_next_pc[22]
.sym 61579 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[16]
.sym 61580 rvsoc.code_adrs[4]
.sym 61581 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[31]
.sym 61582 rvsoc.mem_vdata[5][4]
.sym 61583 $auto$alumacc.cc:474:replace_alu$3246.C[16]
.sym 61588 rvsoc.uart0.tx_divcnt[18]
.sym 61590 rvsoc.uart0.tx_divcnt[22]
.sym 61591 rvsoc.uart0.tx_divcnt[21]
.sym 61593 rvsoc.uart0.tx_divcnt[17]
.sym 61596 rvsoc.uart0.tx_divcnt[23]
.sym 61600 rvsoc.uart0.tx_divcnt[20]
.sym 61608 rvsoc.uart0.tx_divcnt[16]
.sym 61613 rvsoc.uart0.tx_divcnt[19]
.sym 61620 $auto$alumacc.cc:474:replace_alu$3246.C[17]
.sym 61623 rvsoc.uart0.tx_divcnt[16]
.sym 61624 $auto$alumacc.cc:474:replace_alu$3246.C[16]
.sym 61626 $auto$alumacc.cc:474:replace_alu$3246.C[18]
.sym 61629 rvsoc.uart0.tx_divcnt[17]
.sym 61630 $auto$alumacc.cc:474:replace_alu$3246.C[17]
.sym 61632 $auto$alumacc.cc:474:replace_alu$3246.C[19]
.sym 61635 rvsoc.uart0.tx_divcnt[18]
.sym 61636 $auto$alumacc.cc:474:replace_alu$3246.C[18]
.sym 61638 $auto$alumacc.cc:474:replace_alu$3246.C[20]
.sym 61640 rvsoc.uart0.tx_divcnt[19]
.sym 61642 $auto$alumacc.cc:474:replace_alu$3246.C[19]
.sym 61644 $auto$alumacc.cc:474:replace_alu$3246.C[21]
.sym 61646 rvsoc.uart0.tx_divcnt[20]
.sym 61648 $auto$alumacc.cc:474:replace_alu$3246.C[20]
.sym 61650 $auto$alumacc.cc:474:replace_alu$3246.C[22]
.sym 61653 rvsoc.uart0.tx_divcnt[21]
.sym 61654 $auto$alumacc.cc:474:replace_alu$3246.C[21]
.sym 61656 $auto$alumacc.cc:474:replace_alu$3246.C[23]
.sym 61659 rvsoc.uart0.tx_divcnt[22]
.sym 61660 $auto$alumacc.cc:474:replace_alu$3246.C[22]
.sym 61662 $auto$alumacc.cc:474:replace_alu$3246.C[24]
.sym 61665 rvsoc.uart0.tx_divcnt[23]
.sym 61666 $auto$alumacc.cc:474:replace_alu$3246.C[23]
.sym 61670 rvsoc.cpu0.F_next_pc[10]
.sym 61671 rvsoc.cpu0.F_next_pc[11]
.sym 61672 rvsoc.cpu0.F_next_pc[12]
.sym 61673 rvsoc.cpu0.F_next_pc[13]
.sym 61674 rvsoc.cpu0.F_next_pc[14]
.sym 61675 rvsoc.cpu0.F_next_pc[15]
.sym 61676 rvsoc.cpu0.F_next_pc[16]
.sym 61677 rvsoc.cpu0.F_next_pc[17]
.sym 61679 $abc$63009$new_ys__n7553_
.sym 61680 rvsoc.cpu0.D_actv_pc[1]
.sym 61681 rvsoc.cpu0.D_next_pc[22]
.sym 61682 $abc$63009$new_ys__n3517_
.sym 61683 rvsoc.cpu0.F_next_pc[8]
.sym 61684 $abc$63009$new_n3311_
.sym 61685 rvsoc.cpu0.D_actv_pc[7]
.sym 61686 rvsoc.data_adrs[0]
.sym 61687 rvsoc.cpu0.sys_mcause[13]
.sym 61688 rvsoc.cpu0.D_actv_pc[6]
.sym 61689 $abc$63009$new_ys__n1777_
.sym 61690 $abc$63009$new_ys__n1880_inv_
.sym 61691 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[1]
.sym 61692 $abc$63009$new_n5951_
.sym 61693 rvsoc.cpu0.F_next_pc[4]
.sym 61694 rvsoc.uart0.tx_divcnt[16]
.sym 61695 rvsoc.cpu0.F_next_pc[14]
.sym 61697 rvsoc.cpu0.D_actv_pc[15]
.sym 61698 $abc$63009$new_ys__n2493_inv_
.sym 61699 rvsoc.uart0.rxbfr[2]
.sym 61700 rvsoc.cpu0.D_insn_typ[3]
.sym 61701 rvsoc.cpu0.D_actv_pc[23]
.sym 61702 $abc$63009$new_ys__n1872_inv_
.sym 61703 rvsoc.cpu0.D_insn_typ[7]
.sym 61704 rvsoc.mem_vdata[4][2]
.sym 61705 rvsoc.cpu0.D_next_pc[19]
.sym 61706 $auto$alumacc.cc:474:replace_alu$3246.C[24]
.sym 61715 rvsoc.uart0.tx_divcnt[24]
.sym 61719 rvsoc.uart0.tx_divcnt[26]
.sym 61726 rvsoc.uart0.tx_divcnt[25]
.sym 61734 rvsoc.uart0.tx_divcnt[31]
.sym 61736 rvsoc.uart0.tx_divcnt[27]
.sym 61740 rvsoc.uart0.tx_divcnt[30]
.sym 61741 rvsoc.uart0.tx_divcnt[29]
.sym 61742 rvsoc.uart0.tx_divcnt[28]
.sym 61743 $auto$alumacc.cc:474:replace_alu$3246.C[25]
.sym 61746 rvsoc.uart0.tx_divcnt[24]
.sym 61747 $auto$alumacc.cc:474:replace_alu$3246.C[24]
.sym 61749 $auto$alumacc.cc:474:replace_alu$3246.C[26]
.sym 61751 rvsoc.uart0.tx_divcnt[25]
.sym 61753 $auto$alumacc.cc:474:replace_alu$3246.C[25]
.sym 61755 $auto$alumacc.cc:474:replace_alu$3246.C[27]
.sym 61757 rvsoc.uart0.tx_divcnt[26]
.sym 61759 $auto$alumacc.cc:474:replace_alu$3246.C[26]
.sym 61761 $auto$alumacc.cc:474:replace_alu$3246.C[28]
.sym 61763 rvsoc.uart0.tx_divcnt[27]
.sym 61765 $auto$alumacc.cc:474:replace_alu$3246.C[27]
.sym 61767 $auto$alumacc.cc:474:replace_alu$3246.C[29]
.sym 61770 rvsoc.uart0.tx_divcnt[28]
.sym 61771 $auto$alumacc.cc:474:replace_alu$3246.C[28]
.sym 61773 $auto$alumacc.cc:474:replace_alu$3246.C[30]
.sym 61776 rvsoc.uart0.tx_divcnt[29]
.sym 61777 $auto$alumacc.cc:474:replace_alu$3246.C[29]
.sym 61779 $auto$alumacc.cc:474:replace_alu$3246.C[31]
.sym 61782 rvsoc.uart0.tx_divcnt[30]
.sym 61783 $auto$alumacc.cc:474:replace_alu$3246.C[30]
.sym 61786 rvsoc.uart0.tx_divcnt[31]
.sym 61789 $auto$alumacc.cc:474:replace_alu$3246.C[31]
.sym 61793 rvsoc.cpu0.F_next_pc[18]
.sym 61794 rvsoc.cpu0.F_next_pc[19]
.sym 61795 rvsoc.cpu0.F_next_pc[20]
.sym 61796 rvsoc.cpu0.F_next_pc[21]
.sym 61797 rvsoc.cpu0.F_next_pc[22]
.sym 61798 rvsoc.cpu0.F_next_pc[23]
.sym 61799 rvsoc.cpu0.F_next_pc[24]
.sym 61800 rvsoc.cpu0.F_next_pc[25]
.sym 61801 rvsoc.cpu0.E_next_pc[10]
.sym 61802 rvsoc.cpu0.D_op2[7]
.sym 61803 rvsoc.spi0.status[8]
.sym 61805 rvsoc.cpu0.D_actv_pc[28]
.sym 61806 rvsoc.cpu0.F_next_pc[16]
.sym 61807 rvsoc.data_wdata[24]
.sym 61808 rvsoc.cpu0.F_next_pc[13]
.sym 61809 rvsoc.cpu0.D_actv_pc[14]
.sym 61810 rvsoc.eram.adrs[7]
.sym 61811 rvsoc.eram.adrs[3]
.sym 61812 rvsoc.code_adrs[12]
.sym 61813 rvsoc.cpu0.D_actv_pc[13]
.sym 61814 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 61815 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[28]
.sym 61816 rvsoc.data_wdata[24]
.sym 61817 rvsoc.cpu0.D_insn_typ[9]
.sym 61818 rvsoc.cpu0.F_next_pc[22]
.sym 61819 rvsoc.code_adrs[28]
.sym 61820 rvsoc.cpu0.D_insn_typ[9]
.sym 61821 rvsoc.code_adrs[29]
.sym 61822 rvsoc.cpu0.F_next_pc[24]
.sym 61823 rvsoc.spi0.status[3]
.sym 61824 rvsoc.cpu0.F_next_pc[25]
.sym 61825 rvsoc.cpu0.F_next_pc[16]
.sym 61826 rvsoc.cpu0.D_actv_pc[0]
.sym 61827 rvsoc.cpu0.D_insn[27]
.sym 61828 rvsoc.cpu0.F_next_pc[19]
.sym 61835 rvsoc.cpu0.E_Br_adrs[18]
.sym 61837 rvsoc.cpu0.E_actv_pc[22]
.sym 61839 rvsoc.cpu0.E_next_pc[15]
.sym 61845 rvsoc.cpu0.E_Br_adrs[22]
.sym 61848 rvsoc.cpu0.E_next_pc[22]
.sym 61850 rvsoc.cpu0.F_next_pc[18]
.sym 61852 rvsoc.cpu0.D_next_pc[15]
.sym 61853 rvsoc.cpu0.F_next_pc[21]
.sym 61855 rvsoc.cpu0.E_Br_adrs[21]
.sym 61856 rvsoc.cpu0.E_actv_pc[15]
.sym 61857 rvsoc.cpu0.D_actv_pc[15]
.sym 61858 $abc$63009$new_ys__n2493_inv_
.sym 61859 $abc$63009$new_ys__n2493_inv_
.sym 61861 $abc$63009$new_n3311_
.sym 61862 rvsoc.cpu0.F_next_pc[22]
.sym 61863 rvsoc.cpu0.E_take_Br
.sym 61865 rvsoc.cpu0.D_next_pc[19]
.sym 61867 rvsoc.cpu0.F_next_pc[18]
.sym 61868 rvsoc.cpu0.E_Br_adrs[18]
.sym 61869 rvsoc.cpu0.E_take_Br
.sym 61873 rvsoc.cpu0.E_Br_adrs[21]
.sym 61874 rvsoc.cpu0.E_take_Br
.sym 61875 rvsoc.cpu0.F_next_pc[21]
.sym 61879 $abc$63009$new_n3311_
.sym 61880 rvsoc.cpu0.E_next_pc[15]
.sym 61881 rvsoc.cpu0.E_actv_pc[15]
.sym 61882 $abc$63009$new_ys__n2493_inv_
.sym 61885 rvsoc.cpu0.E_actv_pc[22]
.sym 61886 $abc$63009$new_ys__n2493_inv_
.sym 61887 rvsoc.cpu0.E_next_pc[22]
.sym 61888 $abc$63009$new_n3311_
.sym 61891 rvsoc.cpu0.D_next_pc[19]
.sym 61900 rvsoc.cpu0.D_next_pc[15]
.sym 61904 rvsoc.cpu0.D_actv_pc[15]
.sym 61910 rvsoc.cpu0.E_Br_adrs[22]
.sym 61911 rvsoc.cpu0.F_next_pc[22]
.sym 61912 rvsoc.cpu0.E_take_Br
.sym 61913 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 61914 rvsoc.clka
.sym 61916 rvsoc.cpu0.F_next_pc[26]
.sym 61917 rvsoc.cpu0.F_next_pc[27]
.sym 61918 rvsoc.cpu0.F_next_pc[28]
.sym 61919 rvsoc.cpu0.F_next_pc[29]
.sym 61920 rvsoc.cpu0.F_next_pc[30]
.sym 61921 rvsoc.cpu0.F_next_pc[31]
.sym 61922 $abc$63009$new_ys__n351_inv_
.sym 61923 rvsoc.code_adrs[17]
.sym 61925 rvsoc.cpu0.F_next_pc[23]
.sym 61926 rvsoc.code_adrs[20]
.sym 61927 $abc$63009$new_n4708_
.sym 61928 rvsoc.data_adrs[0]
.sym 61931 rvsoc.data_wdata[11]
.sym 61932 rvsoc.cpu0.D_actv_pc[2]
.sym 61933 rvsoc.cpu0.E_actv_pc[22]
.sym 61934 rvsoc.eram.adrs[6]
.sym 61935 rvsoc.cpu0.D_actv_pc[6]
.sym 61936 rvsoc.cpu0.D_actv_pc[17]
.sym 61937 $abc$63009$new_ys__n6074_
.sym 61938 $abc$63009$new_n3510_
.sym 61939 rvsoc.code_adrs[19]
.sym 61940 rvsoc.cpu0.F_next_pc[20]
.sym 61941 rvsoc.code_adrs[31]
.sym 61942 $abc$63009$new_n3129_
.sym 61943 rvsoc.cpu0.D_actv_pc[23]
.sym 61944 rvsoc.code_adrs[8]
.sym 61945 $abc$63009$new_ys__n1872_inv_
.sym 61946 rvsoc.mem_vdata[5][0]
.sym 61947 rvsoc.cpu0.D_actv_pc[21]
.sym 61948 rvsoc.cpu0.D_insn[25]
.sym 61949 rvsoc.cpu0.F_insn[19]
.sym 61950 $abc$63009$new_n4119_
.sym 61951 rvsoc.cpu0.F_next_pc[27]
.sym 61957 rvsoc.uart0.div[2]
.sym 61958 rvsoc.code_adrs[21]
.sym 61959 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$57001
.sym 61962 rvsoc.cpu0.F_next_pc[23]
.sym 61963 rvsoc.cpu0.E_Br_adrs[26]
.sym 61964 rvsoc.code_adrs[22]
.sym 61965 rvsoc.cpu0.E_Br_adrs[25]
.sym 61966 $abc$63009$new_n5820_
.sym 61967 rvsoc.data_adrs[2]
.sym 61969 rvsoc.uart0.rxbfr[2]
.sym 61970 rvsoc.code_adrs[24]
.sym 61971 $abc$63009$new_ys__n350_inv_
.sym 61972 rvsoc.cpu0.F_next_pc[25]
.sym 61973 rvsoc.cpu0.E_Br_adrs[23]
.sym 61975 rvsoc.cpu0.E_take_Br
.sym 61977 rvsoc.cpu0.E_Br_adrs[16]
.sym 61979 rvsoc.code_adrs[20]
.sym 61980 rvsoc.code_adrs[25]
.sym 61981 rvsoc.cpu0.F_next_pc[26]
.sym 61982 rvsoc.code_adrs[23]
.sym 61983 rvsoc.code_adrs[26]
.sym 61984 $abc$63009$new_ys__n349_inv_
.sym 61985 rvsoc.cpu0.F_next_pc[16]
.sym 61986 rvsoc.code_adrs[27]
.sym 61987 $abc$63009$new_ys__n351_inv_
.sym 61990 $abc$63009$new_ys__n349_inv_
.sym 61991 $abc$63009$new_ys__n351_inv_
.sym 61993 $abc$63009$new_ys__n350_inv_
.sym 61997 rvsoc.cpu0.E_take_Br
.sym 61998 rvsoc.cpu0.F_next_pc[23]
.sym 61999 rvsoc.cpu0.E_Br_adrs[23]
.sym 62002 rvsoc.cpu0.E_take_Br
.sym 62003 rvsoc.cpu0.F_next_pc[26]
.sym 62004 rvsoc.cpu0.E_Br_adrs[26]
.sym 62008 rvsoc.code_adrs[25]
.sym 62009 rvsoc.code_adrs[27]
.sym 62010 rvsoc.code_adrs[26]
.sym 62011 rvsoc.code_adrs[24]
.sym 62014 rvsoc.cpu0.E_Br_adrs[16]
.sym 62015 rvsoc.cpu0.F_next_pc[16]
.sym 62016 rvsoc.cpu0.E_take_Br
.sym 62020 rvsoc.data_adrs[2]
.sym 62021 rvsoc.uart0.div[2]
.sym 62022 rvsoc.uart0.rxbfr[2]
.sym 62023 $abc$63009$new_n5820_
.sym 62026 rvsoc.code_adrs[23]
.sym 62027 rvsoc.code_adrs[21]
.sym 62028 rvsoc.code_adrs[20]
.sym 62029 rvsoc.code_adrs[22]
.sym 62032 rvsoc.cpu0.E_Br_adrs[25]
.sym 62033 rvsoc.cpu0.E_take_Br
.sym 62035 rvsoc.cpu0.F_next_pc[25]
.sym 62036 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$57001
.sym 62037 rvsoc.clkn
.sym 62039 $abc$63009$new_n4492_
.sym 62040 $abc$63009$new_ys__n1670_
.sym 62041 $abc$63009$new_n4515_
.sym 62042 $abc$63009$new_ys__n1767_
.sym 62043 rvsoc.cpu0.D_actv_pc[0]
.sym 62044 $abc$63009$new_n4516_
.sym 62045 rvsoc.cpu0.D_next_pc[21]
.sym 62046 rvsoc.cpu0.D_next_pc[10]
.sym 62048 rvsoc.cpu0.D_next_pc[15]
.sym 62049 rvsoc.cpu0.D_actv_pc[13]
.sym 62053 rvsoc.data_adrs[2]
.sym 62054 rvsoc.cpu0.F_next_pc[29]
.sym 62056 rvsoc.code_adrs[17]
.sym 62057 rvsoc.code_adrs[26]
.sym 62058 rvsoc.eram.adrs[2]
.sym 62059 rvsoc.cpu0.D_actv_pc[30]
.sym 62060 rvsoc.cpu0.F_next_pc[27]
.sym 62061 rvsoc.data_wdata[17]
.sym 62062 rvsoc.cpu0.F_next_pc[28]
.sym 62063 rvsoc.cpu0.sys_mcause[17]
.sym 62064 $abc$63009$new_ys__n6050_
.sym 62065 rvsoc.code_adrs[24]
.sym 62066 rvsoc.mem_vdata[5][4]
.sym 62067 rvsoc.spi0.status[12]
.sym 62068 rvsoc.code_adrs[16]
.sym 62069 rvsoc.cpu0.D_actv_pc[22]
.sym 62070 rvsoc.code_adrs[21]
.sym 62071 rvsoc.cpu0.D_actv_pc[1]
.sym 62072 rvsoc.code_adrs[27]
.sym 62073 rvsoc.cpu0.E_next_pc[26]
.sym 62074 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 62080 rvsoc.cpu0.F_next_pc[26]
.sym 62082 rvsoc.cpu0.E_take_Br
.sym 62088 rvsoc.cpu0.F_next_pc[22]
.sym 62090 rvsoc.cpu0.E_take_Br
.sym 62091 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 62092 rvsoc.spi0.rxbfr[0]
.sym 62095 rvsoc.cpu0.E_Br_adrs[24]
.sym 62097 rvsoc.cpu0.F_next_pc[24]
.sym 62098 rvsoc.cpu0.F_next_pc[19]
.sym 62100 rvsoc.data_adrs[3]
.sym 62103 rvsoc.cpu0.F_actv_pc[23]
.sym 62104 rvsoc.spi0.status[0]
.sym 62106 rvsoc.cpu0.F_actv_pc[21]
.sym 62108 rvsoc.cpu0.E_Br_adrs[19]
.sym 62111 rvsoc.data_adrs[2]
.sym 62114 rvsoc.cpu0.F_next_pc[22]
.sym 62121 rvsoc.cpu0.F_actv_pc[21]
.sym 62125 rvsoc.data_adrs[3]
.sym 62126 rvsoc.spi0.rxbfr[0]
.sym 62127 rvsoc.data_adrs[2]
.sym 62128 rvsoc.spi0.status[0]
.sym 62132 rvsoc.cpu0.F_next_pc[19]
.sym 62137 rvsoc.cpu0.F_next_pc[26]
.sym 62144 rvsoc.cpu0.E_Br_adrs[24]
.sym 62145 rvsoc.cpu0.F_next_pc[24]
.sym 62146 rvsoc.cpu0.E_take_Br
.sym 62150 rvsoc.cpu0.E_Br_adrs[19]
.sym 62151 rvsoc.cpu0.F_next_pc[19]
.sym 62152 rvsoc.cpu0.E_take_Br
.sym 62155 rvsoc.cpu0.F_actv_pc[23]
.sym 62159 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 62160 rvsoc.clka
.sym 62162 $abc$63009$new_n4566_
.sym 62163 $abc$63009$new_n4514_
.sym 62164 rvsoc.cpu0.F_actv_pc[21]
.sym 62165 rvsoc.cpu0.F_actv_pc[16]
.sym 62166 $abc$63009$new_ys__n1627_
.sym 62167 $abc$63009$new_ys__n2214_inv_
.sym 62168 $abc$63009$new_n5907_
.sym 62169 rvsoc.cpu0.F_actv_pc[23]
.sym 62174 rvsoc.cpu0.D_next_pc[22]
.sym 62175 $abc$63009$new_ys__n10983_inv_
.sym 62176 rvsoc.cpu0.sys_count[17]
.sym 62178 rvsoc.cpu0.D_next_pc[15]
.sym 62179 rvsoc.cpu0.D_next_pc[10]
.sym 62181 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[15]
.sym 62183 rvsoc.cpu0.D_next_pc[24]
.sym 62184 $abc$63009$new_n4356_
.sym 62186 rvsoc.data_wdata[24]
.sym 62187 rvsoc.data_wdata[13]
.sym 62188 rvsoc.mem_vdata[5][12]
.sym 62189 rvsoc.cpu0.D_next_pc[19]
.sym 62190 $abc$63009$new_n3860_
.sym 62191 rvsoc.cpu0.D_actv_pc[15]
.sym 62192 rvsoc.cpu0.D_insn_typ[3]
.sym 62193 $abc$63009$new_n5215_
.sym 62194 $abc$63009$new_ys__n1872_inv_
.sym 62195 rvsoc.cpu0.F_next_pc[30]
.sym 62196 rvsoc.cpu0.D_insn_typ[7]
.sym 62197 rvsoc.cpu0.D_actv_pc[23]
.sym 62203 rvsoc.cpu0.D_insn_typ[7]
.sym 62205 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 62206 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[22]
.sym 62207 rvsoc.cpu0.E_take_Br
.sym 62208 $abc$63009$new_ys__n1552_
.sym 62210 rvsoc.spi0.status[10]
.sym 62211 rvsoc.cpu0.E_Br_adrs[20]
.sym 62212 rvsoc.cpu0.F_next_pc[20]
.sym 62213 $abc$63009$new_n3121_
.sym 62214 $abc$63009$new_n3129_
.sym 62215 rvsoc.cpu0.D_insn[22]
.sym 62217 rvsoc.spi0.log2div[4]
.sym 62218 rvsoc.cpu0.D_insn_typ[3]
.sym 62221 rvsoc.cpu0.F_next_pc[27]
.sym 62222 rvsoc.spi0.log2div[0]
.sym 62224 $abc$63009$new_n4669_
.sym 62227 rvsoc.spi0.status[12]
.sym 62228 $abc$63009$new_ys__n10983_inv_
.sym 62229 rvsoc.data_adrs[2]
.sym 62230 rvsoc.data_adrs[3]
.sym 62232 $abc$63009$new_ys__n2214_inv_
.sym 62233 rvsoc.cpu0.E_Br_adrs[27]
.sym 62234 rvsoc.cpu0.D_next_pc[22]
.sym 62237 rvsoc.data_adrs[2]
.sym 62238 rvsoc.data_adrs[3]
.sym 62239 rvsoc.spi0.status[10]
.sym 62243 rvsoc.cpu0.E_take_Br
.sym 62244 rvsoc.cpu0.E_Br_adrs[20]
.sym 62245 rvsoc.cpu0.F_next_pc[20]
.sym 62248 rvsoc.cpu0.E_take_Br
.sym 62250 rvsoc.cpu0.F_next_pc[27]
.sym 62251 rvsoc.cpu0.E_Br_adrs[27]
.sym 62254 $abc$63009$new_n3121_
.sym 62256 rvsoc.spi0.log2div[0]
.sym 62257 $abc$63009$new_ys__n2214_inv_
.sym 62260 rvsoc.cpu0.D_insn_typ[3]
.sym 62261 rvsoc.cpu0.D_insn[22]
.sym 62262 rvsoc.cpu0.D_insn_typ[7]
.sym 62263 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[22]
.sym 62266 rvsoc.data_adrs[2]
.sym 62268 rvsoc.spi0.status[12]
.sym 62269 rvsoc.data_adrs[3]
.sym 62272 rvsoc.cpu0.D_next_pc[22]
.sym 62273 $abc$63009$new_n4669_
.sym 62274 $abc$63009$new_ys__n10983_inv_
.sym 62275 $abc$63009$new_ys__n1552_
.sym 62279 $abc$63009$new_ys__n2214_inv_
.sym 62280 rvsoc.spi0.log2div[4]
.sym 62281 $abc$63009$new_n3129_
.sym 62282 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 62283 rvsoc.clkn
.sym 62285 rvsoc.uart0.cfg[14]
.sym 62286 $abc$63009$new_n4446_
.sym 62287 rvsoc.uart0.cfg[12]
.sym 62288 $abc$63009$new_n4490_
.sym 62289 $abc$63009$new_ys__n1520_
.sym 62290 $abc$63009$new_n4669_
.sym 62291 $abc$63009$new_ys__n1700_
.sym 62292 rvsoc.uart0.cfg[13]
.sym 62293 rvsoc.data_wdata[15]
.sym 62294 rvsoc.cpu0.D_op2[8]
.sym 62295 rvsoc.cpu0.D_op2[8]
.sym 62296 rvsoc.data_wdata[24]
.sym 62297 $abc$63009$new_n4165_
.sym 62298 $abc$63009$new_n5907_
.sym 62299 rvsoc.cpu0.sys_count[25]
.sym 62300 rvsoc.cpu0.D_actv_pc[17]
.sym 62302 rvsoc.cpu0.D_op1[2]
.sym 62305 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[27]
.sym 62306 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 62307 rvsoc.cpu0.D_actv_pc[28]
.sym 62308 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[26]
.sym 62309 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 62310 rvsoc.data_adrs[3]
.sym 62311 rvsoc.cpu0.F_actv_pc[16]
.sym 62312 rvsoc.cpu0.F_next_pc[25]
.sym 62313 rvsoc.cpu0.D_insn[19]
.sym 62314 rvsoc.spi0.status[3]
.sym 62315 rvsoc.cpu0.D_actv_pc[16]
.sym 62316 rvsoc.cpu0.D_actv_pc[13]
.sym 62317 rvsoc.cpu0.D_actv_pc[18]
.sym 62318 rvsoc.cpu0.D_actv_pc[14]
.sym 62319 $abc$63009$new_n5903_
.sym 62320 rvsoc.cpu0.D_insn_typ[9]
.sym 62326 rvsoc.cpu0.sys_mcause[24]
.sym 62327 rvsoc.cpu0.D_next_pc[25]
.sym 62330 $abc$63009$new_n4715_
.sym 62331 $abc$63009$new_ys__n1595_
.sym 62334 rvsoc.cpu0.D_next_pc[26]
.sym 62335 rvsoc.cpu0.D_next_pc[18]
.sym 62336 rvsoc.cpu0.D_actv_pc[24]
.sym 62337 $abc$63009$new_n4709_
.sym 62340 rvsoc.cpu0.D_op2[2]
.sym 62342 rvsoc.cpu0.D_funct3[1]
.sym 62343 $abc$63009$new_ys__n1880_inv_
.sym 62344 rvsoc.cpu0.D_op2[18]
.sym 62345 rvsoc.cpu0.D_next_pc[24]
.sym 62346 $abc$63009$new_ys__n1520_
.sym 62347 $abc$63009$new_ys__n1527_inv_
.sym 62348 $abc$63009$new_n4714_
.sym 62349 rvsoc.cpu0.D_next_pc[19]
.sym 62350 $abc$63009$new_ys__n1610_
.sym 62351 $abc$63009$new_ys__n10983_inv_
.sym 62354 $abc$63009$new_ys__n1872_inv_
.sym 62356 $abc$63009$new_n4119_
.sym 62359 $abc$63009$new_n4714_
.sym 62360 rvsoc.cpu0.D_actv_pc[24]
.sym 62361 $abc$63009$new_n4709_
.sym 62362 $abc$63009$new_ys__n1880_inv_
.sym 62367 rvsoc.cpu0.D_next_pc[25]
.sym 62372 $abc$63009$new_ys__n1595_
.sym 62373 $abc$63009$new_ys__n10983_inv_
.sym 62374 rvsoc.cpu0.D_next_pc[19]
.sym 62377 $abc$63009$new_ys__n1610_
.sym 62378 rvsoc.cpu0.D_next_pc[18]
.sym 62380 $abc$63009$new_ys__n10983_inv_
.sym 62383 rvsoc.cpu0.sys_mcause[24]
.sym 62384 $abc$63009$new_ys__n1527_inv_
.sym 62385 $abc$63009$new_ys__n1520_
.sym 62386 $abc$63009$new_n4119_
.sym 62389 rvsoc.cpu0.D_next_pc[26]
.sym 62395 $abc$63009$new_n4715_
.sym 62397 $abc$63009$new_ys__n10983_inv_
.sym 62398 rvsoc.cpu0.D_next_pc[24]
.sym 62401 $abc$63009$new_ys__n1872_inv_
.sym 62402 rvsoc.cpu0.D_funct3[1]
.sym 62403 rvsoc.cpu0.D_op2[2]
.sym 62404 rvsoc.cpu0.D_op2[18]
.sym 62405 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 62406 rvsoc.clka
.sym 62408 $abc$63009$new_ys__n1610_
.sym 62409 rvsoc.cpu0.D_actv_pc[16]
.sym 62410 rvsoc.cpu0.D_actv_pc[15]
.sym 62411 rvsoc.cpu0.D_next_pc[2]
.sym 62412 rvsoc.cpu0.D_next_pc[14]
.sym 62413 rvsoc.cpu0.D_next_pc[12]
.sym 62414 rvsoc.cpu0.D_next_pc[17]
.sym 62415 $abc$63009$new_ys__n1580_
.sym 62416 $abc$63009$new_ys__n5398_inv_
.sym 62418 rvsoc.data_wdata[29]
.sym 62419 $abc$63009$new_ys__n5398_inv_
.sym 62421 $abc$63009$new_n5151_
.sym 62423 rvsoc.data_wdata[10]
.sym 62424 rvsoc.cpu0.D_actv_pc[2]
.sym 62425 rvsoc.data_wdata[16]
.sym 62426 $abc$63009$new_n5049_
.sym 62427 $abc$63009$new_ys__n1595_
.sym 62428 rvsoc.cpu0.D_actv_pc[30]
.sym 62429 rvsoc.cpu0.sys_mcause[19]
.sym 62430 rvsoc.cpu0.sys_mcause[24]
.sym 62432 rvsoc.code_adrs[8]
.sym 62433 $abc$63009$new_ys__n6254_
.sym 62434 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 62435 rvsoc.cpu0.F_insn[19]
.sym 62436 rvsoc.cpu0.sys_count[27]
.sym 62437 $abc$63009$new_n4119_
.sym 62438 rvsoc.cpu0.D_insn[27]
.sym 62439 $abc$63009$new_ys__n6254_
.sym 62440 rvsoc.cpu0.F_next_pc[20]
.sym 62441 $abc$63009$new_ys__n1412_
.sym 62442 $abc$63009$new_n4119_
.sym 62443 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[25]
.sym 62450 $abc$63009$new_ys__n10983_inv_
.sym 62451 rvsoc.cpu0.F_next_pc[20]
.sym 62458 rvsoc.cpu0.F_next_pc[28]
.sym 62460 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 62464 rvsoc.cpu0.D_insn_typ[3]
.sym 62465 rvsoc.cpu0.F_next_pc[30]
.sym 62466 rvsoc.cpu0.D_next_pc[25]
.sym 62467 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[25]
.sym 62468 rvsoc.cpu0.F_actv_pc[1]
.sym 62470 rvsoc.cpu0.F_actv_pc[14]
.sym 62472 rvsoc.cpu0.F_next_pc[25]
.sym 62474 rvsoc.cpu0.F_actv_pc[4]
.sym 62484 rvsoc.cpu0.F_actv_pc[4]
.sym 62490 rvsoc.cpu0.F_next_pc[25]
.sym 62497 rvsoc.cpu0.F_actv_pc[14]
.sym 62501 rvsoc.cpu0.F_next_pc[28]
.sym 62506 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[25]
.sym 62507 $abc$63009$new_ys__n10983_inv_
.sym 62508 rvsoc.cpu0.D_insn_typ[3]
.sym 62509 rvsoc.cpu0.D_next_pc[25]
.sym 62512 rvsoc.cpu0.F_actv_pc[1]
.sym 62520 rvsoc.cpu0.F_next_pc[20]
.sym 62525 rvsoc.cpu0.F_next_pc[30]
.sym 62528 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 62529 rvsoc.clka
.sym 62531 rvsoc.cpu0.sys_mcause[20]
.sym 62532 $abc$63009$new_ys__n1460_
.sym 62533 $abc$63009$new_n4756_
.sym 62534 $abc$63009$new_ys__n1430_
.sym 62535 $abc$63009$new_n4846_
.sym 62536 $abc$63009$new_ys__n1743_
.sym 62537 $abc$63009$new_ys__n1490_
.sym 62538 $abc$63009$new_n4798_
.sym 62540 rvsoc.cpu0.D_op2[13]
.sym 62541 rvsoc.uart0.cfg[30]
.sym 62543 rvsoc.cpu0.D_actv_pc[4]
.sym 62544 rvsoc.cpu0.D_next_pc[17]
.sym 62545 rvsoc.data_wdata[17]
.sym 62546 rvsoc.cpu0.D_op2[15]
.sym 62548 rvsoc.cpu0.D_actv_pc[10]
.sym 62549 rvsoc.cpu0.D_op2[20]
.sym 62551 rvsoc.data_adrs[2]
.sym 62552 rvsoc.cpu0.D_actv_pc[24]
.sym 62554 rvsoc.cpu0.D_insn_typ[3]
.sym 62555 $abc$63009$new_ys__n6026_
.sym 62556 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[28]
.sym 62557 $abc$63009$new_ys__n6050_
.sym 62559 $abc$63009$new_ys__n1487_
.sym 62560 rvsoc.cpu0.D_actv_pc[22]
.sym 62561 rvsoc.cpu0.D_actv_pc[20]
.sym 62562 rvsoc.cpu0.D_actv_pc[1]
.sym 62563 rvsoc.cpu0.D_insn_typ[12]
.sym 62564 rvsoc.cpu0.sys_mcause[20]
.sym 62565 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[31]
.sym 62572 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[31]
.sym 62573 $abc$63009$new_ys__n10983_inv_
.sym 62574 rvsoc.cpu0.D_insn_typ[12]
.sym 62576 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[21]
.sym 62577 rvsoc.cpu0.D_next_pc[31]
.sym 62579 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[30]
.sym 62580 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[28]
.sym 62581 $abc$63009$new_ys__n10983_inv_
.sym 62582 rvsoc.cpu0.D_op1[21]
.sym 62583 rvsoc.cpu0.D_next_pc[28]
.sym 62584 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[26]
.sym 62585 $abc$63009$new_ys__n1487_
.sym 62586 rvsoc.cpu0.D_insn_typ[13]
.sym 62590 rvsoc.cpu0.D_insn[26]
.sym 62594 rvsoc.cpu0.D_insn_typ[3]
.sym 62595 rvsoc.cpu0.F_insn[19]
.sym 62596 rvsoc.cpu0.D_next_pc[26]
.sym 62597 rvsoc.cpu0.D_insn[28]
.sym 62598 $abc$63009$new_n4756_
.sym 62599 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 62601 rvsoc.cpu0.D_insn[30]
.sym 62602 rvsoc.cpu0.D_insn_typ[7]
.sym 62603 $abc$63009$new_n4798_
.sym 62605 rvsoc.cpu0.D_insn_typ[3]
.sym 62606 rvsoc.cpu0.D_insn_typ[7]
.sym 62607 rvsoc.cpu0.D_insn[28]
.sym 62608 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[28]
.sym 62611 $abc$63009$new_ys__n10983_inv_
.sym 62612 $abc$63009$new_n4798_
.sym 62614 rvsoc.cpu0.D_next_pc[28]
.sym 62620 rvsoc.cpu0.F_insn[19]
.sym 62623 rvsoc.cpu0.D_insn_typ[13]
.sym 62624 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[21]
.sym 62625 rvsoc.cpu0.D_op1[21]
.sym 62626 rvsoc.cpu0.D_insn_typ[12]
.sym 62629 rvsoc.cpu0.D_insn[30]
.sym 62630 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[30]
.sym 62631 rvsoc.cpu0.D_insn_typ[3]
.sym 62632 rvsoc.cpu0.D_insn_typ[7]
.sym 62635 rvsoc.cpu0.D_insn_typ[7]
.sym 62636 rvsoc.cpu0.D_insn[26]
.sym 62637 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[26]
.sym 62638 rvsoc.cpu0.D_insn_typ[3]
.sym 62641 $abc$63009$new_ys__n1487_
.sym 62642 $abc$63009$new_n4756_
.sym 62643 $abc$63009$new_ys__n10983_inv_
.sym 62644 rvsoc.cpu0.D_next_pc[26]
.sym 62647 rvsoc.cpu0.D_next_pc[31]
.sym 62648 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[31]
.sym 62649 $abc$63009$new_ys__n10983_inv_
.sym 62650 rvsoc.cpu0.D_insn_typ[3]
.sym 62651 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 62652 rvsoc.clka
.sym 62653 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$32054[1]_$glb_sr
.sym 62654 $abc$63009$new_ys__n1445_
.sym 62655 $abc$63009$new_n4781_
.sym 62656 $abc$63009$new_ys__n1505_
.sym 62657 $abc$63009$new_ys__n1415_
.sym 62658 $abc$63009$new_n4780_
.sym 62659 $abc$63009$new_n4779_
.sym 62660 rvsoc.cpu0.F_actv_pc[8]
.sym 62661 $abc$63009$new_n5903_
.sym 62663 $abc$63009$new_n4165_
.sym 62664 $abc$63009$new_ys__n5397_inv_
.sym 62666 rvsoc.cpu0.E_op1[2]
.sym 62667 rvsoc.eram.adrs[2]
.sym 62668 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$51721
.sym 62669 $abc$63009$new_n4165_
.sym 62670 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 62672 rvsoc.cpu0.D_op2[9]
.sym 62673 rvsoc.cpu0.D_op2[18]
.sym 62674 rvsoc.cpu0.D_op2[12]
.sym 62675 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 62676 rvsoc.eram.adrs[0]
.sym 62677 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[1]
.sym 62678 rvsoc.data_wdata[24]
.sym 62679 $abc$63009$new_n5307_
.sym 62680 rvsoc.cpu0.D_insn_typ[3]
.sym 62681 $abc$63009$new_n3860_
.sym 62682 $abc$63009$new_ys__n1872_inv_
.sym 62683 $abc$63009$new_ys__n1873_inv_
.sym 62684 rvsoc.cpu0.E_op1[5]
.sym 62685 $abc$63009$new_n5215_
.sym 62686 rvsoc.data_wdata[13]
.sym 62687 rvsoc.cpu0.D_op3[0]
.sym 62688 rvsoc.cpu0.D_insn_typ[7]
.sym 62689 rvsoc.cpu0.D_actv_pc[23]
.sym 62695 rvsoc.cpu0.D_insn_typ[7]
.sym 62696 $abc$63009$new_n4777_
.sym 62697 rvsoc.cpu0.D_actv_pc[27]
.sym 62698 rvsoc.cpu0.D_insn_typ[13]
.sym 62699 $abc$63009$new_n4866_
.sym 62700 $abc$63009$new_ys__n1415_
.sym 62701 rvsoc.cpu0.D_insn[31]
.sym 62702 $abc$63009$new_n4867_
.sym 62703 rvsoc.cpu0.sys_mcause[31]
.sym 62704 $abc$63009$new_ys__n1505_
.sym 62706 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 62707 $abc$63009$new_n4119_
.sym 62709 $abc$63009$new_n4729_
.sym 62711 $abc$63009$new_ys__n1412_
.sym 62713 rvsoc.code_adrs[20]
.sym 62714 rvsoc.code_adrs[18]
.sym 62715 $abc$63009$new_n4737_
.sym 62716 $abc$63009$new_n4736_
.sym 62718 $abc$63009$new_ys__n1880_inv_
.sym 62721 rvsoc.code_adrs[25]
.sym 62722 rvsoc.cpu0.D_op1[24]
.sym 62723 rvsoc.cpu0.D_insn_typ[12]
.sym 62724 $abc$63009$new_n4779_
.sym 62726 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[24]
.sym 62728 $abc$63009$new_ys__n1412_
.sym 62729 $abc$63009$new_ys__n1415_
.sym 62730 $abc$63009$new_n4866_
.sym 62731 $abc$63009$new_n4867_
.sym 62734 rvsoc.code_adrs[18]
.sym 62740 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[24]
.sym 62741 rvsoc.cpu0.D_insn_typ[12]
.sym 62742 rvsoc.cpu0.D_op1[24]
.sym 62743 rvsoc.cpu0.D_insn_typ[13]
.sym 62747 rvsoc.code_adrs[20]
.sym 62752 rvsoc.cpu0.D_insn_typ[7]
.sym 62753 rvsoc.cpu0.sys_mcause[31]
.sym 62754 rvsoc.cpu0.D_insn[31]
.sym 62755 $abc$63009$new_n4119_
.sym 62758 $abc$63009$new_n4777_
.sym 62759 rvsoc.cpu0.D_actv_pc[27]
.sym 62760 $abc$63009$new_ys__n1880_inv_
.sym 62761 $abc$63009$new_n4779_
.sym 62764 $abc$63009$new_n4737_
.sym 62765 $abc$63009$new_n4729_
.sym 62766 $abc$63009$new_ys__n1505_
.sym 62767 $abc$63009$new_n4736_
.sym 62770 rvsoc.code_adrs[25]
.sym 62774 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 62775 rvsoc.clka
.sym 62778 rvsoc.cpu0.E_add12[8]
.sym 62780 rvsoc.cpu0.E_op2[7]
.sym 62781 rvsoc.data_wdata[9]
.sym 62782 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[8]
.sym 62783 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[4]
.sym 62784 rvsoc.data_wdata[1]
.sym 62788 rvsoc.cpu0.E_op1[19]
.sym 62789 $abc$63009$new_ys__n3409_
.sym 62790 $abc$63009$new_n4777_
.sym 62791 rvsoc.cpu0.D_actv_pc[9]
.sym 62792 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[27]
.sym 62793 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 62794 rvsoc.cpu0.sys_count[25]
.sym 62795 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[2]
.sym 62796 $abc$63009$new_ys__n1445_
.sym 62797 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 62798 rvsoc.cpu0.D_op2[30]
.sym 62799 rvsoc.cpu0.sys_mcause[31]
.sym 62800 $abc$63009$new_ys__n1505_
.sym 62801 rvsoc.cpu0.D_actv_pc[18]
.sym 62802 rvsoc.data_wdata[9]
.sym 62803 rvsoc.cpu0.D_actv_pc[13]
.sym 62804 $abc$63009$new_ys__n1880_inv_
.sym 62805 rvsoc.cpu0.D_op1[7]
.sym 62806 rvsoc.spi0.status[3]
.sym 62807 $abc$63009$new_ys__n6933_
.sym 62808 rvsoc.data_wdata[1]
.sym 62809 $abc$63009$new_ys__n2826_
.sym 62810 rvsoc.cpu0.E_op1[10]
.sym 62811 $abc$63009$new_n5903_
.sym 62812 rvsoc.cpu0.D_insn_typ[9]
.sym 62819 rvsoc.cpu0.F_actv_pc[18]
.sym 62820 $abc$63009$new_ys__n1880_inv_
.sym 62823 rvsoc.cpu0.F_actv_pc[10]
.sym 62824 rvsoc.cpu0.F_insn[12]
.sym 62825 rvsoc.cpu0.F_actv_pc[13]
.sym 62829 rvsoc.cpu0.F_actv_pc[20]
.sym 62830 $abc$63009$new_ys__n1507_
.sym 62832 rvsoc.cpu0.D_actv_pc[1]
.sym 62835 rvsoc.cpu0.D_actv_pc[25]
.sym 62839 $abc$63009$new_n4165_
.sym 62843 $abc$63009$new_ys__n1873_inv_
.sym 62845 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 62847 $abc$63009$new_ys__n5397_inv_
.sym 62860 rvsoc.cpu0.F_insn[12]
.sym 62863 $abc$63009$new_ys__n5397_inv_
.sym 62864 $abc$63009$new_n4165_
.sym 62865 $abc$63009$new_ys__n1873_inv_
.sym 62866 rvsoc.cpu0.D_actv_pc[1]
.sym 62872 rvsoc.cpu0.F_actv_pc[20]
.sym 62876 rvsoc.cpu0.F_actv_pc[18]
.sym 62883 rvsoc.cpu0.F_actv_pc[13]
.sym 62888 $abc$63009$new_ys__n1507_
.sym 62889 $abc$63009$new_ys__n1880_inv_
.sym 62890 rvsoc.cpu0.D_actv_pc[25]
.sym 62893 rvsoc.cpu0.F_actv_pc[10]
.sym 62897 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 62898 rvsoc.clka
.sym 62900 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[7]
.sym 62901 $abc$63009$new_ys__n10325_
.sym 62902 $abc$63009$new_n5209_
.sym 62903 $abc$63009$new_ys__n10335_
.sym 62904 rvsoc.cpu0.D_op3[0]
.sym 62905 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[16]
.sym 62906 $abc$63009$new_n5310_
.sym 62907 rvsoc.cpu0.D_op3[27]
.sym 62908 rvsoc.cpu0.D_op2[6]
.sym 62909 rvsoc.data_wdata[23]
.sym 62910 rvsoc.data_wdata[23]
.sym 62913 rvsoc.cpu0.D_op2[10]
.sym 62914 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[1]
.sym 62916 rvsoc.cpu0.D_funct3[0]
.sym 62917 rvsoc.data_wdata[1]
.sym 62918 rvsoc.cpu0.umul_lhhl[6]
.sym 62919 rvsoc.cpu0.D_op2[7]
.sym 62920 rvsoc.cpu0.D_op1[20]
.sym 62922 rvsoc.cpu0.cpu_rs2[22]
.sym 62923 rvsoc.cpu0.D_op3[23]
.sym 62924 $abc$63009$new_ys__n7736_inv_
.sym 62925 rvsoc.cpu0.D_op1[24]
.sym 62926 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 62927 rvsoc.cpu0.E_op1[0]
.sym 62928 rvsoc.data_wdata[9]
.sym 62929 rvsoc.cpu0.E_op1[7]
.sym 62930 rvsoc.cpu0.E_op2[31]
.sym 62932 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[4]
.sym 62933 rvsoc.uart0.cfg[0]
.sym 62941 $abc$63009$new_n5036_
.sym 62946 rvsoc.cpu0.E_op1[2]
.sym 62947 $abc$63009$new_n5242_
.sym 62948 rvsoc.cpu0.E_op2[31]
.sym 62949 $abc$63009$new_ys__n6934_
.sym 62950 rvsoc.cpu0.E_op1[31]
.sym 62951 rvsoc.cpu0.E_op1[0]
.sym 62952 rvsoc.cpu0.E_add12[5]
.sym 62953 $abc$63009$new_ys__n1873_inv_
.sym 62955 $abc$63009$new_n5215_
.sym 62956 rvsoc.cpu0.E_add12[2]
.sym 62957 $abc$63009$new_ys__n3409_
.sym 62959 $abc$63009$new_ys__n5405_inv_
.sym 62962 rvsoc.cpu0.E_op1[5]
.sym 62963 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[6]
.sym 62964 $abc$63009$new_ys__n1880_inv_
.sym 62965 rvsoc.cpu0.add_op12[0]
.sym 62966 rvsoc.cpu0.D_actv_pc[9]
.sym 62967 rvsoc.cpu0.add_op12[16]
.sym 62968 rvsoc.cpu0.E_add12[0]
.sym 62974 rvsoc.cpu0.E_op1[31]
.sym 62975 rvsoc.cpu0.E_op1[0]
.sym 62976 rvsoc.cpu0.E_add12[0]
.sym 62980 $abc$63009$new_ys__n1873_inv_
.sym 62981 $abc$63009$new_ys__n5405_inv_
.sym 62982 $abc$63009$new_ys__n1880_inv_
.sym 62983 rvsoc.cpu0.D_actv_pc[9]
.sym 62986 $abc$63009$new_n5242_
.sym 62987 $abc$63009$new_n5215_
.sym 62988 $abc$63009$new_ys__n3409_
.sym 62989 $abc$63009$new_ys__n6934_
.sym 62992 rvsoc.cpu0.add_op12[0]
.sym 62998 rvsoc.cpu0.E_add12[2]
.sym 62999 rvsoc.cpu0.E_op1[2]
.sym 63000 rvsoc.cpu0.E_op1[31]
.sym 63004 rvsoc.cpu0.E_op1[5]
.sym 63005 rvsoc.cpu0.E_add12[5]
.sym 63007 rvsoc.cpu0.E_op1[31]
.sym 63010 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[6]
.sym 63011 $abc$63009$new_ys__n6934_
.sym 63012 $abc$63009$new_n5036_
.sym 63013 rvsoc.cpu0.E_op2[31]
.sym 63018 rvsoc.cpu0.add_op12[16]
.sym 63020 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 63021 rvsoc.clka
.sym 63024 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[1]
.sym 63025 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[2]
.sym 63026 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[3]
.sym 63027 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[4]
.sym 63028 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[5]
.sym 63029 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[6]
.sym 63030 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[7]
.sym 63031 rvsoc.cpu0.D_op3[26]
.sym 63035 $abc$63009$new_n5036_
.sym 63036 rvsoc.cpu0.cpu_rs2[17]
.sym 63037 $abc$63009$new_ys__n10315_
.sym 63038 rvsoc.data_wdata[27]
.sym 63039 rvsoc.cpu0.E_op1[16]
.sym 63040 rvsoc.cpu0.E_op1[20]
.sym 63041 rvsoc.cpu0.D_op1[23]
.sym 63042 $PACKER_VCC_NET
.sym 63044 $abc$63009$new_n5334_
.sym 63045 $abc$63009$new_ys__n10333_
.sym 63046 rvsoc.cpu0.E_op1[15]
.sym 63047 $abc$63009$new_n5352_
.sym 63048 rvsoc.cpu0.D_op1[22]
.sym 63049 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[31]
.sym 63050 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[3]
.sym 63051 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[8]
.sym 63052 rvsoc.cpu0.mulhu_val[6]
.sym 63053 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[16]
.sym 63056 rvsoc.cpu0.D_op2[19]
.sym 63058 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[8]
.sym 63064 $abc$63009$new_n5248_
.sym 63065 rvsoc.cpu0.E_add12[7]
.sym 63066 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 63067 rvsoc.cpu0.E_add12[10]
.sym 63068 rvsoc.cpu0.mulhu_val[6]
.sym 63072 rvsoc.cpu0.mulhu_val[7]
.sym 63073 rvsoc.data_wdata[0]
.sym 63075 rvsoc.cpu0.E_op1[31]
.sym 63077 $abc$63009$new_ys__n3409_
.sym 63080 rvsoc.cpu0.E_op1[10]
.sym 63081 $abc$63009$new_n5274_
.sym 63083 $abc$63009$new_ys__n6935_
.sym 63087 rvsoc.data_wdata[30]
.sym 63089 rvsoc.cpu0.E_op1[7]
.sym 63090 rvsoc.cpu0.E_op2[31]
.sym 63091 $abc$63009$new_n5036_
.sym 63092 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[6]
.sym 63093 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[7]
.sym 63095 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[7]
.sym 63097 rvsoc.cpu0.E_op1[31]
.sym 63098 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[6]
.sym 63099 rvsoc.cpu0.mulhu_val[6]
.sym 63103 $abc$63009$new_ys__n6935_
.sym 63104 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[7]
.sym 63105 rvsoc.cpu0.E_op2[31]
.sym 63106 $abc$63009$new_n5036_
.sym 63109 rvsoc.data_wdata[0]
.sym 63115 rvsoc.cpu0.mulhu_val[7]
.sym 63116 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[7]
.sym 63118 rvsoc.cpu0.E_op1[31]
.sym 63121 rvsoc.cpu0.E_op1[31]
.sym 63122 rvsoc.cpu0.E_add12[10]
.sym 63123 rvsoc.cpu0.E_op1[10]
.sym 63128 rvsoc.cpu0.E_op1[31]
.sym 63129 rvsoc.cpu0.E_add12[7]
.sym 63130 rvsoc.cpu0.E_op1[7]
.sym 63133 $abc$63009$new_n5248_
.sym 63134 $abc$63009$new_n5274_
.sym 63135 $abc$63009$new_ys__n3409_
.sym 63136 $abc$63009$new_ys__n6935_
.sym 63139 rvsoc.data_wdata[30]
.sym 63143 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 63144 rvsoc.clkn
.sym 63146 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[8]
.sym 63147 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[9]
.sym 63148 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[10]
.sym 63149 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[11]
.sym 63150 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[12]
.sym 63151 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[13]
.sym 63152 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[14]
.sym 63153 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[15]
.sym 63155 rvsoc.cpu0.E_add12[7]
.sym 63158 rvsoc.cpu0.mulhu_val[7]
.sym 63159 rvsoc.cpu0.mulhu_val[4]
.sym 63160 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[6]
.sym 63161 rvsoc.cpu0.E_op1[31]
.sym 63162 rvsoc.cpu0.E_op1[31]
.sym 63163 rvsoc.cpu0.D_op2[23]
.sym 63164 rvsoc.cpu0.D_op1[16]
.sym 63165 rvsoc.cpu0.D_op2[5]
.sym 63166 rvsoc.cpu0.mulhu_val[14]
.sym 63168 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[4]
.sym 63169 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[2]
.sym 63170 rvsoc.data_wdata[24]
.sym 63171 $abc$63009$new_n5483_
.sym 63172 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[3]
.sym 63173 rvsoc.data_wdata[30]
.sym 63174 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[23]
.sym 63175 rvsoc.data_wdata[24]
.sym 63176 $abc$63009$new_ys__n3271_inv_
.sym 63177 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[13]
.sym 63178 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 63179 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[7]
.sym 63180 rvsoc.cpu0.D_op1[27]
.sym 63181 rvsoc.cpu0.D_op1[25]
.sym 63188 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[1]
.sym 63189 rvsoc.cpu0.add_op12[19]
.sym 63190 rvsoc.cpu0.D_op2[17]
.sym 63193 $abc$63009$new_n5036_
.sym 63198 rvsoc.cpu0.mulhu_val[13]
.sym 63199 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[4]
.sym 63201 rvsoc.cpu0.E_add12[19]
.sym 63202 rvsoc.cpu0.E_op2[31]
.sym 63203 rvsoc.cpu0.E_op1[19]
.sym 63206 $abc$63009$new_ys__n6941_
.sym 63208 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[13]
.sym 63209 rvsoc.cpu0.E_op1[31]
.sym 63210 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[13]
.sym 63212 rvsoc.cpu0.E_op2[17]
.sym 63215 $abc$63009$new_ys__n6932_
.sym 63217 $abc$63009$new_ys__n6929_
.sym 63220 rvsoc.cpu0.E_op2[31]
.sym 63221 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[1]
.sym 63222 $abc$63009$new_n5036_
.sym 63223 $abc$63009$new_ys__n6929_
.sym 63226 rvsoc.cpu0.D_op2[17]
.sym 63232 rvsoc.cpu0.E_op1[31]
.sym 63234 rvsoc.cpu0.E_op1[19]
.sym 63235 rvsoc.cpu0.E_add12[19]
.sym 63238 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[13]
.sym 63239 rvsoc.cpu0.E_op1[31]
.sym 63241 rvsoc.cpu0.mulhu_val[13]
.sym 63244 rvsoc.cpu0.E_op2[17]
.sym 63250 $abc$63009$new_ys__n6941_
.sym 63251 $abc$63009$new_n5036_
.sym 63252 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[13]
.sym 63253 rvsoc.cpu0.E_op2[31]
.sym 63258 rvsoc.cpu0.add_op12[19]
.sym 63262 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[4]
.sym 63263 rvsoc.cpu0.E_op2[31]
.sym 63264 $abc$63009$new_ys__n6932_
.sym 63265 $abc$63009$new_n5036_
.sym 63266 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 63267 rvsoc.clka
.sym 63269 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[16]
.sym 63270 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[17]
.sym 63271 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[18]
.sym 63272 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[19]
.sym 63273 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[20]
.sym 63274 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[21]
.sym 63275 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[22]
.sym 63276 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[23]
.sym 63279 rvsoc.spi0.status[8]
.sym 63281 $abc$63009$new_ys__n7726_inv_
.sym 63282 rvsoc.data_wdata[24]
.sym 63283 $abc$63009$new_ys__n7727_inv_
.sym 63284 rvsoc.cpu0.mulhu_val[14]
.sym 63285 rvsoc.cpu0.D_op2[29]
.sym 63286 rvsoc.cpu0.mulhu_val[13]
.sym 63287 rvsoc.cpu0.D_op2[24]
.sym 63288 rvsoc.cpu0.mulhu_val[9]
.sym 63289 rvsoc.cpu0.D_op1[27]
.sym 63290 rvsoc.cpu0.mulhu_val[12]
.sym 63291 rvsoc.cpu0.D_op2[16]
.sym 63292 rvsoc.cpu0.D_funct3[1]
.sym 63293 rvsoc.spi0.status[3]
.sym 63294 rvsoc.cpu0.mulhu_val[20]
.sym 63295 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[11]
.sym 63296 rvsoc.cpu0.D_op1[7]
.sym 63297 $abc$63009$new_n5316_
.sym 63298 rvsoc.cpu0.E_op1[29]
.sym 63299 rvsoc.cpu0.mulhu_val[21]
.sym 63300 $abc$63009$new_n4108_
.sym 63301 rvsoc.cpu0.E_op1[26]
.sym 63302 rvsoc.cpu0.mulhu_val[16]
.sym 63304 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[3]
.sym 63312 $abc$63009$new_ys__n6943_
.sym 63313 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[13]
.sym 63314 rvsoc.cpu0.mulhu_val[15]
.sym 63316 rvsoc.cpu0.E_op1[20]
.sym 63317 $abc$63009$new_n5178_
.sym 63318 rvsoc.cpu0.mulhu_val[12]
.sym 63319 $abc$63009$new_n5352_
.sym 63321 $abc$63009$new_n5151_
.sym 63323 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 63324 $abc$63009$new_ys__n6932_
.sym 63325 rvsoc.cpu0.E_add12[20]
.sym 63326 $abc$63009$new_n5490_
.sym 63327 rvsoc.data_wdata[29]
.sym 63329 rvsoc.cpu0.E_op1[31]
.sym 63330 $abc$63009$new_n5149_
.sym 63331 $abc$63009$new_n5483_
.sym 63332 $abc$63009$new_n5045_
.sym 63333 $abc$63009$new_ys__n6831_inv_
.sym 63334 $abc$63009$new_ys__n3409_
.sym 63337 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[13]
.sym 63338 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 63339 $abc$63009$new_ys__n3400_
.sym 63340 $abc$63009$new_n5045_
.sym 63343 $abc$63009$new_n5151_
.sym 63344 $abc$63009$new_n5178_
.sym 63345 $abc$63009$new_n5149_
.sym 63346 $abc$63009$new_ys__n3409_
.sym 63350 rvsoc.cpu0.E_op1[20]
.sym 63351 rvsoc.cpu0.E_op1[31]
.sym 63352 rvsoc.cpu0.E_add12[20]
.sym 63355 rvsoc.cpu0.mulhu_val[15]
.sym 63356 $abc$63009$new_ys__n6831_inv_
.sym 63357 $abc$63009$new_n5352_
.sym 63358 $abc$63009$new_n5045_
.sym 63361 $abc$63009$new_n5483_
.sym 63362 $abc$63009$new_n5490_
.sym 63363 rvsoc.data_wdata[29]
.sym 63364 $abc$63009$new_ys__n3400_
.sym 63368 $abc$63009$new_ys__n3409_
.sym 63369 $abc$63009$new_n5045_
.sym 63370 $abc$63009$new_ys__n6932_
.sym 63373 rvsoc.cpu0.mulhu_val[12]
.sym 63374 $abc$63009$new_ys__n3400_
.sym 63376 $abc$63009$new_n5045_
.sym 63380 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[13]
.sym 63381 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[13]
.sym 63382 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 63385 $abc$63009$new_ys__n3409_
.sym 63386 $abc$63009$new_ys__n6943_
.sym 63390 rvsoc.clka
.sym 63391 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 63392 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[24]
.sym 63393 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[25]
.sym 63394 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[26]
.sym 63395 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[27]
.sym 63396 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[28]
.sym 63397 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[29]
.sym 63398 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[30]
.sym 63399 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[31]
.sym 63400 rvsoc.cpu0.E_mul_hihi[6]
.sym 63401 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[3]
.sym 63403 $abc$63009$new_n4708_
.sym 63404 rvsoc.cpu0.D_op2[30]
.sym 63405 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[1]
.sym 63406 $abc$63009$new_ys__n6943_
.sym 63407 rvsoc.cpu0.D_op2[31]
.sym 63408 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[2]
.sym 63409 rvsoc.cpu0.add_op12[24]
.sym 63410 rvsoc.cpu0.mulhu_val[15]
.sym 63411 rvsoc.cpu0.mulhu_val[4]
.sym 63412 $abc$63009$new_ys__n6254_
.sym 63413 rvsoc.cpu0.mulhu_val[23]
.sym 63415 rvsoc.cpu0.D_op2[24]
.sym 63416 $abc$63009$new_ys__n7736_inv_
.sym 63417 rvsoc.cpu0.mulhu_val[28]
.sym 63419 $abc$63009$new_ys__n6957_
.sym 63421 rvsoc.cpu0.D_op1[24]
.sym 63422 rvsoc.cpu0.mulhu_val[29]
.sym 63423 rvsoc.cpu0.D_op1[28]
.sym 63424 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[22]
.sym 63426 rvsoc.cpu0.E_op2[31]
.sym 63427 $abc$63009$new_n3616_
.sym 63433 rvsoc.cpu0.E_op2[31]
.sym 63434 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[5]
.sym 63435 rvsoc.cpu0.mulhu_val[1]
.sym 63436 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[19]
.sym 63437 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[20]
.sym 63440 rvsoc.cpu0.E_add12[29]
.sym 63441 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[4]
.sym 63442 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[3]
.sym 63443 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[1]
.sym 63444 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[5]
.sym 63447 rvsoc.cpu0.E_op1[31]
.sym 63450 $abc$63009$new_ys__n6947_
.sym 63455 rvsoc.cpu0.mulhu_val[4]
.sym 63456 rvsoc.cpu0.E_op2[31]
.sym 63457 $abc$63009$new_ys__n6948_
.sym 63458 rvsoc.cpu0.E_op1[29]
.sym 63460 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 63461 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 63463 rvsoc.data_wdata[23]
.sym 63464 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[3]
.sym 63467 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[5]
.sym 63468 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[5]
.sym 63469 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 63472 rvsoc.cpu0.E_op2[31]
.sym 63473 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[20]
.sym 63474 $abc$63009$new_ys__n6948_
.sym 63479 rvsoc.data_wdata[23]
.sym 63485 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[3]
.sym 63486 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 63487 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[3]
.sym 63490 rvsoc.cpu0.E_op2[31]
.sym 63491 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[19]
.sym 63493 $abc$63009$new_ys__n6947_
.sym 63496 rvsoc.cpu0.E_add12[29]
.sym 63498 rvsoc.cpu0.E_op1[31]
.sym 63499 rvsoc.cpu0.E_op1[29]
.sym 63503 rvsoc.cpu0.E_op1[31]
.sym 63504 rvsoc.cpu0.mulhu_val[4]
.sym 63505 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[4]
.sym 63508 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[1]
.sym 63510 rvsoc.cpu0.E_op1[31]
.sym 63511 rvsoc.cpu0.mulhu_val[1]
.sym 63512 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 63513 rvsoc.clkn
.sym 63514 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 63515 $abc$63009$new_ys__n6948_
.sym 63516 $abc$63009$new_ys__n6947_
.sym 63517 $abc$63009$new_ys__n7735_inv_
.sym 63518 rvsoc.gpio0.dir[6]
.sym 63519 $abc$63009$new_ys__n6949_
.sym 63520 $abc$63009$new_ys__n7738_inv_
.sym 63521 $abc$63009$new_ys__n7736_inv_
.sym 63522 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[0]
.sym 63524 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[27]
.sym 63527 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[4]
.sym 63528 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[5]
.sym 63529 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[1]
.sym 63530 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[25]
.sym 63532 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[5]
.sym 63533 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[6]
.sym 63534 rvsoc.cpu0.D_op1[26]
.sym 63535 rvsoc.cpu0.D_op1[16]
.sym 63536 rvsoc.cpu0.D_op2[15]
.sym 63537 $abc$63009$new_ys__n2343_
.sym 63538 rvsoc.cpu0.D_op1[19]
.sym 63539 $abc$63009$new_ys__n6956_
.sym 63540 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[30]
.sym 63541 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[31]
.sym 63542 rvsoc.cpu0.D_op2[0]
.sym 63543 rvsoc.cpu0.D_op2[19]
.sym 63544 rvsoc.cpu0.D_op1[22]
.sym 63545 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[4]
.sym 63546 rvsoc.data_wdata[19]
.sym 63547 rvsoc.cpu0.D_op1[24]
.sym 63549 rvsoc.cpu0.cpu_rs2[19]
.sym 63550 $abc$63009$new_ys__n6947_
.sym 63556 rvsoc.cpu0.cpu_rs2[19]
.sym 63557 rvsoc.cpu0.mulhu_val[11]
.sym 63558 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 63559 $abc$63009$new_ys__n6939_
.sym 63562 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[11]
.sym 63564 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[12]
.sym 63566 rvsoc.cpu0.E_op1[31]
.sym 63567 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[11]
.sym 63569 $abc$63009$new_n5316_
.sym 63570 rvsoc.data_wdata[19]
.sym 63572 rvsoc.cpu0.E_add12[26]
.sym 63573 rvsoc.cpu0.E_op1[26]
.sym 63574 $abc$63009$new_ys__n3409_
.sym 63577 rvsoc.cpu0.mulhu_val[12]
.sym 63578 $PACKER_GND_NET
.sym 63579 $abc$63009$new_ys__n2827_
.sym 63581 rvsoc.cpu0.E_op1[31]
.sym 63582 $abc$63009$new_n5319_
.sym 63583 $abc$63009$new_n5036_
.sym 63586 rvsoc.cpu0.E_op2[31]
.sym 63587 $abc$63009$new_n3616_
.sym 63591 $PACKER_GND_NET
.sym 63595 rvsoc.cpu0.E_op1[26]
.sym 63596 rvsoc.cpu0.E_add12[26]
.sym 63597 rvsoc.cpu0.E_op1[31]
.sym 63601 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[11]
.sym 63602 rvsoc.cpu0.E_op2[31]
.sym 63603 $abc$63009$new_n5036_
.sym 63604 $abc$63009$new_ys__n6939_
.sym 63607 rvsoc.cpu0.E_op1[31]
.sym 63609 rvsoc.cpu0.mulhu_val[11]
.sym 63610 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[11]
.sym 63613 rvsoc.cpu0.cpu_rs2[19]
.sym 63614 rvsoc.data_wdata[19]
.sym 63615 $abc$63009$new_n3616_
.sym 63616 $abc$63009$new_ys__n2827_
.sym 63625 rvsoc.cpu0.E_op1[31]
.sym 63626 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[12]
.sym 63628 rvsoc.cpu0.mulhu_val[12]
.sym 63631 $abc$63009$new_n5319_
.sym 63632 $abc$63009$new_n5316_
.sym 63633 $abc$63009$new_ys__n6939_
.sym 63634 $abc$63009$new_ys__n3409_
.sym 63635 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 63636 rvsoc.clkn
.sym 63638 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[14]
.sym 63639 $abc$63009$new_ys__n6957_
.sym 63640 rvsoc.cpu0.D_op1[24]
.sym 63641 rvsoc.cpu0.D_op1[28]
.sym 63642 $abc$63009$new_ys__n6944_
.sym 63643 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[11]
.sym 63644 $abc$63009$new_ys__n6956_
.sym 63645 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[8]
.sym 63646 rvsoc.cpu0.E_mul_hihi[18]
.sym 63647 $abc$63009$new_ys__n7738_inv_
.sym 63650 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[12]
.sym 63652 rvsoc.cpu0.E_op1[31]
.sym 63653 $abc$63009$auto$memory_bram.cc:836:replace_cell$3943[15]
.sym 63654 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[13]
.sym 63656 rvsoc.cpu0.mulhu_val[8]
.sym 63657 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 63658 rvsoc.cpu0.D_op1[11]
.sym 63659 rvsoc.cpu0.mulhu_val[7]
.sym 63660 rvsoc.cpu0.cpu_rs1[18]
.sym 63661 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 63662 rvsoc.data_wdata[24]
.sym 63663 rvsoc.cpu0.mulhu_val[12]
.sym 63664 $abc$63009$new_n4108_
.sym 63665 rvsoc.data_wdata[30]
.sym 63666 $abc$63009$new_ys__n44_
.sym 63667 $abc$63009$new_n3656_
.sym 63669 rvsoc.cpu0.D_op2[11]
.sym 63671 rvsoc.cpu0.D_op1[27]
.sym 63673 rvsoc.cpu0.D_op1[25]
.sym 63681 $abc$63009$new_ys__n1245_
.sym 63683 $abc$63009$new_ys__n995_
.sym 63684 $abc$63009$new_n4157_
.sym 63691 rvsoc.cpu0.D_op2[14]
.sym 63693 rvsoc.cpu0.D_op2[11]
.sym 63695 rvsoc.cpu0.D_op2[1]
.sym 63698 $abc$63009$new_n4708_
.sym 63699 rvsoc.cpu0.D_op1[1]
.sym 63700 $abc$63009$new_ys__n11524_
.sym 63702 rvsoc.cpu0.D_op2[0]
.sym 63703 $abc$63009$new_ys__n1271_
.sym 63704 rvsoc.cpu0.D_op2[8]
.sym 63705 $abc$63009$new_ys__n1873_inv_
.sym 63706 rvsoc.cpu0.D_op2[22]
.sym 63708 $abc$63009$new_n4698_
.sym 63710 $abc$63009$new_ys__n1274_
.sym 63712 rvsoc.cpu0.D_op2[8]
.sym 63720 rvsoc.cpu0.D_op2[11]
.sym 63724 rvsoc.cpu0.D_op1[1]
.sym 63725 $abc$63009$new_ys__n1271_
.sym 63726 rvsoc.cpu0.D_op2[1]
.sym 63730 $abc$63009$new_ys__n11524_
.sym 63731 $abc$63009$new_ys__n1245_
.sym 63732 $abc$63009$new_n4157_
.sym 63733 $abc$63009$new_ys__n1274_
.sym 63736 $abc$63009$new_ys__n995_
.sym 63737 $abc$63009$new_ys__n1873_inv_
.sym 63738 $abc$63009$new_n4698_
.sym 63739 $abc$63009$new_n4708_
.sym 63742 rvsoc.cpu0.D_op2[0]
.sym 63751 rvsoc.cpu0.D_op2[14]
.sym 63755 rvsoc.cpu0.D_op2[22]
.sym 63758 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 63759 rvsoc.clka
.sym 63761 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[16]
.sym 63762 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[20]
.sym 63763 rvsoc.cpu0.E_op2[20]
.sym 63764 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[22]
.sym 63765 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[30]
.sym 63766 rvsoc.cpu0.E_op2[18]
.sym 63767 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[18]
.sym 63768 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[21]
.sym 63769 rvsoc.data_wdata[24]
.sym 63773 rvsoc.cpu0.D_op1[9]
.sym 63774 rvsoc.cpu0.D_op2[25]
.sym 63775 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[17]
.sym 63776 rvsoc.cpu0.D_op1[28]
.sym 63777 rvsoc.cpu0.E_op2[31]
.sym 63778 rvsoc.cpu0.D_op1[2]
.sym 63779 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51410
.sym 63781 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 63782 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 63783 $abc$63009$new_n4387_
.sym 63784 rvsoc.cpu0.D_op1[24]
.sym 63785 rvsoc.cpu0.D_op2[21]
.sym 63786 $abc$63009$new_ys__n12817_inv_
.sym 63787 rvsoc.cpu0.D_op1[28]
.sym 63788 rvsoc.cpu0.mulhu_val[16]
.sym 63789 $abc$63009$new_ys__n1271_
.sym 63790 rvsoc.data_wdata[24]
.sym 63792 $abc$63009$new_n4108_
.sym 63794 $PACKER_GND_NET
.sym 63796 $abc$63009$new_ys__n12825_inv_
.sym 63802 $abc$63009$new_ys__n12817_inv_
.sym 63803 $abc$63009$new_ys__n1240_
.sym 63805 $abc$63009$new_n4194_
.sym 63807 $abc$63009$new_ys__n1275_
.sym 63809 $abc$63009$new_ys__n1241_
.sym 63810 $abc$63009$new_n3640_
.sym 63811 $abc$63009$new_ys__n12813_inv_
.sym 63813 $abc$63009$new_ys__n12829_
.sym 63815 $abc$63009$new_ys__n1237_
.sym 63816 $abc$63009$new_n4526_
.sym 63817 $abc$63009$new_ys__n12837_
.sym 63818 $abc$63009$new_ys__n1271_
.sym 63821 $abc$63009$new_n4276_
.sym 63824 $abc$63009$new_ys__n1272_
.sym 63825 rvsoc.cpu0.D_op1[2]
.sym 63827 $abc$63009$new_n3656_
.sym 63829 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 63831 $abc$63009$new_n4193_
.sym 63833 rvsoc.cpu0.D_op2[2]
.sym 63835 $abc$63009$new_n4193_
.sym 63836 $abc$63009$new_ys__n1240_
.sym 63837 $abc$63009$new_ys__n1237_
.sym 63838 $abc$63009$new_ys__n1241_
.sym 63841 $abc$63009$new_n4526_
.sym 63842 $abc$63009$new_ys__n12817_inv_
.sym 63843 $abc$63009$new_n4276_
.sym 63849 $abc$63009$new_n3656_
.sym 63850 $abc$63009$new_n3640_
.sym 63853 rvsoc.cpu0.D_op1[2]
.sym 63854 rvsoc.cpu0.D_op2[2]
.sym 63855 $abc$63009$new_ys__n1275_
.sym 63856 $abc$63009$new_ys__n1272_
.sym 63859 $abc$63009$new_ys__n12829_
.sym 63860 $abc$63009$new_n4276_
.sym 63862 $abc$63009$new_n4526_
.sym 63865 $abc$63009$new_n4194_
.sym 63866 $abc$63009$new_ys__n1271_
.sym 63867 rvsoc.cpu0.D_op1[2]
.sym 63868 rvsoc.cpu0.D_op2[2]
.sym 63871 $abc$63009$new_ys__n12813_inv_
.sym 63872 $abc$63009$new_n4526_
.sym 63874 $abc$63009$new_n4276_
.sym 63877 $abc$63009$new_n4276_
.sym 63879 $abc$63009$new_n4526_
.sym 63880 $abc$63009$new_ys__n12837_
.sym 63881 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 63882 rvsoc.clka
.sym 63884 rvsoc.cpu0.E_op2[28]
.sym 63885 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[27]
.sym 63886 rvsoc.cpu0.E_op2[16]
.sym 63887 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[28]
.sym 63888 rvsoc.cpu0.E_op2[24]
.sym 63889 rvsoc.cpu0.E_op2[3]
.sym 63890 rvsoc.cpu0.E_op2[27]
.sym 63891 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[24]
.sym 63892 $abc$63009$new_n3640_
.sym 63896 rvsoc.data_wdata[26]
.sym 63897 $abc$63009$new_ys__n12813_inv_
.sym 63898 rvsoc.cpu0.D_op1[14]
.sym 63899 $abc$63009$new_ys__n12829_
.sym 63901 rvsoc.cpu0.D_op1[20]
.sym 63902 rvsoc.cpu0.D_op2[30]
.sym 63903 rvsoc.cpu0.E_op2[25]
.sym 63904 rvsoc.cpu0.D_op2[31]
.sym 63906 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[29]
.sym 63907 rvsoc.cpu0.D_op1[22]
.sym 63910 $abc$63009$new_ys__n1272_
.sym 63911 $abc$63009$new_ys__n1274_
.sym 63919 rvsoc.cpu0.D_op2[27]
.sym 63926 rvsoc.cpu0.D_op1[31]
.sym 63927 $abc$63009$new_ys__n1274_
.sym 63930 rvsoc.cpu0.D_op1[26]
.sym 63931 rvsoc.cpu0.D_op1[27]
.sym 63932 rvsoc.cpu0.D_op2[0]
.sym 63933 $abc$63009$new_n5582_
.sym 63934 rvsoc.cpu0.D_op1[31]
.sym 63936 $abc$63009$new_n5584_
.sym 63938 rvsoc.cpu0.D_op1[30]
.sym 63939 $abc$63009$new_n4526_
.sym 63940 rvsoc.cpu0.D_op1[29]
.sym 63941 rvsoc.cpu0.D_op1[27]
.sym 63944 rvsoc.cpu0.D_op1[25]
.sym 63945 rvsoc.cpu0.D_op2[21]
.sym 63946 $abc$63009$new_n5583_
.sym 63947 rvsoc.cpu0.D_op1[28]
.sym 63949 rvsoc.cpu0.D_insn[30]
.sym 63951 $abc$63009$new_ys__n3766_
.sym 63954 $abc$63009$new_n4276_
.sym 63956 $abc$63009$new_ys__n12825_inv_
.sym 63958 rvsoc.cpu0.D_op1[30]
.sym 63959 rvsoc.cpu0.D_op1[31]
.sym 63960 rvsoc.cpu0.D_op1[29]
.sym 63965 $abc$63009$new_ys__n12825_inv_
.sym 63966 $abc$63009$new_n4526_
.sym 63967 $abc$63009$new_n4276_
.sym 63970 rvsoc.cpu0.D_op1[31]
.sym 63973 rvsoc.cpu0.D_insn[30]
.sym 63976 $abc$63009$new_n5583_
.sym 63977 $abc$63009$new_n5584_
.sym 63978 $abc$63009$new_n5582_
.sym 63982 rvsoc.cpu0.D_op1[28]
.sym 63984 rvsoc.cpu0.D_op1[27]
.sym 63985 rvsoc.cpu0.D_op2[0]
.sym 63988 rvsoc.cpu0.D_op1[26]
.sym 63989 rvsoc.cpu0.D_op1[27]
.sym 63990 rvsoc.cpu0.D_op1[25]
.sym 63991 rvsoc.cpu0.D_op1[28]
.sym 63994 $abc$63009$new_n4276_
.sym 63995 $abc$63009$new_ys__n3766_
.sym 63996 $abc$63009$new_ys__n1274_
.sym 64001 rvsoc.cpu0.D_op2[21]
.sym 64004 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 64005 rvsoc.clka
.sym 64009 rvsoc.spi0.status[19]
.sym 64010 $abc$63009$new_n4108_
.sym 64011 $abc$63009$new_ys__n12833_
.sym 64019 $abc$63009$new_ys__n1237_
.sym 64020 rvsoc.cpu0.D_op1[31]
.sym 64021 rvsoc.cpu0.D_op2[28]
.sym 64022 $abc$63009$new_n5584_
.sym 64024 rvsoc.cpu0.D_op1[23]
.sym 64025 $abc$63009$new_ys__n3766_
.sym 64026 rvsoc.cpu0.D_op1[30]
.sym 64027 $abc$63009$new_n5581_
.sym 64028 rvsoc.cpu0.D_op1[29]
.sym 64029 rvsoc.cpu0.D_op2[16]
.sym 64030 rvsoc.cpu0.D_op1[17]
.sym 64031 $abc$63009$new_ys__n973_
.sym 64032 $abc$63009$new_ys__n3766_
.sym 64034 rvsoc.cpu0.D_op2[5]
.sym 64036 rvsoc.cpu0.D_op2[3]
.sym 64041 rvsoc.cpu0.D_op2[3]
.sym 64053 $abc$63009$new_n4276_
.sym 64054 $abc$63009$new_n4526_
.sym 64059 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 64065 $PACKER_GND_NET
.sym 64068 $abc$63009$new_ys__n12833_
.sym 64105 $abc$63009$new_n4526_
.sym 64106 $abc$63009$new_n4276_
.sym 64107 $abc$63009$new_ys__n12833_
.sym 64113 $PACKER_GND_NET
.sym 64127 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 64128 rvsoc.clkn
.sym 64138 rvsoc.cpu0.cpu_rs1[19]
.sym 64139 $abc$63009$new_ys__n12870_inv_
.sym 64140 $abc$63009$new_ys__n2828_
.sym 64141 $abc$63009$new_n4108_
.sym 64143 rvsoc.gpio0.dir[1]
.sym 64144 rvsoc.cpu0.D_op2[5]
.sym 64145 $abc$63009$new_n4083_
.sym 64146 rvsoc.cpu0.D_op2[3]
.sym 64147 rvsoc.cpu0.D_op2[2]
.sym 64148 rvsoc.cpu0.D_op2[2]
.sym 64149 $abc$63009$new_ys__n3766_
.sym 64152 $abc$63009$new_n4108_
.sym 64174 $PACKER_GND_NET
.sym 64191 $PACKER_GND_NET
.sym 64230 $abc$63009$new_n5201_
.sym 64231 rvsoc.cram.adrs[13]
.sym 64232 rvsoc.mem_vdata[3][4]
.sym 64234 $abc$63009$new_n4010_
.sym 64235 $abc$63009$new_n5034_
.sym 64236 rvsoc.mem_vdata[3][29]
.sym 64237 rvsoc.mem_vdata[3][8]
.sym 64241 rvsoc.data_adrs[4]
.sym 64244 $abc$63009$new_n3215_
.sym 64252 rvsoc.uart0.cfg[13]
.sym 64254 rvsoc.data_wdata[9]
.sym 64261 rvsoc.data_wdata[30]
.sym 64263 rvsoc.cram.adrs[7]
.sym 64264 rvsoc.gpio0.dir[6]
.sym 64272 rvsoc.mem_vdata[1][4]
.sym 64273 $PACKER_GND_NET
.sym 64276 $abc$63009$new_n3088_
.sym 64282 rvsoc.data_adrs[29]
.sym 64284 rvsoc.code_adrs[29]
.sym 64285 rvsoc.mem_vdata[2][4]
.sym 64286 rvsoc.mem_vdata[0][4]
.sym 64288 $abc$63009$new_n5158_
.sym 64290 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 64292 $abc$63009$new_ys__n5911_
.sym 64294 rvsoc.code_adrs[28]
.sym 64296 rvsoc.code_adrs[13]
.sym 64297 rvsoc.data_adrs[28]
.sym 64298 rvsoc.mem_vdata[3][4]
.sym 64300 $abc$63009$new_n5157_
.sym 64303 rvsoc.data_adrs[13]
.sym 64305 rvsoc.mem_vdata[1][4]
.sym 64306 rvsoc.data_adrs[29]
.sym 64307 rvsoc.data_adrs[28]
.sym 64308 rvsoc.mem_vdata[3][4]
.sym 64313 $PACKER_GND_NET
.sym 64317 $abc$63009$new_n5158_
.sym 64319 $abc$63009$new_n3088_
.sym 64320 $abc$63009$new_n5157_
.sym 64323 rvsoc.code_adrs[29]
.sym 64324 rvsoc.mem_vdata[1][4]
.sym 64325 rvsoc.mem_vdata[3][4]
.sym 64326 rvsoc.code_adrs[28]
.sym 64329 rvsoc.data_adrs[28]
.sym 64330 rvsoc.data_adrs[29]
.sym 64331 rvsoc.mem_vdata[2][4]
.sym 64332 rvsoc.mem_vdata[0][4]
.sym 64335 rvsoc.code_adrs[29]
.sym 64336 rvsoc.code_adrs[28]
.sym 64337 rvsoc.mem_vdata[0][4]
.sym 64338 rvsoc.mem_vdata[2][4]
.sym 64341 $abc$63009$new_ys__n5911_
.sym 64343 rvsoc.data_adrs[13]
.sym 64344 rvsoc.code_adrs[13]
.sym 64349 $PACKER_GND_NET
.sym 64351 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 64352 rvsoc.clkn
.sym 64358 $abc$63009$new_n3578_
.sym 64359 $abc$63009$new_n5025_
.sym 64360 $abc$63009$new_n3013_
.sym 64361 $abc$63009$new_n3012_
.sym 64362 $abc$63009$new_n3014_
.sym 64363 $abc$63009$new_n3015_
.sym 64364 rvsoc.mem_vdata[3][24]
.sym 64365 $abc$63009$new_n3576_
.sym 64367 rvsoc.gpio0.dir[6]
.sym 64368 rvsoc.gpio0.dir[6]
.sym 64370 rvsoc.data_wdata[5]
.sym 64371 rvsoc.mem_vdata[0][2]
.sym 64372 rvsoc.data_adrs[29]
.sym 64373 rvsoc.data_adrs[5]
.sym 64374 rvsoc.mem_vdata[0][3]
.sym 64375 rvsoc.data_adrs[28]
.sym 64376 rvsoc.data_wdata[27]
.sym 64377 rvsoc.data_adrs[29]
.sym 64378 rvsoc.mem_vdata[3][7]
.sym 64379 rvsoc.mem_vdata[1][0]
.sym 64381 rvsoc.data_adrs[7]
.sym 64384 $abc$63009$new_ys__n2292_inv_
.sym 64386 rvsoc.mem_vdata[1][29]
.sym 64387 rvsoc.cram.adrs[11]
.sym 64388 rvsoc.mem_vdata[1][24]
.sym 64393 $abc$63009$new_n3012_
.sym 64395 rvsoc.mem_vdata[1][24]
.sym 64396 $abc$63009$new_n3579_
.sym 64400 $PACKER_GND_NET
.sym 64403 $abc$63009$new_n3577_
.sym 64406 rvsoc.mem_vdata[15][4]
.sym 64408 rvsoc.code_adrs[28]
.sym 64409 rvsoc.code_adrs[28]
.sym 64410 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 64411 uart_tx
.sym 64413 $abc$63009$new_n5156_
.sym 64415 $abc$63009$new_n2978_
.sym 64419 $abc$63009$new_n3214_
.sym 64420 $abc$63009$new_n3576_
.sym 64421 rvsoc.mem_vdata[0][7]
.sym 64436 $abc$63009$new_ys__n5911_
.sym 64437 rvsoc.data_adrs[3]
.sym 64438 $abc$63009$new_n3217_
.sym 64439 rvsoc.spi0.status[30]
.sym 64442 rvsoc.data_adrs[2]
.sym 64444 rvsoc.spi0.status[29]
.sym 64446 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 64447 $abc$63009$new_ys__n11729_
.sym 64448 $abc$63009$new_n3216_
.sym 64450 rvsoc.spi0.status[14]
.sym 64453 rvsoc.code_adrs[4]
.sym 64458 rvsoc.code_adrs[30]
.sym 64459 rvsoc.data_adrs[4]
.sym 64464 $abc$63009$new_n3215_
.sym 64474 rvsoc.data_adrs[2]
.sym 64475 rvsoc.spi0.status[14]
.sym 64477 rvsoc.data_adrs[3]
.sym 64480 rvsoc.spi0.status[29]
.sym 64481 rvsoc.data_adrs[2]
.sym 64482 rvsoc.data_adrs[3]
.sym 64486 $abc$63009$new_ys__n5911_
.sym 64488 rvsoc.data_adrs[4]
.sym 64489 rvsoc.code_adrs[4]
.sym 64492 rvsoc.spi0.status[30]
.sym 64493 rvsoc.data_adrs[2]
.sym 64494 rvsoc.data_adrs[3]
.sym 64505 $abc$63009$new_ys__n5911_
.sym 64507 $abc$63009$new_ys__n11729_
.sym 64510 rvsoc.code_adrs[30]
.sym 64511 $abc$63009$new_n3215_
.sym 64512 $abc$63009$new_n3217_
.sym 64513 $abc$63009$new_n3216_
.sym 64514 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 64515 rvsoc.clkn
.sym 64517 rvsoc.mem_vdata[5][25]
.sym 64518 rvsoc.mem_vdata[5][16]
.sym 64519 $abc$63009$new_n3577_
.sym 64520 $abc$63009$new_n5953_
.sym 64521 $abc$63009$new_n5938_
.sym 64522 $abc$63009$new_n5941_
.sym 64523 rvsoc.mem_vdata[5][24]
.sym 64524 $abc$63009$new_n5207_
.sym 64525 rvsoc.cram.adrs[8]
.sym 64528 rvsoc.uart0.cfg[12]
.sym 64529 rvsoc.mem_vdata[2][29]
.sym 64530 rvsoc.data_wdata[4]
.sym 64531 rvsoc.mem_vdata[1][11]
.sym 64532 rvsoc.data_wdata[30]
.sym 64533 rvsoc.mem_vdata[5][14]
.sym 64534 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 64535 rvsoc.mem_vdata[1][12]
.sym 64536 p15
.sym 64537 rvsoc.cram.adrs[2]
.sym 64538 rvsoc.data_adrs[30]
.sym 64539 rvsoc.cram.adrs[7]
.sym 64540 $abc$63009$new_n3088_
.sym 64541 rvsoc.mem_vdata[1][15]
.sym 64542 $abc$63009$new_ys__n4202_
.sym 64543 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 64544 rvsoc.code_adrs[30]
.sym 64547 $abc$63009$new_ys__n2292_inv_
.sym 64548 rvsoc.data_adrs[30]
.sym 64549 rvsoc.data_wdata[12]
.sym 64550 rvsoc.mem_vdata[4][3]
.sym 64551 rvsoc.mem_vdata[4][29]
.sym 64552 rvsoc.mem_vdata[5][16]
.sym 64558 $abc$63009$new_ys__n4202_
.sym 64565 rvsoc.code_adrs[4]
.sym 64572 rvsoc.mem_vdata[15][4]
.sym 64573 $abc$63009$new_ys__n12579_
.sym 64574 rvsoc.mem_vdata[3][13]
.sym 64575 $abc$63009$new_n3088_
.sym 64576 $PACKER_GND_NET
.sym 64577 rvsoc.code_adrs[28]
.sym 64578 rvsoc.code_adrs[29]
.sym 64580 rvsoc.code_adrs[28]
.sym 64581 rvsoc.mem_vdata[1][13]
.sym 64582 $abc$63009$new_ys__n11180_inv_
.sym 64584 $abc$63009$new_n3214_
.sym 64585 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 64586 rvsoc.mem_vdata[0][7]
.sym 64587 rvsoc.code_adrs[31]
.sym 64588 rvsoc.mem_vdata[3][7]
.sym 64589 rvsoc.data_adrs[4]
.sym 64591 $PACKER_GND_NET
.sym 64597 rvsoc.mem_vdata[3][7]
.sym 64598 rvsoc.code_adrs[29]
.sym 64599 rvsoc.mem_vdata[0][7]
.sym 64600 rvsoc.code_adrs[28]
.sym 64603 rvsoc.data_adrs[4]
.sym 64604 rvsoc.code_adrs[4]
.sym 64605 $abc$63009$new_ys__n4202_
.sym 64609 rvsoc.mem_vdata[1][13]
.sym 64610 rvsoc.mem_vdata[3][13]
.sym 64611 rvsoc.code_adrs[28]
.sym 64612 rvsoc.code_adrs[29]
.sym 64616 $abc$63009$new_ys__n11180_inv_
.sym 64617 $abc$63009$new_ys__n12579_
.sym 64618 $abc$63009$new_n3088_
.sym 64627 $abc$63009$new_ys__n4202_
.sym 64628 rvsoc.mem_vdata[15][4]
.sym 64629 rvsoc.code_adrs[31]
.sym 64630 $abc$63009$new_n3214_
.sym 64636 $PACKER_GND_NET
.sym 64637 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 64638 rvsoc.clkn
.sym 64640 rvsoc.mem_vdata[4][26]
.sym 64641 $abc$63009$new_n3994_
.sym 64642 $abc$63009$new_n5944_
.sym 64643 rvsoc.mem_vdata[4][29]
.sym 64644 $abc$63009$new_n3993_
.sym 64645 rvsoc.mem_vdata[4][27]
.sym 64646 $abc$63009$new_n5945_
.sym 64647 $abc$63009$new_n4032_
.sym 64650 rvsoc.data_wdata[1]
.sym 64652 rvsoc.data_adrs[30]
.sym 64653 $abc$63009$new_ys__n5911_
.sym 64654 rvsoc.eram.adrs[7]
.sym 64655 rvsoc.data_adrs[2]
.sym 64656 rvsoc.eram.adrs[1]
.sym 64657 rvsoc.mem_vdata[15][6]
.sym 64658 rvsoc.bootram.adrs[2]
.sym 64659 rvsoc.cram.adrs[2]
.sym 64660 rvsoc.mem_vdata[0][17]
.sym 64661 rvsoc.mem_vdata[15][5]
.sym 64662 rvsoc.eram.adrs[2]
.sym 64663 $abc$63009$new_ys__n2493_inv_
.sym 64664 $abc$63009$new_ys__n12580_
.sym 64665 rvsoc.bootram.adrs[2]
.sym 64666 rvsoc.spi0.status[24]
.sym 64667 rvsoc.mem_vdata[1][13]
.sym 64668 rvsoc.uart0.cfg[26]
.sym 64669 $abc$63009$new_ys__n12571_
.sym 64670 rvsoc.mem_vdata[5][19]
.sym 64671 rvsoc.code_adrs[29]
.sym 64672 $abc$63009$new_n3012_
.sym 64673 $abc$63009$new_ys__n4202_
.sym 64674 rvsoc.mem_vdata[3][15]
.sym 64675 rvsoc.mem_vdata[1][19]
.sym 64682 rvsoc.mem_vdata[2][28]
.sym 64685 rvsoc.mem_vdata[1][26]
.sym 64688 rvsoc.mem_vdata[3][26]
.sym 64690 rvsoc.mem_vdata[2][28]
.sym 64692 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 64693 rvsoc.mem_vdata[1][26]
.sym 64696 rvsoc.mem_vdata[3][26]
.sym 64698 rvsoc.mem_vdata[0][28]
.sym 64699 rvsoc.data_adrs[29]
.sym 64701 rvsoc.mem_vdata[1][15]
.sym 64702 $PACKER_GND_NET
.sym 64704 rvsoc.mem_vdata[0][15]
.sym 64706 rvsoc.mem_vdata[0][28]
.sym 64707 rvsoc.data_adrs[29]
.sym 64708 rvsoc.code_adrs[28]
.sym 64710 rvsoc.code_adrs[29]
.sym 64711 rvsoc.data_adrs[28]
.sym 64714 rvsoc.mem_vdata[3][26]
.sym 64715 rvsoc.data_adrs[29]
.sym 64716 rvsoc.mem_vdata[1][26]
.sym 64717 rvsoc.data_adrs[28]
.sym 64722 $PACKER_GND_NET
.sym 64726 rvsoc.code_adrs[29]
.sym 64727 rvsoc.mem_vdata[3][26]
.sym 64728 rvsoc.code_adrs[28]
.sym 64729 rvsoc.mem_vdata[1][26]
.sym 64732 rvsoc.mem_vdata[0][28]
.sym 64733 rvsoc.code_adrs[28]
.sym 64734 rvsoc.mem_vdata[2][28]
.sym 64735 rvsoc.code_adrs[29]
.sym 64739 rvsoc.data_adrs[28]
.sym 64741 rvsoc.data_adrs[29]
.sym 64744 rvsoc.data_adrs[29]
.sym 64745 rvsoc.mem_vdata[2][28]
.sym 64746 rvsoc.data_adrs[28]
.sym 64747 rvsoc.mem_vdata[0][28]
.sym 64750 rvsoc.data_adrs[29]
.sym 64751 rvsoc.mem_vdata[0][15]
.sym 64752 rvsoc.mem_vdata[1][15]
.sym 64753 rvsoc.data_adrs[28]
.sym 64756 rvsoc.data_adrs[29]
.sym 64758 rvsoc.data_adrs[28]
.sym 64760 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 64761 rvsoc.clkn
.sym 64763 $abc$63009$new_n5947_
.sym 64764 rvsoc.mem_rcode[26]
.sym 64765 $abc$63009$new_ys__n7564_
.sym 64766 rvsoc.spi0.status[15]
.sym 64767 $abc$63009$new_n3548_
.sym 64768 $abc$63009$new_n3524_
.sym 64769 $abc$63009$new_n5015_
.sym 64770 rvsoc.spi0.status[24]
.sym 64772 rvsoc.data_wdata[5]
.sym 64773 rvsoc.data_adrs[7]
.sym 64774 rvsoc.code_adrs[0]
.sym 64775 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 64776 $abc$63009$new_n5945_
.sym 64778 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 64779 rvsoc.bootram.adrs[2]
.sym 64780 rvsoc.mem_vdata[15][2]
.sym 64781 rvsoc.data_wdata[5]
.sym 64782 rvsoc.cpu0.F_insn[11]
.sym 64783 $abc$63009$new_n5225_
.sym 64784 rvsoc.data_wdata[23]
.sym 64785 rvsoc.data_wst[2]
.sym 64786 rvsoc.mem_vdata[2][28]
.sym 64787 rvsoc.cpu0.F_insn[25]
.sym 64788 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53449
.sym 64789 rvsoc.uart0.cfg[29]
.sym 64790 $abc$63009$new_n3197_
.sym 64791 rvsoc.data_wdata[4]
.sym 64792 $abc$63009$new_ys__n11179_
.sym 64793 rvsoc.mem_vdata[4][27]
.sym 64794 rvsoc.mem_vdata[15][4]
.sym 64795 rvsoc.data_wdata[21]
.sym 64796 rvsoc.mem_vdata[2][15]
.sym 64797 rvsoc.mem_vdata[4][15]
.sym 64798 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 64804 $abc$63009$new_n3088_
.sym 64805 rvsoc.cpu0.F_insn[25]
.sym 64806 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 64808 $abc$63009$new_n5271_
.sym 64809 $abc$63009$new_n5269_
.sym 64810 rvsoc.data_adrs[28]
.sym 64811 rvsoc.code_adrs[30]
.sym 64812 $abc$63009$new_n3523_
.sym 64813 rvsoc.mem_vdata[1][15]
.sym 64814 rvsoc.data_adrs[29]
.sym 64816 $abc$63009$new_ys__n11179_
.sym 64817 rvsoc.mem_vdata[15][15]
.sym 64818 $abc$63009$new_n5272_
.sym 64819 $abc$63009$new_n5270_
.sym 64820 rvsoc.mem_vdata[2][15]
.sym 64822 $abc$63009$new_n2983_
.sym 64823 rvsoc.mem_vdata[4][15]
.sym 64824 $abc$63009$new_n2978_
.sym 64825 $abc$63009$new_ys__n4202_
.sym 64826 $abc$63009$new_ys__n12571_
.sym 64827 rvsoc.mem_vdata[5][15]
.sym 64830 $abc$63009$new_n3521_
.sym 64831 rvsoc.code_adrs[31]
.sym 64832 $abc$63009$new_n3317_
.sym 64833 $abc$63009$new_n3524_
.sym 64834 rvsoc.mem_vdata[3][15]
.sym 64835 $abc$63009$new_n3522_
.sym 64837 rvsoc.mem_vdata[1][15]
.sym 64838 rvsoc.code_adrs[30]
.sym 64839 $abc$63009$new_ys__n12571_
.sym 64840 rvsoc.mem_vdata[5][15]
.sym 64843 rvsoc.cpu0.F_insn[25]
.sym 64849 $abc$63009$new_n3522_
.sym 64850 $abc$63009$new_n3523_
.sym 64851 $abc$63009$new_n3524_
.sym 64852 rvsoc.code_adrs[30]
.sym 64855 $abc$63009$new_ys__n4202_
.sym 64856 rvsoc.code_adrs[31]
.sym 64857 $abc$63009$new_n3521_
.sym 64858 rvsoc.mem_vdata[15][15]
.sym 64861 rvsoc.mem_vdata[2][15]
.sym 64862 rvsoc.mem_vdata[3][15]
.sym 64863 rvsoc.data_adrs[28]
.sym 64864 rvsoc.data_adrs[29]
.sym 64867 $abc$63009$new_ys__n11179_
.sym 64868 $abc$63009$new_n5270_
.sym 64869 $abc$63009$new_n3317_
.sym 64870 rvsoc.mem_vdata[15][15]
.sym 64873 $abc$63009$new_n3088_
.sym 64874 $abc$63009$new_n5269_
.sym 64875 $abc$63009$new_n5271_
.sym 64876 $abc$63009$new_n5272_
.sym 64879 rvsoc.mem_vdata[4][15]
.sym 64880 $abc$63009$new_n2978_
.sym 64881 rvsoc.mem_vdata[3][15]
.sym 64882 $abc$63009$new_n2983_
.sym 64883 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 64884 rvsoc.clka
.sym 64885 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$32054[1]_$glb_sr
.sym 64886 $abc$63009$new_ys__n7550_
.sym 64887 $abc$63009$new_n3020_
.sym 64888 $abc$63009$new_ys__n7566_
.sym 64889 rvsoc.mem_vdata[5][13]
.sym 64890 $abc$63009$new_ys__n3002_inv_
.sym 64891 rvsoc.mem_vdata[5][27]
.sym 64892 $abc$63009$new_n5121_
.sym 64893 rvsoc.mem_vdata[5][15]
.sym 64894 rvsoc.gpio0.data[1]
.sym 64896 rvsoc.data_wdata[30]
.sym 64898 rvsoc.data_adrs[28]
.sym 64899 $abc$63009$new_n3088_
.sym 64900 rvsoc.cpu0.F_insn[9]
.sym 64902 rvsoc.uart0.tx_divcnt[1]
.sym 64903 rvsoc.mem_vdata[0][2]
.sym 64904 rvsoc.gpio0.dir[1]
.sym 64905 $abc$63009$new_ys__n2493_inv_
.sym 64906 rvsoc.mem_vdata[15][13]
.sym 64907 rvsoc.mem_vdata[15][13]
.sym 64909 rvsoc.mem_vdata[15][21]
.sym 64910 $abc$63009$new_n2978_
.sym 64911 $abc$63009$new_ys__n3002_inv_
.sym 64912 $abc$63009$new_n5156_
.sym 64913 $abc$63009$new_n5122_
.sym 64914 $abc$63009$new_n3177_
.sym 64915 rvsoc.spi0.status[13]
.sym 64916 $abc$63009$new_n5016_
.sym 64917 $abc$63009$new_n3576_
.sym 64918 rvsoc.data_wdata[26]
.sym 64919 $abc$63009$new_ys__n9200_
.sym 64921 rvsoc.data_wdata[19]
.sym 64929 rvsoc.data_wdata[26]
.sym 64931 $abc$63009$new_ys__n11684_
.sym 64932 rvsoc.mem_vdata[4][15]
.sym 64935 rvsoc.mem_vdata[4][18]
.sym 64936 $abc$63009$new_ys__n12580_
.sym 64939 $abc$63009$new_n3317_
.sym 64941 $abc$63009$new_ys__n12579_
.sym 64943 rvsoc.mem_vdata[15][18]
.sym 64947 rvsoc.data_wdata[9]
.sym 64949 rvsoc.data_adrs[28]
.sym 64950 rvsoc.data_adrs[30]
.sym 64951 $abc$63009$new_ys__n11179_
.sym 64953 rvsoc.data_adrs[29]
.sym 64954 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 64955 rvsoc.data_wdata[21]
.sym 64956 rvsoc.data_adrs[31]
.sym 64958 rvsoc.mem_vdata[5][15]
.sym 64960 rvsoc.data_adrs[31]
.sym 64961 rvsoc.data_adrs[30]
.sym 64962 rvsoc.data_adrs[28]
.sym 64963 rvsoc.data_adrs[29]
.sym 64966 rvsoc.mem_vdata[4][18]
.sym 64967 $abc$63009$new_ys__n11684_
.sym 64968 $abc$63009$new_ys__n11179_
.sym 64969 rvsoc.mem_vdata[15][18]
.sym 64972 rvsoc.data_wdata[26]
.sym 64980 $abc$63009$new_n3317_
.sym 64981 $abc$63009$new_ys__n12580_
.sym 64985 $abc$63009$new_n3317_
.sym 64987 $abc$63009$new_ys__n12579_
.sym 64990 rvsoc.data_wdata[21]
.sym 64998 rvsoc.data_wdata[9]
.sym 65002 rvsoc.data_adrs[29]
.sym 65003 rvsoc.mem_vdata[5][15]
.sym 65004 rvsoc.mem_vdata[4][15]
.sym 65005 rvsoc.data_adrs[28]
.sym 65006 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 65007 rvsoc.clkn
.sym 65009 $abc$63009$new_n5007_
.sym 65010 $abc$63009$new_n3197_
.sym 65011 rvsoc.eram.adrs[5]
.sym 65012 rvsoc.uart0.div[11]
.sym 65013 $abc$63009$new_n3165_
.sym 65014 $abc$63009$new_n5204_
.sym 65015 $abc$63009$new_n4033_
.sym 65016 $abc$63009$new_n5031_
.sym 65019 rvsoc.cpu0.F_next_pc[17]
.sym 65020 rvsoc.data_adrs[4]
.sym 65021 $abc$63009$new_ys__n11179_
.sym 65022 rvsoc.code_adrs[29]
.sym 65023 $abc$63009$new_n3088_
.sym 65024 rvsoc.code_adrs[28]
.sym 65025 rvsoc.mem_vdata[15][28]
.sym 65026 rvsoc.code_adrs[28]
.sym 65027 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 65028 $abc$63009$new_n2887_
.sym 65029 $abc$63009$new_ys__n11680_
.sym 65030 rvsoc.data_wdata[9]
.sym 65031 $abc$63009$new_ys__n11684_
.sym 65032 rvsoc.data_adrs[3]
.sym 65034 rvsoc.data_adrs[2]
.sym 65035 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 65036 rvsoc.mem_vdata[15][13]
.sym 65038 rvsoc.mem_vdata[4][3]
.sym 65039 rvsoc.mem_vdata[15][29]
.sym 65040 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 65041 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[15]
.sym 65042 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[30]
.sym 65043 rvsoc.code_adrs[30]
.sym 65044 rvsoc.uart0.div[27]
.sym 65050 $abc$63009$new_ys__n11179_
.sym 65053 $abc$63009$new_ys__n11680_
.sym 65054 rvsoc.uart0.cfg[15]
.sym 65055 rvsoc.uart0.cfg[21]
.sym 65056 $abc$63009$new_ys__n2292_inv_
.sym 65057 $abc$63009$new_n3173_
.sym 65058 $abc$63009$new_n3167_
.sym 65060 rvsoc.mem_vdata[4][4]
.sym 65061 $abc$63009$new_n3169_
.sym 65062 $abc$63009$new_ys__n11684_
.sym 65064 rvsoc.mem_vdata[15][4]
.sym 65065 rvsoc.mem_vdata[5][4]
.sym 65066 rvsoc.code_adrs[29]
.sym 65067 rvsoc.uart0.cfg[13]
.sym 65070 $abc$63009$new_n5155_
.sym 65072 $abc$63009$new_n5156_
.sym 65074 $abc$63009$new_n3177_
.sym 65076 $abc$63009$new_n3185_
.sym 65077 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$57001
.sym 65079 rvsoc.uart0.cfg[17]
.sym 65080 rvsoc.code_adrs[28]
.sym 65081 rvsoc.uart0.cfg[12]
.sym 65083 $abc$63009$new_n3169_
.sym 65085 $abc$63009$new_ys__n2292_inv_
.sym 65086 rvsoc.uart0.cfg[13]
.sym 65089 rvsoc.mem_vdata[4][4]
.sym 65090 rvsoc.code_adrs[29]
.sym 65091 rvsoc.code_adrs[28]
.sym 65092 rvsoc.mem_vdata[5][4]
.sym 65095 $abc$63009$new_ys__n2292_inv_
.sym 65097 rvsoc.uart0.cfg[17]
.sym 65098 $abc$63009$new_n3177_
.sym 65101 $abc$63009$new_ys__n11684_
.sym 65102 $abc$63009$new_n5156_
.sym 65103 rvsoc.mem_vdata[4][4]
.sym 65104 $abc$63009$new_n5155_
.sym 65107 $abc$63009$new_ys__n2292_inv_
.sym 65108 rvsoc.uart0.cfg[21]
.sym 65110 $abc$63009$new_n3185_
.sym 65114 rvsoc.uart0.cfg[15]
.sym 65115 $abc$63009$new_n3173_
.sym 65116 $abc$63009$new_ys__n2292_inv_
.sym 65119 $abc$63009$new_ys__n11179_
.sym 65120 rvsoc.mem_vdata[15][4]
.sym 65121 rvsoc.mem_vdata[5][4]
.sym 65122 $abc$63009$new_ys__n11680_
.sym 65125 $abc$63009$new_n3167_
.sym 65126 $abc$63009$new_ys__n2292_inv_
.sym 65128 rvsoc.uart0.cfg[12]
.sym 65129 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$57001
.sym 65130 rvsoc.clkn
.sym 65132 $abc$63009$new_n3201_
.sym 65133 rvsoc.uart0.status[13]
.sym 65134 rvsoc.spi0.status[13]
.sym 65135 rvsoc.uart0.status[21]
.sym 65136 rvsoc.uart0.status[29]
.sym 65137 $abc$63009$new_ys__n2999_inv_
.sym 65138 rvsoc.uart0.status[11]
.sym 65139 rvsoc.uart0.status[2]
.sym 65140 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 65142 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[3]
.sym 65143 rvsoc.cpu0.F_next_pc[10]
.sym 65144 rvsoc.data_adrs[7]
.sym 65145 rvsoc.data_wst[1]
.sym 65146 rvsoc.mem_vdata[4][4]
.sym 65147 $abc$63009$new_n4119_
.sym 65148 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 65149 rvsoc.uart0.status[27]
.sym 65150 rvsoc.cpu0.D_op3[0]
.sym 65151 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 65152 rvsoc.eram.adrs[0]
.sym 65153 rvsoc.mem_vdata[15][8]
.sym 65154 rvsoc.mem_vdata[5][0]
.sym 65155 rvsoc.eram.adrs[5]
.sym 65156 rvsoc.uart0.div[18]
.sym 65157 rvsoc.mem_vdata[5][3]
.sym 65158 $abc$63009$new_ys__n10983_inv_
.sym 65159 rvsoc.code_adrs[29]
.sym 65160 rvsoc.cpu0.E_take_Br
.sym 65161 rvsoc.mem_vdata[5][19]
.sym 65162 $abc$63009$new_n3127_
.sym 65163 $abc$63009$new_ys__n9201_
.sym 65164 rvsoc.code_adrs[0]
.sym 65165 rvsoc.uart0.cfg[17]
.sym 65167 rvsoc.cpu0.F_next_pc[29]
.sym 65173 rvsoc.spi0.rxbfr[3]
.sym 65175 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[2]
.sym 65178 rvsoc.cpu0.E_take_Br
.sym 65179 rvsoc.cpu0.F_insn[19]
.sym 65180 $abc$63009$new_ys__n2994_inv_
.sym 65184 rvsoc.resetn
.sym 65185 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[4]
.sym 65186 rvsoc.uart0.div[13]
.sym 65187 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[6]
.sym 65188 rvsoc.cpu0.E_Br_adrs[0]
.sym 65194 rvsoc.data_adrs[2]
.sym 65196 rvsoc.cpu0.F_next_pc[0]
.sym 65198 rvsoc.uart0.status[13]
.sym 65199 rvsoc.data_adrs[3]
.sym 65200 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 65203 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 65204 rvsoc.spi0.status[3]
.sym 65207 rvsoc.cpu0.E_take_Br
.sym 65208 rvsoc.cpu0.E_Br_adrs[0]
.sym 65209 rvsoc.cpu0.F_next_pc[0]
.sym 65212 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 65214 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[4]
.sym 65224 rvsoc.data_adrs[2]
.sym 65225 rvsoc.uart0.div[13]
.sym 65226 rvsoc.data_adrs[3]
.sym 65227 rvsoc.uart0.status[13]
.sym 65230 rvsoc.cpu0.F_insn[19]
.sym 65231 $abc$63009$new_ys__n2994_inv_
.sym 65232 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 65238 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 65239 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[2]
.sym 65243 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 65245 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[6]
.sym 65248 rvsoc.data_adrs[2]
.sym 65249 rvsoc.spi0.rxbfr[3]
.sym 65250 rvsoc.data_adrs[3]
.sym 65251 rvsoc.spi0.status[3]
.sym 65252 rvsoc.resetn
.sym 65253 rvsoc.clkn
.sym 65254 rvsoc.uart0.status[0]_$glb_sr
.sym 65255 $abc$63009$new_n4254_
.sym 65256 $abc$63009$new_n3418_
.sym 65257 $abc$63009$new_n3447_
.sym 65258 $abc$63009$new_ys__n9819_inv_
.sym 65259 $abc$63009$new_ys__n1806_
.sym 65260 $abc$63009$new_n5820_
.sym 65261 rvsoc.uart0.cfg[2]
.sym 65262 $abc$63009$new_n3423_
.sym 65264 $abc$63009$new_ys__n2214_inv_
.sym 65265 $abc$63009$new_ys__n2214_inv_
.sym 65266 rvsoc.code_adrs[11]
.sym 65267 $abc$63009$new_ys__n40_inv_
.sym 65268 $abc$63009$new_n5957_
.sym 65269 rvsoc.cpu0.D_actv_pc[3]
.sym 65270 $abc$63009$new_ys__n7568_
.sym 65271 $abc$63009$new_n3171_
.sym 65272 rvsoc.mem_vdata[15][18]
.sym 65273 rvsoc.bootram.adrs[5]
.sym 65274 rvsoc.cpu0.F_next_pc[6]
.sym 65275 rvsoc.data_adrs[31]
.sym 65276 rvsoc.mem_vdata[15][17]
.sym 65277 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[4]
.sym 65280 rvsoc.data_adrs[8]
.sym 65281 rvsoc.spi0.status[19]
.sym 65283 rvsoc.code_adrs[2]
.sym 65284 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 65285 $abc$63009$new_n3311_
.sym 65286 rvsoc.cpu0.D_insn[17]
.sym 65287 rvsoc.data_wdata[21]
.sym 65288 rvsoc.mem_vdata[2][15]
.sym 65289 $abc$63009$new_ys__n2214_inv_
.sym 65290 rvsoc.code_adrs[6]
.sym 65299 rvsoc.uart0.tx_divcnt[21]
.sym 65300 rvsoc.cpu0.E_actv_pc[27]
.sym 65301 rvsoc.uart0.tx_divcnt[15]
.sym 65303 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[15]
.sym 65306 $abc$63009$new_ys__n2493_inv_
.sym 65308 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[12]
.sym 65309 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[13]
.sym 65313 rvsoc.cpu0.E_next_pc[27]
.sym 65314 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[18]
.sym 65317 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[21]
.sym 65321 $abc$63009$new_n3311_
.sym 65323 rvsoc.resetn
.sym 65324 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 65329 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[18]
.sym 65332 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 65337 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 65338 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[13]
.sym 65342 rvsoc.uart0.tx_divcnt[21]
.sym 65347 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[21]
.sym 65349 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 65356 rvsoc.uart0.tx_divcnt[15]
.sym 65359 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[15]
.sym 65361 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 65365 rvsoc.cpu0.E_actv_pc[27]
.sym 65366 $abc$63009$new_ys__n2493_inv_
.sym 65367 $abc$63009$new_n3311_
.sym 65368 rvsoc.cpu0.E_next_pc[27]
.sym 65371 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 65373 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[12]
.sym 65375 rvsoc.resetn
.sym 65376 rvsoc.clkn
.sym 65377 rvsoc.uart0.status[0]_$glb_sr
.sym 65378 rvsoc.mem_vdata[5][3]
.sym 65379 $abc$63009$new_n3311_
.sym 65380 rvsoc.mem_vdata[5][19]
.sym 65381 $abc$63009$new_ys__n12414_inv_
.sym 65382 rvsoc.mem_vdata[5][26]
.sym 65383 $abc$63009$new_n3461_
.sym 65384 $abc$63009$new_n4167_
.sym 65385 $abc$63009$new_ys__n12422_inv_
.sym 65388 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[31]
.sym 65389 rvsoc.cpu0.F_next_pc[12]
.sym 65390 $abc$63009$new_n3415_
.sym 65392 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 65393 rvsoc.cpu0.D_actv_pc[23]
.sym 65394 $abc$63009$new_ys__n2493_inv_
.sym 65395 $abc$63009$new_n3423_
.sym 65396 rvsoc.uart0.tx_divcnt[16]
.sym 65397 $abc$63009$new_n4254_
.sym 65398 rvsoc.cpu0.E_actv_pc[12]
.sym 65399 rvsoc.uart0.tx_divcnt[16]
.sym 65400 $abc$63009$new_ys__n2493_inv_
.sym 65401 $abc$63009$new_ys__n1872_inv_
.sym 65402 rvsoc.uart0.cfg[14]
.sym 65403 rvsoc.data_wdata[5]
.sym 65404 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$30643
.sym 65405 rvsoc.code_adrs[3]
.sym 65406 rvsoc.cpu0.E_next_pc[12]
.sym 65407 $abc$63009$new_n4167_
.sym 65408 rvsoc.cpu0.sys_count[1]
.sym 65409 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$30643
.sym 65410 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$30643
.sym 65412 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 65413 $abc$63009$new_n3311_
.sym 65419 rvsoc.code_adrs[8]
.sym 65421 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$30643
.sym 65427 rvsoc.code_adrs[9]
.sym 65429 rvsoc.code_adrs[3]
.sym 65435 rvsoc.code_adrs[4]
.sym 65440 rvsoc.code_adrs[5]
.sym 65443 rvsoc.code_adrs[2]
.sym 65446 rvsoc.code_adrs[7]
.sym 65450 rvsoc.code_adrs[6]
.sym 65451 $nextpnr_ICESTORM_LC_1$O
.sym 65453 rvsoc.code_adrs[2]
.sym 65457 $auto$alumacc.cc:474:replace_alu$3178.C[4]
.sym 65460 rvsoc.code_adrs[3]
.sym 65463 $auto$alumacc.cc:474:replace_alu$3178.C[5]
.sym 65466 rvsoc.code_adrs[4]
.sym 65467 $auto$alumacc.cc:474:replace_alu$3178.C[4]
.sym 65469 $auto$alumacc.cc:474:replace_alu$3178.C[6]
.sym 65472 rvsoc.code_adrs[5]
.sym 65473 $auto$alumacc.cc:474:replace_alu$3178.C[5]
.sym 65475 $auto$alumacc.cc:474:replace_alu$3178.C[7]
.sym 65478 rvsoc.code_adrs[6]
.sym 65479 $auto$alumacc.cc:474:replace_alu$3178.C[6]
.sym 65481 $auto$alumacc.cc:474:replace_alu$3178.C[8]
.sym 65483 rvsoc.code_adrs[7]
.sym 65485 $auto$alumacc.cc:474:replace_alu$3178.C[7]
.sym 65487 $auto$alumacc.cc:474:replace_alu$3178.C[9]
.sym 65490 rvsoc.code_adrs[8]
.sym 65491 $auto$alumacc.cc:474:replace_alu$3178.C[8]
.sym 65493 $auto$alumacc.cc:474:replace_alu$3178.C[10]
.sym 65496 rvsoc.code_adrs[9]
.sym 65497 $auto$alumacc.cc:474:replace_alu$3178.C[9]
.sym 65498 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$30643
.sym 65499 rvsoc.clka
.sym 65500 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 65501 rvsoc.cpu0.E_next_pc[12]
.sym 65502 $abc$63009$new_ys__n1819_
.sym 65503 rvsoc.cpu0.E_actv_pc[14]
.sym 65504 $abc$63009$new_ys__n9830_inv_
.sym 65505 $abc$63009$new_ys__n1845_
.sym 65506 rvsoc.cpu0.E_actv_pc[16]
.sym 65507 rvsoc.cpu0.E_next_pc[16]
.sym 65508 $abc$63009$new_ys__n1793_
.sym 65510 rvsoc.cpu0.E_next_pc[0]
.sym 65513 rvsoc.cpu0.D_actv_pc[26]
.sym 65514 rvsoc.cpu0.D_insn_typ[9]
.sym 65515 rvsoc.cpu0.D_next_pc[9]
.sym 65516 $abc$63009$new_ys__n12414_inv_
.sym 65517 rvsoc.cpu0.D_insn[27]
.sym 65518 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[19]
.sym 65520 $abc$63009$new_n4168_
.sym 65521 rvsoc.cpu0.F_next_pc[5]
.sym 65522 $abc$63009$new_n2885_
.sym 65523 rvsoc.cpu0.D_actv_pc[0]
.sym 65524 rvsoc.cpu0.D_next_pc[1]
.sym 65526 rvsoc.code_adrs[5]
.sym 65527 rvsoc.cpu0.F_next_pc[15]
.sym 65528 rvsoc.cpu0.F_next_pc[5]
.sym 65529 rvsoc.cpu0.F_next_pc[28]
.sym 65530 rvsoc.data_adrs[2]
.sym 65531 rvsoc.cpu0.F_next_pc[17]
.sym 65532 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 65533 rvsoc.cpu0.D_next_pc[12]
.sym 65534 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[30]
.sym 65535 rvsoc.code_adrs[30]
.sym 65536 rvsoc.data_wdata[1]
.sym 65537 $auto$alumacc.cc:474:replace_alu$3178.C[10]
.sym 65550 rvsoc.code_adrs[12]
.sym 65551 rvsoc.code_adrs[16]
.sym 65554 rvsoc.code_adrs[13]
.sym 65558 rvsoc.code_adrs[10]
.sym 65560 rvsoc.code_adrs[15]
.sym 65561 rvsoc.code_adrs[11]
.sym 65565 rvsoc.code_adrs[17]
.sym 65569 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$30643
.sym 65572 rvsoc.code_adrs[14]
.sym 65574 $auto$alumacc.cc:474:replace_alu$3178.C[11]
.sym 65577 rvsoc.code_adrs[10]
.sym 65578 $auto$alumacc.cc:474:replace_alu$3178.C[10]
.sym 65580 $auto$alumacc.cc:474:replace_alu$3178.C[12]
.sym 65583 rvsoc.code_adrs[11]
.sym 65584 $auto$alumacc.cc:474:replace_alu$3178.C[11]
.sym 65586 $auto$alumacc.cc:474:replace_alu$3178.C[13]
.sym 65588 rvsoc.code_adrs[12]
.sym 65590 $auto$alumacc.cc:474:replace_alu$3178.C[12]
.sym 65592 $auto$alumacc.cc:474:replace_alu$3178.C[14]
.sym 65595 rvsoc.code_adrs[13]
.sym 65596 $auto$alumacc.cc:474:replace_alu$3178.C[13]
.sym 65598 $auto$alumacc.cc:474:replace_alu$3178.C[15]
.sym 65600 rvsoc.code_adrs[14]
.sym 65602 $auto$alumacc.cc:474:replace_alu$3178.C[14]
.sym 65604 $auto$alumacc.cc:474:replace_alu$3178.C[16]
.sym 65606 rvsoc.code_adrs[15]
.sym 65608 $auto$alumacc.cc:474:replace_alu$3178.C[15]
.sym 65610 $auto$alumacc.cc:474:replace_alu$3178.C[17]
.sym 65613 rvsoc.code_adrs[16]
.sym 65614 $auto$alumacc.cc:474:replace_alu$3178.C[16]
.sym 65616 $auto$alumacc.cc:474:replace_alu$3178.C[18]
.sym 65619 rvsoc.code_adrs[17]
.sym 65620 $auto$alumacc.cc:474:replace_alu$3178.C[17]
.sym 65621 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$30643
.sym 65622 rvsoc.clka
.sym 65623 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 65626 rvsoc.cpu0.sys_count[2]
.sym 65627 rvsoc.cpu0.sys_count[3]
.sym 65628 rvsoc.cpu0.sys_count[4]
.sym 65629 rvsoc.cpu0.sys_count[5]
.sym 65630 rvsoc.cpu0.sys_count[6]
.sym 65631 rvsoc.cpu0.sys_count[7]
.sym 65632 rvsoc.cpu0.D_op2[4]
.sym 65634 rvsoc.uart0.cfg[13]
.sym 65635 rvsoc.cpu0.D_op2[4]
.sym 65636 $abc$63009$new_n3478_
.sym 65637 rvsoc.code_adrs[8]
.sym 65638 rvsoc.cpu0.D_insn[27]
.sym 65639 rvsoc.cpu0.D_actv_pc[21]
.sym 65640 $abc$63009$new_ys__n1872_inv_
.sym 65641 $abc$63009$new_ys__n7554_
.sym 65642 rvsoc.data_wdata[29]
.sym 65643 rvsoc.code_adrs[31]
.sym 65644 rvsoc.cpu0.E_op1[5]
.sym 65645 rvsoc.eram.adrs[5]
.sym 65646 rvsoc.eram.adrs[1]
.sym 65647 $abc$63009$new_ys__n7554_
.sym 65648 rvsoc.uart0.div[18]
.sym 65650 $abc$63009$new_ys__n10983_inv_
.sym 65651 rvsoc.code_adrs[17]
.sym 65652 rvsoc.code_adrs[0]
.sym 65653 rvsoc.cpu0.F_next_pc[14]
.sym 65654 rvsoc.cpu0.F_actv_pc[0]
.sym 65655 rvsoc.cpu0.sys_count[7]
.sym 65656 rvsoc.cpu0.E_take_Br
.sym 65657 $abc$63009$new_n3311_
.sym 65658 rvsoc.cpu0.D_actv_pc[16]
.sym 65659 rvsoc.cpu0.F_next_pc[29]
.sym 65660 $auto$alumacc.cc:474:replace_alu$3178.C[18]
.sym 65665 rvsoc.code_adrs[24]
.sym 65673 rvsoc.code_adrs[18]
.sym 65674 rvsoc.code_adrs[21]
.sym 65676 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$30643
.sym 65677 rvsoc.code_adrs[19]
.sym 65680 rvsoc.code_adrs[22]
.sym 65682 rvsoc.code_adrs[23]
.sym 65688 rvsoc.code_adrs[25]
.sym 65690 rvsoc.code_adrs[20]
.sym 65697 $auto$alumacc.cc:474:replace_alu$3178.C[19]
.sym 65699 rvsoc.code_adrs[18]
.sym 65701 $auto$alumacc.cc:474:replace_alu$3178.C[18]
.sym 65703 $auto$alumacc.cc:474:replace_alu$3178.C[20]
.sym 65706 rvsoc.code_adrs[19]
.sym 65707 $auto$alumacc.cc:474:replace_alu$3178.C[19]
.sym 65709 $auto$alumacc.cc:474:replace_alu$3178.C[21]
.sym 65712 rvsoc.code_adrs[20]
.sym 65713 $auto$alumacc.cc:474:replace_alu$3178.C[20]
.sym 65715 $auto$alumacc.cc:474:replace_alu$3178.C[22]
.sym 65717 rvsoc.code_adrs[21]
.sym 65719 $auto$alumacc.cc:474:replace_alu$3178.C[21]
.sym 65721 $auto$alumacc.cc:474:replace_alu$3178.C[23]
.sym 65724 rvsoc.code_adrs[22]
.sym 65725 $auto$alumacc.cc:474:replace_alu$3178.C[22]
.sym 65727 $auto$alumacc.cc:474:replace_alu$3178.C[24]
.sym 65730 rvsoc.code_adrs[23]
.sym 65731 $auto$alumacc.cc:474:replace_alu$3178.C[23]
.sym 65733 $auto$alumacc.cc:474:replace_alu$3178.C[25]
.sym 65736 rvsoc.code_adrs[24]
.sym 65737 $auto$alumacc.cc:474:replace_alu$3178.C[24]
.sym 65739 $auto$alumacc.cc:474:replace_alu$3178.C[26]
.sym 65742 rvsoc.code_adrs[25]
.sym 65743 $auto$alumacc.cc:474:replace_alu$3178.C[25]
.sym 65744 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$30643
.sym 65745 rvsoc.clka
.sym 65746 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 65747 rvsoc.cpu0.sys_count[8]
.sym 65748 rvsoc.cpu0.sys_count[9]
.sym 65749 rvsoc.cpu0.sys_count[10]
.sym 65750 rvsoc.cpu0.sys_count[11]
.sym 65751 rvsoc.cpu0.sys_count[12]
.sym 65752 rvsoc.cpu0.sys_count[13]
.sym 65753 rvsoc.cpu0.sys_count[14]
.sym 65754 rvsoc.cpu0.sys_count[15]
.sym 65757 $abc$63009$new_ys__n10335_
.sym 65758 rvsoc.data_wdata[9]
.sym 65759 rvsoc.cpu0.D_actv_pc[22]
.sym 65760 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 65762 rvsoc.cpu0.D_actv_pc[17]
.sym 65763 rvsoc.cpu0.D_insn_typ[8]
.sym 65764 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[16]
.sym 65765 p15
.sym 65766 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 65767 rvsoc.cpu0.E_next_pc[22]
.sym 65768 $abc$63009$new_ys__n2789_
.sym 65769 rvsoc.code_adrs[24]
.sym 65770 rvsoc.cpu0.sys_count[2]
.sym 65771 $abc$63009$new_ys__n1880_inv_
.sym 65772 rvsoc.cpu0.D_next_pc[21]
.sym 65773 rvsoc.cpu0.F_next_pc[31]
.sym 65774 rvsoc.cpu0.F_next_pc[21]
.sym 65775 rvsoc.mem_vdata[2][15]
.sym 65776 rvsoc.code_adrs[20]
.sym 65777 rvsoc.spi0.status[19]
.sym 65778 rvsoc.cpu0.D_insn[17]
.sym 65779 rvsoc.data_wdata[21]
.sym 65781 $abc$63009$new_ys__n2214_inv_
.sym 65782 $abc$63009$new_ys__n1873_inv_
.sym 65783 $auto$alumacc.cc:474:replace_alu$3178.C[26]
.sym 65794 rvsoc.code_adrs[28]
.sym 65795 rvsoc.code_adrs[17]
.sym 65796 rvsoc.code_adrs[29]
.sym 65798 rvsoc.code_adrs[26]
.sym 65799 rvsoc.cpu0.E_Br_adrs[17]
.sym 65800 rvsoc.code_adrs[16]
.sym 65803 rvsoc.cpu0.F_next_pc[17]
.sym 65804 rvsoc.code_adrs[18]
.sym 65809 rvsoc.code_adrs[30]
.sym 65810 rvsoc.code_adrs[19]
.sym 65812 rvsoc.code_adrs[31]
.sym 65815 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$30643
.sym 65816 rvsoc.cpu0.E_take_Br
.sym 65817 rvsoc.code_adrs[27]
.sym 65820 $auto$alumacc.cc:474:replace_alu$3178.C[27]
.sym 65822 rvsoc.code_adrs[26]
.sym 65824 $auto$alumacc.cc:474:replace_alu$3178.C[26]
.sym 65826 $auto$alumacc.cc:474:replace_alu$3178.C[28]
.sym 65828 rvsoc.code_adrs[27]
.sym 65830 $auto$alumacc.cc:474:replace_alu$3178.C[27]
.sym 65832 $auto$alumacc.cc:474:replace_alu$3178.C[29]
.sym 65835 rvsoc.code_adrs[28]
.sym 65836 $auto$alumacc.cc:474:replace_alu$3178.C[28]
.sym 65838 $auto$alumacc.cc:474:replace_alu$3178.C[30]
.sym 65841 rvsoc.code_adrs[29]
.sym 65842 $auto$alumacc.cc:474:replace_alu$3178.C[29]
.sym 65844 $auto$alumacc.cc:474:replace_alu$3178.C[31]
.sym 65846 rvsoc.code_adrs[30]
.sym 65848 $auto$alumacc.cc:474:replace_alu$3178.C[30]
.sym 65853 rvsoc.code_adrs[31]
.sym 65854 $auto$alumacc.cc:474:replace_alu$3178.C[31]
.sym 65857 rvsoc.code_adrs[19]
.sym 65858 rvsoc.code_adrs[17]
.sym 65859 rvsoc.code_adrs[18]
.sym 65860 rvsoc.code_adrs[16]
.sym 65864 rvsoc.cpu0.F_next_pc[17]
.sym 65865 rvsoc.cpu0.E_take_Br
.sym 65866 rvsoc.cpu0.E_Br_adrs[17]
.sym 65867 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$30643
.sym 65868 rvsoc.clka
.sym 65869 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 65870 rvsoc.cpu0.sys_count[16]
.sym 65871 rvsoc.cpu0.sys_count[17]
.sym 65872 rvsoc.cpu0.sys_count[18]
.sym 65873 rvsoc.cpu0.sys_count[19]
.sym 65874 rvsoc.cpu0.sys_count[20]
.sym 65875 rvsoc.cpu0.sys_count[21]
.sym 65876 rvsoc.cpu0.sys_count[22]
.sym 65877 rvsoc.cpu0.sys_count[23]
.sym 65880 rvsoc.gpio0.dir[6]
.sym 65881 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[10]
.sym 65882 rvsoc.uart0.div[25]
.sym 65884 rvsoc.cpu0.D_actv_pc[29]
.sym 65885 $abc$63009$new_ys__n2493_inv_
.sym 65887 rvsoc.mem_vdata[5][12]
.sym 65888 rvsoc.data_wdata[23]
.sym 65889 rvsoc.cpu0.E_op1[20]
.sym 65890 $abc$63009$new_n5215_
.sym 65892 rvsoc.cpu0.F_next_pc[30]
.sym 65893 rvsoc.cpu0.D_actv_pc[15]
.sym 65894 rvsoc.uart0.cfg[14]
.sym 65895 rvsoc.cpu0.D_insn_typ[10]
.sym 65896 rvsoc.cpu0.sys_count[31]
.sym 65897 rvsoc.uart0.div[24]
.sym 65898 rvsoc.cpu0.sys_count[12]
.sym 65899 rvsoc.cpu0.D_op2[6]
.sym 65900 $abc$63009$new_n4167_
.sym 65901 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$30643
.sym 65902 $abc$63009$new_n4492_
.sym 65903 rvsoc.cpu0.D_funct3[1]
.sym 65904 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 65905 rvsoc.cpu0.D_op1[11]
.sym 65912 rvsoc.cpu0.sys_mcause[14]
.sym 65913 rvsoc.cpu0.D_insn_typ[9]
.sym 65914 rvsoc.cpu0.D_insn[27]
.sym 65917 rvsoc.cpu0.sys_count[14]
.sym 65918 rvsoc.cpu0.D_next_pc[15]
.sym 65920 $abc$63009$new_ys__n1670_
.sym 65921 $abc$63009$new_ys__n1655_
.sym 65922 $abc$63009$new_ys__n10983_inv_
.sym 65925 rvsoc.cpu0.sys_count[7]
.sym 65926 rvsoc.cpu0.F_actv_pc[0]
.sym 65929 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 65930 $abc$63009$new_ys__n1662_inv_
.sym 65931 $abc$63009$new_n4119_
.sym 65933 rvsoc.cpu0.sys_count[39]
.sym 65934 rvsoc.cpu0.F_next_pc[21]
.sym 65935 $abc$63009$new_ys__n1677_inv_
.sym 65937 rvsoc.cpu0.sys_mcause[15]
.sym 65938 rvsoc.cpu0.F_next_pc[10]
.sym 65940 $abc$63009$new_n4516_
.sym 65941 rvsoc.cpu0.sys_count[46]
.sym 65944 $abc$63009$new_n4119_
.sym 65945 rvsoc.cpu0.sys_mcause[14]
.sym 65946 $abc$63009$new_ys__n1670_
.sym 65947 $abc$63009$new_ys__n1677_inv_
.sym 65950 rvsoc.cpu0.D_insn[27]
.sym 65951 rvsoc.cpu0.D_insn_typ[9]
.sym 65952 rvsoc.cpu0.sys_count[46]
.sym 65953 rvsoc.cpu0.sys_count[14]
.sym 65956 $abc$63009$new_n4516_
.sym 65957 $abc$63009$new_ys__n1655_
.sym 65958 $abc$63009$new_ys__n10983_inv_
.sym 65959 rvsoc.cpu0.D_next_pc[15]
.sym 65962 rvsoc.cpu0.sys_count[7]
.sym 65963 rvsoc.cpu0.sys_count[39]
.sym 65964 rvsoc.cpu0.D_insn[27]
.sym 65965 rvsoc.cpu0.D_insn_typ[9]
.sym 65968 rvsoc.cpu0.F_actv_pc[0]
.sym 65974 $abc$63009$new_ys__n1662_inv_
.sym 65975 $abc$63009$new_n4119_
.sym 65976 rvsoc.cpu0.sys_mcause[15]
.sym 65981 rvsoc.cpu0.F_next_pc[21]
.sym 65987 rvsoc.cpu0.F_next_pc[10]
.sym 65990 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 65991 rvsoc.clka
.sym 65993 rvsoc.cpu0.sys_count[24]
.sym 65994 rvsoc.cpu0.sys_count[25]
.sym 65995 rvsoc.cpu0.sys_count[26]
.sym 65996 rvsoc.cpu0.sys_count[27]
.sym 65997 rvsoc.cpu0.sys_count[28]
.sym 65998 rvsoc.cpu0.sys_count[29]
.sym 65999 rvsoc.cpu0.sys_count[30]
.sym 66000 rvsoc.cpu0.sys_count[31]
.sym 66002 rvsoc.cpu0.sys_count[21]
.sym 66003 rvsoc.cpu0.D_actv_pc[16]
.sym 66004 rvsoc.uart0.cfg[12]
.sym 66005 rvsoc.cpu0.E_funct3[2]
.sym 66006 rvsoc.cpu0.D_insn_typ[9]
.sym 66007 $abc$63009$new_ys__n1655_
.sym 66008 $abc$63009$new_n5903_
.sym 66010 rvsoc.cpu0.sys_mcause[16]
.sym 66012 rvsoc.uart0.status[0]
.sym 66014 rvsoc.cpu0.D_insn_typ[9]
.sym 66015 rvsoc.cpu0.D_actv_pc[0]
.sym 66016 rvsoc.cpu0.sys_mcause[14]
.sym 66017 rvsoc.cpu0.D_next_pc[12]
.sym 66018 rvsoc.cpu0.F_next_pc[31]
.sym 66019 rvsoc.cpu0.sys_count[39]
.sym 66020 rvsoc.data_wdata[1]
.sym 66021 rvsoc.cpu0.sys_count[20]
.sym 66022 rvsoc.cpu0.D_actv_pc[0]
.sym 66023 rvsoc.cpu0.sys_mcause[15]
.sym 66024 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 66025 rvsoc.cpu0.E_op1[4]
.sym 66026 rvsoc.data_adrs[2]
.sym 66027 $abc$63009$new_ys__n10983_inv_
.sym 66028 rvsoc.code_adrs[23]
.sym 66034 $abc$63009$new_n4566_
.sym 66035 rvsoc.code_adrs[23]
.sym 66036 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 66037 rvsoc.code_adrs[21]
.sym 66038 rvsoc.cpu0.sys_mcause[17]
.sym 66042 $abc$63009$new_ys__n5443_inv_
.sym 66043 rvsoc.code_adrs[16]
.sym 66044 $abc$63009$new_n4515_
.sym 66045 $abc$63009$new_n4119_
.sym 66046 $abc$63009$new_ys__n1872_inv_
.sym 66048 rvsoc.cpu0.D_insn[17]
.sym 66049 rvsoc.cpu0.D_op2[1]
.sym 66050 rvsoc.data_adrs[2]
.sym 66052 $abc$63009$new_ys__n1873_inv_
.sym 66053 rvsoc.cpu0.D_insn_typ[7]
.sym 66055 rvsoc.data_adrs[3]
.sym 66058 $abc$63009$new_ys__n5413_inv_
.sym 66059 $abc$63009$new_ys__n1872_inv_
.sym 66060 rvsoc.cpu0.D_op2[17]
.sym 66062 $abc$63009$new_ys__n1627_
.sym 66063 rvsoc.cpu0.D_funct3[1]
.sym 66067 $abc$63009$new_n4119_
.sym 66068 rvsoc.cpu0.D_insn_typ[7]
.sym 66069 rvsoc.cpu0.sys_mcause[17]
.sym 66070 rvsoc.cpu0.D_insn[17]
.sym 66073 $abc$63009$new_ys__n5443_inv_
.sym 66075 $abc$63009$new_n4515_
.sym 66076 $abc$63009$new_ys__n1872_inv_
.sym 66082 rvsoc.code_adrs[21]
.sym 66088 rvsoc.code_adrs[16]
.sym 66091 rvsoc.cpu0.D_funct3[1]
.sym 66092 rvsoc.cpu0.D_op2[17]
.sym 66093 rvsoc.cpu0.D_op2[1]
.sym 66094 $abc$63009$new_ys__n1872_inv_
.sym 66099 rvsoc.data_adrs[3]
.sym 66100 rvsoc.data_adrs[2]
.sym 66103 $abc$63009$new_n4566_
.sym 66104 $abc$63009$new_ys__n5413_inv_
.sym 66105 $abc$63009$new_ys__n1873_inv_
.sym 66106 $abc$63009$new_ys__n1627_
.sym 66111 rvsoc.code_adrs[23]
.sym 66113 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 66114 rvsoc.clka
.sym 66116 rvsoc.cpu0.sys_count[32]
.sym 66117 rvsoc.cpu0.sys_count[33]
.sym 66118 rvsoc.cpu0.sys_count[34]
.sym 66119 rvsoc.cpu0.sys_count[35]
.sym 66120 rvsoc.cpu0.sys_count[36]
.sym 66121 rvsoc.cpu0.sys_count[37]
.sym 66122 rvsoc.cpu0.sys_count[38]
.sym 66123 rvsoc.cpu0.sys_count[39]
.sym 66124 rvsoc.data_wdata[17]
.sym 66125 $abc$63009$new_ys__n3412_
.sym 66126 rvsoc.data_wdata[1]
.sym 66128 $abc$63009$new_ys__n6254_
.sym 66129 rvsoc.cpu0.D_insn[27]
.sym 66130 rvsoc.cpu0.E_op1[24]
.sym 66131 rvsoc.cpu0.sys_count[27]
.sym 66132 rvsoc.cpu0.F_insn[19]
.sym 66133 rvsoc.cpu0.D_insn[25]
.sym 66134 $abc$63009$new_n4119_
.sym 66135 $abc$63009$new_n4400_
.sym 66136 $abc$63009$new_n5880_
.sym 66137 rvsoc.cpu0.D_op2[11]
.sym 66138 $abc$63009$new_ys__n5443_inv_
.sym 66139 rvsoc.cpu0.D_op2[10]
.sym 66140 rvsoc.cpu0.sys_count[26]
.sym 66141 rvsoc.cpu0.F_next_pc[14]
.sym 66144 rvsoc.uart0.div[18]
.sym 66145 rvsoc.uart0.div[0]
.sym 66147 rvsoc.cpu0.D_actv_pc[16]
.sym 66148 rvsoc.cpu0.sys_count[30]
.sym 66150 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 66151 rvsoc.cpu0.D_next_pc[2]
.sym 66157 rvsoc.cpu0.sys_count[24]
.sym 66160 rvsoc.data_wdata[14]
.sym 66161 rvsoc.cpu0.D_next_pc[14]
.sym 66162 rvsoc.cpu0.D_next_pc[12]
.sym 66163 $abc$63009$new_ys__n1700_
.sym 66167 $abc$63009$new_ys__n1550_
.sym 66168 $abc$63009$new_ys__n1672_
.sym 66170 rvsoc.data_wdata[13]
.sym 66173 rvsoc.cpu0.sys_count[12]
.sym 66174 $abc$63009$new_n4492_
.sym 66175 rvsoc.cpu0.D_insn_typ[9]
.sym 66177 $abc$63009$new_ys__n1557_inv_
.sym 66178 rvsoc.cpu0.sys_count[56]
.sym 66179 $abc$63009$new_n4119_
.sym 66181 rvsoc.cpu0.sys_mcause[22]
.sym 66183 rvsoc.cpu0.D_insn[27]
.sym 66184 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 66185 rvsoc.cpu0.sys_count[44]
.sym 66186 rvsoc.data_wdata[12]
.sym 66187 $abc$63009$new_ys__n10983_inv_
.sym 66191 rvsoc.data_wdata[14]
.sym 66196 rvsoc.cpu0.D_next_pc[12]
.sym 66198 $abc$63009$new_ys__n10983_inv_
.sym 66199 $abc$63009$new_ys__n1700_
.sym 66202 rvsoc.data_wdata[12]
.sym 66208 $abc$63009$new_ys__n10983_inv_
.sym 66209 $abc$63009$new_ys__n1672_
.sym 66210 $abc$63009$new_n4492_
.sym 66211 rvsoc.cpu0.D_next_pc[14]
.sym 66214 rvsoc.cpu0.sys_count[24]
.sym 66215 rvsoc.cpu0.sys_count[56]
.sym 66216 rvsoc.cpu0.D_insn_typ[9]
.sym 66217 rvsoc.cpu0.D_insn[27]
.sym 66220 rvsoc.cpu0.sys_mcause[22]
.sym 66221 $abc$63009$new_n4119_
.sym 66222 $abc$63009$new_ys__n1550_
.sym 66223 $abc$63009$new_ys__n1557_inv_
.sym 66226 rvsoc.cpu0.D_insn_typ[9]
.sym 66227 rvsoc.cpu0.sys_count[44]
.sym 66228 rvsoc.cpu0.sys_count[12]
.sym 66229 rvsoc.cpu0.D_insn[27]
.sym 66235 rvsoc.data_wdata[13]
.sym 66236 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 66237 rvsoc.clkn
.sym 66239 rvsoc.cpu0.sys_count[40]
.sym 66240 rvsoc.cpu0.sys_count[41]
.sym 66241 rvsoc.cpu0.sys_count[42]
.sym 66242 rvsoc.cpu0.sys_count[43]
.sym 66243 rvsoc.cpu0.sys_count[44]
.sym 66244 rvsoc.cpu0.sys_count[45]
.sym 66245 rvsoc.cpu0.sys_count[46]
.sym 66246 rvsoc.cpu0.sys_count[47]
.sym 66247 rvsoc.code_adrs[0]
.sym 66251 rvsoc.spi0.status[12]
.sym 66252 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 66254 $abc$63009$new_ys__n1609_
.sym 66255 $abc$63009$new_ys__n1550_
.sym 66256 rvsoc.data_wdata[14]
.sym 66257 rvsoc.eram.adrs[4]
.sym 66258 rvsoc.cpu0.sys_count[32]
.sym 66259 rvsoc.data_wdata[14]
.sym 66260 rvsoc.cpu0.D_op1[15]
.sym 66261 rvsoc.cpu0.sys_mcause[17]
.sym 66262 rvsoc.cpu0.sys_count[34]
.sym 66263 rvsoc.data_wdata[8]
.sym 66264 rvsoc.cpu0.sys_count[56]
.sym 66265 rvsoc.cpu0.D_op1[13]
.sym 66266 rvsoc.cpu0.D_insn[17]
.sym 66267 rvsoc.cpu0.sys_mcause[22]
.sym 66268 rvsoc.cpu0.sys_count[29]
.sym 66269 $abc$63009$new_ys__n1873_inv_
.sym 66270 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[9]
.sym 66271 $abc$63009$new_ys__n1880_inv_
.sym 66272 rvsoc.data_wdata[21]
.sym 66273 rvsoc.spi0.status[19]
.sym 66274 rvsoc.cpu0.D_op2[1]
.sym 66286 rvsoc.cpu0.F_actv_pc[16]
.sym 66287 rvsoc.cpu0.D_insn_typ[9]
.sym 66293 rvsoc.cpu0.sys_count[20]
.sym 66298 rvsoc.cpu0.sys_count[50]
.sym 66299 rvsoc.cpu0.F_actv_pc[15]
.sym 66300 rvsoc.cpu0.sys_count[52]
.sym 66301 rvsoc.cpu0.F_next_pc[14]
.sym 66302 rvsoc.cpu0.F_next_pc[2]
.sym 66303 rvsoc.cpu0.D_insn[27]
.sym 66304 rvsoc.cpu0.F_next_pc[12]
.sym 66306 rvsoc.cpu0.F_next_pc[17]
.sym 66307 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 66309 rvsoc.cpu0.sys_count[18]
.sym 66313 rvsoc.cpu0.sys_count[18]
.sym 66314 rvsoc.cpu0.D_insn_typ[9]
.sym 66315 rvsoc.cpu0.sys_count[50]
.sym 66316 rvsoc.cpu0.D_insn[27]
.sym 66322 rvsoc.cpu0.F_actv_pc[16]
.sym 66326 rvsoc.cpu0.F_actv_pc[15]
.sym 66332 rvsoc.cpu0.F_next_pc[2]
.sym 66338 rvsoc.cpu0.F_next_pc[14]
.sym 66345 rvsoc.cpu0.F_next_pc[12]
.sym 66352 rvsoc.cpu0.F_next_pc[17]
.sym 66355 rvsoc.cpu0.D_insn[27]
.sym 66356 rvsoc.cpu0.sys_count[20]
.sym 66357 rvsoc.cpu0.D_insn_typ[9]
.sym 66358 rvsoc.cpu0.sys_count[52]
.sym 66359 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 66360 rvsoc.clka
.sym 66362 rvsoc.cpu0.sys_count[48]
.sym 66363 rvsoc.cpu0.sys_count[49]
.sym 66364 rvsoc.cpu0.sys_count[50]
.sym 66365 rvsoc.cpu0.sys_count[51]
.sym 66366 rvsoc.cpu0.sys_count[52]
.sym 66367 rvsoc.cpu0.sys_count[53]
.sym 66368 rvsoc.cpu0.sys_count[54]
.sym 66369 rvsoc.cpu0.sys_count[55]
.sym 66370 $abc$63009$new_ys__n1740_
.sym 66372 rvsoc.data_wdata[30]
.sym 66373 rvsoc.cpu0.D_op1[24]
.sym 66374 rvsoc.data_wdata[13]
.sym 66375 rvsoc.cpu0.E_op1[5]
.sym 66376 rvsoc.uart0.div[25]
.sym 66377 rvsoc.cpu0.E_op1[10]
.sym 66378 rvsoc.cpu0.D_actv_pc[24]
.sym 66379 rvsoc.cpu0.D_actv_pc[23]
.sym 66380 $abc$63009$new_ys__n1873_inv_
.sym 66381 rvsoc.cpu0.D_insn_typ[7]
.sym 66382 $abc$63009$new_n5307_
.sym 66385 $abc$63009$new_ys__n1872_inv_
.sym 66386 $abc$63009$new_ys__n5412_inv_
.sym 66388 rvsoc.cpu0.sys_count[31]
.sym 66389 rvsoc.cpu0.D_next_pc[2]
.sym 66390 rvsoc.data_wdata[28]
.sym 66391 rvsoc.cpu0.D_next_pc[14]
.sym 66392 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 66393 rvsoc.cpu0.umul_lohi[0]
.sym 66394 rvsoc.data_wdata[9]
.sym 66395 rvsoc.cpu0.D_insn_typ[10]
.sym 66397 $abc$63009$new_n4167_
.sym 66403 rvsoc.cpu0.sys_mcause[30]
.sym 66404 rvsoc.cpu0.D_op2[9]
.sym 66405 rvsoc.cpu0.D_insn[27]
.sym 66406 $abc$63009$new_ys__n6254_
.sym 66407 rvsoc.cpu0.sys_mcause[28]
.sym 66409 rvsoc.cpu0.sys_mcause[26]
.sym 66411 $abc$63009$new_ys__n1467_inv_
.sym 66412 rvsoc.cpu0.sys_count[26]
.sym 66413 rvsoc.cpu0.D_insn_typ[9]
.sym 66414 $abc$63009$new_ys__n1430_
.sym 66415 $abc$63009$new_ys__n1437_inv_
.sym 66416 $abc$63009$new_ys__n1497_inv_
.sym 66417 $abc$63009$new_n4119_
.sym 66418 $PACKER_GND_NET
.sym 66419 $abc$63009$new_ys__n1872_inv_
.sym 66420 rvsoc.cpu0.sys_count[30]
.sym 66421 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 66423 rvsoc.cpu0.sys_count[28]
.sym 66425 rvsoc.cpu0.sys_count[62]
.sym 66428 $abc$63009$new_ys__n1460_
.sym 66429 rvsoc.cpu0.sys_count[58]
.sym 66431 rvsoc.cpu0.sys_count[60]
.sym 66433 $abc$63009$new_ys__n1490_
.sym 66434 rvsoc.cpu0.D_op2[1]
.sym 66438 $PACKER_GND_NET
.sym 66442 rvsoc.cpu0.sys_count[60]
.sym 66443 rvsoc.cpu0.D_insn[27]
.sym 66444 rvsoc.cpu0.D_insn_typ[9]
.sym 66445 rvsoc.cpu0.sys_count[28]
.sym 66448 rvsoc.cpu0.sys_mcause[26]
.sym 66449 $abc$63009$new_n4119_
.sym 66450 $abc$63009$new_ys__n1497_inv_
.sym 66451 $abc$63009$new_ys__n1490_
.sym 66454 rvsoc.cpu0.D_insn_typ[9]
.sym 66455 rvsoc.cpu0.D_insn[27]
.sym 66456 rvsoc.cpu0.sys_count[30]
.sym 66457 rvsoc.cpu0.sys_count[62]
.sym 66460 rvsoc.cpu0.sys_mcause[30]
.sym 66461 $abc$63009$new_n4119_
.sym 66462 $abc$63009$new_ys__n1430_
.sym 66463 $abc$63009$new_ys__n1437_inv_
.sym 66466 rvsoc.cpu0.D_op2[9]
.sym 66467 $abc$63009$new_ys__n1872_inv_
.sym 66468 $abc$63009$new_ys__n6254_
.sym 66469 rvsoc.cpu0.D_op2[1]
.sym 66472 rvsoc.cpu0.sys_count[26]
.sym 66473 rvsoc.cpu0.sys_count[58]
.sym 66474 rvsoc.cpu0.D_insn[27]
.sym 66475 rvsoc.cpu0.D_insn_typ[9]
.sym 66478 $abc$63009$new_ys__n1467_inv_
.sym 66479 $abc$63009$new_ys__n1460_
.sym 66480 $abc$63009$new_n4119_
.sym 66481 rvsoc.cpu0.sys_mcause[28]
.sym 66482 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 66483 rvsoc.clka
.sym 66485 rvsoc.cpu0.sys_count[56]
.sym 66486 rvsoc.cpu0.sys_count[57]
.sym 66487 rvsoc.cpu0.sys_count[58]
.sym 66488 rvsoc.cpu0.sys_count[59]
.sym 66489 rvsoc.cpu0.sys_count[60]
.sym 66490 rvsoc.cpu0.sys_count[61]
.sym 66491 rvsoc.cpu0.sys_count[62]
.sym 66492 rvsoc.cpu0.sys_count[63]
.sym 66493 rvsoc.cpu0.sys_mcause[30]
.sym 66495 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[1]
.sym 66497 rvsoc.cpu0.sys_mcause[20]
.sym 66499 rvsoc.cpu0.D_op1[7]
.sym 66500 $abc$63009$new_ys__n2826_
.sym 66501 rvsoc.cpu0.E_op1[10]
.sym 66502 rvsoc.cpu0.E_op1[26]
.sym 66503 rvsoc.cpu0.sys_mcause[28]
.sym 66504 p15
.sym 66505 rvsoc.cpu0.sys_mcause[26]
.sym 66506 rvsoc.cpu0.E_op1[29]
.sym 66507 rvsoc.data_adrs[3]
.sym 66508 rvsoc.cpu0.D_op2[6]
.sym 66510 rvsoc.cpu0.umul_hilo[10]
.sym 66512 rvsoc.data_wdata[1]
.sym 66513 rvsoc.cpu0.E_op1[4]
.sym 66514 rvsoc.cpu0.umul_hilo[1]
.sym 66515 rvsoc.cpu0.umul_hilo[8]
.sym 66516 rvsoc.cpu0.umul_lohi[9]
.sym 66517 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 66518 rvsoc.cpu0.umul_lohi[5]
.sym 66520 rvsoc.cpu0.umul_lohi[11]
.sym 66528 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 66529 $abc$63009$new_ys__n1477_
.sym 66530 $abc$63009$new_n4780_
.sym 66531 rvsoc.cpu0.sys_count[27]
.sym 66532 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[27]
.sym 66533 rvsoc.cpu0.D_insn[27]
.sym 66535 rvsoc.code_adrs[8]
.sym 66537 $abc$63009$new_n4119_
.sym 66538 rvsoc.cpu0.sys_count[29]
.sym 66539 rvsoc.cpu0.sys_mcause[27]
.sym 66540 rvsoc.cpu0.sys_count[25]
.sym 66541 $abc$63009$new_ys__n1873_inv_
.sym 66543 $abc$63009$new_ys__n1880_inv_
.sym 66545 rvsoc.cpu0.D_insn_typ[3]
.sym 66546 $abc$63009$new_ys__n5412_inv_
.sym 66548 rvsoc.cpu0.sys_count[31]
.sym 66549 rvsoc.cpu0.sys_count[63]
.sym 66551 rvsoc.cpu0.sys_count[57]
.sym 66552 $abc$63009$new_n4781_
.sym 66555 rvsoc.cpu0.sys_count[61]
.sym 66556 rvsoc.cpu0.D_actv_pc[16]
.sym 66557 rvsoc.cpu0.D_insn_typ[9]
.sym 66559 rvsoc.cpu0.sys_count[61]
.sym 66560 rvsoc.cpu0.D_insn[27]
.sym 66561 rvsoc.cpu0.D_insn_typ[9]
.sym 66562 rvsoc.cpu0.sys_count[29]
.sym 66565 rvsoc.cpu0.D_insn[27]
.sym 66567 rvsoc.cpu0.sys_count[27]
.sym 66568 rvsoc.cpu0.D_insn_typ[9]
.sym 66571 rvsoc.cpu0.D_insn_typ[9]
.sym 66572 rvsoc.cpu0.sys_count[25]
.sym 66573 rvsoc.cpu0.sys_count[57]
.sym 66574 rvsoc.cpu0.D_insn[27]
.sym 66577 rvsoc.cpu0.D_insn[27]
.sym 66578 rvsoc.cpu0.sys_count[31]
.sym 66579 rvsoc.cpu0.sys_count[63]
.sym 66580 rvsoc.cpu0.D_insn_typ[9]
.sym 66583 $abc$63009$new_n4119_
.sym 66585 rvsoc.cpu0.sys_mcause[27]
.sym 66586 $abc$63009$new_n4781_
.sym 66589 $abc$63009$new_ys__n1477_
.sym 66590 $abc$63009$new_n4780_
.sym 66591 rvsoc.cpu0.D_insn_typ[3]
.sym 66592 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[27]
.sym 66597 rvsoc.code_adrs[8]
.sym 66601 $abc$63009$new_ys__n1880_inv_
.sym 66602 $abc$63009$new_ys__n5412_inv_
.sym 66603 rvsoc.cpu0.D_actv_pc[16]
.sym 66604 $abc$63009$new_ys__n1873_inv_
.sym 66605 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 66606 rvsoc.clka
.sym 66609 rvsoc.cpu0.umul_lhhl[1]
.sym 66610 rvsoc.cpu0.umul_lhhl[2]
.sym 66611 rvsoc.cpu0.umul_lhhl[3]
.sym 66612 rvsoc.cpu0.umul_lhhl[4]
.sym 66613 rvsoc.cpu0.umul_lhhl[5]
.sym 66614 rvsoc.cpu0.umul_lhhl[6]
.sym 66615 rvsoc.cpu0.umul_lhhl[7]
.sym 66617 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[3]
.sym 66618 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[17]
.sym 66620 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[3]
.sym 66621 rvsoc.eram.adrs[1]
.sym 66622 rvsoc.cpu0.E_op1[7]
.sym 66623 rvsoc.cpu0.D_actv_pc[30]
.sym 66624 rvsoc.data_wdata[6]
.sym 66625 $abc$63009$new_ys__n1477_
.sym 66626 rvsoc.cpu0.D_actv_pc[30]
.sym 66627 rvsoc.data_wdata[9]
.sym 66628 $abc$63009$new_ys__n7736_inv_
.sym 66629 $abc$63009$new_ys__n6254_
.sym 66630 rvsoc.uart0.cfg[0]
.sym 66632 rvsoc.cpu0.umul_hilo[22]
.sym 66633 rvsoc.cpu0.umul_lhhl[4]
.sym 66634 rvsoc.cpu0.E_op1[31]
.sym 66635 rvsoc.uart0.div[18]
.sym 66636 $abc$63009$new_ys__n7735_inv_
.sym 66637 rvsoc.cpu0.umul_lohi[22]
.sym 66638 rvsoc.data_wdata[1]
.sym 66639 rvsoc.cpu0.umul_hilo[17]
.sym 66640 rvsoc.cpu0.add_op12[8]
.sym 66641 rvsoc.cpu0.umul_hilo[9]
.sym 66642 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 66643 rvsoc.cpu0.umul_hilo[4]
.sym 66649 rvsoc.cpu0.E_add12[4]
.sym 66650 $abc$63009$new_ys__n6026_
.sym 66651 rvsoc.cpu0.add_op12[8]
.sym 66652 rvsoc.cpu0.E_op1[31]
.sym 66655 rvsoc.cpu0.E_op1[8]
.sym 66657 rvsoc.cpu0.D_op2[7]
.sym 66659 $abc$63009$new_n5843_
.sym 66660 $abc$63009$new_ys__n6050_
.sym 66665 rvsoc.cpu0.D_insn_typ[10]
.sym 66666 $abc$63009$new_n5875_
.sym 66667 $abc$63009$new_n4167_
.sym 66673 rvsoc.cpu0.E_op1[4]
.sym 66674 rvsoc.cpu0.E_add12[8]
.sym 66677 $abc$63009$new_n4372_
.sym 66691 rvsoc.cpu0.add_op12[8]
.sym 66700 rvsoc.cpu0.D_op2[7]
.sym 66706 rvsoc.cpu0.D_insn_typ[10]
.sym 66707 $abc$63009$new_n4372_
.sym 66708 $abc$63009$new_ys__n6050_
.sym 66709 $abc$63009$new_n5875_
.sym 66712 rvsoc.cpu0.E_op1[31]
.sym 66713 rvsoc.cpu0.E_add12[8]
.sym 66715 rvsoc.cpu0.E_op1[8]
.sym 66718 rvsoc.cpu0.E_add12[4]
.sym 66719 rvsoc.cpu0.E_op1[4]
.sym 66721 rvsoc.cpu0.E_op1[31]
.sym 66724 $abc$63009$new_ys__n6026_
.sym 66725 $abc$63009$new_n4167_
.sym 66726 $abc$63009$new_n5843_
.sym 66727 rvsoc.cpu0.D_insn_typ[10]
.sym 66728 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 66729 rvsoc.clka
.sym 66731 rvsoc.cpu0.umul_lhhl[8]
.sym 66732 rvsoc.cpu0.umul_lhhl[9]
.sym 66733 rvsoc.cpu0.umul_lhhl[10]
.sym 66734 rvsoc.cpu0.umul_lhhl[11]
.sym 66735 rvsoc.cpu0.umul_lhhl[12]
.sym 66736 rvsoc.cpu0.umul_lhhl[13]
.sym 66737 rvsoc.cpu0.umul_lhhl[14]
.sym 66738 rvsoc.cpu0.umul_lhhl[15]
.sym 66739 rvsoc.cpu0.E_add12[4]
.sym 66741 $abc$63009$new_ys__n44_
.sym 66743 rvsoc.cpu0.umul_hilo[6]
.sym 66744 $abc$63009$new_ys__n2959_inv_
.sym 66745 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[8]
.sym 66746 $abc$63009$new_n5114_
.sym 66747 rvsoc.eram.adrs[4]
.sym 66748 rvsoc.cpu0.umul_lhhl[7]
.sym 66750 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[8]
.sym 66751 rvsoc.cpu0.E_op1[8]
.sym 66752 $abc$63009$new_n5352_
.sym 66753 rvsoc.cpu0.D_op2[19]
.sym 66754 rvsoc.cpu0.umul_lhhl[2]
.sym 66755 rvsoc.data_wdata[8]
.sym 66756 rvsoc.cpu0.umul_hilo[7]
.sym 66757 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[9]
.sym 66758 rvsoc.cpu0.umul_lohi[13]
.sym 66759 $abc$63009$new_ys__n1880_inv_
.sym 66760 rvsoc.data_wdata[21]
.sym 66761 rvsoc.cpu0.D_op2[1]
.sym 66763 rvsoc.cpu0.umul_hilo[5]
.sym 66764 rvsoc.spi0.status[19]
.sym 66765 rvsoc.cpu0.D_op2[2]
.sym 66766 rvsoc.cpu0.umul_lohi[21]
.sym 66774 $abc$63009$new_ys__n6933_
.sym 66775 rvsoc.cpu0.E_op2[7]
.sym 66776 $abc$63009$new_ys__n2826_
.sym 66777 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[5]
.sym 66778 $abc$63009$new_n5310_
.sym 66779 rvsoc.cpu0.E_op1[16]
.sym 66780 $abc$63009$new_n5307_
.sym 66781 rvsoc.data_wdata[0]
.sym 66784 $abc$63009$new_ys__n2826_
.sym 66785 $abc$63009$new_n5036_
.sym 66786 rvsoc.data_wdata[27]
.sym 66787 rvsoc.cpu0.E_add12[16]
.sym 66790 $abc$63009$new_n5209_
.sym 66791 $abc$63009$new_n5182_
.sym 66792 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 66793 $abc$63009$new_ys__n3236_inv_
.sym 66794 rvsoc.cpu0.E_op1[31]
.sym 66795 rvsoc.cpu0.E_op2[31]
.sym 66796 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[10]
.sym 66799 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 66800 $abc$63009$new_ys__n3409_
.sym 66801 $abc$63009$new_ys__n6938_
.sym 66802 $abc$63009$new_ys__n3287_inv_
.sym 66808 rvsoc.cpu0.E_op2[7]
.sym 66811 $abc$63009$new_n5182_
.sym 66812 $abc$63009$new_ys__n6933_
.sym 66813 $abc$63009$new_ys__n3409_
.sym 66814 $abc$63009$new_n5209_
.sym 66817 $abc$63009$new_ys__n6933_
.sym 66818 rvsoc.cpu0.E_op2[31]
.sym 66819 $abc$63009$new_n5036_
.sym 66820 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[5]
.sym 66823 $abc$63009$new_n5307_
.sym 66824 $abc$63009$new_ys__n6938_
.sym 66825 $abc$63009$new_ys__n3409_
.sym 66826 $abc$63009$new_n5310_
.sym 66830 $abc$63009$new_ys__n2826_
.sym 66831 rvsoc.data_wdata[0]
.sym 66832 $abc$63009$new_ys__n3236_inv_
.sym 66835 rvsoc.cpu0.E_op1[16]
.sym 66836 rvsoc.cpu0.E_op1[31]
.sym 66838 rvsoc.cpu0.E_add12[16]
.sym 66841 $abc$63009$new_n5036_
.sym 66842 rvsoc.cpu0.E_op2[31]
.sym 66843 $abc$63009$new_ys__n6938_
.sym 66844 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[10]
.sym 66847 rvsoc.data_wdata[27]
.sym 66848 $abc$63009$new_ys__n2826_
.sym 66849 $abc$63009$new_ys__n3287_inv_
.sym 66851 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 66852 rvsoc.clka
.sym 66853 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 66854 rvsoc.cpu0.umul_lhhl[16]
.sym 66855 rvsoc.cpu0.umul_lhhl[17]
.sym 66856 rvsoc.cpu0.umul_lhhl[18]
.sym 66857 rvsoc.cpu0.umul_lhhl[19]
.sym 66858 rvsoc.cpu0.umul_lhhl[20]
.sym 66859 rvsoc.cpu0.umul_lhhl[21]
.sym 66860 rvsoc.cpu0.umul_lhhl[22]
.sym 66861 rvsoc.cpu0.umul_lhhl[23]
.sym 66863 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[0]
.sym 66864 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[0]
.sym 66865 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[22]
.sym 66866 $abc$63009$new_n5483_
.sym 66867 rvsoc.data_wdata[0]
.sym 66868 $abc$63009$new_ys__n3295_inv_
.sym 66869 rvsoc.data_wdata[25]
.sym 66870 $abc$63009$new_ys__n10325_
.sym 66871 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[3]
.sym 66872 rvsoc.data_wdata[24]
.sym 66873 rvsoc.cpu0.umul_lhhl[8]
.sym 66874 rvsoc.data_wdata[25]
.sym 66875 rvsoc.cpu0.umul_hilo[15]
.sym 66876 $abc$63009$new_ys__n3277_inv_
.sym 66878 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 66879 rvsoc.cpu0.umul_hilo[13]
.sym 66880 rvsoc.cpu0.umul_hilo[12]
.sym 66881 rvsoc.cpu0.mulhu_val[2]
.sym 66882 $abc$63009$new_ys__n5412_inv_
.sym 66883 rvsoc.cpu0.umul_lohi[25]
.sym 66884 rvsoc.cpu0.mulhu_val[1]
.sym 66885 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[12]
.sym 66886 rvsoc.cpu0.umul_hilo[14]
.sym 66887 $abc$63009$new_ys__n6938_
.sym 66888 rvsoc.cpu0.mulhu_val[3]
.sym 66889 rvsoc.cpu0.mulhu_val[0]
.sym 66896 rvsoc.cpu0.mulhu_val[0]
.sym 66899 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[4]
.sym 66900 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[7]
.sym 66902 rvsoc.cpu0.mulhu_val[1]
.sym 66905 rvsoc.cpu0.mulhu_val[2]
.sym 66907 rvsoc.cpu0.mulhu_val[4]
.sym 66908 rvsoc.cpu0.mulhu_val[7]
.sym 66910 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[6]
.sym 66911 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[0]
.sym 66913 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[3]
.sym 66914 rvsoc.cpu0.mulhu_val[3]
.sym 66915 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[2]
.sym 66920 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[1]
.sym 66921 rvsoc.cpu0.mulhu_val[5]
.sym 66923 rvsoc.cpu0.mulhu_val[6]
.sym 66924 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[5]
.sym 66927 $auto$alumacc.cc:474:replace_alu$3217.C[1]
.sym 66929 rvsoc.cpu0.mulhu_val[0]
.sym 66930 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[0]
.sym 66933 $auto$alumacc.cc:474:replace_alu$3217.C[2]
.sym 66935 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[1]
.sym 66936 rvsoc.cpu0.mulhu_val[1]
.sym 66937 $auto$alumacc.cc:474:replace_alu$3217.C[1]
.sym 66939 $auto$alumacc.cc:474:replace_alu$3217.C[3]
.sym 66941 rvsoc.cpu0.mulhu_val[2]
.sym 66942 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[2]
.sym 66943 $auto$alumacc.cc:474:replace_alu$3217.C[2]
.sym 66945 $auto$alumacc.cc:474:replace_alu$3217.C[4]
.sym 66947 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[3]
.sym 66948 rvsoc.cpu0.mulhu_val[3]
.sym 66949 $auto$alumacc.cc:474:replace_alu$3217.C[3]
.sym 66951 $auto$alumacc.cc:474:replace_alu$3217.C[5]
.sym 66953 rvsoc.cpu0.mulhu_val[4]
.sym 66954 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[4]
.sym 66955 $auto$alumacc.cc:474:replace_alu$3217.C[4]
.sym 66957 $auto$alumacc.cc:474:replace_alu$3217.C[6]
.sym 66959 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[5]
.sym 66960 rvsoc.cpu0.mulhu_val[5]
.sym 66961 $auto$alumacc.cc:474:replace_alu$3217.C[5]
.sym 66963 $auto$alumacc.cc:474:replace_alu$3217.C[7]
.sym 66965 rvsoc.cpu0.mulhu_val[6]
.sym 66966 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[6]
.sym 66967 $auto$alumacc.cc:474:replace_alu$3217.C[6]
.sym 66969 $auto$alumacc.cc:474:replace_alu$3217.C[8]
.sym 66971 rvsoc.cpu0.mulhu_val[7]
.sym 66972 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[7]
.sym 66973 $auto$alumacc.cc:474:replace_alu$3217.C[7]
.sym 66977 rvsoc.cpu0.umul_lhhl[24]
.sym 66978 rvsoc.cpu0.umul_lhhl[25]
.sym 66979 rvsoc.cpu0.umul_lhhl[26]
.sym 66980 rvsoc.cpu0.umul_lhhl[27]
.sym 66981 rvsoc.cpu0.umul_lhhl[28]
.sym 66982 rvsoc.cpu0.umul_lhhl[29]
.sym 66983 rvsoc.cpu0.umul_lhhl[30]
.sym 66984 rvsoc.cpu0.umul_lhhl[31]
.sym 66985 $abc$63009$new_ys__n6942_
.sym 66986 $abc$63009$new_n3616_
.sym 66989 $abc$63009$new_ys__n10319_
.sym 66991 rvsoc.cpu0.E_op1[29]
.sym 66992 $abc$63009$new_n5316_
.sym 66993 $abc$63009$new_ys__n6933_
.sym 66994 rvsoc.cpu0.E_op1[26]
.sym 66995 rvsoc.cpu0.umul_hilo[16]
.sym 66996 rvsoc.cpu0.umul_hilo[23]
.sym 66997 $abc$63009$new_n4108_
.sym 66998 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[14]
.sym 66999 $abc$63009$new_n4343_
.sym 67000 rvsoc.cpu0.umul_hilo[18]
.sym 67001 rvsoc.cpu0.umul_hilo[20]
.sym 67002 rvsoc.cpu0.umul_lohi[27]
.sym 67003 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[3]
.sym 67005 rvsoc.cpu0.mulhu_val[8]
.sym 67006 $abc$63009$new_ys__n6949_
.sym 67008 rvsoc.cpu0.umul_hilo[21]
.sym 67009 rvsoc.cpu0.mulhu_val[10]
.sym 67010 rvsoc.cpu0.mulhu_val[11]
.sym 67011 rvsoc.cpu0.D_op1[23]
.sym 67012 rvsoc.cpu0.umul_hilo[28]
.sym 67013 $auto$alumacc.cc:474:replace_alu$3217.C[8]
.sym 67018 rvsoc.cpu0.mulhu_val[9]
.sym 67021 rvsoc.cpu0.mulhu_val[11]
.sym 67022 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[14]
.sym 67023 rvsoc.cpu0.mulhu_val[8]
.sym 67024 rvsoc.cpu0.mulhu_val[13]
.sym 67026 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[9]
.sym 67028 rvsoc.cpu0.mulhu_val[12]
.sym 67031 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[15]
.sym 67032 rvsoc.cpu0.mulhu_val[14]
.sym 67033 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[8]
.sym 67035 rvsoc.cpu0.mulhu_val[10]
.sym 67038 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[10]
.sym 67041 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[13]
.sym 67045 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[12]
.sym 67048 rvsoc.cpu0.mulhu_val[15]
.sym 67049 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[11]
.sym 67050 $auto$alumacc.cc:474:replace_alu$3217.C[9]
.sym 67052 rvsoc.cpu0.mulhu_val[8]
.sym 67053 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[8]
.sym 67054 $auto$alumacc.cc:474:replace_alu$3217.C[8]
.sym 67056 $auto$alumacc.cc:474:replace_alu$3217.C[10]
.sym 67058 rvsoc.cpu0.mulhu_val[9]
.sym 67059 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[9]
.sym 67060 $auto$alumacc.cc:474:replace_alu$3217.C[9]
.sym 67062 $auto$alumacc.cc:474:replace_alu$3217.C[11]
.sym 67064 rvsoc.cpu0.mulhu_val[10]
.sym 67065 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[10]
.sym 67066 $auto$alumacc.cc:474:replace_alu$3217.C[10]
.sym 67068 $auto$alumacc.cc:474:replace_alu$3217.C[12]
.sym 67070 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[11]
.sym 67071 rvsoc.cpu0.mulhu_val[11]
.sym 67072 $auto$alumacc.cc:474:replace_alu$3217.C[11]
.sym 67074 $auto$alumacc.cc:474:replace_alu$3217.C[13]
.sym 67076 rvsoc.cpu0.mulhu_val[12]
.sym 67077 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[12]
.sym 67078 $auto$alumacc.cc:474:replace_alu$3217.C[12]
.sym 67080 $auto$alumacc.cc:474:replace_alu$3217.C[14]
.sym 67082 rvsoc.cpu0.mulhu_val[13]
.sym 67083 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[13]
.sym 67084 $auto$alumacc.cc:474:replace_alu$3217.C[13]
.sym 67086 $auto$alumacc.cc:474:replace_alu$3217.C[15]
.sym 67088 rvsoc.cpu0.mulhu_val[14]
.sym 67089 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[14]
.sym 67090 $auto$alumacc.cc:474:replace_alu$3217.C[14]
.sym 67092 $auto$alumacc.cc:474:replace_alu$3217.C[16]
.sym 67094 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[15]
.sym 67095 rvsoc.cpu0.mulhu_val[15]
.sym 67096 $auto$alumacc.cc:474:replace_alu$3217.C[15]
.sym 67100 rvsoc.cpu0.umul_lhhl[32]
.sym 67101 $abc$63009$new_ys__n6943_
.sym 67102 $abc$63009$new_ys__n7731_inv_
.sym 67103 $abc$63009$new_ys__n7722_inv_
.sym 67104 $abc$63009$new_ys__n6938_
.sym 67105 rvsoc.cpu0.mulhu_val[0]
.sym 67106 $abc$63009$new_ys__n7728_inv_
.sym 67107 rvsoc.uart0.div[18]
.sym 67112 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[0]
.sym 67113 rvsoc.cpu0.umul_hihi[0]
.sym 67114 $abc$63009$new_n3616_
.sym 67115 rvsoc.cpu0.D_op1[6]
.sym 67116 $abc$63009$new_ys__n6937_
.sym 67117 rvsoc.cpu0.umul_hilo[31]
.sym 67118 $abc$63009$new_n3660_
.sym 67119 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[15]
.sym 67120 $abc$63009$new_ys__n1272_
.sym 67121 $abc$63009$new_ys__n6957_
.sym 67122 rvsoc.cpu0.umul_hilo[24]
.sym 67123 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[22]
.sym 67124 $abc$63009$new_ys__n6948_
.sym 67125 rvsoc.cpu0.umul_hilo[29]
.sym 67126 rvsoc.cpu0.mulhu_val[18]
.sym 67127 rvsoc.data_wdata[6]
.sym 67128 $abc$63009$new_ys__n7735_inv_
.sym 67129 rvsoc.cpu0.mulhu_val[19]
.sym 67130 rvsoc.cpu0.mulhu_val[17]
.sym 67131 rvsoc.uart0.div[18]
.sym 67132 rvsoc.cpu0.E_op1[31]
.sym 67133 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[14]
.sym 67134 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 67135 rvsoc.cpu0.umul_hilo[26]
.sym 67136 $auto$alumacc.cc:474:replace_alu$3217.C[16]
.sym 67143 rvsoc.cpu0.mulhu_val[23]
.sym 67148 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[16]
.sym 67149 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[23]
.sym 67150 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[20]
.sym 67152 rvsoc.cpu0.mulhu_val[18]
.sym 67153 rvsoc.cpu0.mulhu_val[19]
.sym 67156 rvsoc.cpu0.mulhu_val[17]
.sym 67157 rvsoc.cpu0.mulhu_val[16]
.sym 67159 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[19]
.sym 67164 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[18]
.sym 67165 rvsoc.cpu0.mulhu_val[20]
.sym 67167 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[21]
.sym 67168 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[22]
.sym 67169 rvsoc.cpu0.mulhu_val[22]
.sym 67171 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[17]
.sym 67172 rvsoc.cpu0.mulhu_val[21]
.sym 67173 $auto$alumacc.cc:474:replace_alu$3217.C[17]
.sym 67175 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[16]
.sym 67176 rvsoc.cpu0.mulhu_val[16]
.sym 67177 $auto$alumacc.cc:474:replace_alu$3217.C[16]
.sym 67179 $auto$alumacc.cc:474:replace_alu$3217.C[18]
.sym 67181 rvsoc.cpu0.mulhu_val[17]
.sym 67182 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[17]
.sym 67183 $auto$alumacc.cc:474:replace_alu$3217.C[17]
.sym 67185 $auto$alumacc.cc:474:replace_alu$3217.C[19]
.sym 67187 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[18]
.sym 67188 rvsoc.cpu0.mulhu_val[18]
.sym 67189 $auto$alumacc.cc:474:replace_alu$3217.C[18]
.sym 67191 $auto$alumacc.cc:474:replace_alu$3217.C[20]
.sym 67193 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[19]
.sym 67194 rvsoc.cpu0.mulhu_val[19]
.sym 67195 $auto$alumacc.cc:474:replace_alu$3217.C[19]
.sym 67197 $auto$alumacc.cc:474:replace_alu$3217.C[21]
.sym 67199 rvsoc.cpu0.mulhu_val[20]
.sym 67200 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[20]
.sym 67201 $auto$alumacc.cc:474:replace_alu$3217.C[20]
.sym 67203 $auto$alumacc.cc:474:replace_alu$3217.C[22]
.sym 67205 rvsoc.cpu0.mulhu_val[21]
.sym 67206 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[21]
.sym 67207 $auto$alumacc.cc:474:replace_alu$3217.C[21]
.sym 67209 $auto$alumacc.cc:474:replace_alu$3217.C[23]
.sym 67211 rvsoc.cpu0.mulhu_val[22]
.sym 67212 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[22]
.sym 67213 $auto$alumacc.cc:474:replace_alu$3217.C[22]
.sym 67215 $auto$alumacc.cc:474:replace_alu$3217.C[24]
.sym 67217 rvsoc.cpu0.mulhu_val[23]
.sym 67218 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[23]
.sym 67219 $auto$alumacc.cc:474:replace_alu$3217.C[23]
.sym 67224 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[1]
.sym 67225 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[2]
.sym 67226 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[3]
.sym 67227 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[4]
.sym 67228 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[5]
.sym 67229 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[6]
.sym 67230 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[7]
.sym 67232 rvsoc.cpu0.E_mul_hihi[3]
.sym 67235 rvsoc.cpu0.D_op1[15]
.sym 67236 $abc$63009$new_ys__n6956_
.sym 67237 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[4]
.sym 67238 $abc$63009$new_ys__n7722_inv_
.sym 67239 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[17]
.sym 67240 $abc$63009$new_ys__n6947_
.sym 67241 rvsoc.cpu0.mulhu_val[6]
.sym 67242 rvsoc.cpu0.cpu_rs2[19]
.sym 67243 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[11]
.sym 67244 rvsoc.cpu0.D_op1[15]
.sym 67245 $abc$63009$new_ys__n1271_
.sym 67246 rvsoc.cpu0.D_op1[24]
.sym 67247 rvsoc.cpu0.mulhu_val[30]
.sym 67248 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[17]
.sym 67249 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[15]
.sym 67250 rvsoc.cpu0.mulhu_val[26]
.sym 67251 rvsoc.cpu0.mulhu_val[24]
.sym 67252 rvsoc.cpu0.D_op2[1]
.sym 67253 rvsoc.cpu0.mulhu_val[25]
.sym 67255 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[24]
.sym 67256 rvsoc.spi0.status[19]
.sym 67257 rvsoc.cpu0.mulhu_val[27]
.sym 67258 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[23]
.sym 67259 $auto$alumacc.cc:474:replace_alu$3217.C[24]
.sym 67265 rvsoc.cpu0.mulhu_val[30]
.sym 67266 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[27]
.sym 67269 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[29]
.sym 67274 rvsoc.cpu0.mulhu_val[26]
.sym 67277 rvsoc.cpu0.mulhu_val[24]
.sym 67278 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[25]
.sym 67279 rvsoc.cpu0.mulhu_val[25]
.sym 67280 rvsoc.cpu0.mulhu_val[28]
.sym 67281 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[24]
.sym 67283 rvsoc.cpu0.mulhu_val[27]
.sym 67286 rvsoc.cpu0.mulhu_val[31]
.sym 67287 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[28]
.sym 67289 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[26]
.sym 67293 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[30]
.sym 67294 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[31]
.sym 67295 rvsoc.cpu0.mulhu_val[29]
.sym 67296 $auto$alumacc.cc:474:replace_alu$3217.C[25]
.sym 67298 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[24]
.sym 67299 rvsoc.cpu0.mulhu_val[24]
.sym 67300 $auto$alumacc.cc:474:replace_alu$3217.C[24]
.sym 67302 $auto$alumacc.cc:474:replace_alu$3217.C[26]
.sym 67304 rvsoc.cpu0.mulhu_val[25]
.sym 67305 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[25]
.sym 67306 $auto$alumacc.cc:474:replace_alu$3217.C[25]
.sym 67308 $auto$alumacc.cc:474:replace_alu$3217.C[27]
.sym 67310 rvsoc.cpu0.mulhu_val[26]
.sym 67311 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[26]
.sym 67312 $auto$alumacc.cc:474:replace_alu$3217.C[26]
.sym 67314 $auto$alumacc.cc:474:replace_alu$3217.C[28]
.sym 67316 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[27]
.sym 67317 rvsoc.cpu0.mulhu_val[27]
.sym 67318 $auto$alumacc.cc:474:replace_alu$3217.C[27]
.sym 67320 $auto$alumacc.cc:474:replace_alu$3217.C[29]
.sym 67322 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[28]
.sym 67323 rvsoc.cpu0.mulhu_val[28]
.sym 67324 $auto$alumacc.cc:474:replace_alu$3217.C[28]
.sym 67326 $auto$alumacc.cc:474:replace_alu$3217.C[30]
.sym 67328 rvsoc.cpu0.mulhu_val[29]
.sym 67329 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[29]
.sym 67330 $auto$alumacc.cc:474:replace_alu$3217.C[29]
.sym 67332 $auto$alumacc.cc:474:replace_alu$3217.C[31]
.sym 67334 rvsoc.cpu0.mulhu_val[30]
.sym 67335 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[30]
.sym 67336 $auto$alumacc.cc:474:replace_alu$3217.C[30]
.sym 67340 rvsoc.cpu0.mulhu_val[31]
.sym 67341 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[31]
.sym 67342 $auto$alumacc.cc:474:replace_alu$3217.C[31]
.sym 67346 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[8]
.sym 67347 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[9]
.sym 67348 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[10]
.sym 67349 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[11]
.sym 67350 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[12]
.sym 67351 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[13]
.sym 67352 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[14]
.sym 67353 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[15]
.sym 67356 rvsoc.gpio0.dir[6]
.sym 67358 rvsoc.cpu0.mulhu_val[12]
.sym 67359 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[13]
.sym 67360 $abc$63009$new_ys__n3400_
.sym 67361 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[3]
.sym 67362 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[25]
.sym 67363 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[7]
.sym 67364 rvsoc.cpu0.mulhu_val[14]
.sym 67365 $abc$63009$new_ys__n3400_
.sym 67366 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[27]
.sym 67367 $abc$63009$new_n5045_
.sym 67368 $abc$63009$new_ys__n1274_
.sym 67369 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 67371 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[26]
.sym 67374 $abc$63009$new_ys__n6959_
.sym 67376 rvsoc.data_wdata[28]
.sym 67378 $abc$63009$new_ys__n5412_inv_
.sym 67379 rvsoc.cpu0.D_op1[24]
.sym 67380 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[4]
.sym 67381 rvsoc.cpu0.D_op1[28]
.sym 67387 rvsoc.cpu0.mulhu_val[20]
.sym 67389 rvsoc.cpu0.mulhu_val[21]
.sym 67391 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[28]
.sym 67392 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[29]
.sym 67393 rvsoc.cpu0.E_op2[31]
.sym 67394 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[31]
.sym 67396 $abc$63009$new_ys__n6957_
.sym 67397 rvsoc.data_wdata[6]
.sym 67400 $abc$63009$new_ys__n6959_
.sym 67401 $abc$63009$new_ys__n6956_
.sym 67404 rvsoc.cpu0.E_op1[31]
.sym 67406 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[19]
.sym 67408 rvsoc.cpu0.E_op2[0]
.sym 67409 rvsoc.cpu0.mulhu_val[19]
.sym 67414 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58065
.sym 67415 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[20]
.sym 67416 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[21]
.sym 67421 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[20]
.sym 67422 rvsoc.cpu0.mulhu_val[20]
.sym 67423 rvsoc.cpu0.E_op1[31]
.sym 67426 rvsoc.cpu0.E_op1[31]
.sym 67428 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[19]
.sym 67429 rvsoc.cpu0.mulhu_val[19]
.sym 67432 rvsoc.cpu0.E_op2[31]
.sym 67434 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[28]
.sym 67435 $abc$63009$new_ys__n6956_
.sym 67440 rvsoc.data_wdata[6]
.sym 67444 rvsoc.cpu0.mulhu_val[21]
.sym 67445 rvsoc.cpu0.E_op1[31]
.sym 67446 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[21]
.sym 67450 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[31]
.sym 67451 $abc$63009$new_ys__n6959_
.sym 67453 rvsoc.cpu0.E_op2[31]
.sym 67456 $abc$63009$new_ys__n6957_
.sym 67457 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[29]
.sym 67458 rvsoc.cpu0.E_op2[31]
.sym 67464 rvsoc.cpu0.E_op2[0]
.sym 67466 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58065
.sym 67467 rvsoc.clkn
.sym 67468 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 67469 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[16]
.sym 67470 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[17]
.sym 67471 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[18]
.sym 67472 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[19]
.sym 67473 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[20]
.sym 67474 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[21]
.sym 67475 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[22]
.sym 67476 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[23]
.sym 67477 $abc$63009$new_n5569_
.sym 67478 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[15]
.sym 67481 rvsoc.cpu0.mulhu_val[20]
.sym 67482 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[14]
.sym 67483 rvsoc.cpu0.mulhu_val[17]
.sym 67484 rvsoc.data_wdata[7]
.sym 67485 rvsoc.cpu0.mulhu_val[21]
.sym 67486 rvsoc.cpu0.E_mul_hihi[22]
.sym 67487 rvsoc.data_wdata[24]
.sym 67488 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[3]
.sym 67489 rvsoc.cpu0.E_mul_hihi[21]
.sym 67490 rvsoc.cpu0.D_op1[10]
.sym 67491 rvsoc.cpu0.mulhu_val[16]
.sym 67492 rvsoc.data_wdata[31]
.sym 67493 $abc$63009$new_ys__n6944_
.sym 67494 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[3]
.sym 67495 $abc$63009$new_ys__n2828_
.sym 67497 rvsoc.cpu0.mulhu_val[11]
.sym 67498 $abc$63009$new_ys__n6949_
.sym 67500 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58065
.sym 67502 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[19]
.sym 67503 rvsoc.cpu0.D_op1[23]
.sym 67510 rvsoc.cpu0.mulhu_val[28]
.sym 67511 rvsoc.cpu0.E_op2[11]
.sym 67512 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 67513 $abc$63009$new_ys__n2828_
.sym 67518 rvsoc.cpu0.E_op2[8]
.sym 67519 rvsoc.cpu0.cpu_rs1[24]
.sym 67520 rvsoc.cpu0.mulhu_val[29]
.sym 67521 rvsoc.cpu0.cpu_rs1[28]
.sym 67522 rvsoc.data_wdata[24]
.sym 67523 $abc$63009$auto$rtlil.cc:1819:NotGate$62435
.sym 67524 rvsoc.cpu0.E_op2[14]
.sym 67526 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[16]
.sym 67530 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[28]
.sym 67536 rvsoc.data_wdata[28]
.sym 67538 rvsoc.cpu0.E_op1[31]
.sym 67539 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[29]
.sym 67541 rvsoc.cpu0.mulhu_val[16]
.sym 67544 rvsoc.cpu0.E_op2[14]
.sym 67549 rvsoc.cpu0.mulhu_val[29]
.sym 67550 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[29]
.sym 67551 rvsoc.cpu0.E_op1[31]
.sym 67556 $abc$63009$new_ys__n2828_
.sym 67557 rvsoc.cpu0.cpu_rs1[24]
.sym 67558 rvsoc.data_wdata[24]
.sym 67561 $abc$63009$new_ys__n2828_
.sym 67562 rvsoc.cpu0.cpu_rs1[28]
.sym 67563 rvsoc.data_wdata[28]
.sym 67567 rvsoc.cpu0.mulhu_val[16]
.sym 67568 rvsoc.cpu0.E_op1[31]
.sym 67569 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[16]
.sym 67573 rvsoc.cpu0.E_op2[11]
.sym 67579 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[28]
.sym 67581 rvsoc.cpu0.mulhu_val[28]
.sym 67582 rvsoc.cpu0.E_op1[31]
.sym 67587 rvsoc.cpu0.E_op2[8]
.sym 67589 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 67590 rvsoc.clka
.sym 67591 $abc$63009$auto$rtlil.cc:1819:NotGate$62435
.sym 67592 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[24]
.sym 67593 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[25]
.sym 67594 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[26]
.sym 67595 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[27]
.sym 67596 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[28]
.sym 67597 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[29]
.sym 67598 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[30]
.sym 67599 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[31]
.sym 67601 rvsoc.cpu0.cpu_rs1[24]
.sym 67604 rvsoc.cpu0.mulhu_val[28]
.sym 67605 rvsoc.cpu0.D_op2[1]
.sym 67606 rvsoc.cpu0.D_op2[27]
.sym 67607 rvsoc.cpu0.E_op2[31]
.sym 67608 rvsoc.cpu0.mulhu_val[29]
.sym 67609 rvsoc.cpu0.cpu_rs1[28]
.sym 67610 rvsoc.cpu0.D_op1[26]
.sym 67611 $abc$63009$auto$rtlil.cc:1819:NotGate$62435
.sym 67612 $abc$63009$new_ys__n1272_
.sym 67613 rvsoc.cpu0.D_op2[10]
.sym 67614 rvsoc.cpu0.E_mul_hihi[25]
.sym 67615 $abc$63009$new_n5854_
.sym 67618 rvsoc.cpu0.mulhu_val[18]
.sym 67619 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[23]
.sym 67621 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[30]
.sym 67623 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[3]
.sym 67624 rvsoc.cpu0.E_op1[31]
.sym 67627 rvsoc.cpu0.D_op2[20]
.sym 67635 rvsoc.cpu0.E_op2[20]
.sym 67638 rvsoc.cpu0.E_op2[18]
.sym 67639 rvsoc.cpu0.E_op2[30]
.sym 67643 rvsoc.cpu0.E_op2[16]
.sym 67650 rvsoc.cpu0.D_op2[18]
.sym 67651 rvsoc.cpu0.D_op2[20]
.sym 67656 rvsoc.cpu0.E_op2[21]
.sym 67664 rvsoc.cpu0.E_op2[22]
.sym 67669 rvsoc.cpu0.E_op2[16]
.sym 67675 rvsoc.cpu0.E_op2[20]
.sym 67678 rvsoc.cpu0.D_op2[20]
.sym 67685 rvsoc.cpu0.E_op2[22]
.sym 67690 rvsoc.cpu0.E_op2[30]
.sym 67698 rvsoc.cpu0.D_op2[18]
.sym 67705 rvsoc.cpu0.E_op2[18]
.sym 67708 rvsoc.cpu0.E_op2[21]
.sym 67712 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 67713 rvsoc.clka
.sym 67715 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[3]
.sym 67716 rvsoc.cpu0.E_op2[19]
.sym 67717 rvsoc.cpu0.E_op2[26]
.sym 67718 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[4]
.sym 67719 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[19]
.sym 67720 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[26]
.sym 67721 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[2]
.sym 67722 rvsoc.cpu0.E_op2[2]
.sym 67727 $abc$63009$new_ys__n6953_
.sym 67728 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[4]
.sym 67730 rvsoc.cpu0.D_op1[4]
.sym 67732 rvsoc.data_wdata[19]
.sym 67733 rvsoc.cpu0.D_op1[22]
.sym 67734 $abc$63009$new_ys__n3766_
.sym 67735 rvsoc.cpu0.D_op2[0]
.sym 67736 rvsoc.cpu0.D_op2[3]
.sym 67737 rvsoc.data_wdata[22]
.sym 67738 rvsoc.cpu0.D_op2[0]
.sym 67739 rvsoc.cpu0.D_op2[1]
.sym 67748 rvsoc.spi0.status[19]
.sym 67761 rvsoc.cpu0.D_op2[16]
.sym 67762 rvsoc.cpu0.E_op2[27]
.sym 67765 rvsoc.cpu0.D_op2[24]
.sym 67771 rvsoc.cpu0.D_op2[28]
.sym 67776 rvsoc.cpu0.E_op2[24]
.sym 67780 rvsoc.cpu0.E_op2[28]
.sym 67782 rvsoc.cpu0.D_op2[27]
.sym 67786 rvsoc.cpu0.D_op2[3]
.sym 67791 rvsoc.cpu0.D_op2[28]
.sym 67798 rvsoc.cpu0.E_op2[27]
.sym 67804 rvsoc.cpu0.D_op2[16]
.sym 67807 rvsoc.cpu0.E_op2[28]
.sym 67813 rvsoc.cpu0.D_op2[24]
.sym 67819 rvsoc.cpu0.D_op2[3]
.sym 67826 rvsoc.cpu0.D_op2[27]
.sym 67834 rvsoc.cpu0.E_op2[24]
.sym 67835 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 67836 rvsoc.clka
.sym 67838 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[13]
.sym 67839 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[23]
.sym 67840 rvsoc.cpu0.E_op2[13]
.sym 67841 rvsoc.cpu0.E_op2[4]
.sym 67842 rvsoc.cpu0.E_op2[23]
.sym 67844 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[5]
.sym 67845 rvsoc.cpu0.E_op2[5]
.sym 67850 rvsoc.cpu0.D_op1[30]
.sym 67851 $abc$63009$new_ys__n11537_
.sym 67852 rvsoc.cpu0.D_op1[25]
.sym 67854 rvsoc.cpu0.D_op1[29]
.sym 67855 rvsoc.cpu0.D_op1[5]
.sym 67856 $abc$63009$new_ys__n5419_inv_
.sym 67857 rvsoc.cpu0.D_op1[4]
.sym 67858 rvsoc.cpu0.D_op1[6]
.sym 67859 rvsoc.data_wdata[25]
.sym 67860 rvsoc.cpu0.D_op1[27]
.sym 67861 rvsoc.cpu0.D_op2[24]
.sym 67864 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[4]
.sym 67870 $abc$63009$new_ys__n6959_
.sym 67879 $PACKER_GND_NET
.sym 67891 $abc$63009$new_ys__n12870_inv_
.sym 67897 rvsoc.cpu0.D_op2[5]
.sym 67899 rvsoc.cpu0.D_op2[3]
.sym 67905 $abc$63009$new_ys__n3766_
.sym 67906 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 67926 $PACKER_GND_NET
.sym 67931 rvsoc.cpu0.D_op2[5]
.sym 67932 $abc$63009$new_ys__n3766_
.sym 67936 rvsoc.cpu0.D_op2[3]
.sym 67937 $abc$63009$new_ys__n3766_
.sym 67939 $abc$63009$new_ys__n12870_inv_
.sym 67958 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 67959 rvsoc.clkn
.sym 67969 $PACKER_VCC_NET
.sym 67970 $PACKER_VCC_NET
.sym 67972 rvsoc.cpu0.D_op1[12]
.sym 67974 $abc$63009$new_ys__n12841_
.sym 67976 $abc$63009$new_ys__n12825_inv_
.sym 67977 $abc$63009$new_n4108_
.sym 67978 $abc$63009$new_ys__n12817_inv_
.sym 67979 rvsoc.cpu0.D_op1[7]
.sym 67980 rvsoc.cpu0.D_op1[28]
.sym 67988 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 68001 $PACKER_VCC_NET
.sym 68005 $PACKER_VCC_NET
.sym 68027 $PACKER_VCC_NET
.sym 68061 $abc$63009$new_n4050_
.sym 68062 $abc$63009$new_n5067_
.sym 68063 rvsoc.mem_vdata[3][25]
.sym 68064 rvsoc.mem_vdata[3][5]
.sym 68065 rvsoc.mem_vdata[3][6]
.sym 68066 $abc$63009$new_n5068_
.sym 68067 rvsoc.cram.adrs[3]
.sym 68068 rvsoc.mem_vdata[3][7]
.sym 68076 $abc$63009$new_n3201_
.sym 68079 $abc$63009$new_n3418_
.sym 68080 rvsoc.mem_vdata[5][3]
.sym 68083 $abc$63009$new_n3311_
.sym 68084 uart_tx
.sym 68103 rvsoc.data_adrs[29]
.sym 68104 $abc$63009$new_ys__n5911_
.sym 68105 $abc$63009$new_ys__n2292_inv_
.sym 68107 p12
.sym 68109 rvsoc.mem_vdata[3][29]
.sym 68110 rvsoc.mem_vdata[3][8]
.sym 68111 rvsoc.gpio0.data[4]
.sym 68113 rvsoc.gpio0.dir[4]
.sym 68115 rvsoc.mem_vdata[1][29]
.sym 68117 rvsoc.data_adrs[28]
.sym 68118 rvsoc.data_adrs[29]
.sym 68120 rvsoc.code_adrs[28]
.sym 68125 rvsoc.code_adrs[15]
.sym 68128 rvsoc.data_adrs[15]
.sym 68129 rvsoc.code_adrs[29]
.sym 68130 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 68132 rvsoc.mem_vdata[1][8]
.sym 68133 $PACKER_GND_NET
.sym 68134 rvsoc.mem_vdata[3][8]
.sym 68136 rvsoc.data_adrs[29]
.sym 68137 rvsoc.data_adrs[28]
.sym 68138 rvsoc.mem_vdata[3][29]
.sym 68139 rvsoc.mem_vdata[1][29]
.sym 68143 rvsoc.code_adrs[15]
.sym 68144 $abc$63009$new_ys__n5911_
.sym 68145 rvsoc.data_adrs[15]
.sym 68148 $abc$63009$new_ys__n2292_inv_
.sym 68149 rvsoc.gpio0.data[4]
.sym 68150 p12
.sym 68151 rvsoc.gpio0.dir[4]
.sym 68160 rvsoc.mem_vdata[3][8]
.sym 68161 rvsoc.code_adrs[29]
.sym 68162 rvsoc.mem_vdata[1][8]
.sym 68163 rvsoc.code_adrs[28]
.sym 68166 rvsoc.mem_vdata[3][8]
.sym 68167 rvsoc.mem_vdata[1][8]
.sym 68168 rvsoc.data_adrs[28]
.sym 68169 rvsoc.data_adrs[29]
.sym 68175 $PACKER_GND_NET
.sym 68178 $PACKER_GND_NET
.sym 68182 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 68183 rvsoc.clkn
.sym 68185 p12
.sym 68187 p21
.sym 68189 $abc$63009$new_n5200_
.sym 68190 $abc$63009$new_n4047_
.sym 68191 rvsoc.uart0.cfg[24]
.sym 68192 $abc$63009$new_n5942_
.sym 68193 $abc$63009$new_n5954_
.sym 68194 $abc$63009$new_n5032_
.sym 68195 rvsoc.cram.adrs[8]
.sym 68196 $abc$63009$new_n5024_
.sym 68197 rvsoc.gpio0.data[4]
.sym 68201 rvsoc.data_wdata[18]
.sym 68202 rvsoc.mem_vdata[0][25]
.sym 68203 rvsoc.mem_vdata[0][1]
.sym 68205 rvsoc.cram.adrs[13]
.sym 68207 rvsoc.mem_vdata[1][25]
.sym 68208 rvsoc.data_wdata[12]
.sym 68209 rvsoc.cram.adrs[12]
.sym 68210 $abc$63009$new_ys__n2292_inv_
.sym 68211 $abc$63009$new_ys__n2493_inv_
.sym 68214 rvsoc.gpio0.data[5]
.sym 68217 rvsoc.cram.adrs[3]
.sym 68222 rvsoc.data_adrs[15]
.sym 68223 rvsoc.code_adrs[29]
.sym 68224 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 68225 rvsoc.gpio0.dir[4]
.sym 68227 rvsoc.mem_vdata[1][8]
.sym 68229 rvsoc.gpio0.dir[7]
.sym 68231 $abc$63009$new_n4010_
.sym 68233 $abc$63009$new_n5034_
.sym 68234 $abc$63009$new_n4007_
.sym 68236 rvsoc.data_adrs[28]
.sym 68238 $abc$63009$new_n4047_
.sym 68240 rvsoc.gpio0.data[4]
.sym 68241 $abc$63009$new_ys__n5911_
.sym 68242 rvsoc.data_wst[0]
.sym 68243 rvsoc.data_adrs[3]
.sym 68244 $abc$63009$new_n5954_
.sym 68250 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$57001
.sym 68253 $abc$63009$new_n2983_
.sym 68254 $PACKER_GND_NET
.sym 68260 rvsoc.code_adrs[28]
.sym 68266 $abc$63009$new_n3579_
.sym 68267 $abc$63009$new_n3577_
.sym 68268 rvsoc.mem_vdata[5][29]
.sym 68269 rvsoc.mem_vdata[1][24]
.sym 68270 $abc$63009$new_n3014_
.sym 68271 rvsoc.code_adrs[28]
.sym 68272 rvsoc.mem_vdata[3][29]
.sym 68273 $abc$63009$new_ys__n12571_
.sym 68274 rvsoc.mem_vdata[1][29]
.sym 68275 rvsoc.mem_vdata[1][24]
.sym 68276 $abc$63009$new_n3013_
.sym 68278 rvsoc.mem_vdata[0][29]
.sym 68279 rvsoc.mem_vdata[2][29]
.sym 68280 rvsoc.mem_vdata[5][24]
.sym 68284 rvsoc.data_adrs[29]
.sym 68285 $PACKER_GND_NET
.sym 68286 rvsoc.code_adrs[29]
.sym 68287 $abc$63009$new_n3015_
.sym 68288 rvsoc.mem_vdata[3][24]
.sym 68290 $abc$63009$new_n3578_
.sym 68292 rvsoc.data_adrs[28]
.sym 68293 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 68294 rvsoc.code_adrs[28]
.sym 68296 rvsoc.mem_vdata[4][29]
.sym 68297 rvsoc.code_adrs[30]
.sym 68299 rvsoc.code_adrs[30]
.sym 68300 rvsoc.mem_vdata[5][24]
.sym 68301 rvsoc.mem_vdata[1][24]
.sym 68302 $abc$63009$new_ys__n12571_
.sym 68305 rvsoc.mem_vdata[1][24]
.sym 68306 rvsoc.data_adrs[29]
.sym 68307 rvsoc.data_adrs[28]
.sym 68308 rvsoc.mem_vdata[3][24]
.sym 68311 rvsoc.code_adrs[29]
.sym 68312 rvsoc.mem_vdata[4][29]
.sym 68313 rvsoc.mem_vdata[5][29]
.sym 68314 rvsoc.code_adrs[28]
.sym 68317 $abc$63009$new_n3013_
.sym 68318 rvsoc.code_adrs[30]
.sym 68319 $abc$63009$new_n3015_
.sym 68320 $abc$63009$new_n3014_
.sym 68323 rvsoc.code_adrs[29]
.sym 68324 rvsoc.mem_vdata[1][29]
.sym 68325 rvsoc.mem_vdata[2][29]
.sym 68326 rvsoc.code_adrs[28]
.sym 68329 rvsoc.code_adrs[28]
.sym 68330 rvsoc.code_adrs[29]
.sym 68331 rvsoc.mem_vdata[0][29]
.sym 68332 rvsoc.mem_vdata[3][29]
.sym 68336 $PACKER_GND_NET
.sym 68341 $abc$63009$new_n3578_
.sym 68342 $abc$63009$new_n3579_
.sym 68343 $abc$63009$new_n3577_
.sym 68344 rvsoc.code_adrs[30]
.sym 68345 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 68346 rvsoc.clkn
.sym 68348 rvsoc.mem_vdata[4][25]
.sym 68349 $abc$63009$new_n5939_
.sym 68350 $abc$63009$new_n4007_
.sym 68351 rvsoc.mem_vdata[4][24]
.sym 68352 $abc$63009$new_n4009_
.sym 68353 $abc$63009$new_n5033_
.sym 68354 $abc$63009$new_n4048_
.sym 68355 $abc$63009$auto$wreduce.cc:452:run$2917[7]
.sym 68358 rvsoc.data_wdata[16]
.sym 68359 rvsoc.mem_vdata[5][26]
.sym 68360 rvsoc.cram.adrs[11]
.sym 68361 $abc$63009$new_n4049_
.sym 68362 rvsoc.code_adrs[10]
.sym 68363 rvsoc.cram.adrs[10]
.sym 68364 rvsoc.mem_vdata[0][6]
.sym 68365 $abc$63009$new_n3579_
.sym 68366 rvsoc.mem_vdata[0][29]
.sym 68368 $abc$63009$new_ys__n4202_
.sym 68369 $abc$63009$new_ys__n12571_
.sym 68370 rvsoc.mem_vdata[1][29]
.sym 68371 $abc$63009$new_n5053_
.sym 68372 rvsoc.data_wdata[16]
.sym 68374 rvsoc.data_adrs[29]
.sym 68375 rvsoc.code_adrs[5]
.sym 68376 $abc$63009$new_ys__n2493_inv_
.sym 68377 rvsoc.data_adrs[28]
.sym 68378 rvsoc.data_adrs[28]
.sym 68379 rvsoc.code_adrs[30]
.sym 68380 rvsoc.code_adrs[28]
.sym 68381 $abc$63009$new_n4033_
.sym 68382 rvsoc.code_adrs[30]
.sym 68383 $abc$63009$new_n3193_
.sym 68389 rvsoc.mem_vdata[3][13]
.sym 68390 rvsoc.spi0.status[25]
.sym 68392 rvsoc.data_adrs[29]
.sym 68395 rvsoc.mem_vdata[3][24]
.sym 68396 $abc$63009$new_n2978_
.sym 68400 rvsoc.mem_vdata[4][29]
.sym 68403 rvsoc.data_adrs[2]
.sym 68404 rvsoc.data_adrs[28]
.sym 68405 rvsoc.mem_vdata[5][25]
.sym 68406 rvsoc.spi0.status[16]
.sym 68407 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 68408 rvsoc.mem_vdata[4][24]
.sym 68409 rvsoc.data_adrs[3]
.sym 68411 rvsoc.spi0.status[24]
.sym 68412 rvsoc.mem_vdata[1][13]
.sym 68413 rvsoc.mem_vdata[4][25]
.sym 68415 rvsoc.mem_vdata[5][29]
.sym 68416 rvsoc.mem_vdata[4][24]
.sym 68417 $abc$63009$new_ys__n12580_
.sym 68418 $abc$63009$new_n2983_
.sym 68419 rvsoc.mem_vdata[5][24]
.sym 68420 $abc$63009$new_ys__n12579_
.sym 68423 rvsoc.spi0.status[25]
.sym 68424 rvsoc.data_adrs[3]
.sym 68425 rvsoc.data_adrs[2]
.sym 68428 rvsoc.data_adrs[2]
.sym 68429 rvsoc.data_adrs[3]
.sym 68430 rvsoc.spi0.status[16]
.sym 68434 rvsoc.mem_vdata[3][24]
.sym 68435 rvsoc.mem_vdata[4][24]
.sym 68436 $abc$63009$new_n2983_
.sym 68437 $abc$63009$new_n2978_
.sym 68440 $abc$63009$new_ys__n12580_
.sym 68441 $abc$63009$new_ys__n12579_
.sym 68442 rvsoc.mem_vdata[5][29]
.sym 68443 rvsoc.mem_vdata[4][29]
.sym 68446 $abc$63009$new_ys__n12579_
.sym 68447 $abc$63009$new_ys__n12580_
.sym 68448 rvsoc.mem_vdata[4][24]
.sym 68449 rvsoc.mem_vdata[5][24]
.sym 68452 $abc$63009$new_ys__n12580_
.sym 68453 rvsoc.mem_vdata[5][25]
.sym 68454 rvsoc.mem_vdata[4][25]
.sym 68455 $abc$63009$new_ys__n12579_
.sym 68458 rvsoc.spi0.status[24]
.sym 68459 rvsoc.data_adrs[2]
.sym 68460 rvsoc.data_adrs[3]
.sym 68464 rvsoc.mem_vdata[1][13]
.sym 68465 rvsoc.mem_vdata[3][13]
.sym 68466 rvsoc.data_adrs[29]
.sym 68467 rvsoc.data_adrs[28]
.sym 68468 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 68469 rvsoc.clkn
.sym 68471 $abc$63009$new_n5100_
.sym 68472 $abc$63009$new_n5205_
.sym 68473 rvsoc.mem_vdata[3][27]
.sym 68474 $abc$63009$new_n3995_
.sym 68475 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 68476 rvsoc.bootram.adrs[3]
.sym 68477 $abc$63009$new_n5206_
.sym 68478 $abc$63009$new_n5131_
.sym 68480 rvsoc.spi0.status[25]
.sym 68483 rvsoc.data_wst[1]
.sym 68484 rvsoc.mem_vdata[0][21]
.sym 68485 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 68486 rvsoc.code_adrs[28]
.sym 68487 rvsoc.data_wdata[4]
.sym 68488 rvsoc.code_adrs[28]
.sym 68489 $abc$63009$new_ys__n11179_
.sym 68490 uart_tx
.sym 68491 rvsoc.mem_vdata[15][4]
.sym 68492 $abc$63009$new_n5939_
.sym 68493 rvsoc.mem_vdata[0][8]
.sym 68494 rvsoc.uart0.cfg[29]
.sym 68495 rvsoc.code_adrs[29]
.sym 68496 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 68497 $abc$63009$new_n3191_
.sym 68500 rvsoc.mem_vdata[15][26]
.sym 68501 $abc$63009$techmap$techmap4075\rvsoc.eram.bram_mem.15.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4050_Y
.sym 68502 rvsoc.mem_rcode[26]
.sym 68504 rvsoc.mem_vdata[0][15]
.sym 68505 $abc$63009$new_ys__n11180_inv_
.sym 68512 rvsoc.mem_vdata[4][26]
.sym 68513 rvsoc.code_adrs[29]
.sym 68514 $abc$63009$new_n3996_
.sym 68516 $abc$63009$new_n3195_
.sym 68517 rvsoc.uart0.cfg[27]
.sym 68519 $abc$63009$new_ys__n12579_
.sym 68520 $abc$63009$new_n5101_
.sym 68522 $abc$63009$new_ys__n2292_inv_
.sym 68523 rvsoc.data_adrs[30]
.sym 68524 $abc$63009$new_ys__n12580_
.sym 68525 $abc$63009$new_n4034_
.sym 68528 $abc$63009$new_n5100_
.sym 68529 $abc$63009$new_n3994_
.sym 68530 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$57001
.sym 68531 $abc$63009$new_n4035_
.sym 68532 rvsoc.mem_vdata[5][26]
.sym 68533 rvsoc.uart0.cfg[26]
.sym 68534 rvsoc.uart0.cfg[29]
.sym 68536 $abc$63009$new_n3201_
.sym 68538 $abc$63009$new_n5944_
.sym 68539 $abc$63009$new_n3995_
.sym 68540 rvsoc.code_adrs[28]
.sym 68541 $abc$63009$new_n4033_
.sym 68542 rvsoc.code_adrs[30]
.sym 68543 $abc$63009$new_n3197_
.sym 68545 $abc$63009$new_n3195_
.sym 68546 rvsoc.uart0.cfg[26]
.sym 68548 $abc$63009$new_ys__n2292_inv_
.sym 68551 rvsoc.code_adrs[28]
.sym 68552 rvsoc.mem_vdata[4][26]
.sym 68553 rvsoc.code_adrs[29]
.sym 68554 rvsoc.mem_vdata[5][26]
.sym 68557 rvsoc.mem_vdata[5][26]
.sym 68558 $abc$63009$new_ys__n12580_
.sym 68559 rvsoc.mem_vdata[4][26]
.sym 68560 $abc$63009$new_ys__n12579_
.sym 68563 $abc$63009$new_ys__n2292_inv_
.sym 68564 rvsoc.uart0.cfg[29]
.sym 68565 $abc$63009$new_n3201_
.sym 68569 $abc$63009$new_n3996_
.sym 68570 $abc$63009$new_n3994_
.sym 68571 $abc$63009$new_n3995_
.sym 68572 rvsoc.code_adrs[30]
.sym 68575 $abc$63009$new_ys__n2292_inv_
.sym 68576 $abc$63009$new_n3197_
.sym 68577 rvsoc.uart0.cfg[27]
.sym 68581 rvsoc.data_adrs[30]
.sym 68582 $abc$63009$new_n5101_
.sym 68583 $abc$63009$new_n5100_
.sym 68584 $abc$63009$new_n5944_
.sym 68587 rvsoc.code_adrs[30]
.sym 68588 $abc$63009$new_n4033_
.sym 68589 $abc$63009$new_n4035_
.sym 68590 $abc$63009$new_n4034_
.sym 68591 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$57001
.sym 68592 rvsoc.clkn
.sym 68594 $abc$63009$new_n3547_
.sym 68595 rvsoc.uart0.status[24]
.sym 68596 rvsoc.spi0.status[11]
.sym 68597 $abc$63009$new_n5948_
.sym 68598 $abc$63009$new_n5130_
.sym 68599 $abc$63009$new_n5798_
.sym 68600 $abc$63009$new_n5797_
.sym 68601 $abc$63009$new_n3191_
.sym 68605 rvsoc.cpu0.D_insn_typ[10]
.sym 68606 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 68607 rvsoc.mem_vdata[0][16]
.sym 68608 rvsoc.data_wdata[19]
.sym 68609 rvsoc.mem_vdata[0][23]
.sym 68610 rvsoc.mem_vdata[0][15]
.sym 68611 rvsoc.mem_vdata[1][14]
.sym 68612 rvsoc.mem_vdata[0][7]
.sym 68613 $abc$63009$new_n4034_
.sym 68614 rvsoc.mem_vdata[0][22]
.sym 68616 rvsoc.mem_vdata[0][26]
.sym 68617 rvsoc.uart0.rxbfr[0]
.sym 68618 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 68619 $abc$63009$new_n4007_
.sym 68620 rvsoc.code_adrs[31]
.sym 68621 rvsoc.data_wdata[15]
.sym 68622 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 68624 $abc$63009$new_n4047_
.sym 68625 $abc$63009$new_n5092_
.sym 68626 rvsoc.mem_vdata[0][19]
.sym 68627 rvsoc.data_wst[0]
.sym 68628 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 68629 rvsoc.mem_vdata[2][19]
.sym 68637 rvsoc.mem_vdata[5][19]
.sym 68638 rvsoc.code_adrs[29]
.sym 68639 rvsoc.mem_vdata[4][16]
.sym 68640 rvsoc.mem_vdata[5][27]
.sym 68641 $abc$63009$new_n5015_
.sym 68642 rvsoc.mem_vdata[1][19]
.sym 68643 $abc$63009$new_ys__n4202_
.sym 68644 $abc$63009$new_ys__n12571_
.sym 68645 rvsoc.mem_vdata[5][16]
.sym 68646 rvsoc.code_adrs[31]
.sym 68647 $abc$63009$new_n3993_
.sym 68648 rvsoc.mem_vdata[4][27]
.sym 68651 $abc$63009$new_ys__n11179_
.sym 68652 rvsoc.mem_vdata[15][16]
.sym 68653 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 68654 rvsoc.code_adrs[30]
.sym 68655 $abc$63009$new_ys__n12580_
.sym 68657 rvsoc.code_adrs[28]
.sym 68658 $abc$63009$new_ys__n12579_
.sym 68659 rvsoc.mem_vdata[2][15]
.sym 68660 rvsoc.mem_vdata[15][26]
.sym 68661 $abc$63009$new_n5016_
.sym 68662 $abc$63009$new_ys__n11680_
.sym 68663 $abc$63009$new_ys__n11684_
.sym 68664 rvsoc.mem_vdata[0][15]
.sym 68666 $PACKER_GND_NET
.sym 68668 rvsoc.mem_vdata[4][27]
.sym 68669 $abc$63009$new_ys__n12579_
.sym 68670 $abc$63009$new_ys__n12580_
.sym 68671 rvsoc.mem_vdata[5][27]
.sym 68674 $abc$63009$new_n3993_
.sym 68675 rvsoc.mem_vdata[15][26]
.sym 68676 $abc$63009$new_ys__n4202_
.sym 68677 rvsoc.code_adrs[31]
.sym 68680 $abc$63009$new_n5015_
.sym 68681 rvsoc.mem_vdata[5][16]
.sym 68682 $abc$63009$new_ys__n11680_
.sym 68683 $abc$63009$new_n5016_
.sym 68689 $PACKER_GND_NET
.sym 68692 rvsoc.mem_vdata[5][19]
.sym 68693 rvsoc.code_adrs[30]
.sym 68694 $abc$63009$new_ys__n12571_
.sym 68695 rvsoc.mem_vdata[1][19]
.sym 68698 rvsoc.mem_vdata[2][15]
.sym 68699 rvsoc.mem_vdata[0][15]
.sym 68700 rvsoc.code_adrs[29]
.sym 68701 rvsoc.code_adrs[28]
.sym 68704 $abc$63009$new_ys__n11179_
.sym 68705 rvsoc.mem_vdata[15][16]
.sym 68706 rvsoc.mem_vdata[4][16]
.sym 68707 $abc$63009$new_ys__n11684_
.sym 68713 $PACKER_GND_NET
.sym 68714 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 68715 rvsoc.clkn
.sym 68717 rvsoc.uart0.cfg[15]
.sym 68720 $abc$63009$new_n5799_
.sym 68721 $abc$63009$new_n3549_
.sym 68722 $abc$63009$new_n3546_
.sym 68723 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 68724 $abc$63009$new_n5134_
.sym 68727 rvsoc.cpu0.sys_count[33]
.sym 68729 $abc$63009$new_ys__n4202_
.sym 68730 $abc$63009$new_ys__n2292_inv_
.sym 68731 rvsoc.mem_vdata[0][27]
.sym 68732 $abc$63009$new_n5948_
.sym 68733 rvsoc.mem_vdata[15][13]
.sym 68734 rvsoc.mem_vdata[0][20]
.sym 68735 $abc$63009$new_ys__n7564_
.sym 68736 rvsoc.mem_vdata[0][27]
.sym 68737 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 68738 rvsoc.mem_vdata[0][22]
.sym 68740 rvsoc.data_wdata[12]
.sym 68741 rvsoc.spi0.status[11]
.sym 68742 $abc$63009$new_ys__n7564_
.sym 68743 $abc$63009$new_n5954_
.sym 68744 rvsoc.data_adrs[3]
.sym 68745 rvsoc.data_adrs[3]
.sym 68746 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 68747 rvsoc.mem_vdata[15][3]
.sym 68748 $abc$63009$new_n5134_
.sym 68749 $abc$63009$new_n2978_
.sym 68750 rvsoc.eram.adrs[5]
.sym 68752 $PACKER_GND_NET
.sym 68758 $abc$63009$new_ys__n11179_
.sym 68759 $abc$63009$new_n3012_
.sym 68760 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 68761 $abc$63009$new_ys__n11680_
.sym 68762 $abc$63009$new_ys__n11684_
.sym 68764 rvsoc.spi0.status[27]
.sym 68765 rvsoc.mem_vdata[15][3]
.sym 68766 $abc$63009$new_ys__n4202_
.sym 68767 $abc$63009$new_n5091_
.sym 68768 rvsoc.mem_vdata[4][27]
.sym 68769 rvsoc.spi0.status[15]
.sym 68770 rvsoc.data_adrs[3]
.sym 68771 rvsoc.data_adrs[3]
.sym 68772 rvsoc.code_adrs[28]
.sym 68774 rvsoc.mem_vdata[5][3]
.sym 68776 rvsoc.mem_vdata[15][29]
.sym 68777 rvsoc.mem_vdata[5][18]
.sym 68778 rvsoc.code_adrs[29]
.sym 68779 rvsoc.data_adrs[2]
.sym 68780 rvsoc.code_adrs[31]
.sym 68783 rvsoc.mem_vdata[4][3]
.sym 68784 $abc$63009$new_n5122_
.sym 68785 $abc$63009$new_n5092_
.sym 68786 rvsoc.spi0.status[13]
.sym 68787 rvsoc.mem_vdata[5][27]
.sym 68788 $abc$63009$new_n5121_
.sym 68791 rvsoc.mem_vdata[4][3]
.sym 68792 $abc$63009$new_n5122_
.sym 68793 $abc$63009$new_ys__n11684_
.sym 68794 $abc$63009$new_n5121_
.sym 68797 rvsoc.mem_vdata[4][27]
.sym 68798 rvsoc.mem_vdata[5][27]
.sym 68799 rvsoc.code_adrs[28]
.sym 68800 rvsoc.code_adrs[29]
.sym 68803 $abc$63009$new_n5091_
.sym 68804 $abc$63009$new_ys__n11680_
.sym 68805 $abc$63009$new_n5092_
.sym 68806 rvsoc.mem_vdata[5][18]
.sym 68809 rvsoc.spi0.status[13]
.sym 68810 rvsoc.data_adrs[3]
.sym 68811 rvsoc.data_adrs[2]
.sym 68815 rvsoc.mem_vdata[15][29]
.sym 68816 $abc$63009$new_n3012_
.sym 68817 rvsoc.code_adrs[31]
.sym 68818 $abc$63009$new_ys__n4202_
.sym 68821 rvsoc.data_adrs[2]
.sym 68823 rvsoc.data_adrs[3]
.sym 68824 rvsoc.spi0.status[27]
.sym 68827 $abc$63009$new_ys__n11179_
.sym 68828 rvsoc.mem_vdata[15][3]
.sym 68829 rvsoc.mem_vdata[5][3]
.sym 68830 $abc$63009$new_ys__n11680_
.sym 68833 rvsoc.data_adrs[2]
.sym 68835 rvsoc.data_adrs[3]
.sym 68836 rvsoc.spi0.status[15]
.sym 68837 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 68838 rvsoc.clkn
.sym 68840 $abc$63009$auto$wreduce.cc:452:run$3079[15]
.sym 68841 $abc$63009$new_n4008_
.sym 68842 rvsoc.cpu0.F_insn[8]
.sym 68843 $abc$63009$new_ys__n3000_inv_
.sym 68844 rvsoc.cpu0.F_actv_pc[28]
.sym 68845 rvsoc.cpu0.F_actv_pc[5]
.sym 68846 rvsoc.cpu0.F_insn[25]
.sym 68847 $abc$63009$new_ys__n2994_inv_
.sym 68848 rvsoc.data_wdata[19]
.sym 68851 rvsoc.data_wdata[19]
.sym 68852 rvsoc.bootram.adrs[2]
.sym 68853 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 68854 rvsoc.mem_vdata[4][9]
.sym 68855 $abc$63009$new_ys__n11680_
.sym 68856 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 68857 rvsoc.cpu0.F_next_pc[29]
.sym 68858 rvsoc.mem_vdata[1][19]
.sym 68859 rvsoc.mem_vdata[4][11]
.sym 68860 rvsoc.spi0.status[27]
.sym 68862 rvsoc.code_adrs[29]
.sym 68863 rvsoc.mem_vdata[0][31]
.sym 68864 rvsoc.cpu0.D_actv_pc[5]
.sym 68865 $abc$63009$new_ys__n7566_
.sym 68866 rvsoc.resetn
.sym 68867 rvsoc.mem_vdata[5][13]
.sym 68868 $abc$63009$new_n4033_
.sym 68869 $abc$63009$new_ys__n2493_inv_
.sym 68870 rvsoc.data_wdata[11]
.sym 68871 rvsoc.code_adrs[5]
.sym 68872 rvsoc.data_adrs[10]
.sym 68873 rvsoc.code_adrs[30]
.sym 68874 $abc$63009$new_n5820_
.sym 68875 rvsoc.data_wdata[16]
.sym 68884 rvsoc.mem_vdata[5][13]
.sym 68885 $abc$63009$new_ys__n11179_
.sym 68886 rvsoc.data_adrs[7]
.sym 68887 rvsoc.uart0.status[11]
.sym 68888 rvsoc.data_wdata[11]
.sym 68889 rvsoc.mem_vdata[4][13]
.sym 68891 rvsoc.mem_vdata[15][8]
.sym 68892 rvsoc.code_adrs[28]
.sym 68894 rvsoc.mem_vdata[5][0]
.sym 68895 rvsoc.uart0.status[27]
.sym 68896 $abc$63009$new_ys__n5881_
.sym 68897 rvsoc.data_adrs[2]
.sym 68898 rvsoc.mem_vdata[4][8]
.sym 68899 rvsoc.uart0.div[27]
.sym 68900 $abc$63009$new_ys__n11680_
.sym 68901 $abc$63009$new_ys__n11684_
.sym 68904 rvsoc.data_adrs[3]
.sym 68905 rvsoc.code_adrs[7]
.sym 68907 rvsoc.mem_vdata[15][13]
.sym 68908 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 68909 rvsoc.mem_vdata[15][0]
.sym 68911 rvsoc.uart0.div[11]
.sym 68912 rvsoc.code_adrs[29]
.sym 68914 rvsoc.mem_vdata[5][0]
.sym 68915 $abc$63009$new_ys__n11680_
.sym 68916 $abc$63009$new_ys__n11179_
.sym 68917 rvsoc.mem_vdata[15][0]
.sym 68920 rvsoc.uart0.status[27]
.sym 68921 rvsoc.uart0.div[27]
.sym 68922 rvsoc.data_adrs[3]
.sym 68923 rvsoc.data_adrs[2]
.sym 68927 rvsoc.data_adrs[7]
.sym 68928 $abc$63009$new_ys__n5881_
.sym 68929 rvsoc.code_adrs[7]
.sym 68934 rvsoc.data_wdata[11]
.sym 68938 rvsoc.uart0.status[11]
.sym 68939 rvsoc.uart0.div[11]
.sym 68940 rvsoc.data_adrs[2]
.sym 68941 rvsoc.data_adrs[3]
.sym 68944 rvsoc.mem_vdata[15][13]
.sym 68945 $abc$63009$new_ys__n11179_
.sym 68946 rvsoc.mem_vdata[4][13]
.sym 68947 $abc$63009$new_ys__n11684_
.sym 68950 rvsoc.code_adrs[29]
.sym 68951 rvsoc.mem_vdata[4][13]
.sym 68952 rvsoc.code_adrs[28]
.sym 68953 rvsoc.mem_vdata[5][13]
.sym 68956 rvsoc.mem_vdata[15][8]
.sym 68957 $abc$63009$new_ys__n11179_
.sym 68958 rvsoc.mem_vdata[4][8]
.sym 68959 $abc$63009$new_ys__n11684_
.sym 68960 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 68961 rvsoc.clkn
.sym 68962 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 68963 rvsoc.cpu0.D_next_pc[6]
.sym 68965 rvsoc.cpu0.D_actv_pc[28]
.sym 68966 rvsoc.bootram.adrs[4]
.sym 68967 rvsoc.cpu0.D_next_pc[4]
.sym 68968 rvsoc.bootram.adrs[8]
.sym 68969 rvsoc.cpu0.D_actv_pc[5]
.sym 68973 rvsoc.cpu0.sys_count[35]
.sym 68975 rvsoc.data_adrs[8]
.sym 68976 rvsoc.cpu0.F_insn[25]
.sym 68977 $abc$63009$new_n5204_
.sym 68978 rvsoc.code_adrs[2]
.sym 68979 rvsoc.data_wdata[21]
.sym 68980 rvsoc.code_adrs[28]
.sym 68981 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 68982 $abc$63009$new_ys__n7565_
.sym 68983 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53449
.sym 68984 $abc$63009$new_ys__n5881_
.sym 68985 $abc$63009$new_n3165_
.sym 68986 rvsoc.data_adrs[0]
.sym 68987 $abc$63009$new_n4119_
.sym 68989 $abc$63009$new_n3311_
.sym 68990 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 68991 rvsoc.code_adrs[7]
.sym 68992 rvsoc.uart0.div[29]
.sym 68993 $abc$63009$techmap$techmap4075\rvsoc.eram.bram_mem.15.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4050_Y
.sym 68994 rvsoc.code_adrs[29]
.sym 68995 rvsoc.cpu0.D_actv_pc[2]
.sym 68996 rvsoc.cpu0.D_next_pc[6]
.sym 68997 rvsoc.mem_vdata[15][26]
.sym 68998 $abc$63009$new_ys__n10983_inv_
.sym 69006 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 69007 $abc$63009$new_ys__n4202_
.sym 69008 rvsoc.uart0.div[29]
.sym 69010 $abc$63009$new_n3576_
.sym 69014 rvsoc.data_adrs[3]
.sym 69016 rvsoc.uart0.status[29]
.sym 69017 rvsoc.data_adrs[2]
.sym 69022 $PACKER_GND_NET
.sym 69026 rvsoc.mem_vdata[15][24]
.sym 69030 rvsoc.code_adrs[31]
.sym 69037 rvsoc.uart0.div[29]
.sym 69038 rvsoc.uart0.status[29]
.sym 69039 rvsoc.data_adrs[2]
.sym 69040 rvsoc.data_adrs[3]
.sym 69046 $PACKER_GND_NET
.sym 69051 $PACKER_GND_NET
.sym 69058 $PACKER_GND_NET
.sym 69063 $PACKER_GND_NET
.sym 69067 $abc$63009$new_ys__n4202_
.sym 69068 rvsoc.mem_vdata[15][24]
.sym 69069 rvsoc.code_adrs[31]
.sym 69070 $abc$63009$new_n3576_
.sym 69075 $PACKER_GND_NET
.sym 69080 $PACKER_GND_NET
.sym 69083 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 69084 rvsoc.clkn
.sym 69086 rvsoc.cpu0.E_next_pc[6]
.sym 69087 rvsoc.cpu0.E_actv_pc[6]
.sym 69088 rvsoc.cpu0.E_actv_pc[23]
.sym 69089 rvsoc.cpu0.E_actv_pc[4]
.sym 69090 $abc$63009$new_n3415_
.sym 69091 rvsoc.cpu0.E_actv_pc[2]
.sym 69092 $abc$63009$new_n3487_
.sym 69093 rvsoc.cpu0.E_next_pc[4]
.sym 69097 rvsoc.cpu0.sys_count[36]
.sym 69098 $abc$63009$new_ys__n2343_
.sym 69099 rvsoc.uart0.cfg[14]
.sym 69100 rvsoc.data_wdata[19]
.sym 69101 $abc$63009$new_ys__n4202_
.sym 69102 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 69104 $abc$63009$new_ys__n4202_
.sym 69106 $abc$63009$new_ys__n2342_inv_
.sym 69107 rvsoc.code_adrs[3]
.sym 69108 $abc$63009$new_ys__n9200_
.sym 69109 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$30643
.sym 69110 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$50708[0]
.sym 69111 rvsoc.cpu0.D_insn_typ[9]
.sym 69112 rvsoc.code_adrs[29]
.sym 69113 rvsoc.data_wdata[0]
.sym 69114 rvsoc.cpu0.D_insn_typ[9]
.sym 69115 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 69116 rvsoc.code_adrs[31]
.sym 69117 rvsoc.code_adrs[10]
.sym 69118 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 69119 rvsoc.mem_vdata[5][19]
.sym 69120 rvsoc.cpu0.E_next_pc[8]
.sym 69121 rvsoc.data_wdata[22]
.sym 69127 $abc$63009$new_n4255_
.sym 69128 $abc$63009$new_ys__n3517_
.sym 69129 rvsoc.data_adrs[2]
.sym 69130 rvsoc.cpu0.E_actv_pc[12]
.sym 69131 $abc$63009$new_ys__n1806_
.sym 69133 rvsoc.cpu0.E_actv_pc[5]
.sym 69134 $abc$63009$new_ys__n2493_inv_
.sym 69135 rvsoc.cpu0.D_insn_typ[9]
.sym 69136 $abc$63009$new_n3311_
.sym 69138 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 69139 rvsoc.cpu0.D_next_pc[4]
.sym 69140 rvsoc.cpu0.E_next_pc[5]
.sym 69141 $abc$63009$new_ys__n10983_inv_
.sym 69142 rvsoc.uart0.status[2]
.sym 69143 rvsoc.cpu0.E_next_pc[12]
.sym 69145 rvsoc.data_wdata[2]
.sym 69146 $abc$63009$new_ys__n9819_inv_
.sym 69147 rvsoc.cpu0.D_insn[27]
.sym 69150 rvsoc.data_adrs[3]
.sym 69151 rvsoc.cpu0.E_next_pc[6]
.sym 69152 rvsoc.cpu0.E_actv_pc[6]
.sym 69155 rvsoc.cpu0.sys_count[4]
.sym 69156 rvsoc.data_wdata[5]
.sym 69157 rvsoc.uart0.cfg[2]
.sym 69158 rvsoc.cpu0.sys_count[36]
.sym 69160 $abc$63009$new_n4255_
.sym 69161 $abc$63009$new_ys__n10983_inv_
.sym 69162 $abc$63009$new_ys__n1806_
.sym 69163 rvsoc.cpu0.D_next_pc[4]
.sym 69166 $abc$63009$new_ys__n3517_
.sym 69167 $abc$63009$new_n3311_
.sym 69168 $abc$63009$new_ys__n9819_inv_
.sym 69169 rvsoc.data_wdata[5]
.sym 69172 rvsoc.cpu0.E_next_pc[12]
.sym 69173 rvsoc.cpu0.E_actv_pc[12]
.sym 69174 $abc$63009$new_n3311_
.sym 69175 $abc$63009$new_ys__n2493_inv_
.sym 69178 $abc$63009$new_ys__n2493_inv_
.sym 69179 rvsoc.cpu0.E_next_pc[5]
.sym 69181 rvsoc.cpu0.E_actv_pc[5]
.sym 69184 rvsoc.cpu0.sys_count[36]
.sym 69185 rvsoc.cpu0.sys_count[4]
.sym 69186 rvsoc.cpu0.D_insn[27]
.sym 69187 rvsoc.cpu0.D_insn_typ[9]
.sym 69190 rvsoc.uart0.cfg[2]
.sym 69191 rvsoc.data_adrs[2]
.sym 69192 rvsoc.data_adrs[3]
.sym 69193 rvsoc.uart0.status[2]
.sym 69196 rvsoc.data_wdata[2]
.sym 69202 rvsoc.cpu0.E_next_pc[6]
.sym 69203 rvsoc.cpu0.E_actv_pc[6]
.sym 69204 $abc$63009$new_ys__n2493_inv_
.sym 69205 $abc$63009$new_n3311_
.sym 69206 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 69207 rvsoc.clkn
.sym 69209 rvsoc.cpu0.D_next_pc[0]
.sym 69210 rvsoc.cpu0.D_next_pc[9]
.sym 69211 $abc$63009$new_n5860_
.sym 69212 $abc$63009$new_n3431_
.sym 69213 rvsoc.cpu0.D_actv_pc[26]
.sym 69214 rvsoc.cpu0.D_next_pc[16]
.sym 69215 $abc$63009$new_n3399_
.sym 69216 rvsoc.cpu0.D_actv_pc[7]
.sym 69217 rvsoc.cpu0.E_next_pc[23]
.sym 69219 rvsoc.cpu0.sys_count[37]
.sym 69220 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[30]
.sym 69222 $abc$63009$new_ys__n3517_
.sym 69223 rvsoc.data_adrs[2]
.sym 69225 rvsoc.mem_vdata[15][29]
.sym 69226 rvsoc.data_wdata[1]
.sym 69227 $abc$63009$new_ys__n4202_
.sym 69228 rvsoc.data_wdata[28]
.sym 69229 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 69230 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 69231 $abc$63009$new_n4255_
.sym 69232 rvsoc.data_adrs[2]
.sym 69233 rvsoc.cpu0.D_insn[27]
.sym 69234 rvsoc.spi0.log2div[3]
.sym 69236 rvsoc.data_adrs[3]
.sym 69237 rvsoc.spi0.status[26]
.sym 69238 rvsoc.cpu0.E_next_pc[17]
.sym 69239 $PACKER_GND_NET
.sym 69240 rvsoc.cpu0.D_actv_pc[7]
.sym 69241 rvsoc.cpu0.sys_count[4]
.sym 69242 rvsoc.eram.adrs[5]
.sym 69243 $abc$63009$new_n3311_
.sym 69244 rvsoc.cpu0.F_next_pc[0]
.sym 69250 rvsoc.spi0.log2div[3]
.sym 69253 $abc$63009$new_ys__n9830_inv_
.sym 69254 rvsoc.cpu0.D_next_pc[1]
.sym 69255 rvsoc.spi0.status[26]
.sym 69256 rvsoc.spi0.status[19]
.sym 69257 $abc$63009$new_ys__n2207_
.sym 69258 $abc$63009$new_n4168_
.sym 69259 $abc$63009$new_n3311_
.sym 69260 rvsoc.data_adrs[3]
.sym 69261 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 69262 $abc$63009$new_ys__n1845_
.sym 69264 $abc$63009$new_ys__n2214_inv_
.sym 69265 $abc$63009$new_n3127_
.sym 69266 $abc$63009$new_ys__n3517_
.sym 69267 rvsoc.data_wdata[16]
.sym 69268 $abc$63009$new_ys__n10983_inv_
.sym 69269 $abc$63009$new_n3431_
.sym 69270 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$50708[0]
.sym 69273 rvsoc.data_wdata[0]
.sym 69275 rvsoc.data_adrs[2]
.sym 69279 rvsoc.data_wdata[8]
.sym 69280 $abc$63009$new_n3399_
.sym 69283 $abc$63009$new_n3127_
.sym 69284 $abc$63009$new_ys__n2214_inv_
.sym 69285 rvsoc.spi0.log2div[3]
.sym 69290 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$50708[0]
.sym 69291 $abc$63009$new_ys__n2207_
.sym 69295 rvsoc.spi0.status[19]
.sym 69297 rvsoc.data_adrs[2]
.sym 69298 rvsoc.data_adrs[3]
.sym 69301 $abc$63009$new_n3399_
.sym 69302 $abc$63009$new_ys__n3517_
.sym 69303 rvsoc.data_wdata[0]
.sym 69307 rvsoc.data_adrs[2]
.sym 69308 rvsoc.spi0.status[26]
.sym 69310 rvsoc.data_adrs[3]
.sym 69313 rvsoc.data_wdata[16]
.sym 69314 $abc$63009$new_ys__n3517_
.sym 69315 $abc$63009$new_ys__n9830_inv_
.sym 69316 $abc$63009$new_n3311_
.sym 69319 rvsoc.cpu0.D_next_pc[1]
.sym 69320 $abc$63009$new_ys__n1845_
.sym 69321 $abc$63009$new_ys__n10983_inv_
.sym 69322 $abc$63009$new_n4168_
.sym 69325 $abc$63009$new_n3431_
.sym 69326 $abc$63009$new_ys__n3517_
.sym 69328 rvsoc.data_wdata[8]
.sym 69329 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 69330 rvsoc.clkn
.sym 69332 $abc$63009$new_n3455_
.sym 69333 rvsoc.cpu0.F_actv_pc[15]
.sym 69334 rvsoc.cpu0.F_actv_pc[26]
.sym 69335 $abc$63009$new_ys__n9824_inv_
.sym 69336 $abc$63009$new_n3478_
.sym 69337 rvsoc.cpu0.F_actv_pc[29]
.sym 69338 rvsoc.cpu0.F_actv_pc[7]
.sym 69339 $abc$63009$new_ys__n9816_inv_
.sym 69340 rvsoc.cpu0.E_actv_pc[8]
.sym 69344 $abc$63009$new_ys__n9201_
.sym 69345 rvsoc.cpu0.D_op1[8]
.sym 69346 $abc$63009$techmap$techmap4071\rvsoc.bootram.bram_mem.3.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4070_Y
.sym 69347 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 69348 $abc$63009$new_n3311_
.sym 69349 rvsoc.uart0.cfg[17]
.sym 69350 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 69351 rvsoc.cpu0.D_next_pc[0]
.sym 69352 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 69353 rvsoc.uart0.div[20]
.sym 69354 rvsoc.data_wdata[6]
.sym 69355 rvsoc.uart0.tx_divcnt[19]
.sym 69356 $abc$63009$new_ys__n1780_
.sym 69357 rvsoc.data_wdata[29]
.sym 69358 rvsoc.cpu0.sys_count[9]
.sym 69359 rvsoc.cpu0.F_actv_pc[29]
.sym 69360 rvsoc.cpu0.D_actv_pc[26]
.sym 69361 $abc$63009$new_ys__n2493_inv_
.sym 69362 rvsoc.data_wdata[16]
.sym 69363 rvsoc.data_wdata[29]
.sym 69365 rvsoc.data_wdata[8]
.sym 69366 $abc$63009$new_n5820_
.sym 69367 rvsoc.cpu0.F_actv_pc[15]
.sym 69375 rvsoc.cpu0.sys_count[1]
.sym 69378 rvsoc.cpu0.D_next_pc[16]
.sym 69380 rvsoc.cpu0.D_insn[27]
.sym 69381 rvsoc.cpu0.D_insn_typ[9]
.sym 69383 rvsoc.cpu0.E_actv_pc[16]
.sym 69384 rvsoc.cpu0.sys_count[3]
.sym 69385 $abc$63009$new_ys__n2493_inv_
.sym 69386 rvsoc.cpu0.sys_count[5]
.sym 69388 rvsoc.cpu0.D_insn[27]
.sym 69390 rvsoc.cpu0.sys_count[35]
.sym 69391 rvsoc.cpu0.D_actv_pc[14]
.sym 69394 rvsoc.cpu0.sys_count[37]
.sym 69395 rvsoc.cpu0.E_next_pc[16]
.sym 69398 rvsoc.cpu0.D_next_pc[12]
.sym 69402 rvsoc.cpu0.sys_count[33]
.sym 69403 rvsoc.cpu0.D_actv_pc[16]
.sym 69408 rvsoc.cpu0.D_next_pc[12]
.sym 69412 rvsoc.cpu0.D_insn_typ[9]
.sym 69413 rvsoc.cpu0.D_insn[27]
.sym 69414 rvsoc.cpu0.sys_count[35]
.sym 69415 rvsoc.cpu0.sys_count[3]
.sym 69420 rvsoc.cpu0.D_actv_pc[14]
.sym 69424 rvsoc.cpu0.E_actv_pc[16]
.sym 69426 $abc$63009$new_ys__n2493_inv_
.sym 69427 rvsoc.cpu0.E_next_pc[16]
.sym 69430 rvsoc.cpu0.sys_count[1]
.sym 69431 rvsoc.cpu0.D_insn[27]
.sym 69432 rvsoc.cpu0.sys_count[33]
.sym 69433 rvsoc.cpu0.D_insn_typ[9]
.sym 69438 rvsoc.cpu0.D_actv_pc[16]
.sym 69443 rvsoc.cpu0.D_next_pc[16]
.sym 69448 rvsoc.cpu0.D_insn_typ[9]
.sym 69449 rvsoc.cpu0.sys_count[5]
.sym 69450 rvsoc.cpu0.sys_count[37]
.sym 69451 rvsoc.cpu0.D_insn[27]
.sym 69452 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 69453 rvsoc.clka
.sym 69455 $abc$63009$new_ys__n12431_inv_
.sym 69456 rvsoc.cpu0.E_actv_pc[9]
.sym 69457 rvsoc.cpu0.E_actv_pc[10]
.sym 69458 rvsoc.cpu0.E_actv_pc[22]
.sym 69459 $abc$63009$new_n3465_
.sym 69460 rvsoc.cpu0.E_actv_pc[17]
.sym 69461 $abc$63009$new_ys__n1780_
.sym 69462 rvsoc.cpu0.E_next_pc[22]
.sym 69465 rvsoc.cpu0.umul_hilo[3]
.sym 69467 rvsoc.cpu0.D_next_pc[21]
.sym 69469 rvsoc.cpu0.E_actv_pc[16]
.sym 69470 $abc$63009$new_ys__n9824_inv_
.sym 69471 rvsoc.data_wdata[4]
.sym 69473 $abc$63009$new_ys__n1880_inv_
.sym 69474 $abc$63009$new_ys__n2214_inv_
.sym 69475 rvsoc.uart0.div[22]
.sym 69476 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 69477 rvsoc.cpu0.D_insn[22]
.sym 69478 rvsoc.data_wdata[21]
.sym 69479 $abc$63009$new_n4119_
.sym 69480 rvsoc.eram.adrs[4]
.sym 69482 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 69483 rvsoc.data_wdata[17]
.sym 69484 rvsoc.cpu0.sys_count[48]
.sym 69485 $abc$63009$techmap$techmap4075\rvsoc.eram.bram_mem.15.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4050_Y
.sym 69486 $abc$63009$new_n3311_
.sym 69487 rvsoc.cpu0.D_actv_pc[2]
.sym 69488 rvsoc.code_adrs[7]
.sym 69489 $abc$63009$new_ys__n6071_
.sym 69490 rvsoc.cpu0.sys_count[0]
.sym 69497 rvsoc.cpu0.sys_count[0]
.sym 69506 rvsoc.cpu0.sys_count[2]
.sym 69509 rvsoc.cpu0.sys_count[5]
.sym 69511 rvsoc.cpu0.sys_count[1]
.sym 69515 rvsoc.cpu0.sys_count[3]
.sym 69516 rvsoc.cpu0.sys_count[4]
.sym 69518 rvsoc.cpu0.sys_count[6]
.sym 69519 rvsoc.cpu0.sys_count[7]
.sym 69528 $nextpnr_ICESTORM_LC_2$O
.sym 69530 rvsoc.cpu0.sys_count[0]
.sym 69534 $auto$alumacc.cc:474:replace_alu$3211.C[2]
.sym 69536 rvsoc.cpu0.sys_count[1]
.sym 69540 $auto$alumacc.cc:474:replace_alu$3211.C[3]
.sym 69542 rvsoc.cpu0.sys_count[2]
.sym 69544 $auto$alumacc.cc:474:replace_alu$3211.C[2]
.sym 69546 $auto$alumacc.cc:474:replace_alu$3211.C[4]
.sym 69549 rvsoc.cpu0.sys_count[3]
.sym 69550 $auto$alumacc.cc:474:replace_alu$3211.C[3]
.sym 69552 $auto$alumacc.cc:474:replace_alu$3211.C[5]
.sym 69555 rvsoc.cpu0.sys_count[4]
.sym 69556 $auto$alumacc.cc:474:replace_alu$3211.C[4]
.sym 69558 $auto$alumacc.cc:474:replace_alu$3211.C[6]
.sym 69560 rvsoc.cpu0.sys_count[5]
.sym 69562 $auto$alumacc.cc:474:replace_alu$3211.C[5]
.sym 69564 $auto$alumacc.cc:474:replace_alu$3211.C[7]
.sym 69567 rvsoc.cpu0.sys_count[6]
.sym 69568 $auto$alumacc.cc:474:replace_alu$3211.C[6]
.sym 69570 $auto$alumacc.cc:474:replace_alu$3211.C[8]
.sym 69573 rvsoc.cpu0.sys_count[7]
.sym 69574 $auto$alumacc.cc:474:replace_alu$3211.C[7]
.sym 69576 rvsoc.clka
.sym 69577 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 69578 rvsoc.cpu0.D_next_pc[8]
.sym 69579 rvsoc.cpu0.D_actv_pc[29]
.sym 69580 $abc$63009$new_n3193_
.sym 69581 $abc$63009$new_n3510_
.sym 69582 rvsoc.cpu0.D_next_pc[29]
.sym 69583 $abc$63009$new_n4196_
.sym 69584 $abc$63009$new_ys__n1685_
.sym 69585 rvsoc.cpu0.D_next_pc[15]
.sym 69588 rvsoc.cpu0.umul_hilo[11]
.sym 69592 rvsoc.code_adrs[7]
.sym 69593 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 69594 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 69595 rvsoc.cpu0.D_op1[11]
.sym 69596 rvsoc.cpu0.D_op2[6]
.sym 69597 rvsoc.data_wdata[28]
.sym 69599 rvsoc.cpu0.sys_count[1]
.sym 69600 $abc$63009$new_ys__n1792_
.sym 69601 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$30643
.sym 69602 rvsoc.cpu0.D_insn_typ[9]
.sym 69603 rvsoc.cpu0.D_insn_typ[9]
.sym 69604 rvsoc.cpu0.sys_count[47]
.sym 69605 rvsoc.cpu0.sys_count[23]
.sym 69606 rvsoc.data_wdata[2]
.sym 69607 rvsoc.eram.adrs[4]
.sym 69608 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 69610 rvsoc.cpu0.sys_count[8]
.sym 69611 rvsoc.cpu0.D_insn_typ[10]
.sym 69612 rvsoc.cpu0.sys_count[38]
.sym 69613 rvsoc.cpu0.D_actv_pc[29]
.sym 69614 $auto$alumacc.cc:474:replace_alu$3211.C[8]
.sym 69622 rvsoc.cpu0.sys_count[11]
.sym 69626 rvsoc.cpu0.sys_count[15]
.sym 69628 rvsoc.cpu0.sys_count[9]
.sym 69632 rvsoc.cpu0.sys_count[13]
.sym 69635 rvsoc.cpu0.sys_count[8]
.sym 69645 rvsoc.cpu0.sys_count[10]
.sym 69647 rvsoc.cpu0.sys_count[12]
.sym 69649 rvsoc.cpu0.sys_count[14]
.sym 69651 $auto$alumacc.cc:474:replace_alu$3211.C[9]
.sym 69654 rvsoc.cpu0.sys_count[8]
.sym 69655 $auto$alumacc.cc:474:replace_alu$3211.C[8]
.sym 69657 $auto$alumacc.cc:474:replace_alu$3211.C[10]
.sym 69659 rvsoc.cpu0.sys_count[9]
.sym 69661 $auto$alumacc.cc:474:replace_alu$3211.C[9]
.sym 69663 $auto$alumacc.cc:474:replace_alu$3211.C[11]
.sym 69665 rvsoc.cpu0.sys_count[10]
.sym 69667 $auto$alumacc.cc:474:replace_alu$3211.C[10]
.sym 69669 $auto$alumacc.cc:474:replace_alu$3211.C[12]
.sym 69672 rvsoc.cpu0.sys_count[11]
.sym 69673 $auto$alumacc.cc:474:replace_alu$3211.C[11]
.sym 69675 $auto$alumacc.cc:474:replace_alu$3211.C[13]
.sym 69677 rvsoc.cpu0.sys_count[12]
.sym 69679 $auto$alumacc.cc:474:replace_alu$3211.C[12]
.sym 69681 $auto$alumacc.cc:474:replace_alu$3211.C[14]
.sym 69683 rvsoc.cpu0.sys_count[13]
.sym 69685 $auto$alumacc.cc:474:replace_alu$3211.C[13]
.sym 69687 $auto$alumacc.cc:474:replace_alu$3211.C[15]
.sym 69689 rvsoc.cpu0.sys_count[14]
.sym 69691 $auto$alumacc.cc:474:replace_alu$3211.C[14]
.sym 69693 $auto$alumacc.cc:474:replace_alu$3211.C[16]
.sym 69696 rvsoc.cpu0.sys_count[15]
.sym 69697 $auto$alumacc.cc:474:replace_alu$3211.C[15]
.sym 69699 rvsoc.clka
.sym 69700 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 69701 $abc$63009$new_ys__n1640_
.sym 69702 $abc$63009$new_ys__n1655_
.sym 69703 rvsoc.cpu0.E_next_pc[2]
.sym 69704 rvsoc.cpu0.E_next_pc[31]
.sym 69705 rvsoc.cpu0.E_funct3[2]
.sym 69706 rvsoc.data_wdata[16]
.sym 69707 $abc$63009$new_n4538_
.sym 69708 $abc$63009$new_n4537_
.sym 69711 rvsoc.cpu0.umul_hilo[19]
.sym 69714 $abc$63009$new_ys__n1685_
.sym 69715 rvsoc.data_adrs[2]
.sym 69716 rvsoc.code_adrs[30]
.sym 69717 $abc$63009$new_ys__n10983_inv_
.sym 69718 rvsoc.cpu0.F_next_pc[15]
.sym 69719 $abc$63009$new_ys__n9843_inv_
.sym 69721 rvsoc.cpu0.sys_count[11]
.sym 69722 rvsoc.cpu0.sys_mcause[15]
.sym 69723 rvsoc.code_adrs[30]
.sym 69724 $abc$63009$new_n4197_
.sym 69725 rvsoc.cpu0.D_insn[27]
.sym 69726 rvsoc.cpu0.sys_count[10]
.sym 69727 rvsoc.cpu0.D_actv_pc[24]
.sym 69728 rvsoc.data_adrs[3]
.sym 69730 rvsoc.cpu0.E_next_pc[17]
.sym 69731 $abc$63009$new_ys__n1829_
.sym 69732 rvsoc.cpu0.umul_lolo[19]
.sym 69733 rvsoc.spi0.status[26]
.sym 69734 rvsoc.code_adrs[22]
.sym 69735 rvsoc.eram.adrs[5]
.sym 69737 $auto$alumacc.cc:474:replace_alu$3211.C[16]
.sym 69754 rvsoc.cpu0.sys_count[20]
.sym 69758 rvsoc.cpu0.sys_count[16]
.sym 69759 rvsoc.cpu0.sys_count[17]
.sym 69760 rvsoc.cpu0.sys_count[18]
.sym 69763 rvsoc.cpu0.sys_count[21]
.sym 69764 rvsoc.cpu0.sys_count[22]
.sym 69765 rvsoc.cpu0.sys_count[23]
.sym 69769 rvsoc.cpu0.sys_count[19]
.sym 69774 $auto$alumacc.cc:474:replace_alu$3211.C[17]
.sym 69777 rvsoc.cpu0.sys_count[16]
.sym 69778 $auto$alumacc.cc:474:replace_alu$3211.C[16]
.sym 69780 $auto$alumacc.cc:474:replace_alu$3211.C[18]
.sym 69783 rvsoc.cpu0.sys_count[17]
.sym 69784 $auto$alumacc.cc:474:replace_alu$3211.C[17]
.sym 69786 $auto$alumacc.cc:474:replace_alu$3211.C[19]
.sym 69789 rvsoc.cpu0.sys_count[18]
.sym 69790 $auto$alumacc.cc:474:replace_alu$3211.C[18]
.sym 69792 $auto$alumacc.cc:474:replace_alu$3211.C[20]
.sym 69794 rvsoc.cpu0.sys_count[19]
.sym 69796 $auto$alumacc.cc:474:replace_alu$3211.C[19]
.sym 69798 $auto$alumacc.cc:474:replace_alu$3211.C[21]
.sym 69800 rvsoc.cpu0.sys_count[20]
.sym 69802 $auto$alumacc.cc:474:replace_alu$3211.C[20]
.sym 69804 $auto$alumacc.cc:474:replace_alu$3211.C[22]
.sym 69807 rvsoc.cpu0.sys_count[21]
.sym 69808 $auto$alumacc.cc:474:replace_alu$3211.C[21]
.sym 69810 $auto$alumacc.cc:474:replace_alu$3211.C[23]
.sym 69813 rvsoc.cpu0.sys_count[22]
.sym 69814 $auto$alumacc.cc:474:replace_alu$3211.C[22]
.sym 69816 $auto$alumacc.cc:474:replace_alu$3211.C[24]
.sym 69819 rvsoc.cpu0.sys_count[23]
.sym 69820 $auto$alumacc.cc:474:replace_alu$3211.C[23]
.sym 69822 rvsoc.clka
.sym 69823 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 69824 $abc$63009$new_ys__n5443_inv_
.sym 69825 $abc$63009$new_n4559_
.sym 69826 rvsoc.cpu0.E_op1[2]
.sym 69827 $abc$63009$new_ys__n1728_
.sym 69828 $abc$63009$new_n4558_
.sym 69829 $abc$63009$new_n4395_
.sym 69830 rvsoc.data_wdata[17]
.sym 69831 $abc$63009$new_ys__n1754_
.sym 69832 rvsoc.resetn
.sym 69833 rvsoc.data_wdata[16]
.sym 69834 rvsoc.cpu0.umul_hilo[27]
.sym 69835 rvsoc.cpu0.D_op1[11]
.sym 69836 rvsoc.spi0.status[27]
.sym 69837 rvsoc.uart0.div[2]
.sym 69838 rvsoc.cpu0.D_next_pc[2]
.sym 69839 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 69840 rvsoc.cpu0.D_op1[14]
.sym 69841 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$51721
.sym 69843 rvsoc.code_adrs[0]
.sym 69844 rvsoc.cpu0.D_actv_pc[16]
.sym 69845 rvsoc.cpu0.F_actv_pc[0]
.sym 69847 rvsoc.uart0.div[0]
.sym 69848 rvsoc.cpu0.sys_count[40]
.sym 69849 rvsoc.cpu0.sys_count[18]
.sym 69850 rvsoc.data_wdata[10]
.sym 69851 rvsoc.cpu0.sys_count[19]
.sym 69852 rvsoc.cpu0.sys_count[42]
.sym 69853 rvsoc.eram.adrs[4]
.sym 69854 rvsoc.data_wdata[16]
.sym 69855 rvsoc.cpu0.sys_count[9]
.sym 69856 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 69857 rvsoc.cpu0.sys_count[22]
.sym 69858 rvsoc.cpu0.sys_count[45]
.sym 69859 rvsoc.cpu0.F_actv_pc[15]
.sym 69860 $auto$alumacc.cc:474:replace_alu$3211.C[24]
.sym 69865 rvsoc.cpu0.sys_count[24]
.sym 69870 rvsoc.cpu0.sys_count[29]
.sym 69874 rvsoc.cpu0.sys_count[25]
.sym 69877 rvsoc.cpu0.sys_count[28]
.sym 69880 rvsoc.cpu0.sys_count[31]
.sym 69887 rvsoc.cpu0.sys_count[30]
.sym 69891 rvsoc.cpu0.sys_count[26]
.sym 69892 rvsoc.cpu0.sys_count[27]
.sym 69897 $auto$alumacc.cc:474:replace_alu$3211.C[25]
.sym 69900 rvsoc.cpu0.sys_count[24]
.sym 69901 $auto$alumacc.cc:474:replace_alu$3211.C[24]
.sym 69903 $auto$alumacc.cc:474:replace_alu$3211.C[26]
.sym 69905 rvsoc.cpu0.sys_count[25]
.sym 69907 $auto$alumacc.cc:474:replace_alu$3211.C[25]
.sym 69909 $auto$alumacc.cc:474:replace_alu$3211.C[27]
.sym 69911 rvsoc.cpu0.sys_count[26]
.sym 69913 $auto$alumacc.cc:474:replace_alu$3211.C[26]
.sym 69915 $auto$alumacc.cc:474:replace_alu$3211.C[28]
.sym 69917 rvsoc.cpu0.sys_count[27]
.sym 69919 $auto$alumacc.cc:474:replace_alu$3211.C[27]
.sym 69921 $auto$alumacc.cc:474:replace_alu$3211.C[29]
.sym 69923 rvsoc.cpu0.sys_count[28]
.sym 69925 $auto$alumacc.cc:474:replace_alu$3211.C[28]
.sym 69927 $auto$alumacc.cc:474:replace_alu$3211.C[30]
.sym 69930 rvsoc.cpu0.sys_count[29]
.sym 69931 $auto$alumacc.cc:474:replace_alu$3211.C[29]
.sym 69933 $auto$alumacc.cc:474:replace_alu$3211.C[31]
.sym 69936 rvsoc.cpu0.sys_count[30]
.sym 69937 $auto$alumacc.cc:474:replace_alu$3211.C[30]
.sym 69939 $auto$alumacc.cc:474:replace_alu$3211.C[32]
.sym 69941 rvsoc.cpu0.sys_count[31]
.sym 69943 $auto$alumacc.cc:474:replace_alu$3211.C[31]
.sym 69945 rvsoc.clka
.sym 69946 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 69947 $abc$63009$new_n4381_
.sym 69948 $abc$63009$new_n4203_
.sym 69949 rvsoc.cpu0.E_next_pc[17]
.sym 69950 rvsoc.cpu0.E_next_pc[14]
.sym 69951 $abc$63009$new_ys__n1595_
.sym 69952 $abc$63009$new_ys__n1550_
.sym 69953 rvsoc.data_wdata[2]
.sym 69954 rvsoc.data_wdata[10]
.sym 69955 rvsoc.cpu0.umul_lohi[4]
.sym 69956 rvsoc.cpu0.E_mul_lolo[19]
.sym 69958 rvsoc.cpu0.umul_lohi[4]
.sym 69959 rvsoc.mem_vdata[2][15]
.sym 69960 rvsoc.data_wdata[8]
.sym 69961 rvsoc.cpu0.sys_count[29]
.sym 69962 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[9]
.sym 69963 rvsoc.cpu0.D_insn[17]
.sym 69964 $abc$63009$new_ys__n1754_
.sym 69966 rvsoc.cpu0.D_next_pc[21]
.sym 69967 rvsoc.cpu0.E_funct3[0]
.sym 69968 $abc$63009$new_ys__n1880_inv_
.sym 69969 rvsoc.cpu0.D_op1[13]
.sym 69970 rvsoc.cpu0.E_op1[2]
.sym 69971 rvsoc.cpu0.sys_count[48]
.sym 69972 rvsoc.cpu0.sys_count[46]
.sym 69973 rvsoc.cpu0.D_next_pc[31]
.sym 69974 $abc$63009$new_ys__n1743_
.sym 69975 rvsoc.data_wdata[18]
.sym 69976 rvsoc.cpu0.sys_count[28]
.sym 69977 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[17]
.sym 69978 rvsoc.spi0.tx_prevclk
.sym 69979 rvsoc.data_wdata[17]
.sym 69980 rvsoc.eram.adrs[4]
.sym 69981 rvsoc.cpu0.sys_count[53]
.sym 69982 $abc$63009$new_n4399_
.sym 69983 $auto$alumacc.cc:474:replace_alu$3211.C[32]
.sym 69988 rvsoc.cpu0.sys_count[32]
.sym 69990 rvsoc.cpu0.sys_count[34]
.sym 69992 rvsoc.cpu0.sys_count[36]
.sym 69995 rvsoc.cpu0.sys_count[39]
.sym 70005 rvsoc.cpu0.sys_count[33]
.sym 70009 rvsoc.cpu0.sys_count[37]
.sym 70010 rvsoc.cpu0.sys_count[38]
.sym 70015 rvsoc.cpu0.sys_count[35]
.sym 70020 $auto$alumacc.cc:474:replace_alu$3211.C[33]
.sym 70023 rvsoc.cpu0.sys_count[32]
.sym 70024 $auto$alumacc.cc:474:replace_alu$3211.C[32]
.sym 70026 $auto$alumacc.cc:474:replace_alu$3211.C[34]
.sym 70029 rvsoc.cpu0.sys_count[33]
.sym 70030 $auto$alumacc.cc:474:replace_alu$3211.C[33]
.sym 70032 $auto$alumacc.cc:474:replace_alu$3211.C[35]
.sym 70035 rvsoc.cpu0.sys_count[34]
.sym 70036 $auto$alumacc.cc:474:replace_alu$3211.C[34]
.sym 70038 $auto$alumacc.cc:474:replace_alu$3211.C[36]
.sym 70040 rvsoc.cpu0.sys_count[35]
.sym 70042 $auto$alumacc.cc:474:replace_alu$3211.C[35]
.sym 70044 $auto$alumacc.cc:474:replace_alu$3211.C[37]
.sym 70047 rvsoc.cpu0.sys_count[36]
.sym 70048 $auto$alumacc.cc:474:replace_alu$3211.C[36]
.sym 70050 $auto$alumacc.cc:474:replace_alu$3211.C[38]
.sym 70053 rvsoc.cpu0.sys_count[37]
.sym 70054 $auto$alumacc.cc:474:replace_alu$3211.C[37]
.sym 70056 $auto$alumacc.cc:474:replace_alu$3211.C[39]
.sym 70059 rvsoc.cpu0.sys_count[38]
.sym 70060 $auto$alumacc.cc:474:replace_alu$3211.C[38]
.sym 70062 $auto$alumacc.cc:474:replace_alu$3211.C[40]
.sym 70065 rvsoc.cpu0.sys_count[39]
.sym 70066 $auto$alumacc.cc:474:replace_alu$3211.C[39]
.sym 70068 rvsoc.clka
.sym 70069 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 70070 $abc$63009$new_ys__n1625_
.sym 70071 $abc$63009$new_ys__n1535_
.sym 70072 $abc$63009$new_n4687_
.sym 70073 $abc$63009$new_ys__n1741_
.sym 70074 $abc$63009$new_n4373_
.sym 70075 rvsoc.cpu0.D_actv_pc[24]
.sym 70076 $abc$63009$new_n4560_
.sym 70077 rvsoc.cpu0.D_next_pc[31]
.sym 70078 rvsoc.cpu0.umul_lohi[12]
.sym 70081 rvsoc.cpu0.umul_lohi[12]
.sym 70082 rvsoc.mem_vdata[2][14]
.sym 70083 rvsoc.cpu0.D_op1[2]
.sym 70084 rvsoc.uart0.div[22]
.sym 70085 rvsoc.cpu0.E_mul_lhhl[10]
.sym 70086 rvsoc.uart0.div[24]
.sym 70087 rvsoc.uart0.div[20]
.sym 70088 rvsoc.cpu0.D_next_pc[14]
.sym 70089 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 70090 rvsoc.cpu0.umul_lohi[0]
.sym 70091 rvsoc.cpu0.D_next_pc[2]
.sym 70092 rvsoc.data_wdata[28]
.sym 70093 rvsoc.data_wdata[9]
.sym 70094 $abc$63009$new_ys__n1731_
.sym 70095 rvsoc.cpu0.sys_count[54]
.sym 70096 rvsoc.cpu0.D_insn_typ[9]
.sym 70098 rvsoc.cpu0.sys_count[23]
.sym 70099 $abc$63009$new_n4560_
.sym 70100 rvsoc.cpu0.sys_count[47]
.sym 70102 rvsoc.data_wdata[2]
.sym 70103 rvsoc.cpu0.sys_count[38]
.sym 70104 rvsoc.cpu0.D_op2[0]
.sym 70105 rvsoc.cpu0.sys_count[51]
.sym 70106 $auto$alumacc.cc:474:replace_alu$3211.C[40]
.sym 70111 rvsoc.cpu0.sys_count[40]
.sym 70116 rvsoc.cpu0.sys_count[45]
.sym 70118 rvsoc.cpu0.sys_count[47]
.sym 70125 rvsoc.cpu0.sys_count[46]
.sym 70136 rvsoc.cpu0.sys_count[41]
.sym 70137 rvsoc.cpu0.sys_count[42]
.sym 70138 rvsoc.cpu0.sys_count[43]
.sym 70139 rvsoc.cpu0.sys_count[44]
.sym 70143 $auto$alumacc.cc:474:replace_alu$3211.C[41]
.sym 70146 rvsoc.cpu0.sys_count[40]
.sym 70147 $auto$alumacc.cc:474:replace_alu$3211.C[40]
.sym 70149 $auto$alumacc.cc:474:replace_alu$3211.C[42]
.sym 70151 rvsoc.cpu0.sys_count[41]
.sym 70153 $auto$alumacc.cc:474:replace_alu$3211.C[41]
.sym 70155 $auto$alumacc.cc:474:replace_alu$3211.C[43]
.sym 70157 rvsoc.cpu0.sys_count[42]
.sym 70159 $auto$alumacc.cc:474:replace_alu$3211.C[42]
.sym 70161 $auto$alumacc.cc:474:replace_alu$3211.C[44]
.sym 70163 rvsoc.cpu0.sys_count[43]
.sym 70165 $auto$alumacc.cc:474:replace_alu$3211.C[43]
.sym 70167 $auto$alumacc.cc:474:replace_alu$3211.C[45]
.sym 70169 rvsoc.cpu0.sys_count[44]
.sym 70171 $auto$alumacc.cc:474:replace_alu$3211.C[44]
.sym 70173 $auto$alumacc.cc:474:replace_alu$3211.C[46]
.sym 70176 rvsoc.cpu0.sys_count[45]
.sym 70177 $auto$alumacc.cc:474:replace_alu$3211.C[45]
.sym 70179 $auto$alumacc.cc:474:replace_alu$3211.C[47]
.sym 70181 rvsoc.cpu0.sys_count[46]
.sym 70183 $auto$alumacc.cc:474:replace_alu$3211.C[46]
.sym 70185 $auto$alumacc.cc:474:replace_alu$3211.C[48]
.sym 70188 rvsoc.cpu0.sys_count[47]
.sym 70189 $auto$alumacc.cc:474:replace_alu$3211.C[47]
.sym 70191 rvsoc.clka
.sym 70192 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 70201 rvsoc.cpu0.umul_lohi[20]
.sym 70204 rvsoc.cpu0.umul_lohi[20]
.sym 70205 rvsoc.cpu0.umul_lohi[9]
.sym 70206 rvsoc.cpu0.D_actv_pc[9]
.sym 70207 rvsoc.cpu0.D_actv_pc[0]
.sym 70208 rvsoc.data_adrs[2]
.sym 70209 rvsoc.cpu0.umul_lohi[5]
.sym 70210 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 70211 rvsoc.cpu0.umul_lohi[11]
.sym 70212 $abc$63009$new_ys__n10983_inv_
.sym 70213 rvsoc.cpu0.F_next_pc[31]
.sym 70214 $abc$63009$new_ys__n1716_inv_
.sym 70215 rvsoc.data_wdata[1]
.sym 70216 $abc$63009$new_n4687_
.sym 70217 rvsoc.cpu0.D_funct3[0]
.sym 70218 rvsoc.cpu0.umul_lolo[18]
.sym 70219 rvsoc.cpu0.umul_lhhl[1]
.sym 70220 rvsoc.eram.adrs[5]
.sym 70221 rvsoc.cpu0.umul_lhhl[2]
.sym 70222 rvsoc.cpu0.D_insn[27]
.sym 70223 rvsoc.cpu0.D_actv_pc[24]
.sym 70224 rvsoc.spi0.status[26]
.sym 70225 rvsoc.cpu0.umul_lolo[19]
.sym 70226 rvsoc.code_adrs[22]
.sym 70227 rvsoc.cpu0.umul_lhhl[5]
.sym 70228 $auto$alumacc.cc:474:replace_alu$3190.AA[7]
.sym 70229 $auto$alumacc.cc:474:replace_alu$3211.C[48]
.sym 70234 rvsoc.cpu0.sys_count[48]
.sym 70235 rvsoc.cpu0.sys_count[49]
.sym 70237 rvsoc.cpu0.sys_count[51]
.sym 70238 rvsoc.cpu0.sys_count[52]
.sym 70240 rvsoc.cpu0.sys_count[54]
.sym 70241 rvsoc.cpu0.sys_count[55]
.sym 70244 rvsoc.cpu0.sys_count[50]
.sym 70247 rvsoc.cpu0.sys_count[53]
.sym 70266 $auto$alumacc.cc:474:replace_alu$3211.C[49]
.sym 70269 rvsoc.cpu0.sys_count[48]
.sym 70270 $auto$alumacc.cc:474:replace_alu$3211.C[48]
.sym 70272 $auto$alumacc.cc:474:replace_alu$3211.C[50]
.sym 70275 rvsoc.cpu0.sys_count[49]
.sym 70276 $auto$alumacc.cc:474:replace_alu$3211.C[49]
.sym 70278 $auto$alumacc.cc:474:replace_alu$3211.C[51]
.sym 70280 rvsoc.cpu0.sys_count[50]
.sym 70282 $auto$alumacc.cc:474:replace_alu$3211.C[50]
.sym 70284 $auto$alumacc.cc:474:replace_alu$3211.C[52]
.sym 70287 rvsoc.cpu0.sys_count[51]
.sym 70288 $auto$alumacc.cc:474:replace_alu$3211.C[51]
.sym 70290 $auto$alumacc.cc:474:replace_alu$3211.C[53]
.sym 70293 rvsoc.cpu0.sys_count[52]
.sym 70294 $auto$alumacc.cc:474:replace_alu$3211.C[52]
.sym 70296 $auto$alumacc.cc:474:replace_alu$3211.C[54]
.sym 70298 rvsoc.cpu0.sys_count[53]
.sym 70300 $auto$alumacc.cc:474:replace_alu$3211.C[53]
.sym 70302 $auto$alumacc.cc:474:replace_alu$3211.C[55]
.sym 70305 rvsoc.cpu0.sys_count[54]
.sym 70306 $auto$alumacc.cc:474:replace_alu$3211.C[54]
.sym 70308 $auto$alumacc.cc:474:replace_alu$3211.C[56]
.sym 70311 rvsoc.cpu0.sys_count[55]
.sym 70312 $auto$alumacc.cc:474:replace_alu$3211.C[55]
.sym 70314 rvsoc.clka
.sym 70315 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 70324 rvsoc.cpu0.umul_lohi[28]
.sym 70326 $abc$63009$new_ys__n2828_
.sym 70327 rvsoc.cpu0.umul_lohi[28]
.sym 70328 rvsoc.cpu0.umul_lolo[17]
.sym 70329 rvsoc.cpu0.umul_lolo[20]
.sym 70330 $abc$63009$new_ys__n7735_inv_
.sym 70331 rvsoc.cpu0.D_op1[11]
.sym 70332 rvsoc.data_adrs[1]
.sym 70334 rvsoc.cpu0.umul_lohi[22]
.sym 70335 rvsoc.cpu0.umul_lhhl[4]
.sym 70336 rvsoc.cpu0.umul_lolo[16]
.sym 70337 $abc$63009$new_n4165_
.sym 70340 rvsoc.cpu0.umul_lhhl[8]
.sym 70341 rvsoc.cpu0.umul_lhhl[6]
.sym 70342 rvsoc.cpu0.umul_lhhl[9]
.sym 70343 rvsoc.cpu0.umul_lhhl[7]
.sym 70344 rvsoc.cpu0.umul_lhhl[10]
.sym 70345 $auto$alumacc.cc:474:replace_alu$3190.AA[12]
.sym 70346 rvsoc.eram.adrs[4]
.sym 70347 $auto$alumacc.cc:474:replace_alu$3190.AA[10]
.sym 70348 rvsoc.cpu0.umul_lhhl[12]
.sym 70350 rvsoc.cpu0.umul_lhhl[13]
.sym 70351 rvsoc.cpu0.umul_lhhl[3]
.sym 70352 $auto$alumacc.cc:474:replace_alu$3211.C[56]
.sym 70362 rvsoc.cpu0.sys_count[61]
.sym 70364 rvsoc.cpu0.sys_count[63]
.sym 70365 rvsoc.cpu0.sys_count[56]
.sym 70366 rvsoc.cpu0.sys_count[57]
.sym 70367 rvsoc.cpu0.sys_count[58]
.sym 70369 rvsoc.cpu0.sys_count[60]
.sym 70376 rvsoc.cpu0.sys_count[59]
.sym 70379 rvsoc.cpu0.sys_count[62]
.sym 70389 $auto$alumacc.cc:474:replace_alu$3211.C[57]
.sym 70391 rvsoc.cpu0.sys_count[56]
.sym 70393 $auto$alumacc.cc:474:replace_alu$3211.C[56]
.sym 70395 $auto$alumacc.cc:474:replace_alu$3211.C[58]
.sym 70397 rvsoc.cpu0.sys_count[57]
.sym 70399 $auto$alumacc.cc:474:replace_alu$3211.C[57]
.sym 70401 $auto$alumacc.cc:474:replace_alu$3211.C[59]
.sym 70403 rvsoc.cpu0.sys_count[58]
.sym 70405 $auto$alumacc.cc:474:replace_alu$3211.C[58]
.sym 70407 $auto$alumacc.cc:474:replace_alu$3211.C[60]
.sym 70410 rvsoc.cpu0.sys_count[59]
.sym 70411 $auto$alumacc.cc:474:replace_alu$3211.C[59]
.sym 70413 $auto$alumacc.cc:474:replace_alu$3211.C[61]
.sym 70415 rvsoc.cpu0.sys_count[60]
.sym 70417 $auto$alumacc.cc:474:replace_alu$3211.C[60]
.sym 70419 $auto$alumacc.cc:474:replace_alu$3211.C[62]
.sym 70422 rvsoc.cpu0.sys_count[61]
.sym 70423 $auto$alumacc.cc:474:replace_alu$3211.C[61]
.sym 70425 $auto$alumacc.cc:474:replace_alu$3211.C[63]
.sym 70428 rvsoc.cpu0.sys_count[62]
.sym 70429 $auto$alumacc.cc:474:replace_alu$3211.C[62]
.sym 70434 rvsoc.cpu0.sys_count[63]
.sym 70435 $auto$alumacc.cc:474:replace_alu$3211.C[63]
.sym 70437 rvsoc.clka
.sym 70438 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 70439 rvsoc.cpu0.E_lllhhl[16]
.sym 70440 rvsoc.cpu0.E_lllhhl[17]
.sym 70441 rvsoc.cpu0.E_lllhhl[18]
.sym 70442 rvsoc.cpu0.E_lllhhl[19]
.sym 70443 rvsoc.cpu0.E_lllhhl[20]
.sym 70444 rvsoc.cpu0.E_lllhhl[21]
.sym 70445 rvsoc.cpu0.E_lllhhl[22]
.sym 70446 rvsoc.cpu0.E_lllhhl[23]
.sym 70451 rvsoc.mem_vdata[2][9]
.sym 70452 rvsoc.cpu0.D_op2[21]
.sym 70453 rvsoc.cpu0.umul_lohi[21]
.sym 70454 $auto$alumacc.cc:474:replace_alu$3190.AA[13]
.sym 70455 rvsoc.cpu0.D_op1[3]
.sym 70456 rvsoc.cpu0.D_op1[12]
.sym 70457 rvsoc.cpu0.D_op2[2]
.sym 70458 rvsoc.cpu0.sys_mcause[22]
.sym 70459 rvsoc.cpu0.sys_count[59]
.sym 70460 $abc$63009$new_ys__n1873_inv_
.sym 70461 rvsoc.cpu0.umul_lohi[13]
.sym 70462 $abc$63009$new_n4736_
.sym 70463 rvsoc.cpu0.umul_lhhl[16]
.sym 70464 $abc$63009$new_n5248_
.sym 70465 rvsoc.cpu0.umul_lhhl[5]
.sym 70466 rvsoc.cpu0.umul_lhhl[15]
.sym 70467 rvsoc.cpu0.umul_lhhl[18]
.sym 70468 rvsoc.cpu0.umul_lohi[29]
.sym 70469 rvsoc.cpu0.umul_lhhl[19]
.sym 70470 rvsoc.cpu0.umul_lohi[30]
.sym 70471 rvsoc.cpu0.umul_lhhl[20]
.sym 70472 rvsoc.eram.adrs[4]
.sym 70473 rvsoc.cpu0.umul_lhhl[21]
.sym 70474 rvsoc.cpu0.umul_lhhl[11]
.sym 70480 rvsoc.cpu0.umul_lohi[2]
.sym 70481 rvsoc.cpu0.umul_hilo[1]
.sym 70485 rvsoc.cpu0.umul_hilo[6]
.sym 70486 rvsoc.cpu0.umul_lohi[0]
.sym 70488 rvsoc.cpu0.umul_lohi[3]
.sym 70489 rvsoc.cpu0.umul_lohi[6]
.sym 70490 rvsoc.cpu0.umul_hilo[2]
.sym 70491 rvsoc.cpu0.umul_lohi[7]
.sym 70492 rvsoc.cpu0.umul_hilo[0]
.sym 70493 rvsoc.cpu0.umul_lohi[5]
.sym 70495 rvsoc.cpu0.umul_lohi[1]
.sym 70501 rvsoc.cpu0.umul_hilo[7]
.sym 70502 rvsoc.cpu0.umul_hilo[3]
.sym 70506 rvsoc.cpu0.umul_hilo[4]
.sym 70508 rvsoc.cpu0.umul_hilo[5]
.sym 70511 rvsoc.cpu0.umul_lohi[4]
.sym 70512 $auto$alumacc.cc:474:replace_alu$3181.C[1]
.sym 70514 rvsoc.cpu0.umul_hilo[0]
.sym 70515 rvsoc.cpu0.umul_lohi[0]
.sym 70518 $auto$alumacc.cc:474:replace_alu$3181.C[2]
.sym 70520 rvsoc.cpu0.umul_lohi[1]
.sym 70521 rvsoc.cpu0.umul_hilo[1]
.sym 70522 $auto$alumacc.cc:474:replace_alu$3181.C[1]
.sym 70524 $auto$alumacc.cc:474:replace_alu$3181.C[3]
.sym 70526 rvsoc.cpu0.umul_hilo[2]
.sym 70527 rvsoc.cpu0.umul_lohi[2]
.sym 70528 $auto$alumacc.cc:474:replace_alu$3181.C[2]
.sym 70530 $auto$alumacc.cc:474:replace_alu$3181.C[4]
.sym 70532 rvsoc.cpu0.umul_hilo[3]
.sym 70533 rvsoc.cpu0.umul_lohi[3]
.sym 70534 $auto$alumacc.cc:474:replace_alu$3181.C[3]
.sym 70536 $auto$alumacc.cc:474:replace_alu$3181.C[5]
.sym 70538 rvsoc.cpu0.umul_hilo[4]
.sym 70539 rvsoc.cpu0.umul_lohi[4]
.sym 70540 $auto$alumacc.cc:474:replace_alu$3181.C[4]
.sym 70542 $auto$alumacc.cc:474:replace_alu$3181.C[6]
.sym 70544 rvsoc.cpu0.umul_lohi[5]
.sym 70545 rvsoc.cpu0.umul_hilo[5]
.sym 70546 $auto$alumacc.cc:474:replace_alu$3181.C[5]
.sym 70548 $auto$alumacc.cc:474:replace_alu$3181.C[7]
.sym 70550 rvsoc.cpu0.umul_hilo[6]
.sym 70551 rvsoc.cpu0.umul_lohi[6]
.sym 70552 $auto$alumacc.cc:474:replace_alu$3181.C[6]
.sym 70554 $auto$alumacc.cc:474:replace_alu$3181.C[8]
.sym 70556 rvsoc.cpu0.umul_lohi[7]
.sym 70557 rvsoc.cpu0.umul_hilo[7]
.sym 70558 $auto$alumacc.cc:474:replace_alu$3181.C[7]
.sym 70562 rvsoc.cpu0.E_lllhhl[24]
.sym 70563 rvsoc.cpu0.E_lllhhl[25]
.sym 70564 rvsoc.cpu0.E_lllhhl[26]
.sym 70565 rvsoc.cpu0.E_lllhhl[27]
.sym 70566 rvsoc.cpu0.E_lllhhl[28]
.sym 70567 rvsoc.cpu0.E_lllhhl[29]
.sym 70568 rvsoc.cpu0.E_lllhhl[30]
.sym 70569 rvsoc.cpu0.E_lllhhl[31]
.sym 70570 rvsoc.cpu0.D_op1[10]
.sym 70574 rvsoc.cpu0.umul_lohi[3]
.sym 70575 $abc$63009$new_n4372_
.sym 70576 rvsoc.cpu0.umul_lohi[25]
.sym 70577 rvsoc.data_wdata[28]
.sym 70578 rvsoc.cpu0.umul_hilo[2]
.sym 70579 rvsoc.cpu0.umul_lohi[7]
.sym 70580 rvsoc.cpu0.umul_hilo[0]
.sym 70582 rvsoc.cpu0.umul_lhhl[3]
.sym 70583 rvsoc.cpu0.umul_lohi[1]
.sym 70584 rvsoc.cpu0.umul_lohi[2]
.sym 70585 rvsoc.cpu0.umul_lohi[6]
.sym 70586 rvsoc.cpu0.umul_lhhl[24]
.sym 70587 rvsoc.cpu0.umul_lhhl[22]
.sym 70588 rvsoc.cpu0.umul_lhhl[25]
.sym 70589 rvsoc.cpu0.umul_lhhl[23]
.sym 70590 rvsoc.cpu0.umul_lhhl[14]
.sym 70591 $abc$63009$new_n5036_
.sym 70592 rvsoc.cpu0.umul_lhhl[15]
.sym 70593 rvsoc.cpu0.umul_lhhl[17]
.sym 70594 rvsoc.cpu0.D_op1[25]
.sym 70595 $abc$63009$new_ys__n1196_
.sym 70596 rvsoc.cpu0.umul_lhhl[9]
.sym 70597 $abc$63009$new_ys__n1731_
.sym 70598 $auto$alumacc.cc:474:replace_alu$3181.C[8]
.sym 70603 rvsoc.cpu0.umul_lohi[10]
.sym 70605 rvsoc.cpu0.umul_lohi[11]
.sym 70606 rvsoc.cpu0.umul_lohi[8]
.sym 70608 rvsoc.cpu0.umul_hilo[9]
.sym 70609 rvsoc.cpu0.umul_lohi[9]
.sym 70611 rvsoc.cpu0.umul_hilo[10]
.sym 70612 rvsoc.cpu0.umul_lohi[15]
.sym 70613 rvsoc.cpu0.umul_hilo[15]
.sym 70616 rvsoc.cpu0.umul_lohi[14]
.sym 70618 rvsoc.cpu0.umul_hilo[8]
.sym 70625 rvsoc.cpu0.umul_hilo[12]
.sym 70626 rvsoc.cpu0.umul_lohi[12]
.sym 70629 rvsoc.cpu0.umul_lohi[13]
.sym 70631 rvsoc.cpu0.umul_hilo[14]
.sym 70632 rvsoc.cpu0.umul_hilo[13]
.sym 70633 rvsoc.cpu0.umul_hilo[11]
.sym 70635 $auto$alumacc.cc:474:replace_alu$3181.C[9]
.sym 70637 rvsoc.cpu0.umul_lohi[8]
.sym 70638 rvsoc.cpu0.umul_hilo[8]
.sym 70639 $auto$alumacc.cc:474:replace_alu$3181.C[8]
.sym 70641 $auto$alumacc.cc:474:replace_alu$3181.C[10]
.sym 70643 rvsoc.cpu0.umul_lohi[9]
.sym 70644 rvsoc.cpu0.umul_hilo[9]
.sym 70645 $auto$alumacc.cc:474:replace_alu$3181.C[9]
.sym 70647 $auto$alumacc.cc:474:replace_alu$3181.C[11]
.sym 70649 rvsoc.cpu0.umul_hilo[10]
.sym 70650 rvsoc.cpu0.umul_lohi[10]
.sym 70651 $auto$alumacc.cc:474:replace_alu$3181.C[10]
.sym 70653 $auto$alumacc.cc:474:replace_alu$3181.C[12]
.sym 70655 rvsoc.cpu0.umul_lohi[11]
.sym 70656 rvsoc.cpu0.umul_hilo[11]
.sym 70657 $auto$alumacc.cc:474:replace_alu$3181.C[11]
.sym 70659 $auto$alumacc.cc:474:replace_alu$3181.C[13]
.sym 70661 rvsoc.cpu0.umul_lohi[12]
.sym 70662 rvsoc.cpu0.umul_hilo[12]
.sym 70663 $auto$alumacc.cc:474:replace_alu$3181.C[12]
.sym 70665 $auto$alumacc.cc:474:replace_alu$3181.C[14]
.sym 70667 rvsoc.cpu0.umul_hilo[13]
.sym 70668 rvsoc.cpu0.umul_lohi[13]
.sym 70669 $auto$alumacc.cc:474:replace_alu$3181.C[13]
.sym 70671 $auto$alumacc.cc:474:replace_alu$3181.C[15]
.sym 70673 rvsoc.cpu0.umul_hilo[14]
.sym 70674 rvsoc.cpu0.umul_lohi[14]
.sym 70675 $auto$alumacc.cc:474:replace_alu$3181.C[14]
.sym 70677 $auto$alumacc.cc:474:replace_alu$3181.C[16]
.sym 70679 rvsoc.cpu0.umul_lohi[15]
.sym 70680 rvsoc.cpu0.umul_hilo[15]
.sym 70681 $auto$alumacc.cc:474:replace_alu$3181.C[15]
.sym 70685 rvsoc.cpu0.E_lllhhl[32]
.sym 70686 rvsoc.cpu0.E_lllhhl[33]
.sym 70687 $abc$63009$new_n5109_
.sym 70688 $abc$63009$new_n4292_
.sym 70689 $abc$63009$new_ys__n10319_
.sym 70690 $abc$63009$new_ys__n6933_
.sym 70691 $abc$63009$new_ys__n6942_
.sym 70692 $abc$63009$new_ys__n6930_
.sym 70697 rvsoc.data_wdata[0]
.sym 70698 rvsoc.data_wdata[29]
.sym 70699 rvsoc.cpu0.umul_lhhl[13]
.sym 70700 rvsoc.cpu0.umul_lohi[8]
.sym 70701 $abc$63009$new_ys__n10315_
.sym 70702 rvsoc.cpu0.D_op2[22]
.sym 70703 rvsoc.cpu0.umul_lhhl[10]
.sym 70704 rvsoc.cpu0.umul_lohi[14]
.sym 70705 rvsoc.cpu0.umul_lhhl[11]
.sym 70706 rvsoc.cpu0.add_op12[4]
.sym 70707 rvsoc.cpu0.umul_lohi[10]
.sym 70708 rvsoc.cpu0.umul_lohi[15]
.sym 70709 rvsoc.cpu0.umul_lhhl[32]
.sym 70710 rvsoc.cpu0.umul_lhhl[30]
.sym 70711 rvsoc.cpu0.E_lllhhl[27]
.sym 70712 rvsoc.cpu0.umul_lhhl[31]
.sym 70713 $abc$63009$new_ys__n7731_inv_
.sym 70714 rvsoc.cpu0.umul_lhhl[12]
.sym 70715 rvsoc.cpu0.umul_hihi[15]
.sym 70716 rvsoc.cpu0.E_lllhhl[16]
.sym 70717 $abc$63009$new_ys__n2827_
.sym 70718 rvsoc.cpu0.umul_lhhl[26]
.sym 70719 rvsoc.cpu0.E_lllhhl[31]
.sym 70720 rvsoc.cpu0.umul_lhhl[27]
.sym 70721 $auto$alumacc.cc:474:replace_alu$3181.C[16]
.sym 70726 rvsoc.cpu0.umul_lohi[23]
.sym 70727 rvsoc.cpu0.umul_hilo[16]
.sym 70728 rvsoc.cpu0.umul_lohi[16]
.sym 70730 rvsoc.cpu0.umul_hilo[18]
.sym 70731 rvsoc.cpu0.umul_lohi[18]
.sym 70733 rvsoc.cpu0.umul_lohi[21]
.sym 70734 rvsoc.cpu0.umul_hilo[23]
.sym 70735 rvsoc.cpu0.umul_hilo[22]
.sym 70736 rvsoc.cpu0.umul_lohi[19]
.sym 70738 rvsoc.cpu0.umul_lohi[22]
.sym 70740 rvsoc.cpu0.umul_hilo[17]
.sym 70741 rvsoc.cpu0.umul_lohi[17]
.sym 70746 rvsoc.cpu0.umul_hilo[20]
.sym 70748 rvsoc.cpu0.umul_hilo[19]
.sym 70749 rvsoc.cpu0.umul_lohi[20]
.sym 70753 rvsoc.cpu0.umul_hilo[21]
.sym 70758 $auto$alumacc.cc:474:replace_alu$3181.C[17]
.sym 70760 rvsoc.cpu0.umul_hilo[16]
.sym 70761 rvsoc.cpu0.umul_lohi[16]
.sym 70762 $auto$alumacc.cc:474:replace_alu$3181.C[16]
.sym 70764 $auto$alumacc.cc:474:replace_alu$3181.C[18]
.sym 70766 rvsoc.cpu0.umul_lohi[17]
.sym 70767 rvsoc.cpu0.umul_hilo[17]
.sym 70768 $auto$alumacc.cc:474:replace_alu$3181.C[17]
.sym 70770 $auto$alumacc.cc:474:replace_alu$3181.C[19]
.sym 70772 rvsoc.cpu0.umul_lohi[18]
.sym 70773 rvsoc.cpu0.umul_hilo[18]
.sym 70774 $auto$alumacc.cc:474:replace_alu$3181.C[18]
.sym 70776 $auto$alumacc.cc:474:replace_alu$3181.C[20]
.sym 70778 rvsoc.cpu0.umul_hilo[19]
.sym 70779 rvsoc.cpu0.umul_lohi[19]
.sym 70780 $auto$alumacc.cc:474:replace_alu$3181.C[19]
.sym 70782 $auto$alumacc.cc:474:replace_alu$3181.C[21]
.sym 70784 rvsoc.cpu0.umul_lohi[20]
.sym 70785 rvsoc.cpu0.umul_hilo[20]
.sym 70786 $auto$alumacc.cc:474:replace_alu$3181.C[20]
.sym 70788 $auto$alumacc.cc:474:replace_alu$3181.C[22]
.sym 70790 rvsoc.cpu0.umul_hilo[21]
.sym 70791 rvsoc.cpu0.umul_lohi[21]
.sym 70792 $auto$alumacc.cc:474:replace_alu$3181.C[21]
.sym 70794 $auto$alumacc.cc:474:replace_alu$3181.C[23]
.sym 70796 rvsoc.cpu0.umul_lohi[22]
.sym 70797 rvsoc.cpu0.umul_hilo[22]
.sym 70798 $auto$alumacc.cc:474:replace_alu$3181.C[22]
.sym 70800 $auto$alumacc.cc:474:replace_alu$3181.C[24]
.sym 70802 rvsoc.cpu0.umul_lohi[23]
.sym 70803 rvsoc.cpu0.umul_hilo[23]
.sym 70804 $auto$alumacc.cc:474:replace_alu$3181.C[23]
.sym 70808 $abc$63009$new_ys__n6936_
.sym 70809 rvsoc.cpu0.E_mul_hihi[8]
.sym 70810 rvsoc.cpu0.E_mul_hihi[2]
.sym 70811 rvsoc.cpu0.E_mul_hihi[0]
.sym 70812 rvsoc.cpu0.E_mul_hihi[15]
.sym 70813 $abc$63009$new_ys__n6937_
.sym 70814 $abc$63009$new_n3660_
.sym 70815 $abc$63009$new_ys__n3289_inv_
.sym 70817 rvsoc.cpu0.D_op2[18]
.sym 70820 rvsoc.cpu0.umul_lohi[23]
.sym 70821 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[14]
.sym 70822 rvsoc.cpu0.umul_lohi[19]
.sym 70823 $abc$63009$new_n4092_
.sym 70824 rvsoc.cpu0.umul_lohi[16]
.sym 70825 rvsoc.cpu0.E_op1[31]
.sym 70827 rvsoc.cpu0.umul_lohi[18]
.sym 70828 rvsoc.cpu0.D_op2[20]
.sym 70829 rvsoc.cpu0.umul_lohi[17]
.sym 70830 rvsoc.data_wdata[6]
.sym 70831 $abc$63009$new_ys__n3409_
.sym 70832 rvsoc.cpu0.umul_lhhl[28]
.sym 70833 $abc$63009$new_ys__n7728_inv_
.sym 70834 rvsoc.cpu0.umul_lhhl[29]
.sym 70835 rvsoc.cpu0.mulhu_val[9]
.sym 70836 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[2]
.sym 70837 rvsoc.data_wdata[29]
.sym 70838 rvsoc.cpu0.mulhu_val[1]
.sym 70839 rvsoc.cpu0.D_op1[29]
.sym 70840 rvsoc.cpu0.mulhu_val[2]
.sym 70841 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[7]
.sym 70842 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[5]
.sym 70843 rvsoc.cpu0.D_op1[29]
.sym 70844 $auto$alumacc.cc:474:replace_alu$3181.C[24]
.sym 70849 rvsoc.cpu0.umul_hilo[30]
.sym 70850 rvsoc.cpu0.umul_lohi[24]
.sym 70851 rvsoc.cpu0.umul_lohi[31]
.sym 70854 rvsoc.cpu0.umul_lohi[26]
.sym 70858 rvsoc.cpu0.umul_lohi[25]
.sym 70859 rvsoc.cpu0.umul_hilo[25]
.sym 70862 rvsoc.cpu0.umul_hilo[24]
.sym 70863 rvsoc.cpu0.umul_hilo[31]
.sym 70865 rvsoc.cpu0.umul_lohi[27]
.sym 70867 rvsoc.cpu0.umul_hilo[28]
.sym 70870 rvsoc.cpu0.umul_lohi[29]
.sym 70872 rvsoc.cpu0.umul_lohi[28]
.sym 70877 rvsoc.cpu0.umul_lohi[30]
.sym 70878 rvsoc.cpu0.umul_hilo[29]
.sym 70879 rvsoc.cpu0.umul_hilo[27]
.sym 70880 rvsoc.cpu0.umul_hilo[26]
.sym 70881 $auto$alumacc.cc:474:replace_alu$3181.C[25]
.sym 70883 rvsoc.cpu0.umul_lohi[24]
.sym 70884 rvsoc.cpu0.umul_hilo[24]
.sym 70885 $auto$alumacc.cc:474:replace_alu$3181.C[24]
.sym 70887 $auto$alumacc.cc:474:replace_alu$3181.C[26]
.sym 70889 rvsoc.cpu0.umul_lohi[25]
.sym 70890 rvsoc.cpu0.umul_hilo[25]
.sym 70891 $auto$alumacc.cc:474:replace_alu$3181.C[25]
.sym 70893 $auto$alumacc.cc:474:replace_alu$3181.C[27]
.sym 70895 rvsoc.cpu0.umul_lohi[26]
.sym 70896 rvsoc.cpu0.umul_hilo[26]
.sym 70897 $auto$alumacc.cc:474:replace_alu$3181.C[26]
.sym 70899 $auto$alumacc.cc:474:replace_alu$3181.C[28]
.sym 70901 rvsoc.cpu0.umul_lohi[27]
.sym 70902 rvsoc.cpu0.umul_hilo[27]
.sym 70903 $auto$alumacc.cc:474:replace_alu$3181.C[27]
.sym 70905 $auto$alumacc.cc:474:replace_alu$3181.C[29]
.sym 70907 rvsoc.cpu0.umul_lohi[28]
.sym 70908 rvsoc.cpu0.umul_hilo[28]
.sym 70909 $auto$alumacc.cc:474:replace_alu$3181.C[28]
.sym 70911 $auto$alumacc.cc:474:replace_alu$3181.C[30]
.sym 70913 rvsoc.cpu0.umul_hilo[29]
.sym 70914 rvsoc.cpu0.umul_lohi[29]
.sym 70915 $auto$alumacc.cc:474:replace_alu$3181.C[29]
.sym 70917 $auto$alumacc.cc:474:replace_alu$3181.C[31]
.sym 70919 rvsoc.cpu0.umul_lohi[30]
.sym 70920 rvsoc.cpu0.umul_hilo[30]
.sym 70921 $auto$alumacc.cc:474:replace_alu$3181.C[30]
.sym 70923 $auto$alumacc.cc:474:replace_alu$3181.C[32]
.sym 70925 rvsoc.cpu0.umul_lohi[31]
.sym 70926 rvsoc.cpu0.umul_hilo[31]
.sym 70927 $auto$alumacc.cc:474:replace_alu$3181.C[31]
.sym 70932 rvsoc.cpu0.mulhu_val[1]
.sym 70933 rvsoc.cpu0.mulhu_val[2]
.sym 70934 rvsoc.cpu0.mulhu_val[3]
.sym 70935 rvsoc.cpu0.mulhu_val[4]
.sym 70936 rvsoc.cpu0.mulhu_val[5]
.sym 70937 rvsoc.cpu0.mulhu_val[6]
.sym 70938 rvsoc.cpu0.mulhu_val[7]
.sym 70939 rvsoc.cpu0.cpu_rs2[25]
.sym 70942 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[2]
.sym 70943 rvsoc.cpu0.D_op2[4]
.sym 70944 rvsoc.uart0.div[22]
.sym 70945 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[23]
.sym 70946 rvsoc.uart0.div[24]
.sym 70947 rvsoc.cpu0.umul_lohi[31]
.sym 70948 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[24]
.sym 70949 rvsoc.data_wdata[21]
.sym 70950 rvsoc.cpu0.umul_lohi[26]
.sym 70951 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[12]
.sym 70952 rvsoc.cpu0.D_op1[6]
.sym 70953 rvsoc.cpu0.umul_hilo[30]
.sym 70954 rvsoc.cpu0.umul_lohi[24]
.sym 70955 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[8]
.sym 70956 rvsoc.cpu0.umul_lohi[29]
.sym 70957 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[9]
.sym 70958 rvsoc.cpu0.mulhu_val[5]
.sym 70959 rvsoc.cpu0.E_mul_hihi[15]
.sym 70960 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[13]
.sym 70961 $abc$63009$new_ys__n6940_
.sym 70962 $abc$63009$new_ys__n6952_
.sym 70963 rvsoc.cpu0.umul_lohi[30]
.sym 70964 rvsoc.data_wdata[18]
.sym 70965 rvsoc.cpu0.mulhu_val[11]
.sym 70966 $abc$63009$new_n3616_
.sym 70967 $auto$alumacc.cc:474:replace_alu$3181.C[32]
.sym 70975 rvsoc.data_wdata[18]
.sym 70977 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[21]
.sym 70978 $abc$63009$new_ys__n6952_
.sym 70980 rvsoc.cpu0.E_op2[31]
.sym 70981 $abc$63009$new_ys__n6949_
.sym 70983 rvsoc.cpu0.E_mul_hihi[0]
.sym 70986 rvsoc.cpu0.E_lllhhl[16]
.sym 70989 rvsoc.cpu0.E_op1[31]
.sym 70994 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[15]
.sym 70995 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[15]
.sym 70996 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[24]
.sym 70997 $abc$63009$new_ys__n6943_
.sym 70998 rvsoc.cpu0.mulhu_val[10]
.sym 70999 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 71001 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[10]
.sym 71003 rvsoc.cpu0.mulhu_val[15]
.sym 71008 $auto$alumacc.cc:474:replace_alu$3181.C[32]
.sym 71012 rvsoc.cpu0.mulhu_val[15]
.sym 71013 rvsoc.cpu0.E_op1[31]
.sym 71014 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[15]
.sym 71017 $abc$63009$new_ys__n6952_
.sym 71018 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[24]
.sym 71020 rvsoc.cpu0.E_op2[31]
.sym 71023 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[15]
.sym 71024 $abc$63009$new_ys__n6943_
.sym 71025 rvsoc.cpu0.E_op2[31]
.sym 71030 rvsoc.cpu0.E_op1[31]
.sym 71031 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[10]
.sym 71032 rvsoc.cpu0.mulhu_val[10]
.sym 71037 rvsoc.cpu0.E_lllhhl[16]
.sym 71038 rvsoc.cpu0.E_mul_hihi[0]
.sym 71041 $abc$63009$new_ys__n6949_
.sym 71042 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[21]
.sym 71044 rvsoc.cpu0.E_op2[31]
.sym 71047 rvsoc.data_wdata[18]
.sym 71051 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 71052 rvsoc.clkn
.sym 71053 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 71054 rvsoc.cpu0.mulhu_val[8]
.sym 71055 rvsoc.cpu0.mulhu_val[9]
.sym 71056 rvsoc.cpu0.mulhu_val[10]
.sym 71057 rvsoc.cpu0.mulhu_val[11]
.sym 71058 rvsoc.cpu0.mulhu_val[12]
.sym 71059 rvsoc.cpu0.mulhu_val[13]
.sym 71060 rvsoc.cpu0.mulhu_val[14]
.sym 71061 rvsoc.cpu0.mulhu_val[15]
.sym 71062 rvsoc.cpu0.E_mul_hihi[7]
.sym 71065 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[5]
.sym 71066 $abc$63009$new_ys__n1274_
.sym 71067 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 71068 rvsoc.cpu0.mulhu_val[0]
.sym 71069 rvsoc.cpu0.mulhu_val[3]
.sym 71070 rvsoc.cpu0.E_mul_hihi[1]
.sym 71071 $abc$63009$new_ys__n3281_inv_
.sym 71072 $abc$63009$new_n5490_
.sym 71073 $abc$63009$new_n5046_
.sym 71074 $abc$63009$new_ys__n41_inv_
.sym 71075 rvsoc.cpu0.mulhu_val[1]
.sym 71076 rvsoc.cpu0.E_op2[31]
.sym 71077 rvsoc.cpu0.mulhu_val[2]
.sym 71078 rvsoc.cpu0.D_op1[25]
.sym 71080 rvsoc.data_wdata[0]
.sym 71082 $abc$63009$auto$rtlil.cc:1819:NotGate$62435
.sym 71084 $abc$63009$new_ys__n1731_
.sym 71085 rvsoc.cpu0.mulhu_val[15]
.sym 71086 rvsoc.cpu0.mulhu_val[6]
.sym 71087 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[10]
.sym 71088 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 71089 rvsoc.cpu0.D_op2[23]
.sym 71096 rvsoc.cpu0.mulhu_val[1]
.sym 71097 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[6]
.sym 71098 rvsoc.cpu0.mulhu_val[3]
.sym 71099 rvsoc.cpu0.mulhu_val[4]
.sym 71100 rvsoc.cpu0.mulhu_val[5]
.sym 71101 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[1]
.sym 71102 rvsoc.cpu0.mulhu_val[7]
.sym 71105 rvsoc.cpu0.mulhu_val[2]
.sym 71106 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[3]
.sym 71108 rvsoc.cpu0.mulhu_val[0]
.sym 71109 rvsoc.cpu0.mulhu_val[6]
.sym 71111 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[7]
.sym 71115 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[2]
.sym 71118 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[0]
.sym 71125 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[4]
.sym 71126 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[5]
.sym 71127 $auto$alumacc.cc:474:replace_alu$3214.C[1]
.sym 71129 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[0]
.sym 71130 rvsoc.cpu0.mulhu_val[0]
.sym 71133 $auto$alumacc.cc:474:replace_alu$3214.C[2]
.sym 71135 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[1]
.sym 71136 rvsoc.cpu0.mulhu_val[1]
.sym 71137 $auto$alumacc.cc:474:replace_alu$3214.C[1]
.sym 71139 $auto$alumacc.cc:474:replace_alu$3214.C[3]
.sym 71141 rvsoc.cpu0.mulhu_val[2]
.sym 71142 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[2]
.sym 71143 $auto$alumacc.cc:474:replace_alu$3214.C[2]
.sym 71145 $auto$alumacc.cc:474:replace_alu$3214.C[4]
.sym 71147 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[3]
.sym 71148 rvsoc.cpu0.mulhu_val[3]
.sym 71149 $auto$alumacc.cc:474:replace_alu$3214.C[3]
.sym 71151 $auto$alumacc.cc:474:replace_alu$3214.C[5]
.sym 71153 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[4]
.sym 71154 rvsoc.cpu0.mulhu_val[4]
.sym 71155 $auto$alumacc.cc:474:replace_alu$3214.C[4]
.sym 71157 $auto$alumacc.cc:474:replace_alu$3214.C[6]
.sym 71159 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[5]
.sym 71160 rvsoc.cpu0.mulhu_val[5]
.sym 71161 $auto$alumacc.cc:474:replace_alu$3214.C[5]
.sym 71163 $auto$alumacc.cc:474:replace_alu$3214.C[7]
.sym 71165 rvsoc.cpu0.mulhu_val[6]
.sym 71166 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[6]
.sym 71167 $auto$alumacc.cc:474:replace_alu$3214.C[6]
.sym 71169 $auto$alumacc.cc:474:replace_alu$3214.C[8]
.sym 71171 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[7]
.sym 71172 rvsoc.cpu0.mulhu_val[7]
.sym 71173 $auto$alumacc.cc:474:replace_alu$3214.C[7]
.sym 71177 rvsoc.cpu0.mulhu_val[16]
.sym 71178 rvsoc.cpu0.mulhu_val[17]
.sym 71179 rvsoc.cpu0.mulhu_val[18]
.sym 71180 rvsoc.cpu0.mulhu_val[19]
.sym 71181 rvsoc.cpu0.mulhu_val[20]
.sym 71182 rvsoc.cpu0.mulhu_val[21]
.sym 71183 rvsoc.cpu0.mulhu_val[22]
.sym 71184 rvsoc.cpu0.mulhu_val[23]
.sym 71189 $abc$63009$new_ys__n1275_
.sym 71190 $abc$63009$new_n5045_
.sym 71191 rvsoc.cpu0.E_mul_hihi[10]
.sym 71192 rvsoc.cpu0.mulhu_val[11]
.sym 71193 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[10]
.sym 71194 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 71195 $abc$63009$new_ys__n2345_
.sym 71196 rvsoc.cpu0.mulhu_val[8]
.sym 71197 $abc$63009$new_ys__n6944_
.sym 71198 rvsoc.cpu0.umul_lohi[27]
.sym 71199 $abc$63009$new_ys__n3273_inv_
.sym 71200 rvsoc.cpu0.mulhu_val[10]
.sym 71202 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[22]
.sym 71203 rvsoc.cpu0.D_op2[19]
.sym 71204 rvsoc.cpu0.E_lllhhl[31]
.sym 71205 rvsoc.cpu0.mulhu_val[12]
.sym 71206 rvsoc.cpu0.mulhu_val[22]
.sym 71207 rvsoc.cpu0.mulhu_val[13]
.sym 71208 rvsoc.cpu0.D_op1[20]
.sym 71210 rvsoc.cpu0.mulhu_val[16]
.sym 71211 rvsoc.cpu0.E_lllhhl[27]
.sym 71213 $auto$alumacc.cc:474:replace_alu$3214.C[8]
.sym 71220 rvsoc.cpu0.mulhu_val[10]
.sym 71221 rvsoc.cpu0.mulhu_val[11]
.sym 71222 rvsoc.cpu0.mulhu_val[12]
.sym 71223 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[10]
.sym 71225 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[12]
.sym 71226 rvsoc.cpu0.mulhu_val[8]
.sym 71227 rvsoc.cpu0.mulhu_val[9]
.sym 71228 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[15]
.sym 71230 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[13]
.sym 71231 rvsoc.cpu0.mulhu_val[13]
.sym 71232 rvsoc.cpu0.mulhu_val[14]
.sym 71233 rvsoc.cpu0.mulhu_val[15]
.sym 71234 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[14]
.sym 71237 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[9]
.sym 71247 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[11]
.sym 71249 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[8]
.sym 71250 $auto$alumacc.cc:474:replace_alu$3214.C[9]
.sym 71252 rvsoc.cpu0.mulhu_val[8]
.sym 71253 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[8]
.sym 71254 $auto$alumacc.cc:474:replace_alu$3214.C[8]
.sym 71256 $auto$alumacc.cc:474:replace_alu$3214.C[10]
.sym 71258 rvsoc.cpu0.mulhu_val[9]
.sym 71259 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[9]
.sym 71260 $auto$alumacc.cc:474:replace_alu$3214.C[9]
.sym 71262 $auto$alumacc.cc:474:replace_alu$3214.C[11]
.sym 71264 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[10]
.sym 71265 rvsoc.cpu0.mulhu_val[10]
.sym 71266 $auto$alumacc.cc:474:replace_alu$3214.C[10]
.sym 71268 $auto$alumacc.cc:474:replace_alu$3214.C[12]
.sym 71270 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[11]
.sym 71271 rvsoc.cpu0.mulhu_val[11]
.sym 71272 $auto$alumacc.cc:474:replace_alu$3214.C[11]
.sym 71274 $auto$alumacc.cc:474:replace_alu$3214.C[13]
.sym 71276 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[12]
.sym 71277 rvsoc.cpu0.mulhu_val[12]
.sym 71278 $auto$alumacc.cc:474:replace_alu$3214.C[12]
.sym 71280 $auto$alumacc.cc:474:replace_alu$3214.C[14]
.sym 71282 rvsoc.cpu0.mulhu_val[13]
.sym 71283 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[13]
.sym 71284 $auto$alumacc.cc:474:replace_alu$3214.C[13]
.sym 71286 $auto$alumacc.cc:474:replace_alu$3214.C[15]
.sym 71288 rvsoc.cpu0.mulhu_val[14]
.sym 71289 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[14]
.sym 71290 $auto$alumacc.cc:474:replace_alu$3214.C[14]
.sym 71292 $auto$alumacc.cc:474:replace_alu$3214.C[16]
.sym 71294 rvsoc.cpu0.mulhu_val[15]
.sym 71295 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[15]
.sym 71296 $auto$alumacc.cc:474:replace_alu$3214.C[15]
.sym 71300 rvsoc.cpu0.mulhu_val[24]
.sym 71301 rvsoc.cpu0.mulhu_val[25]
.sym 71302 rvsoc.cpu0.mulhu_val[26]
.sym 71303 rvsoc.cpu0.mulhu_val[27]
.sym 71304 rvsoc.cpu0.mulhu_val[28]
.sym 71305 rvsoc.cpu0.mulhu_val[29]
.sym 71306 rvsoc.cpu0.mulhu_val[30]
.sym 71307 rvsoc.cpu0.mulhu_val[31]
.sym 71308 rvsoc.cpu0.E_mul_hihi[17]
.sym 71313 $abc$63009$new_ys__n6948_
.sym 71314 $abc$63009$new_ys__n3409_
.sym 71315 rvsoc.cpu0.mulhu_val[19]
.sym 71316 $abc$63009$new_n5279_
.sym 71317 $abc$63009$new_n5046_
.sym 71318 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[30]
.sym 71319 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[4]
.sym 71320 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[3]
.sym 71321 rvsoc.cpu0.mulhu_val[17]
.sym 71322 $abc$63009$new_ys__n6949_
.sym 71323 rvsoc.cpu0.mulhu_val[18]
.sym 71324 rvsoc.cpu0.D_op1[22]
.sym 71325 rvsoc.cpu0.D_op1[27]
.sym 71326 rvsoc.cpu0.D_op2[26]
.sym 71327 rvsoc.cpu0.E_mul_hihi[23]
.sym 71329 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 71330 rvsoc.data_wdata[29]
.sym 71331 rvsoc.cpu0.mulhu_val[31]
.sym 71332 $abc$63009$new_ys__n6959_
.sym 71333 rvsoc.cpu0.D_op1[30]
.sym 71334 rvsoc.cpu0.E_mul_hihi[20]
.sym 71335 rvsoc.cpu0.D_op1[29]
.sym 71336 $auto$alumacc.cc:474:replace_alu$3214.C[16]
.sym 71341 rvsoc.cpu0.mulhu_val[16]
.sym 71344 rvsoc.cpu0.mulhu_val[19]
.sym 71345 rvsoc.cpu0.mulhu_val[20]
.sym 71347 rvsoc.cpu0.mulhu_val[22]
.sym 71348 rvsoc.cpu0.mulhu_val[23]
.sym 71349 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[17]
.sym 71350 rvsoc.cpu0.mulhu_val[17]
.sym 71351 rvsoc.cpu0.mulhu_val[18]
.sym 71354 rvsoc.cpu0.mulhu_val[21]
.sym 71357 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[19]
.sym 71358 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[20]
.sym 71360 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[22]
.sym 71363 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[18]
.sym 71364 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[21]
.sym 71365 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[16]
.sym 71372 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[23]
.sym 71373 $auto$alumacc.cc:474:replace_alu$3214.C[17]
.sym 71375 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[16]
.sym 71376 rvsoc.cpu0.mulhu_val[16]
.sym 71377 $auto$alumacc.cc:474:replace_alu$3214.C[16]
.sym 71379 $auto$alumacc.cc:474:replace_alu$3214.C[18]
.sym 71381 rvsoc.cpu0.mulhu_val[17]
.sym 71382 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[17]
.sym 71383 $auto$alumacc.cc:474:replace_alu$3214.C[17]
.sym 71385 $auto$alumacc.cc:474:replace_alu$3214.C[19]
.sym 71387 rvsoc.cpu0.mulhu_val[18]
.sym 71388 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[18]
.sym 71389 $auto$alumacc.cc:474:replace_alu$3214.C[18]
.sym 71391 $auto$alumacc.cc:474:replace_alu$3214.C[20]
.sym 71393 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[19]
.sym 71394 rvsoc.cpu0.mulhu_val[19]
.sym 71395 $auto$alumacc.cc:474:replace_alu$3214.C[19]
.sym 71397 $auto$alumacc.cc:474:replace_alu$3214.C[21]
.sym 71399 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[20]
.sym 71400 rvsoc.cpu0.mulhu_val[20]
.sym 71401 $auto$alumacc.cc:474:replace_alu$3214.C[20]
.sym 71403 $auto$alumacc.cc:474:replace_alu$3214.C[22]
.sym 71405 rvsoc.cpu0.mulhu_val[21]
.sym 71406 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[21]
.sym 71407 $auto$alumacc.cc:474:replace_alu$3214.C[21]
.sym 71409 $auto$alumacc.cc:474:replace_alu$3214.C[23]
.sym 71411 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[22]
.sym 71412 rvsoc.cpu0.mulhu_val[22]
.sym 71413 $auto$alumacc.cc:474:replace_alu$3214.C[22]
.sym 71415 $auto$alumacc.cc:474:replace_alu$3214.C[24]
.sym 71417 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[23]
.sym 71418 rvsoc.cpu0.mulhu_val[23]
.sym 71419 $auto$alumacc.cc:474:replace_alu$3214.C[23]
.sym 71423 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[25]
.sym 71424 $abc$63009$new_ys__n6952_
.sym 71425 $abc$63009$new_ys__n6959_
.sym 71426 rvsoc.cpu0.D_op1[20]
.sym 71427 $abc$63009$new_ys__n6953_
.sym 71428 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[31]
.sym 71429 rvsoc.cpu0.D_op1[22]
.sym 71430 $abc$63009$new_ys__n6951_
.sym 71435 rvsoc.cpu0.E_mul_hihi[27]
.sym 71436 rvsoc.cpu0.mulhu_val[30]
.sym 71437 rvsoc.spi0.status[0]
.sym 71438 rvsoc.cpu0.mulhu_val[27]
.sym 71439 rvsoc.cpu0.D_op1[18]
.sym 71440 rvsoc.cpu0.D_op1[21]
.sym 71441 rvsoc.cpu0.D_op1[1]
.sym 71442 rvsoc.cpu0.mulhu_val[24]
.sym 71443 rvsoc.cpu0.E_mul_hihi[29]
.sym 71444 rvsoc.cpu0.mulhu_val[25]
.sym 71445 rvsoc.cpu0.E_mul_hihi[28]
.sym 71446 rvsoc.cpu0.mulhu_val[26]
.sym 71447 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[13]
.sym 71450 rvsoc.data_wdata[31]
.sym 71451 rvsoc.data_wdata[20]
.sym 71452 rvsoc.cpu0.D_op1[22]
.sym 71454 $abc$63009$new_ys__n6951_
.sym 71457 rvsoc.cpu0.D_op1[23]
.sym 71458 $abc$63009$new_ys__n6952_
.sym 71459 $auto$alumacc.cc:474:replace_alu$3214.C[24]
.sym 71464 rvsoc.cpu0.mulhu_val[24]
.sym 71465 rvsoc.cpu0.mulhu_val[25]
.sym 71466 rvsoc.cpu0.mulhu_val[26]
.sym 71467 rvsoc.cpu0.mulhu_val[27]
.sym 71468 rvsoc.cpu0.mulhu_val[28]
.sym 71469 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[26]
.sym 71470 rvsoc.cpu0.mulhu_val[30]
.sym 71471 rvsoc.cpu0.mulhu_val[31]
.sym 71476 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[30]
.sym 71477 rvsoc.cpu0.mulhu_val[29]
.sym 71480 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[25]
.sym 71483 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[28]
.sym 71487 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[24]
.sym 71488 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[29]
.sym 71489 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[27]
.sym 71493 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[31]
.sym 71496 $auto$alumacc.cc:474:replace_alu$3214.C[25]
.sym 71498 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[24]
.sym 71499 rvsoc.cpu0.mulhu_val[24]
.sym 71500 $auto$alumacc.cc:474:replace_alu$3214.C[24]
.sym 71502 $auto$alumacc.cc:474:replace_alu$3214.C[26]
.sym 71504 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[25]
.sym 71505 rvsoc.cpu0.mulhu_val[25]
.sym 71506 $auto$alumacc.cc:474:replace_alu$3214.C[25]
.sym 71508 $auto$alumacc.cc:474:replace_alu$3214.C[27]
.sym 71510 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[26]
.sym 71511 rvsoc.cpu0.mulhu_val[26]
.sym 71512 $auto$alumacc.cc:474:replace_alu$3214.C[26]
.sym 71514 $auto$alumacc.cc:474:replace_alu$3214.C[28]
.sym 71516 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[27]
.sym 71517 rvsoc.cpu0.mulhu_val[27]
.sym 71518 $auto$alumacc.cc:474:replace_alu$3214.C[27]
.sym 71520 $auto$alumacc.cc:474:replace_alu$3214.C[29]
.sym 71522 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[28]
.sym 71523 rvsoc.cpu0.mulhu_val[28]
.sym 71524 $auto$alumacc.cc:474:replace_alu$3214.C[28]
.sym 71526 $auto$alumacc.cc:474:replace_alu$3214.C[30]
.sym 71528 rvsoc.cpu0.mulhu_val[29]
.sym 71529 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[29]
.sym 71530 $auto$alumacc.cc:474:replace_alu$3214.C[29]
.sym 71532 $auto$alumacc.cc:474:replace_alu$3214.C[31]
.sym 71534 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[30]
.sym 71535 rvsoc.cpu0.mulhu_val[30]
.sym 71536 $auto$alumacc.cc:474:replace_alu$3214.C[30]
.sym 71539 rvsoc.cpu0.mulhu_val[31]
.sym 71540 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[31]
.sym 71542 $auto$alumacc.cc:474:replace_alu$3214.C[31]
.sym 71546 rvsoc.cpu0.D_op1[27]
.sym 71547 rvsoc.cpu0.D_op1[25]
.sym 71548 rvsoc.cpu0.D_op1[31]
.sym 71549 rvsoc.cpu0.D_op1[23]
.sym 71550 rvsoc.cpu0.D_op1[30]
.sym 71551 rvsoc.cpu0.D_op1[29]
.sym 71552 rvsoc.cpu0.D_op1[17]
.sym 71553 $abc$63009$new_n5584_
.sym 71558 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[26]
.sym 71559 rvsoc.cpu0.D_op1[22]
.sym 71560 rvsoc.cpu0.D_op1[28]
.sym 71561 rvsoc.cpu0.D_op1[20]
.sym 71562 rvsoc.cpu0.D_op1[24]
.sym 71564 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[26]
.sym 71565 rvsoc.cpu0.D_op2[1]
.sym 71566 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[27]
.sym 71568 rvsoc.data_wdata[26]
.sym 71569 $abc$63009$new_ys__n6959_
.sym 71570 $abc$63009$auto$rtlil.cc:1819:NotGate$62435
.sym 71573 rvsoc.cpu0.D_op1[21]
.sym 71574 $abc$63009$auto$rtlil.cc:1819:NotGate$62435
.sym 71576 rvsoc.cpu0.cpu_rs1[30]
.sym 71577 rvsoc.cpu0.D_op2[23]
.sym 71580 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 71581 rvsoc.cpu0.D_op1[25]
.sym 71590 rvsoc.cpu0.E_op2[4]
.sym 71592 rvsoc.cpu0.E_op2[3]
.sym 71594 rvsoc.cpu0.E_op2[2]
.sym 71598 rvsoc.cpu0.D_op2[26]
.sym 71604 rvsoc.cpu0.E_op2[19]
.sym 71605 rvsoc.cpu0.E_op2[26]
.sym 71612 rvsoc.cpu0.D_op2[2]
.sym 71615 rvsoc.cpu0.D_op2[19]
.sym 71621 rvsoc.cpu0.E_op2[3]
.sym 71628 rvsoc.cpu0.D_op2[19]
.sym 71634 rvsoc.cpu0.D_op2[26]
.sym 71640 rvsoc.cpu0.E_op2[4]
.sym 71645 rvsoc.cpu0.E_op2[19]
.sym 71651 rvsoc.cpu0.E_op2[26]
.sym 71657 rvsoc.cpu0.E_op2[2]
.sym 71663 rvsoc.cpu0.D_op2[2]
.sym 71666 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 71667 rvsoc.clka
.sym 71678 rvsoc.cpu0.D_op1[29]
.sym 71681 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 71682 rvsoc.cpu0.D_op1[17]
.sym 71683 rvsoc.cpu0.D_op1[9]
.sym 71684 rvsoc.cpu0.D_op1[23]
.sym 71685 rvsoc.cpu0.D_op2[1]
.sym 71688 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 71689 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58065
.sym 71690 rvsoc.cpu0.D_op1[25]
.sym 71691 $abc$63009$new_ys__n2828_
.sym 71692 rvsoc.cpu0.D_op1[31]
.sym 71698 rvsoc.cpu0.D_op2[2]
.sym 71701 rvsoc.cpu0.D_op2[19]
.sym 71712 rvsoc.cpu0.E_op2[13]
.sym 71714 rvsoc.cpu0.E_op2[23]
.sym 71730 rvsoc.cpu0.D_op2[5]
.sym 71733 rvsoc.cpu0.E_op2[5]
.sym 71737 rvsoc.cpu0.D_op2[23]
.sym 71739 rvsoc.cpu0.D_op2[13]
.sym 71740 rvsoc.cpu0.D_op2[4]
.sym 71745 rvsoc.cpu0.E_op2[13]
.sym 71752 rvsoc.cpu0.E_op2[23]
.sym 71755 rvsoc.cpu0.D_op2[13]
.sym 71761 rvsoc.cpu0.D_op2[4]
.sym 71767 rvsoc.cpu0.D_op2[23]
.sym 71780 rvsoc.cpu0.E_op2[5]
.sym 71788 rvsoc.cpu0.D_op2[5]
.sym 71789 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 71790 rvsoc.clka
.sym 71802 rvsoc.cpu0.D_op2[20]
.sym 71805 $abc$63009$new_n4108_
.sym 71810 rvsoc.cpu0.E_op1[9]
.sym 71865 rvsoc.uart0.status[0]
.sym 71867 rvsoc.gpio0.data[4]
.sym 71869 rvsoc.gpio0.dir[4]
.sym 71870 rvsoc.gpio0.data[5]
.sym 71872 rvsoc.gpio0.dir[5]
.sym 71877 rvsoc.gpio0.data[5]
.sym 71884 rvsoc.gpio0.dir[4]
.sym 71885 rvsoc.gpio0.data[4]
.sym 71887 rvsoc.gpio0.dir[5]
.sym 71896 rvsoc.mem_vdata[2][25]
.sym 71905 $abc$63009$new_n5032_
.sym 71906 $abc$63009$new_n4008_
.sym 71910 rvsoc.mem_vdata[15][25]
.sym 71913 $abc$63009$new_n3455_
.sym 71916 $abc$63009$new_ys__n12431_inv_
.sym 71922 $abc$63009$new_ys__n2292_inv_
.sym 71923 $abc$63009$new_ys__n11180_inv_
.sym 71924 rvsoc.gpio0.dir[4]
.sym 71926 rvsoc.gpio0.dir[7]
.sym 71927 rvsoc.gpio0.dir[5]
.sym 71934 rvsoc.gpio0.data[7]
.sym 71935 rvsoc.code_adrs[28]
.sym 71936 rvsoc.code_adrs[29]
.sym 71937 rvsoc.data_adrs[28]
.sym 71938 p13
.sym 71939 rvsoc.gpio0.data[6]
.sym 71940 p21
.sym 71941 rvsoc.code_adrs[5]
.sym 71942 rvsoc.gpio0.data[5]
.sym 71943 rvsoc.mem_vdata[1][25]
.sym 71944 $abc$63009$new_ys__n2292_inv_
.sym 71945 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 71946 rvsoc.mem_vdata[0][25]
.sym 71947 rvsoc.gpio0.dir[6]
.sym 71948 p20
.sym 71949 rvsoc.gpio0.dir[7]
.sym 71952 $abc$63009$new_ys__n5911_
.sym 71954 rvsoc.mem_vdata[2][25]
.sym 71959 rvsoc.gpio0.dir[5]
.sym 71960 rvsoc.mem_vdata[3][25]
.sym 71961 rvsoc.data_adrs[5]
.sym 71963 rvsoc.data_adrs[29]
.sym 71964 $PACKER_GND_NET
.sym 71967 rvsoc.code_adrs[29]
.sym 71968 rvsoc.code_adrs[28]
.sym 71969 rvsoc.mem_vdata[1][25]
.sym 71970 rvsoc.mem_vdata[3][25]
.sym 71973 rvsoc.data_adrs[28]
.sym 71974 rvsoc.mem_vdata[2][25]
.sym 71975 rvsoc.mem_vdata[0][25]
.sym 71976 rvsoc.data_adrs[29]
.sym 71982 $PACKER_GND_NET
.sym 71985 rvsoc.gpio0.data[5]
.sym 71986 p21
.sym 71987 $abc$63009$new_ys__n2292_inv_
.sym 71988 rvsoc.gpio0.dir[5]
.sym 71991 rvsoc.gpio0.dir[6]
.sym 71992 $abc$63009$new_ys__n2292_inv_
.sym 71993 p13
.sym 71994 rvsoc.gpio0.data[6]
.sym 71997 rvsoc.mem_vdata[3][25]
.sym 71998 rvsoc.data_adrs[29]
.sym 71999 rvsoc.data_adrs[28]
.sym 72000 rvsoc.mem_vdata[1][25]
.sym 72003 rvsoc.data_adrs[5]
.sym 72005 $abc$63009$new_ys__n5911_
.sym 72006 rvsoc.code_adrs[5]
.sym 72009 p20
.sym 72010 rvsoc.gpio0.data[7]
.sym 72011 $abc$63009$new_ys__n2292_inv_
.sym 72012 rvsoc.gpio0.dir[7]
.sym 72013 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 72014 rvsoc.clkn
.sym 72016 p13
.sym 72018 p20
.sym 72024 rvsoc.mem_vdata[2][24]
.sym 72028 rvsoc.gpio0.data[7]
.sym 72032 rvsoc.eram.adrs[4]
.sym 72033 rvsoc.data_wdata[11]
.sym 72034 rvsoc.data_wdata[25]
.sym 72036 rvsoc.uart0.cfg[16]
.sym 72039 rvsoc.gpio0.data[6]
.sym 72040 rvsoc.data_wdata[16]
.sym 72041 rvsoc.code_adrs[5]
.sym 72042 rvsoc.gpio0.data[5]
.sym 72043 rvsoc.gpio0.dir[4]
.sym 72044 rvsoc.gpio0.data[6]
.sym 72048 rvsoc.eram.adrs[10]
.sym 72049 $PACKER_VCC_NET
.sym 72052 rvsoc.eram.adrs[0]
.sym 72053 rvsoc.gpio0.dir[5]
.sym 72054 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 72055 $PACKER_VCC_NET
.sym 72059 rvsoc.eram.adrs[0]
.sym 72061 rvsoc.cram.adrs[8]
.sym 72062 rvsoc.data_wdata[24]
.sym 72065 rvsoc.data_wdata[7]
.sym 72066 rvsoc.cram.adrs[3]
.sym 72068 rvsoc.data_adrs[10]
.sym 72069 rvsoc.mem_vdata[3][7]
.sym 72070 rvsoc.mem_vdata[2][9]
.sym 72071 rvsoc.eram.adrs[3]
.sym 72073 rvsoc.eram.adrs[8]
.sym 72076 rvsoc.bootram.adrs[4]
.sym 72079 rvsoc.eram.adrs[6]
.sym 72080 rvsoc.mem_vdata[0][24]
.sym 72081 rvsoc.bootram.adrs[8]
.sym 72082 $PACKER_VCC_NET
.sym 72083 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 72084 rvsoc.mem_vdata[2][8]
.sym 72086 rvsoc.mem_vdata[2][10]
.sym 72097 $abc$63009$new_n4050_
.sym 72098 $abc$63009$new_n5067_
.sym 72101 rvsoc.mem_vdata[0][24]
.sym 72102 $abc$63009$new_n5068_
.sym 72103 $abc$63009$new_n4048_
.sym 72104 $abc$63009$new_ys__n5911_
.sym 72105 $abc$63009$new_n5200_
.sym 72106 rvsoc.mem_vdata[0][29]
.sym 72109 $abc$63009$new_n4049_
.sym 72110 $abc$63009$new_n5033_
.sym 72111 $abc$63009$new_n5034_
.sym 72112 rvsoc.code_adrs[10]
.sym 72113 $abc$63009$new_n5201_
.sym 72115 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 72116 $abc$63009$new_n5953_
.sym 72117 rvsoc.data_wdata[24]
.sym 72119 rvsoc.data_adrs[29]
.sym 72121 rvsoc.mem_vdata[2][29]
.sym 72122 $abc$63009$new_n3088_
.sym 72123 rvsoc.data_adrs[28]
.sym 72124 rvsoc.data_adrs[10]
.sym 72125 rvsoc.mem_vdata[2][24]
.sym 72126 $abc$63009$new_n5941_
.sym 72127 rvsoc.code_adrs[30]
.sym 72128 rvsoc.data_adrs[30]
.sym 72130 rvsoc.data_adrs[29]
.sym 72131 rvsoc.data_adrs[28]
.sym 72132 rvsoc.mem_vdata[0][29]
.sym 72133 rvsoc.mem_vdata[2][29]
.sym 72136 $abc$63009$new_n4049_
.sym 72137 $abc$63009$new_n4050_
.sym 72138 rvsoc.code_adrs[30]
.sym 72139 $abc$63009$new_n4048_
.sym 72142 rvsoc.data_wdata[24]
.sym 72148 $abc$63009$new_n5068_
.sym 72149 $abc$63009$new_n5941_
.sym 72150 $abc$63009$new_n5067_
.sym 72151 rvsoc.data_adrs[30]
.sym 72154 rvsoc.data_adrs[30]
.sym 72155 $abc$63009$new_n5200_
.sym 72156 $abc$63009$new_n5201_
.sym 72157 $abc$63009$new_n5953_
.sym 72160 $abc$63009$new_n5034_
.sym 72161 $abc$63009$new_n5033_
.sym 72163 $abc$63009$new_n3088_
.sym 72166 rvsoc.data_adrs[10]
.sym 72167 $abc$63009$new_ys__n5911_
.sym 72168 rvsoc.code_adrs[10]
.sym 72172 rvsoc.mem_vdata[2][24]
.sym 72173 rvsoc.data_adrs[29]
.sym 72174 rvsoc.data_adrs[28]
.sym 72175 rvsoc.mem_vdata[0][24]
.sym 72176 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 72177 rvsoc.clkn
.sym 72180 rvsoc.mem_vdata[15][7]
.sym 72182 rvsoc.mem_vdata[15][6]
.sym 72184 rvsoc.mem_vdata[15][5]
.sym 72186 rvsoc.mem_vdata[15][4]
.sym 72188 rvsoc.mem_vdata[0][11]
.sym 72189 rvsoc.cpu0.E_actv_pc[2]
.sym 72191 rvsoc.resetn
.sym 72192 rvsoc.cram.adrs[3]
.sym 72193 rvsoc.eram.adrs[4]
.sym 72194 $abc$63009$new_ys__n11180_inv_
.sym 72195 rvsoc.mem_vdata[0][15]
.sym 72196 rvsoc.mem_vdata[1][9]
.sym 72197 rvsoc.code_adrs[29]
.sym 72198 rvsoc.gpio0.dir[7]
.sym 72199 rvsoc.mem_vdata[1][9]
.sym 72200 $abc$63009$techmap$techmap4075\rvsoc.eram.bram_mem.15.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4050_Y
.sym 72202 rvsoc.code_adrs[29]
.sym 72204 $abc$63009$new_n3088_
.sym 72205 rvsoc.mem_vdata[2][13]
.sym 72206 $abc$63009$new_n5942_
.sym 72209 $abc$63009$auto$wreduce.cc:452:run$2917[7]
.sym 72210 $abc$63009$new_n5205_
.sym 72213 rvsoc.data_wdata[2]
.sym 72214 rvsoc.mem_vdata[15][7]
.sym 72220 rvsoc.mem_vdata[4][25]
.sym 72221 $abc$63009$new_n4010_
.sym 72222 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$57001
.sym 72225 rvsoc.mem_vdata[0][8]
.sym 72226 rvsoc.uart0.cfg[25]
.sym 72227 $abc$63009$new_n5024_
.sym 72228 rvsoc.mem_vdata[5][25]
.sym 72229 $abc$63009$new_ys__n11179_
.sym 72230 rvsoc.uart0.cfg[24]
.sym 72231 rvsoc.data_wst[0]
.sym 72232 $abc$63009$new_n5938_
.sym 72234 rvsoc.code_adrs[28]
.sym 72235 rvsoc.code_adrs[29]
.sym 72236 rvsoc.data_adrs[30]
.sym 72238 $abc$63009$new_n4008_
.sym 72240 $abc$63009$new_ys__n2292_inv_
.sym 72241 $abc$63009$new_ys__n2493_inv_
.sym 72242 rvsoc.code_adrs[30]
.sym 72243 rvsoc.data_adrs[28]
.sym 72244 $abc$63009$new_ys__n4202_
.sym 72245 $abc$63009$new_n5025_
.sym 72246 $abc$63009$new_n3193_
.sym 72247 rvsoc.data_adrs[29]
.sym 72248 $abc$63009$new_n4009_
.sym 72249 rvsoc.mem_vdata[2][8]
.sym 72250 $abc$63009$new_n3191_
.sym 72253 $abc$63009$new_ys__n2292_inv_
.sym 72254 $abc$63009$new_n3193_
.sym 72255 rvsoc.uart0.cfg[25]
.sym 72259 $abc$63009$new_n5024_
.sym 72260 rvsoc.data_adrs[30]
.sym 72261 $abc$63009$new_n5938_
.sym 72262 $abc$63009$new_n5025_
.sym 72265 $abc$63009$new_n4008_
.sym 72266 $abc$63009$new_n4010_
.sym 72267 rvsoc.code_adrs[30]
.sym 72268 $abc$63009$new_n4009_
.sym 72271 rvsoc.uart0.cfg[24]
.sym 72273 $abc$63009$new_n3191_
.sym 72274 $abc$63009$new_ys__n2292_inv_
.sym 72277 rvsoc.mem_vdata[2][8]
.sym 72278 rvsoc.code_adrs[28]
.sym 72279 rvsoc.code_adrs[29]
.sym 72280 rvsoc.mem_vdata[0][8]
.sym 72283 rvsoc.data_adrs[28]
.sym 72284 rvsoc.data_adrs[29]
.sym 72285 rvsoc.mem_vdata[0][8]
.sym 72286 rvsoc.mem_vdata[2][8]
.sym 72289 rvsoc.mem_vdata[4][25]
.sym 72290 rvsoc.code_adrs[28]
.sym 72291 rvsoc.code_adrs[29]
.sym 72292 rvsoc.mem_vdata[5][25]
.sym 72295 $abc$63009$new_ys__n4202_
.sym 72296 $abc$63009$new_ys__n11179_
.sym 72297 $abc$63009$new_ys__n2493_inv_
.sym 72298 rvsoc.data_wst[0]
.sym 72299 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$57001
.sym 72300 rvsoc.clkn
.sym 72303 rvsoc.mem_vdata[15][3]
.sym 72305 rvsoc.mem_vdata[15][2]
.sym 72307 rvsoc.mem_vdata[15][1]
.sym 72309 rvsoc.mem_vdata[15][0]
.sym 72312 rvsoc.cpu0.D_next_pc[16]
.sym 72313 $abc$63009$new_n3193_
.sym 72314 rvsoc.data_wdata[6]
.sym 72315 rvsoc.mem_vdata[0][18]
.sym 72317 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 72319 rvsoc.mem_vdata[0][19]
.sym 72321 rvsoc.data_wst[0]
.sym 72322 $abc$63009$new_ys__n5911_
.sym 72323 rvsoc.code_adrs[29]
.sym 72324 rvsoc.cram.adrs[9]
.sym 72325 rvsoc.gpio0.data[4]
.sym 72326 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 72328 rvsoc.bootram.adrs[3]
.sym 72329 rvsoc.mem_vdata[15][1]
.sym 72330 $abc$63009$new_ys__n4202_
.sym 72331 rvsoc.mem_vdata[0][13]
.sym 72332 rvsoc.bootram.adrs[0]
.sym 72333 $PACKER_VCC_NET
.sym 72334 $PACKER_VCC_NET
.sym 72335 rvsoc.mem_vdata[2][26]
.sym 72336 rvsoc.mem_vdata[15][14]
.sym 72337 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 72345 rvsoc.mem_vdata[3][27]
.sym 72346 $abc$63009$new_ys__n11708_
.sym 72347 rvsoc.mem_vdata[0][13]
.sym 72348 $abc$63009$new_ys__n4202_
.sym 72349 rvsoc.data_adrs[5]
.sym 72352 rvsoc.data_adrs[28]
.sym 72353 rvsoc.data_adrs[28]
.sym 72354 $PACKER_GND_NET
.sym 72355 rvsoc.code_adrs[28]
.sym 72356 rvsoc.mem_vdata[0][26]
.sym 72357 rvsoc.data_adrs[29]
.sym 72358 rvsoc.code_adrs[5]
.sym 72359 rvsoc.mem_vdata[2][26]
.sym 72360 rvsoc.code_adrs[29]
.sym 72361 $abc$63009$new_ys__n11180_inv_
.sym 72364 $abc$63009$new_n3088_
.sym 72365 rvsoc.mem_vdata[2][13]
.sym 72366 rvsoc.resetn
.sym 72369 rvsoc.mem_vdata[1][27]
.sym 72370 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 72373 $abc$63009$new_n5206_
.sym 72374 $abc$63009$new_n5207_
.sym 72376 rvsoc.mem_vdata[2][26]
.sym 72377 rvsoc.data_adrs[28]
.sym 72378 rvsoc.mem_vdata[0][26]
.sym 72379 rvsoc.data_adrs[29]
.sym 72382 $abc$63009$new_n5206_
.sym 72383 $abc$63009$new_n5207_
.sym 72384 $abc$63009$new_n3088_
.sym 72388 $PACKER_GND_NET
.sym 72394 rvsoc.code_adrs[29]
.sym 72395 rvsoc.mem_vdata[2][26]
.sym 72396 rvsoc.code_adrs[28]
.sym 72397 rvsoc.mem_vdata[0][26]
.sym 72401 rvsoc.resetn
.sym 72402 $abc$63009$new_ys__n11180_inv_
.sym 72403 $abc$63009$new_ys__n11708_
.sym 72406 $abc$63009$new_ys__n4202_
.sym 72407 rvsoc.code_adrs[5]
.sym 72409 rvsoc.data_adrs[5]
.sym 72412 rvsoc.mem_vdata[2][13]
.sym 72413 rvsoc.data_adrs[28]
.sym 72414 rvsoc.mem_vdata[0][13]
.sym 72415 rvsoc.data_adrs[29]
.sym 72418 rvsoc.mem_vdata[1][27]
.sym 72419 rvsoc.data_adrs[28]
.sym 72420 rvsoc.data_adrs[29]
.sym 72421 rvsoc.mem_vdata[3][27]
.sym 72422 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 72423 rvsoc.clkn
.sym 72426 rvsoc.mem_vdata[15][15]
.sym 72428 rvsoc.mem_vdata[15][14]
.sym 72430 rvsoc.mem_vdata[15][13]
.sym 72432 rvsoc.mem_vdata[15][12]
.sym 72436 rvsoc.cpu0.E_next_pc[2]
.sym 72437 rvsoc.mem_vdata[0][30]
.sym 72438 rvsoc.spi0.status[11]
.sym 72439 rvsoc.bootram.adrs[3]
.sym 72440 $abc$63009$new_ys__n7571_
.sym 72441 $abc$63009$new_ys__n12579_
.sym 72442 $abc$63009$new_ys__n11708_
.sym 72444 rvsoc.mem_vdata[0][28]
.sym 72445 $abc$63009$new_n5134_
.sym 72446 rvsoc.mem_vdata[15][3]
.sym 72447 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 72448 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 72449 $abc$63009$new_ys__n11721_
.sym 72450 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 72451 $abc$63009$new_ys__n2292_inv_
.sym 72452 rvsoc.bootram.adrs[7]
.sym 72453 rvsoc.data_wdata[24]
.sym 72454 rvsoc.uart0.cfg[15]
.sym 72455 rvsoc.bootram.adrs[7]
.sym 72456 rvsoc.mem_vdata[15][22]
.sym 72458 rvsoc.uart0.div[24]
.sym 72459 rvsoc.mem_vdata[15][0]
.sym 72460 rvsoc.mem_vdata[2][27]
.sym 72466 rvsoc.mem_vdata[0][27]
.sym 72467 rvsoc.mem_vdata[2][27]
.sym 72468 rvsoc.mem_vdata[3][27]
.sym 72469 rvsoc.uart0.div[24]
.sym 72470 $abc$63009$new_n5130_
.sym 72471 rvsoc.data_adrs[30]
.sym 72472 $abc$63009$new_n5797_
.sym 72473 rvsoc.mem_vdata[0][27]
.sym 72474 $abc$63009$new_n5947_
.sym 72475 rvsoc.code_adrs[28]
.sym 72476 $abc$63009$new_n2983_
.sym 72477 rvsoc.data_adrs[29]
.sym 72478 rvsoc.code_adrs[29]
.sym 72480 rvsoc.mem_vdata[3][19]
.sym 72481 $abc$63009$new_n5131_
.sym 72482 rvsoc.data_adrs[3]
.sym 72486 $abc$63009$new_n2978_
.sym 72488 rvsoc.mem_vdata[1][27]
.sym 72489 rvsoc.data_adrs[2]
.sym 72490 rvsoc.data_adrs[28]
.sym 72491 rvsoc.uart0.status[24]
.sym 72493 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 72495 rvsoc.mem_vdata[4][19]
.sym 72497 $PACKER_GND_NET
.sym 72499 rvsoc.mem_vdata[4][19]
.sym 72500 $abc$63009$new_n2983_
.sym 72501 $abc$63009$new_n2978_
.sym 72502 rvsoc.mem_vdata[3][19]
.sym 72506 $PACKER_GND_NET
.sym 72511 $PACKER_GND_NET
.sym 72517 rvsoc.data_adrs[30]
.sym 72518 $abc$63009$new_n5131_
.sym 72519 $abc$63009$new_n5947_
.sym 72520 $abc$63009$new_n5130_
.sym 72523 rvsoc.data_adrs[29]
.sym 72524 rvsoc.mem_vdata[2][27]
.sym 72525 rvsoc.mem_vdata[0][27]
.sym 72526 rvsoc.data_adrs[28]
.sym 72529 rvsoc.mem_vdata[0][27]
.sym 72530 $abc$63009$new_n5797_
.sym 72531 rvsoc.code_adrs[29]
.sym 72532 rvsoc.mem_vdata[1][27]
.sym 72535 rvsoc.code_adrs[28]
.sym 72536 rvsoc.mem_vdata[2][27]
.sym 72537 rvsoc.mem_vdata[3][27]
.sym 72538 rvsoc.code_adrs[29]
.sym 72541 rvsoc.data_adrs[2]
.sym 72542 rvsoc.uart0.status[24]
.sym 72543 rvsoc.uart0.div[24]
.sym 72544 rvsoc.data_adrs[3]
.sym 72545 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 72546 rvsoc.clkn
.sym 72549 rvsoc.mem_vdata[15][11]
.sym 72551 rvsoc.mem_vdata[15][10]
.sym 72553 rvsoc.mem_vdata[15][9]
.sym 72555 rvsoc.mem_vdata[15][8]
.sym 72558 rvsoc.cpu0.D_actv_pc[7]
.sym 72559 rvsoc.mem_vdata[2][19]
.sym 72560 rvsoc.code_adrs[30]
.sym 72561 $abc$63009$new_n5826_
.sym 72562 $abc$63009$new_n2983_
.sym 72564 $abc$63009$new_ys__n2493_inv_
.sym 72565 rvsoc.code_adrs[28]
.sym 72566 rvsoc.data_adrs[28]
.sym 72567 rvsoc.data_adrs[29]
.sym 72568 rvsoc.mem_vdata[3][19]
.sym 72569 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$57001
.sym 72570 $abc$63009$new_n3088_
.sym 72571 rvsoc.data_adrs[28]
.sym 72572 rvsoc.data_wdata[8]
.sym 72573 $PACKER_VCC_NET
.sym 72574 rvsoc.mem_vdata[1][27]
.sym 72575 $abc$63009$new_ys__n2994_inv_
.sym 72576 $abc$63009$new_ys__n38_inv_
.sym 72577 $abc$63009$auto$wreduce.cc:452:run$3079[15]
.sym 72578 rvsoc.bootram.adrs[4]
.sym 72579 $PACKER_VCC_NET
.sym 72581 rvsoc.data_wdata[11]
.sym 72582 rvsoc.bootram.adrs[8]
.sym 72583 $abc$63009$new_ys__n3000_inv_
.sym 72589 rvsoc.mem_vdata[4][11]
.sym 72592 $abc$63009$new_ys__n11180_inv_
.sym 72593 rvsoc.mem_vdata[0][19]
.sym 72594 rvsoc.code_adrs[29]
.sym 72595 $abc$63009$new_ys__n11680_
.sym 72596 rvsoc.data_wdata[15]
.sym 72597 $abc$63009$new_n3547_
.sym 72598 $abc$63009$new_n3020_
.sym 72602 $abc$63009$new_n5798_
.sym 72603 rvsoc.code_adrs[31]
.sym 72605 $abc$63009$new_ys__n11179_
.sym 72606 rvsoc.mem_vdata[15][11]
.sym 72607 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 72608 rvsoc.code_adrs[28]
.sym 72609 $abc$63009$new_n3549_
.sym 72610 rvsoc.code_adrs[30]
.sym 72611 $abc$63009$new_ys__n2292_inv_
.sym 72613 $abc$63009$new_ys__n11684_
.sym 72617 $abc$63009$new_n3548_
.sym 72618 rvsoc.code_adrs[30]
.sym 72619 rvsoc.resetn
.sym 72620 rvsoc.mem_vdata[2][19]
.sym 72625 rvsoc.data_wdata[15]
.sym 72640 rvsoc.code_adrs[31]
.sym 72641 $abc$63009$new_n3020_
.sym 72642 rvsoc.code_adrs[30]
.sym 72643 $abc$63009$new_n5798_
.sym 72646 rvsoc.mem_vdata[2][19]
.sym 72647 rvsoc.code_adrs[29]
.sym 72648 rvsoc.mem_vdata[0][19]
.sym 72649 rvsoc.code_adrs[28]
.sym 72652 $abc$63009$new_n3547_
.sym 72653 $abc$63009$new_n3549_
.sym 72654 $abc$63009$new_n3548_
.sym 72655 rvsoc.code_adrs[30]
.sym 72658 $abc$63009$new_ys__n2292_inv_
.sym 72659 $abc$63009$new_ys__n11180_inv_
.sym 72660 $abc$63009$new_ys__n11680_
.sym 72661 rvsoc.resetn
.sym 72664 rvsoc.mem_vdata[15][11]
.sym 72665 rvsoc.mem_vdata[4][11]
.sym 72666 $abc$63009$new_ys__n11684_
.sym 72667 $abc$63009$new_ys__n11179_
.sym 72668 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 72669 rvsoc.clkn
.sym 72672 rvsoc.mem_vdata[15][23]
.sym 72674 rvsoc.mem_vdata[15][22]
.sym 72676 rvsoc.mem_vdata[15][21]
.sym 72678 rvsoc.mem_vdata[15][20]
.sym 72681 $abc$63009$new_n4196_
.sym 72682 rvsoc.cpu0.D_actv_pc[28]
.sym 72683 $abc$63009$new_ys__n11684_
.sym 72685 $abc$63009$new_ys__n10983_inv_
.sym 72686 rvsoc.mem_vdata[15][10]
.sym 72687 rvsoc.mem_vdata[15][10]
.sym 72688 $abc$63009$new_ys__n11684_
.sym 72689 rvsoc.mem_vdata[15][26]
.sym 72690 rvsoc.code_adrs[7]
.sym 72691 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$57001
.sym 72692 $abc$63009$techmap$techmap4075\rvsoc.eram.bram_mem.15.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4050_Y
.sym 72693 rvsoc.uart0.rxbfr[1]
.sym 72694 $abc$63009$new_n4037_
.sym 72695 rvsoc.cpu0.D_insn_typ[3]
.sym 72697 rvsoc.mem_vdata[15][16]
.sym 72698 $abc$63009$new_n5205_
.sym 72699 $abc$63009$new_n5942_
.sym 72700 rvsoc.data_adrs[2]
.sym 72701 rvsoc.mem_vdata[2][13]
.sym 72704 rvsoc.data_wdata[17]
.sym 72705 rvsoc.data_wdata[2]
.sym 72706 rvsoc.mem_vdata[15][23]
.sym 72712 rvsoc.code_adrs[31]
.sym 72714 $abc$63009$new_ys__n5881_
.sym 72715 rvsoc.code_adrs[31]
.sym 72719 $abc$63009$new_n4047_
.sym 72720 $abc$63009$new_n4007_
.sym 72721 $abc$63009$new_ys__n11721_
.sym 72723 $abc$63009$new_n5799_
.sym 72725 $abc$63009$new_n3546_
.sym 72726 rvsoc.code_adrs[28]
.sym 72727 rvsoc.mem_vdata[15][8]
.sym 72729 rvsoc.data_wst[1]
.sym 72730 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 72732 rvsoc.mem_vdata[4][8]
.sym 72733 rvsoc.mem_vdata[5][8]
.sym 72734 rvsoc.mem_vdata[15][25]
.sym 72735 rvsoc.mem_vdata[15][27]
.sym 72736 $abc$63009$new_ys__n4202_
.sym 72737 rvsoc.mem_vdata[15][19]
.sym 72739 rvsoc.code_adrs[29]
.sym 72740 $abc$63009$new_ys__n2493_inv_
.sym 72742 rvsoc.code_adrs[5]
.sym 72745 $abc$63009$new_ys__n11721_
.sym 72746 rvsoc.data_wst[1]
.sym 72747 $abc$63009$new_ys__n5881_
.sym 72748 $abc$63009$new_ys__n2493_inv_
.sym 72751 rvsoc.mem_vdata[5][8]
.sym 72752 rvsoc.code_adrs[29]
.sym 72753 rvsoc.code_adrs[28]
.sym 72754 rvsoc.mem_vdata[4][8]
.sym 72757 rvsoc.mem_vdata[15][8]
.sym 72758 $abc$63009$new_n4007_
.sym 72759 rvsoc.code_adrs[31]
.sym 72760 $abc$63009$new_ys__n4202_
.sym 72763 rvsoc.mem_vdata[15][27]
.sym 72764 $abc$63009$new_n5799_
.sym 72765 $abc$63009$new_ys__n4202_
.sym 72772 rvsoc.code_adrs[28]
.sym 72777 rvsoc.code_adrs[5]
.sym 72781 rvsoc.code_adrs[31]
.sym 72782 $abc$63009$new_ys__n4202_
.sym 72783 rvsoc.mem_vdata[15][25]
.sym 72784 $abc$63009$new_n4047_
.sym 72787 $abc$63009$new_ys__n4202_
.sym 72788 rvsoc.mem_vdata[15][19]
.sym 72789 rvsoc.code_adrs[31]
.sym 72790 $abc$63009$new_n3546_
.sym 72791 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 72792 rvsoc.clka
.sym 72795 rvsoc.mem_vdata[15][19]
.sym 72797 rvsoc.mem_vdata[15][18]
.sym 72799 rvsoc.mem_vdata[15][17]
.sym 72801 rvsoc.mem_vdata[15][16]
.sym 72803 $abc$63009$new_n5032_
.sym 72804 rvsoc.cpu0.E_next_pc[14]
.sym 72806 rvsoc.code_adrs[31]
.sym 72807 rvsoc.mem_vdata[5][19]
.sym 72808 rvsoc.data_wdata[22]
.sym 72809 rvsoc.data_wst[0]
.sym 72811 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 72812 rvsoc.mem_vdata[2][19]
.sym 72813 $abc$63009$new_ys__n7549_
.sym 72815 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 72816 $abc$63009$new_ys__n7556_
.sym 72817 rvsoc.mem_vdata[5][10]
.sym 72818 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 72819 rvsoc.cpu0.F_insn[8]
.sym 72820 rvsoc.cpu0.F_next_pc[4]
.sym 72821 rvsoc.mem_vdata[15][27]
.sym 72822 $abc$63009$new_ys__n4202_
.sym 72823 $PACKER_VCC_NET
.sym 72824 rvsoc.mem_vdata[15][31]
.sym 72825 rvsoc.bootram.adrs[3]
.sym 72826 $PACKER_VCC_NET
.sym 72827 rvsoc.mem_vdata[2][26]
.sym 72828 rvsoc.bootram.adrs[0]
.sym 72829 rvsoc.data_wdata[20]
.sym 72836 rvsoc.data_adrs[6]
.sym 72837 rvsoc.code_adrs[6]
.sym 72838 rvsoc.cpu0.F_next_pc[4]
.sym 72839 rvsoc.cpu0.F_actv_pc[28]
.sym 72840 rvsoc.cpu0.F_actv_pc[5]
.sym 72847 rvsoc.data_adrs[10]
.sym 72848 $abc$63009$new_ys__n4202_
.sym 72849 $abc$63009$new_ys__n4202_
.sym 72854 rvsoc.code_adrs[10]
.sym 72856 rvsoc.cpu0.F_next_pc[6]
.sym 72862 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 72869 rvsoc.cpu0.F_next_pc[6]
.sym 72882 rvsoc.cpu0.F_actv_pc[28]
.sym 72886 $abc$63009$new_ys__n4202_
.sym 72888 rvsoc.data_adrs[6]
.sym 72889 rvsoc.code_adrs[6]
.sym 72893 rvsoc.cpu0.F_next_pc[4]
.sym 72898 rvsoc.code_adrs[10]
.sym 72900 rvsoc.data_adrs[10]
.sym 72901 $abc$63009$new_ys__n4202_
.sym 72907 rvsoc.cpu0.F_actv_pc[5]
.sym 72914 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 72915 rvsoc.clka
.sym 72918 rvsoc.mem_vdata[15][31]
.sym 72920 rvsoc.mem_vdata[15][30]
.sym 72922 rvsoc.mem_vdata[15][29]
.sym 72924 rvsoc.mem_vdata[15][28]
.sym 72930 $abc$63009$new_ys__n37_inv_
.sym 72931 $abc$63009$new_ys__n7574_
.sym 72932 rvsoc.mem_vdata[15][18]
.sym 72933 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$57001
.sym 72934 $abc$63009$new_n5954_
.sym 72935 rvsoc.cpu0.F_next_pc[0]
.sym 72936 rvsoc.uart0.div[10]
.sym 72937 $abc$63009$new_ys__n7564_
.sym 72938 rvsoc.data_adrs[3]
.sym 72939 $abc$63009$auto$simplemap.cc:309:simplemap_lut$30116[0]
.sym 72940 rvsoc.data_adrs[6]
.sym 72941 rvsoc.cpu0.F_next_pc[16]
.sym 72942 rvsoc.cpu0.D_actv_pc[28]
.sym 72943 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[0]
.sym 72944 rvsoc.bootram.adrs[4]
.sym 72945 rvsoc.eram.adrs[7]
.sym 72946 rvsoc.data_wdata[24]
.sym 72947 rvsoc.bootram.adrs[7]
.sym 72948 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 72949 rvsoc.data_wdata[24]
.sym 72950 $abc$63009$new_n5860_
.sym 72951 $abc$63009$new_ys__n7551_
.sym 72952 rvsoc.bootram.adrs[7]
.sym 72960 rvsoc.cpu0.E_actv_pc[23]
.sym 72961 rvsoc.cpu0.E_next_pc[23]
.sym 72962 rvsoc.cpu0.D_actv_pc[2]
.sym 72966 rvsoc.cpu0.D_next_pc[6]
.sym 72970 rvsoc.cpu0.D_next_pc[4]
.sym 72974 $abc$63009$new_ys__n2493_inv_
.sym 72975 $abc$63009$new_n3311_
.sym 72977 rvsoc.cpu0.E_actv_pc[4]
.sym 72979 rvsoc.cpu0.D_actv_pc[4]
.sym 72985 rvsoc.cpu0.D_actv_pc[23]
.sym 72988 rvsoc.cpu0.D_actv_pc[6]
.sym 72989 rvsoc.cpu0.E_next_pc[4]
.sym 72992 rvsoc.cpu0.D_next_pc[6]
.sym 72997 rvsoc.cpu0.D_actv_pc[6]
.sym 73005 rvsoc.cpu0.D_actv_pc[23]
.sym 73011 rvsoc.cpu0.D_actv_pc[4]
.sym 73015 $abc$63009$new_ys__n2493_inv_
.sym 73016 $abc$63009$new_n3311_
.sym 73017 rvsoc.cpu0.E_next_pc[4]
.sym 73018 rvsoc.cpu0.E_actv_pc[4]
.sym 73024 rvsoc.cpu0.D_actv_pc[2]
.sym 73027 $abc$63009$new_ys__n2493_inv_
.sym 73028 $abc$63009$new_n3311_
.sym 73029 rvsoc.cpu0.E_actv_pc[23]
.sym 73030 rvsoc.cpu0.E_next_pc[23]
.sym 73035 rvsoc.cpu0.D_next_pc[4]
.sym 73037 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 73038 rvsoc.clka
.sym 73041 rvsoc.mem_vdata[15][27]
.sym 73043 rvsoc.mem_vdata[15][26]
.sym 73045 rvsoc.mem_vdata[15][25]
.sym 73047 rvsoc.mem_vdata[15][24]
.sym 73051 rvsoc.data_wdata[17]
.sym 73052 $abc$63009$new_ys__n7566_
.sym 73053 rvsoc.cpu0.D_actv_pc[5]
.sym 73055 rvsoc.data_wdata[29]
.sym 73056 rvsoc.mem_vdata[5][13]
.sym 73057 rvsoc.resetn
.sym 73059 rvsoc.cpu0.E_next_pc[27]
.sym 73060 rvsoc.resetn
.sym 73062 rvsoc.uart0.tx_divcnt[19]
.sym 73063 $abc$63009$new_n5830_
.sym 73064 rvsoc.eram.adrs[8]
.sym 73066 rvsoc.eram.adrs[6]
.sym 73067 rvsoc.bootram.adrs[8]
.sym 73068 rvsoc.data_wdata[11]
.sym 73069 $abc$63009$auto$wreduce.cc:452:run$3079[15]
.sym 73070 $PACKER_VCC_NET
.sym 73071 rvsoc.mem_vdata[15][24]
.sym 73072 rvsoc.cpu0.D_actv_pc[2]
.sym 73073 rvsoc.data_wdata[26]
.sym 73074 rvsoc.data_wdata[16]
.sym 73075 rvsoc.data_wdata[8]
.sym 73082 $abc$63009$new_n3311_
.sym 73083 rvsoc.cpu0.F_next_pc[9]
.sym 73084 rvsoc.cpu0.E_actv_pc[0]
.sym 73085 $abc$63009$new_ys__n10983_inv_
.sym 73086 rvsoc.cpu0.E_next_pc[0]
.sym 73087 rvsoc.cpu0.F_actv_pc[7]
.sym 73089 rvsoc.cpu0.D_next_pc[6]
.sym 73090 $abc$63009$new_n3311_
.sym 73091 rvsoc.cpu0.F_actv_pc[26]
.sym 73092 rvsoc.cpu0.E_actv_pc[8]
.sym 73095 rvsoc.cpu0.E_next_pc[8]
.sym 73097 $abc$63009$new_ys__n1777_
.sym 73099 rvsoc.cpu0.F_next_pc[0]
.sym 73101 rvsoc.cpu0.F_next_pc[16]
.sym 73106 $abc$63009$new_ys__n2493_inv_
.sym 73108 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 73109 $abc$63009$new_ys__n1780_
.sym 73116 rvsoc.cpu0.F_next_pc[0]
.sym 73121 rvsoc.cpu0.F_next_pc[9]
.sym 73126 $abc$63009$new_ys__n10983_inv_
.sym 73127 $abc$63009$new_ys__n1780_
.sym 73128 $abc$63009$new_ys__n1777_
.sym 73129 rvsoc.cpu0.D_next_pc[6]
.sym 73132 rvsoc.cpu0.E_next_pc[8]
.sym 73133 $abc$63009$new_ys__n2493_inv_
.sym 73134 $abc$63009$new_n3311_
.sym 73135 rvsoc.cpu0.E_actv_pc[8]
.sym 73141 rvsoc.cpu0.F_actv_pc[26]
.sym 73145 rvsoc.cpu0.F_next_pc[16]
.sym 73150 $abc$63009$new_n3311_
.sym 73151 rvsoc.cpu0.E_next_pc[0]
.sym 73152 $abc$63009$new_ys__n2493_inv_
.sym 73153 rvsoc.cpu0.E_actv_pc[0]
.sym 73159 rvsoc.cpu0.F_actv_pc[7]
.sym 73160 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 73161 rvsoc.clka
.sym 73167 rvsoc.mem_vdata[2][29]
.sym 73172 rvsoc.mem_vdata[15][25]
.sym 73174 rvsoc.data_wdata[2]
.sym 73175 $abc$63009$new_ys__n7578_
.sym 73176 $abc$63009$new_n4119_
.sym 73177 rvsoc.data_wdata[17]
.sym 73178 rvsoc.mem_vdata[15][26]
.sym 73179 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 73180 rvsoc.cpu0.E_actv_pc[0]
.sym 73181 $abc$63009$new_ys__n10983_inv_
.sym 73182 $abc$63009$new_ys__n2204_inv_
.sym 73183 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 73184 $abc$63009$new_n4119_
.sym 73185 $abc$63009$new_ys__n1872_inv_
.sym 73186 rvsoc.cpu0.D_actv_pc[2]
.sym 73187 rvsoc.cpu0.D_insn_typ[3]
.sym 73188 rvsoc.eram.adrs[2]
.sym 73189 rvsoc.cpu0.D_actv_pc[10]
.sym 73190 rvsoc.data_wdata[27]
.sym 73191 rvsoc.data_wdata[17]
.sym 73192 rvsoc.mem_vdata[2][13]
.sym 73193 rvsoc.eram.adrs[2]
.sym 73194 $abc$63009$techmap$techmap4075\rvsoc.eram.bram_mem.15.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4050_Y
.sym 73195 rvsoc.code_adrs[26]
.sym 73196 rvsoc.data_wdata[2]
.sym 73197 rvsoc.cpu0.D_op1[5]
.sym 73198 rvsoc.cpu0.D_actv_pc[7]
.sym 73206 rvsoc.cpu0.E_actv_pc[14]
.sym 73208 rvsoc.data_wdata[21]
.sym 73210 rvsoc.code_adrs[15]
.sym 73213 $abc$63009$new_ys__n9835_inv_
.sym 73214 rvsoc.cpu0.E_actv_pc[10]
.sym 73215 rvsoc.code_adrs[29]
.sym 73218 $abc$63009$new_n3311_
.sym 73219 rvsoc.cpu0.E_next_pc[10]
.sym 73221 rvsoc.code_adrs[26]
.sym 73222 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 73226 rvsoc.cpu0.E_actv_pc[2]
.sym 73228 $abc$63009$new_ys__n3517_
.sym 73229 rvsoc.cpu0.E_next_pc[14]
.sym 73231 rvsoc.cpu0.E_next_pc[2]
.sym 73232 $abc$63009$new_ys__n2493_inv_
.sym 73233 rvsoc.code_adrs[7]
.sym 73237 rvsoc.cpu0.E_actv_pc[14]
.sym 73238 $abc$63009$new_n3311_
.sym 73239 rvsoc.cpu0.E_next_pc[14]
.sym 73240 $abc$63009$new_ys__n2493_inv_
.sym 73244 rvsoc.code_adrs[15]
.sym 73252 rvsoc.code_adrs[26]
.sym 73255 $abc$63009$new_ys__n2493_inv_
.sym 73256 rvsoc.cpu0.E_next_pc[10]
.sym 73257 rvsoc.cpu0.E_actv_pc[10]
.sym 73261 rvsoc.data_wdata[21]
.sym 73262 $abc$63009$new_n3311_
.sym 73263 $abc$63009$new_ys__n9835_inv_
.sym 73264 $abc$63009$new_ys__n3517_
.sym 73268 rvsoc.code_adrs[29]
.sym 73275 rvsoc.code_adrs[7]
.sym 73279 $abc$63009$new_ys__n2493_inv_
.sym 73280 rvsoc.cpu0.E_actv_pc[2]
.sym 73282 rvsoc.cpu0.E_next_pc[2]
.sym 73283 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 73284 rvsoc.clka
.sym 73290 rvsoc.mem_vdata[2][28]
.sym 73296 rvsoc.data_wdata[10]
.sym 73298 rvsoc.data_wdata[8]
.sym 73299 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$50708[0]
.sym 73300 rvsoc.data_adrs[1]
.sym 73301 rvsoc.cpu0.E_next_pc[8]
.sym 73302 rvsoc.eram.adrs[4]
.sym 73305 rvsoc.data_wdata[2]
.sym 73306 rvsoc.code_adrs[15]
.sym 73308 rvsoc.cpu0.D_insn_typ[10]
.sym 73309 rvsoc.data_wdata[0]
.sym 73310 rvsoc.cpu0.F_next_pc[8]
.sym 73311 rvsoc.cpu0.D_next_pc[22]
.sym 73312 rvsoc.data_wdata[10]
.sym 73313 rvsoc.cpu0.D_next_pc[15]
.sym 73314 $abc$63009$new_ys__n3517_
.sym 73315 $PACKER_VCC_NET
.sym 73316 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[1]
.sym 73317 $PACKER_VCC_NET
.sym 73318 $PACKER_VCC_NET
.sym 73319 rvsoc.mem_vdata[2][26]
.sym 73320 $abc$63009$new_ys__n1880_inv_
.sym 73327 rvsoc.cpu0.D_next_pc[22]
.sym 73328 $abc$63009$new_ys__n2493_inv_
.sym 73332 $abc$63009$new_ys__n3517_
.sym 73333 rvsoc.cpu0.sys_count[6]
.sym 73336 rvsoc.cpu0.D_insn[27]
.sym 73338 $abc$63009$new_n3311_
.sym 73339 rvsoc.cpu0.E_next_pc[17]
.sym 73340 rvsoc.cpu0.E_actv_pc[17]
.sym 73343 rvsoc.cpu0.D_actv_pc[22]
.sym 73347 $abc$63009$new_n3465_
.sym 73348 rvsoc.cpu0.D_insn_typ[9]
.sym 73349 rvsoc.cpu0.D_actv_pc[10]
.sym 73351 rvsoc.data_wdata[17]
.sym 73353 rvsoc.cpu0.D_actv_pc[9]
.sym 73354 rvsoc.cpu0.D_actv_pc[17]
.sym 73357 rvsoc.cpu0.sys_count[38]
.sym 73361 rvsoc.data_wdata[17]
.sym 73362 $abc$63009$new_n3465_
.sym 73363 $abc$63009$new_ys__n3517_
.sym 73368 rvsoc.cpu0.D_actv_pc[9]
.sym 73372 rvsoc.cpu0.D_actv_pc[10]
.sym 73381 rvsoc.cpu0.D_actv_pc[22]
.sym 73384 rvsoc.cpu0.E_actv_pc[17]
.sym 73385 $abc$63009$new_ys__n2493_inv_
.sym 73386 $abc$63009$new_n3311_
.sym 73387 rvsoc.cpu0.E_next_pc[17]
.sym 73391 rvsoc.cpu0.D_actv_pc[17]
.sym 73396 rvsoc.cpu0.sys_count[6]
.sym 73397 rvsoc.cpu0.D_insn_typ[9]
.sym 73398 rvsoc.cpu0.D_insn[27]
.sym 73399 rvsoc.cpu0.sys_count[38]
.sym 73403 rvsoc.cpu0.D_next_pc[22]
.sym 73406 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 73407 rvsoc.clka
.sym 73413 rvsoc.mem_vdata[2][27]
.sym 73420 rvsoc.cpu0.E_lllhhl[20]
.sym 73423 $PACKER_GND_NET
.sym 73424 rvsoc.uart0.div[25]
.sym 73425 rvsoc.cpu0.E_actv_pc[9]
.sym 73427 rvsoc.resetn
.sym 73428 rvsoc.cpu0.E_mul_lolo[6]
.sym 73429 rvsoc.cpu0.umul_lolo[19]
.sym 73430 rvsoc.spi0.log2div[3]
.sym 73431 rvsoc.eram.adrs[5]
.sym 73432 $PACKER_GND_NET
.sym 73433 rvsoc.cpu0.D_next_pc[29]
.sym 73434 rvsoc.eram.adrs[7]
.sym 73435 rvsoc.cpu0.D_actv_pc[28]
.sym 73436 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 73437 rvsoc.eram.adrs[7]
.sym 73438 rvsoc.eram.adrs[3]
.sym 73439 rvsoc.cpu0.D_actv_pc[9]
.sym 73440 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[0]
.sym 73441 rvsoc.cpu0.D_next_pc[8]
.sym 73442 $abc$63009$new_n5860_
.sym 73443 $abc$63009$new_ys__n1642_
.sym 73444 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 73450 rvsoc.data_wdata[29]
.sym 73452 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 73453 $abc$63009$new_n3311_
.sym 73454 $abc$63009$new_n4197_
.sym 73455 rvsoc.cpu0.sys_count[13]
.sym 73456 rvsoc.cpu0.F_next_pc[15]
.sym 73457 rvsoc.data_adrs[2]
.sym 73459 $abc$63009$new_ys__n9843_inv_
.sym 73460 rvsoc.cpu0.F_actv_pc[29]
.sym 73461 rvsoc.cpu0.sys_count[45]
.sym 73462 rvsoc.cpu0.D_actv_pc[2]
.sym 73464 rvsoc.uart0.status[25]
.sym 73466 rvsoc.uart0.div[25]
.sym 73468 $abc$63009$new_ys__n1829_
.sym 73470 rvsoc.cpu0.F_next_pc[8]
.sym 73472 rvsoc.cpu0.F_next_pc[29]
.sym 73474 $abc$63009$new_ys__n3517_
.sym 73475 rvsoc.cpu0.D_insn_typ[9]
.sym 73478 rvsoc.cpu0.D_insn[27]
.sym 73480 $abc$63009$new_ys__n1880_inv_
.sym 73481 rvsoc.data_adrs[3]
.sym 73483 rvsoc.cpu0.F_next_pc[8]
.sym 73491 rvsoc.cpu0.F_actv_pc[29]
.sym 73495 rvsoc.uart0.div[25]
.sym 73496 rvsoc.uart0.status[25]
.sym 73497 rvsoc.data_adrs[3]
.sym 73498 rvsoc.data_adrs[2]
.sym 73501 $abc$63009$new_ys__n3517_
.sym 73502 rvsoc.data_wdata[29]
.sym 73503 $abc$63009$new_n3311_
.sym 73504 $abc$63009$new_ys__n9843_inv_
.sym 73509 rvsoc.cpu0.F_next_pc[29]
.sym 73513 $abc$63009$new_ys__n1880_inv_
.sym 73514 $abc$63009$new_ys__n1829_
.sym 73515 rvsoc.cpu0.D_actv_pc[2]
.sym 73516 $abc$63009$new_n4197_
.sym 73519 rvsoc.cpu0.D_insn_typ[9]
.sym 73520 rvsoc.cpu0.sys_count[13]
.sym 73521 rvsoc.cpu0.sys_count[45]
.sym 73522 rvsoc.cpu0.D_insn[27]
.sym 73528 rvsoc.cpu0.F_next_pc[15]
.sym 73529 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 73530 rvsoc.clka
.sym 73536 rvsoc.mem_vdata[2][26]
.sym 73540 rvsoc.cpu0.D_next_pc[29]
.sym 73541 $auto$alumacc.cc:474:replace_alu$3190.AA[11]
.sym 73542 $auto$alumacc.cc:474:replace_alu$3190.AA[11]
.sym 73543 rvsoc.cpu0.E_lllhhl[28]
.sym 73545 rvsoc.data_wdata[3]
.sym 73547 rvsoc.cpu0.sys_count[45]
.sym 73548 rvsoc.cpu0.D_actv_pc[29]
.sym 73549 rvsoc.data_wdata[10]
.sym 73550 rvsoc.eram.adrs[4]
.sym 73551 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 73552 rvsoc.uart0.status[25]
.sym 73554 rvsoc.data_wdata[8]
.sym 73555 rvsoc.uart0.div[2]
.sym 73556 $abc$63009$new_n5151_
.sym 73557 rvsoc.data_wdata[26]
.sym 73558 rvsoc.data_wdata[16]
.sym 73559 $abc$63009$new_n3510_
.sym 73560 rvsoc.cpu0.D_op2[7]
.sym 73561 rvsoc.eram.adrs[6]
.sym 73562 $abc$63009$new_ys__n6074_
.sym 73563 $PACKER_VCC_NET
.sym 73564 rvsoc.eram.adrs[8]
.sym 73565 $PACKER_VCC_NET
.sym 73566 $abc$63009$new_n5049_
.sym 73567 $abc$63009$auto$wreduce.cc:452:run$3079[15]
.sym 73574 $abc$63009$new_ys__n1647_inv_
.sym 73576 $abc$63009$new_ys__n6071_
.sym 73578 rvsoc.cpu0.D_insn_typ[10]
.sym 73579 rvsoc.cpu0.sys_count[47]
.sym 73580 rvsoc.cpu0.D_next_pc[2]
.sym 73581 rvsoc.cpu0.sys_count[16]
.sym 73582 $abc$63009$new_n4119_
.sym 73583 rvsoc.cpu0.D_funct3[2]
.sym 73584 rvsoc.cpu0.D_next_pc[31]
.sym 73585 rvsoc.cpu0.sys_count[48]
.sym 73588 $abc$63009$new_n4537_
.sym 73589 $abc$63009$new_ys__n1640_
.sym 73590 rvsoc.cpu0.D_insn_typ[9]
.sym 73592 rvsoc.cpu0.sys_mcause[16]
.sym 73593 $abc$63009$new_ys__n10983_inv_
.sym 73595 $abc$63009$new_n4538_
.sym 73596 rvsoc.cpu0.sys_count[15]
.sym 73598 rvsoc.cpu0.D_insn[27]
.sym 73599 rvsoc.cpu0.D_next_pc[16]
.sym 73600 $abc$63009$new_n5903_
.sym 73603 $abc$63009$new_ys__n1642_
.sym 73604 rvsoc.cpu0.D_insn_typ[9]
.sym 73606 rvsoc.cpu0.D_insn_typ[9]
.sym 73607 rvsoc.cpu0.sys_count[16]
.sym 73608 rvsoc.cpu0.D_insn[27]
.sym 73609 rvsoc.cpu0.sys_count[48]
.sym 73612 rvsoc.cpu0.sys_count[15]
.sym 73613 rvsoc.cpu0.D_insn[27]
.sym 73614 rvsoc.cpu0.D_insn_typ[9]
.sym 73615 rvsoc.cpu0.sys_count[47]
.sym 73621 rvsoc.cpu0.D_next_pc[2]
.sym 73627 rvsoc.cpu0.D_next_pc[31]
.sym 73633 rvsoc.cpu0.D_funct3[2]
.sym 73636 rvsoc.cpu0.D_insn_typ[10]
.sym 73637 $abc$63009$new_n5903_
.sym 73638 $abc$63009$new_ys__n6071_
.sym 73639 $abc$63009$new_n4537_
.sym 73642 $abc$63009$new_n4119_
.sym 73643 $abc$63009$new_ys__n1647_inv_
.sym 73644 $abc$63009$new_ys__n1640_
.sym 73645 rvsoc.cpu0.sys_mcause[16]
.sym 73648 $abc$63009$new_ys__n1642_
.sym 73649 $abc$63009$new_n4538_
.sym 73650 rvsoc.cpu0.D_next_pc[16]
.sym 73651 $abc$63009$new_ys__n10983_inv_
.sym 73652 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 73653 rvsoc.clka
.sym 73659 rvsoc.mem_vdata[2][15]
.sym 73665 rvsoc.cpu0.E_lllhhl[29]
.sym 73666 rvsoc.cpu0.E_lllhhl[22]
.sym 73667 rvsoc.eram.adrs[4]
.sym 73669 rvsoc.data_wdata[18]
.sym 73670 rvsoc.cpu0.sys_count[53]
.sym 73671 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 73672 rvsoc.cpu0.D_next_pc[31]
.sym 73673 $abc$63009$new_n4119_
.sym 73674 rvsoc.cpu0.sys_count[0]
.sym 73675 rvsoc.cpu0.E_next_pc[31]
.sym 73676 $abc$63009$techmap$techmap4075\rvsoc.eram.bram_mem.15.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4050_Y
.sym 73677 rvsoc.cpu0.sys_mcause[7]
.sym 73679 rvsoc.cpu0.D_insn_typ[3]
.sym 73680 rvsoc.data_wdata[2]
.sym 73681 rvsoc.cpu0.D_actv_pc[10]
.sym 73682 rvsoc.data_wdata[27]
.sym 73683 rvsoc.data_wdata[17]
.sym 73684 rvsoc.cpu0.D_insn_typ[3]
.sym 73685 rvsoc.cpu0.D_next_pc[17]
.sym 73686 $abc$63009$new_n5334_
.sym 73687 $auto$alumacc.cc:474:replace_alu$3190.AA[15]
.sym 73688 rvsoc.mem_vdata[2][13]
.sym 73689 rvsoc.cpu0.D_op2[15]
.sym 73690 rvsoc.eram.adrs[2]
.sym 73696 rvsoc.cpu0.D_insn_typ[10]
.sym 73697 rvsoc.cpu0.D_insn_typ[3]
.sym 73698 $abc$63009$new_ys__n1880_inv_
.sym 73700 $abc$63009$new_n4560_
.sym 73701 $abc$63009$new_n4396_
.sym 73704 rvsoc.cpu0.D_insn_typ[9]
.sym 73705 $abc$63009$new_n4559_
.sym 73707 rvsoc.cpu0.sys_count[8]
.sym 73708 rvsoc.cpu0.D_insn[27]
.sym 73709 rvsoc.cpu0.sys_count[10]
.sym 73711 rvsoc.cpu0.D_insn[17]
.sym 73712 $abc$63009$new_ys__n6254_
.sym 73713 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 73714 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[17]
.sym 73715 rvsoc.cpu0.D_op2[15]
.sym 73716 $abc$63009$new_n5907_
.sym 73717 $abc$63009$new_n4400_
.sym 73718 rvsoc.cpu0.D_op1[2]
.sym 73720 rvsoc.cpu0.D_op2[7]
.sym 73721 rvsoc.cpu0.sys_count[40]
.sym 73722 $abc$63009$new_ys__n6074_
.sym 73724 $abc$63009$new_n4558_
.sym 73725 rvsoc.cpu0.sys_count[42]
.sym 73726 rvsoc.cpu0.D_actv_pc[17]
.sym 73727 $abc$63009$new_n4399_
.sym 73729 $abc$63009$new_ys__n6254_
.sym 73730 rvsoc.cpu0.D_op2[7]
.sym 73732 rvsoc.cpu0.D_op2[15]
.sym 73736 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[17]
.sym 73737 rvsoc.cpu0.D_insn_typ[3]
.sym 73738 $abc$63009$new_n4560_
.sym 73741 rvsoc.cpu0.D_op1[2]
.sym 73742 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 73743 rvsoc.cpu0.D_insn[17]
.sym 73747 rvsoc.cpu0.D_insn_typ[9]
.sym 73748 rvsoc.cpu0.sys_count[10]
.sym 73749 rvsoc.cpu0.D_insn[27]
.sym 73750 rvsoc.cpu0.sys_count[42]
.sym 73753 $abc$63009$new_n4559_
.sym 73755 $abc$63009$new_ys__n1880_inv_
.sym 73756 rvsoc.cpu0.D_actv_pc[17]
.sym 73759 $abc$63009$new_n4396_
.sym 73760 rvsoc.cpu0.D_insn_typ[10]
.sym 73761 $abc$63009$new_n4400_
.sym 73762 $abc$63009$new_n4399_
.sym 73765 $abc$63009$new_n5907_
.sym 73766 $abc$63009$new_ys__n6074_
.sym 73767 rvsoc.cpu0.D_insn_typ[10]
.sym 73768 $abc$63009$new_n4558_
.sym 73771 rvsoc.cpu0.D_insn_typ[9]
.sym 73772 rvsoc.cpu0.sys_count[40]
.sym 73773 rvsoc.cpu0.D_insn[27]
.sym 73774 rvsoc.cpu0.sys_count[8]
.sym 73775 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 73776 rvsoc.clka
.sym 73782 rvsoc.mem_vdata[2][14]
.sym 73788 rvsoc.cpu0.E_lllhhl[23]
.sym 73789 rvsoc.cpu0.E_lllhhl[30]
.sym 73791 rvsoc.mem_vdata[5][10]
.sym 73792 rvsoc.eram.adrs[4]
.sym 73793 rvsoc.cpu0.D_op2[0]
.sym 73794 rvsoc.cpu0.mul_val[21]
.sym 73795 rvsoc.cpu0.sys_count[8]
.sym 73796 $abc$63009$new_n4560_
.sym 73798 $abc$63009$new_ys__n1728_
.sym 73799 rvsoc.data_wdata[6]
.sym 73801 $abc$63009$new_n4645_
.sym 73802 $abc$63009$new_ys__n1873_inv_
.sym 73803 rvsoc.cpu0.E_op1[2]
.sym 73804 rvsoc.cpu0.sys_count[17]
.sym 73805 rvsoc.eram.adrs[0]
.sym 73806 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$51721
.sym 73807 $abc$63009$new_n4165_
.sym 73808 rvsoc.data_wdata[10]
.sym 73809 $abc$63009$new_ys__n10983_inv_
.sym 73810 $abc$63009$new_ys__n6937_
.sym 73811 rvsoc.cpu0.D_next_pc[10]
.sym 73812 $abc$63009$new_ys__n1880_inv_
.sym 73813 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[1]
.sym 73819 $abc$63009$new_n4381_
.sym 73820 rvsoc.cpu0.D_next_pc[14]
.sym 73821 rvsoc.cpu0.D_next_pc[2]
.sym 73823 $abc$63009$new_n4165_
.sym 73824 $abc$63009$new_n4395_
.sym 73826 $abc$63009$new_ys__n5398_inv_
.sym 73828 $abc$63009$new_ys__n1873_inv_
.sym 73829 rvsoc.cpu0.D_insn[27]
.sym 73832 rvsoc.cpu0.sys_count[22]
.sym 73833 $abc$63009$new_ys__n10983_inv_
.sym 73834 rvsoc.cpu0.sys_count[19]
.sym 73835 rvsoc.cpu0.D_next_pc[10]
.sym 73839 rvsoc.cpu0.D_insn_typ[3]
.sym 73840 $abc$63009$new_n4196_
.sym 73841 rvsoc.cpu0.D_actv_pc[10]
.sym 73842 rvsoc.cpu0.D_actv_pc[2]
.sym 73844 $abc$63009$new_n4203_
.sym 73845 rvsoc.cpu0.D_next_pc[17]
.sym 73847 $abc$63009$new_ys__n1731_
.sym 73848 rvsoc.cpu0.sys_count[54]
.sym 73849 rvsoc.cpu0.D_insn_typ[9]
.sym 73850 rvsoc.cpu0.sys_count[51]
.sym 73852 $abc$63009$new_n4165_
.sym 73853 $abc$63009$new_ys__n1731_
.sym 73854 rvsoc.cpu0.D_actv_pc[10]
.sym 73855 $abc$63009$new_n4395_
.sym 73858 $abc$63009$new_ys__n10983_inv_
.sym 73859 rvsoc.cpu0.D_insn_typ[3]
.sym 73860 rvsoc.cpu0.D_actv_pc[2]
.sym 73861 rvsoc.cpu0.D_next_pc[2]
.sym 73867 rvsoc.cpu0.D_next_pc[17]
.sym 73872 rvsoc.cpu0.D_next_pc[14]
.sym 73876 rvsoc.cpu0.sys_count[51]
.sym 73877 rvsoc.cpu0.D_insn[27]
.sym 73878 rvsoc.cpu0.sys_count[19]
.sym 73879 rvsoc.cpu0.D_insn_typ[9]
.sym 73882 rvsoc.cpu0.D_insn_typ[9]
.sym 73883 rvsoc.cpu0.sys_count[54]
.sym 73884 rvsoc.cpu0.D_insn[27]
.sym 73885 rvsoc.cpu0.sys_count[22]
.sym 73888 $abc$63009$new_ys__n1873_inv_
.sym 73889 $abc$63009$new_ys__n5398_inv_
.sym 73890 $abc$63009$new_n4203_
.sym 73891 $abc$63009$new_n4196_
.sym 73895 $abc$63009$new_n4381_
.sym 73896 $abc$63009$new_ys__n10983_inv_
.sym 73897 rvsoc.cpu0.D_next_pc[10]
.sym 73898 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 73899 rvsoc.clka
.sym 73905 rvsoc.mem_vdata[2][13]
.sym 73911 rvsoc.cpu0.D_op2[0]
.sym 73913 rvsoc.data_adrs[3]
.sym 73914 rvsoc.cpu0.D_actv_pc[8]
.sym 73917 rvsoc.cpu0.D_insn[27]
.sym 73918 rvsoc.data_wdata[28]
.sym 73919 $auto$alumacc.cc:474:replace_alu$3190.AA[7]
.sym 73920 rvsoc.eram.adrs[5]
.sym 73921 rvsoc.cpu0.umul_lolo[18]
.sym 73922 rvsoc.cpu0.E_mul_lolo[25]
.sym 73924 $PACKER_VCC_NET
.sym 73926 rvsoc.eram.adrs[3]
.sym 73927 rvsoc.cpu0.D_op1[2]
.sym 73928 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 73929 rvsoc.eram.adrs[7]
.sym 73930 rvsoc.cpu0.D_actv_pc[9]
.sym 73931 rvsoc.eram.adrs[3]
.sym 73932 rvsoc.eram.adrs[7]
.sym 73933 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[0]
.sym 73934 $abc$63009$new_n5860_
.sym 73935 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[27]
.sym 73936 rvsoc.cpu0.sys_count[25]
.sym 73942 rvsoc.cpu0.D_insn_typ[3]
.sym 73943 $abc$63009$new_ys__n1535_
.sym 73944 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 73945 $abc$63009$new_ys__n1741_
.sym 73946 rvsoc.cpu0.D_actv_pc[9]
.sym 73948 rvsoc.cpu0.sys_count[9]
.sym 73949 $abc$63009$new_ys__n1743_
.sym 73950 $abc$63009$new_ys__n10983_inv_
.sym 73951 rvsoc.cpu0.sys_count[41]
.sym 73953 rvsoc.cpu0.F_next_pc[31]
.sym 73956 rvsoc.cpu0.F_actv_pc[24]
.sym 73957 $abc$63009$new_ys__n1532_
.sym 73958 $abc$63009$new_ys__n1625_
.sym 73959 rvsoc.cpu0.D_insn[27]
.sym 73961 rvsoc.cpu0.D_insn_typ[9]
.sym 73962 rvsoc.cpu0.D_next_pc[17]
.sym 73964 rvsoc.cpu0.sys_count[17]
.sym 73967 rvsoc.cpu0.sys_count[49]
.sym 73969 rvsoc.cpu0.D_actv_pc[23]
.sym 73971 rvsoc.cpu0.sys_count[23]
.sym 73972 $abc$63009$new_ys__n1880_inv_
.sym 73973 rvsoc.cpu0.sys_count[55]
.sym 73975 rvsoc.cpu0.sys_count[49]
.sym 73976 rvsoc.cpu0.D_insn_typ[9]
.sym 73977 rvsoc.cpu0.sys_count[17]
.sym 73978 rvsoc.cpu0.D_insn[27]
.sym 73981 rvsoc.cpu0.D_insn_typ[9]
.sym 73982 rvsoc.cpu0.sys_count[55]
.sym 73983 rvsoc.cpu0.D_insn[27]
.sym 73984 rvsoc.cpu0.sys_count[23]
.sym 73987 rvsoc.cpu0.D_actv_pc[23]
.sym 73988 $abc$63009$new_ys__n1535_
.sym 73989 $abc$63009$new_ys__n1532_
.sym 73990 $abc$63009$new_ys__n1880_inv_
.sym 73993 rvsoc.cpu0.D_insn[27]
.sym 73994 rvsoc.cpu0.sys_count[41]
.sym 73995 rvsoc.cpu0.D_insn_typ[9]
.sym 73996 rvsoc.cpu0.sys_count[9]
.sym 73999 rvsoc.cpu0.D_insn_typ[3]
.sym 74000 $abc$63009$new_ys__n1743_
.sym 74001 rvsoc.cpu0.D_actv_pc[9]
.sym 74002 $abc$63009$new_ys__n1741_
.sym 74007 rvsoc.cpu0.F_actv_pc[24]
.sym 74011 rvsoc.cpu0.D_next_pc[17]
.sym 74013 $abc$63009$new_ys__n1625_
.sym 74014 $abc$63009$new_ys__n10983_inv_
.sym 74020 rvsoc.cpu0.F_next_pc[31]
.sym 74021 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 74022 rvsoc.clka
.sym 74028 rvsoc.mem_vdata[2][12]
.sym 74034 rvsoc.cpu0.E_lllhhl[17]
.sym 74035 rvsoc.cpu0.E_lllhhl[24]
.sym 74036 $auto$alumacc.cc:474:replace_alu$3190.AA[10]
.sym 74038 $auto$alumacc.cc:474:replace_alu$3190.AA[12]
.sym 74039 $abc$63009$new_n4119_
.sym 74040 rvsoc.cpu0.D_op2[24]
.sym 74041 rvsoc.cpu0.D_op1[10]
.sym 74042 rvsoc.eram.adrs[4]
.sym 74044 rvsoc.cpu0.F_actv_pc[24]
.sym 74045 $abc$63009$new_ys__n1532_
.sym 74046 $abc$63009$new_n4373_
.sym 74047 rvsoc.cpu0.D_op1[13]
.sym 74049 rvsoc.data_wdata[26]
.sym 74050 rvsoc.data_wdata[1]
.sym 74051 rvsoc.cpu0.umul_lolo[21]
.sym 74052 rvsoc.cpu0.D_op2[7]
.sym 74053 rvsoc.eram.adrs[6]
.sym 74054 rvsoc.eram.adrs[6]
.sym 74055 $abc$63009$new_ys__n6254_
.sym 74056 rvsoc.eram.adrs[8]
.sym 74057 rvsoc.cpu0.umul_lhhl[0]
.sym 74059 $abc$63009$auto$wreduce.cc:452:run$3079[15]
.sym 74068 rvsoc.cpu0.umul_lolo[16]
.sym 74069 rvsoc.cpu0.umul_lolo[20]
.sym 74073 rvsoc.cpu0.umul_lhhl[4]
.sym 74075 rvsoc.cpu0.umul_lolo[21]
.sym 74076 $auto$alumacc.cc:474:replace_alu$3190.AA[6]
.sym 74078 rvsoc.cpu0.umul_lolo[17]
.sym 74081 rvsoc.cpu0.umul_lhhl[0]
.sym 74082 rvsoc.cpu0.umul_lolo[19]
.sym 74083 $auto$alumacc.cc:474:replace_alu$3190.AA[7]
.sym 74084 rvsoc.cpu0.umul_lhhl[1]
.sym 74086 rvsoc.cpu0.umul_lhhl[6]
.sym 74088 rvsoc.cpu0.umul_lhhl[7]
.sym 74089 rvsoc.cpu0.umul_lolo[18]
.sym 74092 rvsoc.cpu0.umul_lhhl[5]
.sym 74094 rvsoc.cpu0.umul_lhhl[2]
.sym 74096 rvsoc.cpu0.umul_lhhl[3]
.sym 74097 $auto$alumacc.cc:474:replace_alu$3190.C[1]
.sym 74099 rvsoc.cpu0.umul_lolo[16]
.sym 74100 rvsoc.cpu0.umul_lhhl[0]
.sym 74103 $auto$alumacc.cc:474:replace_alu$3190.C[2]
.sym 74105 rvsoc.cpu0.umul_lolo[17]
.sym 74106 rvsoc.cpu0.umul_lhhl[1]
.sym 74109 $auto$alumacc.cc:474:replace_alu$3190.C[3]
.sym 74111 rvsoc.cpu0.umul_lolo[18]
.sym 74112 rvsoc.cpu0.umul_lhhl[2]
.sym 74115 $auto$alumacc.cc:474:replace_alu$3190.C[4]
.sym 74117 rvsoc.cpu0.umul_lhhl[3]
.sym 74118 rvsoc.cpu0.umul_lolo[19]
.sym 74121 $auto$alumacc.cc:474:replace_alu$3190.C[5]
.sym 74123 rvsoc.cpu0.umul_lhhl[4]
.sym 74124 rvsoc.cpu0.umul_lolo[20]
.sym 74127 $auto$alumacc.cc:474:replace_alu$3190.C[6]
.sym 74129 rvsoc.cpu0.umul_lhhl[5]
.sym 74130 rvsoc.cpu0.umul_lolo[21]
.sym 74133 $auto$alumacc.cc:474:replace_alu$3190.C[7]
.sym 74135 rvsoc.cpu0.umul_lhhl[6]
.sym 74136 $auto$alumacc.cc:474:replace_alu$3190.AA[6]
.sym 74139 $auto$alumacc.cc:474:replace_alu$3190.C[8]
.sym 74141 $auto$alumacc.cc:474:replace_alu$3190.AA[7]
.sym 74142 rvsoc.cpu0.umul_lhhl[7]
.sym 74151 rvsoc.mem_vdata[2][9]
.sym 74157 rvsoc.cpu0.E_lllhhl[25]
.sym 74158 rvsoc.cpu0.E_lllhhl[18]
.sym 74159 rvsoc.cpu0.umul_lohi[30]
.sym 74160 rvsoc.data_wdata[18]
.sym 74161 rvsoc.cpu0.umul_lohi[29]
.sym 74162 $PACKER_GND_NET
.sym 74163 rvsoc.data_wdata[12]
.sym 74164 rvsoc.cpu0.umul_lhhl[5]
.sym 74165 rvsoc.data_wdata[0]
.sym 74167 $abc$63009$new_n5248_
.sym 74168 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 74169 rvsoc.eram.adrs[4]
.sym 74170 rvsoc.data_wdata[17]
.sym 74171 $PACKER_VCC_NET
.sym 74172 $abc$63009$new_n5036_
.sym 74173 $PACKER_VCC_NET
.sym 74174 $abc$63009$new_n5334_
.sym 74175 $PACKER_VCC_NET
.sym 74176 $auto$alumacc.cc:474:replace_alu$3190.AA[9]
.sym 74177 $auto$alumacc.cc:474:replace_alu$3190.AA[8]
.sym 74178 rvsoc.cpu0.D_op1[3]
.sym 74179 $auto$alumacc.cc:474:replace_alu$3190.AA[15]
.sym 74181 rvsoc.data_wdata[27]
.sym 74182 rvsoc.eram.adrs[2]
.sym 74183 $auto$alumacc.cc:474:replace_alu$3190.C[8]
.sym 74190 $auto$alumacc.cc:474:replace_alu$3190.AA[15]
.sym 74192 $auto$alumacc.cc:474:replace_alu$3190.AA[9]
.sym 74195 $auto$alumacc.cc:474:replace_alu$3190.AA[8]
.sym 74198 rvsoc.cpu0.umul_lhhl[14]
.sym 74199 $auto$alumacc.cc:474:replace_alu$3190.AA[14]
.sym 74202 $auto$alumacc.cc:474:replace_alu$3190.AA[13]
.sym 74205 rvsoc.cpu0.umul_lhhl[12]
.sym 74207 rvsoc.cpu0.umul_lhhl[9]
.sym 74208 $auto$alumacc.cc:474:replace_alu$3190.AA[12]
.sym 74209 $auto$alumacc.cc:474:replace_alu$3190.AA[11]
.sym 74211 rvsoc.cpu0.umul_lhhl[15]
.sym 74213 rvsoc.cpu0.umul_lhhl[8]
.sym 74215 rvsoc.cpu0.umul_lhhl[13]
.sym 74217 rvsoc.cpu0.umul_lhhl[10]
.sym 74218 $auto$alumacc.cc:474:replace_alu$3190.AA[10]
.sym 74219 rvsoc.cpu0.umul_lhhl[11]
.sym 74220 $auto$alumacc.cc:474:replace_alu$3190.C[9]
.sym 74222 $auto$alumacc.cc:474:replace_alu$3190.AA[8]
.sym 74223 rvsoc.cpu0.umul_lhhl[8]
.sym 74226 $auto$alumacc.cc:474:replace_alu$3190.C[10]
.sym 74228 $auto$alumacc.cc:474:replace_alu$3190.AA[9]
.sym 74229 rvsoc.cpu0.umul_lhhl[9]
.sym 74232 $auto$alumacc.cc:474:replace_alu$3190.C[11]
.sym 74234 $auto$alumacc.cc:474:replace_alu$3190.AA[10]
.sym 74235 rvsoc.cpu0.umul_lhhl[10]
.sym 74238 $auto$alumacc.cc:474:replace_alu$3190.C[12]
.sym 74240 rvsoc.cpu0.umul_lhhl[11]
.sym 74241 $auto$alumacc.cc:474:replace_alu$3190.AA[11]
.sym 74244 $auto$alumacc.cc:474:replace_alu$3190.C[13]
.sym 74246 rvsoc.cpu0.umul_lhhl[12]
.sym 74247 $auto$alumacc.cc:474:replace_alu$3190.AA[12]
.sym 74250 $auto$alumacc.cc:474:replace_alu$3190.C[14]
.sym 74252 rvsoc.cpu0.umul_lhhl[13]
.sym 74253 $auto$alumacc.cc:474:replace_alu$3190.AA[13]
.sym 74256 $auto$alumacc.cc:474:replace_alu$3190.C[15]
.sym 74258 rvsoc.cpu0.umul_lhhl[14]
.sym 74259 $auto$alumacc.cc:474:replace_alu$3190.AA[14]
.sym 74262 $auto$alumacc.cc:474:replace_alu$3190.C[16]
.sym 74264 $auto$alumacc.cc:474:replace_alu$3190.AA[15]
.sym 74265 rvsoc.cpu0.umul_lhhl[15]
.sym 74274 rvsoc.mem_vdata[2][8]
.sym 74280 rvsoc.cpu0.E_lllhhl[33]
.sym 74281 rvsoc.cpu0.E_lllhhl[26]
.sym 74283 rvsoc.cpu0.D_op2[26]
.sym 74284 rvsoc.cpu0.umul_lhhl[14]
.sym 74285 rvsoc.cpu0.umul_lhhl[9]
.sym 74286 rvsoc.cpu0.D_op2[5]
.sym 74287 rvsoc.data_wdata[6]
.sym 74288 $abc$63009$new_n5036_
.sym 74289 rvsoc.cpu0.umul_lhhl[14]
.sym 74290 rvsoc.data_wdata[6]
.sym 74291 rvsoc.cpu0.umul_lhhl[15]
.sym 74292 rvsoc.data_wdata[22]
.sym 74293 rvsoc.data_wdata[0]
.sym 74294 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 74297 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[1]
.sym 74298 $abc$63009$new_n5082_
.sym 74299 $abc$63009$new_n4165_
.sym 74300 rvsoc.data_wdata[10]
.sym 74301 rvsoc.eram.adrs[2]
.sym 74302 $abc$63009$new_ys__n6937_
.sym 74303 rvsoc.eram.adrs[0]
.sym 74305 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[1]
.sym 74306 $auto$alumacc.cc:474:replace_alu$3190.C[16]
.sym 74328 rvsoc.cpu0.umul_lhhl[20]
.sym 74330 rvsoc.cpu0.umul_lhhl[21]
.sym 74332 rvsoc.cpu0.umul_lhhl[18]
.sym 74334 rvsoc.cpu0.umul_lhhl[23]
.sym 74336 rvsoc.cpu0.umul_lhhl[16]
.sym 74338 rvsoc.cpu0.umul_lhhl[17]
.sym 74340 rvsoc.cpu0.umul_lhhl[22]
.sym 74342 rvsoc.cpu0.umul_lhhl[19]
.sym 74343 $auto$alumacc.cc:474:replace_alu$3190.C[17]
.sym 74346 rvsoc.cpu0.umul_lhhl[16]
.sym 74347 $auto$alumacc.cc:474:replace_alu$3190.C[16]
.sym 74349 $auto$alumacc.cc:474:replace_alu$3190.C[18]
.sym 74351 rvsoc.cpu0.umul_lhhl[17]
.sym 74353 $auto$alumacc.cc:474:replace_alu$3190.C[17]
.sym 74355 $auto$alumacc.cc:474:replace_alu$3190.C[19]
.sym 74357 rvsoc.cpu0.umul_lhhl[18]
.sym 74359 $auto$alumacc.cc:474:replace_alu$3190.C[18]
.sym 74361 $auto$alumacc.cc:474:replace_alu$3190.C[20]
.sym 74363 rvsoc.cpu0.umul_lhhl[19]
.sym 74365 $auto$alumacc.cc:474:replace_alu$3190.C[19]
.sym 74367 $auto$alumacc.cc:474:replace_alu$3190.C[21]
.sym 74369 rvsoc.cpu0.umul_lhhl[20]
.sym 74371 $auto$alumacc.cc:474:replace_alu$3190.C[20]
.sym 74373 $auto$alumacc.cc:474:replace_alu$3190.C[22]
.sym 74376 rvsoc.cpu0.umul_lhhl[21]
.sym 74377 $auto$alumacc.cc:474:replace_alu$3190.C[21]
.sym 74379 $auto$alumacc.cc:474:replace_alu$3190.C[23]
.sym 74382 rvsoc.cpu0.umul_lhhl[22]
.sym 74383 $auto$alumacc.cc:474:replace_alu$3190.C[22]
.sym 74385 $auto$alumacc.cc:474:replace_alu$3190.C[24]
.sym 74388 rvsoc.cpu0.umul_lhhl[23]
.sym 74389 $auto$alumacc.cc:474:replace_alu$3190.C[23]
.sym 74390 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 74391 rvsoc.clka
.sym 74397 rvsoc.mem_vdata[2][11]
.sym 74403 rvsoc.cpu0.D_op1[23]
.sym 74405 rvsoc.cpu0.E_lllhhl[16]
.sym 74406 rvsoc.spi0.status[26]
.sym 74407 $abc$63009$new_ys__n7731_inv_
.sym 74409 $abc$63009$new_ys__n2204_inv_
.sym 74410 rvsoc.cpu0.umul_lhhl[1]
.sym 74411 rvsoc.cpu0.umul_lhhl[12]
.sym 74412 $abc$63009$new_ys__n2827_
.sym 74413 $abc$63009$new_ys__n1507_
.sym 74414 $abc$63009$new_ys__n2827_
.sym 74415 rvsoc.eram.adrs[5]
.sym 74416 $abc$63009$new_n3640_
.sym 74418 rvsoc.cpu0.D_op1[2]
.sym 74419 rvsoc.eram.adrs[3]
.sym 74420 rvsoc.cpu0.E_lllhhl[19]
.sym 74421 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[0]
.sym 74422 $abc$63009$new_ys__n7727_inv_
.sym 74423 rvsoc.cpu0.D_op2[30]
.sym 74424 rvsoc.cpu0.E_lllhhl[21]
.sym 74425 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[2]
.sym 74426 rvsoc.eram.adrs[7]
.sym 74427 rvsoc.cpu0.E_op2[31]
.sym 74428 rvsoc.cpu0.D_funct3[1]
.sym 74429 $auto$alumacc.cc:474:replace_alu$3190.C[24]
.sym 74442 rvsoc.cpu0.umul_lhhl[29]
.sym 74448 rvsoc.cpu0.umul_lhhl[28]
.sym 74455 rvsoc.cpu0.umul_lhhl[26]
.sym 74457 rvsoc.cpu0.umul_lhhl[27]
.sym 74459 rvsoc.cpu0.umul_lhhl[24]
.sym 74461 rvsoc.cpu0.umul_lhhl[25]
.sym 74463 rvsoc.cpu0.umul_lhhl[30]
.sym 74465 rvsoc.cpu0.umul_lhhl[31]
.sym 74466 $auto$alumacc.cc:474:replace_alu$3190.C[25]
.sym 74469 rvsoc.cpu0.umul_lhhl[24]
.sym 74470 $auto$alumacc.cc:474:replace_alu$3190.C[24]
.sym 74472 $auto$alumacc.cc:474:replace_alu$3190.C[26]
.sym 74474 rvsoc.cpu0.umul_lhhl[25]
.sym 74476 $auto$alumacc.cc:474:replace_alu$3190.C[25]
.sym 74478 $auto$alumacc.cc:474:replace_alu$3190.C[27]
.sym 74480 rvsoc.cpu0.umul_lhhl[26]
.sym 74482 $auto$alumacc.cc:474:replace_alu$3190.C[26]
.sym 74484 $auto$alumacc.cc:474:replace_alu$3190.C[28]
.sym 74487 rvsoc.cpu0.umul_lhhl[27]
.sym 74488 $auto$alumacc.cc:474:replace_alu$3190.C[27]
.sym 74490 $auto$alumacc.cc:474:replace_alu$3190.C[29]
.sym 74492 rvsoc.cpu0.umul_lhhl[28]
.sym 74494 $auto$alumacc.cc:474:replace_alu$3190.C[28]
.sym 74496 $auto$alumacc.cc:474:replace_alu$3190.C[30]
.sym 74499 rvsoc.cpu0.umul_lhhl[29]
.sym 74500 $auto$alumacc.cc:474:replace_alu$3190.C[29]
.sym 74502 $auto$alumacc.cc:474:replace_alu$3190.C[31]
.sym 74505 rvsoc.cpu0.umul_lhhl[30]
.sym 74506 $auto$alumacc.cc:474:replace_alu$3190.C[30]
.sym 74508 $auto$alumacc.cc:474:replace_alu$3190.C[32]
.sym 74510 rvsoc.cpu0.umul_lhhl[31]
.sym 74512 $auto$alumacc.cc:474:replace_alu$3190.C[31]
.sym 74513 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 74514 rvsoc.clka
.sym 74520 rvsoc.mem_vdata[2][10]
.sym 74527 rvsoc.data_wdata[17]
.sym 74528 $abc$63009$new_ys__n7728_inv_
.sym 74529 $abc$63009$new_ys__n3409_
.sym 74530 $abc$63009$new_ys__n3287_inv_
.sym 74531 rvsoc.cpu0.D_op1[29]
.sym 74532 rvsoc.data_wdata[29]
.sym 74533 $abc$63009$new_n5182_
.sym 74534 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 74535 rvsoc.cpu0.D_op1[8]
.sym 74536 rvsoc.cpu0.umul_lhhl[28]
.sym 74537 rvsoc.eram.adrs[4]
.sym 74538 rvsoc.cpu0.umul_lhhl[29]
.sym 74539 $abc$63009$new_ys__n2953_inv_
.sym 74541 rvsoc.data_wdata[26]
.sym 74542 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[1]
.sym 74543 rvsoc.cpu0.cpu_rs2[22]
.sym 74544 rvsoc.eram.adrs[8]
.sym 74545 $abc$63009$new_ys__n6936_
.sym 74546 rvsoc.eram.adrs[6]
.sym 74547 $abc$63009$new_ys__n6254_
.sym 74548 rvsoc.cpu0.E_lllhhl[32]
.sym 74549 rvsoc.cpu0.umul_hihi[8]
.sym 74550 rvsoc.cpu0.mulhu_val[5]
.sym 74551 $abc$63009$auto$wreduce.cc:452:run$3079[15]
.sym 74552 $auto$alumacc.cc:474:replace_alu$3190.C[32]
.sym 74557 $abc$63009$new_n4297_
.sym 74558 $abc$63009$new_n5036_
.sym 74561 $abc$63009$new_ys__n3409_
.sym 74562 $abc$63009$new_ys__n1196_
.sym 74564 $abc$63009$new_ys__n6930_
.sym 74565 $abc$63009$new_ys__n1197_
.sym 74570 $abc$63009$new_n5082_
.sym 74571 rvsoc.cpu0.E_op1[31]
.sym 74573 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[2]
.sym 74576 rvsoc.cpu0.mulhu_val[5]
.sym 74577 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[2]
.sym 74579 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[5]
.sym 74580 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[14]
.sym 74582 rvsoc.cpu0.umul_lhhl[32]
.sym 74583 $abc$63009$new_n5109_
.sym 74584 rvsoc.cpu0.mulhu_val[14]
.sym 74585 rvsoc.cpu0.mulhu_val[2]
.sym 74587 rvsoc.cpu0.E_op2[31]
.sym 74588 $abc$63009$new_ys__n6930_
.sym 74589 $auto$alumacc.cc:474:replace_alu$3190.C[33]
.sym 74592 rvsoc.cpu0.umul_lhhl[32]
.sym 74593 $auto$alumacc.cc:474:replace_alu$3190.C[32]
.sym 74599 $auto$alumacc.cc:474:replace_alu$3190.C[33]
.sym 74602 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[2]
.sym 74603 $abc$63009$new_n5036_
.sym 74604 $abc$63009$new_ys__n6930_
.sym 74605 rvsoc.cpu0.E_op2[31]
.sym 74608 $abc$63009$new_ys__n1197_
.sym 74609 $abc$63009$new_n4297_
.sym 74610 $abc$63009$new_ys__n1196_
.sym 74614 $abc$63009$new_n5082_
.sym 74615 $abc$63009$new_n5109_
.sym 74616 $abc$63009$new_ys__n3409_
.sym 74617 $abc$63009$new_ys__n6930_
.sym 74620 rvsoc.cpu0.E_op1[31]
.sym 74622 rvsoc.cpu0.mulhu_val[5]
.sym 74623 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[5]
.sym 74627 rvsoc.cpu0.E_op1[31]
.sym 74628 rvsoc.cpu0.mulhu_val[14]
.sym 74629 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[14]
.sym 74632 rvsoc.cpu0.mulhu_val[2]
.sym 74633 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[2]
.sym 74634 rvsoc.cpu0.E_op1[31]
.sym 74636 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 74637 rvsoc.clka
.sym 74639 rvsoc.cpu0.cpu_rs2[31]
.sym 74640 rvsoc.cpu0.cpu_rs2[30]
.sym 74641 rvsoc.cpu0.cpu_rs2[29]
.sym 74642 rvsoc.cpu0.cpu_rs2[28]
.sym 74643 rvsoc.cpu0.cpu_rs2[27]
.sym 74644 rvsoc.cpu0.cpu_rs2[26]
.sym 74645 rvsoc.cpu0.cpu_rs2[25]
.sym 74646 rvsoc.cpu0.cpu_rs2[24]
.sym 74651 $abc$63009$new_n4297_
.sym 74652 $abc$63009$new_n3616_
.sym 74653 $abc$63009$new_ys__n10343_
.sym 74654 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 74655 $abc$63009$new_ys__n2807_
.sym 74656 rvsoc.data_wdata[31]
.sym 74657 rvsoc.data_wdata[0]
.sym 74658 rvsoc.cpu0.D_op2[18]
.sym 74659 $abc$63009$new_n4292_
.sym 74660 $abc$63009$new_ys__n6940_
.sym 74661 rvsoc.eram.adrs[4]
.sym 74662 rvsoc.data_wdata[20]
.sym 74663 rvsoc.cpu0.cpu_rs2[17]
.sym 74664 rvsoc.cpu0.D_op1[16]
.sym 74665 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[14]
.sym 74667 $PACKER_VCC_NET
.sym 74668 rvsoc.data_wdata[27]
.sym 74670 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[12]
.sym 74672 rvsoc.cpu0.cpu_rs2[31]
.sym 74673 rvsoc.cpu0.E_mul_hihi[8]
.sym 74674 $PACKER_VCC_NET
.sym 74681 rvsoc.cpu0.umul_hihi[2]
.sym 74686 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[12]
.sym 74687 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[12]
.sym 74688 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 74689 rvsoc.data_wdata[21]
.sym 74690 rvsoc.cpu0.umul_hihi[15]
.sym 74692 $abc$63009$new_ys__n2827_
.sym 74697 rvsoc.cpu0.umul_hihi[0]
.sym 74698 rvsoc.cpu0.mulhu_val[9]
.sym 74700 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[8]
.sym 74704 rvsoc.cpu0.E_op1[31]
.sym 74705 rvsoc.cpu0.mulhu_val[8]
.sym 74706 rvsoc.cpu0.cpu_rs2[21]
.sym 74709 rvsoc.cpu0.umul_hihi[8]
.sym 74710 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[9]
.sym 74711 $abc$63009$new_n3616_
.sym 74713 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[8]
.sym 74714 rvsoc.cpu0.E_op1[31]
.sym 74715 rvsoc.cpu0.mulhu_val[8]
.sym 74722 rvsoc.cpu0.umul_hihi[8]
.sym 74726 rvsoc.cpu0.umul_hihi[2]
.sym 74731 rvsoc.cpu0.umul_hihi[0]
.sym 74738 rvsoc.cpu0.umul_hihi[15]
.sym 74743 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[9]
.sym 74744 rvsoc.cpu0.mulhu_val[9]
.sym 74745 rvsoc.cpu0.E_op1[31]
.sym 74749 $abc$63009$new_n3616_
.sym 74750 rvsoc.cpu0.cpu_rs2[21]
.sym 74751 rvsoc.data_wdata[21]
.sym 74752 $abc$63009$new_ys__n2827_
.sym 74755 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 74756 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[12]
.sym 74757 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[12]
.sym 74759 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 74760 rvsoc.clka
.sym 74762 rvsoc.cpu0.cpu_rs2[23]
.sym 74763 rvsoc.cpu0.cpu_rs2[22]
.sym 74764 rvsoc.cpu0.cpu_rs2[21]
.sym 74765 rvsoc.cpu0.cpu_rs2[20]
.sym 74766 rvsoc.cpu0.cpu_rs2[19]
.sym 74767 rvsoc.cpu0.cpu_rs2[18]
.sym 74768 rvsoc.cpu0.cpu_rs2[17]
.sym 74769 rvsoc.cpu0.cpu_rs2[16]
.sym 74774 rvsoc.cpu0.D_op2[24]
.sym 74775 rvsoc.cpu0.umul_hihi[2]
.sym 74776 rvsoc.cpu0.D_op2[27]
.sym 74777 rvsoc.cpu0.D_op2[31]
.sym 74778 $abc$63009$new_ys__n3283_inv_
.sym 74779 $abc$63009$new_n5036_
.sym 74780 rvsoc.cpu0.D_op2[23]
.sym 74781 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 74783 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[12]
.sym 74784 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[12]
.sym 74785 rvsoc.data_wdata[0]
.sym 74786 rvsoc.cpu0.mulhu_val[4]
.sym 74787 rvsoc.cpu0.mulhu_val[14]
.sym 74788 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 74789 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[1]
.sym 74790 rvsoc.cpu0.E_op1[31]
.sym 74791 rvsoc.cpu0.mulhu_val[8]
.sym 74792 rvsoc.cpu0.mulhu_val[7]
.sym 74793 $abc$63009$new_ys__n6937_
.sym 74794 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 74795 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[4]
.sym 74796 $abc$63009$auto$memory_bram.cc:836:replace_cell$3943[15]
.sym 74797 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[1]
.sym 74804 rvsoc.cpu0.E_mul_hihi[5]
.sym 74805 rvsoc.cpu0.E_mul_hihi[2]
.sym 74806 rvsoc.cpu0.E_mul_hihi[7]
.sym 74808 rvsoc.cpu0.E_mul_hihi[3]
.sym 74810 rvsoc.cpu0.E_mul_hihi[6]
.sym 74812 rvsoc.cpu0.E_mul_hihi[4]
.sym 74814 rvsoc.cpu0.E_mul_hihi[0]
.sym 74817 rvsoc.cpu0.E_lllhhl[16]
.sym 74818 rvsoc.cpu0.E_mul_hihi[1]
.sym 74823 rvsoc.cpu0.E_lllhhl[22]
.sym 74825 rvsoc.cpu0.E_lllhhl[23]
.sym 74827 rvsoc.cpu0.E_lllhhl[20]
.sym 74829 rvsoc.cpu0.E_lllhhl[17]
.sym 74830 rvsoc.cpu0.E_lllhhl[21]
.sym 74831 rvsoc.cpu0.E_lllhhl[18]
.sym 74834 rvsoc.cpu0.E_lllhhl[19]
.sym 74835 $auto$alumacc.cc:474:replace_alu$3187.C[1]
.sym 74837 rvsoc.cpu0.E_lllhhl[16]
.sym 74838 rvsoc.cpu0.E_mul_hihi[0]
.sym 74841 $auto$alumacc.cc:474:replace_alu$3187.C[2]
.sym 74843 rvsoc.cpu0.E_mul_hihi[1]
.sym 74844 rvsoc.cpu0.E_lllhhl[17]
.sym 74845 $auto$alumacc.cc:474:replace_alu$3187.C[1]
.sym 74847 $auto$alumacc.cc:474:replace_alu$3187.C[3]
.sym 74849 rvsoc.cpu0.E_lllhhl[18]
.sym 74850 rvsoc.cpu0.E_mul_hihi[2]
.sym 74851 $auto$alumacc.cc:474:replace_alu$3187.C[2]
.sym 74853 $auto$alumacc.cc:474:replace_alu$3187.C[4]
.sym 74855 rvsoc.cpu0.E_lllhhl[19]
.sym 74856 rvsoc.cpu0.E_mul_hihi[3]
.sym 74857 $auto$alumacc.cc:474:replace_alu$3187.C[3]
.sym 74859 $auto$alumacc.cc:474:replace_alu$3187.C[5]
.sym 74861 rvsoc.cpu0.E_lllhhl[20]
.sym 74862 rvsoc.cpu0.E_mul_hihi[4]
.sym 74863 $auto$alumacc.cc:474:replace_alu$3187.C[4]
.sym 74865 $auto$alumacc.cc:474:replace_alu$3187.C[6]
.sym 74867 rvsoc.cpu0.E_lllhhl[21]
.sym 74868 rvsoc.cpu0.E_mul_hihi[5]
.sym 74869 $auto$alumacc.cc:474:replace_alu$3187.C[5]
.sym 74871 $auto$alumacc.cc:474:replace_alu$3187.C[7]
.sym 74873 rvsoc.cpu0.E_mul_hihi[6]
.sym 74874 rvsoc.cpu0.E_lllhhl[22]
.sym 74875 $auto$alumacc.cc:474:replace_alu$3187.C[6]
.sym 74877 $auto$alumacc.cc:474:replace_alu$3187.C[8]
.sym 74879 rvsoc.cpu0.E_lllhhl[23]
.sym 74880 rvsoc.cpu0.E_mul_hihi[7]
.sym 74881 $auto$alumacc.cc:474:replace_alu$3187.C[7]
.sym 74885 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[15]
.sym 74886 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[14]
.sym 74887 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[13]
.sym 74888 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[12]
.sym 74889 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[11]
.sym 74890 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[10]
.sym 74891 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[9]
.sym 74892 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[8]
.sym 74894 rvsoc.cpu0.E_mul_hihi[4]
.sym 74897 rvsoc.cpu0.mulhu_val[22]
.sym 74898 rvsoc.cpu0.mulhu_val[16]
.sym 74899 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[0]
.sym 74900 rvsoc.cpu0.cpu_rs2[20]
.sym 74901 rvsoc.cpu0.umul_hihi[15]
.sym 74902 rvsoc.cpu0.D_op2[28]
.sym 74903 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[16]
.sym 74904 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[22]
.sym 74905 rvsoc.cpu0.mulhu_val[3]
.sym 74906 $abc$63009$new_ys__n10339_
.sym 74907 rvsoc.cpu0.D_op2[19]
.sym 74908 $PACKER_VCC_NET
.sym 74909 rvsoc.cpu0.mulhu_val[12]
.sym 74910 rvsoc.cpu0.D_op1[27]
.sym 74911 rvsoc.cpu0.mulhu_val[13]
.sym 74912 rvsoc.cpu0.D_op2[16]
.sym 74913 rvsoc.cpu0.mulhu_val[14]
.sym 74915 rvsoc.cpu0.E_mul_hihi[14]
.sym 74916 rvsoc.cpu0.E_lllhhl[21]
.sym 74917 rvsoc.cpu0.D_op1[2]
.sym 74918 rvsoc.cpu0.E_op2[31]
.sym 74919 rvsoc.cpu0.mulhu_val[9]
.sym 74920 rvsoc.cpu0.E_lllhhl[19]
.sym 74921 $auto$alumacc.cc:474:replace_alu$3187.C[8]
.sym 74926 rvsoc.cpu0.E_mul_hihi[15]
.sym 74929 rvsoc.cpu0.E_mul_hihi[13]
.sym 74930 rvsoc.cpu0.E_mul_hihi[12]
.sym 74933 rvsoc.cpu0.E_mul_hihi[10]
.sym 74934 rvsoc.cpu0.E_mul_hihi[11]
.sym 74937 rvsoc.cpu0.E_mul_hihi[9]
.sym 74941 rvsoc.cpu0.E_mul_hihi[14]
.sym 74942 rvsoc.cpu0.E_lllhhl[24]
.sym 74944 rvsoc.cpu0.E_lllhhl[29]
.sym 74945 rvsoc.cpu0.E_mul_hihi[8]
.sym 74946 rvsoc.cpu0.E_lllhhl[26]
.sym 74948 rvsoc.cpu0.E_lllhhl[27]
.sym 74949 rvsoc.cpu0.E_lllhhl[31]
.sym 74950 rvsoc.cpu0.E_lllhhl[28]
.sym 74952 rvsoc.cpu0.E_lllhhl[25]
.sym 74954 rvsoc.cpu0.E_lllhhl[30]
.sym 74958 $auto$alumacc.cc:474:replace_alu$3187.C[9]
.sym 74960 rvsoc.cpu0.E_mul_hihi[8]
.sym 74961 rvsoc.cpu0.E_lllhhl[24]
.sym 74962 $auto$alumacc.cc:474:replace_alu$3187.C[8]
.sym 74964 $auto$alumacc.cc:474:replace_alu$3187.C[10]
.sym 74966 rvsoc.cpu0.E_mul_hihi[9]
.sym 74967 rvsoc.cpu0.E_lllhhl[25]
.sym 74968 $auto$alumacc.cc:474:replace_alu$3187.C[9]
.sym 74970 $auto$alumacc.cc:474:replace_alu$3187.C[11]
.sym 74972 rvsoc.cpu0.E_mul_hihi[10]
.sym 74973 rvsoc.cpu0.E_lllhhl[26]
.sym 74974 $auto$alumacc.cc:474:replace_alu$3187.C[10]
.sym 74976 $auto$alumacc.cc:474:replace_alu$3187.C[12]
.sym 74978 rvsoc.cpu0.E_lllhhl[27]
.sym 74979 rvsoc.cpu0.E_mul_hihi[11]
.sym 74980 $auto$alumacc.cc:474:replace_alu$3187.C[11]
.sym 74982 $auto$alumacc.cc:474:replace_alu$3187.C[13]
.sym 74984 rvsoc.cpu0.E_lllhhl[28]
.sym 74985 rvsoc.cpu0.E_mul_hihi[12]
.sym 74986 $auto$alumacc.cc:474:replace_alu$3187.C[12]
.sym 74988 $auto$alumacc.cc:474:replace_alu$3187.C[14]
.sym 74990 rvsoc.cpu0.E_lllhhl[29]
.sym 74991 rvsoc.cpu0.E_mul_hihi[13]
.sym 74992 $auto$alumacc.cc:474:replace_alu$3187.C[13]
.sym 74994 $auto$alumacc.cc:474:replace_alu$3187.C[15]
.sym 74996 rvsoc.cpu0.E_lllhhl[30]
.sym 74997 rvsoc.cpu0.E_mul_hihi[14]
.sym 74998 $auto$alumacc.cc:474:replace_alu$3187.C[14]
.sym 75000 $auto$alumacc.cc:474:replace_alu$3187.C[16]
.sym 75002 rvsoc.cpu0.E_mul_hihi[15]
.sym 75003 rvsoc.cpu0.E_lllhhl[31]
.sym 75004 $auto$alumacc.cc:474:replace_alu$3187.C[15]
.sym 75008 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[7]
.sym 75009 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[6]
.sym 75010 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[5]
.sym 75011 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[4]
.sym 75012 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[3]
.sym 75013 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[2]
.sym 75014 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[1]
.sym 75015 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[0]
.sym 75016 rvsoc.cpu0.E_mul_hihi[11]
.sym 75020 rvsoc.cpu0.D_op2[25]
.sym 75021 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[2]
.sym 75022 $abc$63009$new_n5041_
.sym 75023 rvsoc.cpu0.E_mul_hihi[13]
.sym 75024 $abc$63009$new_ys__n6959_
.sym 75025 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[8]
.sym 75026 rvsoc.cpu0.E_mul_hihi[12]
.sym 75027 rvsoc.cpu0.E_mul_hihi[20]
.sym 75028 $abc$63009$new_ys__n3400_
.sym 75029 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[14]
.sym 75030 rvsoc.cpu0.E_mul_hihi[23]
.sym 75031 rvsoc.cpu0.D_op2[26]
.sym 75032 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[1]
.sym 75033 rvsoc.data_wdata[26]
.sym 75035 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[2]
.sym 75036 rvsoc.cpu0.mulhu_val[22]
.sym 75038 rvsoc.cpu0.mulhu_val[23]
.sym 75040 rvsoc.cpu0.E_lllhhl[32]
.sym 75041 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[2]
.sym 75042 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[1]
.sym 75043 rvsoc.cpu0.mulhu_val[15]
.sym 75044 $auto$alumacc.cc:474:replace_alu$3187.C[16]
.sym 75050 rvsoc.cpu0.E_mul_hihi[16]
.sym 75051 rvsoc.cpu0.E_lllhhl[32]
.sym 75056 rvsoc.cpu0.E_mul_hihi[18]
.sym 75058 rvsoc.cpu0.E_mul_hihi[19]
.sym 75060 rvsoc.cpu0.E_mul_hihi[17]
.sym 75071 rvsoc.cpu0.E_mul_hihi[21]
.sym 75072 rvsoc.cpu0.E_mul_hihi[23]
.sym 75075 rvsoc.cpu0.E_lllhhl[33]
.sym 75076 rvsoc.cpu0.E_mul_hihi[22]
.sym 75079 rvsoc.cpu0.E_mul_hihi[20]
.sym 75081 $auto$alumacc.cc:474:replace_alu$3187.C[17]
.sym 75083 rvsoc.cpu0.E_mul_hihi[16]
.sym 75084 rvsoc.cpu0.E_lllhhl[32]
.sym 75085 $auto$alumacc.cc:474:replace_alu$3187.C[16]
.sym 75087 $auto$alumacc.cc:474:replace_alu$3187.C[18]
.sym 75089 rvsoc.cpu0.E_mul_hihi[17]
.sym 75090 rvsoc.cpu0.E_lllhhl[33]
.sym 75091 $auto$alumacc.cc:474:replace_alu$3187.C[17]
.sym 75093 $auto$alumacc.cc:474:replace_alu$3187.C[19]
.sym 75095 rvsoc.cpu0.E_mul_hihi[18]
.sym 75097 $auto$alumacc.cc:474:replace_alu$3187.C[18]
.sym 75099 $auto$alumacc.cc:474:replace_alu$3187.C[20]
.sym 75101 rvsoc.cpu0.E_mul_hihi[19]
.sym 75103 $auto$alumacc.cc:474:replace_alu$3187.C[19]
.sym 75105 $auto$alumacc.cc:474:replace_alu$3187.C[21]
.sym 75107 rvsoc.cpu0.E_mul_hihi[20]
.sym 75109 $auto$alumacc.cc:474:replace_alu$3187.C[20]
.sym 75111 $auto$alumacc.cc:474:replace_alu$3187.C[22]
.sym 75113 rvsoc.cpu0.E_mul_hihi[21]
.sym 75115 $auto$alumacc.cc:474:replace_alu$3187.C[21]
.sym 75117 $auto$alumacc.cc:474:replace_alu$3187.C[23]
.sym 75120 rvsoc.cpu0.E_mul_hihi[22]
.sym 75121 $auto$alumacc.cc:474:replace_alu$3187.C[22]
.sym 75123 $auto$alumacc.cc:474:replace_alu$3187.C[24]
.sym 75126 rvsoc.cpu0.E_mul_hihi[23]
.sym 75127 $auto$alumacc.cc:474:replace_alu$3187.C[23]
.sym 75131 rvsoc.cpu0.cpu_rs1[31]
.sym 75132 rvsoc.cpu0.cpu_rs1[30]
.sym 75133 rvsoc.cpu0.cpu_rs1[29]
.sym 75134 rvsoc.cpu0.cpu_rs1[28]
.sym 75135 rvsoc.cpu0.cpu_rs1[27]
.sym 75136 rvsoc.cpu0.cpu_rs1[26]
.sym 75137 rvsoc.cpu0.cpu_rs1[25]
.sym 75138 rvsoc.cpu0.cpu_rs1[24]
.sym 75141 rvsoc.cpu0.D_op1[25]
.sym 75144 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[1]
.sym 75146 rvsoc.cpu0.D_op2[29]
.sym 75147 rvsoc.data_wdata[18]
.sym 75148 rvsoc.data_wdata[20]
.sym 75149 rvsoc.cpu0.mulhu_val[18]
.sym 75150 rvsoc.cpu0.D_op2[11]
.sym 75151 $abc$63009$new_ys__n6951_
.sym 75152 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 75153 rvsoc.cpu0.mulhu_val[20]
.sym 75154 rvsoc.cpu0.E_mul_hihi[19]
.sym 75155 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[5]
.sym 75156 rvsoc.cpu0.cpu_rs1[27]
.sym 75160 rvsoc.cpu0.cpu_rs1[25]
.sym 75161 rvsoc.data_wdata[27]
.sym 75162 rvsoc.cpu0.mulhu_val[21]
.sym 75163 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[14]
.sym 75164 rvsoc.cpu0.cpu_rs1[31]
.sym 75167 $auto$alumacc.cc:474:replace_alu$3187.C[24]
.sym 75172 rvsoc.cpu0.E_mul_hihi[30]
.sym 75173 rvsoc.cpu0.E_mul_hihi[26]
.sym 75175 rvsoc.cpu0.E_mul_hihi[31]
.sym 75177 rvsoc.cpu0.E_mul_hihi[27]
.sym 75181 rvsoc.cpu0.E_mul_hihi[24]
.sym 75183 rvsoc.cpu0.E_mul_hihi[29]
.sym 75185 rvsoc.cpu0.E_mul_hihi[28]
.sym 75196 rvsoc.cpu0.E_mul_hihi[25]
.sym 75204 $auto$alumacc.cc:474:replace_alu$3187.C[25]
.sym 75207 rvsoc.cpu0.E_mul_hihi[24]
.sym 75208 $auto$alumacc.cc:474:replace_alu$3187.C[24]
.sym 75210 $auto$alumacc.cc:474:replace_alu$3187.C[26]
.sym 75213 rvsoc.cpu0.E_mul_hihi[25]
.sym 75214 $auto$alumacc.cc:474:replace_alu$3187.C[25]
.sym 75216 $auto$alumacc.cc:474:replace_alu$3187.C[27]
.sym 75218 rvsoc.cpu0.E_mul_hihi[26]
.sym 75220 $auto$alumacc.cc:474:replace_alu$3187.C[26]
.sym 75222 $auto$alumacc.cc:474:replace_alu$3187.C[28]
.sym 75225 rvsoc.cpu0.E_mul_hihi[27]
.sym 75226 $auto$alumacc.cc:474:replace_alu$3187.C[27]
.sym 75228 $auto$alumacc.cc:474:replace_alu$3187.C[29]
.sym 75231 rvsoc.cpu0.E_mul_hihi[28]
.sym 75232 $auto$alumacc.cc:474:replace_alu$3187.C[28]
.sym 75234 $auto$alumacc.cc:474:replace_alu$3187.C[30]
.sym 75236 rvsoc.cpu0.E_mul_hihi[29]
.sym 75238 $auto$alumacc.cc:474:replace_alu$3187.C[29]
.sym 75240 $auto$alumacc.cc:474:replace_alu$3187.C[31]
.sym 75243 rvsoc.cpu0.E_mul_hihi[30]
.sym 75244 $auto$alumacc.cc:474:replace_alu$3187.C[30]
.sym 75249 rvsoc.cpu0.E_mul_hihi[31]
.sym 75250 $auto$alumacc.cc:474:replace_alu$3187.C[31]
.sym 75254 rvsoc.cpu0.cpu_rs1[23]
.sym 75255 rvsoc.cpu0.cpu_rs1[22]
.sym 75256 rvsoc.cpu0.cpu_rs1[21]
.sym 75257 rvsoc.cpu0.cpu_rs1[20]
.sym 75258 rvsoc.cpu0.cpu_rs1[19]
.sym 75259 rvsoc.cpu0.cpu_rs1[18]
.sym 75260 rvsoc.cpu0.cpu_rs1[17]
.sym 75261 rvsoc.cpu0.cpu_rs1[16]
.sym 75262 rvsoc.cpu0.D_op2[30]
.sym 75263 rvsoc.cpu0.E_mul_hihi[24]
.sym 75266 rvsoc.cpu0.E_mul_hihi[30]
.sym 75267 rvsoc.cpu0.D_op1[10]
.sym 75268 rvsoc.spi0.bitcount[0]
.sym 75269 rvsoc.cpu0.E_mul_hihi[31]
.sym 75270 $abc$63009$new_ys__n1731_
.sym 75271 rvsoc.cpu0.D_op1[19]
.sym 75272 $abc$63009$new_ys__n11535_inv_
.sym 75273 rvsoc.cpu0.D_op1[21]
.sym 75274 rvsoc.cpu0.mulhu_val[27]
.sym 75275 rvsoc.cpu0.cpu_rs1[30]
.sym 75276 rvsoc.cpu0.mulhu_val[28]
.sym 75277 rvsoc.cpu0.D_op1[18]
.sym 75278 rvsoc.cpu0.cpu_rs1[29]
.sym 75279 rvsoc.cpu0.cpu_rs1[19]
.sym 75280 rvsoc.cpu0.E_op1[31]
.sym 75281 rvsoc.cpu0.cpu_rs1[18]
.sym 75282 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 75283 $abc$63009$new_ys__n2828_
.sym 75286 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 75287 rvsoc.cpu0.mulhu_val[30]
.sym 75288 $abc$63009$auto$memory_bram.cc:836:replace_cell$3943[15]
.sym 75289 rvsoc.cpu0.mulhu_val[31]
.sym 75295 rvsoc.cpu0.mulhu_val[24]
.sym 75296 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[25]
.sym 75298 rvsoc.cpu0.mulhu_val[31]
.sym 75302 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[31]
.sym 75303 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[24]
.sym 75304 rvsoc.cpu0.mulhu_val[25]
.sym 75306 rvsoc.cpu0.E_op1[31]
.sym 75307 $abc$63009$new_ys__n2828_
.sym 75310 rvsoc.cpu0.mulhu_val[23]
.sym 75311 rvsoc.cpu0.E_op2[25]
.sym 75314 rvsoc.cpu0.cpu_rs1[20]
.sym 75315 $abc$63009$auto$rtlil.cc:1819:NotGate$62435
.sym 75316 rvsoc.cpu0.E_op2[31]
.sym 75318 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[23]
.sym 75319 rvsoc.data_wdata[22]
.sym 75320 rvsoc.cpu0.cpu_rs1[22]
.sym 75322 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 75324 rvsoc.data_wdata[20]
.sym 75328 rvsoc.cpu0.E_op2[25]
.sym 75334 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[24]
.sym 75335 rvsoc.cpu0.mulhu_val[24]
.sym 75337 rvsoc.cpu0.E_op1[31]
.sym 75341 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[31]
.sym 75342 rvsoc.cpu0.E_op1[31]
.sym 75343 rvsoc.cpu0.mulhu_val[31]
.sym 75346 $abc$63009$new_ys__n2828_
.sym 75348 rvsoc.cpu0.cpu_rs1[20]
.sym 75349 rvsoc.data_wdata[20]
.sym 75352 rvsoc.cpu0.mulhu_val[25]
.sym 75353 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[25]
.sym 75354 rvsoc.cpu0.E_op1[31]
.sym 75360 rvsoc.cpu0.E_op2[31]
.sym 75365 $abc$63009$new_ys__n2828_
.sym 75366 rvsoc.cpu0.cpu_rs1[22]
.sym 75367 rvsoc.data_wdata[22]
.sym 75371 rvsoc.cpu0.E_op1[31]
.sym 75372 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[23]
.sym 75373 rvsoc.cpu0.mulhu_val[23]
.sym 75374 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 75375 rvsoc.clka
.sym 75376 $abc$63009$auto$rtlil.cc:1819:NotGate$62435
.sym 75385 $abc$63009$new_ys__n12714_
.sym 75391 rvsoc.cpu0.D_op2[18]
.sym 75392 rvsoc.cpu0.D_op2[2]
.sym 75393 $abc$63009$new_ys__n6952_
.sym 75394 rvsoc.cpu0.cpu_rs1[16]
.sym 75395 rvsoc.cpu0.D_op1[8]
.sym 75397 rvsoc.cpu0.D_op2[16]
.sym 75398 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[3]
.sym 75400 rvsoc.cpu0.cpu_rs1[21]
.sym 75402 rvsoc.cpu0.E_op2[31]
.sym 75404 rvsoc.cpu0.D_op1[24]
.sym 75408 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 75409 rvsoc.cpu0.D_op1[27]
.sym 75418 rvsoc.cpu0.cpu_rs1[23]
.sym 75419 rvsoc.data_wdata[29]
.sym 75420 rvsoc.cpu0.D_op1[24]
.sym 75423 rvsoc.data_wdata[23]
.sym 75424 rvsoc.cpu0.cpu_rs1[17]
.sym 75425 rvsoc.data_wdata[31]
.sym 75426 rvsoc.cpu0.cpu_rs1[27]
.sym 75428 rvsoc.data_wdata[30]
.sym 75430 rvsoc.cpu0.cpu_rs1[25]
.sym 75431 $abc$63009$new_ys__n2828_
.sym 75432 rvsoc.cpu0.D_op1[22]
.sym 75433 rvsoc.data_wdata[27]
.sym 75434 rvsoc.cpu0.cpu_rs1[31]
.sym 75436 rvsoc.cpu0.D_op1[21]
.sym 75437 rvsoc.cpu0.D_op1[23]
.sym 75438 rvsoc.cpu0.cpu_rs1[29]
.sym 75441 rvsoc.cpu0.cpu_rs1[30]
.sym 75442 rvsoc.data_wdata[17]
.sym 75443 $abc$63009$new_ys__n2828_
.sym 75445 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 75447 $abc$63009$auto$rtlil.cc:1819:NotGate$62435
.sym 75449 rvsoc.data_wdata[25]
.sym 75451 $abc$63009$new_ys__n2828_
.sym 75453 rvsoc.data_wdata[27]
.sym 75454 rvsoc.cpu0.cpu_rs1[27]
.sym 75457 rvsoc.cpu0.cpu_rs1[25]
.sym 75458 rvsoc.data_wdata[25]
.sym 75460 $abc$63009$new_ys__n2828_
.sym 75463 rvsoc.cpu0.cpu_rs1[31]
.sym 75465 $abc$63009$new_ys__n2828_
.sym 75466 rvsoc.data_wdata[31]
.sym 75469 rvsoc.data_wdata[23]
.sym 75470 rvsoc.cpu0.cpu_rs1[23]
.sym 75472 $abc$63009$new_ys__n2828_
.sym 75475 $abc$63009$new_ys__n2828_
.sym 75476 rvsoc.cpu0.cpu_rs1[30]
.sym 75478 rvsoc.data_wdata[30]
.sym 75482 rvsoc.cpu0.cpu_rs1[29]
.sym 75483 rvsoc.data_wdata[29]
.sym 75484 $abc$63009$new_ys__n2828_
.sym 75487 rvsoc.cpu0.cpu_rs1[17]
.sym 75488 rvsoc.data_wdata[17]
.sym 75489 $abc$63009$new_ys__n2828_
.sym 75493 rvsoc.cpu0.D_op1[23]
.sym 75494 rvsoc.cpu0.D_op1[21]
.sym 75495 rvsoc.cpu0.D_op1[22]
.sym 75496 rvsoc.cpu0.D_op1[24]
.sym 75497 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 75498 rvsoc.clka
.sym 75499 $abc$63009$auto$rtlil.cc:1819:NotGate$62435
.sym 75512 rvsoc.cpu0.D_op1[27]
.sym 75513 rvsoc.data_wdata[29]
.sym 75514 rvsoc.cpu0.D_op1[29]
.sym 75515 rvsoc.data_wdata[30]
.sym 75516 rvsoc.data_wdata[30]
.sym 75518 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 75519 rvsoc.cpu0.D_op2[0]
.sym 75520 rvsoc.cpu0.D_op1[23]
.sym 75521 rvsoc.cpu0.D_op1[22]
.sym 75522 rvsoc.cpu0.D_op1[30]
.sym 75523 rvsoc.cpu0.D_op1[16]
.sym 75631 $abc$63009$new_n4091_
.sym 75636 rvsoc.cpu0.D_op2[4]
.sym 75639 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 75640 $abc$63009$new_n4083_
.sym 75641 rvsoc.cpu0.D_op1[1]
.sym 75698 rvsoc.gpio0.data[6]
.sym 75700 rvsoc.gpio0.dir[6]
.sym 75701 rvsoc.gpio0.data[7]
.sym 75703 rvsoc.gpio0.dir[7]
.sym 75707 rvsoc.gpio0.data[6]
.sym 75713 rvsoc.gpio0.dir[7]
.sym 75715 rvsoc.gpio0.data[7]
.sym 75721 rvsoc.gpio0.dir[6]
.sym 75724 rvsoc.mem_vdata[3][11]
.sym 75725 $abc$63009$new_n4049_
.sym 75726 $abc$63009$new_n5137_
.sym 75728 rvsoc.cram.adrs[5]
.sym 75729 $abc$63009$new_n4025_
.sym 75730 rvsoc.cram.adrs[1]
.sym 75735 rvsoc.eram.adrs[9]
.sym 75739 rvsoc.data_adrs[10]
.sym 75744 rvsoc.mem_vdata[2][9]
.sym 75746 rvsoc.data_wdata[30]
.sym 75747 rvsoc.mem_vdata[2][8]
.sym 75755 rvsoc.gpio0.data[7]
.sym 75763 rvsoc.eram.adrs[5]
.sym 75764 rvsoc.eram.adrs[2]
.sym 75768 rvsoc.eram.adrs[4]
.sym 75770 rvsoc.data_wdata[25]
.sym 75771 rvsoc.eram.adrs[0]
.sym 75774 $PACKER_VCC_NET
.sym 75775 rvsoc.eram.adrs[10]
.sym 75776 $PACKER_VCC_NET
.sym 75778 rvsoc.eram.adrs[3]
.sym 75779 rvsoc.eram.adrs[1]
.sym 75781 rvsoc.eram.adrs[7]
.sym 75782 rvsoc.eram.adrs[8]
.sym 75783 rvsoc.eram.adrs[9]
.sym 75787 rvsoc.eram.adrs[6]
.sym 75799 rvsoc.cram.adrs[6]
.sym 75801 p14
.sym 75802 $abc$63009$new_n3579_
.sym 75803 $abc$63009$new_n5136_
.sym 75804 rvsoc.mem_vdata[3][12]
.sym 75805 $abc$63009$new_n5135_
.sym 75806 $abc$63009$new_n4024_
.sym 75815 rvsoc.eram.adrs[0]
.sym 75816 rvsoc.eram.adrs[1]
.sym 75817 rvsoc.eram.adrs[10]
.sym 75818 rvsoc.eram.adrs[2]
.sym 75819 rvsoc.eram.adrs[3]
.sym 75820 rvsoc.eram.adrs[4]
.sym 75821 rvsoc.eram.adrs[5]
.sym 75822 rvsoc.eram.adrs[6]
.sym 75823 rvsoc.eram.adrs[7]
.sym 75824 rvsoc.eram.adrs[8]
.sym 75825 rvsoc.eram.adrs[9]
.sym 75826 rvsoc.clkn
.sym 75827 $PACKER_VCC_NET
.sym 75828 $PACKER_VCC_NET
.sym 75830 rvsoc.data_wdata[25]
.sym 75837 rvsoc.data_wdata[13]
.sym 75840 rvsoc.data_wdata[13]
.sym 75841 rvsoc.gpio0.data[6]
.sym 75843 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58385
.sym 75845 rvsoc.mem_vdata[0][5]
.sym 75846 rvsoc.data_adrs[2]
.sym 75847 rvsoc.data_adrs[2]
.sym 75848 rvsoc.data_wdata[15]
.sym 75849 rvsoc.mem_vdata[0][7]
.sym 75850 rvsoc.data_adrs[2]
.sym 75851 rvsoc.mem_vdata[0][4]
.sym 75852 rvsoc.data_adrs[2]
.sym 75859 rvsoc.code_adrs[29]
.sym 75867 rvsoc.code_adrs[28]
.sym 75869 rvsoc.mem_vdata[1][11]
.sym 75870 rvsoc.code_adrs[8]
.sym 75872 rvsoc.eram.adrs[2]
.sym 75873 rvsoc.eram.adrs[5]
.sym 75875 rvsoc.cram.adrs[6]
.sym 75878 $abc$63009$new_ys__n5911_
.sym 75879 rvsoc.eram.adrs[1]
.sym 75881 rvsoc.eram.adrs[7]
.sym 75882 rvsoc.eram.adrs[5]
.sym 75884 rvsoc.data_adrs[3]
.sym 75888 rvsoc.mem_vdata[0][24]
.sym 75889 rvsoc.bootram.adrs[5]
.sym 75890 rvsoc.data_wdata[23]
.sym 75891 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 75892 $abc$63009$new_n4025_
.sym 75895 rvsoc.data_wdata[5]
.sym 75896 rvsoc.data_adrs[29]
.sym 75900 rvsoc.data_adrs[7]
.sym 75906 rvsoc.eram.adrs[10]
.sym 75907 $abc$63009$techmap$techmap4075\rvsoc.eram.bram_mem.15.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4050_Y
.sym 75908 rvsoc.eram.adrs[0]
.sym 75909 rvsoc.eram.adrs[3]
.sym 75912 rvsoc.eram.adrs[4]
.sym 75917 rvsoc.data_wdata[24]
.sym 75918 $PACKER_VCC_NET
.sym 75919 rvsoc.eram.adrs[8]
.sym 75926 rvsoc.eram.adrs[6]
.sym 75927 rvsoc.eram.adrs[5]
.sym 75928 rvsoc.eram.adrs[2]
.sym 75932 rvsoc.eram.adrs[9]
.sym 75934 rvsoc.eram.adrs[1]
.sym 75936 rvsoc.eram.adrs[7]
.sym 75937 $abc$63009$new_n5177_
.sym 75938 $abc$63009$new_n5175_
.sym 75939 rvsoc.spi0.status[16]
.sym 75940 $abc$63009$new_n4022_
.sym 75941 $abc$63009$new_n4045_
.sym 75942 $abc$63009$new_n5176_
.sym 75943 $abc$63009$new_n4044_
.sym 75944 rvsoc.spi0.status[25]
.sym 75953 rvsoc.eram.adrs[0]
.sym 75954 rvsoc.eram.adrs[1]
.sym 75955 rvsoc.eram.adrs[10]
.sym 75956 rvsoc.eram.adrs[2]
.sym 75957 rvsoc.eram.adrs[3]
.sym 75958 rvsoc.eram.adrs[4]
.sym 75959 rvsoc.eram.adrs[5]
.sym 75960 rvsoc.eram.adrs[6]
.sym 75961 rvsoc.eram.adrs[7]
.sym 75962 rvsoc.eram.adrs[8]
.sym 75963 rvsoc.eram.adrs[9]
.sym 75964 rvsoc.clkn
.sym 75965 $abc$63009$techmap$techmap4075\rvsoc.eram.bram_mem.15.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4050_Y
.sym 75969 rvsoc.data_wdata[24]
.sym 75974 $PACKER_VCC_NET
.sym 75978 rvsoc.mem_vdata[2][10]
.sym 75980 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 75981 rvsoc.mem_vdata[0][13]
.sym 75982 rvsoc.gpio0.dir[5]
.sym 75983 p17
.sym 75984 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 75985 rvsoc.mem_vdata[1][10]
.sym 75986 $PACKER_VCC_NET
.sym 75987 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 75988 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 75989 rvsoc.mem_vdata[2][0]
.sym 75990 p14
.sym 75991 rvsoc.bootram.adrs[1]
.sym 75992 rvsoc.data_adrs[28]
.sym 75993 rvsoc.mem_vdata[0][2]
.sym 75994 flash_mosi
.sym 75996 rvsoc.mem_vdata[2][13]
.sym 75997 $abc$63009$new_n3088_
.sym 75998 rvsoc.data_wdata[0]
.sym 76000 rvsoc.data_wdata[3]
.sym 76001 rvsoc.mem_vdata[2][11]
.sym 76002 rvsoc.data_adrs[29]
.sym 76009 rvsoc.bootram.adrs[7]
.sym 76011 rvsoc.data_wdata[7]
.sym 76017 rvsoc.bootram.adrs[8]
.sym 76018 $PACKER_VCC_NET
.sym 76020 rvsoc.data_wdata[6]
.sym 76021 rvsoc.bootram.adrs[4]
.sym 76022 rvsoc.data_wdata[4]
.sym 76024 rvsoc.bootram.adrs[2]
.sym 76027 $PACKER_VCC_NET
.sym 76029 rvsoc.bootram.adrs[1]
.sym 76031 rvsoc.bootram.adrs[6]
.sym 76032 rvsoc.bootram.adrs[5]
.sym 76033 rvsoc.bootram.adrs[0]
.sym 76036 rvsoc.bootram.adrs[3]
.sym 76038 rvsoc.data_wdata[5]
.sym 76039 rvsoc.bootram.adrs[6]
.sym 76040 rvsoc.mem_vdata[5][11]
.sym 76041 $abc$63009$new_n4042_
.sym 76042 $abc$63009$new_n5240_
.sym 76043 $abc$63009$new_n4034_
.sym 76044 $abc$63009$new_n4015_
.sym 76045 rvsoc.bootram.adrs[1]
.sym 76046 $abc$63009$new_n4023_
.sym 76055 rvsoc.bootram.adrs[0]
.sym 76056 rvsoc.bootram.adrs[1]
.sym 76058 rvsoc.bootram.adrs[2]
.sym 76059 rvsoc.bootram.adrs[3]
.sym 76060 rvsoc.bootram.adrs[4]
.sym 76061 rvsoc.bootram.adrs[5]
.sym 76062 rvsoc.bootram.adrs[6]
.sym 76063 rvsoc.bootram.adrs[7]
.sym 76064 rvsoc.bootram.adrs[8]
.sym 76066 rvsoc.clkn
.sym 76067 $PACKER_VCC_NET
.sym 76068 $PACKER_VCC_NET
.sym 76069 rvsoc.data_wdata[5]
.sym 76071 rvsoc.data_wdata[6]
.sym 76073 rvsoc.data_wdata[7]
.sym 76075 rvsoc.data_wdata[4]
.sym 76080 rvsoc.data_wdata[15]
.sym 76081 rvsoc.cram.adrs[8]
.sym 76083 rvsoc.mem_vdata[15][5]
.sym 76084 rvsoc.cram.adrs[3]
.sym 76085 rvsoc.bootram.adrs[7]
.sym 76086 $abc$63009$new_ys__n2292_inv_
.sym 76087 rvsoc.spi0.status[23]
.sym 76088 rvsoc.mem_vdata[0][21]
.sym 76090 rvsoc.data_wdata[7]
.sym 76091 rvsoc.mem_vdata[2][9]
.sym 76092 rvsoc.spi0.status[16]
.sym 76093 $abc$63009$new_ys__n11179_
.sym 76094 rvsoc.mem_vdata[2][29]
.sym 76095 rvsoc.data_adrs[3]
.sym 76096 rvsoc.mem_vdata[5][14]
.sym 76097 rvsoc.code_adrs[28]
.sym 76098 rvsoc.mem_vdata[2][12]
.sym 76099 rvsoc.code_adrs[29]
.sym 76100 rvsoc.bootram.adrs[0]
.sym 76101 rvsoc.mem_vdata[1][12]
.sym 76102 rvsoc.bootram.adrs[6]
.sym 76103 rvsoc.mem_vdata[15][9]
.sym 76104 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 76109 rvsoc.data_wdata[1]
.sym 76111 $abc$63009$auto$wreduce.cc:452:run$2917[7]
.sym 76112 rvsoc.bootram.adrs[4]
.sym 76115 rvsoc.data_wdata[2]
.sym 76116 rvsoc.bootram.adrs[8]
.sym 76122 $PACKER_VCC_NET
.sym 76123 rvsoc.bootram.adrs[0]
.sym 76124 rvsoc.bootram.adrs[3]
.sym 76127 rvsoc.bootram.adrs[7]
.sym 76129 rvsoc.bootram.adrs[5]
.sym 76131 rvsoc.bootram.adrs[1]
.sym 76132 rvsoc.bootram.adrs[2]
.sym 76133 rvsoc.bootram.adrs[6]
.sym 76136 rvsoc.data_wdata[0]
.sym 76138 rvsoc.data_wdata[3]
.sym 76141 $abc$63009$new_n4012_
.sym 76142 rvsoc.cpu0.F_actv_pc[30]
.sym 76143 $abc$63009$auto$wreduce.cc:452:run$2919[15]
.sym 76144 $abc$63009$new_n5238_
.sym 76145 rvsoc.cpu0.F_insn[11]
.sym 76146 rvsoc.cpu0.F_insn[9]
.sym 76147 rvsoc.cpu0.F_actv_pc[3]
.sym 76148 rvsoc.cpu0.F_insn[12]
.sym 76157 rvsoc.bootram.adrs[0]
.sym 76158 rvsoc.bootram.adrs[1]
.sym 76160 rvsoc.bootram.adrs[2]
.sym 76161 rvsoc.bootram.adrs[3]
.sym 76162 rvsoc.bootram.adrs[4]
.sym 76163 rvsoc.bootram.adrs[5]
.sym 76164 rvsoc.bootram.adrs[6]
.sym 76165 rvsoc.bootram.adrs[7]
.sym 76166 rvsoc.bootram.adrs[8]
.sym 76168 rvsoc.clkn
.sym 76169 $abc$63009$auto$wreduce.cc:452:run$2917[7]
.sym 76170 rvsoc.data_wdata[0]
.sym 76172 rvsoc.data_wdata[1]
.sym 76174 rvsoc.data_wdata[2]
.sym 76176 rvsoc.data_wdata[3]
.sym 76178 $PACKER_VCC_NET
.sym 76181 rvsoc.data_wdata[10]
.sym 76182 rvsoc.data_wdata[18]
.sym 76183 $PACKER_VCC_NET
.sym 76184 rvsoc.bootram.adrs[1]
.sym 76185 rvsoc.mem_vdata[2][10]
.sym 76186 rvsoc.mem_vdata[0][24]
.sym 76187 rvsoc.mem_vdata[15][3]
.sym 76188 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 76189 rvsoc.data_wdata[29]
.sym 76190 $PACKER_VCC_NET
.sym 76193 rvsoc.data_wdata[1]
.sym 76195 rvsoc.bootram.adrs[5]
.sym 76196 $abc$63009$new_ys__n2493_inv_
.sym 76197 rvsoc.eram.adrs[5]
.sym 76198 rvsoc.mem_vdata[15][8]
.sym 76199 rvsoc.code_adrs[31]
.sym 76200 rvsoc.bootram.adrs[2]
.sym 76201 rvsoc.mem_vdata[15][12]
.sym 76202 rvsoc.data_adrs[7]
.sym 76203 rvsoc.code_adrs[8]
.sym 76204 rvsoc.code_adrs[31]
.sym 76205 rvsoc.data_adrs[2]
.sym 76206 rvsoc.data_wst[1]
.sym 76215 $PACKER_VCC_NET
.sym 76217 rvsoc.bootram.adrs[3]
.sym 76219 rvsoc.bootram.adrs[6]
.sym 76220 rvsoc.bootram.adrs[1]
.sym 76222 $PACKER_VCC_NET
.sym 76223 rvsoc.bootram.adrs[2]
.sym 76227 rvsoc.data_wdata[13]
.sym 76230 rvsoc.bootram.adrs[0]
.sym 76231 rvsoc.data_wdata[15]
.sym 76233 rvsoc.bootram.adrs[5]
.sym 76236 rvsoc.data_wdata[12]
.sym 76237 rvsoc.bootram.adrs[4]
.sym 76240 rvsoc.data_wdata[14]
.sym 76241 rvsoc.bootram.adrs[8]
.sym 76242 rvsoc.bootram.adrs[7]
.sym 76243 $abc$63009$new_n5071_
.sym 76244 rvsoc.cpu0.D_actv_pc[3]
.sym 76245 $abc$63009$new_ys__n7562_
.sym 76246 rvsoc.bootram.adrs[0]
.sym 76247 $abc$63009$new_n5237_
.sym 76248 $abc$63009$new_n4013_
.sym 76249 rvsoc.bootram.adrs[5]
.sym 76250 $abc$63009$new_ys__n5881_
.sym 76259 rvsoc.bootram.adrs[0]
.sym 76260 rvsoc.bootram.adrs[1]
.sym 76262 rvsoc.bootram.adrs[2]
.sym 76263 rvsoc.bootram.adrs[3]
.sym 76264 rvsoc.bootram.adrs[4]
.sym 76265 rvsoc.bootram.adrs[5]
.sym 76266 rvsoc.bootram.adrs[6]
.sym 76267 rvsoc.bootram.adrs[7]
.sym 76268 rvsoc.bootram.adrs[8]
.sym 76270 rvsoc.clkn
.sym 76271 $PACKER_VCC_NET
.sym 76272 $PACKER_VCC_NET
.sym 76273 rvsoc.data_wdata[13]
.sym 76275 rvsoc.data_wdata[14]
.sym 76277 rvsoc.data_wdata[15]
.sym 76279 rvsoc.data_wdata[12]
.sym 76283 $abc$63009$new_ys__n1873_inv_
.sym 76284 rvsoc.mem_vdata[2][27]
.sym 76285 rvsoc.mem_vdata[4][19]
.sym 76286 rvsoc.data_adrs[2]
.sym 76287 $abc$63009$new_n5239_
.sym 76288 rvsoc.data_wdata[2]
.sym 76290 rvsoc.cpu0.F_insn[12]
.sym 76291 rvsoc.cpu0.D_insn_typ[3]
.sym 76292 $abc$63009$new_n4012_
.sym 76293 rvsoc.uart0.cfg[5]
.sym 76294 rvsoc.cpu0.F_actv_pc[30]
.sym 76295 $abc$63009$new_n3088_
.sym 76296 rvsoc.data_adrs[2]
.sym 76297 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 76298 rvsoc.bootram.adrs[6]
.sym 76299 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 76300 rvsoc.data_wst[2]
.sym 76301 rvsoc.cpu0.F_insn[11]
.sym 76302 rvsoc.bootram.adrs[5]
.sym 76303 $abc$63009$new_n5945_
.sym 76305 rvsoc.mem_vdata[2][28]
.sym 76306 rvsoc.data_wdata[14]
.sym 76307 $abc$63009$new_n5225_
.sym 76308 rvsoc.cpu0.D_actv_pc[3]
.sym 76315 $abc$63009$auto$wreduce.cc:452:run$2919[15]
.sym 76316 rvsoc.bootram.adrs[0]
.sym 76317 $PACKER_VCC_NET
.sym 76321 rvsoc.bootram.adrs[6]
.sym 76324 rvsoc.bootram.adrs[3]
.sym 76328 rvsoc.bootram.adrs[7]
.sym 76329 rvsoc.data_wdata[11]
.sym 76331 rvsoc.data_wdata[9]
.sym 76332 rvsoc.bootram.adrs[8]
.sym 76333 rvsoc.bootram.adrs[1]
.sym 76335 rvsoc.bootram.adrs[5]
.sym 76336 rvsoc.bootram.adrs[4]
.sym 76337 rvsoc.bootram.adrs[2]
.sym 76338 rvsoc.data_wdata[8]
.sym 76342 rvsoc.data_wdata[10]
.sym 76345 $abc$63009$new_ys__n7556_
.sym 76346 $abc$63009$new_n5224_
.sym 76347 $abc$63009$new_n3565_
.sym 76348 $abc$63009$new_n5174_
.sym 76349 $abc$63009$auto$wreduce.cc:452:run$2921[23]
.sym 76350 rvsoc.uart0.tx_divcnt[1]
.sym 76351 $abc$63009$new_n5139_
.sym 76352 $abc$63009$new_n4043_
.sym 76361 rvsoc.bootram.adrs[0]
.sym 76362 rvsoc.bootram.adrs[1]
.sym 76364 rvsoc.bootram.adrs[2]
.sym 76365 rvsoc.bootram.adrs[3]
.sym 76366 rvsoc.bootram.adrs[4]
.sym 76367 rvsoc.bootram.adrs[5]
.sym 76368 rvsoc.bootram.adrs[6]
.sym 76369 rvsoc.bootram.adrs[7]
.sym 76370 rvsoc.bootram.adrs[8]
.sym 76372 rvsoc.clkn
.sym 76373 $abc$63009$auto$wreduce.cc:452:run$2919[15]
.sym 76374 rvsoc.data_wdata[8]
.sym 76376 rvsoc.data_wdata[9]
.sym 76378 rvsoc.data_wdata[10]
.sym 76380 rvsoc.data_wdata[11]
.sym 76382 $PACKER_VCC_NET
.sym 76386 rvsoc.eram.adrs[10]
.sym 76387 rvsoc.data_adrs[29]
.sym 76389 rvsoc.gpio0.dir[3]
.sym 76390 rvsoc.bootram.adrs[0]
.sym 76391 rvsoc.mem_vdata[15][1]
.sym 76393 $PACKER_VCC_NET
.sym 76394 $abc$63009$new_ys__n7568_
.sym 76396 rvsoc.uart0.cfg[18]
.sym 76397 $abc$63009$new_ys__n7550_
.sym 76398 $abc$63009$new_ys__n7552_
.sym 76399 rvsoc.bootram.adrs[1]
.sym 76400 $abc$63009$auto$wreduce.cc:452:run$2921[23]
.sym 76401 rvsoc.mem_vdata[15][21]
.sym 76402 rvsoc.uart0.tx_divcnt[1]
.sym 76403 $abc$63009$new_ys__n2493_inv_
.sym 76404 rvsoc.data_wdata[23]
.sym 76405 rvsoc.mem_vdata[5][12]
.sym 76406 $abc$63009$auto$wreduce.cc:452:run$2921[23]
.sym 76408 rvsoc.mem_vdata[2][13]
.sym 76409 $abc$63009$new_n5816_
.sym 76410 $abc$63009$new_ys__n2493_inv_
.sym 76417 rvsoc.bootram.adrs[7]
.sym 76418 rvsoc.bootram.adrs[0]
.sym 76419 rvsoc.data_wdata[23]
.sym 76421 rvsoc.bootram.adrs[5]
.sym 76424 rvsoc.bootram.adrs[1]
.sym 76426 $PACKER_VCC_NET
.sym 76427 rvsoc.bootram.adrs[2]
.sym 76428 $PACKER_VCC_NET
.sym 76430 rvsoc.data_wdata[22]
.sym 76433 rvsoc.data_wdata[21]
.sym 76434 rvsoc.bootram.adrs[4]
.sym 76436 rvsoc.bootram.adrs[8]
.sym 76442 rvsoc.bootram.adrs[3]
.sym 76445 rvsoc.bootram.adrs[6]
.sym 76446 rvsoc.data_wdata[20]
.sym 76447 rvsoc.mem_vdata[4][0]
.sym 76448 $abc$63009$new_ys__n7574_
.sym 76449 $abc$63009$new_ys__n7577_
.sym 76450 rvsoc.mem_vdata[4][14]
.sym 76451 $abc$63009$new_ys__n7572_
.sym 76452 $abc$63009$new_ys__n7570_
.sym 76453 $abc$63009$techmap$techmap4071\rvsoc.bootram.bram_mem.3.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4070_Y
.sym 76454 rvsoc.mem_vdata[4][22]
.sym 76463 rvsoc.bootram.adrs[0]
.sym 76464 rvsoc.bootram.adrs[1]
.sym 76466 rvsoc.bootram.adrs[2]
.sym 76467 rvsoc.bootram.adrs[3]
.sym 76468 rvsoc.bootram.adrs[4]
.sym 76469 rvsoc.bootram.adrs[5]
.sym 76470 rvsoc.bootram.adrs[6]
.sym 76471 rvsoc.bootram.adrs[7]
.sym 76472 rvsoc.bootram.adrs[8]
.sym 76474 rvsoc.clkn
.sym 76475 $PACKER_VCC_NET
.sym 76476 $PACKER_VCC_NET
.sym 76477 rvsoc.data_wdata[21]
.sym 76479 rvsoc.data_wdata[22]
.sym 76481 rvsoc.data_wdata[23]
.sym 76483 rvsoc.data_wdata[20]
.sym 76488 rvsoc.eram.adrs[9]
.sym 76489 rvsoc.data_wst[2]
.sym 76491 $abc$63009$new_ys__n7547_
.sym 76492 rvsoc.mem_vdata[5][8]
.sym 76494 rvsoc.uart0.div[24]
.sym 76496 $abc$63009$new_ys__n7556_
.sym 76497 $abc$63009$new_n5031_
.sym 76500 rvsoc.gpio0.dir[2]
.sym 76501 rvsoc.mem_vdata[2][12]
.sym 76502 $abc$63009$new_ys__n11179_
.sym 76503 rvsoc.code_adrs[28]
.sym 76504 rvsoc.mem_vdata[15][28]
.sym 76505 $abc$63009$new_ys__n11684_
.sym 76506 rvsoc.mem_vdata[2][29]
.sym 76507 rvsoc.mem_vdata[15][26]
.sym 76508 $abc$63009$new_ys__n11680_
.sym 76509 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[19]
.sym 76511 rvsoc.bootram.adrs[6]
.sym 76512 $abc$63009$new_n2887_
.sym 76520 rvsoc.bootram.adrs[4]
.sym 76521 rvsoc.data_wdata[16]
.sym 76522 rvsoc.bootram.adrs[8]
.sym 76525 rvsoc.bootram.adrs[6]
.sym 76526 rvsoc.bootram.adrs[1]
.sym 76530 rvsoc.data_wdata[17]
.sym 76533 rvsoc.data_wdata[18]
.sym 76535 rvsoc.data_wdata[19]
.sym 76536 rvsoc.bootram.adrs[0]
.sym 76537 $PACKER_VCC_NET
.sym 76538 rvsoc.bootram.adrs[2]
.sym 76539 rvsoc.bootram.adrs[3]
.sym 76542 rvsoc.bootram.adrs[5]
.sym 76544 $abc$63009$auto$wreduce.cc:452:run$2921[23]
.sym 76548 rvsoc.bootram.adrs[7]
.sym 76549 rvsoc.uart0.tx_divcnt[19]
.sym 76550 $abc$63009$new_n5196_
.sym 76551 rvsoc.uart0.tx_divcnt[16]
.sym 76552 $abc$63009$new_n5013_
.sym 76553 $abc$63009$new_ys__n7573_
.sym 76554 $abc$63009$new_n5020_
.sym 76555 $abc$63009$new_ys__n7561_
.sym 76556 $abc$63009$new_ys__n7575_
.sym 76565 rvsoc.bootram.adrs[0]
.sym 76566 rvsoc.bootram.adrs[1]
.sym 76568 rvsoc.bootram.adrs[2]
.sym 76569 rvsoc.bootram.adrs[3]
.sym 76570 rvsoc.bootram.adrs[4]
.sym 76571 rvsoc.bootram.adrs[5]
.sym 76572 rvsoc.bootram.adrs[6]
.sym 76573 rvsoc.bootram.adrs[7]
.sym 76574 rvsoc.bootram.adrs[8]
.sym 76576 rvsoc.clkn
.sym 76577 $abc$63009$auto$wreduce.cc:452:run$2921[23]
.sym 76578 rvsoc.data_wdata[16]
.sym 76580 rvsoc.data_wdata[17]
.sym 76582 rvsoc.data_wdata[18]
.sym 76584 rvsoc.data_wdata[19]
.sym 76586 $PACKER_VCC_NET
.sym 76589 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[4]
.sym 76590 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[0]
.sym 76592 rvsoc.bootram.adrs[1]
.sym 76593 rvsoc.code_adrs[6]
.sym 76594 rvsoc.cpu0.D_actv_pc[6]
.sym 76595 $abc$63009$new_n3187_
.sym 76596 rvsoc.data_wst[3]
.sym 76597 rvsoc.data_wdata[16]
.sym 76598 $abc$63009$new_ys__n38_inv_
.sym 76599 rvsoc.mem_vdata[15][24]
.sym 76600 rvsoc.mem_vdata[5][9]
.sym 76601 rvsoc.data_adrs[0]
.sym 76602 rvsoc.cpu0.D_actv_pc[2]
.sym 76603 rvsoc.code_adrs[8]
.sym 76604 rvsoc.bootram.adrs[2]
.sym 76605 $abc$63009$new_ys__n2493_inv_
.sym 76606 rvsoc.eram.adrs[5]
.sym 76607 rvsoc.code_adrs[31]
.sym 76608 $abc$63009$new_n4119_
.sym 76609 $abc$63009$new_ys__n7570_
.sym 76610 $abc$63009$new_ys__n7575_
.sym 76611 rvsoc.bootram.adrs[5]
.sym 76613 rvsoc.eram.adrs[0]
.sym 76614 rvsoc.cpu0.D_op3[0]
.sym 76621 rvsoc.bootram.adrs[5]
.sym 76623 $PACKER_VCC_NET
.sym 76625 rvsoc.data_wdata[29]
.sym 76627 rvsoc.bootram.adrs[2]
.sym 76628 rvsoc.bootram.adrs[1]
.sym 76630 rvsoc.bootram.adrs[3]
.sym 76633 rvsoc.bootram.adrs[0]
.sym 76637 $PACKER_VCC_NET
.sym 76638 rvsoc.bootram.adrs[4]
.sym 76640 rvsoc.bootram.adrs[8]
.sym 76641 rvsoc.data_wdata[30]
.sym 76646 rvsoc.data_wdata[31]
.sym 76648 rvsoc.data_wdata[28]
.sym 76649 rvsoc.bootram.adrs[6]
.sym 76650 rvsoc.bootram.adrs[7]
.sym 76651 $abc$63009$new_ys__n7576_
.sym 76652 $abc$63009$new_n5166_
.sym 76653 $abc$63009$new_n5229_
.sym 76654 rvsoc.uart0.cfg[17]
.sym 76655 $abc$63009$new_ys__n7578_
.sym 76656 $abc$63009$new_ys__n7560_
.sym 76657 $abc$63009$new_n5262_
.sym 76658 $abc$63009$new_n5027_
.sym 76667 rvsoc.bootram.adrs[0]
.sym 76668 rvsoc.bootram.adrs[1]
.sym 76670 rvsoc.bootram.adrs[2]
.sym 76671 rvsoc.bootram.adrs[3]
.sym 76672 rvsoc.bootram.adrs[4]
.sym 76673 rvsoc.bootram.adrs[5]
.sym 76674 rvsoc.bootram.adrs[6]
.sym 76675 rvsoc.bootram.adrs[7]
.sym 76676 rvsoc.bootram.adrs[8]
.sym 76678 rvsoc.clkn
.sym 76679 $PACKER_VCC_NET
.sym 76680 $PACKER_VCC_NET
.sym 76681 rvsoc.data_wdata[29]
.sym 76683 rvsoc.data_wdata[30]
.sym 76685 rvsoc.data_wdata[31]
.sym 76687 rvsoc.data_wdata[28]
.sym 76693 $abc$63009$new_ys__n7569_
.sym 76694 $abc$63009$new_ys__n7571_
.sym 76695 rvsoc.data_wdata[17]
.sym 76696 $abc$63009$new_n5013_
.sym 76697 $abc$63009$new_n4231_
.sym 76698 rvsoc.cpu0.E_funct3[1]
.sym 76700 $abc$63009$new_n5942_
.sym 76701 rvsoc.mem_vdata[15][30]
.sym 76702 rvsoc.cpu0.D_actv_pc[6]
.sym 76703 $abc$63009$new_n5205_
.sym 76705 $abc$63009$new_n5957_
.sym 76706 rvsoc.data_wdata[14]
.sym 76707 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[16]
.sym 76708 $abc$63009$new_ys__n2789_
.sym 76709 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 76710 $abc$63009$new_ys__n7568_
.sym 76711 rvsoc.bootram.adrs[5]
.sym 76712 rvsoc.data_wdata[31]
.sym 76713 rvsoc.mem_vdata[2][28]
.sym 76714 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[4]
.sym 76715 rvsoc.data_adrs[31]
.sym 76716 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 76723 rvsoc.bootram.adrs[7]
.sym 76724 rvsoc.bootram.adrs[0]
.sym 76725 $PACKER_VCC_NET
.sym 76727 rvsoc.bootram.adrs[3]
.sym 76728 rvsoc.bootram.adrs[4]
.sym 76730 rvsoc.data_wdata[24]
.sym 76736 rvsoc.bootram.adrs[5]
.sym 76737 rvsoc.data_wdata[26]
.sym 76739 $abc$63009$techmap$techmap4071\rvsoc.bootram.bram_mem.3.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4070_Y
.sym 76740 rvsoc.bootram.adrs[6]
.sym 76742 rvsoc.bootram.adrs[2]
.sym 76743 rvsoc.data_wdata[25]
.sym 76746 rvsoc.bootram.adrs[1]
.sym 76747 rvsoc.bootram.adrs[8]
.sym 76752 rvsoc.data_wdata[27]
.sym 76753 $abc$63009$new_n5222_
.sym 76754 $abc$63009$new_n5228_
.sym 76755 $abc$63009$new_n5159_
.sym 76756 $abc$63009$new_n5287_
.sym 76757 $abc$63009$new_n5165_
.sym 76758 $abc$63009$new_n5316_
.sym 76759 rvsoc.cpu0.E_insn[22]
.sym 76760 $abc$63009$new_n5215_
.sym 76769 rvsoc.bootram.adrs[0]
.sym 76770 rvsoc.bootram.adrs[1]
.sym 76772 rvsoc.bootram.adrs[2]
.sym 76773 rvsoc.bootram.adrs[3]
.sym 76774 rvsoc.bootram.adrs[4]
.sym 76775 rvsoc.bootram.adrs[5]
.sym 76776 rvsoc.bootram.adrs[6]
.sym 76777 rvsoc.bootram.adrs[7]
.sym 76778 rvsoc.bootram.adrs[8]
.sym 76780 rvsoc.clkn
.sym 76781 $abc$63009$techmap$techmap4071\rvsoc.bootram.bram_mem.3.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4070_Y
.sym 76782 rvsoc.data_wdata[24]
.sym 76784 rvsoc.data_wdata[25]
.sym 76786 rvsoc.data_wdata[26]
.sym 76788 rvsoc.data_wdata[27]
.sym 76790 $PACKER_VCC_NET
.sym 76792 rvsoc.cpu0.D_op1[5]
.sym 76793 rvsoc.cpu0.D_op1[5]
.sym 76796 rvsoc.cpu0.D_actv_pc[6]
.sym 76797 rvsoc.data_wdata[20]
.sym 76798 $abc$63009$new_n5951_
.sym 76799 rvsoc.data_adrs[0]
.sym 76800 rvsoc.cpu0.sys_mcause[13]
.sym 76801 $PACKER_VCC_NET
.sym 76803 $PACKER_VCC_NET
.sym 76804 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 76805 rvsoc.data_wdata[10]
.sym 76806 $abc$63009$new_ys__n1880_inv_
.sym 76807 rvsoc.data_wdata[23]
.sym 76808 rvsoc.mem_vdata[2][13]
.sym 76809 rvsoc.data_wdata[25]
.sym 76810 $abc$63009$new_ys__n1872_inv_
.sym 76811 $abc$63009$new_ys__n1872_inv_
.sym 76812 rvsoc.bootram.adrs[1]
.sym 76814 $abc$63009$new_n5215_
.sym 76815 rvsoc.mem_vdata[5][12]
.sym 76816 rvsoc.cpu0.E_op1[5]
.sym 76817 $abc$63009$new_n5816_
.sym 76818 rvsoc.data_wdata[23]
.sym 76825 $PACKER_VCC_NET
.sym 76830 rvsoc.eram.adrs[4]
.sym 76835 rvsoc.eram.adrs[8]
.sym 76836 rvsoc.eram.adrs[7]
.sym 76837 rvsoc.eram.adrs[6]
.sym 76838 rvsoc.eram.adrs[3]
.sym 76839 rvsoc.eram.adrs[9]
.sym 76840 rvsoc.data_wdata[29]
.sym 76841 rvsoc.eram.adrs[5]
.sym 76842 rvsoc.eram.adrs[0]
.sym 76843 $PACKER_VCC_NET
.sym 76846 rvsoc.eram.adrs[10]
.sym 76847 rvsoc.eram.adrs[2]
.sym 76852 rvsoc.eram.adrs[1]
.sym 76855 $abc$63009$new_ys__n7563_inv_
.sym 76856 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$30634
.sym 76857 $abc$63009$new_n5343_
.sym 76858 $abc$63009$new_n5241_
.sym 76859 $abc$63009$new_ys__n7555_
.sym 76860 rvsoc.cpu0.sys_count[1]
.sym 76861 $abc$63009$new_n5151_
.sym 76862 $abc$63009$new_n5345_
.sym 76871 rvsoc.eram.adrs[0]
.sym 76872 rvsoc.eram.adrs[1]
.sym 76873 rvsoc.eram.adrs[10]
.sym 76874 rvsoc.eram.adrs[2]
.sym 76875 rvsoc.eram.adrs[3]
.sym 76876 rvsoc.eram.adrs[4]
.sym 76877 rvsoc.eram.adrs[5]
.sym 76878 rvsoc.eram.adrs[6]
.sym 76879 rvsoc.eram.adrs[7]
.sym 76880 rvsoc.eram.adrs[8]
.sym 76881 rvsoc.eram.adrs[9]
.sym 76882 rvsoc.clkn
.sym 76883 $PACKER_VCC_NET
.sym 76884 $PACKER_VCC_NET
.sym 76886 rvsoc.data_wdata[29]
.sym 76896 rvsoc.mem_vdata[2][9]
.sym 76898 rvsoc.cpu0.E_insn[22]
.sym 76900 $abc$63009$new_ys__n7551_
.sym 76901 rvsoc.cpu0.D_next_pc[8]
.sym 76904 rvsoc.cpu0.D_op2[4]
.sym 76905 rvsoc.eram.adrs[7]
.sym 76906 rvsoc.eram.adrs[3]
.sym 76907 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$50708[0]
.sym 76908 rvsoc.cpu0.sys_mcause[31]
.sym 76909 rvsoc.cpu0.D_insn_typ[9]
.sym 76910 rvsoc.cpu0.D_op1[7]
.sym 76911 $abc$63009$new_n5287_
.sym 76912 rvsoc.cpu0.D_insn[27]
.sym 76913 rvsoc.mem_vdata[2][12]
.sym 76914 rvsoc.mem_vdata[2][29]
.sym 76915 $abc$63009$new_n5316_
.sym 76916 rvsoc.cpu0.E_funct3[2]
.sym 76917 $abc$63009$new_ys__n11680_
.sym 76918 rvsoc.cpu0.D_op1[10]
.sym 76919 rvsoc.cpu0.E_op1[10]
.sym 76920 rvsoc.cpu0.D_next_pc[9]
.sym 76926 rvsoc.eram.adrs[8]
.sym 76928 rvsoc.eram.adrs[6]
.sym 76930 rvsoc.eram.adrs[4]
.sym 76935 rvsoc.eram.adrs[2]
.sym 76936 $abc$63009$techmap$techmap4075\rvsoc.eram.bram_mem.15.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4050_Y
.sym 76938 rvsoc.eram.adrs[5]
.sym 76941 rvsoc.eram.adrs[7]
.sym 76945 $PACKER_VCC_NET
.sym 76946 rvsoc.data_wdata[28]
.sym 76950 rvsoc.eram.adrs[3]
.sym 76951 rvsoc.eram.adrs[0]
.sym 76953 rvsoc.eram.adrs[10]
.sym 76954 rvsoc.eram.adrs[1]
.sym 76956 rvsoc.eram.adrs[9]
.sym 76957 $abc$63009$new_ys__n1858_
.sym 76958 $abc$63009$new_ys__n1832_
.sym 76959 rvsoc.cpu0.E_op1[8]
.sym 76960 rvsoc.cpu0.E_op1[10]
.sym 76961 rvsoc.cpu0.E_op1[5]
.sym 76962 rvsoc.cpu0.E_op1[7]
.sym 76963 $abc$63009$new_n4197_
.sym 76964 $abc$63009$new_n5352_
.sym 76973 rvsoc.eram.adrs[0]
.sym 76974 rvsoc.eram.adrs[1]
.sym 76975 rvsoc.eram.adrs[10]
.sym 76976 rvsoc.eram.adrs[2]
.sym 76977 rvsoc.eram.adrs[3]
.sym 76978 rvsoc.eram.adrs[4]
.sym 76979 rvsoc.eram.adrs[5]
.sym 76980 rvsoc.eram.adrs[6]
.sym 76981 rvsoc.eram.adrs[7]
.sym 76982 rvsoc.eram.adrs[8]
.sym 76983 rvsoc.eram.adrs[9]
.sym 76984 rvsoc.clkn
.sym 76985 $abc$63009$techmap$techmap4075\rvsoc.eram.bram_mem.15.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4050_Y
.sym 76989 rvsoc.data_wdata[28]
.sym 76994 $PACKER_VCC_NET
.sym 76996 rvsoc.cpu0.E_mul_lolo[2]
.sym 76997 rvsoc.data_wdata[30]
.sym 76998 rvsoc.mem_vdata[2][8]
.sym 76999 rvsoc.data_adrs[0]
.sym 77000 $abc$63009$new_n5151_
.sym 77001 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 77002 $abc$63009$new_n5049_
.sym 77003 $PACKER_VCC_NET
.sym 77005 $abc$63009$auto$wreduce.cc:452:run$3079[15]
.sym 77006 rvsoc.data_wdata[8]
.sym 77007 rvsoc.cpu0.D_actv_pc[17]
.sym 77008 rvsoc.data_wdata[11]
.sym 77010 rvsoc.cpu0.D_actv_pc[6]
.sym 77011 rvsoc.eram.adrs[1]
.sym 77012 rvsoc.cpu0.E_op1[5]
.sym 77014 rvsoc.cpu0.E_op1[7]
.sym 77015 rvsoc.eram.adrs[0]
.sym 77016 $abc$63009$new_ys__n1872_inv_
.sym 77017 rvsoc.eram.adrs[0]
.sym 77018 $abc$63009$new_ys__n2493_inv_
.sym 77019 $abc$63009$new_ys__n7575_
.sym 77020 rvsoc.eram.adrs[1]
.sym 77021 rvsoc.eram.adrs[0]
.sym 77022 rvsoc.eram.adrs[5]
.sym 77028 rvsoc.eram.adrs[4]
.sym 77031 $PACKER_VCC_NET
.sym 77032 rvsoc.eram.adrs[0]
.sym 77034 rvsoc.eram.adrs[2]
.sym 77037 rvsoc.data_wdata[27]
.sym 77038 $PACKER_VCC_NET
.sym 77042 rvsoc.eram.adrs[3]
.sym 77043 rvsoc.eram.adrs[1]
.sym 77044 rvsoc.eram.adrs[6]
.sym 77045 rvsoc.eram.adrs[5]
.sym 77046 rvsoc.eram.adrs[10]
.sym 77047 rvsoc.eram.adrs[9]
.sym 77055 rvsoc.eram.adrs[8]
.sym 77056 rvsoc.eram.adrs[7]
.sym 77059 $abc$63009$new_n5422_
.sym 77060 $abc$63009$new_n5479_
.sym 77061 $abc$63009$new_n5301_
.sym 77062 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$51721
.sym 77063 $abc$63009$new_n5450_
.sym 77064 rvsoc.uart0.cfg[22]
.sym 77065 rvsoc.uart0.cfg[18]
.sym 77066 $abc$63009$new_ys__n1565_
.sym 77075 rvsoc.eram.adrs[0]
.sym 77076 rvsoc.eram.adrs[1]
.sym 77077 rvsoc.eram.adrs[10]
.sym 77078 rvsoc.eram.adrs[2]
.sym 77079 rvsoc.eram.adrs[3]
.sym 77080 rvsoc.eram.adrs[4]
.sym 77081 rvsoc.eram.adrs[5]
.sym 77082 rvsoc.eram.adrs[6]
.sym 77083 rvsoc.eram.adrs[7]
.sym 77084 rvsoc.eram.adrs[8]
.sym 77085 rvsoc.eram.adrs[9]
.sym 77086 rvsoc.clkn
.sym 77087 $PACKER_VCC_NET
.sym 77088 $PACKER_VCC_NET
.sym 77090 rvsoc.data_wdata[27]
.sym 77101 $abc$63009$new_n5334_
.sym 77102 rvsoc.data_adrs[2]
.sym 77103 rvsoc.cpu0.F_next_pc[27]
.sym 77104 rvsoc.cpu0.D_op1[5]
.sym 77105 $abc$63009$new_n5036_
.sym 77106 rvsoc.code_adrs[17]
.sym 77107 rvsoc.code_adrs[26]
.sym 77108 rvsoc.data_wdata[17]
.sym 77109 rvsoc.cpu0.D_actv_pc[30]
.sym 77111 rvsoc.data_wdata[2]
.sym 77112 $auto$alumacc.cc:474:replace_alu$3190.AA[15]
.sym 77113 rvsoc.cpu0.E_op1[8]
.sym 77114 rvsoc.data_wdata[14]
.sym 77115 rvsoc.cpu0.sys_count[34]
.sym 77116 rvsoc.cpu0.sys_count[2]
.sym 77117 rvsoc.cpu0.sys_count[32]
.sym 77118 rvsoc.cpu0.E_mul_lhhl[5]
.sym 77119 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 77120 $abc$63009$new_ys__n1565_
.sym 77121 rvsoc.cpu0.E_mul_lhhl[13]
.sym 77122 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[4]
.sym 77123 $abc$63009$new_n5352_
.sym 77124 rvsoc.cpu0.E_mul_lhhl[6]
.sym 77129 rvsoc.eram.adrs[7]
.sym 77131 $abc$63009$techmap$techmap4075\rvsoc.eram.bram_mem.15.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4050_Y
.sym 77133 $PACKER_VCC_NET
.sym 77134 rvsoc.eram.adrs[4]
.sym 77137 rvsoc.eram.adrs[10]
.sym 77138 rvsoc.eram.adrs[3]
.sym 77146 rvsoc.eram.adrs[8]
.sym 77152 rvsoc.eram.adrs[2]
.sym 77153 rvsoc.data_wdata[26]
.sym 77155 rvsoc.eram.adrs[0]
.sym 77156 rvsoc.eram.adrs[9]
.sym 77157 rvsoc.eram.adrs[6]
.sym 77158 rvsoc.eram.adrs[1]
.sym 77160 rvsoc.eram.adrs[5]
.sym 77162 rvsoc.cpu0.mul_val[17]
.sym 77163 rvsoc.cpu0.mul_val[18]
.sym 77164 rvsoc.cpu0.mul_val[19]
.sym 77165 rvsoc.cpu0.mul_val[20]
.sym 77166 rvsoc.cpu0.mul_val[21]
.sym 77167 rvsoc.cpu0.mul_val[22]
.sym 77168 rvsoc.cpu0.mul_val[23]
.sym 77177 rvsoc.eram.adrs[0]
.sym 77178 rvsoc.eram.adrs[1]
.sym 77179 rvsoc.eram.adrs[10]
.sym 77180 rvsoc.eram.adrs[2]
.sym 77181 rvsoc.eram.adrs[3]
.sym 77182 rvsoc.eram.adrs[4]
.sym 77183 rvsoc.eram.adrs[5]
.sym 77184 rvsoc.eram.adrs[6]
.sym 77185 rvsoc.eram.adrs[7]
.sym 77186 rvsoc.eram.adrs[8]
.sym 77187 rvsoc.eram.adrs[9]
.sym 77188 rvsoc.clkn
.sym 77189 $abc$63009$techmap$techmap4075\rvsoc.eram.bram_mem.15.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4050_Y
.sym 77193 rvsoc.data_wdata[26]
.sym 77198 $PACKER_VCC_NET
.sym 77202 rvsoc.mem_vdata[2][10]
.sym 77204 rvsoc.uart0.cfg[18]
.sym 77205 $PACKER_VCC_NET
.sym 77206 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$51721
.sym 77207 $abc$63009$new_ys__n6937_
.sym 77208 rvsoc.cpu0.D_next_pc[10]
.sym 77212 rvsoc.cpu0.D_next_pc[24]
.sym 77213 $abc$63009$new_n4356_
.sym 77215 $abc$63009$new_n5307_
.sym 77216 rvsoc.mem_vdata[2][11]
.sym 77217 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$51721
.sym 77218 rvsoc.cpu0.E_mul_lolo[23]
.sym 77219 rvsoc.cpu0.E_op1[20]
.sym 77220 rvsoc.cpu0.E_mul_lolo[21]
.sym 77221 rvsoc.data_wdata[25]
.sym 77222 rvsoc.cpu0.E_op1[10]
.sym 77223 rvsoc.mem_vdata[2][13]
.sym 77224 rvsoc.cpu0.E_op1[5]
.sym 77225 $abc$63009$new_n5816_
.sym 77226 rvsoc.data_wdata[23]
.sym 77231 rvsoc.eram.adrs[7]
.sym 77232 rvsoc.eram.adrs[6]
.sym 77235 rvsoc.eram.adrs[3]
.sym 77238 rvsoc.eram.adrs[4]
.sym 77239 rvsoc.data_wdata[15]
.sym 77240 rvsoc.eram.adrs[1]
.sym 77242 $PACKER_VCC_NET
.sym 77243 rvsoc.eram.adrs[8]
.sym 77244 $PACKER_VCC_NET
.sym 77247 rvsoc.eram.adrs[9]
.sym 77249 rvsoc.eram.adrs[5]
.sym 77250 rvsoc.eram.adrs[0]
.sym 77254 rvsoc.eram.adrs[10]
.sym 77257 rvsoc.eram.adrs[2]
.sym 77263 rvsoc.cpu0.mul_val[24]
.sym 77264 rvsoc.cpu0.mul_val[25]
.sym 77265 rvsoc.cpu0.mul_val[26]
.sym 77266 rvsoc.cpu0.mul_val[27]
.sym 77267 rvsoc.cpu0.mul_val[28]
.sym 77268 rvsoc.cpu0.mul_val[29]
.sym 77269 rvsoc.cpu0.mul_val[30]
.sym 77270 rvsoc.cpu0.mul_val[31]
.sym 77279 rvsoc.eram.adrs[0]
.sym 77280 rvsoc.eram.adrs[1]
.sym 77281 rvsoc.eram.adrs[10]
.sym 77282 rvsoc.eram.adrs[2]
.sym 77283 rvsoc.eram.adrs[3]
.sym 77284 rvsoc.eram.adrs[4]
.sym 77285 rvsoc.eram.adrs[5]
.sym 77286 rvsoc.eram.adrs[6]
.sym 77287 rvsoc.eram.adrs[7]
.sym 77288 rvsoc.eram.adrs[8]
.sym 77289 rvsoc.eram.adrs[9]
.sym 77290 rvsoc.clkn
.sym 77291 $PACKER_VCC_NET
.sym 77292 $PACKER_VCC_NET
.sym 77294 rvsoc.data_wdata[15]
.sym 77303 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[3]
.sym 77304 rvsoc.cpu0.D_op1[3]
.sym 77305 rvsoc.eram.adrs[7]
.sym 77306 rvsoc.cpu0.D_next_pc[29]
.sym 77308 rvsoc.cpu0.mul_val[19]
.sym 77310 rvsoc.cpu0.D_next_pc[8]
.sym 77311 $abc$63009$new_n4165_
.sym 77312 rvsoc.cpu0.E_funct3[1]
.sym 77313 $abc$63009$new_ys__n1642_
.sym 77314 rvsoc.cpu0.D_funct3[1]
.sym 77315 rvsoc.cpu0.D_actv_pc[17]
.sym 77316 rvsoc.cpu0.mul_val[18]
.sym 77317 rvsoc.uart0.status[0]
.sym 77318 rvsoc.cpu0.D_op1[10]
.sym 77319 $abc$63009$new_n5316_
.sym 77320 rvsoc.cpu0.E_op1[10]
.sym 77321 rvsoc.cpu0.mul_val[20]
.sym 77322 rvsoc.cpu0.D_op1[7]
.sym 77323 rvsoc.cpu0.D_insn_typ[9]
.sym 77324 rvsoc.cpu0.D_next_pc[9]
.sym 77325 rvsoc.mem_vdata[2][12]
.sym 77326 $abc$63009$new_n5450_
.sym 77327 rvsoc.cpu0.E_mul_lhhl[15]
.sym 77328 rvsoc.cpu0.E_mul_lhhl[2]
.sym 77333 rvsoc.eram.adrs[5]
.sym 77334 rvsoc.eram.adrs[8]
.sym 77335 $abc$63009$auto$wreduce.cc:452:run$3079[15]
.sym 77337 $PACKER_VCC_NET
.sym 77340 rvsoc.eram.adrs[2]
.sym 77345 rvsoc.eram.adrs[6]
.sym 77349 rvsoc.eram.adrs[7]
.sym 77350 rvsoc.eram.adrs[4]
.sym 77351 rvsoc.eram.adrs[3]
.sym 77352 rvsoc.data_wdata[14]
.sym 77359 rvsoc.eram.adrs[0]
.sym 77361 rvsoc.eram.adrs[10]
.sym 77362 rvsoc.eram.adrs[1]
.sym 77364 rvsoc.eram.adrs[9]
.sym 77365 rvsoc.cpu0.E_mul_lolo[27]
.sym 77366 rvsoc.cpu0.E_mul_lolo[23]
.sym 77367 rvsoc.cpu0.E_mul_lolo[21]
.sym 77368 $abc$63009$new_ys__n1715_
.sym 77369 rvsoc.cpu0.E_mul_lolo[26]
.sym 77370 $abc$63009$new_ys__n1716_inv_
.sym 77371 $abc$63009$new_n4372_
.sym 77372 $abc$63009$new_n5475_
.sym 77381 rvsoc.eram.adrs[0]
.sym 77382 rvsoc.eram.adrs[1]
.sym 77383 rvsoc.eram.adrs[10]
.sym 77384 rvsoc.eram.adrs[2]
.sym 77385 rvsoc.eram.adrs[3]
.sym 77386 rvsoc.eram.adrs[4]
.sym 77387 rvsoc.eram.adrs[5]
.sym 77388 rvsoc.eram.adrs[6]
.sym 77389 rvsoc.eram.adrs[7]
.sym 77390 rvsoc.eram.adrs[8]
.sym 77391 rvsoc.eram.adrs[9]
.sym 77392 rvsoc.clkn
.sym 77393 $abc$63009$auto$wreduce.cc:452:run$3079[15]
.sym 77397 rvsoc.data_wdata[14]
.sym 77402 $PACKER_VCC_NET
.sym 77403 rvsoc.cpu0.E_mul_lolo[28]
.sym 77406 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[0]
.sym 77408 $PACKER_VCC_NET
.sym 77409 rvsoc.cpu0.D_actv_pc[30]
.sym 77410 rvsoc.cpu0.mul_val[27]
.sym 77411 rvsoc.cpu0.umul_lolo[21]
.sym 77412 rvsoc.data_wdata[16]
.sym 77414 rvsoc.cpu0.sys_mcause[24]
.sym 77415 $abc$63009$new_ys__n6254_
.sym 77416 rvsoc.cpu0.sys_mcause[19]
.sym 77417 rvsoc.data_wdata[1]
.sym 77419 $abc$63009$new_ys__n10983_inv_
.sym 77420 rvsoc.cpu0.E_mul_lhhl[8]
.sym 77421 rvsoc.cpu0.E_mul_lhhl[4]
.sym 77423 rvsoc.cpu0.E_op1[7]
.sym 77424 rvsoc.cpu0.E_op1[24]
.sym 77425 $abc$63009$new_ys__n1872_inv_
.sym 77426 rvsoc.cpu0.D_insn[27]
.sym 77427 rvsoc.cpu0.E_mul_lhhl[3]
.sym 77428 rvsoc.eram.adrs[1]
.sym 77429 rvsoc.cpu0.D_insn[25]
.sym 77430 rvsoc.eram.adrs[5]
.sym 77436 rvsoc.eram.adrs[4]
.sym 77437 $PACKER_VCC_NET
.sym 77442 rvsoc.eram.adrs[0]
.sym 77445 rvsoc.eram.adrs[2]
.sym 77448 $PACKER_VCC_NET
.sym 77451 rvsoc.eram.adrs[1]
.sym 77453 rvsoc.eram.adrs[5]
.sym 77454 rvsoc.eram.adrs[10]
.sym 77455 rvsoc.eram.adrs[9]
.sym 77456 rvsoc.data_wdata[13]
.sym 77461 rvsoc.eram.adrs[6]
.sym 77463 rvsoc.eram.adrs[8]
.sym 77464 rvsoc.eram.adrs[7]
.sym 77466 rvsoc.eram.adrs[3]
.sym 77467 $abc$63009$new_n5355_
.sym 77468 rvsoc.cpu0.E_mul_lhhl[7]
.sym 77469 rvsoc.cpu0.E_mul_lhhl[3]
.sym 77470 $abc$63009$new_n5476_
.sym 77471 $abc$63009$new_n5448_
.sym 77472 rvsoc.cpu0.E_mul_lhhl[2]
.sym 77473 rvsoc.cpu0.E_mul_lhhl[5]
.sym 77474 rvsoc.cpu0.E_mul_lhhl[4]
.sym 77483 rvsoc.eram.adrs[0]
.sym 77484 rvsoc.eram.adrs[1]
.sym 77485 rvsoc.eram.adrs[10]
.sym 77486 rvsoc.eram.adrs[2]
.sym 77487 rvsoc.eram.adrs[3]
.sym 77488 rvsoc.eram.adrs[4]
.sym 77489 rvsoc.eram.adrs[5]
.sym 77490 rvsoc.eram.adrs[6]
.sym 77491 rvsoc.eram.adrs[7]
.sym 77492 rvsoc.eram.adrs[8]
.sym 77493 rvsoc.eram.adrs[9]
.sym 77494 rvsoc.clkn
.sym 77495 $PACKER_VCC_NET
.sym 77496 $PACKER_VCC_NET
.sym 77498 rvsoc.data_wdata[13]
.sym 77509 $abc$63009$new_n5036_
.sym 77510 rvsoc.cpu0.D_op2[20]
.sym 77511 $PACKER_VCC_NET
.sym 77512 rvsoc.cpu0.D_op1[3]
.sym 77513 rvsoc.data_adrs[2]
.sym 77515 $auto$alumacc.cc:474:replace_alu$3190.AA[9]
.sym 77516 $PACKER_VCC_NET
.sym 77518 $auto$alumacc.cc:474:replace_alu$3190.AA[8]
.sym 77520 rvsoc.cpu0.D_insn_typ[3]
.sym 77521 rvsoc.cpu0.E_op1[8]
.sym 77522 rvsoc.spi0.status[12]
.sym 77523 rvsoc.cpu0.umul_lhhl[2]
.sym 77524 $abc$63009$new_n5352_
.sym 77525 $abc$63009$new_ys__n7722_inv_
.sym 77526 rvsoc.cpu0.E_mul_lhhl[5]
.sym 77528 rvsoc.cpu0.E_mul_lhhl[13]
.sym 77529 rvsoc.cpu0.umul_lhhl[7]
.sym 77530 $auto$alumacc.cc:474:replace_alu$3190.AA[7]
.sym 77531 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[4]
.sym 77532 rvsoc.cpu0.E_mul_lhhl[6]
.sym 77539 rvsoc.eram.adrs[3]
.sym 77542 rvsoc.eram.adrs[4]
.sym 77544 rvsoc.data_wdata[12]
.sym 77548 rvsoc.eram.adrs[7]
.sym 77549 rvsoc.eram.adrs[0]
.sym 77554 rvsoc.eram.adrs[8]
.sym 77555 $abc$63009$auto$wreduce.cc:452:run$3079[15]
.sym 77557 $PACKER_VCC_NET
.sym 77560 rvsoc.eram.adrs[2]
.sym 77561 rvsoc.eram.adrs[10]
.sym 77564 rvsoc.eram.adrs[9]
.sym 77565 rvsoc.eram.adrs[6]
.sym 77566 rvsoc.eram.adrs[1]
.sym 77568 rvsoc.eram.adrs[5]
.sym 77569 rvsoc.cpu0.E_mul_lhhl[8]
.sym 77570 rvsoc.cpu0.E_mul_lhhl[9]
.sym 77571 $abc$63009$new_n5451_
.sym 77572 $abc$63009$new_n4778_
.sym 77573 rvsoc.cpu0.E_mul_lhhl[11]
.sym 77574 rvsoc.cpu0.E_mul_lhhl[14]
.sym 77575 $abc$63009$new_n4736_
.sym 77576 rvsoc.cpu0.E_mul_lhhl[15]
.sym 77585 rvsoc.eram.adrs[0]
.sym 77586 rvsoc.eram.adrs[1]
.sym 77587 rvsoc.eram.adrs[10]
.sym 77588 rvsoc.eram.adrs[2]
.sym 77589 rvsoc.eram.adrs[3]
.sym 77590 rvsoc.eram.adrs[4]
.sym 77591 rvsoc.eram.adrs[5]
.sym 77592 rvsoc.eram.adrs[6]
.sym 77593 rvsoc.eram.adrs[7]
.sym 77594 rvsoc.eram.adrs[8]
.sym 77595 rvsoc.eram.adrs[9]
.sym 77596 rvsoc.clkn
.sym 77597 $abc$63009$auto$wreduce.cc:452:run$3079[15]
.sym 77601 rvsoc.data_wdata[12]
.sym 77606 $PACKER_VCC_NET
.sym 77609 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[3]
.sym 77610 rvsoc.eram.adrs[10]
.sym 77614 $abc$63009$new_n5082_
.sym 77615 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 77616 $abc$63009$new_n4165_
.sym 77617 rvsoc.eram.adrs[0]
.sym 77618 $abc$63009$new_ys__n7725_inv_
.sym 77619 rvsoc.cpu0.D_op2[12]
.sym 77620 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 77622 rvsoc.cpu0.D_op2[18]
.sym 77625 $abc$63009$new_n5816_
.sym 77626 rvsoc.cpu0.E_op1[20]
.sym 77627 $abc$63009$new_n5448_
.sym 77628 $abc$63009$new_ys__n5419_inv_
.sym 77629 rvsoc.data_wdata[23]
.sym 77631 rvsoc.mem_vdata[2][11]
.sym 77632 rvsoc.cpu0.umul_lhhl[8]
.sym 77633 rvsoc.data_wdata[25]
.sym 77634 rvsoc.cpu0.D_insn_typ[7]
.sym 77639 rvsoc.eram.adrs[3]
.sym 77640 rvsoc.eram.adrs[6]
.sym 77651 rvsoc.eram.adrs[8]
.sym 77652 rvsoc.eram.adrs[7]
.sym 77653 rvsoc.eram.adrs[4]
.sym 77655 rvsoc.eram.adrs[9]
.sym 77657 rvsoc.eram.adrs[5]
.sym 77658 rvsoc.eram.adrs[2]
.sym 77659 rvsoc.eram.adrs[1]
.sym 77660 rvsoc.eram.adrs[0]
.sym 77662 rvsoc.eram.adrs[10]
.sym 77663 rvsoc.data_wdata[9]
.sym 77666 $PACKER_VCC_NET
.sym 77668 $PACKER_VCC_NET
.sym 77671 rvsoc.cpu0.E_add12[4]
.sym 77672 rvsoc.data_wdata[23]
.sym 77673 rvsoc.cpu0.E_mul_lhhl[10]
.sym 77674 rvsoc.cpu0.E_mul_lhhl[13]
.sym 77675 rvsoc.cpu0.E_mul_lhhl[1]
.sym 77676 rvsoc.cpu0.E_mul_lhhl[6]
.sym 77677 rvsoc.cpu0.E_mul_lhhl[12]
.sym 77678 $abc$63009$new_n5816_
.sym 77687 rvsoc.eram.adrs[0]
.sym 77688 rvsoc.eram.adrs[1]
.sym 77689 rvsoc.eram.adrs[10]
.sym 77690 rvsoc.eram.adrs[2]
.sym 77691 rvsoc.eram.adrs[3]
.sym 77692 rvsoc.eram.adrs[4]
.sym 77693 rvsoc.eram.adrs[5]
.sym 77694 rvsoc.eram.adrs[6]
.sym 77695 rvsoc.eram.adrs[7]
.sym 77696 rvsoc.eram.adrs[8]
.sym 77697 rvsoc.eram.adrs[9]
.sym 77698 rvsoc.clkn
.sym 77699 $PACKER_VCC_NET
.sym 77700 $PACKER_VCC_NET
.sym 77702 rvsoc.data_wdata[9]
.sym 77712 rvsoc.eram.adrs[9]
.sym 77713 $abc$63009$new_ys__n7726_inv_
.sym 77714 $abc$63009$new_n4777_
.sym 77715 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 77716 rvsoc.cpu0.D_op2[9]
.sym 77717 $abc$63009$new_n5860_
.sym 77718 rvsoc.cpu0.D_funct3[1]
.sym 77719 $abc$63009$new_ys__n3409_
.sym 77720 $abc$63009$new_ys__n1445_
.sym 77721 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 77723 rvsoc.cpu0.sys_mcause[31]
.sym 77724 $abc$63009$new_ys__n7727_inv_
.sym 77725 rvsoc.cpu0.E_op1[29]
.sym 77727 rvsoc.cpu0.E_op1[26]
.sym 77728 rvsoc.cpu0.D_op2[6]
.sym 77729 $abc$63009$new_n5864_
.sym 77730 rvsoc.cpu0.D_op1[10]
.sym 77732 $abc$63009$new_n5316_
.sym 77733 rvsoc.uart0.status[0]
.sym 77734 rvsoc.data_adrs[3]
.sym 77735 rvsoc.cpu0.E_mul_lhhl[15]
.sym 77736 rvsoc.cpu0.D_insn_typ[9]
.sym 77742 rvsoc.eram.adrs[8]
.sym 77743 $abc$63009$auto$wreduce.cc:452:run$3079[15]
.sym 77745 $PACKER_VCC_NET
.sym 77746 rvsoc.data_wdata[8]
.sym 77748 rvsoc.eram.adrs[6]
.sym 77754 rvsoc.eram.adrs[5]
.sym 77763 rvsoc.eram.adrs[3]
.sym 77764 rvsoc.eram.adrs[4]
.sym 77765 rvsoc.eram.adrs[0]
.sym 77766 rvsoc.eram.adrs[1]
.sym 77769 rvsoc.eram.adrs[10]
.sym 77770 rvsoc.eram.adrs[7]
.sym 77771 rvsoc.eram.adrs[2]
.sym 77772 rvsoc.eram.adrs[9]
.sym 77773 $abc$63009$new_ys__n10333_
.sym 77774 rvsoc.cpu0.E_op1[20]
.sym 77775 rvsoc.cpu0.E_op1[15]
.sym 77776 rvsoc.cpu0.E_op1[16]
.sym 77777 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[15]
.sym 77778 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[0]
.sym 77779 rvsoc.cpu0.E_op1[29]
.sym 77780 rvsoc.cpu0.E_op1[26]
.sym 77789 rvsoc.eram.adrs[0]
.sym 77790 rvsoc.eram.adrs[1]
.sym 77791 rvsoc.eram.adrs[10]
.sym 77792 rvsoc.eram.adrs[2]
.sym 77793 rvsoc.eram.adrs[3]
.sym 77794 rvsoc.eram.adrs[4]
.sym 77795 rvsoc.eram.adrs[5]
.sym 77796 rvsoc.eram.adrs[6]
.sym 77797 rvsoc.eram.adrs[7]
.sym 77798 rvsoc.eram.adrs[8]
.sym 77799 rvsoc.eram.adrs[9]
.sym 77800 rvsoc.clkn
.sym 77801 $abc$63009$auto$wreduce.cc:452:run$3079[15]
.sym 77805 rvsoc.data_wdata[8]
.sym 77810 $PACKER_VCC_NET
.sym 77813 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[4]
.sym 77814 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[0]
.sym 77815 rvsoc.cpu0.umul_lhhl[6]
.sym 77816 rvsoc.cpu0.D_op3[23]
.sym 77818 $abc$63009$new_n3187_
.sym 77819 rvsoc.cpu0.D_funct3[0]
.sym 77820 rvsoc.cpu0.umul_lhhl[0]
.sym 77821 $abc$63009$new_ys__n6936_
.sym 77822 rvsoc.data_wdata[8]
.sym 77823 $abc$63009$new_ys__n6254_
.sym 77825 rvsoc.cpu0.D_op2[7]
.sym 77826 rvsoc.cpu0.D_op2[10]
.sym 77827 rvsoc.cpu0.E_op1[24]
.sym 77828 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[15]
.sym 77829 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[8]
.sym 77830 $abc$63009$new_ys__n6937_
.sym 77831 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[3]
.sym 77832 rvsoc.eram.adrs[1]
.sym 77833 rvsoc.cpu0.D_op1[26]
.sym 77834 $abc$63009$new_ys__n1272_
.sym 77835 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[6]
.sym 77836 rvsoc.uart0.cfg[0]
.sym 77837 rvsoc.cpu0.D_op1[6]
.sym 77838 rvsoc.eram.adrs[5]
.sym 77846 rvsoc.eram.adrs[2]
.sym 77847 rvsoc.eram.adrs[1]
.sym 77848 rvsoc.eram.adrs[0]
.sym 77853 rvsoc.eram.adrs[4]
.sym 77854 $PACKER_VCC_NET
.sym 77856 $PACKER_VCC_NET
.sym 77857 rvsoc.data_wdata[11]
.sym 77859 rvsoc.eram.adrs[7]
.sym 77861 rvsoc.eram.adrs[5]
.sym 77862 rvsoc.eram.adrs[10]
.sym 77863 rvsoc.eram.adrs[9]
.sym 77867 rvsoc.eram.adrs[8]
.sym 77869 rvsoc.eram.adrs[6]
.sym 77870 rvsoc.eram.adrs[3]
.sym 77875 $abc$63009$new_n5346_
.sym 77876 $abc$63009$new_ys__n10343_
.sym 77877 $abc$63009$new_ys__n6931_
.sym 77878 rvsoc.cpu0.E_op1[31]
.sym 77879 $abc$63009$new_n4297_
.sym 77880 $abc$63009$new_n4298_
.sym 77881 rvsoc.cpu0.E_op1[24]
.sym 77882 $abc$63009$new_ys__n5402_inv_
.sym 77891 rvsoc.eram.adrs[0]
.sym 77892 rvsoc.eram.adrs[1]
.sym 77893 rvsoc.eram.adrs[10]
.sym 77894 rvsoc.eram.adrs[2]
.sym 77895 rvsoc.eram.adrs[3]
.sym 77896 rvsoc.eram.adrs[4]
.sym 77897 rvsoc.eram.adrs[5]
.sym 77898 rvsoc.eram.adrs[6]
.sym 77899 rvsoc.eram.adrs[7]
.sym 77900 rvsoc.eram.adrs[8]
.sym 77901 rvsoc.eram.adrs[9]
.sym 77902 rvsoc.clkn
.sym 77903 $PACKER_VCC_NET
.sym 77904 $PACKER_VCC_NET
.sym 77906 rvsoc.data_wdata[11]
.sym 77913 rvsoc.cpu0.D_op3[30]
.sym 77917 rvsoc.cpu0.D_op1[16]
.sym 77918 $PACKER_VCC_NET
.sym 77919 $abc$63009$new_ys__n10315_
.sym 77920 rvsoc.cpu0.E_op1[16]
.sym 77921 rvsoc.data_wdata[27]
.sym 77922 $PACKER_VCC_NET
.sym 77924 $abc$63009$new_ys__n10333_
.sym 77926 rvsoc.cpu0.E_op1[20]
.sym 77927 rvsoc.cpu0.cpu_rs2[31]
.sym 77928 rvsoc.cpu0.E_op1[15]
.sym 77929 $abc$63009$new_ys__n2959_inv_
.sym 77930 rvsoc.data_wdata[19]
.sym 77931 rvsoc.data_wdata[22]
.sym 77932 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[4]
.sym 77933 $abc$63009$new_ys__n7722_inv_
.sym 77934 $PACKER_VCC_NET
.sym 77935 $abc$63009$new_ys__n6956_
.sym 77936 rvsoc.cpu0.D_op1[15]
.sym 77937 rvsoc.cpu0.D_op1[24]
.sym 77938 $abc$63009$new_ys__n1271_
.sym 77939 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[9]
.sym 77940 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[0]
.sym 77949 $PACKER_VCC_NET
.sym 77950 rvsoc.eram.adrs[4]
.sym 77951 rvsoc.eram.adrs[3]
.sym 77952 rvsoc.data_wdata[10]
.sym 77953 rvsoc.eram.adrs[0]
.sym 77958 rvsoc.eram.adrs[7]
.sym 77959 rvsoc.eram.adrs[2]
.sym 77963 $abc$63009$auto$wreduce.cc:452:run$3079[15]
.sym 77966 rvsoc.eram.adrs[8]
.sym 77968 rvsoc.eram.adrs[6]
.sym 77969 rvsoc.eram.adrs[10]
.sym 77970 rvsoc.eram.adrs[1]
.sym 77972 rvsoc.eram.adrs[9]
.sym 77976 rvsoc.eram.adrs[5]
.sym 77977 $abc$63009$new_ys__n3277_inv_
.sym 77978 $abc$63009$new_n5474_
.sym 77979 rvsoc.uart0.div[22]
.sym 77980 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[24]
.sym 77981 $abc$63009$new_n5483_
.sym 77982 $abc$63009$new_ys__n3283_inv_
.sym 77983 $abc$63009$new_ys__n2959_inv_
.sym 77984 rvsoc.uart0.div[24]
.sym 77993 rvsoc.eram.adrs[0]
.sym 77994 rvsoc.eram.adrs[1]
.sym 77995 rvsoc.eram.adrs[10]
.sym 77996 rvsoc.eram.adrs[2]
.sym 77997 rvsoc.eram.adrs[3]
.sym 77998 rvsoc.eram.adrs[4]
.sym 77999 rvsoc.eram.adrs[5]
.sym 78000 rvsoc.eram.adrs[6]
.sym 78001 rvsoc.eram.adrs[7]
.sym 78002 rvsoc.eram.adrs[8]
.sym 78003 rvsoc.eram.adrs[9]
.sym 78004 rvsoc.clkn
.sym 78005 $abc$63009$auto$wreduce.cc:452:run$3079[15]
.sym 78009 rvsoc.data_wdata[10]
.sym 78014 $PACKER_VCC_NET
.sym 78019 rvsoc.cpu0.mulhu_val[7]
.sym 78020 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 78021 $abc$63009$new_ys__n1757_inv_
.sym 78022 rvsoc.cpu0.E_op1[31]
.sym 78024 rvsoc.cpu0.D_op2[23]
.sym 78026 rvsoc.cpu0.D_op2[5]
.sym 78030 $abc$63009$new_ys__n6931_
.sym 78031 $abc$63009$new_ys__n5419_inv_
.sym 78032 $abc$63009$new_n5483_
.sym 78033 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[15]
.sym 78034 $abc$63009$new_ys__n1274_
.sym 78035 $abc$63009$new_n5448_
.sym 78036 $abc$63009$new_ys__n3295_inv_
.sym 78037 rvsoc.cpu0.cpu_rs2[24]
.sym 78038 rvsoc.data_wdata[25]
.sym 78040 $abc$63009$new_ys__n3277_inv_
.sym 78041 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[3]
.sym 78042 $abc$63009$new_ys__n3400_
.sym 78048 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[2]
.sym 78050 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[15]
.sym 78052 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[0]
.sym 78058 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[8]
.sym 78060 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[3]
.sym 78065 $PACKER_VCC_NET
.sym 78066 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[11]
.sym 78067 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78069 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[12]
.sym 78070 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[9]
.sym 78071 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[13]
.sym 78072 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[10]
.sym 78073 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[4]
.sym 78074 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[14]
.sym 78075 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78076 $PACKER_VCC_NET
.sym 78078 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[1]
.sym 78079 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[13]
.sym 78080 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[0]
.sym 78081 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[6]
.sym 78082 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[11]
.sym 78083 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[3]
.sym 78084 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[12]
.sym 78085 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[1]
.sym 78086 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[7]
.sym 78087 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78088 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78089 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78090 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78091 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78092 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78093 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78094 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78095 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[0]
.sym 78096 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[1]
.sym 78098 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[2]
.sym 78099 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[3]
.sym 78100 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[4]
.sym 78106 rvsoc.clka
.sym 78107 $PACKER_VCC_NET
.sym 78108 $PACKER_VCC_NET
.sym 78109 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[10]
.sym 78110 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[11]
.sym 78111 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[12]
.sym 78112 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[13]
.sym 78113 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[14]
.sym 78114 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[15]
.sym 78115 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[8]
.sym 78116 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[9]
.sym 78117 rvsoc.cpu0.cpu_rs2[27]
.sym 78121 $abc$63009$new_ys__n7726_inv_
.sym 78122 rvsoc.cpu0.D_op2[24]
.sym 78123 rvsoc.cpu0.cpu_rs2[26]
.sym 78124 rvsoc.cpu0.D_op2[29]
.sym 78125 rvsoc.cpu0.cpu_rs2[30]
.sym 78126 rvsoc.uart0.div[24]
.sym 78127 rvsoc.cpu0.cpu_rs2[29]
.sym 78128 rvsoc.cpu0.D_funct3[1]
.sym 78129 rvsoc.cpu0.cpu_rs2[28]
.sym 78130 rvsoc.cpu0.D_op2[30]
.sym 78132 rvsoc.data_wdata[24]
.sym 78133 rvsoc.cpu0.D_op1[10]
.sym 78134 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[2]
.sym 78135 rvsoc.cpu0.cpu_rs2[18]
.sym 78136 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[9]
.sym 78137 $abc$63009$new_n5864_
.sym 78138 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[10]
.sym 78139 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[14]
.sym 78140 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[7]
.sym 78141 rvsoc.cpu0.cpu_rs2[23]
.sym 78142 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[4]
.sym 78143 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[9]
.sym 78144 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[0]
.sym 78149 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[2]
.sym 78150 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[1]
.sym 78153 $PACKER_VCC_NET
.sym 78154 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[2]
.sym 78155 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[1]
.sym 78156 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[4]
.sym 78158 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[3]
.sym 78164 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[0]
.sym 78165 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[4]
.sym 78166 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78167 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[6]
.sym 78170 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[0]
.sym 78172 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[7]
.sym 78174 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78176 $abc$63009$auto$memory_bram.cc:836:replace_cell$3943[15]
.sym 78177 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[3]
.sym 78179 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[5]
.sym 78181 $abc$63009$new_ys__n7732_inv_
.sym 78182 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[5]
.sym 78183 $abc$63009$new_n5447_
.sym 78184 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[9]
.sym 78185 $abc$63009$new_n5490_
.sym 78186 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[3]
.sym 78187 $abc$63009$new_n5400_
.sym 78188 $abc$63009$new_n5418_
.sym 78189 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78190 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78191 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78192 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78193 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78194 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78195 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78196 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78197 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[0]
.sym 78198 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[1]
.sym 78200 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[2]
.sym 78201 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[3]
.sym 78202 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[4]
.sym 78208 rvsoc.clka
.sym 78209 $abc$63009$auto$memory_bram.cc:836:replace_cell$3943[15]
.sym 78210 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[0]
.sym 78211 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[1]
.sym 78212 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[2]
.sym 78213 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[3]
.sym 78214 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[4]
.sym 78215 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[5]
.sym 78216 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[6]
.sym 78217 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[7]
.sym 78218 $PACKER_VCC_NET
.sym 78223 rvsoc.cpu0.mulhu_val[23]
.sym 78224 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[1]
.sym 78225 rvsoc.cpu0.mulhu_val[22]
.sym 78226 rvsoc.cpu0.add_op12[24]
.sym 78227 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[2]
.sym 78228 rvsoc.cpu0.D_op2[31]
.sym 78229 rvsoc.cpu0.D_op2[30]
.sym 78230 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[2]
.sym 78231 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[1]
.sym 78232 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[0]
.sym 78233 rvsoc.cpu0.umul_hihi[8]
.sym 78234 rvsoc.cpu0.D_op2[24]
.sym 78235 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[6]
.sym 78236 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[0]
.sym 78237 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[8]
.sym 78238 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[2]
.sym 78239 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[3]
.sym 78240 rvsoc.cpu0.D_op1[26]
.sym 78241 rvsoc.cpu0.D_op2[1]
.sym 78242 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[6]
.sym 78243 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[1]
.sym 78244 rvsoc.cpu0.mulhu_val[29]
.sym 78245 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[5]
.sym 78246 rvsoc.cpu0.cpu_rs2[16]
.sym 78253 $PACKER_VCC_NET
.sym 78254 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[11]
.sym 78255 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78256 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[4]
.sym 78259 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[13]
.sym 78262 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[14]
.sym 78263 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[2]
.sym 78264 $PACKER_VCC_NET
.sym 78265 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78266 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[1]
.sym 78268 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[9]
.sym 78269 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[10]
.sym 78272 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[15]
.sym 78274 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[0]
.sym 78276 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[12]
.sym 78280 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[3]
.sym 78282 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[8]
.sym 78283 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[2]
.sym 78284 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[9]
.sym 78285 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[10]
.sym 78286 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[5]
.sym 78287 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[4]
.sym 78288 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[15]
.sym 78289 $abc$63009$new_n5454_
.sym 78290 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[8]
.sym 78291 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78292 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78293 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78294 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78295 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78296 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78297 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78298 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78299 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[0]
.sym 78300 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[1]
.sym 78302 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[2]
.sym 78303 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[3]
.sym 78304 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[4]
.sym 78310 rvsoc.clka
.sym 78311 $PACKER_VCC_NET
.sym 78312 $PACKER_VCC_NET
.sym 78313 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[10]
.sym 78314 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[11]
.sym 78315 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[12]
.sym 78316 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[13]
.sym 78317 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[14]
.sym 78318 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[15]
.sym 78319 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[8]
.sym 78320 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[9]
.sym 78325 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[15]
.sym 78326 rvsoc.cpu0.D_op1[26]
.sym 78327 rvsoc.cpu0.D_op2[15]
.sym 78328 $abc$63009$new_ys__n2343_
.sym 78329 rvsoc.cpu0.D_op1[16]
.sym 78330 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[14]
.sym 78331 rvsoc.data_wdata[27]
.sym 78332 $abc$63009$new_n5403_
.sym 78333 rvsoc.cpu0.mulhu_val[21]
.sym 78334 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[5]
.sym 78335 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[11]
.sym 78336 rvsoc.cpu0.D_op1[19]
.sym 78337 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[4]
.sym 78338 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[13]
.sym 78339 rvsoc.data_wdata[22]
.sym 78340 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[4]
.sym 78341 $PACKER_VCC_NET
.sym 78342 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[12]
.sym 78343 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[0]
.sym 78344 $abc$63009$new_ys__n6953_
.sym 78345 rvsoc.data_wdata[19]
.sym 78346 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[9]
.sym 78347 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[11]
.sym 78348 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[12]
.sym 78354 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[4]
.sym 78356 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78362 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78364 $abc$63009$auto$memory_bram.cc:836:replace_cell$3943[15]
.sym 78366 $PACKER_VCC_NET
.sym 78367 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[7]
.sym 78369 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[2]
.sym 78371 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[0]
.sym 78372 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[5]
.sym 78373 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[6]
.sym 78374 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[0]
.sym 78375 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[3]
.sym 78377 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[3]
.sym 78378 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[1]
.sym 78379 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[2]
.sym 78381 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[1]
.sym 78382 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[4]
.sym 78385 $abc$63009$new_n4394_
.sym 78386 rvsoc.spi0.bitcount[0]
.sym 78387 $abc$63009$new_ys__n6954_
.sym 78388 $abc$63009$new_ys__n6945_
.sym 78390 $abc$63009$new_ys__n1731_
.sym 78391 $abc$63009$new_ys__n11535_inv_
.sym 78392 $abc$63009$auto$wreduce.cc:452:run$3085[0]
.sym 78393 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78394 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78395 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78396 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78397 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78398 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78399 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78400 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78401 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[0]
.sym 78402 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[1]
.sym 78404 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[2]
.sym 78405 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[3]
.sym 78406 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[4]
.sym 78412 rvsoc.clka
.sym 78413 $abc$63009$auto$memory_bram.cc:836:replace_cell$3943[15]
.sym 78414 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[0]
.sym 78415 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[1]
.sym 78416 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[2]
.sym 78417 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[3]
.sym 78418 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[4]
.sym 78419 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[5]
.sym 78420 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[6]
.sym 78421 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[7]
.sym 78422 $PACKER_VCC_NET
.sym 78424 $abc$63009$new_ys__n11205_
.sym 78427 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[7]
.sym 78428 rvsoc.cpu0.mulhu_val[30]
.sym 78429 rvsoc.cpu0.mulhu_val[31]
.sym 78430 $abc$63009$auto$memory_bram.cc:836:replace_cell$3943[15]
.sym 78434 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 78435 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[4]
.sym 78437 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 78438 rvsoc.cpu0.D_op1[11]
.sym 78440 rvsoc.cpu0.D_op1[30]
.sym 78442 rvsoc.data_wdata[25]
.sym 78443 $abc$63009$new_ys__n3400_
.sym 78445 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[15]
.sym 78446 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[2]
.sym 78447 rvsoc.data_wdata[25]
.sym 78448 $abc$63009$new_ys__n1274_
.sym 78449 rvsoc.cpu0.D_op1[4]
.sym 78450 $abc$63009$new_ys__n5419_inv_
.sym 78456 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[9]
.sym 78457 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[10]
.sym 78460 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[15]
.sym 78461 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[1]
.sym 78465 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[2]
.sym 78470 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[8]
.sym 78471 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78474 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[0]
.sym 78475 $PACKER_VCC_NET
.sym 78476 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[13]
.sym 78477 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[3]
.sym 78478 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[4]
.sym 78480 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[14]
.sym 78482 $PACKER_VCC_NET
.sym 78483 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78485 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[11]
.sym 78486 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[12]
.sym 78487 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[29]
.sym 78488 $abc$63009$new_ys__n1149_
.sym 78489 rvsoc.cpu0.E_op2[25]
.sym 78490 $abc$63009$new_n4427_
.sym 78491 $abc$63009$new_ys__n12837_
.sym 78492 rvsoc.cpu0.E_op2[29]
.sym 78493 $abc$63009$new_ys__n12872_
.sym 78494 $abc$63009$new_ys__n12821_inv_
.sym 78495 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78496 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78497 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78498 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78499 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78500 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78501 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78502 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78503 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[0]
.sym 78504 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[1]
.sym 78506 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[2]
.sym 78507 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[3]
.sym 78508 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[4]
.sym 78514 rvsoc.clka
.sym 78515 $PACKER_VCC_NET
.sym 78516 $PACKER_VCC_NET
.sym 78517 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[10]
.sym 78518 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[11]
.sym 78519 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[12]
.sym 78520 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[13]
.sym 78521 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[14]
.sym 78522 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[15]
.sym 78523 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[8]
.sym 78524 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[9]
.sym 78525 rvsoc.cpu0.D_op1[3]
.sym 78529 $abc$63009$new_ys__n6955_
.sym 78530 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[17]
.sym 78531 $abc$63009$new_n4429_
.sym 78532 $abc$63009$new_n4387_
.sym 78533 rvsoc.cpu0.E_mul_hihi[14]
.sym 78534 rvsoc.cpu0.D_op1[2]
.sym 78536 rvsoc.cpu0.D_op2[25]
.sym 78537 rvsoc.cpu0.E_op2[31]
.sym 78538 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51410
.sym 78539 rvsoc.cpu0.D_op1[9]
.sym 78540 rvsoc.cpu0.D_op2[16]
.sym 78541 $PACKER_VCC_NET
.sym 78542 $abc$63009$new_n4108_
.sym 78543 rvsoc.cpu0.mulhu_val[17]
.sym 78544 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[7]
.sym 78545 $abc$63009$new_n5864_
.sym 78546 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[4]
.sym 78548 $PACKER_VCC_NET
.sym 78549 rvsoc.cpu0.D_op1[28]
.sym 78550 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[2]
.sym 78559 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[3]
.sym 78561 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[4]
.sym 78565 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[2]
.sym 78566 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[1]
.sym 78567 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[7]
.sym 78570 $PACKER_VCC_NET
.sym 78571 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[1]
.sym 78572 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[0]
.sym 78573 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[2]
.sym 78574 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78577 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[6]
.sym 78578 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[0]
.sym 78581 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[3]
.sym 78582 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78584 $abc$63009$auto$memory_bram.cc:836:replace_cell$3943[15]
.sym 78585 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[4]
.sym 78587 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[5]
.sym 78589 $abc$63009$new_n5864_
.sym 78590 $abc$63009$new_ys__n12902_inv_
.sym 78591 rvsoc.cpu0.E_op1[9]
.sym 78592 $abc$63009$new_ys__n12938_inv_
.sym 78593 $abc$63009$new_ys__n12904_inv_
.sym 78594 $abc$63009$new_ys__n11537_
.sym 78595 $abc$63009$new_ys__n12936_inv_
.sym 78596 $abc$63009$new_ys__n12934_inv_
.sym 78597 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78598 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78599 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78600 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78601 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78602 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78603 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78604 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 78605 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[0]
.sym 78606 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[1]
.sym 78608 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[2]
.sym 78609 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[3]
.sym 78610 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[4]
.sym 78616 rvsoc.clka
.sym 78617 $abc$63009$auto$memory_bram.cc:836:replace_cell$3943[15]
.sym 78618 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[0]
.sym 78619 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[1]
.sym 78620 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[2]
.sym 78621 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[3]
.sym 78622 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[4]
.sym 78623 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[5]
.sym 78624 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[6]
.sym 78625 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[7]
.sym 78626 $PACKER_VCC_NET
.sym 78631 rvsoc.data_wdata[26]
.sym 78632 rvsoc.cpu0.D_op1[14]
.sym 78633 $abc$63009$new_ys__n12813_inv_
.sym 78634 rvsoc.cpu0.D_op1[20]
.sym 78636 rvsoc.cpu0.D_op2[31]
.sym 78637 rvsoc.cpu0.D_op2[30]
.sym 78638 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[29]
.sym 78639 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[1]
.sym 78640 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[0]
.sym 78641 $abc$63009$new_ys__n12829_
.sym 78642 rvsoc.cpu0.E_op2[25]
.sym 78643 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[6]
.sym 78644 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[0]
.sym 78647 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[3]
.sym 78650 rvsoc.cpu0.D_op2[25]
.sym 78651 rvsoc.cpu0.D_op1[26]
.sym 78653 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[5]
.sym 78691 $abc$63009$new_ys__n12841_
.sym 78692 $abc$63009$new_ys__n12825_inv_
.sym 78694 $abc$63009$new_ys__n12906_
.sym 78695 $abc$63009$new_ys__n12866_inv_
.sym 78696 $abc$63009$new_n5891_
.sym 78697 $abc$63009$new_ys__n12870_inv_
.sym 78698 $abc$63009$new_ys__n12874_
.sym 78733 $abc$63009$new_ys__n1237_
.sym 78735 $abc$63009$new_ys__n12824_inv_
.sym 78738 $abc$63009$new_n4480_
.sym 78740 rvsoc.cpu0.D_op2[16]
.sym 78742 rvsoc.cpu0.D_op2[28]
.sym 78751 rvsoc.cpu0.D_op2[3]
.sym 78752 rvsoc.cpu0.D_op2[0]
.sym 78832 $abc$63009$new_ys__n12870_inv_
.sym 78834 rvsoc.cpu0.D_op2[2]
.sym 78835 $abc$63009$new_n4083_
.sym 78836 rvsoc.gpio0.dir[1]
.sym 78838 $abc$63009$new_ys__n3766_
.sym 78839 rvsoc.cpu0.D_op2[3]
.sym 78840 rvsoc.cpu0.D_op2[2]
.sym 78842 $abc$63009$new_ys__n3766_
.sym 78867 rvsoc.uart0.status[0]
.sym 78880 rvsoc.uart0.status[0]
.sym 78923 rvsoc.gpio0.data[4]
.sym 78924 rvsoc.gpio0.data[5]
.sym 78925 $abc$63009$new_n5814_
.sym 78926 $abc$63009$new_n3101_
.sym 78927 rvsoc.gpio0.data[6]
.sym 78928 $abc$63009$new_n5812_
.sym 78929 $abc$63009$new_n3117_
.sym 78930 $abc$63009$new_n5806_
.sym 78938 $abc$63009$auto$simplemap.cc:309:simplemap_lut$30116[0]
.sym 78940 rvsoc.data_wdata[23]
.sym 78946 $abc$63009$new_n5175_
.sym 78956 rvsoc.cram.adrs[7]
.sym 78965 rvsoc.data_adrs[28]
.sym 78966 rvsoc.data_adrs[7]
.sym 78970 rvsoc.data_adrs[29]
.sym 78974 rvsoc.mem_vdata[0][25]
.sym 78977 rvsoc.mem_vdata[2][25]
.sym 78978 rvsoc.code_adrs[28]
.sym 78979 rvsoc.code_adrs[29]
.sym 78980 rvsoc.mem_vdata[1][11]
.sym 78982 rvsoc.mem_vdata[3][11]
.sym 78990 $PACKER_GND_NET
.sym 78991 rvsoc.code_adrs[7]
.sym 78992 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 78993 rvsoc.code_adrs[3]
.sym 78994 rvsoc.data_adrs[3]
.sym 78996 $abc$63009$new_ys__n5911_
.sym 79007 $PACKER_GND_NET
.sym 79010 rvsoc.mem_vdata[0][25]
.sym 79011 rvsoc.code_adrs[29]
.sym 79012 rvsoc.code_adrs[28]
.sym 79013 rvsoc.mem_vdata[2][25]
.sym 79016 rvsoc.data_adrs[29]
.sym 79017 rvsoc.data_adrs[28]
.sym 79018 rvsoc.mem_vdata[3][11]
.sym 79019 rvsoc.mem_vdata[1][11]
.sym 79028 rvsoc.data_adrs[7]
.sym 79029 $abc$63009$new_ys__n5911_
.sym 79030 rvsoc.code_adrs[7]
.sym 79034 rvsoc.code_adrs[28]
.sym 79035 rvsoc.code_adrs[29]
.sym 79036 rvsoc.mem_vdata[1][11]
.sym 79037 rvsoc.mem_vdata[3][11]
.sym 79040 rvsoc.code_adrs[3]
.sym 79041 $abc$63009$new_ys__n5911_
.sym 79043 rvsoc.data_adrs[3]
.sym 79044 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 79045 rvsoc.clkn
.sym 79051 rvsoc.mem_vdata[3][10]
.sym 79054 $abc$63009$new_n5107_
.sym 79055 $abc$63009$new_n4040_
.sym 79056 rvsoc.mem_vdata[3][9]
.sym 79057 $abc$63009$new_n3113_
.sym 79060 rvsoc.data_wdata[22]
.sym 79061 rvsoc.data_wdata[22]
.sym 79063 rvsoc.data_adrs[28]
.sym 79064 rvsoc.data_adrs[29]
.sym 79065 rvsoc.mem_vdata[1][0]
.sym 79066 rvsoc.mem_vdata[0][3]
.sym 79067 rvsoc.gpio0.data[0]
.sym 79068 rvsoc.data_wdata[13]
.sym 79070 rvsoc.mem_vdata[0][2]
.sym 79072 rvsoc.data_wdata[27]
.sym 79073 rvsoc.data_wdata[5]
.sym 79074 rvsoc.mem_vdata[0][2]
.sym 79076 rvsoc.mem_vdata[0][25]
.sym 79082 rvsoc.cram.adrs[1]
.sym 79084 $PACKER_GND_NET
.sym 79089 $abc$63009$new_n4049_
.sym 79095 rvsoc.cram.adrs[5]
.sym 79097 uart_tx
.sym 79099 rvsoc.data_adrs[8]
.sym 79101 rvsoc.data_wdata[4]
.sym 79102 rvsoc.code_adrs[28]
.sym 79105 $PACKER_GND_NET
.sym 79110 $abc$63009$new_n5135_
.sym 79112 rvsoc.code_adrs[7]
.sym 79113 rvsoc.mem_vdata[0][9]
.sym 79114 rvsoc.code_adrs[3]
.sym 79129 $PACKER_GND_NET
.sym 79130 rvsoc.code_adrs[28]
.sym 79131 $abc$63009$new_n5137_
.sym 79132 $abc$63009$new_n5136_
.sym 79133 rvsoc.mem_vdata[0][11]
.sym 79136 rvsoc.code_adrs[28]
.sym 79137 p16
.sym 79138 $abc$63009$new_ys__n5911_
.sym 79139 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 79140 rvsoc.mem_vdata[2][24]
.sym 79141 rvsoc.code_adrs[8]
.sym 79146 $abc$63009$new_n3088_
.sym 79149 rvsoc.mem_vdata[0][24]
.sym 79150 rvsoc.mem_vdata[2][11]
.sym 79151 rvsoc.data_adrs[29]
.sym 79152 uart_tx
.sym 79153 rvsoc.code_adrs[29]
.sym 79155 rvsoc.data_adrs[8]
.sym 79157 rvsoc.data_adrs[28]
.sym 79159 flash_mosi
.sym 79161 rvsoc.data_adrs[8]
.sym 79162 $abc$63009$new_ys__n5911_
.sym 79163 rvsoc.code_adrs[8]
.sym 79173 p16
.sym 79174 uart_tx
.sym 79175 flash_mosi
.sym 79179 rvsoc.mem_vdata[0][24]
.sym 79180 rvsoc.code_adrs[28]
.sym 79181 rvsoc.mem_vdata[2][24]
.sym 79182 rvsoc.code_adrs[29]
.sym 79185 rvsoc.data_adrs[28]
.sym 79186 rvsoc.data_adrs[29]
.sym 79187 rvsoc.mem_vdata[2][11]
.sym 79188 rvsoc.mem_vdata[0][11]
.sym 79191 $PACKER_GND_NET
.sym 79197 $abc$63009$new_n5136_
.sym 79198 $abc$63009$new_n5137_
.sym 79199 $abc$63009$new_n3088_
.sym 79203 rvsoc.code_adrs[28]
.sym 79204 rvsoc.mem_vdata[2][11]
.sym 79205 rvsoc.mem_vdata[0][11]
.sym 79206 rvsoc.code_adrs[29]
.sym 79207 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 79208 rvsoc.clkn
.sym 79211 $abc$63009$new_n5074_
.sym 79212 $abc$63009$new_n5073_
.sym 79213 rvsoc.uart0.status[5]
.sym 79214 $abc$63009$new_n4055_
.sym 79215 $abc$63009$new_n5072_
.sym 79216 rvsoc.spi0.status[23]
.sym 79217 $abc$63009$new_n5105_
.sym 79220 rvsoc.cpu0.D_op1[8]
.sym 79222 rvsoc.cram.adrs[6]
.sym 79223 rvsoc.data_wdata[4]
.sym 79224 rvsoc.code_adrs[28]
.sym 79226 rvsoc.data_wdata[30]
.sym 79227 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 79228 rvsoc.cram.adrs[7]
.sym 79229 p15
.sym 79230 rvsoc.cram.adrs[2]
.sym 79233 p16
.sym 79237 rvsoc.code_adrs[30]
.sym 79238 $abc$63009$new_n4040_
.sym 79239 rvsoc.data_wdata[0]
.sym 79240 $abc$63009$new_n4043_
.sym 79241 rvsoc.mem_vdata[5][11]
.sym 79243 $abc$63009$new_ys__n2493_inv_
.sym 79245 rvsoc.code_adrs[30]
.sym 79253 rvsoc.code_adrs[30]
.sym 79256 rvsoc.mem_vdata[3][12]
.sym 79258 $abc$63009$new_n4023_
.sym 79259 $abc$63009$new_n5177_
.sym 79262 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 79263 $abc$63009$new_n4025_
.sym 79264 rvsoc.mem_vdata[3][12]
.sym 79266 $abc$63009$new_n4024_
.sym 79267 rvsoc.data_adrs[28]
.sym 79269 rvsoc.data_adrs[29]
.sym 79271 $PACKER_GND_NET
.sym 79273 rvsoc.code_adrs[28]
.sym 79274 rvsoc.code_adrs[29]
.sym 79275 rvsoc.mem_vdata[0][12]
.sym 79276 rvsoc.mem_vdata[2][12]
.sym 79277 rvsoc.data_adrs[29]
.sym 79279 rvsoc.mem_vdata[1][12]
.sym 79280 $abc$63009$new_n5176_
.sym 79282 $abc$63009$new_n3088_
.sym 79284 rvsoc.data_adrs[29]
.sym 79285 rvsoc.mem_vdata[3][12]
.sym 79286 rvsoc.data_adrs[28]
.sym 79287 rvsoc.mem_vdata[1][12]
.sym 79290 $abc$63009$new_n5177_
.sym 79291 $abc$63009$new_n5176_
.sym 79293 $abc$63009$new_n3088_
.sym 79298 $PACKER_GND_NET
.sym 79302 $abc$63009$new_n4023_
.sym 79303 $abc$63009$new_n4024_
.sym 79304 $abc$63009$new_n4025_
.sym 79305 rvsoc.code_adrs[30]
.sym 79308 rvsoc.code_adrs[28]
.sym 79309 rvsoc.code_adrs[29]
.sym 79310 rvsoc.mem_vdata[3][12]
.sym 79311 rvsoc.mem_vdata[0][12]
.sym 79314 rvsoc.mem_vdata[0][12]
.sym 79315 rvsoc.mem_vdata[2][12]
.sym 79316 rvsoc.data_adrs[29]
.sym 79317 rvsoc.data_adrs[28]
.sym 79320 rvsoc.code_adrs[28]
.sym 79321 rvsoc.mem_vdata[1][12]
.sym 79322 rvsoc.mem_vdata[2][12]
.sym 79323 rvsoc.code_adrs[29]
.sym 79329 $PACKER_GND_NET
.sym 79330 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 79331 rvsoc.clkn
.sym 79333 rvsoc.mem_vdata[3][14]
.sym 79334 rvsoc.mem_vdata[3][19]
.sym 79335 $abc$63009$new_ys__n2317_
.sym 79336 $abc$63009$new_ys__n11708_
.sym 79337 $abc$63009$new_n4054_
.sym 79338 $abc$63009$new_n4039_
.sym 79339 $abc$63009$new_n4052_
.sym 79340 $abc$63009$new_n5106_
.sym 79343 rvsoc.cpu0.D_actv_pc[3]
.sym 79345 $abc$63009$new_ys__n2493_inv_
.sym 79347 rvsoc.mem_vdata[0][17]
.sym 79350 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 79352 rvsoc.cram.adrs[6]
.sym 79355 rvsoc.cram.adrs[2]
.sym 79357 $abc$63009$new_n5071_
.sym 79358 rvsoc.mem_vdata[4][11]
.sym 79360 $abc$63009$new_n4022_
.sym 79361 rvsoc.mem_vdata[0][12]
.sym 79362 rvsoc.mem_vdata[1][19]
.sym 79363 rvsoc.mem_vdata[0][13]
.sym 79365 $abc$63009$new_n5053_
.sym 79366 rvsoc.code_adrs[29]
.sym 79367 $abc$63009$new_ys__n4202_
.sym 79368 rvsoc.mem_vdata[4][9]
.sym 79374 $abc$63009$new_ys__n4202_
.sym 79375 rvsoc.mem_vdata[2][13]
.sym 79377 rvsoc.code_adrs[29]
.sym 79379 rvsoc.data_adrs[28]
.sym 79380 $abc$63009$new_n4044_
.sym 79381 rvsoc.mem_vdata[0][13]
.sym 79382 rvsoc.mem_vdata[4][11]
.sym 79383 rvsoc.mem_vdata[5][11]
.sym 79385 rvsoc.data_adrs[3]
.sym 79386 $abc$63009$new_n4045_
.sym 79389 rvsoc.data_adrs[29]
.sym 79390 rvsoc.code_adrs[29]
.sym 79391 rvsoc.code_adrs[3]
.sym 79392 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 79393 rvsoc.data_adrs[3]
.sym 79396 rvsoc.mem_vdata[1][14]
.sym 79398 rvsoc.mem_vdata[3][14]
.sym 79399 rvsoc.spi0.status[11]
.sym 79400 $abc$63009$new_n4043_
.sym 79401 rvsoc.data_adrs[8]
.sym 79402 rvsoc.code_adrs[8]
.sym 79403 rvsoc.code_adrs[28]
.sym 79404 rvsoc.data_adrs[2]
.sym 79405 rvsoc.code_adrs[30]
.sym 79407 rvsoc.data_adrs[8]
.sym 79409 $abc$63009$new_ys__n4202_
.sym 79410 rvsoc.code_adrs[8]
.sym 79413 rvsoc.data_adrs[2]
.sym 79415 rvsoc.data_adrs[3]
.sym 79416 rvsoc.spi0.status[11]
.sym 79419 $abc$63009$new_n4044_
.sym 79420 $abc$63009$new_n4045_
.sym 79421 rvsoc.code_adrs[30]
.sym 79422 $abc$63009$new_n4043_
.sym 79425 rvsoc.data_adrs[28]
.sym 79426 rvsoc.data_adrs[29]
.sym 79427 rvsoc.mem_vdata[3][14]
.sym 79428 rvsoc.mem_vdata[1][14]
.sym 79431 rvsoc.code_adrs[28]
.sym 79432 rvsoc.mem_vdata[2][13]
.sym 79433 rvsoc.code_adrs[29]
.sym 79434 rvsoc.mem_vdata[0][13]
.sym 79437 rvsoc.mem_vdata[3][14]
.sym 79438 rvsoc.code_adrs[28]
.sym 79439 rvsoc.code_adrs[29]
.sym 79440 rvsoc.mem_vdata[1][14]
.sym 79443 rvsoc.data_adrs[3]
.sym 79445 $abc$63009$new_ys__n4202_
.sym 79446 rvsoc.code_adrs[3]
.sym 79449 rvsoc.mem_vdata[4][11]
.sym 79450 rvsoc.code_adrs[28]
.sym 79451 rvsoc.code_adrs[29]
.sym 79452 rvsoc.mem_vdata[5][11]
.sym 79453 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 79454 rvsoc.clkn
.sym 79456 $abc$63009$new_n4037_
.sym 79457 $abc$63009$new_n5239_
.sym 79458 $abc$63009$new_n5826_
.sym 79459 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58065
.sym 79460 rvsoc.mem_vdata[4][19]
.sym 79461 $abc$63009$new_n4014_
.sym 79462 $abc$63009$new_n4053_
.sym 79463 $abc$63009$new_n5142_
.sym 79466 $abc$63009$new_ys__n7571_
.sym 79467 $abc$63009$new_ys__n7562_
.sym 79468 rvsoc.bootram.adrs[6]
.sym 79469 $abc$63009$new_n5945_
.sym 79473 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 79474 rvsoc.data_wdata[5]
.sym 79475 rvsoc.mem_vdata[0][24]
.sym 79477 rvsoc.data_adrs[3]
.sym 79480 $abc$63009$new_n5140_
.sym 79481 rvsoc.data_wst[1]
.sym 79483 $abc$63009$new_ys__n5881_
.sym 79484 rvsoc.data_wdata[20]
.sym 79485 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 79486 $abc$63009$new_n5939_
.sym 79487 rvsoc.data_adrs[8]
.sym 79488 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 79489 $abc$63009$new_n3165_
.sym 79490 rvsoc.code_adrs[28]
.sym 79491 rvsoc.mem_vdata[2][9]
.sym 79498 $abc$63009$new_n3088_
.sym 79499 $abc$63009$new_ys__n2493_inv_
.sym 79502 $abc$63009$new_n4013_
.sym 79503 rvsoc.mem_vdata[15][9]
.sym 79504 $abc$63009$new_n5239_
.sym 79507 $abc$63009$new_n4042_
.sym 79508 $abc$63009$new_n5240_
.sym 79509 $abc$63009$new_ys__n11179_
.sym 79510 $abc$63009$new_n4015_
.sym 79511 $abc$63009$new_n4052_
.sym 79512 rvsoc.mem_vdata[15][12]
.sym 79513 rvsoc.code_adrs[30]
.sym 79515 rvsoc.data_wst[1]
.sym 79517 rvsoc.code_adrs[3]
.sym 79518 $abc$63009$new_n4014_
.sym 79520 $abc$63009$new_n4022_
.sym 79521 rvsoc.code_adrs[31]
.sym 79522 rvsoc.mem_vdata[15][11]
.sym 79524 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 79526 $abc$63009$new_ys__n4202_
.sym 79527 $abc$63009$new_ys__n4202_
.sym 79530 rvsoc.code_adrs[30]
.sym 79531 $abc$63009$new_n4014_
.sym 79532 $abc$63009$new_n4015_
.sym 79533 $abc$63009$new_n4013_
.sym 79537 rvsoc.code_adrs[30]
.sym 79542 rvsoc.data_wst[1]
.sym 79543 $abc$63009$new_ys__n11179_
.sym 79544 $abc$63009$new_ys__n2493_inv_
.sym 79545 $abc$63009$new_ys__n4202_
.sym 79548 $abc$63009$new_n5239_
.sym 79550 $abc$63009$new_n3088_
.sym 79551 $abc$63009$new_n5240_
.sym 79554 $abc$63009$new_ys__n4202_
.sym 79555 $abc$63009$new_n4022_
.sym 79556 rvsoc.mem_vdata[15][11]
.sym 79557 rvsoc.code_adrs[31]
.sym 79560 $abc$63009$new_n4052_
.sym 79561 $abc$63009$new_ys__n4202_
.sym 79562 rvsoc.code_adrs[31]
.sym 79563 rvsoc.mem_vdata[15][9]
.sym 79568 rvsoc.code_adrs[3]
.sym 79572 rvsoc.code_adrs[31]
.sym 79573 $abc$63009$new_ys__n4202_
.sym 79574 $abc$63009$new_n4042_
.sym 79575 rvsoc.mem_vdata[15][12]
.sym 79576 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 79577 rvsoc.clka
.sym 79579 rvsoc.mem_vdata[4][11]
.sym 79580 $abc$63009$new_n5141_
.sym 79581 $abc$63009$new_n5052_
.sym 79582 rvsoc.mem_vdata[4][1]
.sym 79583 $abc$63009$new_n5104_
.sym 79584 rvsoc.mem_vdata[4][10]
.sym 79585 $abc$63009$new_n5140_
.sym 79586 $abc$63009$new_ys__n7548_
.sym 79589 rvsoc.cpu0.mul_val[25]
.sym 79591 $abc$63009$auto$wreduce.cc:452:run$2921[23]
.sym 79592 $abc$63009$new_n3088_
.sym 79593 rvsoc.cpu0.F_insn[9]
.sym 79594 rvsoc.mem_vdata[2][11]
.sym 79596 rvsoc.data_wdata[3]
.sym 79597 rvsoc.gpio0.dir[1]
.sym 79599 rvsoc.data_wdata[0]
.sym 79601 $abc$63009$new_ys__n2493_inv_
.sym 79602 flash_mosi
.sym 79603 rvsoc.code_adrs[3]
.sym 79604 $abc$63009$new_n5104_
.sym 79605 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58065
.sym 79606 rvsoc.uart0.rxbfr[0]
.sym 79607 rvsoc.mem_vdata[4][19]
.sym 79608 rvsoc.code_adrs[7]
.sym 79609 rvsoc.mem_vdata[4][14]
.sym 79610 rvsoc.mem_vdata[2][14]
.sym 79611 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 79612 $abc$63009$new_n5135_
.sym 79614 $PACKER_GND_NET
.sym 79620 $abc$63009$new_ys__n11179_
.sym 79621 $abc$63009$new_ys__n11680_
.sym 79623 rvsoc.data_adrs[7]
.sym 79624 $abc$63009$new_n5237_
.sym 79625 rvsoc.mem_vdata[15][9]
.sym 79626 rvsoc.cpu0.F_actv_pc[3]
.sym 79627 rvsoc.mem_vdata[4][14]
.sym 79628 rvsoc.code_adrs[31]
.sym 79629 $abc$63009$new_ys__n4202_
.sym 79630 rvsoc.mem_vdata[5][14]
.sym 79631 $abc$63009$new_n5238_
.sym 79632 $abc$63009$new_ys__n11684_
.sym 79633 rvsoc.code_adrs[28]
.sym 79634 rvsoc.data_adrs[2]
.sym 79636 $abc$63009$new_ys__n11684_
.sym 79639 rvsoc.mem_vdata[15][14]
.sym 79641 rvsoc.code_adrs[7]
.sym 79643 rvsoc.code_adrs[30]
.sym 79647 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 79648 $abc$63009$auto$simplemap.cc:309:simplemap_lut$30116[0]
.sym 79649 rvsoc.code_adrs[29]
.sym 79651 rvsoc.mem_vdata[4][9]
.sym 79653 $abc$63009$new_ys__n11179_
.sym 79654 rvsoc.mem_vdata[15][9]
.sym 79655 rvsoc.mem_vdata[4][9]
.sym 79656 $abc$63009$new_ys__n11684_
.sym 79660 rvsoc.cpu0.F_actv_pc[3]
.sym 79665 $abc$63009$new_n5237_
.sym 79666 $abc$63009$new_ys__n11680_
.sym 79667 $abc$63009$new_n5238_
.sym 79668 rvsoc.mem_vdata[5][14]
.sym 79671 $abc$63009$auto$simplemap.cc:309:simplemap_lut$30116[0]
.sym 79673 rvsoc.data_adrs[2]
.sym 79674 $abc$63009$new_ys__n4202_
.sym 79677 $abc$63009$new_ys__n11179_
.sym 79678 rvsoc.mem_vdata[15][14]
.sym 79679 $abc$63009$new_ys__n11684_
.sym 79680 rvsoc.mem_vdata[4][14]
.sym 79683 rvsoc.mem_vdata[4][14]
.sym 79684 rvsoc.code_adrs[29]
.sym 79685 rvsoc.mem_vdata[5][14]
.sym 79686 rvsoc.code_adrs[28]
.sym 79690 rvsoc.data_adrs[7]
.sym 79691 $abc$63009$new_ys__n4202_
.sym 79692 rvsoc.code_adrs[7]
.sym 79695 rvsoc.code_adrs[31]
.sym 79696 rvsoc.code_adrs[29]
.sym 79697 rvsoc.code_adrs[30]
.sym 79698 rvsoc.code_adrs[28]
.sym 79699 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 79700 rvsoc.clka
.sym 79702 rvsoc.data_wst[1]
.sym 79703 $abc$63009$new_ys__n7547_
.sym 79704 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 79705 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 79706 rvsoc.code_adrs[2]
.sym 79707 $abc$63009$new_ys__n7567_
.sym 79708 $abc$63009$new_n4038_
.sym 79709 rvsoc.uart0.status[27]
.sym 79712 $abc$63009$new_ys__n10983_inv_
.sym 79713 $abc$63009$new_n5355_
.sym 79714 $abc$63009$new_ys__n11179_
.sym 79715 rvsoc.uart0.cfg[11]
.sym 79716 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 79717 $abc$63009$new_ys__n11684_
.sym 79719 $abc$63009$new_ys__n11179_
.sym 79720 $abc$63009$new_ys__n11684_
.sym 79722 $abc$63009$new_n3088_
.sym 79723 rvsoc.uart0.cfg[10]
.sym 79724 $abc$63009$new_ys__n11179_
.sym 79725 $abc$63009$new_ys__n11680_
.sym 79726 $abc$63009$new_ys__n2292_inv_
.sym 79727 $abc$63009$new_ys__n7562_
.sym 79728 rvsoc.data_wdata[1]
.sym 79729 rvsoc.code_adrs[30]
.sym 79730 rvsoc.data_adrs[2]
.sym 79731 $abc$63009$new_ys__n4202_
.sym 79732 $abc$63009$new_n4043_
.sym 79733 rvsoc.mem_vdata[5][11]
.sym 79734 $abc$63009$new_ys__n7564_
.sym 79735 $abc$63009$new_ys__n7577_
.sym 79736 $abc$63009$new_n5948_
.sym 79737 rvsoc.data_adrs[2]
.sym 79746 rvsoc.mem_vdata[15][22]
.sym 79747 $abc$63009$new_ys__n4202_
.sym 79748 $abc$63009$new_n5032_
.sym 79749 rvsoc.mem_vdata[5][8]
.sym 79750 rvsoc.data_wst[2]
.sym 79752 rvsoc.mem_vdata[15][12]
.sym 79754 $abc$63009$new_n5031_
.sym 79755 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 79756 rvsoc.uart0.tx_divcnt[1]
.sym 79757 rvsoc.mem_vdata[4][12]
.sym 79758 rvsoc.mem_vdata[4][22]
.sym 79759 $abc$63009$new_ys__n11684_
.sym 79761 $abc$63009$new_ys__n2493_inv_
.sym 79762 $abc$63009$new_ys__n11680_
.sym 79764 $abc$63009$new_ys__n11179_
.sym 79766 rvsoc.mem_vdata[5][22]
.sym 79767 rvsoc.mem_vdata[4][19]
.sym 79768 rvsoc.mem_vdata[15][19]
.sym 79770 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53449
.sym 79772 rvsoc.code_adrs[29]
.sym 79773 rvsoc.code_adrs[28]
.sym 79774 rvsoc.mem_vdata[5][12]
.sym 79776 $abc$63009$new_n5031_
.sym 79777 $abc$63009$new_ys__n11680_
.sym 79778 rvsoc.mem_vdata[5][8]
.sym 79779 $abc$63009$new_n5032_
.sym 79782 rvsoc.mem_vdata[15][22]
.sym 79783 $abc$63009$new_ys__n11684_
.sym 79784 $abc$63009$new_ys__n11179_
.sym 79785 rvsoc.mem_vdata[4][22]
.sym 79788 rvsoc.mem_vdata[4][22]
.sym 79789 rvsoc.mem_vdata[5][22]
.sym 79790 rvsoc.code_adrs[29]
.sym 79791 rvsoc.code_adrs[28]
.sym 79794 rvsoc.mem_vdata[4][12]
.sym 79795 rvsoc.mem_vdata[15][12]
.sym 79796 $abc$63009$new_ys__n11179_
.sym 79797 $abc$63009$new_ys__n11684_
.sym 79800 $abc$63009$new_ys__n2493_inv_
.sym 79801 rvsoc.data_wst[2]
.sym 79802 $abc$63009$new_ys__n4202_
.sym 79803 $abc$63009$new_ys__n11179_
.sym 79806 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 79809 rvsoc.uart0.tx_divcnt[1]
.sym 79812 rvsoc.mem_vdata[15][19]
.sym 79813 $abc$63009$new_ys__n11179_
.sym 79814 $abc$63009$new_ys__n11684_
.sym 79815 rvsoc.mem_vdata[4][19]
.sym 79818 rvsoc.code_adrs[28]
.sym 79819 rvsoc.code_adrs[29]
.sym 79820 rvsoc.mem_vdata[4][12]
.sym 79821 rvsoc.mem_vdata[5][12]
.sym 79822 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53449
.sym 79823 rvsoc.clkn
.sym 79824 rvsoc.uart0.status[0]_$glb_sr
.sym 79825 $abc$63009$new_ys__n7558_
.sym 79826 $abc$63009$new_n5001_
.sym 79827 $abc$63009$new_ys__n7557_
.sym 79828 $abc$63009$new_ys__n41_inv_
.sym 79829 $abc$63009$new_n3163_
.sym 79830 $abc$63009$new_ys__n7559_
.sym 79831 $abc$63009$new_n5290_
.sym 79832 rvsoc.mem_vdata[5][22]
.sym 79835 rvsoc.uart0.cfg[22]
.sym 79836 rvsoc.cpu0.F_insn[25]
.sym 79838 rvsoc.mem_vdata[15][12]
.sym 79840 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 79842 rvsoc.uart0.status[27]
.sym 79844 rvsoc.data_wst[1]
.sym 79846 $abc$63009$new_n4119_
.sym 79848 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 79849 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 79850 rvsoc.spi0.status[27]
.sym 79851 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 79852 $abc$63009$new_n5174_
.sym 79853 $abc$63009$techmap$techmap4071\rvsoc.bootram.bram_mem.3.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4070_Y
.sym 79854 rvsoc.uart0.tx_divcnt[19]
.sym 79855 $abc$63009$new_n5071_
.sym 79856 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 79857 rvsoc.uart0.div[0]
.sym 79858 rvsoc.code_adrs[29]
.sym 79859 $abc$63009$new_ys__n11680_
.sym 79860 rvsoc.data_adrs[1]
.sym 79866 $abc$63009$new_ys__n2493_inv_
.sym 79867 $abc$63009$new_n5224_
.sym 79868 rvsoc.uart0.div[0]
.sym 79869 rvsoc.mem_vdata[15][24]
.sym 79871 $abc$63009$new_n3171_
.sym 79872 $abc$63009$new_n5816_
.sym 79873 $abc$63009$new_n3187_
.sym 79875 rvsoc.data_adrs[31]
.sym 79876 rvsoc.uart0.rxbfr[0]
.sym 79877 $abc$63009$new_n5225_
.sym 79878 rvsoc.data_adrs[31]
.sym 79880 rvsoc.data_wst[3]
.sym 79881 $abc$63009$new_n5945_
.sym 79882 $abc$63009$new_ys__n11179_
.sym 79883 $abc$63009$new_ys__n4202_
.sym 79884 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$57001
.sym 79885 $abc$63009$new_n5954_
.sym 79886 $abc$63009$new_ys__n2292_inv_
.sym 79887 rvsoc.mem_vdata[15][29]
.sym 79888 rvsoc.uart0.cfg[22]
.sym 79889 rvsoc.mem_vdata[15][26]
.sym 79890 rvsoc.data_adrs[2]
.sym 79892 $abc$63009$new_n5939_
.sym 79894 rvsoc.uart0.cfg[14]
.sym 79896 $abc$63009$new_ys__n11680_
.sym 79897 rvsoc.mem_vdata[5][22]
.sym 79899 rvsoc.uart0.div[0]
.sym 79900 rvsoc.uart0.rxbfr[0]
.sym 79901 $abc$63009$new_n5816_
.sym 79902 rvsoc.data_adrs[2]
.sym 79905 rvsoc.data_adrs[31]
.sym 79906 $abc$63009$new_ys__n11179_
.sym 79907 rvsoc.mem_vdata[15][26]
.sym 79908 $abc$63009$new_n5945_
.sym 79911 rvsoc.data_adrs[31]
.sym 79912 $abc$63009$new_n5954_
.sym 79913 $abc$63009$new_ys__n11179_
.sym 79914 rvsoc.mem_vdata[15][29]
.sym 79917 rvsoc.uart0.cfg[14]
.sym 79918 $abc$63009$new_ys__n2292_inv_
.sym 79919 $abc$63009$new_n3171_
.sym 79923 rvsoc.data_adrs[31]
.sym 79924 rvsoc.mem_vdata[15][24]
.sym 79925 $abc$63009$new_ys__n11179_
.sym 79926 $abc$63009$new_n5939_
.sym 79929 $abc$63009$new_n5224_
.sym 79930 rvsoc.mem_vdata[5][22]
.sym 79931 $abc$63009$new_ys__n11680_
.sym 79932 $abc$63009$new_n5225_
.sym 79935 $abc$63009$new_ys__n2493_inv_
.sym 79936 $abc$63009$new_ys__n4202_
.sym 79937 $abc$63009$new_ys__n11179_
.sym 79938 rvsoc.data_wst[3]
.sym 79942 $abc$63009$new_ys__n2292_inv_
.sym 79943 $abc$63009$new_n3187_
.sym 79944 rvsoc.uart0.cfg[22]
.sym 79945 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$57001
.sym 79946 rvsoc.clkn
.sym 79948 $abc$63009$new_n5125_
.sym 79949 $abc$63009$new_n5126_
.sym 79950 $abc$63009$new_n5289_
.sym 79951 $abc$63009$new_n5095_
.sym 79952 $abc$63009$new_n5335_
.sym 79953 $abc$63009$new_n5299_
.sym 79954 $abc$63009$new_n5096_
.sym 79955 $abc$63009$new_n5308_
.sym 79958 rvsoc.cpu0.E_mul_lhhl[9]
.sym 79959 rvsoc.cpu0.mul_val[28]
.sym 79960 $abc$63009$new_ys__n40_inv_
.sym 79962 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 79964 rvsoc.data_wst[2]
.sym 79966 rvsoc.data_adrs[31]
.sym 79967 $abc$63009$new_n3171_
.sym 79970 $abc$63009$new_ys__n2789_
.sym 79971 rvsoc.data_adrs[31]
.sym 79972 $abc$63009$new_ys__n7557_
.sym 79974 $abc$63009$new_n5204_
.sym 79975 rvsoc.mem_vdata[2][9]
.sym 79976 $abc$63009$new_ys__n2214_inv_
.sym 79977 $abc$63009$new_ys__n7572_
.sym 79978 $abc$63009$new_n5939_
.sym 79979 $abc$63009$new_ys__n7570_
.sym 79980 rvsoc.data_adrs[0]
.sym 79982 $abc$63009$new_n5028_
.sym 79983 $abc$63009$new_ys__n7565_
.sym 79990 $abc$63009$new_n5001_
.sym 79991 $abc$63009$new_ys__n7577_
.sym 79992 $abc$63009$new_ys__n11680_
.sym 79993 $abc$63009$new_ys__n7572_
.sym 79994 $abc$63009$new_n5205_
.sym 79995 $abc$63009$new_n5013_
.sym 79996 $abc$63009$new_n5027_
.sym 79997 $abc$63009$new_n5942_
.sym 80000 $abc$63009$new_n5204_
.sym 80001 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[19]
.sym 80002 $abc$63009$new_ys__n11179_
.sym 80005 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 80006 rvsoc.mem_vdata[15][27]
.sym 80007 rvsoc.mem_vdata[5][13]
.sym 80008 $abc$63009$new_n5948_
.sym 80010 rvsoc.mem_vdata[15][25]
.sym 80011 rvsoc.data_adrs[31]
.sym 80016 rvsoc.resetn
.sym 80017 $abc$63009$new_ys__n2204_inv_
.sym 80019 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[16]
.sym 80020 rvsoc.data_adrs[1]
.sym 80022 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 80025 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[19]
.sym 80028 $abc$63009$new_n5027_
.sym 80029 $abc$63009$new_n5013_
.sym 80030 $abc$63009$new_ys__n2204_inv_
.sym 80031 $abc$63009$new_ys__n7577_
.sym 80036 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 80037 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[16]
.sym 80042 $abc$63009$new_n5001_
.sym 80043 rvsoc.data_adrs[1]
.sym 80046 rvsoc.data_adrs[31]
.sym 80047 rvsoc.mem_vdata[15][25]
.sym 80048 $abc$63009$new_ys__n11179_
.sym 80049 $abc$63009$new_n5942_
.sym 80052 $abc$63009$new_n5027_
.sym 80053 $abc$63009$new_ys__n7572_
.sym 80054 $abc$63009$new_ys__n2204_inv_
.sym 80055 $abc$63009$new_n5013_
.sym 80058 $abc$63009$new_n5204_
.sym 80059 $abc$63009$new_ys__n11680_
.sym 80060 rvsoc.mem_vdata[5][13]
.sym 80061 $abc$63009$new_n5205_
.sym 80064 $abc$63009$new_n5948_
.sym 80065 rvsoc.data_adrs[31]
.sym 80066 rvsoc.mem_vdata[15][27]
.sym 80067 $abc$63009$new_ys__n11179_
.sym 80068 rvsoc.resetn
.sym 80069 rvsoc.clkn
.sym 80070 rvsoc.uart0.status[0]_$glb_sr
.sym 80071 $abc$63009$new_n5063_
.sym 80072 $abc$63009$new_n5019_
.sym 80073 $abc$63009$new_n5318_
.sym 80074 $abc$63009$new_n5012_
.sym 80075 $abc$63009$new_ys__n2204_inv_
.sym 80076 $abc$63009$new_n5029_
.sym 80077 $abc$63009$new_n5216_
.sym 80078 $abc$63009$new_n5195_
.sym 80081 rvsoc.data_wdata[23]
.sym 80082 rvsoc.cpu0.D_op3[0]
.sym 80085 rvsoc.data_wdata[23]
.sym 80087 rvsoc.mem_vdata[5][12]
.sym 80089 rvsoc.uart0.tx_divcnt[16]
.sym 80090 $abc$63009$new_ys__n1872_inv_
.sym 80091 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 80093 $abc$63009$new_ys__n7573_
.sym 80094 $abc$63009$new_ys__n1872_inv_
.sym 80095 $abc$63009$new_ys__n7563_inv_
.sym 80096 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 80097 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$30634
.sym 80098 $abc$63009$new_ys__n9200_
.sym 80099 $abc$63009$new_ys__n2343_
.sym 80100 rvsoc.code_adrs[7]
.sym 80102 rvsoc.mem_vdata[2][14]
.sym 80103 $abc$63009$new_ys__n7576_
.sym 80104 rvsoc.data_wdata[28]
.sym 80106 rvsoc.cpu0.E_mul_lolo[15]
.sym 80112 $abc$63009$new_ys__n11179_
.sym 80114 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 80115 $abc$63009$new_n5013_
.sym 80118 $abc$63009$new_ys__n11680_
.sym 80119 rvsoc.data_adrs[0]
.sym 80122 $abc$63009$new_n5174_
.sym 80124 $abc$63009$new_ys__n7578_
.sym 80126 $abc$63009$new_n5951_
.sym 80127 $abc$63009$new_n5027_
.sym 80129 $abc$63009$new_n5957_
.sym 80130 $abc$63009$new_ys__n2789_
.sym 80131 rvsoc.mem_vdata[15][30]
.sym 80132 $abc$63009$new_ys__n2204_inv_
.sym 80133 $abc$63009$new_ys__n9201_
.sym 80135 rvsoc.mem_vdata[15][28]
.sym 80136 $abc$63009$new_ys__n7576_
.sym 80138 rvsoc.data_wdata[17]
.sym 80139 rvsoc.data_adrs[31]
.sym 80140 rvsoc.mem_vdata[5][12]
.sym 80141 $abc$63009$new_n5175_
.sym 80145 rvsoc.data_adrs[31]
.sym 80146 rvsoc.mem_vdata[15][28]
.sym 80147 $abc$63009$new_ys__n11179_
.sym 80148 $abc$63009$new_n5951_
.sym 80151 $abc$63009$new_ys__n7576_
.sym 80152 $abc$63009$new_ys__n2204_inv_
.sym 80153 $abc$63009$new_n5013_
.sym 80154 $abc$63009$new_n5027_
.sym 80157 $abc$63009$new_ys__n2204_inv_
.sym 80158 $abc$63009$new_n5013_
.sym 80159 $abc$63009$new_n5027_
.sym 80160 $abc$63009$new_ys__n7578_
.sym 80165 rvsoc.data_wdata[17]
.sym 80169 $abc$63009$new_ys__n11179_
.sym 80170 $abc$63009$new_n5957_
.sym 80171 rvsoc.data_adrs[31]
.sym 80172 rvsoc.mem_vdata[15][30]
.sym 80175 rvsoc.mem_vdata[5][12]
.sym 80176 $abc$63009$new_ys__n11680_
.sym 80177 $abc$63009$new_n5174_
.sym 80178 $abc$63009$new_n5175_
.sym 80181 $abc$63009$new_n5027_
.sym 80182 $abc$63009$new_ys__n9201_
.sym 80183 $abc$63009$new_ys__n2204_inv_
.sym 80184 $abc$63009$new_n5013_
.sym 80188 $abc$63009$new_ys__n2789_
.sym 80189 rvsoc.data_adrs[0]
.sym 80191 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 80192 rvsoc.clkn
.sym 80194 $abc$63009$new_n5062_
.sym 80195 $abc$63009$new_n5153_
.sym 80196 $abc$63009$new_n5249_
.sym 80197 $abc$63009$new_n5326_
.sym 80198 $abc$63009$new_n5283_
.sym 80199 $abc$63009$new_n5261_
.sym 80200 $abc$63009$new_n5344_
.sym 80201 $abc$63009$new_n5353_
.sym 80204 $abc$63009$new_ys__n1873_inv_
.sym 80205 $abc$63009$new_n5343_
.sym 80207 rvsoc.cpu0.D_next_pc[9]
.sym 80208 $abc$63009$new_n2887_
.sym 80211 $abc$63009$new_n2885_
.sym 80216 rvsoc.cpu0.D_actv_pc[0]
.sym 80217 $abc$63009$new_n4168_
.sym 80218 $abc$63009$new_ys__n3517_
.sym 80219 $abc$63009$new_n5028_
.sym 80220 $abc$63009$new_ys__n7562_
.sym 80221 rvsoc.code_adrs[30]
.sym 80222 $abc$63009$new_ys__n2204_inv_
.sym 80223 $abc$63009$new_ys__n7577_
.sym 80224 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 80225 $abc$63009$new_n5353_
.sym 80226 $abc$63009$new_ys__n7564_
.sym 80228 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 80229 rvsoc.data_adrs[2]
.sym 80235 $abc$63009$new_ys__n7554_
.sym 80236 $abc$63009$new_ys__n7568_
.sym 80237 $abc$63009$new_n5229_
.sym 80238 $abc$63009$new_n5241_
.sym 80240 $abc$63009$new_ys__n7560_
.sym 80242 $abc$63009$new_ys__n7570_
.sym 80243 $abc$63009$new_n5028_
.sym 80244 $abc$63009$new_n5166_
.sym 80245 $abc$63009$new_n5318_
.sym 80246 $abc$63009$new_n5012_
.sym 80248 $abc$63009$new_n5029_
.sym 80249 $abc$63009$new_n5216_
.sym 80251 $abc$63009$new_n5222_
.sym 80252 rvsoc.data_adrs[0]
.sym 80253 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 80254 $abc$63009$new_ys__n7562_
.sym 80257 $abc$63009$new_n5317_
.sym 80259 $abc$63009$new_n5285_
.sym 80260 $abc$63009$new_n5228_
.sym 80261 $abc$63009$new_ys__n7571_
.sym 80264 rvsoc.cpu0.D_insn[22]
.sym 80266 rvsoc.data_adrs[1]
.sym 80270 $abc$63009$new_n5012_
.sym 80271 $abc$63009$new_ys__n7570_
.sym 80274 $abc$63009$new_ys__n7562_
.sym 80275 $abc$63009$new_n5029_
.sym 80276 $abc$63009$new_n5028_
.sym 80277 $abc$63009$new_n5229_
.sym 80280 $abc$63009$new_n5012_
.sym 80281 $abc$63009$new_ys__n7568_
.sym 80286 rvsoc.data_adrs[0]
.sym 80287 $abc$63009$new_ys__n7554_
.sym 80288 $abc$63009$new_ys__n7571_
.sym 80289 rvsoc.data_adrs[1]
.sym 80292 $abc$63009$new_n5029_
.sym 80293 $abc$63009$new_ys__n7560_
.sym 80294 $abc$63009$new_n5166_
.sym 80295 $abc$63009$new_n5028_
.sym 80298 $abc$63009$new_n5285_
.sym 80300 $abc$63009$new_n5318_
.sym 80301 $abc$63009$new_n5317_
.sym 80304 rvsoc.cpu0.D_insn[22]
.sym 80310 $abc$63009$new_n5241_
.sym 80311 $abc$63009$new_n5222_
.sym 80312 $abc$63009$new_n5216_
.sym 80313 $abc$63009$new_n5228_
.sym 80314 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 80315 rvsoc.clka
.sym 80316 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$35817[0]_$glb_sr
.sym 80317 $abc$63009$new_n5285_
.sym 80318 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 80319 $abc$63009$new_n5354_
.sym 80320 $abc$63009$new_n5152_
.sym 80321 $abc$63009$new_n5248_
.sym 80322 rvsoc.spi0.log2div[3]
.sym 80323 $abc$63009$new_n5317_
.sym 80324 $abc$63009$new_n5325_
.sym 80327 $abc$63009$new_n5479_
.sym 80328 rvsoc.cpu0.E_mul_lhhl[11]
.sym 80329 $abc$63009$new_ys__n7554_
.sym 80331 $abc$63009$new_ys__n1872_inv_
.sym 80332 rvsoc.eram.adrs[0]
.sym 80333 rvsoc.cpu0.D_actv_pc[21]
.sym 80335 $abc$63009$new_n4119_
.sym 80337 $abc$63009$new_ys__n7554_
.sym 80339 $abc$63009$new_n2902_
.sym 80341 rvsoc.uart0.div[2]
.sym 80342 rvsoc.spi0.status[27]
.sym 80343 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$51721
.sym 80344 rvsoc.data_wdata[6]
.sym 80345 $abc$63009$new_ys__n9201_
.sym 80346 $PACKER_GND_NET
.sym 80347 $abc$63009$new_n3311_
.sym 80348 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 80349 rvsoc.uart0.div[0]
.sym 80350 rvsoc.cpu0.sys_count[0]
.sym 80351 rvsoc.uart0.div[20]
.sym 80352 rvsoc.data_adrs[1]
.sym 80358 $abc$63009$new_ys__n7563_inv_
.sym 80359 $abc$63009$new_n5153_
.sym 80360 $abc$63009$new_n5159_
.sym 80361 rvsoc.cpu0.sys_count[0]
.sym 80362 $abc$63009$new_ys__n9201_
.sym 80363 rvsoc.cpu0.sys_count[1]
.sym 80364 $abc$63009$new_n5344_
.sym 80367 rvsoc.cpu0.E_mul_lolo[14]
.sym 80368 $abc$63009$new_ys__n9200_
.sym 80369 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$30634
.sym 80370 $abc$63009$new_n5165_
.sym 80371 rvsoc.data_adrs[0]
.sym 80374 $abc$63009$new_n5028_
.sym 80376 rvsoc.data_adrs[1]
.sym 80377 $abc$63009$new_n5287_
.sym 80378 rvsoc.resetn
.sym 80379 $abc$63009$new_n5036_
.sym 80381 $abc$63009$new_n5345_
.sym 80382 $abc$63009$new_n5285_
.sym 80385 $abc$63009$new_n5152_
.sym 80387 rvsoc.cpu0.E_mul_lolo[6]
.sym 80388 rvsoc.cpu0.E_funct3[2]
.sym 80391 $abc$63009$new_ys__n9201_
.sym 80392 $abc$63009$new_ys__n9200_
.sym 80393 rvsoc.data_adrs[1]
.sym 80394 rvsoc.cpu0.E_funct3[2]
.sym 80398 rvsoc.resetn
.sym 80399 rvsoc.cpu0.sys_count[0]
.sym 80404 $abc$63009$new_n5285_
.sym 80405 $abc$63009$new_n5344_
.sym 80406 $abc$63009$new_n5345_
.sym 80409 $abc$63009$new_n5036_
.sym 80410 rvsoc.cpu0.E_mul_lolo[6]
.sym 80412 $abc$63009$new_n5028_
.sym 80415 rvsoc.data_adrs[0]
.sym 80416 $abc$63009$new_n5287_
.sym 80417 $abc$63009$new_ys__n7563_inv_
.sym 80418 rvsoc.cpu0.E_funct3[2]
.sym 80423 rvsoc.cpu0.sys_count[1]
.sym 80427 $abc$63009$new_n5152_
.sym 80428 $abc$63009$new_n5153_
.sym 80429 $abc$63009$new_n5159_
.sym 80430 $abc$63009$new_n5165_
.sym 80434 rvsoc.cpu0.E_mul_lolo[14]
.sym 80435 $abc$63009$new_n5036_
.sym 80436 $abc$63009$new_n5028_
.sym 80437 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$30634
.sym 80438 rvsoc.clka
.sym 80439 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 80440 $abc$63009$new_n5028_
.sym 80441 $abc$63009$new_n5307_
.sym 80442 $abc$63009$new_ys__n1831_
.sym 80443 rvsoc.uart0.div[20]
.sym 80444 $abc$63009$new_n5334_
.sym 80445 $abc$63009$new_n5036_
.sym 80446 rvsoc.uart0.div[2]
.sym 80447 $abc$63009$new_ys__n10517_inv_
.sym 80450 $abc$63009$new_n5475_
.sym 80451 rvsoc.cpu0.E_mul_lhhl[1]
.sym 80453 p15
.sym 80454 rvsoc.cpu0.sys_mcause[5]
.sym 80455 $abc$63009$new_ys__n1565_
.sym 80456 rvsoc.cpu0.D_insn_typ[8]
.sym 80457 rvsoc.cpu0.D_actv_pc[17]
.sym 80459 rvsoc.data_wdata[14]
.sym 80460 rvsoc.data_wdata[31]
.sym 80461 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 80463 rvsoc.cpu0.E_mul_lolo[14]
.sym 80464 $abc$63009$new_ys__n7565_
.sym 80465 rvsoc.uart0.div[22]
.sym 80466 rvsoc.cpu0.D_op2[2]
.sym 80467 $abc$63009$new_ys__n7570_
.sym 80468 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[9]
.sym 80469 $abc$63009$new_ys__n7555_
.sym 80470 $abc$63009$new_ys__n7572_
.sym 80471 rvsoc.mem_vdata[2][9]
.sym 80472 $abc$63009$new_ys__n1880_inv_
.sym 80473 $abc$63009$new_n5028_
.sym 80475 $abc$63009$new_ys__n2214_inv_
.sym 80481 $abc$63009$new_n5285_
.sym 80482 $abc$63009$new_ys__n1832_
.sym 80483 $abc$63009$new_ys__n1872_inv_
.sym 80485 rvsoc.cpu0.D_insn_typ[9]
.sym 80486 rvsoc.cpu0.D_op1[7]
.sym 80487 rvsoc.cpu0.D_op1[5]
.sym 80488 rvsoc.cpu0.D_insn[27]
.sym 80491 $abc$63009$new_n5354_
.sym 80492 rvsoc.cpu0.D_op2[2]
.sym 80494 rvsoc.cpu0.D_op1[10]
.sym 80495 $abc$63009$new_n5353_
.sym 80499 rvsoc.cpu0.D_op1[8]
.sym 80501 rvsoc.cpu0.sys_count[0]
.sym 80503 rvsoc.cpu0.sys_count[34]
.sym 80504 rvsoc.cpu0.sys_count[2]
.sym 80505 rvsoc.cpu0.sys_count[32]
.sym 80507 $abc$63009$new_ys__n1831_
.sym 80508 $abc$63009$new_n5355_
.sym 80510 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 80514 rvsoc.cpu0.sys_count[0]
.sym 80515 rvsoc.cpu0.sys_count[32]
.sym 80516 rvsoc.cpu0.D_insn_typ[9]
.sym 80517 rvsoc.cpu0.D_insn[27]
.sym 80520 rvsoc.cpu0.sys_count[2]
.sym 80521 rvsoc.cpu0.sys_count[34]
.sym 80522 rvsoc.cpu0.D_insn[27]
.sym 80523 rvsoc.cpu0.D_insn_typ[9]
.sym 80528 rvsoc.cpu0.D_op1[8]
.sym 80535 rvsoc.cpu0.D_op1[10]
.sym 80540 rvsoc.cpu0.D_op1[5]
.sym 80544 rvsoc.cpu0.D_op1[7]
.sym 80550 $abc$63009$new_ys__n1872_inv_
.sym 80551 $abc$63009$new_ys__n1832_
.sym 80552 rvsoc.cpu0.D_op2[2]
.sym 80553 $abc$63009$new_ys__n1831_
.sym 80556 $abc$63009$new_n5353_
.sym 80557 $abc$63009$new_n5285_
.sym 80558 $abc$63009$new_n5354_
.sym 80559 $abc$63009$new_n5355_
.sym 80560 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 80561 rvsoc.clka
.sym 80562 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 80563 $abc$63009$new_n5432_
.sym 80564 $abc$63009$new_n5459_
.sym 80565 $abc$63009$new_n5378_
.sym 80566 $abc$63009$new_n5504_
.sym 80567 rvsoc.cpu0.sys_count[0]
.sym 80568 $abc$63009$new_n5443_
.sym 80569 $abc$63009$new_n5367_
.sym 80570 $abc$63009$new_n5293_
.sym 80573 rvsoc.data_wdata[22]
.sym 80574 $abc$63009$new_ys__n7732_inv_
.sym 80575 $abc$63009$new_ys__n1858_
.sym 80577 $abc$63009$new_n4115_
.sym 80578 $abc$63009$new_ys__n1872_inv_
.sym 80579 $abc$63009$new_ys__n2493_inv_
.sym 80580 $abc$63009$new_ys__n10517_inv_
.sym 80581 rvsoc.uart0.div[25]
.sym 80582 rvsoc.mem_vdata[2][11]
.sym 80583 rvsoc.cpu0.E_op1[10]
.sym 80584 $abc$63009$new_n5307_
.sym 80585 $abc$63009$new_n5309_
.sym 80586 rvsoc.data_wdata[3]
.sym 80587 $abc$63009$new_ys__n2343_
.sym 80588 $abc$63009$new_ys__n7576_
.sym 80589 rvsoc.uart0.div[20]
.sym 80590 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$30643
.sym 80591 rvsoc.cpu0.mul_val[26]
.sym 80592 $abc$63009$new_ys__n7563_inv_
.sym 80593 $abc$63009$new_n5036_
.sym 80594 rvsoc.mem_vdata[2][14]
.sym 80595 $abc$63009$new_n5422_
.sym 80596 rvsoc.data_wdata[28]
.sym 80597 rvsoc.cpu0.E_op2[31]
.sym 80598 $abc$63009$new_n5459_
.sym 80604 rvsoc.cpu0.E_op2[31]
.sym 80605 rvsoc.cpu0.sys_count[21]
.sym 80606 rvsoc.cpu0.D_insn[27]
.sym 80607 $abc$63009$new_ys__n2493_inv_
.sym 80609 $abc$63009$new_n5036_
.sym 80610 rvsoc.cpu0.mul_val[22]
.sym 80611 rvsoc.resetn
.sym 80612 $abc$63009$new_n5028_
.sym 80613 rvsoc.cpu0.D_insn_typ[9]
.sym 80615 $abc$63009$new_ys__n11680_
.sym 80619 $abc$63009$new_ys__n6937_
.sym 80622 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 80623 rvsoc.cpu0.sys_count[53]
.sym 80624 rvsoc.cpu0.mul_val[28]
.sym 80626 rvsoc.cpu0.mul_val[25]
.sym 80628 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[9]
.sym 80630 rvsoc.data_wdata[18]
.sym 80634 rvsoc.data_wdata[22]
.sym 80635 $abc$63009$new_ys__n2214_inv_
.sym 80638 $abc$63009$new_n5036_
.sym 80639 rvsoc.cpu0.mul_val[22]
.sym 80640 $abc$63009$new_n5028_
.sym 80643 $abc$63009$new_n5028_
.sym 80644 rvsoc.cpu0.mul_val[28]
.sym 80645 $abc$63009$new_n5036_
.sym 80649 $abc$63009$new_ys__n6937_
.sym 80650 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[9]
.sym 80651 rvsoc.cpu0.E_op2[31]
.sym 80652 $abc$63009$new_n5036_
.sym 80655 $abc$63009$new_ys__n2493_inv_
.sym 80656 $abc$63009$new_ys__n2214_inv_
.sym 80657 rvsoc.resetn
.sym 80658 $abc$63009$new_ys__n11680_
.sym 80662 $abc$63009$new_n5028_
.sym 80663 rvsoc.cpu0.mul_val[25]
.sym 80664 $abc$63009$new_n5036_
.sym 80667 rvsoc.data_wdata[22]
.sym 80674 rvsoc.data_wdata[18]
.sym 80679 rvsoc.cpu0.sys_count[53]
.sym 80680 rvsoc.cpu0.D_insn_typ[9]
.sym 80681 rvsoc.cpu0.sys_count[21]
.sym 80682 rvsoc.cpu0.D_insn[27]
.sym 80683 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 80684 rvsoc.clkn
.sym 80686 $abc$63009$new_n5423_
.sym 80687 $abc$63009$new_ys__n3412_
.sym 80688 rvsoc.cpu0.E_mul_lolo[22]
.sym 80689 $abc$63009$new_n5458_
.sym 80690 rvsoc.cpu0.E_mul_lolo[16]
.sym 80691 rvsoc.cpu0.E_mul_lolo[18]
.sym 80692 rvsoc.cpu0.E_mul_lolo[17]
.sym 80693 $abc$63009$new_ys__n1642_
.sym 80696 rvsoc.cpu0.D_op1[8]
.sym 80697 rvsoc.cpu0.E_mul_lhhl[12]
.sym 80698 rvsoc.cpu0.sys_mcause[14]
.sym 80699 rvsoc.uart0.status[0]
.sym 80701 rvsoc.cpu0.D_actv_pc[0]
.sym 80703 $abc$63009$new_ys__n11680_
.sym 80704 rvsoc.uart0.cfg[11]
.sym 80705 rvsoc.cpu0.mul_val[20]
.sym 80706 rvsoc.cpu0.sys_mcause[14]
.sym 80707 rvsoc.cpu0.sys_mcause[16]
.sym 80708 $abc$63009$new_n5450_
.sym 80709 rvsoc.cpu0.E_mul_lhhl[0]
.sym 80710 $abc$63009$new_n5378_
.sym 80711 $abc$63009$new_ys__n7577_
.sym 80712 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 80713 rvsoc.cpu0.mul_val[31]
.sym 80714 $abc$63009$new_ys__n2204_inv_
.sym 80715 rvsoc.cpu0.mul_val[24]
.sym 80716 rvsoc.data_adrs[2]
.sym 80717 rvsoc.cpu0.sys_count[11]
.sym 80718 $abc$63009$new_ys__n7564_
.sym 80719 $abc$63009$new_n5028_
.sym 80720 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 80721 rvsoc.cpu0.D_op1[0]
.sym 80727 rvsoc.cpu0.E_mul_lhhl[4]
.sym 80728 rvsoc.cpu0.E_mul_lolo[17]
.sym 80729 rvsoc.cpu0.E_mul_lhhl[3]
.sym 80734 rvsoc.cpu0.E_mul_lhhl[6]
.sym 80735 rvsoc.cpu0.E_mul_lhhl[0]
.sym 80736 rvsoc.cpu0.E_mul_lhhl[5]
.sym 80737 rvsoc.cpu0.E_mul_lolo[20]
.sym 80741 rvsoc.cpu0.E_mul_lolo[19]
.sym 80745 rvsoc.cpu0.E_mul_lolo[22]
.sym 80747 rvsoc.cpu0.E_mul_lolo[16]
.sym 80749 rvsoc.cpu0.E_mul_lhhl[7]
.sym 80750 rvsoc.cpu0.E_mul_lhhl[2]
.sym 80753 rvsoc.cpu0.E_mul_lolo[23]
.sym 80754 rvsoc.cpu0.E_mul_lhhl[1]
.sym 80755 rvsoc.cpu0.E_mul_lolo[21]
.sym 80756 rvsoc.cpu0.E_mul_lolo[18]
.sym 80759 $auto$alumacc.cc:474:replace_alu$3184.C[17]
.sym 80761 rvsoc.cpu0.E_mul_lhhl[0]
.sym 80762 rvsoc.cpu0.E_mul_lolo[16]
.sym 80765 $auto$alumacc.cc:474:replace_alu$3184.C[18]
.sym 80767 rvsoc.cpu0.E_mul_lhhl[1]
.sym 80768 rvsoc.cpu0.E_mul_lolo[17]
.sym 80769 $auto$alumacc.cc:474:replace_alu$3184.C[17]
.sym 80771 $auto$alumacc.cc:474:replace_alu$3184.C[19]
.sym 80773 rvsoc.cpu0.E_mul_lhhl[2]
.sym 80774 rvsoc.cpu0.E_mul_lolo[18]
.sym 80775 $auto$alumacc.cc:474:replace_alu$3184.C[18]
.sym 80777 $auto$alumacc.cc:474:replace_alu$3184.C[20]
.sym 80779 rvsoc.cpu0.E_mul_lhhl[3]
.sym 80780 rvsoc.cpu0.E_mul_lolo[19]
.sym 80781 $auto$alumacc.cc:474:replace_alu$3184.C[19]
.sym 80783 $auto$alumacc.cc:474:replace_alu$3184.C[21]
.sym 80785 rvsoc.cpu0.E_mul_lolo[20]
.sym 80786 rvsoc.cpu0.E_mul_lhhl[4]
.sym 80787 $auto$alumacc.cc:474:replace_alu$3184.C[20]
.sym 80789 $auto$alumacc.cc:474:replace_alu$3184.C[22]
.sym 80791 rvsoc.cpu0.E_mul_lhhl[5]
.sym 80792 rvsoc.cpu0.E_mul_lolo[21]
.sym 80793 $auto$alumacc.cc:474:replace_alu$3184.C[21]
.sym 80795 $auto$alumacc.cc:474:replace_alu$3184.C[23]
.sym 80797 rvsoc.cpu0.E_mul_lhhl[6]
.sym 80798 rvsoc.cpu0.E_mul_lolo[22]
.sym 80799 $auto$alumacc.cc:474:replace_alu$3184.C[22]
.sym 80801 $auto$alumacc.cc:474:replace_alu$3184.C[24]
.sym 80803 rvsoc.cpu0.E_mul_lhhl[7]
.sym 80804 rvsoc.cpu0.E_mul_lolo[23]
.sym 80805 $auto$alumacc.cc:474:replace_alu$3184.C[23]
.sym 80809 $abc$63009$new_n5480_
.sym 80810 $abc$63009$new_n5457_
.sym 80811 $abc$63009$new_n5370_
.sym 80812 rvsoc.cpu0.F_next_pc[0]
.sym 80813 $abc$63009$new_n5377_
.sym 80814 $abc$63009$new_n5376_
.sym 80815 $abc$63009$new_ys__n1672_
.sym 80816 $abc$63009$new_n5421_
.sym 80820 rvsoc.data_wdata[17]
.sym 80821 rvsoc.cpu0.E_mul_lhhl[0]
.sym 80822 rvsoc.cpu0.E_mul_lolo[17]
.sym 80823 rvsoc.cpu0.E_mul_lolo[20]
.sym 80824 rvsoc.cpu0.D_insn[25]
.sym 80825 rvsoc.cpu0.E_mul_lhhl[3]
.sym 80826 $abc$63009$new_n5880_
.sym 80827 $abc$63009$new_ys__n1872_inv_
.sym 80828 rvsoc.cpu0.D_op2[10]
.sym 80829 $abc$63009$new_ys__n10983_inv_
.sym 80830 rvsoc.cpu0.D_op2[11]
.sym 80831 rvsoc.cpu0.E_mul_lhhl[4]
.sym 80832 $abc$63009$new_ys__n7575_
.sym 80833 rvsoc.cpu0.umul_lolo[16]
.sym 80834 $abc$63009$new_n5504_
.sym 80835 rvsoc.cpu0.E_mul_lhhl[7]
.sym 80836 rvsoc.data_adrs[1]
.sym 80837 rvsoc.cpu0.mul_val[30]
.sym 80838 rvsoc.cpu0.sys_mcause[11]
.sym 80839 rvsoc.cpu0.umul_lolo[17]
.sym 80840 rvsoc.data_wdata[6]
.sym 80841 $abc$63009$new_ys__n6023_
.sym 80842 $abc$63009$new_ys__n9201_
.sym 80843 rvsoc.cpu0.F_actv_pc[0]
.sym 80844 rvsoc.code_adrs[0]
.sym 80845 $auto$alumacc.cc:474:replace_alu$3184.C[24]
.sym 80850 rvsoc.cpu0.E_mul_lolo[24]
.sym 80851 rvsoc.cpu0.E_mul_lolo[29]
.sym 80852 rvsoc.cpu0.E_mul_lolo[30]
.sym 80854 rvsoc.cpu0.E_mul_lolo[31]
.sym 80858 rvsoc.cpu0.E_mul_lolo[27]
.sym 80859 rvsoc.cpu0.E_mul_lhhl[13]
.sym 80861 rvsoc.cpu0.E_mul_lolo[28]
.sym 80862 rvsoc.cpu0.E_mul_lolo[26]
.sym 80869 rvsoc.cpu0.E_mul_lhhl[15]
.sym 80871 rvsoc.cpu0.E_mul_lhhl[8]
.sym 80872 rvsoc.cpu0.E_mul_lhhl[10]
.sym 80873 rvsoc.cpu0.E_mul_lolo[25]
.sym 80875 rvsoc.cpu0.E_mul_lhhl[9]
.sym 80878 rvsoc.cpu0.E_mul_lhhl[12]
.sym 80880 rvsoc.cpu0.E_mul_lhhl[14]
.sym 80881 rvsoc.cpu0.E_mul_lhhl[11]
.sym 80882 $auto$alumacc.cc:474:replace_alu$3184.C[25]
.sym 80884 rvsoc.cpu0.E_mul_lhhl[8]
.sym 80885 rvsoc.cpu0.E_mul_lolo[24]
.sym 80886 $auto$alumacc.cc:474:replace_alu$3184.C[24]
.sym 80888 $auto$alumacc.cc:474:replace_alu$3184.C[26]
.sym 80890 rvsoc.cpu0.E_mul_lhhl[9]
.sym 80891 rvsoc.cpu0.E_mul_lolo[25]
.sym 80892 $auto$alumacc.cc:474:replace_alu$3184.C[25]
.sym 80894 $auto$alumacc.cc:474:replace_alu$3184.C[27]
.sym 80896 rvsoc.cpu0.E_mul_lolo[26]
.sym 80897 rvsoc.cpu0.E_mul_lhhl[10]
.sym 80898 $auto$alumacc.cc:474:replace_alu$3184.C[26]
.sym 80900 $auto$alumacc.cc:474:replace_alu$3184.C[28]
.sym 80902 rvsoc.cpu0.E_mul_lhhl[11]
.sym 80903 rvsoc.cpu0.E_mul_lolo[27]
.sym 80904 $auto$alumacc.cc:474:replace_alu$3184.C[27]
.sym 80906 $auto$alumacc.cc:474:replace_alu$3184.C[29]
.sym 80908 rvsoc.cpu0.E_mul_lhhl[12]
.sym 80909 rvsoc.cpu0.E_mul_lolo[28]
.sym 80910 $auto$alumacc.cc:474:replace_alu$3184.C[28]
.sym 80912 $auto$alumacc.cc:474:replace_alu$3184.C[30]
.sym 80914 rvsoc.cpu0.E_mul_lhhl[13]
.sym 80915 rvsoc.cpu0.E_mul_lolo[29]
.sym 80916 $auto$alumacc.cc:474:replace_alu$3184.C[29]
.sym 80918 $auto$alumacc.cc:474:replace_alu$3184.C[31]
.sym 80920 rvsoc.cpu0.E_mul_lhhl[14]
.sym 80921 rvsoc.cpu0.E_mul_lolo[30]
.sym 80922 $auto$alumacc.cc:474:replace_alu$3184.C[30]
.sym 80926 rvsoc.cpu0.E_mul_lolo[31]
.sym 80927 rvsoc.cpu0.E_mul_lhhl[15]
.sym 80928 $auto$alumacc.cc:474:replace_alu$3184.C[31]
.sym 80932 $abc$63009$new_n5449_
.sym 80933 $abc$63009$new_n5489_
.sym 80934 $abc$63009$new_n5368_
.sym 80935 rvsoc.cpu0.F_actv_pc[0]
.sym 80936 $abc$63009$new_n5488_
.sym 80937 $abc$63009$new_n5444_
.sym 80938 $abc$63009$new_n5503_
.sym 80939 $abc$63009$new_n5362_
.sym 80944 rvsoc.cpu0.E_mul_lolo[24]
.sym 80945 rvsoc.eram.adrs[4]
.sym 80946 rvsoc.cpu0.E_mul_lolo[30]
.sym 80947 rvsoc.cpu0.D_op2[6]
.sym 80948 $auto$alumacc.cc:474:replace_alu$3190.AA[7]
.sym 80949 $abc$63009$new_ys__n1609_
.sym 80950 rvsoc.cpu0.E_mul_lolo[31]
.sym 80953 rvsoc.cpu0.D_op1[15]
.sym 80954 rvsoc.cpu0.sys_mcause[17]
.sym 80955 rvsoc.cpu0.E_mul_lolo[29]
.sym 80956 $abc$63009$new_ys__n7565_
.sym 80957 $abc$63009$new_ys__n7555_
.sym 80958 $abc$63009$new_ys__n7572_
.sym 80959 rvsoc.cpu0.D_op2[4]
.sym 80960 $abc$63009$new_ys__n1880_inv_
.sym 80961 rvsoc.uart0.div[22]
.sym 80962 $abc$63009$new_n5376_
.sym 80963 rvsoc.mem_vdata[2][9]
.sym 80964 $abc$63009$new_n5484_
.sym 80965 rvsoc.cpu0.D_op1[3]
.sym 80966 rvsoc.cpu0.E_mul_lhhl[14]
.sym 80967 rvsoc.cpu0.D_op2[2]
.sym 80973 $abc$63009$new_n5480_
.sym 80975 rvsoc.cpu0.D_insn_typ[9]
.sym 80976 $abc$63009$new_n5476_
.sym 80978 rvsoc.cpu0.sys_count[43]
.sym 80979 rvsoc.cpu0.umul_lolo[21]
.sym 80981 $abc$63009$new_ys__n1740_
.sym 80984 rvsoc.cpu0.D_next_pc[9]
.sym 80986 $auto$alumacc.cc:474:replace_alu$3190.AA[11]
.sym 80987 rvsoc.cpu0.sys_count[11]
.sym 80989 $auto$alumacc.cc:474:replace_alu$3190.AA[10]
.sym 80991 $abc$63009$new_ys__n10983_inv_
.sym 80992 $abc$63009$new_n4119_
.sym 80994 $abc$63009$new_n5479_
.sym 80995 rvsoc.cpu0.D_insn[27]
.sym 80997 $abc$63009$new_n4373_
.sym 80998 rvsoc.cpu0.sys_mcause[11]
.sym 81000 $abc$63009$new_ys__n1715_
.sym 81002 $auto$alumacc.cc:474:replace_alu$3190.AA[7]
.sym 81004 $abc$63009$new_n5362_
.sym 81008 $auto$alumacc.cc:474:replace_alu$3190.AA[11]
.sym 81015 $auto$alumacc.cc:474:replace_alu$3190.AA[7]
.sym 81018 rvsoc.cpu0.umul_lolo[21]
.sym 81024 rvsoc.cpu0.sys_count[11]
.sym 81025 rvsoc.cpu0.D_insn[27]
.sym 81026 rvsoc.cpu0.sys_count[43]
.sym 81027 rvsoc.cpu0.D_insn_typ[9]
.sym 81030 $auto$alumacc.cc:474:replace_alu$3190.AA[10]
.sym 81037 $abc$63009$new_ys__n1715_
.sym 81038 $abc$63009$new_n4119_
.sym 81039 rvsoc.cpu0.sys_mcause[11]
.sym 81042 rvsoc.cpu0.D_next_pc[9]
.sym 81043 $abc$63009$new_n4373_
.sym 81044 $abc$63009$new_ys__n10983_inv_
.sym 81045 $abc$63009$new_ys__n1740_
.sym 81048 $abc$63009$new_n5476_
.sym 81049 $abc$63009$new_n5480_
.sym 81050 $abc$63009$new_n5479_
.sym 81051 $abc$63009$new_n5362_
.sym 81052 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 81053 rvsoc.clka
.sym 81055 $abc$63009$new_n5439_
.sym 81056 $abc$63009$new_n5430_
.sym 81057 $abc$63009$new_n5484_
.sym 81058 $abc$63009$new_n5364_
.sym 81059 $abc$63009$new_n5361_
.sym 81060 rvsoc.cpu0.F_actv_pc[24]
.sym 81061 $abc$63009$new_n5415_
.sym 81062 $abc$63009$new_n5502_
.sym 81065 rvsoc.data_wdata[23]
.sym 81066 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[2]
.sym 81067 $abc$63009$new_ys__n1872_inv_
.sym 81069 rvsoc.uart0.div[25]
.sym 81071 rvsoc.cpu0.D_actv_pc[24]
.sym 81072 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$51721
.sym 81074 $auto$alumacc.cc:474:replace_alu$3190.AA[11]
.sym 81075 rvsoc.cpu0.sys_mcause[9]
.sym 81077 $PACKER_GND_NET
.sym 81078 $abc$63009$new_ys__n7573_
.sym 81079 $abc$63009$new_ys__n41_inv_
.sym 81080 $abc$63009$new_n5361_
.sym 81081 rvsoc.cpu0.E_op2[31]
.sym 81082 rvsoc.uart0.div[24]
.sym 81083 rvsoc.cpu0.E_mul_lhhl[10]
.sym 81084 rvsoc.uart0.div[22]
.sym 81085 $abc$63009$new_n5036_
.sym 81086 rvsoc.cpu0.umul_lhhl[3]
.sym 81087 $abc$63009$new_ys__n2343_
.sym 81088 $abc$63009$new_n4372_
.sym 81090 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 81096 $abc$63009$new_n5450_
.sym 81098 $abc$63009$new_n5451_
.sym 81103 $abc$63009$new_n5362_
.sym 81104 $abc$63009$new_n5449_
.sym 81110 rvsoc.cpu0.umul_lhhl[3]
.sym 81111 $abc$63009$new_n5036_
.sym 81112 rvsoc.cpu0.umul_lhhl[4]
.sym 81113 rvsoc.cpu0.umul_lhhl[7]
.sym 81115 rvsoc.cpu0.umul_lhhl[5]
.sym 81123 rvsoc.cpu0.umul_lhhl[2]
.sym 81125 $abc$63009$new_ys__n7722_inv_
.sym 81126 $abc$63009$new_ys__n3409_
.sym 81127 $abc$63009$new_ys__n7735_inv_
.sym 81129 $abc$63009$new_n5036_
.sym 81131 $abc$63009$new_ys__n7722_inv_
.sym 81132 $abc$63009$new_ys__n3409_
.sym 81135 rvsoc.cpu0.umul_lhhl[7]
.sym 81142 rvsoc.cpu0.umul_lhhl[3]
.sym 81148 $abc$63009$new_n5036_
.sym 81149 $abc$63009$new_ys__n3409_
.sym 81150 $abc$63009$new_ys__n7735_inv_
.sym 81153 $abc$63009$new_n5451_
.sym 81154 $abc$63009$new_n5449_
.sym 81155 $abc$63009$new_n5450_
.sym 81156 $abc$63009$new_n5362_
.sym 81162 rvsoc.cpu0.umul_lhhl[2]
.sym 81166 rvsoc.cpu0.umul_lhhl[5]
.sym 81174 rvsoc.cpu0.umul_lhhl[4]
.sym 81175 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 81176 rvsoc.clka
.sym 81178 $abc$63009$new_n5505_
.sym 81179 $abc$63009$new_n5440_
.sym 81180 $abc$63009$new_n5397_
.sym 81181 rvsoc.data_wdata[6]
.sym 81182 $abc$63009$new_n5485_
.sym 81183 $abc$63009$new_n5433_
.sym 81184 $abc$63009$new_ys__n3409_
.sym 81185 $abc$63009$new_n5406_
.sym 81188 rvsoc.cpu0.E_op1[20]
.sym 81190 rvsoc.cpu0.sys_mcause[20]
.sym 81193 $abc$63009$new_ys__n2826_
.sym 81194 p15
.sym 81195 rvsoc.cpu0.sys_mcause[26]
.sym 81196 rvsoc.cpu0.sys_mcause[28]
.sym 81200 rvsoc.cpu0.sys_mcause[26]
.sym 81201 rvsoc.cpu0.E_mul_lhhl[0]
.sym 81202 rvsoc.cpu0.sys_mcause[25]
.sym 81203 rvsoc.cpu0.umul_lhhl[11]
.sym 81204 rvsoc.cpu0.D_actv_pc[0]
.sym 81206 $abc$63009$new_ys__n2204_inv_
.sym 81207 rvsoc.cpu0.umul_lhhl[13]
.sym 81208 rvsoc.cpu0.add_op12[4]
.sym 81209 rvsoc.data_wdata[23]
.sym 81210 $abc$63009$new_n4687_
.sym 81211 $abc$63009$new_ys__n7730_inv_
.sym 81212 rvsoc.data_adrs[2]
.sym 81213 rvsoc.cpu0.umul_lhhl[10]
.sym 81220 rvsoc.cpu0.sys_mcause[25]
.sym 81223 $abc$63009$new_n4119_
.sym 81227 rvsoc.cpu0.umul_lhhl[11]
.sym 81230 rvsoc.cpu0.D_insn[25]
.sym 81233 rvsoc.cpu0.D_insn[27]
.sym 81237 rvsoc.cpu0.D_insn_typ[7]
.sym 81238 rvsoc.cpu0.sys_count[59]
.sym 81239 $abc$63009$new_n5036_
.sym 81240 rvsoc.cpu0.umul_lhhl[14]
.sym 81241 $abc$63009$new_ys__n3409_
.sym 81242 rvsoc.cpu0.umul_lhhl[15]
.sym 81243 rvsoc.cpu0.umul_lhhl[8]
.sym 81245 rvsoc.cpu0.D_insn_typ[7]
.sym 81246 rvsoc.cpu0.umul_lhhl[9]
.sym 81247 $abc$63009$new_ys__n7732_inv_
.sym 81250 rvsoc.cpu0.D_insn_typ[9]
.sym 81253 rvsoc.cpu0.umul_lhhl[8]
.sym 81259 rvsoc.cpu0.umul_lhhl[9]
.sym 81264 $abc$63009$new_n5036_
.sym 81266 $abc$63009$new_ys__n3409_
.sym 81267 $abc$63009$new_ys__n7732_inv_
.sym 81270 rvsoc.cpu0.D_insn[27]
.sym 81271 rvsoc.cpu0.D_insn_typ[9]
.sym 81272 rvsoc.cpu0.sys_count[59]
.sym 81273 rvsoc.cpu0.D_insn_typ[7]
.sym 81279 rvsoc.cpu0.umul_lhhl[11]
.sym 81282 rvsoc.cpu0.umul_lhhl[14]
.sym 81288 $abc$63009$new_n4119_
.sym 81289 rvsoc.cpu0.sys_mcause[25]
.sym 81290 rvsoc.cpu0.D_insn[25]
.sym 81291 rvsoc.cpu0.D_insn_typ[7]
.sym 81294 rvsoc.cpu0.umul_lhhl[15]
.sym 81298 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 81299 rvsoc.clka
.sym 81301 rvsoc.spi0.status[22]
.sym 81302 rvsoc.spi0.status[12]
.sym 81303 rvsoc.spi0.status[26]
.sym 81304 rvsoc.uart0.status[25]
.sym 81305 rvsoc.uart0.status[10]
.sym 81306 $abc$63009$new_n5279_
.sym 81307 $abc$63009$new_n5280_
.sym 81308 $abc$63009$new_n5281_
.sym 81311 rvsoc.cpu0.D_op2[5]
.sym 81313 $abc$63009$new_ys__n1477_
.sym 81314 $abc$63009$new_ys__n1872_inv_
.sym 81315 $abc$63009$new_ys__n6254_
.sym 81316 rvsoc.data_wdata[6]
.sym 81319 $abc$63009$new_n4119_
.sym 81321 $abc$63009$new_n4778_
.sym 81322 $abc$63009$new_ys__n10983_inv_
.sym 81323 rvsoc.cpu0.D_actv_pc[30]
.sym 81324 $abc$63009$new_ys__n7736_inv_
.sym 81327 rvsoc.data_wdata[6]
.sym 81328 $abc$63009$new_n5279_
.sym 81329 $abc$63009$new_ys__n6023_
.sym 81330 $abc$63009$new_ys__n5396_inv_
.sym 81331 rvsoc.cpu0.umul_lohi[17]
.sym 81332 $abc$63009$new_ys__n7738_inv_
.sym 81333 $abc$63009$new_ys__n3409_
.sym 81334 rvsoc.cpu0.sys_mcause[11]
.sym 81335 rvsoc.data_wdata[23]
.sym 81344 $abc$63009$new_n4692_
.sym 81351 $abc$63009$new_ys__n5419_inv_
.sym 81355 rvsoc.cpu0.umul_lhhl[6]
.sym 81358 rvsoc.data_adrs[3]
.sym 81359 rvsoc.uart0.status[0]
.sym 81361 rvsoc.cpu0.umul_lhhl[1]
.sym 81362 rvsoc.cpu0.umul_lhhl[12]
.sym 81363 $abc$63009$new_ys__n1873_inv_
.sym 81367 rvsoc.cpu0.umul_lhhl[13]
.sym 81368 rvsoc.cpu0.add_op12[4]
.sym 81370 $abc$63009$new_n4687_
.sym 81371 rvsoc.uart0.cfg[0]
.sym 81372 rvsoc.data_adrs[2]
.sym 81373 rvsoc.cpu0.umul_lhhl[10]
.sym 81376 rvsoc.cpu0.add_op12[4]
.sym 81381 $abc$63009$new_n4687_
.sym 81382 $abc$63009$new_ys__n5419_inv_
.sym 81383 $abc$63009$new_ys__n1873_inv_
.sym 81384 $abc$63009$new_n4692_
.sym 81387 rvsoc.cpu0.umul_lhhl[10]
.sym 81396 rvsoc.cpu0.umul_lhhl[13]
.sym 81400 rvsoc.cpu0.umul_lhhl[1]
.sym 81408 rvsoc.cpu0.umul_lhhl[6]
.sym 81411 rvsoc.cpu0.umul_lhhl[12]
.sym 81417 rvsoc.data_adrs[2]
.sym 81418 rvsoc.uart0.cfg[0]
.sym 81419 rvsoc.uart0.status[0]
.sym 81420 rvsoc.data_adrs[3]
.sym 81421 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 81422 rvsoc.clka
.sym 81424 rvsoc.data_wdata[0]
.sym 81425 $abc$63009$new_ys__n10315_
.sym 81426 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[0]
.sym 81427 $abc$63009$new_n5116_
.sym 81428 $abc$63009$new_n5834_
.sym 81429 $abc$63009$new_ys__n6928_
.sym 81430 rvsoc.cpu0.E_add12[15]
.sym 81431 $abc$63009$new_n5037_
.sym 81434 rvsoc.data_wdata[27]
.sym 81438 $abc$63009$new_n4692_
.sym 81439 rvsoc.cpu0.D_op2[19]
.sym 81440 rvsoc.data_wdata[23]
.sym 81443 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[8]
.sym 81444 rvsoc.eram.adrs[4]
.sym 81445 rvsoc.spi0.status[12]
.sym 81446 $abc$63009$new_n5114_
.sym 81447 rvsoc.cpu0.D_op2[3]
.sym 81448 rvsoc.uart0.div[22]
.sym 81449 $abc$63009$new_n5484_
.sym 81451 $abc$63009$new_ys__n5402_inv_
.sym 81452 rvsoc.cpu0.sys_mcause[22]
.sym 81453 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[23]
.sym 81454 $abc$63009$new_ys__n1873_inv_
.sym 81455 rvsoc.cpu0.D_op2[4]
.sym 81457 $abc$63009$new_ys__n1880_inv_
.sym 81459 $abc$63009$new_n5376_
.sym 81467 rvsoc.cpu0.E_op1[15]
.sym 81468 rvsoc.cpu0.E_op1[31]
.sym 81474 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[0]
.sym 81476 $abc$63009$new_ys__n10517_inv_
.sym 81477 $PACKER_VCC_NET
.sym 81478 rvsoc.cpu0.D_op1[16]
.sym 81484 rvsoc.cpu0.D_op1[29]
.sym 81485 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 81487 rvsoc.cpu0.E_add12[15]
.sym 81489 rvsoc.cpu0.D_op1[20]
.sym 81490 rvsoc.cpu0.mulhu_val[0]
.sym 81491 $abc$63009$new_ys__n6937_
.sym 81492 rvsoc.cpu0.D_op1[15]
.sym 81493 $abc$63009$new_ys__n3409_
.sym 81496 rvsoc.cpu0.D_op1[26]
.sym 81499 $abc$63009$new_ys__n6937_
.sym 81500 $abc$63009$new_ys__n10517_inv_
.sym 81501 $abc$63009$new_ys__n3409_
.sym 81506 rvsoc.cpu0.D_op1[20]
.sym 81510 rvsoc.cpu0.D_op1[15]
.sym 81517 rvsoc.cpu0.D_op1[16]
.sym 81522 rvsoc.cpu0.E_add12[15]
.sym 81524 rvsoc.cpu0.E_op1[15]
.sym 81525 rvsoc.cpu0.E_op1[31]
.sym 81529 rvsoc.cpu0.mulhu_val[0]
.sym 81530 $PACKER_VCC_NET
.sym 81531 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[0]
.sym 81537 rvsoc.cpu0.D_op1[29]
.sym 81541 rvsoc.cpu0.D_op1[26]
.sym 81544 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 81545 rvsoc.clka
.sym 81546 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 81547 rvsoc.cpu0.sys_mcause[22]
.sym 81548 $abc$63009$new_ys__n1757_inv_
.sym 81549 $abc$63009$new_ys__n5396_inv_
.sym 81550 $abc$63009$new_n5328_
.sym 81551 rvsoc.cpu0.sys_mcause[11]
.sym 81552 $abc$63009$new_ys__n7723_inv_
.sym 81553 rvsoc.cpu0.sys_mcause[16]
.sym 81554 $abc$63009$new_ys__n10339_
.sym 81557 rvsoc.cpu0.E_op1[31]
.sym 81559 rvsoc.cpu0.D_op2[24]
.sym 81560 rvsoc.data_wdata[23]
.sym 81561 $abc$63009$new_n4115_
.sym 81562 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[3]
.sym 81564 $abc$63009$new_ys__n10517_inv_
.sym 81565 rvsoc.data_wdata[24]
.sym 81566 rvsoc.data_wdata[0]
.sym 81568 rvsoc.cpu0.cpu_rs2[24]
.sym 81569 rvsoc.cpu0.umul_lhhl[8]
.sym 81570 rvsoc.data_wdata[25]
.sym 81571 $abc$63009$new_ys__n41_inv_
.sym 81572 $abc$63009$new_n5361_
.sym 81573 rvsoc.cpu0.E_op2[31]
.sym 81574 rvsoc.uart0.div[24]
.sym 81575 rvsoc.cpu0.D_op1[20]
.sym 81576 rvsoc.cpu0.mulhu_val[0]
.sym 81577 rvsoc.cpu0.mulhu_val[3]
.sym 81578 $abc$63009$new_ys__n1274_
.sym 81579 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 81580 rvsoc.uart0.div[22]
.sym 81581 rvsoc.data_wdata[28]
.sym 81582 $abc$63009$new_n5036_
.sym 81588 $abc$63009$new_n5346_
.sym 81591 $abc$63009$new_ys__n1272_
.sym 81592 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 81594 rvsoc.cpu0.D_op1[6]
.sym 81596 $abc$63009$new_ys__n6942_
.sym 81597 $abc$63009$new_n4108_
.sym 81598 rvsoc.cpu0.D_op2[6]
.sym 81599 rvsoc.cpu0.E_op2[31]
.sym 81601 $abc$63009$new_n5864_
.sym 81603 rvsoc.cpu0.mulhu_val[3]
.sym 81604 $abc$63009$new_ys__n1271_
.sym 81606 $abc$63009$new_n5036_
.sym 81607 rvsoc.cpu0.E_op1[31]
.sym 81608 $abc$63009$new_ys__n3409_
.sym 81609 $abc$63009$new_ys__n1275_
.sym 81610 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[3]
.sym 81611 $abc$63009$new_ys__n1274_
.sym 81612 $abc$63009$new_n5343_
.sym 81613 rvsoc.cpu0.D_op1[24]
.sym 81616 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[14]
.sym 81617 $abc$63009$new_n4298_
.sym 81618 $abc$63009$new_n4292_
.sym 81619 rvsoc.cpu0.D_op1[31]
.sym 81621 $abc$63009$new_n5036_
.sym 81622 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[14]
.sym 81623 rvsoc.cpu0.E_op2[31]
.sym 81624 $abc$63009$new_ys__n6942_
.sym 81627 $abc$63009$new_n5343_
.sym 81628 $abc$63009$new_n5346_
.sym 81629 $abc$63009$new_ys__n6942_
.sym 81630 $abc$63009$new_ys__n3409_
.sym 81633 rvsoc.cpu0.mulhu_val[3]
.sym 81635 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[3]
.sym 81636 rvsoc.cpu0.E_op1[31]
.sym 81642 rvsoc.cpu0.D_op1[31]
.sym 81645 rvsoc.cpu0.D_op1[6]
.sym 81646 $abc$63009$new_ys__n1272_
.sym 81647 $abc$63009$new_n4298_
.sym 81648 rvsoc.cpu0.D_op2[6]
.sym 81651 $abc$63009$new_ys__n1275_
.sym 81652 $abc$63009$new_ys__n1271_
.sym 81653 rvsoc.cpu0.D_op2[6]
.sym 81654 rvsoc.cpu0.D_op1[6]
.sym 81659 rvsoc.cpu0.D_op1[24]
.sym 81663 $abc$63009$new_n4292_
.sym 81664 $abc$63009$new_n4108_
.sym 81665 $abc$63009$new_ys__n1274_
.sym 81666 $abc$63009$new_n5864_
.sym 81667 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 81668 rvsoc.clka
.sym 81669 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 81670 $abc$63009$new_ys__n7730_inv_
.sym 81671 $abc$63009$new_n5420_
.sym 81672 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[6]
.sym 81673 $abc$63009$new_n5360_
.sym 81674 $abc$63009$new_n5375_
.sym 81675 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[12]
.sym 81676 $abc$63009$new_n5429_
.sym 81677 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[0]
.sym 81680 $abc$63009$new_ys__n1873_inv_
.sym 81683 rvsoc.cpu0.sys_mcause[16]
.sym 81686 rvsoc.cpu0.cpu_rs2[23]
.sym 81688 $abc$63009$new_n4343_
.sym 81689 rvsoc.cpu0.sys_mcause[22]
.sym 81690 $abc$63009$new_n4108_
.sym 81691 rvsoc.cpu0.E_op1[29]
.sym 81692 rvsoc.cpu0.cpu_rs2[18]
.sym 81693 $abc$63009$new_n4108_
.sym 81694 rvsoc.data_wdata[29]
.sym 81695 $abc$63009$new_ys__n1275_
.sym 81696 rvsoc.data_wdata[16]
.sym 81697 rvsoc.cpu0.E_op1[31]
.sym 81698 $abc$63009$new_ys__n2204_inv_
.sym 81700 $abc$63009$new_n5045_
.sym 81701 $abc$63009$new_ys__n6944_
.sym 81702 rvsoc.data_wdata[23]
.sym 81703 $abc$63009$new_ys__n7730_inv_
.sym 81704 $abc$63009$new_ys__n6944_
.sym 81705 rvsoc.cpu0.D_op1[31]
.sym 81713 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 81714 rvsoc.cpu0.E_op1[31]
.sym 81715 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 81717 rvsoc.cpu0.E_op1[24]
.sym 81718 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[0]
.sym 81719 $abc$63009$new_n5484_
.sym 81720 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[6]
.sym 81721 $abc$63009$new_ys__n6956_
.sym 81722 $abc$63009$new_ys__n6957_
.sym 81723 rvsoc.data_wdata[24]
.sym 81724 rvsoc.cpu0.E_add12[24]
.sym 81725 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[9]
.sym 81726 $abc$63009$new_n5045_
.sym 81729 $abc$63009$new_n5475_
.sym 81732 $abc$63009$new_ys__n3409_
.sym 81733 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[9]
.sym 81734 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[0]
.sym 81737 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[6]
.sym 81740 rvsoc.data_wdata[22]
.sym 81744 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[6]
.sym 81745 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[6]
.sym 81746 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 81750 $abc$63009$new_ys__n3409_
.sym 81751 $abc$63009$new_n5475_
.sym 81752 $abc$63009$new_ys__n6956_
.sym 81753 $abc$63009$new_n5045_
.sym 81756 rvsoc.data_wdata[22]
.sym 81762 rvsoc.cpu0.E_op1[31]
.sym 81763 rvsoc.cpu0.E_add12[24]
.sym 81765 rvsoc.cpu0.E_op1[24]
.sym 81768 $abc$63009$new_n5045_
.sym 81769 $abc$63009$new_ys__n3409_
.sym 81770 $abc$63009$new_ys__n6957_
.sym 81771 $abc$63009$new_n5484_
.sym 81775 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[9]
.sym 81776 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[9]
.sym 81777 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 81781 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[0]
.sym 81782 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 81783 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[0]
.sym 81786 rvsoc.data_wdata[24]
.sym 81790 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 81791 rvsoc.clkn
.sym 81792 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 81793 $abc$63009$new_n5427_
.sym 81794 $abc$63009$new_n5481_
.sym 81795 $abc$63009$new_n5372_
.sym 81796 $abc$63009$new_n5379_
.sym 81797 $abc$63009$new_n5382_
.sym 81798 $abc$63009$new_n5393_
.sym 81799 $abc$63009$new_n5436_
.sym 81800 $abc$63009$new_n5381_
.sym 81806 rvsoc.cpu0.umul_hihi[0]
.sym 81807 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 81810 $abc$63009$new_ys__n6957_
.sym 81812 rvsoc.cpu0.E_add12[24]
.sym 81814 rvsoc.cpu0.D_op2[1]
.sym 81816 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[22]
.sym 81817 rvsoc.cpu0.mulhu_val[17]
.sym 81818 $abc$63009$new_ys__n3409_
.sym 81819 $abc$63009$new_n5046_
.sym 81820 $abc$63009$new_n5279_
.sym 81821 $abc$63009$new_ys__n3409_
.sym 81823 $abc$63009$new_ys__n6948_
.sym 81824 $abc$63009$new_ys__n7738_inv_
.sym 81825 rvsoc.cpu0.D_op2[20]
.sym 81826 $abc$63009$new_ys__n6949_
.sym 81827 rvsoc.cpu0.mulhu_val[19]
.sym 81828 $abc$63009$new_ys__n6945_
.sym 81834 rvsoc.data_wdata[19]
.sym 81835 $abc$63009$new_n5420_
.sym 81836 rvsoc.data_wdata[23]
.sym 81837 $abc$63009$new_n5360_
.sym 81838 $abc$63009$new_n5375_
.sym 81840 $abc$63009$new_n5429_
.sym 81841 $abc$63009$new_ys__n3400_
.sym 81842 $abc$63009$new_n5465_
.sym 81843 $abc$63009$new_n5474_
.sym 81846 $abc$63009$new_n5490_
.sym 81847 $abc$63009$new_n5483_
.sym 81848 $abc$63009$new_n5400_
.sym 81849 $abc$63009$new_ys__n3400_
.sym 81850 $abc$63009$new_n5427_
.sym 81851 $abc$63009$new_n5481_
.sym 81852 rvsoc.data_wdata[22]
.sym 81853 rvsoc.data_wdata[28]
.sym 81854 rvsoc.data_wdata[29]
.sym 81855 $abc$63009$new_n5393_
.sym 81856 rvsoc.data_wdata[16]
.sym 81857 rvsoc.data_wdata[17]
.sym 81858 $abc$63009$new_n5472_
.sym 81859 rvsoc.data_wdata[27]
.sym 81860 $abc$63009$new_n5372_
.sym 81862 $abc$63009$new_n5382_
.sym 81864 $abc$63009$new_n5436_
.sym 81867 $abc$63009$new_n5483_
.sym 81868 $abc$63009$new_ys__n3400_
.sym 81869 rvsoc.data_wdata[29]
.sym 81870 $abc$63009$new_n5490_
.sym 81873 $abc$63009$new_n5372_
.sym 81874 $abc$63009$new_ys__n3400_
.sym 81875 $abc$63009$new_n5360_
.sym 81876 rvsoc.data_wdata[16]
.sym 81879 $abc$63009$new_n5427_
.sym 81880 $abc$63009$new_n5420_
.sym 81881 rvsoc.data_wdata[22]
.sym 81882 $abc$63009$new_ys__n3400_
.sym 81885 $abc$63009$new_n5465_
.sym 81886 $abc$63009$new_ys__n3400_
.sym 81887 $abc$63009$new_n5472_
.sym 81888 rvsoc.data_wdata[27]
.sym 81891 $abc$63009$new_ys__n3400_
.sym 81892 $abc$63009$new_n5400_
.sym 81893 rvsoc.data_wdata[19]
.sym 81894 $abc$63009$new_n5393_
.sym 81897 rvsoc.data_wdata[28]
.sym 81898 $abc$63009$new_ys__n3400_
.sym 81899 $abc$63009$new_n5481_
.sym 81900 $abc$63009$new_n5474_
.sym 81903 $abc$63009$new_ys__n3400_
.sym 81904 rvsoc.data_wdata[17]
.sym 81905 $abc$63009$new_n5375_
.sym 81906 $abc$63009$new_n5382_
.sym 81909 $abc$63009$new_ys__n3400_
.sym 81910 $abc$63009$new_n5429_
.sym 81911 $abc$63009$new_n5436_
.sym 81912 rvsoc.data_wdata[23]
.sym 81916 $abc$63009$new_n5472_
.sym 81917 $abc$63009$new_ys__n3395_
.sym 81918 $abc$63009$new_n5402_
.sym 81919 $abc$63009$new_ys__n3295_inv_
.sym 81920 $abc$63009$new_n5501_
.sym 81921 $abc$63009$new_n5411_
.sym 81922 $abc$63009$new_ys__n3281_inv_
.sym 81923 $abc$63009$new_n5046_
.sym 81928 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[13]
.sym 81929 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[4]
.sym 81930 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[12]
.sym 81931 $PACKER_VCC_NET
.sym 81932 rvsoc.data_wdata[23]
.sym 81933 $abc$63009$new_ys__n6947_
.sym 81935 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[17]
.sym 81936 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[11]
.sym 81937 rvsoc.cpu0.D_op1[15]
.sym 81938 $abc$63009$new_n5465_
.sym 81939 rvsoc.data_wdata[22]
.sym 81941 rvsoc.cpu0.D_op2[4]
.sym 81942 rvsoc.cpu0.mulhu_val[26]
.sym 81944 rvsoc.cpu0.mulhu_val[24]
.sym 81945 rvsoc.data_wdata[21]
.sym 81946 rvsoc.cpu0.mulhu_val[25]
.sym 81947 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[12]
.sym 81948 rvsoc.cpu0.D_op2[29]
.sym 81957 $abc$63009$new_ys__n3400_
.sym 81958 $abc$63009$new_ys__n3400_
.sym 81959 $abc$63009$new_n5447_
.sym 81960 rvsoc.cpu0.mulhu_val[21]
.sym 81961 rvsoc.data_wdata[21]
.sym 81962 $abc$63009$new_n5448_
.sym 81963 $abc$63009$new_n5400_
.sym 81964 $abc$63009$new_n5418_
.sym 81965 rvsoc.data_wdata[25]
.sym 81966 rvsoc.data_wdata[29]
.sym 81967 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[25]
.sym 81969 rvsoc.data_wdata[21]
.sym 81970 $abc$63009$new_n5393_
.sym 81971 $abc$63009$new_n5454_
.sym 81972 $abc$63009$new_n5045_
.sym 81974 $abc$63009$new_ys__n3395_
.sym 81977 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 81978 $abc$63009$new_ys__n3409_
.sym 81979 rvsoc.cpu0.E_op2[31]
.sym 81981 rvsoc.cpu0.mulhu_val[29]
.sym 81982 $abc$63009$new_ys__n3395_
.sym 81984 $abc$63009$new_ys__n6953_
.sym 81985 rvsoc.data_wdata[19]
.sym 81986 $abc$63009$new_n5411_
.sym 81987 rvsoc.cpu0.mulhu_val[19]
.sym 81988 $abc$63009$new_n5046_
.sym 81990 rvsoc.cpu0.E_op2[31]
.sym 81991 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[25]
.sym 81992 $abc$63009$new_ys__n6953_
.sym 81996 $abc$63009$new_ys__n3400_
.sym 81997 $abc$63009$new_n5411_
.sym 81998 $abc$63009$new_n5418_
.sym 81999 rvsoc.data_wdata[21]
.sym 82002 $abc$63009$new_ys__n6953_
.sym 82003 $abc$63009$new_ys__n3409_
.sym 82004 $abc$63009$new_n5045_
.sym 82005 $abc$63009$new_n5448_
.sym 82008 rvsoc.data_wdata[25]
.sym 82009 $abc$63009$new_ys__n3400_
.sym 82010 $abc$63009$new_n5454_
.sym 82011 $abc$63009$new_n5447_
.sym 82014 rvsoc.data_wdata[29]
.sym 82015 $abc$63009$new_ys__n3395_
.sym 82016 $abc$63009$new_n5046_
.sym 82017 rvsoc.cpu0.mulhu_val[29]
.sym 82020 $abc$63009$new_ys__n3400_
.sym 82021 $abc$63009$new_n5400_
.sym 82022 rvsoc.data_wdata[19]
.sym 82023 $abc$63009$new_n5393_
.sym 82026 $abc$63009$new_ys__n3395_
.sym 82027 rvsoc.data_wdata[19]
.sym 82028 $abc$63009$new_n5046_
.sym 82029 rvsoc.cpu0.mulhu_val[19]
.sym 82032 rvsoc.data_wdata[21]
.sym 82033 $abc$63009$new_n5046_
.sym 82034 rvsoc.cpu0.mulhu_val[21]
.sym 82035 $abc$63009$new_ys__n3395_
.sym 82037 rvsoc.clka
.sym 82038 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 82039 $abc$63009$new_n5463_
.sym 82040 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[15]
.sym 82041 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[8]
.sym 82042 $abc$63009$new_n5409_
.sym 82043 $abc$63009$new_n5438_
.sym 82044 $abc$63009$new_n5391_
.sym 82045 $abc$63009$new_n5508_
.sym 82046 $abc$63009$new_n5384_
.sym 82049 $abc$63009$new_n5041_
.sym 82051 rvsoc.data_wdata[25]
.sym 82052 $abc$63009$new_ys__n3400_
.sym 82053 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[25]
.sym 82054 $abc$63009$new_ys__n3295_inv_
.sym 82055 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[27]
.sym 82057 rvsoc.cpu0.D_op1[4]
.sym 82058 rvsoc.cpu0.D_op1[30]
.sym 82059 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[2]
.sym 82060 $abc$63009$new_n5045_
.sym 82061 $abc$63009$new_ys__n3400_
.sym 82062 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 82063 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 82064 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[27]
.sym 82065 rvsoc.cpu0.E_op2[31]
.sym 82066 $abc$63009$new_n5457_
.sym 82067 rvsoc.cpu0.D_op1[20]
.sym 82068 $abc$63009$new_n5490_
.sym 82069 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 82070 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[26]
.sym 82071 $abc$63009$new_ys__n3281_inv_
.sym 82072 rvsoc.data_wdata[26]
.sym 82073 $abc$63009$new_n5046_
.sym 82074 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[26]
.sym 82080 rvsoc.data_wdata[31]
.sym 82082 $abc$63009$new_n5402_
.sym 82083 rvsoc.data_wdata[26]
.sym 82084 $abc$63009$new_n5501_
.sym 82086 $abc$63009$new_n5454_
.sym 82087 $abc$63009$new_n5418_
.sym 82089 $abc$63009$new_ys__n3395_
.sym 82090 $abc$63009$new_n5447_
.sym 82092 rvsoc.data_wdata[24]
.sym 82093 $abc$63009$new_n5411_
.sym 82095 $abc$63009$new_n5046_
.sym 82096 $abc$63009$new_n5463_
.sym 82098 rvsoc.data_wdata[18]
.sym 82099 rvsoc.data_wdata[20]
.sym 82100 rvsoc.data_wdata[25]
.sym 82101 $abc$63009$new_n5391_
.sym 82102 $abc$63009$new_n5041_
.sym 82103 rvsoc.data_wdata[25]
.sym 82104 $abc$63009$new_ys__n3400_
.sym 82105 rvsoc.data_wdata[21]
.sym 82106 rvsoc.cpu0.mulhu_val[25]
.sym 82107 $abc$63009$new_n5409_
.sym 82108 $abc$63009$new_n5438_
.sym 82109 $abc$63009$new_n5456_
.sym 82110 $abc$63009$new_n5508_
.sym 82111 $abc$63009$new_n5384_
.sym 82113 rvsoc.data_wdata[18]
.sym 82114 $abc$63009$new_ys__n3400_
.sym 82115 $abc$63009$new_n5384_
.sym 82116 $abc$63009$new_n5391_
.sym 82119 $abc$63009$new_n5447_
.sym 82120 rvsoc.data_wdata[25]
.sym 82121 $abc$63009$new_ys__n3400_
.sym 82122 $abc$63009$new_n5454_
.sym 82125 $abc$63009$new_n5456_
.sym 82126 $abc$63009$new_ys__n3400_
.sym 82127 $abc$63009$new_n5463_
.sym 82128 rvsoc.data_wdata[26]
.sym 82131 $abc$63009$new_n5418_
.sym 82132 $abc$63009$new_n5411_
.sym 82133 $abc$63009$new_ys__n3400_
.sym 82134 rvsoc.data_wdata[21]
.sym 82137 $abc$63009$new_n5409_
.sym 82138 rvsoc.data_wdata[20]
.sym 82139 $abc$63009$new_n5402_
.sym 82140 $abc$63009$new_ys__n3400_
.sym 82143 $abc$63009$new_n5508_
.sym 82144 rvsoc.data_wdata[31]
.sym 82145 $abc$63009$new_ys__n3400_
.sym 82146 $abc$63009$new_n5501_
.sym 82149 $abc$63009$new_n5046_
.sym 82150 rvsoc.cpu0.mulhu_val[25]
.sym 82151 $abc$63009$new_ys__n3395_
.sym 82152 rvsoc.data_wdata[25]
.sym 82155 rvsoc.data_wdata[24]
.sym 82156 $abc$63009$new_n5041_
.sym 82157 $abc$63009$new_n5438_
.sym 82162 $abc$63009$new_ys__n6849_inv_
.sym 82163 $abc$63009$new_n5462_
.sym 82164 $abc$63009$new_n5854_
.sym 82165 $abc$63009$new_ys__n6946_
.sym 82166 $abc$63009$new_ys__n6955_
.sym 82167 $abc$63009$new_n5456_
.sym 82168 $abc$63009$new_n5460_
.sym 82169 rvsoc.cpu0.E_op2[31]
.sym 82174 rvsoc.data_wdata[31]
.sym 82177 rvsoc.data_wdata[7]
.sym 82179 rvsoc.cpu0.E_mul_hihi[21]
.sym 82180 rvsoc.data_wdata[24]
.sym 82183 rvsoc.cpu0.E_mul_hihi[22]
.sym 82186 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58065
.sym 82187 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 82188 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 82189 rvsoc.cpu0.D_op1[31]
.sym 82190 $abc$63009$new_ys__n1275_
.sym 82191 rvsoc.cpu0.D_op1[9]
.sym 82193 $abc$63009$new_n5045_
.sym 82195 rvsoc.cpu0.D_op2[1]
.sym 82197 rvsoc.cpu0.E_op1[31]
.sym 82204 $abc$63009$new_ys__n1149_
.sym 82205 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51410
.sym 82208 $abc$63009$new_ys__n1275_
.sym 82209 $abc$63009$new_ys__n1272_
.sym 82210 $abc$63009$auto$wreduce.cc:452:run$3085[0]
.sym 82211 $PACKER_VCC_NET
.sym 82212 rvsoc.spi0.bitcount[0]
.sym 82213 rvsoc.cpu0.D_op2[10]
.sym 82214 $abc$63009$new_n4427_
.sym 82215 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[17]
.sym 82217 $abc$63009$new_n4387_
.sym 82218 $abc$63009$new_n4429_
.sym 82219 $abc$63009$new_n4394_
.sym 82220 rvsoc.cpu0.D_op2[5]
.sym 82224 $abc$63009$new_n4108_
.sym 82225 $abc$63009$new_ys__n1873_inv_
.sym 82226 rvsoc.spi0.status[0]
.sym 82228 rvsoc.cpu0.D_op1[10]
.sym 82231 rvsoc.cpu0.mulhu_val[26]
.sym 82232 rvsoc.cpu0.E_op1[31]
.sym 82233 rvsoc.cpu0.mulhu_val[17]
.sym 82234 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[26]
.sym 82236 rvsoc.cpu0.D_op1[10]
.sym 82237 rvsoc.cpu0.D_op2[10]
.sym 82238 $abc$63009$new_ys__n1272_
.sym 82239 $abc$63009$new_ys__n1275_
.sym 82242 rvsoc.spi0.status[0]
.sym 82244 $abc$63009$auto$wreduce.cc:452:run$3085[0]
.sym 82248 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[26]
.sym 82250 rvsoc.cpu0.E_op1[31]
.sym 82251 rvsoc.cpu0.mulhu_val[26]
.sym 82254 rvsoc.cpu0.mulhu_val[17]
.sym 82256 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[17]
.sym 82257 rvsoc.cpu0.E_op1[31]
.sym 82266 $abc$63009$new_ys__n1149_
.sym 82267 $abc$63009$new_n4394_
.sym 82268 $abc$63009$new_n4387_
.sym 82269 $abc$63009$new_ys__n1873_inv_
.sym 82272 $abc$63009$new_n4429_
.sym 82273 $abc$63009$new_n4108_
.sym 82274 $abc$63009$new_n4427_
.sym 82275 rvsoc.cpu0.D_op2[5]
.sym 82279 rvsoc.spi0.bitcount[0]
.sym 82280 $PACKER_VCC_NET
.sym 82282 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51410
.sym 82283 rvsoc.clkn
.sym 82284 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 82285 $abc$63009$new_ys__n12829_
.sym 82286 $abc$63009$new_ys__n12813_inv_
.sym 82287 $abc$63009$new_ys__n11531_
.sym 82288 $abc$63009$new_ys__n12868_inv_
.sym 82289 $abc$63009$new_n5839_
.sym 82290 $abc$63009$new_ys__n12860_inv_
.sym 82291 $abc$63009$new_n4340_
.sym 82292 $abc$63009$new_ys__n12864_inv_
.sym 82294 rvsoc.cpu0.D_op1[13]
.sym 82297 rvsoc.cpu0.D_op2[25]
.sym 82298 rvsoc.cpu0.D_op2[1]
.sym 82299 rvsoc.cpu0.D_op2[10]
.sym 82301 rvsoc.cpu0.D_op2[27]
.sym 82302 rvsoc.cpu0.E_op2[31]
.sym 82303 rvsoc.cpu0.cpu_rs2[16]
.sym 82304 rvsoc.cpu0.E_mul_hihi[25]
.sym 82305 $abc$63009$new_ys__n1272_
.sym 82306 rvsoc.cpu0.D_op1[26]
.sym 82308 $abc$63009$new_n5854_
.sym 82310 $PACKER_GND_NET
.sym 82311 $abc$63009$new_n4108_
.sym 82312 $abc$63009$new_ys__n6945_
.sym 82313 rvsoc.cpu0.D_op2[20]
.sym 82316 rvsoc.uart0.status[0]
.sym 82317 rvsoc.cpu0.mulhu_val[18]
.sym 82318 rvsoc.cpu0.E_op1[9]
.sym 82328 rvsoc.cpu0.D_op2[3]
.sym 82331 $abc$63009$new_ys__n1274_
.sym 82333 rvsoc.cpu0.D_op2[3]
.sym 82335 $abc$63009$new_ys__n3766_
.sym 82338 $abc$63009$new_ys__n12904_inv_
.sym 82340 $abc$63009$new_ys__n12872_
.sym 82342 $abc$63009$new_n4108_
.sym 82344 $abc$63009$new_ys__n12790_inv_
.sym 82345 rvsoc.cpu0.D_op2[25]
.sym 82347 rvsoc.cpu0.D_op2[4]
.sym 82350 rvsoc.cpu0.D_op2[29]
.sym 82353 rvsoc.cpu0.D_op2[2]
.sym 82354 $abc$63009$new_ys__n12837_
.sym 82355 rvsoc.cpu0.E_op2[29]
.sym 82356 rvsoc.cpu0.D_op2[5]
.sym 82357 $abc$63009$new_ys__n12864_inv_
.sym 82359 rvsoc.cpu0.E_op2[29]
.sym 82365 $abc$63009$new_ys__n1274_
.sym 82366 $abc$63009$new_n4108_
.sym 82367 rvsoc.cpu0.D_op2[5]
.sym 82368 $abc$63009$new_ys__n12790_inv_
.sym 82374 rvsoc.cpu0.D_op2[25]
.sym 82377 $abc$63009$new_ys__n12837_
.sym 82378 rvsoc.cpu0.D_op2[3]
.sym 82379 rvsoc.cpu0.D_op2[4]
.sym 82380 $abc$63009$new_ys__n12864_inv_
.sym 82384 rvsoc.cpu0.D_op2[3]
.sym 82385 $abc$63009$new_ys__n3766_
.sym 82386 $abc$63009$new_ys__n12872_
.sym 82391 rvsoc.cpu0.D_op2[29]
.sym 82395 $abc$63009$new_ys__n3766_
.sym 82396 $abc$63009$new_ys__n12904_inv_
.sym 82397 rvsoc.cpu0.D_op2[2]
.sym 82401 rvsoc.cpu0.D_op2[3]
.sym 82402 $abc$63009$new_ys__n12864_inv_
.sym 82403 $abc$63009$new_ys__n12872_
.sym 82405 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 82406 rvsoc.clka
.sym 82408 $abc$63009$new_ys__n12900_inv_
.sym 82409 $abc$63009$new_ys__n12896_inv_
.sym 82410 $abc$63009$new_ys__n12790_inv_
.sym 82411 $abc$63009$new_ys__n12932_inv_
.sym 82412 $abc$63009$new_ys__n1237_
.sym 82413 $abc$63009$new_ys__n12898_inv_
.sym 82414 $abc$63009$new_ys__n12930_inv_
.sym 82415 $abc$63009$new_ys__n12782_inv_
.sym 82421 $abc$63009$new_ys__n3766_
.sym 82422 rvsoc.cpu0.D_op2[3]
.sym 82423 rvsoc.cpu0.D_op1[4]
.sym 82424 rvsoc.cpu0.D_op1[4]
.sym 82427 rvsoc.cpu0.D_op2[0]
.sym 82429 rvsoc.cpu0.D_op2[3]
.sym 82431 rvsoc.cpu0.D_op2[0]
.sym 82433 rvsoc.cpu0.D_op2[4]
.sym 82434 rvsoc.cpu0.D_op2[4]
.sym 82436 rvsoc.cpu0.D_op2[29]
.sym 82451 rvsoc.cpu0.D_op1[29]
.sym 82453 rvsoc.cpu0.D_op1[28]
.sym 82454 $abc$63009$new_n5891_
.sym 82455 $abc$63009$new_n4480_
.sym 82456 $abc$63009$new_ys__n12934_inv_
.sym 82457 rvsoc.cpu0.D_op2[4]
.sym 82458 $abc$63009$new_ys__n12825_inv_
.sym 82460 $abc$63009$new_ys__n12938_inv_
.sym 82462 $abc$63009$new_n4108_
.sym 82464 $abc$63009$new_ys__n12824_inv_
.sym 82465 rvsoc.cpu0.D_op1[30]
.sym 82468 rvsoc.cpu0.D_op2[0]
.sym 82469 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 82470 rvsoc.cpu0.D_op2[5]
.sym 82471 $abc$63009$new_ys__n12936_inv_
.sym 82472 rvsoc.cpu0.D_op2[1]
.sym 82473 rvsoc.cpu0.D_op1[27]
.sym 82474 rvsoc.cpu0.D_op1[26]
.sym 82477 rvsoc.cpu0.D_op1[31]
.sym 82478 rvsoc.cpu0.D_op2[0]
.sym 82480 rvsoc.cpu0.D_op1[9]
.sym 82482 $abc$63009$new_ys__n12825_inv_
.sym 82483 rvsoc.cpu0.D_op2[5]
.sym 82484 $abc$63009$new_ys__n12824_inv_
.sym 82485 rvsoc.cpu0.D_op2[4]
.sym 82488 $abc$63009$new_ys__n12934_inv_
.sym 82489 $abc$63009$new_ys__n12936_inv_
.sym 82490 rvsoc.cpu0.D_op2[1]
.sym 82494 rvsoc.cpu0.D_op1[9]
.sym 82500 rvsoc.cpu0.D_op1[31]
.sym 82502 rvsoc.cpu0.D_op2[0]
.sym 82503 rvsoc.cpu0.D_op1[30]
.sym 82506 $abc$63009$new_ys__n12936_inv_
.sym 82508 $abc$63009$new_ys__n12938_inv_
.sym 82509 rvsoc.cpu0.D_op2[1]
.sym 82512 $abc$63009$new_n5891_
.sym 82513 $abc$63009$new_n4108_
.sym 82514 rvsoc.cpu0.D_op2[5]
.sym 82515 $abc$63009$new_n4480_
.sym 82518 rvsoc.cpu0.D_op1[28]
.sym 82519 rvsoc.cpu0.D_op2[0]
.sym 82520 rvsoc.cpu0.D_op1[29]
.sym 82525 rvsoc.cpu0.D_op2[0]
.sym 82526 rvsoc.cpu0.D_op1[27]
.sym 82527 rvsoc.cpu0.D_op1[26]
.sym 82528 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 82529 rvsoc.clka
.sym 82530 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 82531 $abc$63009$new_n4385_
.sym 82534 $abc$63009$new_ys__n12817_inv_
.sym 82535 $abc$63009$new_ys__n12862_inv_
.sym 82536 $abc$63009$new_n4083_
.sym 82544 rvsoc.cpu0.D_op2[24]
.sym 82545 $abc$63009$new_ys__n11537_
.sym 82547 rvsoc.cpu0.D_op1[29]
.sym 82548 rvsoc.cpu0.D_op1[5]
.sym 82549 rvsoc.cpu0.D_op1[27]
.sym 82551 rvsoc.cpu0.D_op1[25]
.sym 82553 $abc$63009$new_ys__n1274_
.sym 82554 rvsoc.cpu0.D_op1[6]
.sym 82561 rvsoc.cpu0.D_op1[24]
.sym 82572 $abc$63009$new_ys__n3766_
.sym 82575 $abc$63009$new_ys__n12938_inv_
.sym 82576 $abc$63009$new_ys__n12866_inv_
.sym 82577 $abc$63009$new_ys__n12898_inv_
.sym 82580 $abc$63009$new_ys__n12841_
.sym 82581 $abc$63009$new_ys__n12902_inv_
.sym 82582 rvsoc.cpu0.D_op2[2]
.sym 82584 $abc$63009$new_ys__n3766_
.sym 82594 rvsoc.cpu0.D_op2[4]
.sym 82595 rvsoc.cpu0.D_op2[3]
.sym 82598 rvsoc.cpu0.D_op2[1]
.sym 82599 $abc$63009$new_ys__n12906_
.sym 82603 $abc$63009$new_ys__n12874_
.sym 82606 rvsoc.cpu0.D_op2[3]
.sym 82607 $abc$63009$new_ys__n12874_
.sym 82608 $abc$63009$new_ys__n3766_
.sym 82611 rvsoc.cpu0.D_op2[3]
.sym 82612 $abc$63009$new_ys__n12874_
.sym 82614 $abc$63009$new_ys__n12866_inv_
.sym 82623 $abc$63009$new_ys__n12938_inv_
.sym 82624 $abc$63009$new_ys__n3766_
.sym 82625 rvsoc.cpu0.D_op2[1]
.sym 82630 rvsoc.cpu0.D_op2[2]
.sym 82631 $abc$63009$new_ys__n12902_inv_
.sym 82632 $abc$63009$new_ys__n12898_inv_
.sym 82635 $abc$63009$new_ys__n12841_
.sym 82636 rvsoc.cpu0.D_op2[4]
.sym 82637 rvsoc.cpu0.D_op2[3]
.sym 82638 $abc$63009$new_ys__n12866_inv_
.sym 82641 $abc$63009$new_ys__n12902_inv_
.sym 82643 $abc$63009$new_ys__n12906_
.sym 82644 rvsoc.cpu0.D_op2[2]
.sym 82647 rvsoc.cpu0.D_op2[2]
.sym 82648 $abc$63009$new_ys__n12906_
.sym 82649 $abc$63009$new_ys__n3766_
.sym 82662 $abc$63009$new_ys__n12841_
.sym 82665 $abc$63009$new_ys__n12817_inv_
.sym 82666 $abc$63009$new_ys__n12825_inv_
.sym 82671 rvsoc.cpu0.D_op1[12]
.sym 82672 rvsoc.cpu0.D_op1[7]
.sym 82680 rvsoc.cpu0.D_op2[1]
.sym 82754 rvsoc.gpio0.data[7]
.sym 82755 $abc$63009$new_n5010_
.sym 82756 $abc$63009$new_n3093_
.sym 82757 rvsoc.cram.adrs[0]
.sym 82758 $abc$63009$new_n5810_
.sym 82759 rvsoc.gpio0.data[0]
.sym 82760 $abc$63009$new_n5802_
.sym 82761 $abc$63009$new_n3109_
.sym 82765 $PACKER_GND_NET
.sym 82768 $abc$63009$new_n5072_
.sym 82770 rvsoc.data_wdata[0]
.sym 82771 $abc$63009$new_ys__n44_
.sym 82772 rvsoc.data_wdata[20]
.sym 82778 rvsoc.uart0.status[10]
.sym 82784 rvsoc.data_adrs[29]
.sym 82786 rvsoc.data_wdata[28]
.sym 82787 rvsoc.data_wst[3]
.sym 82788 rvsoc.mem_vdata[0][7]
.sym 82789 rvsoc.mem_vdata[0][9]
.sym 82796 rvsoc.gpio0.data[4]
.sym 82798 rvsoc.gpio0.dir[6]
.sym 82800 rvsoc.gpio0.data[6]
.sym 82801 $abc$63009$new_n5812_
.sym 82802 $abc$63009$new_n3113_
.sym 82804 rvsoc.data_wdata[6]
.sym 82806 $abc$63009$new_n5814_
.sym 82807 $abc$63009$new_n3101_
.sym 82810 $abc$63009$new_n3117_
.sym 82812 rvsoc.data_wdata[4]
.sym 82814 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58385
.sym 82818 $abc$63009$new_n3117_
.sym 82819 $abc$63009$new_n5806_
.sym 82820 $abc$63009$new_ys__n2317_
.sym 82821 rvsoc.gpio0.data[5]
.sym 82824 rvsoc.data_adrs[2]
.sym 82826 rvsoc.gpio0.dir[4]
.sym 82827 rvsoc.data_adrs[3]
.sym 82829 $abc$63009$new_n3101_
.sym 82830 $abc$63009$new_n5806_
.sym 82831 rvsoc.gpio0.data[4]
.sym 82836 $abc$63009$new_n3113_
.sym 82837 $abc$63009$new_n5812_
.sym 82838 rvsoc.gpio0.data[5]
.sym 82841 $abc$63009$new_n3117_
.sym 82842 rvsoc.data_adrs[2]
.sym 82843 rvsoc.data_adrs[3]
.sym 82844 $abc$63009$new_ys__n2317_
.sym 82847 $abc$63009$new_ys__n2317_
.sym 82848 rvsoc.data_wdata[4]
.sym 82849 rvsoc.gpio0.dir[4]
.sym 82853 rvsoc.gpio0.data[6]
.sym 82854 $abc$63009$new_n5814_
.sym 82856 $abc$63009$new_n3117_
.sym 82859 $abc$63009$new_ys__n2317_
.sym 82860 $abc$63009$new_n3113_
.sym 82861 rvsoc.data_adrs[2]
.sym 82862 rvsoc.data_adrs[3]
.sym 82866 $abc$63009$new_ys__n2317_
.sym 82867 rvsoc.gpio0.dir[6]
.sym 82868 rvsoc.data_wdata[6]
.sym 82871 rvsoc.data_adrs[2]
.sym 82872 $abc$63009$new_n3101_
.sym 82873 $abc$63009$new_ys__n2317_
.sym 82874 rvsoc.data_adrs[3]
.sym 82875 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58385
.sym 82876 rvsoc.clkn
.sym 82882 rvsoc.gpio0.dir[7]
.sym 82883 $abc$63009$new_n5008_
.sym 82884 $abc$63009$new_n5009_
.sym 82885 rvsoc.gpio0.dir[0]
.sym 82886 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58385
.sym 82887 rvsoc.cram.adrs[4]
.sym 82888 rvsoc.gpio0.dir[4]
.sym 82889 rvsoc.gpio0.dir[5]
.sym 82892 rvsoc.uart0.div[1]
.sym 82893 $abc$63009$new_n5335_
.sym 82894 rvsoc.data_wdata[18]
.sym 82895 rvsoc.mem_vdata[0][25]
.sym 82896 rvsoc.cram.adrs[13]
.sym 82898 rvsoc.mem_vdata[0][1]
.sym 82899 $abc$63009$new_ys__n2292_inv_
.sym 82900 rvsoc.data_wdata[0]
.sym 82901 rvsoc.cram.adrs[13]
.sym 82904 rvsoc.data_wdata[12]
.sym 82905 rvsoc.cram.adrs[12]
.sym 82911 rvsoc.gpio0.dir[7]
.sym 82920 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58385
.sym 82921 rvsoc.cram.adrs[0]
.sym 82923 rvsoc.data_wdata[6]
.sym 82924 rvsoc.gpio0.dir[4]
.sym 82929 rvsoc.gpio0.data[5]
.sym 82930 $abc$63009$new_ys__n5911_
.sym 82931 $abc$63009$new_n5008_
.sym 82932 rvsoc.data_wdata[0]
.sym 82933 rvsoc.gpio0.data[4]
.sym 82936 rvsoc.data_adrs[6]
.sym 82938 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 82939 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 82941 $abc$63009$new_ys__n2317_
.sym 82942 $abc$63009$auto$simplemap.cc:309:simplemap_lut$30116[0]
.sym 82944 rvsoc.gpio0.dir[5]
.sym 82946 $abc$63009$new_ys__n12579_
.sym 82947 rvsoc.data_wdata[5]
.sym 82948 rvsoc.data_adrs[3]
.sym 82950 rvsoc.data_adrs[28]
.sym 82959 $PACKER_GND_NET
.sym 82961 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 82966 rvsoc.code_adrs[28]
.sym 82967 rvsoc.mem_vdata[3][10]
.sym 82972 $abc$63009$new_ys__n2317_
.sym 82978 rvsoc.data_wdata[5]
.sym 82979 rvsoc.mem_vdata[1][10]
.sym 82982 rvsoc.gpio0.dir[5]
.sym 82984 rvsoc.code_adrs[29]
.sym 82989 rvsoc.data_adrs[29]
.sym 82990 rvsoc.data_adrs[28]
.sym 82992 $PACKER_GND_NET
.sym 83010 rvsoc.mem_vdata[3][10]
.sym 83011 rvsoc.data_adrs[28]
.sym 83012 rvsoc.data_adrs[29]
.sym 83013 rvsoc.mem_vdata[1][10]
.sym 83016 rvsoc.mem_vdata[1][10]
.sym 83017 rvsoc.code_adrs[28]
.sym 83018 rvsoc.code_adrs[29]
.sym 83019 rvsoc.mem_vdata[3][10]
.sym 83023 $PACKER_GND_NET
.sym 83028 $abc$63009$new_ys__n2317_
.sym 83029 rvsoc.data_wdata[5]
.sym 83031 rvsoc.gpio0.dir[5]
.sym 83038 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 83039 rvsoc.clkn
.sym 83041 rvsoc.uart0.cfg[16]
.sym 83043 rvsoc.uart0.cfg[29]
.sym 83046 rvsoc.cram.we
.sym 83048 rvsoc.uart0.cfg[25]
.sym 83052 $abc$63009$new_ys__n2204_inv_
.sym 83053 rvsoc.cram.adrs[11]
.sym 83054 rvsoc.mem_vdata[0][13]
.sym 83056 rvsoc.mem_vdata[0][12]
.sym 83057 rvsoc.cram.adrs[1]
.sym 83058 rvsoc.cram.adrs[11]
.sym 83060 rvsoc.mem_vdata[0][0]
.sym 83061 rvsoc.mem_vdata[0][6]
.sym 83062 rvsoc.cram.adrs[10]
.sym 83063 rvsoc.mem_vdata[0][29]
.sym 83064 rvsoc.cram.cs
.sym 83065 $abc$63009$new_n3088_
.sym 83067 rvsoc.data_wdata[10]
.sym 83068 $abc$63009$new_n3088_
.sym 83069 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58385
.sym 83070 rvsoc.data_wdata[25]
.sym 83071 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58065
.sym 83072 rvsoc.mem_vdata[3][19]
.sym 83073 rvsoc.gpio0.dir[4]
.sym 83074 rvsoc.uart0.cfg[16]
.sym 83075 rvsoc.data_adrs[29]
.sym 83076 rvsoc.data_adrs[28]
.sym 83082 rvsoc.data_adrs[29]
.sym 83083 rvsoc.data_adrs[28]
.sym 83084 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 83085 rvsoc.mem_vdata[0][9]
.sym 83087 rvsoc.mem_vdata[3][9]
.sym 83089 $abc$63009$new_n5106_
.sym 83091 rvsoc.code_adrs[28]
.sym 83092 $abc$63009$new_n3088_
.sym 83093 $abc$63009$new_n5107_
.sym 83095 rvsoc.mem_vdata[3][9]
.sym 83100 rvsoc.data_adrs[28]
.sym 83102 rvsoc.data_adrs[29]
.sym 83103 rvsoc.code_adrs[29]
.sym 83104 rvsoc.mem_vdata[1][9]
.sym 83106 rvsoc.mem_vdata[2][9]
.sym 83107 $abc$63009$new_n5074_
.sym 83108 $abc$63009$new_n5073_
.sym 83113 $PACKER_GND_NET
.sym 83121 rvsoc.data_adrs[28]
.sym 83122 rvsoc.data_adrs[29]
.sym 83123 rvsoc.mem_vdata[3][9]
.sym 83124 rvsoc.mem_vdata[1][9]
.sym 83127 rvsoc.data_adrs[29]
.sym 83128 rvsoc.mem_vdata[2][9]
.sym 83129 rvsoc.data_adrs[28]
.sym 83130 rvsoc.mem_vdata[0][9]
.sym 83134 $PACKER_GND_NET
.sym 83139 rvsoc.code_adrs[28]
.sym 83140 rvsoc.mem_vdata[0][9]
.sym 83141 rvsoc.mem_vdata[3][9]
.sym 83142 rvsoc.code_adrs[29]
.sym 83145 $abc$63009$new_n3088_
.sym 83147 $abc$63009$new_n5073_
.sym 83148 $abc$63009$new_n5074_
.sym 83153 $PACKER_GND_NET
.sym 83157 $abc$63009$new_n3088_
.sym 83158 $abc$63009$new_n5107_
.sym 83159 $abc$63009$new_n5106_
.sym 83161 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 83162 rvsoc.clkn
.sym 83164 $abc$63009$new_n5808_
.sym 83165 rvsoc.gpio0.data[2]
.sym 83166 $abc$63009$new_n3105_
.sym 83177 rvsoc.mem_vdata[0][21]
.sym 83178 rvsoc.data_wdata[20]
.sym 83180 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 83181 rvsoc.cram.adrs[5]
.sym 83183 rvsoc.mem_vdata[0][8]
.sym 83187 rvsoc.uart0.cfg[29]
.sym 83188 rvsoc.mem_vdata[0][10]
.sym 83189 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 83190 rvsoc.mem_vdata[1][9]
.sym 83191 rvsoc.uart0.status[5]
.sym 83192 rvsoc.resetn
.sym 83193 $abc$63009$new_n4037_
.sym 83195 rvsoc.mem_vdata[1][9]
.sym 83198 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58385
.sym 83199 $abc$63009$new_n5105_
.sym 83208 $abc$63009$new_ys__n11708_
.sym 83209 $abc$63009$new_n4054_
.sym 83211 $abc$63009$new_n4053_
.sym 83212 rvsoc.code_adrs[30]
.sym 83214 rvsoc.mem_vdata[0][10]
.sym 83217 $abc$63009$new_n4055_
.sym 83218 $abc$63009$new_ys__n2493_inv_
.sym 83219 rvsoc.mem_vdata[1][9]
.sym 83221 rvsoc.code_adrs[29]
.sym 83225 $abc$63009$new_n3088_
.sym 83227 rvsoc.code_adrs[28]
.sym 83228 rvsoc.mem_vdata[2][9]
.sym 83229 rvsoc.code_adrs[29]
.sym 83231 rvsoc.mem_vdata[2][10]
.sym 83232 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 83233 $PACKER_GND_NET
.sym 83235 rvsoc.data_adrs[29]
.sym 83236 rvsoc.data_adrs[28]
.sym 83241 $PACKER_GND_NET
.sym 83246 $PACKER_GND_NET
.sym 83250 $abc$63009$new_ys__n2493_inv_
.sym 83251 $abc$63009$new_ys__n11708_
.sym 83257 $abc$63009$new_n3088_
.sym 83258 rvsoc.data_adrs[29]
.sym 83259 rvsoc.data_adrs[28]
.sym 83262 rvsoc.code_adrs[29]
.sym 83263 rvsoc.mem_vdata[2][9]
.sym 83264 rvsoc.code_adrs[28]
.sym 83265 rvsoc.mem_vdata[1][9]
.sym 83268 rvsoc.code_adrs[29]
.sym 83269 rvsoc.code_adrs[28]
.sym 83270 rvsoc.mem_vdata[2][10]
.sym 83271 rvsoc.mem_vdata[0][10]
.sym 83274 $abc$63009$new_n4054_
.sym 83275 rvsoc.code_adrs[30]
.sym 83276 $abc$63009$new_n4053_
.sym 83277 $abc$63009$new_n4055_
.sym 83280 rvsoc.data_adrs[29]
.sym 83281 rvsoc.mem_vdata[0][10]
.sym 83282 rvsoc.mem_vdata[2][10]
.sym 83283 rvsoc.data_adrs[28]
.sym 83284 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 83285 rvsoc.clkn
.sym 83287 rvsoc.gpio0.data[3]
.sym 83288 $abc$63009$new_n5800_
.sym 83289 rvsoc.gpio0.data[1]
.sym 83290 $abc$63009$new_n5804_
.sym 83291 $abc$63009$new_n3097_
.sym 83293 $abc$63009$new_n3085_
.sym 83297 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58065
.sym 83298 rvsoc.cpu0.D_insn_typ[10]
.sym 83299 rvsoc.mem_vdata[0][26]
.sym 83301 rvsoc.data_wdata[19]
.sym 83302 rvsoc.mem_vdata[0][15]
.sym 83304 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58065
.sym 83305 rvsoc.mem_vdata[0][7]
.sym 83306 rvsoc.mem_vdata[0][16]
.sym 83307 rvsoc.mem_vdata[0][22]
.sym 83309 rvsoc.mem_vdata[0][23]
.sym 83310 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 83311 rvsoc.data_wdata[2]
.sym 83312 rvsoc.data_wdata[6]
.sym 83313 $abc$63009$new_n5008_
.sym 83315 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 83316 rvsoc.mem_vdata[2][19]
.sym 83317 rvsoc.code_adrs[29]
.sym 83320 rvsoc.data_wdata[0]
.sym 83321 rvsoc.data_wst[0]
.sym 83329 rvsoc.mem_vdata[1][19]
.sym 83330 $abc$63009$new_ys__n2317_
.sym 83332 $abc$63009$new_n3181_
.sym 83333 $abc$63009$new_n4039_
.sym 83335 rvsoc.mem_vdata[4][9]
.sym 83336 rvsoc.uart0.cfg[19]
.sym 83337 $abc$63009$new_ys__n2292_inv_
.sym 83338 rvsoc.mem_vdata[0][14]
.sym 83339 $abc$63009$new_n4040_
.sym 83341 rvsoc.code_adrs[29]
.sym 83342 rvsoc.mem_vdata[3][19]
.sym 83344 rvsoc.data_adrs[29]
.sym 83346 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$57001
.sym 83347 rvsoc.mem_vdata[2][14]
.sym 83348 rvsoc.data_adrs[28]
.sym 83349 $abc$63009$new_n4038_
.sym 83350 rvsoc.uart0.cfg[5]
.sym 83351 rvsoc.uart0.status[5]
.sym 83352 rvsoc.resetn
.sym 83353 rvsoc.data_adrs[2]
.sym 83354 rvsoc.data_adrs[3]
.sym 83355 rvsoc.mem_vdata[2][14]
.sym 83357 rvsoc.code_adrs[30]
.sym 83358 rvsoc.code_adrs[28]
.sym 83359 rvsoc.mem_vdata[5][9]
.sym 83361 $abc$63009$new_n4040_
.sym 83362 $abc$63009$new_n4039_
.sym 83363 rvsoc.code_adrs[30]
.sym 83364 $abc$63009$new_n4038_
.sym 83367 rvsoc.mem_vdata[0][14]
.sym 83368 rvsoc.data_adrs[29]
.sym 83369 rvsoc.mem_vdata[2][14]
.sym 83370 rvsoc.data_adrs[28]
.sym 83373 rvsoc.data_adrs[2]
.sym 83374 rvsoc.data_adrs[3]
.sym 83375 rvsoc.uart0.cfg[5]
.sym 83376 rvsoc.uart0.status[5]
.sym 83380 $abc$63009$new_ys__n2292_inv_
.sym 83381 rvsoc.resetn
.sym 83382 $abc$63009$new_ys__n2317_
.sym 83385 $abc$63009$new_n3181_
.sym 83387 $abc$63009$new_ys__n2292_inv_
.sym 83388 rvsoc.uart0.cfg[19]
.sym 83391 rvsoc.mem_vdata[0][14]
.sym 83392 rvsoc.code_adrs[29]
.sym 83393 rvsoc.code_adrs[28]
.sym 83394 rvsoc.mem_vdata[2][14]
.sym 83397 rvsoc.code_adrs[29]
.sym 83398 rvsoc.mem_vdata[4][9]
.sym 83399 rvsoc.mem_vdata[5][9]
.sym 83400 rvsoc.code_adrs[28]
.sym 83403 rvsoc.mem_vdata[1][19]
.sym 83404 rvsoc.data_adrs[28]
.sym 83405 rvsoc.mem_vdata[3][19]
.sym 83406 rvsoc.data_adrs[29]
.sym 83407 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$57001
.sym 83408 rvsoc.clkn
.sym 83410 $abc$63009$new_n5818_
.sym 83411 rvsoc.mem_vdata[5][1]
.sym 83417 rvsoc.mem_vdata[5][9]
.sym 83420 $abc$63009$new_n5001_
.sym 83421 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 83422 rvsoc.mem_vdata[0][20]
.sym 83425 $abc$63009$new_n4040_
.sym 83426 rvsoc.mem_vdata[0][14]
.sym 83427 rvsoc.data_wdata[1]
.sym 83428 rvsoc.mem_vdata[0][22]
.sym 83429 rvsoc.mem_vdata[0][27]
.sym 83431 rvsoc.mem_vdata[0][27]
.sym 83432 rvsoc.uart0.cfg[19]
.sym 83433 $abc$63009$new_ys__n2292_inv_
.sym 83435 $abc$63009$new_n4038_
.sym 83436 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 83439 $abc$63009$new_ys__n7571_
.sym 83440 rvsoc.data_adrs[3]
.sym 83441 $abc$63009$new_ys__n2214_inv_
.sym 83442 $abc$63009$new_n3163_
.sym 83443 $abc$63009$auto$simplemap.cc:309:simplemap_lut$30116[0]
.sym 83444 $abc$63009$new_n5134_
.sym 83445 rvsoc.data_adrs[6]
.sym 83452 $abc$63009$new_n5053_
.sym 83453 $abc$63009$new_n3163_
.sym 83454 $abc$63009$new_n3088_
.sym 83455 $abc$63009$new_ys__n11680_
.sym 83456 $abc$63009$new_ys__n11179_
.sym 83457 $abc$63009$new_ys__n11179_
.sym 83458 $abc$63009$new_n5142_
.sym 83460 $abc$63009$new_n5141_
.sym 83461 rvsoc.uart0.cfg[10]
.sym 83462 rvsoc.mem_vdata[0][19]
.sym 83463 rvsoc.uart0.cfg[11]
.sym 83464 $abc$63009$new_n3165_
.sym 83467 $abc$63009$new_n5818_
.sym 83468 rvsoc.mem_vdata[5][1]
.sym 83469 $abc$63009$new_n5052_
.sym 83470 rvsoc.mem_vdata[4][1]
.sym 83471 $abc$63009$new_ys__n2292_inv_
.sym 83472 rvsoc.uart0.rxbfr[1]
.sym 83473 $abc$63009$new_ys__n11684_
.sym 83474 rvsoc.mem_vdata[15][10]
.sym 83475 rvsoc.data_adrs[29]
.sym 83476 rvsoc.mem_vdata[2][19]
.sym 83477 rvsoc.mem_vdata[15][1]
.sym 83478 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$57001
.sym 83479 rvsoc.data_adrs[28]
.sym 83480 rvsoc.mem_vdata[4][10]
.sym 83481 rvsoc.uart0.div[1]
.sym 83482 rvsoc.data_adrs[2]
.sym 83484 $abc$63009$new_n3165_
.sym 83485 rvsoc.uart0.cfg[11]
.sym 83486 $abc$63009$new_ys__n2292_inv_
.sym 83490 rvsoc.data_adrs[28]
.sym 83491 rvsoc.mem_vdata[2][19]
.sym 83492 rvsoc.data_adrs[29]
.sym 83493 rvsoc.mem_vdata[0][19]
.sym 83496 $abc$63009$new_ys__n11179_
.sym 83497 rvsoc.mem_vdata[5][1]
.sym 83498 $abc$63009$new_ys__n11680_
.sym 83499 rvsoc.mem_vdata[15][1]
.sym 83502 rvsoc.uart0.rxbfr[1]
.sym 83503 rvsoc.data_adrs[2]
.sym 83504 rvsoc.uart0.div[1]
.sym 83505 $abc$63009$new_n5818_
.sym 83508 rvsoc.mem_vdata[4][10]
.sym 83509 $abc$63009$new_ys__n11179_
.sym 83510 $abc$63009$new_ys__n11684_
.sym 83511 rvsoc.mem_vdata[15][10]
.sym 83515 $abc$63009$new_ys__n2292_inv_
.sym 83516 rvsoc.uart0.cfg[10]
.sym 83517 $abc$63009$new_n3163_
.sym 83520 $abc$63009$new_n5141_
.sym 83521 $abc$63009$new_n5142_
.sym 83523 $abc$63009$new_n3088_
.sym 83526 $abc$63009$new_n5053_
.sym 83527 $abc$63009$new_ys__n11684_
.sym 83528 rvsoc.mem_vdata[4][1]
.sym 83529 $abc$63009$new_n5052_
.sym 83530 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$57001
.sym 83531 rvsoc.clkn
.sym 83538 rvsoc.cpu0.F_actv_pc[2]
.sym 83539 rvsoc.cpu0.F_actv_pc[6]
.sym 83541 $PACKER_GND_NET
.sym 83543 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 83544 $PACKER_GND_NET
.sym 83546 $abc$63009$new_n5071_
.sym 83548 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 83550 rvsoc.mem_vdata[0][19]
.sym 83553 rvsoc.mem_vdata[0][31]
.sym 83555 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 83559 rvsoc.data_wdata[10]
.sym 83560 $abc$63009$new_ys__n2493_inv_
.sym 83561 $abc$63009$new_ys__n2789_
.sym 83562 rvsoc.spi0.status[22]
.sym 83563 rvsoc.data_wdata[3]
.sym 83564 rvsoc.resetn
.sym 83565 rvsoc.data_adrs[28]
.sym 83567 $abc$63009$new_n5299_
.sym 83568 $abc$63009$new_ys__n7548_
.sym 83576 $abc$63009$new_ys__n2493_inv_
.sym 83577 rvsoc.code_adrs[28]
.sym 83579 rvsoc.mem_vdata[4][10]
.sym 83580 rvsoc.resetn
.sym 83582 $abc$63009$new_n5007_
.sym 83583 $abc$63009$new_n5140_
.sym 83584 $abc$63009$new_ys__n2214_inv_
.sym 83585 $abc$63009$new_n5008_
.sym 83588 $abc$63009$new_n5139_
.sym 83589 rvsoc.code_adrs[29]
.sym 83590 rvsoc.mem_vdata[4][0]
.sym 83591 $abc$63009$new_ys__n12778_inv_
.sym 83592 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 83594 rvsoc.mem_vdata[5][10]
.sym 83595 $abc$63009$new_ys__n44_
.sym 83596 $abc$63009$new_ys__n11680_
.sym 83597 $PACKER_GND_NET
.sym 83598 $abc$63009$new_ys__n11684_
.sym 83602 rvsoc.mem_vdata[5][19]
.sym 83603 $abc$63009$auto$simplemap.cc:309:simplemap_lut$30116[0]
.sym 83605 rvsoc.data_adrs[1]
.sym 83608 $abc$63009$new_ys__n44_
.sym 83609 rvsoc.data_adrs[1]
.sym 83610 $abc$63009$new_ys__n12778_inv_
.sym 83613 $abc$63009$new_n5007_
.sym 83614 rvsoc.mem_vdata[4][0]
.sym 83615 $abc$63009$new_ys__n11684_
.sym 83616 $abc$63009$new_n5008_
.sym 83619 rvsoc.resetn
.sym 83625 $abc$63009$new_ys__n2214_inv_
.sym 83626 $abc$63009$new_ys__n2493_inv_
.sym 83627 $abc$63009$new_ys__n11684_
.sym 83628 rvsoc.resetn
.sym 83633 $abc$63009$auto$simplemap.cc:309:simplemap_lut$30116[0]
.sym 83637 rvsoc.mem_vdata[5][19]
.sym 83638 $abc$63009$new_n5140_
.sym 83639 $abc$63009$new_n5139_
.sym 83640 $abc$63009$new_ys__n11680_
.sym 83643 rvsoc.code_adrs[29]
.sym 83644 rvsoc.code_adrs[28]
.sym 83645 rvsoc.mem_vdata[5][10]
.sym 83646 rvsoc.mem_vdata[4][10]
.sym 83649 $PACKER_GND_NET
.sym 83653 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 83654 rvsoc.clkn
.sym 83656 $abc$63009$new_ys__n2789_
.sym 83657 $abc$63009$new_ys__n12778_inv_
.sym 83659 rvsoc.data_wst[3]
.sym 83661 rvsoc.data_wst[2]
.sym 83662 rvsoc.cpu0.D_actv_pc[2]
.sym 83663 rvsoc.cpu0.D_actv_pc[6]
.sym 83666 $abc$63009$new_ys__n41_inv_
.sym 83667 $abc$63009$new_n5289_
.sym 83668 rvsoc.data_wst[1]
.sym 83670 $abc$63009$new_ys__n2214_inv_
.sym 83672 rvsoc.data_wdata[21]
.sym 83674 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 83677 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 83678 rvsoc.code_adrs[2]
.sym 83680 $abc$63009$new_n5105_
.sym 83681 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 83682 $abc$63009$new_ys__n7559_
.sym 83683 $abc$63009$new_n5308_
.sym 83684 $abc$63009$new_ys__n11684_
.sym 83685 rvsoc.cpu0.D_actv_pc[2]
.sym 83687 $abc$63009$new_ys__n7567_
.sym 83690 rvsoc.cpu0.E_insn[28]
.sym 83691 $abc$63009$new_ys__n12778_inv_
.sym 83697 $abc$63009$new_n5135_
.sym 83698 $abc$63009$new_n5105_
.sym 83700 rvsoc.mem_vdata[5][11]
.sym 83702 $abc$63009$new_ys__n2789_
.sym 83704 rvsoc.data_adrs[2]
.sym 83705 $abc$63009$new_n5104_
.sym 83706 $abc$63009$new_n5001_
.sym 83707 $abc$63009$new_ys__n2342_inv_
.sym 83708 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 83710 $abc$63009$new_ys__n40_inv_
.sym 83712 rvsoc.data_adrs[2]
.sym 83713 rvsoc.uart0.div[10]
.sym 83714 $abc$63009$new_n5072_
.sym 83715 rvsoc.data_adrs[3]
.sym 83716 $abc$63009$new_n5134_
.sym 83719 rvsoc.mem_vdata[5][10]
.sym 83720 rvsoc.mem_vdata[5][9]
.sym 83721 rvsoc.uart0.status[10]
.sym 83722 rvsoc.spi0.status[22]
.sym 83723 rvsoc.data_adrs[3]
.sym 83724 $abc$63009$new_ys__n11680_
.sym 83725 $abc$63009$new_ys__n37_inv_
.sym 83726 $abc$63009$new_ys__n38_inv_
.sym 83728 $abc$63009$new_n5071_
.sym 83730 rvsoc.mem_vdata[5][10]
.sym 83731 $abc$63009$new_n5105_
.sym 83732 $abc$63009$new_ys__n11680_
.sym 83733 $abc$63009$new_n5104_
.sym 83736 $abc$63009$new_ys__n2342_inv_
.sym 83737 $abc$63009$new_ys__n40_inv_
.sym 83738 $abc$63009$new_ys__n37_inv_
.sym 83739 $abc$63009$new_ys__n38_inv_
.sym 83742 $abc$63009$new_ys__n11680_
.sym 83743 $abc$63009$new_n5072_
.sym 83744 $abc$63009$new_n5071_
.sym 83745 rvsoc.mem_vdata[5][9]
.sym 83748 $abc$63009$new_ys__n37_inv_
.sym 83749 $abc$63009$new_ys__n38_inv_
.sym 83751 $abc$63009$new_ys__n40_inv_
.sym 83754 rvsoc.uart0.div[10]
.sym 83755 rvsoc.data_adrs[3]
.sym 83756 rvsoc.data_adrs[2]
.sym 83757 rvsoc.uart0.status[10]
.sym 83760 $abc$63009$new_n5134_
.sym 83761 $abc$63009$new_n5135_
.sym 83762 rvsoc.mem_vdata[5][11]
.sym 83763 $abc$63009$new_ys__n11680_
.sym 83766 $abc$63009$new_n5001_
.sym 83767 $abc$63009$new_ys__n2789_
.sym 83772 rvsoc.data_adrs[2]
.sym 83773 rvsoc.spi0.status[22]
.sym 83775 rvsoc.data_adrs[3]
.sym 83776 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 83777 rvsoc.clkn
.sym 83779 $abc$63009$new_n5002_
.sym 83780 rvsoc.cpu0.sys_mcause[3]
.sym 83781 $abc$63009$new_n5089_
.sym 83782 $abc$63009$new_n5005_
.sym 83783 $abc$63009$new_n5083_
.sym 83784 $abc$63009$new_n5119_
.sym 83785 $abc$63009$new_n5000_
.sym 83786 $abc$63009$new_n5118_
.sym 83790 $abc$63009$new_n5367_
.sym 83792 rvsoc.data_wdata[28]
.sym 83794 rvsoc.data_wst[3]
.sym 83795 $abc$63009$new_ys__n2342_inv_
.sym 83796 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58065
.sym 83797 $PACKER_GND_NET
.sym 83801 $abc$63009$new_ys__n9200_
.sym 83803 $abc$63009$new_ys__n7556_
.sym 83804 rvsoc.data_wdata[0]
.sym 83805 rvsoc.mem_vdata[5][10]
.sym 83806 $abc$63009$new_ys__n7549_
.sym 83807 rvsoc.data_wdata[2]
.sym 83808 $abc$63009$new_n5063_
.sym 83810 $abc$63009$new_ys__n2820_
.sym 83811 rvsoc.data_wdata[6]
.sym 83812 rvsoc.cpu0.D_op2[9]
.sym 83813 rvsoc.data_adrs[1]
.sym 83814 $abc$63009$new_ys__n3417_
.sym 83820 $abc$63009$new_n5028_
.sym 83821 $abc$63009$new_n5126_
.sym 83822 $abc$63009$new_ys__n7557_
.sym 83823 $abc$63009$new_n5013_
.sym 83824 $abc$63009$new_ys__n7573_
.sym 83825 $abc$63009$new_n5029_
.sym 83826 $abc$63009$new_n5290_
.sym 83828 $abc$63009$new_ys__n7558_
.sym 83832 $abc$63009$new_ys__n2204_inv_
.sym 83833 $abc$63009$new_ys__n7559_
.sym 83834 $abc$63009$new_ys__n7561_
.sym 83835 $abc$63009$new_ys__n7575_
.sym 83836 $abc$63009$new_n4999_
.sym 83838 $abc$63009$new_ys__n7577_
.sym 83842 $abc$63009$new_n5096_
.sym 83844 $abc$63009$new_n4999_
.sym 83845 $abc$63009$new_ys__n7574_
.sym 83846 $abc$63009$new_n5291_
.sym 83851 $abc$63009$new_n5027_
.sym 83853 $abc$63009$new_ys__n7559_
.sym 83854 $abc$63009$new_n5126_
.sym 83855 $abc$63009$new_n5028_
.sym 83856 $abc$63009$new_n5029_
.sym 83859 $abc$63009$new_ys__n2204_inv_
.sym 83860 $abc$63009$new_ys__n7575_
.sym 83861 $abc$63009$new_n5013_
.sym 83862 $abc$63009$new_n5027_
.sym 83865 $abc$63009$new_n5290_
.sym 83868 $abc$63009$new_ys__n2204_inv_
.sym 83871 $abc$63009$new_ys__n7558_
.sym 83872 $abc$63009$new_n5028_
.sym 83873 $abc$63009$new_n5029_
.sym 83874 $abc$63009$new_n5096_
.sym 83877 $abc$63009$new_n4999_
.sym 83878 $abc$63009$new_n5291_
.sym 83879 $abc$63009$new_ys__n7577_
.sym 83880 $abc$63009$new_ys__n7561_
.sym 83883 $abc$63009$new_n5291_
.sym 83884 $abc$63009$new_ys__n7573_
.sym 83885 $abc$63009$new_n4999_
.sym 83886 $abc$63009$new_ys__n7557_
.sym 83889 $abc$63009$new_n5027_
.sym 83890 $abc$63009$new_n5013_
.sym 83891 $abc$63009$new_ys__n7574_
.sym 83892 $abc$63009$new_ys__n2204_inv_
.sym 83895 $abc$63009$new_ys__n7558_
.sym 83896 $abc$63009$new_ys__n7574_
.sym 83897 $abc$63009$new_n5291_
.sym 83898 $abc$63009$new_n4999_
.sym 83902 $abc$63009$new_n4999_
.sym 83903 $abc$63009$new_n5082_
.sym 83904 $abc$63009$new_n5291_
.sym 83905 $abc$63009$new_n4998_
.sym 83906 rvsoc.cpu0.sys_mcause[0]
.sym 83907 $abc$63009$new_n5004_
.sym 83908 $abc$63009$new_n5183_
.sym 83909 $abc$63009$new_n5284_
.sym 83912 $abc$63009$new_n5293_
.sym 83913 rvsoc.data_wdata[0]
.sym 83914 $abc$63009$new_n5028_
.sym 83915 rvsoc.data_wdata[25]
.sym 83921 rvsoc.data_adrs[2]
.sym 83922 rvsoc.cpu0.D_op2[12]
.sym 83923 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 83924 $abc$63009$new_n4255_
.sym 83926 $abc$63009$new_ys__n2204_inv_
.sym 83927 $abc$63009$new_n5289_
.sym 83928 $abc$63009$new_ys__n7574_
.sym 83929 $abc$63009$new_n5004_
.sym 83931 $PACKER_GND_NET
.sym 83932 $abc$63009$new_ys__n7571_
.sym 83933 rvsoc.cpu0.E_funct3[0]
.sym 83934 $abc$63009$new_n5000_
.sym 83936 $abc$63009$new_ys__n7564_
.sym 83937 rvsoc.cpu0.F_next_pc[0]
.sym 83945 $abc$63009$new_ys__n2811_
.sym 83946 $abc$63009$new_n5005_
.sym 83947 $abc$63009$new_ys__n2204_inv_
.sym 83948 $abc$63009$new_n5029_
.sym 83949 $abc$63009$new_n5028_
.sym 83950 $abc$63009$new_n2887_
.sym 83954 $abc$63009$new_ys__n7559_
.sym 83955 $abc$63009$new_ys__n2204_inv_
.sym 83956 $abc$63009$new_ys__n7553_
.sym 83957 $abc$63009$new_n2885_
.sym 83958 $abc$63009$new_n5027_
.sym 83959 $abc$63009$new_n4999_
.sym 83960 $abc$63009$new_n5196_
.sym 83961 $abc$63009$new_ys__n12778_inv_
.sym 83962 $abc$63009$new_n5013_
.sym 83963 $abc$63009$new_ys__n7556_
.sym 83964 $abc$63009$new_n5020_
.sym 83965 $abc$63009$new_ys__n7561_
.sym 83966 $abc$63009$new_ys__n7575_
.sym 83967 $abc$63009$new_n4999_
.sym 83969 $abc$63009$new_n5291_
.sym 83970 $abc$63009$new_ys__n2820_
.sym 83971 $abc$63009$new_ys__n7573_
.sym 83972 $abc$63009$new_n5004_
.sym 83974 $abc$63009$new_ys__n3417_
.sym 83976 $abc$63009$new_n5027_
.sym 83977 $abc$63009$new_n5013_
.sym 83978 $abc$63009$new_ys__n2204_inv_
.sym 83979 $abc$63009$new_ys__n7573_
.sym 83982 $abc$63009$new_n5029_
.sym 83983 $abc$63009$new_n5028_
.sym 83984 $abc$63009$new_n5020_
.sym 83985 $abc$63009$new_ys__n7556_
.sym 83988 $abc$63009$new_ys__n7559_
.sym 83989 $abc$63009$new_n5291_
.sym 83990 $abc$63009$new_n4999_
.sym 83991 $abc$63009$new_ys__n7575_
.sym 83994 $abc$63009$new_ys__n2204_inv_
.sym 83995 $abc$63009$new_ys__n12778_inv_
.sym 83996 $abc$63009$new_n5013_
.sym 83997 $abc$63009$new_ys__n3417_
.sym 84000 $abc$63009$new_ys__n2811_
.sym 84001 $abc$63009$new_n2887_
.sym 84002 $abc$63009$new_ys__n2820_
.sym 84003 $abc$63009$new_n2885_
.sym 84006 $abc$63009$new_n5005_
.sym 84007 $abc$63009$new_ys__n2204_inv_
.sym 84009 $abc$63009$new_n5027_
.sym 84012 $abc$63009$new_n5004_
.sym 84014 $abc$63009$new_ys__n7553_
.sym 84015 $abc$63009$new_n4999_
.sym 84018 $abc$63009$new_n5196_
.sym 84019 $abc$63009$new_ys__n7561_
.sym 84020 $abc$63009$new_n5029_
.sym 84021 $abc$63009$new_n5028_
.sym 84025 $abc$63009$new_n5255_
.sym 84026 $abc$63009$new_n5189_
.sym 84027 $abc$63009$new_n5050_
.sym 84028 $abc$63009$new_n5182_
.sym 84029 $abc$63009$new_n5011_
.sym 84030 $abc$63009$new_n4997_
.sym 84031 rvsoc.cpu0.sys_mcause[31]
.sym 84032 $abc$63009$new_n5056_
.sym 84035 rvsoc.data_wdata[20]
.sym 84036 $abc$63009$new_n5432_
.sym 84038 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 84039 rvsoc.data_adrs[1]
.sym 84040 rvsoc.uart0.div[20]
.sym 84041 rvsoc.cpu0.D_op1[5]
.sym 84043 $PACKER_GND_NET
.sym 84046 rvsoc.data_wdata[6]
.sym 84047 rvsoc.cpu0.D_next_pc[0]
.sym 84048 rvsoc.cpu0.D_op1[8]
.sym 84049 $abc$63009$new_ys__n2789_
.sym 84050 $abc$63009$new_ys__n7566_
.sym 84051 rvsoc.data_wdata[10]
.sym 84052 $abc$63009$new_n5299_
.sym 84053 rvsoc.cpu0.sys_mcause[0]
.sym 84054 rvsoc.spi0.status[22]
.sym 84055 rvsoc.data_wdata[3]
.sym 84056 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 84057 $abc$63009$new_n5830_
.sym 84059 rvsoc.cpu0.E_next_pc[27]
.sym 84060 $abc$63009$new_ys__n7548_
.sym 84066 $abc$63009$new_n5285_
.sym 84068 $abc$63009$new_n5291_
.sym 84070 $abc$63009$new_ys__n7572_
.sym 84071 $abc$63009$new_n5029_
.sym 84073 $abc$63009$new_n5284_
.sym 84074 $abc$63009$new_n4999_
.sym 84075 $abc$63009$new_ys__n7557_
.sym 84076 $abc$63009$new_n5291_
.sym 84077 $abc$63009$new_ys__n7554_
.sym 84078 $abc$63009$new_n5063_
.sym 84079 $abc$63009$new_n5004_
.sym 84081 $abc$63009$new_ys__n9200_
.sym 84082 $abc$63009$new_ys__n7576_
.sym 84085 $abc$63009$new_ys__n7551_
.sym 84089 $abc$63009$new_n5004_
.sym 84090 $abc$63009$new_ys__n9201_
.sym 84091 $abc$63009$new_n5028_
.sym 84093 $abc$63009$new_ys__n7562_
.sym 84094 $abc$63009$new_ys__n7578_
.sym 84095 $abc$63009$new_ys__n7560_
.sym 84096 $abc$63009$new_n5262_
.sym 84099 $abc$63009$new_n5028_
.sym 84100 $abc$63009$new_n5063_
.sym 84101 $abc$63009$new_ys__n7557_
.sym 84102 $abc$63009$new_n5029_
.sym 84105 $abc$63009$new_ys__n7551_
.sym 84106 $abc$63009$new_n5004_
.sym 84107 $abc$63009$new_n4999_
.sym 84111 $abc$63009$new_ys__n7554_
.sym 84112 $abc$63009$new_n4999_
.sym 84114 $abc$63009$new_n5004_
.sym 84117 $abc$63009$new_n4999_
.sym 84118 $abc$63009$new_ys__n7560_
.sym 84119 $abc$63009$new_n5291_
.sym 84120 $abc$63009$new_ys__n7576_
.sym 84123 $abc$63009$new_ys__n7572_
.sym 84124 $abc$63009$new_n5284_
.sym 84125 $abc$63009$new_n5285_
.sym 84126 $abc$63009$new_n5291_
.sym 84129 $abc$63009$new_n5029_
.sym 84130 $abc$63009$new_n5028_
.sym 84131 $abc$63009$new_n5262_
.sym 84132 $abc$63009$new_ys__n9200_
.sym 84135 $abc$63009$new_ys__n7562_
.sym 84136 $abc$63009$new_n4999_
.sym 84137 $abc$63009$new_n5291_
.sym 84138 $abc$63009$new_ys__n7578_
.sym 84141 $abc$63009$new_n4999_
.sym 84142 $abc$63009$new_n5291_
.sym 84143 $abc$63009$new_ys__n9201_
.sym 84144 $abc$63009$new_ys__n9200_
.sym 84148 $abc$63009$new_n5273_
.sym 84149 $abc$63009$new_n5075_
.sym 84150 rvsoc.cpu0.F_actv_pc[17]
.sym 84151 $abc$63009$new_n5108_
.sym 84152 $abc$63009$new_n5035_
.sym 84153 $abc$63009$new_n5327_
.sym 84154 $abc$63009$new_n5208_
.sym 84155 $abc$63009$new_n5049_
.sym 84156 $abc$63009$new_n5283_
.sym 84158 $abc$63009$new_n5421_
.sym 84159 $abc$63009$new_n5283_
.sym 84162 rvsoc.data_wdata[4]
.sym 84165 rvsoc.cpu0.D_next_pc[21]
.sym 84166 $abc$63009$new_ys__n7565_
.sym 84172 $abc$63009$new_n5248_
.sym 84173 $abc$63009$new_n4119_
.sym 84174 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 84175 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 84176 $abc$63009$new_ys__n7578_
.sym 84177 $abc$63009$new_n5028_
.sym 84178 $abc$63009$new_n4997_
.sym 84179 $abc$63009$new_n4119_
.sym 84180 $abc$63009$new_ys__n7567_
.sym 84181 $abc$63009$new_ys__n1872_inv_
.sym 84182 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 84183 $abc$63009$new_n5308_
.sym 84189 $abc$63009$new_n5255_
.sym 84191 rvsoc.cpu0.E_mul_lolo[15]
.sym 84192 $abc$63009$new_n5326_
.sym 84193 $abc$63009$new_ys__n7555_
.sym 84194 $abc$63009$new_n5036_
.sym 84197 $abc$63009$new_n5289_
.sym 84198 rvsoc.cpu0.E_mul_lolo[11]
.sym 84199 $abc$63009$new_n5249_
.sym 84200 rvsoc.cpu0.E_mul_lolo[4]
.sym 84201 $abc$63009$new_ys__n3517_
.sym 84202 $abc$63009$new_n5261_
.sym 84205 $abc$63009$new_n5285_
.sym 84210 $abc$63009$new_n5028_
.sym 84213 $abc$63009$new_n5273_
.sym 84215 rvsoc.data_wdata[3]
.sym 84216 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$51721
.sym 84218 $abc$63009$new_n5327_
.sym 84220 $abc$63009$new_n3311_
.sym 84222 $abc$63009$new_ys__n7555_
.sym 84223 $abc$63009$new_n5289_
.sym 84225 $abc$63009$new_n5028_
.sym 84230 $abc$63009$new_ys__n3517_
.sym 84231 $abc$63009$new_n3311_
.sym 84234 rvsoc.cpu0.E_mul_lolo[15]
.sym 84235 $abc$63009$new_n5036_
.sym 84237 $abc$63009$new_n5028_
.sym 84240 $abc$63009$new_n5028_
.sym 84241 rvsoc.cpu0.E_mul_lolo[4]
.sym 84242 $abc$63009$new_n5036_
.sym 84246 $abc$63009$new_n5255_
.sym 84247 $abc$63009$new_n5273_
.sym 84248 $abc$63009$new_n5261_
.sym 84249 $abc$63009$new_n5249_
.sym 84252 rvsoc.data_wdata[3]
.sym 84259 $abc$63009$new_n5036_
.sym 84260 rvsoc.cpu0.E_mul_lolo[11]
.sym 84261 $abc$63009$new_n5028_
.sym 84265 $abc$63009$new_n5285_
.sym 84266 $abc$63009$new_n5326_
.sym 84267 $abc$63009$new_n5327_
.sym 84268 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$51721
.sym 84269 rvsoc.clkn
.sym 84270 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 84271 $abc$63009$new_n5309_
.sym 84272 $abc$63009$new_n4115_
.sym 84273 $abc$63009$new_n4116_
.sym 84274 rvsoc.cpu0.sys_mcause[15]
.sym 84275 $abc$63009$new_n5336_
.sym 84276 rvsoc.cpu0.sys_mcause[2]
.sym 84277 $abc$63009$new_n5300_
.sym 84278 $abc$63009$new_n4117_
.sym 84279 $abc$63009$new_ys__n9823_inv_
.sym 84281 $abc$63009$new_ys__n3412_
.sym 84282 rvsoc.uart0.status[10]
.sym 84283 rvsoc.cpu0.D_op2[6]
.sym 84284 rvsoc.cpu0.E_mul_lolo[11]
.sym 84286 rvsoc.cpu0.E_mul_lolo[4]
.sym 84287 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 84288 rvsoc.cpu0.D_op1[11]
.sym 84290 rvsoc.cpu0.E_mul_lolo[15]
.sym 84291 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 84292 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 84293 $abc$63009$new_ys__n1792_
.sym 84294 rvsoc.cpu0.E_mul_lolo[1]
.sym 84295 rvsoc.data_wdata[6]
.sym 84296 rvsoc.data_wdata[8]
.sym 84297 $abc$63009$new_n5036_
.sym 84298 $abc$63009$new_ys__n3417_
.sym 84299 rvsoc.cpu0.D_insn_typ[10]
.sym 84300 rvsoc.cpu0.D_op2[5]
.sym 84301 rvsoc.mem_vdata[5][10]
.sym 84302 rvsoc.cpu0.E_mul_lolo[5]
.sym 84303 rvsoc.data_wdata[0]
.sym 84304 rvsoc.cpu0.mul_val[21]
.sym 84305 rvsoc.cpu0.D_op2[0]
.sym 84306 $abc$63009$new_n5325_
.sym 84312 $abc$63009$new_n5285_
.sym 84314 $abc$63009$new_ys__n3417_
.sym 84317 $abc$63009$new_n5309_
.sym 84321 $abc$63009$new_ys__n2789_
.sym 84322 $abc$63009$new_n5299_
.sym 84323 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 84328 $abc$63009$new_n5335_
.sym 84330 rvsoc.data_wdata[20]
.sym 84331 $abc$63009$new_ys__n2204_inv_
.sym 84332 $abc$63009$new_ys__n2343_
.sym 84333 $abc$63009$new_ys__n41_inv_
.sym 84334 $abc$63009$new_n5300_
.sym 84336 rvsoc.data_wdata[2]
.sym 84338 $abc$63009$new_n5301_
.sym 84339 $abc$63009$new_n4119_
.sym 84340 $abc$63009$new_n5336_
.sym 84341 rvsoc.cpu0.sys_mcause[2]
.sym 84343 $abc$63009$new_n5308_
.sym 84345 $abc$63009$new_ys__n2343_
.sym 84346 $abc$63009$new_ys__n41_inv_
.sym 84347 $abc$63009$new_ys__n2789_
.sym 84348 $abc$63009$new_ys__n2204_inv_
.sym 84351 $abc$63009$new_n5309_
.sym 84352 $abc$63009$new_n5285_
.sym 84354 $abc$63009$new_n5308_
.sym 84357 rvsoc.cpu0.sys_mcause[2]
.sym 84359 $abc$63009$new_n4119_
.sym 84366 rvsoc.data_wdata[20]
.sym 84369 $abc$63009$new_n5335_
.sym 84370 $abc$63009$new_n5336_
.sym 84371 $abc$63009$new_n5285_
.sym 84375 $abc$63009$new_ys__n41_inv_
.sym 84376 $abc$63009$new_ys__n2343_
.sym 84377 $abc$63009$new_ys__n2204_inv_
.sym 84378 $abc$63009$new_ys__n3417_
.sym 84384 rvsoc.data_wdata[2]
.sym 84387 $abc$63009$new_n5299_
.sym 84388 $abc$63009$new_n5285_
.sym 84389 $abc$63009$new_n5301_
.sym 84390 $abc$63009$new_n5300_
.sym 84391 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 84392 rvsoc.clkn
.sym 84393 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 84394 $abc$63009$new_n5467_
.sym 84395 $abc$63009$new_n5494_
.sym 84396 $abc$63009$new_n5405_
.sym 84397 $abc$63009$new_n5144_
.sym 84398 $abc$63009$new_n5389_
.sym 84399 $abc$63009$new_n5396_
.sym 84400 rvsoc.uart0.cfg[11]
.sym 84401 $abc$63009$new_n5414_
.sym 84404 $abc$63009$new_n5502_
.sym 84408 $abc$63009$new_ys__n10983_inv_
.sym 84409 rvsoc.cpu0.sys_mcause[15]
.sym 84411 rvsoc.cpu0.D_op1[0]
.sym 84412 $abc$63009$new_ys__n9843_inv_
.sym 84415 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 84418 rvsoc.cpu0.umul_lolo[18]
.sym 84419 $abc$63009$new_n5000_
.sym 84420 rvsoc.cpu0.E_funct3[0]
.sym 84421 $PACKER_GND_NET
.sym 84422 rvsoc.uart0.div[25]
.sym 84423 rvsoc.cpu0.D_actv_pc[8]
.sym 84424 rvsoc.cpu0.F_next_pc[0]
.sym 84425 $abc$63009$new_ys__n7574_
.sym 84426 $abc$63009$new_ys__n2204_inv_
.sym 84427 $abc$63009$new_n5467_
.sym 84428 $auto$alumacc.cc:474:replace_alu$3190.AA[7]
.sym 84429 $abc$63009$new_n5494_
.sym 84439 rvsoc.cpu0.E_mul_lolo[16]
.sym 84443 $abc$63009$new_n5028_
.sym 84446 rvsoc.cpu0.E_mul_lolo[8]
.sym 84447 rvsoc.cpu0.E_mul_lhhl[0]
.sym 84448 $abc$63009$new_n5036_
.sym 84452 rvsoc.cpu0.mul_val[17]
.sym 84455 rvsoc.cpu0.sys_count[0]
.sym 84458 rvsoc.cpu0.mul_val[23]
.sym 84460 rvsoc.cpu0.mul_val[24]
.sym 84461 $PACKER_VCC_NET
.sym 84464 rvsoc.cpu0.mul_val[26]
.sym 84466 rvsoc.cpu0.mul_val[31]
.sym 84468 $abc$63009$new_n5036_
.sym 84469 rvsoc.cpu0.mul_val[23]
.sym 84471 $abc$63009$new_n5028_
.sym 84474 $abc$63009$new_n5028_
.sym 84475 $abc$63009$new_n5036_
.sym 84477 rvsoc.cpu0.mul_val[26]
.sym 84480 $abc$63009$new_n5036_
.sym 84481 $abc$63009$new_n5028_
.sym 84483 rvsoc.cpu0.mul_val[17]
.sym 84486 $abc$63009$new_n5028_
.sym 84487 rvsoc.cpu0.mul_val[31]
.sym 84489 $abc$63009$new_n5036_
.sym 84492 rvsoc.cpu0.sys_count[0]
.sym 84495 $PACKER_VCC_NET
.sym 84499 $abc$63009$new_n5036_
.sym 84500 $abc$63009$new_n5028_
.sym 84501 rvsoc.cpu0.mul_val[24]
.sym 84504 rvsoc.cpu0.E_mul_lolo[16]
.sym 84505 rvsoc.cpu0.E_mul_lhhl[0]
.sym 84506 $abc$63009$new_n5036_
.sym 84507 $abc$63009$new_n5028_
.sym 84510 $abc$63009$new_n5028_
.sym 84511 $abc$63009$new_n5036_
.sym 84513 rvsoc.cpu0.E_mul_lolo[8]
.sym 84515 rvsoc.clka
.sym 84516 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 84517 rvsoc.data_wdata[8]
.sym 84518 $abc$63009$new_ys__n3417_
.sym 84519 $abc$63009$new_n4351_
.sym 84520 $abc$63009$new_n4352_
.sym 84521 rvsoc.cpu0.E_funct3[1]
.sym 84522 $abc$63009$new_n5495_
.sym 84523 $abc$63009$new_n5468_
.sym 84524 rvsoc.cpu0.E_funct3[0]
.sym 84527 rvsoc.data_wdata[16]
.sym 84528 $abc$63009$new_n5439_
.sym 84530 rvsoc.cpu0.umul_lolo[16]
.sym 84531 rvsoc.cpu0.mul_val[30]
.sym 84532 rvsoc.cpu0.E_mul_lolo[8]
.sym 84535 rvsoc.cpu0.F_actv_pc[0]
.sym 84536 rvsoc.cpu0.D_op1[14]
.sym 84537 $abc$63009$new_n5504_
.sym 84538 rvsoc.cpu0.umul_lolo[17]
.sym 84540 $abc$63009$new_ys__n6023_
.sym 84541 $abc$63009$new_n5830_
.sym 84542 $abc$63009$new_ys__n7566_
.sym 84543 rvsoc.cpu0.E_next_pc[27]
.sym 84544 rvsoc.cpu0.D_actv_pc[29]
.sym 84545 $auto$alumacc.cc:474:replace_alu$3190.AA[12]
.sym 84546 rvsoc.spi0.status[22]
.sym 84547 $auto$alumacc.cc:474:replace_alu$3190.AA[10]
.sym 84548 $abc$63009$new_n5443_
.sym 84549 $auto$alumacc.cc:474:replace_alu$3190.AA[14]
.sym 84550 rvsoc.data_wdata[8]
.sym 84551 $auto$alumacc.cc:474:replace_alu$3190.AA[15]
.sym 84552 rvsoc.uart0.status[25]
.sym 84559 $auto$alumacc.cc:474:replace_alu$3190.AA[6]
.sym 84560 $abc$63009$new_ys__n7570_
.sym 84567 $abc$63009$new_ys__n1872_inv_
.sym 84570 rvsoc.cpu0.D_op2[16]
.sym 84578 rvsoc.cpu0.umul_lolo[18]
.sym 84579 $abc$63009$new_n5369_
.sym 84581 rvsoc.cpu0.E_funct3[0]
.sym 84584 rvsoc.cpu0.umul_lolo[17]
.sym 84585 $abc$63009$new_ys__n7574_
.sym 84586 rvsoc.cpu0.umul_lolo[16]
.sym 84587 rvsoc.cpu0.E_funct3[1]
.sym 84588 rvsoc.cpu0.D_op2[0]
.sym 84589 rvsoc.cpu0.D_funct3[1]
.sym 84592 $abc$63009$new_n5369_
.sym 84593 $abc$63009$new_ys__n7570_
.sym 84598 rvsoc.cpu0.E_funct3[1]
.sym 84599 rvsoc.cpu0.E_funct3[0]
.sym 84604 $auto$alumacc.cc:474:replace_alu$3190.AA[6]
.sym 84611 $abc$63009$new_n5369_
.sym 84612 $abc$63009$new_ys__n7574_
.sym 84616 rvsoc.cpu0.umul_lolo[16]
.sym 84624 rvsoc.cpu0.umul_lolo[18]
.sym 84628 rvsoc.cpu0.umul_lolo[17]
.sym 84633 rvsoc.cpu0.D_op2[0]
.sym 84634 rvsoc.cpu0.D_funct3[1]
.sym 84635 rvsoc.cpu0.D_op2[16]
.sym 84636 $abc$63009$new_ys__n1872_inv_
.sym 84637 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 84638 rvsoc.clka
.sym 84640 $abc$63009$new_n5493_
.sym 84641 rvsoc.cpu0.E_mul_lolo[30]
.sym 84642 rvsoc.cpu0.E_mul_lolo[25]
.sym 84643 $abc$63009$new_n5466_
.sym 84644 rvsoc.cpu0.E_mul_lolo[24]
.sym 84645 $abc$63009$new_n5369_
.sym 84646 rvsoc.cpu0.E_mul_lolo[31]
.sym 84647 rvsoc.cpu0.E_next_pc[27]
.sym 84648 rvsoc.cpu0.D_op2[1]
.sym 84651 rvsoc.cpu0.D_op1[0]
.sym 84653 rvsoc.cpu0.D_op1[3]
.sym 84654 rvsoc.cpu0.D_op2[2]
.sym 84655 rvsoc.cpu0.D_op1[13]
.sym 84656 rvsoc.cpu0.D_op2[4]
.sym 84657 rvsoc.cpu0.E_funct3[0]
.sym 84658 rvsoc.cpu0.D_op2[16]
.sym 84659 rvsoc.data_wdata[8]
.sym 84660 $abc$63009$new_ys__n1754_
.sym 84661 rvsoc.cpu0.D_op2[21]
.sym 84662 rvsoc.cpu0.D_next_pc[21]
.sym 84663 $auto$alumacc.cc:474:replace_alu$3190.AA[6]
.sym 84664 $abc$63009$new_n5248_
.sym 84665 $abc$63009$new_ys__n7567_
.sym 84666 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 84667 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 84668 $abc$63009$new_ys__n7578_
.sym 84669 $abc$63009$new_n5396_
.sym 84670 $abc$63009$new_n4997_
.sym 84672 $abc$63009$new_n4119_
.sym 84673 rvsoc.code_adrs[24]
.sym 84674 $abc$63009$new_ys__n1872_inv_
.sym 84681 $abc$63009$new_n5423_
.sym 84682 $abc$63009$new_n5422_
.sym 84683 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$30643
.sym 84684 $abc$63009$new_n5458_
.sym 84685 $abc$63009$new_ys__n7563_inv_
.sym 84687 $abc$63009$new_ys__n7576_
.sym 84688 $abc$63009$new_n5362_
.sym 84689 $abc$63009$new_ys__n2204_inv_
.sym 84690 $abc$63009$new_ys__n3417_
.sym 84691 $abc$63009$new_n5459_
.sym 84692 rvsoc.code_adrs[0]
.sym 84693 $abc$63009$new_n5378_
.sym 84695 rvsoc.cpu0.D_op2[6]
.sym 84696 $abc$63009$new_n5362_
.sym 84699 $abc$63009$new_n5370_
.sym 84700 $abc$63009$new_ys__n1872_inv_
.sym 84701 $abc$63009$new_n5377_
.sym 84702 $abc$63009$new_n5369_
.sym 84703 $abc$63009$new_ys__n6254_
.sym 84706 rvsoc.cpu0.D_op2[14]
.sym 84707 $abc$63009$new_n5001_
.sym 84709 $abc$63009$new_ys__n7565_
.sym 84710 $abc$63009$new_n5369_
.sym 84714 $abc$63009$new_n5370_
.sym 84715 $abc$63009$new_n5369_
.sym 84716 $abc$63009$new_ys__n7576_
.sym 84720 $abc$63009$new_n5458_
.sym 84721 $abc$63009$new_n5362_
.sym 84722 $abc$63009$new_n5459_
.sym 84723 $abc$63009$new_n5370_
.sym 84726 $abc$63009$new_ys__n7563_inv_
.sym 84727 $abc$63009$new_ys__n2204_inv_
.sym 84728 $abc$63009$new_ys__n3417_
.sym 84729 $abc$63009$new_n5001_
.sym 84733 rvsoc.code_adrs[0]
.sym 84738 $abc$63009$new_n5369_
.sym 84739 $abc$63009$new_ys__n7565_
.sym 84740 $abc$63009$new_n5370_
.sym 84744 $abc$63009$new_n5362_
.sym 84746 $abc$63009$new_n5378_
.sym 84747 $abc$63009$new_n5377_
.sym 84750 rvsoc.cpu0.D_op2[14]
.sym 84751 rvsoc.cpu0.D_op2[6]
.sym 84752 $abc$63009$new_ys__n6254_
.sym 84753 $abc$63009$new_ys__n1872_inv_
.sym 84756 $abc$63009$new_n5422_
.sym 84757 $abc$63009$new_n5423_
.sym 84758 $abc$63009$new_n5362_
.sym 84759 $abc$63009$new_n5370_
.sym 84760 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$30643
.sym 84761 rvsoc.clka
.sym 84762 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 84763 $abc$63009$new_n5404_
.sym 84764 $abc$63009$new_n5395_
.sym 84765 $abc$63009$new_ys__n1740_
.sym 84766 $abc$63009$new_n5431_
.sym 84767 $abc$63009$new_n5413_
.sym 84768 $abc$63009$new_n5859_
.sym 84769 $abc$63009$new_n5390_
.sym 84770 rvsoc.spi0.log2div[1]
.sym 84773 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58065
.sym 84774 rvsoc.cpu0.D_insn_typ[10]
.sym 84775 rvsoc.data_wdata[9]
.sym 84777 rvsoc.cpu0.umul_lohi[0]
.sym 84779 $abc$63009$new_n5457_
.sym 84781 rvsoc.cpu0.D_op1[2]
.sym 84783 $abc$63009$new_ys__n7576_
.sym 84784 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 84787 $abc$63009$new_n5325_
.sym 84789 $abc$63009$new_n5036_
.sym 84790 $abc$63009$new_n5859_
.sym 84792 rvsoc.cpu0.D_op2[14]
.sym 84793 rvsoc.data_wdata[6]
.sym 84794 $abc$63009$new_n5036_
.sym 84795 rvsoc.data_wdata[0]
.sym 84796 rvsoc.cpu0.D_op2[5]
.sym 84797 $abc$63009$new_n5036_
.sym 84804 $abc$63009$new_ys__n7577_
.sym 84806 $abc$63009$new_n5370_
.sym 84808 $abc$63009$new_ys__n7573_
.sym 84809 $abc$63009$new_n5369_
.sym 84810 $abc$63009$new_n5036_
.sym 84811 rvsoc.code_adrs[0]
.sym 84812 $abc$63009$new_n5028_
.sym 84813 $abc$63009$new_ys__n7564_
.sym 84814 $abc$63009$new_n5370_
.sym 84815 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 84817 $abc$63009$new_ys__n9201_
.sym 84823 $abc$63009$new_ys__n7572_
.sym 84824 $abc$63009$new_n5289_
.sym 84828 $abc$63009$new_ys__n7555_
.sym 84833 rvsoc.cpu0.mul_val[29]
.sym 84837 $abc$63009$new_n5370_
.sym 84838 $abc$63009$new_n5369_
.sym 84839 $abc$63009$new_ys__n7573_
.sym 84843 $abc$63009$new_n5370_
.sym 84844 $abc$63009$new_ys__n7577_
.sym 84845 $abc$63009$new_n5369_
.sym 84849 $abc$63009$new_ys__n7564_
.sym 84850 $abc$63009$new_n5369_
.sym 84852 $abc$63009$new_n5370_
.sym 84855 rvsoc.code_adrs[0]
.sym 84861 $abc$63009$new_n5036_
.sym 84863 rvsoc.cpu0.mul_val[29]
.sym 84864 $abc$63009$new_n5028_
.sym 84867 $abc$63009$new_ys__n7572_
.sym 84869 $abc$63009$new_n5369_
.sym 84870 $abc$63009$new_n5370_
.sym 84874 $abc$63009$new_n5370_
.sym 84875 $abc$63009$new_ys__n9201_
.sym 84876 $abc$63009$new_n5369_
.sym 84879 $abc$63009$new_ys__n7555_
.sym 84881 $abc$63009$new_n5028_
.sym 84882 $abc$63009$new_n5289_
.sym 84883 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 84884 rvsoc.clka
.sym 84886 $abc$63009$new_n5394_
.sym 84887 $abc$63009$new_n5386_
.sym 84888 rvsoc.cpu0.sys_mcause[30]
.sym 84889 $abc$63009$new_n4165_
.sym 84890 $abc$63009$new_n5403_
.sym 84891 $abc$63009$new_n5412_
.sym 84892 rvsoc.cpu0.sys_mcause[24]
.sym 84893 $abc$63009$new_n5385_
.sym 84897 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 84898 rvsoc.cpu0.umul_lohi[9]
.sym 84899 rvsoc.cpu0.sys_mcause[25]
.sym 84900 rvsoc.cpu0.D_op1[0]
.sym 84901 rvsoc.data_wdata[1]
.sym 84902 rvsoc.cpu0.umul_lohi[5]
.sym 84904 rvsoc.cpu0.umul_lohi[11]
.sym 84905 $abc$63009$new_ys__n10983_inv_
.sym 84906 rvsoc.cpu0.D_op2[13]
.sym 84907 rvsoc.data_adrs[2]
.sym 84910 rvsoc.cpu0.D_actv_pc[8]
.sym 84911 rvsoc.data_adrs[3]
.sym 84912 rvsoc.data_wdata[28]
.sym 84914 rvsoc.uart0.div[25]
.sym 84915 rvsoc.cpu0.D_op2[3]
.sym 84917 rvsoc.cpu0.D_op2[28]
.sym 84918 $abc$63009$new_ys__n2204_inv_
.sym 84919 $abc$63009$new_n5394_
.sym 84920 $abc$63009$new_n5430_
.sym 84921 $abc$63009$new_ys__n7731_inv_
.sym 84927 $abc$63009$new_n5504_
.sym 84928 $abc$63009$new_n5489_
.sym 84929 $abc$63009$new_ys__n7723_inv_
.sym 84931 $abc$63009$new_n5488_
.sym 84932 $abc$63009$new_n5433_
.sym 84933 $abc$63009$new_ys__n3409_
.sym 84934 $abc$63009$new_n5362_
.sym 84935 $abc$63009$new_n5505_
.sym 84936 $abc$63009$new_n5440_
.sym 84937 $abc$63009$new_n5368_
.sym 84938 $abc$63009$new_n5431_
.sym 84939 $abc$63009$new_n5485_
.sym 84940 $abc$63009$new_n5444_
.sym 84941 $abc$63009$new_n5503_
.sym 84942 $abc$63009$new_n5362_
.sym 84943 rvsoc.code_adrs[24]
.sym 84945 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 84947 $abc$63009$new_n5367_
.sym 84948 $abc$63009$new_ys__n7728_inv_
.sym 84949 $abc$63009$new_n5036_
.sym 84950 $abc$63009$new_n5036_
.sym 84951 $abc$63009$new_n5432_
.sym 84954 $abc$63009$new_n5364_
.sym 84955 $abc$63009$new_n5443_
.sym 84960 $abc$63009$new_n5444_
.sym 84961 $abc$63009$new_n5443_
.sym 84962 $abc$63009$new_n5440_
.sym 84963 $abc$63009$new_n5362_
.sym 84966 $abc$63009$new_n5433_
.sym 84967 $abc$63009$new_n5362_
.sym 84968 $abc$63009$new_n5432_
.sym 84969 $abc$63009$new_n5431_
.sym 84972 $abc$63009$new_n5488_
.sym 84973 $abc$63009$new_n5489_
.sym 84974 $abc$63009$new_n5362_
.sym 84975 $abc$63009$new_n5485_
.sym 84979 $abc$63009$new_ys__n7723_inv_
.sym 84980 $abc$63009$new_n5036_
.sym 84981 $abc$63009$new_ys__n3409_
.sym 84984 $abc$63009$new_n5367_
.sym 84985 $abc$63009$new_n5368_
.sym 84986 $abc$63009$new_n5364_
.sym 84987 $abc$63009$new_n5362_
.sym 84993 rvsoc.code_adrs[24]
.sym 84996 $abc$63009$new_ys__n3409_
.sym 84997 $abc$63009$new_ys__n7728_inv_
.sym 84998 $abc$63009$new_n5036_
.sym 85002 $abc$63009$new_n5503_
.sym 85003 $abc$63009$new_n5504_
.sym 85004 $abc$63009$new_n5505_
.sym 85005 $abc$63009$new_n5362_
.sym 85006 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 85007 rvsoc.clka
.sym 85009 rvsoc.cpu0.D_actv_pc[30]
.sym 85010 rvsoc.cpu0.D_next_pc[27]
.sym 85011 $abc$63009$new_n4777_
.sym 85012 $abc$63009$new_n4819_
.sym 85013 $abc$63009$new_ys__n1477_
.sym 85014 $abc$63009$new_ys__n1392_inv_
.sym 85015 rvsoc.cpu0.D_actv_pc[8]
.sym 85016 $abc$63009$new_n4820_
.sym 85017 $PACKER_GND_NET
.sym 85019 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 85020 $PACKER_GND_NET
.sym 85022 rvsoc.cpu0.umul_lohi[22]
.sym 85023 $abc$63009$new_ys__n7723_inv_
.sym 85024 $abc$63009$new_n4165_
.sym 85025 rvsoc.cpu0.D_op1[11]
.sym 85026 $abc$63009$new_n5385_
.sym 85028 rvsoc.cpu0.umul_lolo[20]
.sym 85029 rvsoc.cpu0.sys_mcause[22]
.sym 85030 rvsoc.cpu0.umul_lohi[17]
.sym 85033 $abc$63009$new_n5830_
.sym 85034 $abc$63009$new_ys__n7728_inv_
.sym 85035 $abc$63009$new_n5182_
.sym 85036 rvsoc.cpu0.D_actv_pc[29]
.sym 85037 $abc$63009$new_ys__n3409_
.sym 85038 rvsoc.spi0.status[22]
.sym 85039 $abc$63009$new_n5412_
.sym 85040 rvsoc.cpu0.F_actv_pc[24]
.sym 85041 $abc$63009$new_n5443_
.sym 85042 rvsoc.cpu0.D_op2[24]
.sym 85043 rvsoc.cpu0.D_op1[8]
.sym 85044 rvsoc.uart0.status[25]
.sym 85052 $abc$63009$new_ys__n1873_inv_
.sym 85054 $abc$63009$new_ys__n2343_
.sym 85060 $abc$63009$new_n5859_
.sym 85061 $abc$63009$new_n5036_
.sym 85062 $abc$63009$new_ys__n7736_inv_
.sym 85064 $abc$63009$new_n5036_
.sym 85065 $abc$63009$new_ys__n5402_inv_
.sym 85066 $abc$63009$new_ys__n7726_inv_
.sym 85067 $abc$63009$new_ys__n41_inv_
.sym 85068 $abc$63009$new_ys__n3412_
.sym 85069 $abc$63009$new_ys__n7738_inv_
.sym 85071 $abc$63009$new_ys__n2204_inv_
.sym 85072 $abc$63009$new_ys__n3409_
.sym 85074 $abc$63009$new_ys__n7730_inv_
.sym 85075 $abc$63009$new_ys__n7727_inv_
.sym 85076 $abc$63009$new_n5860_
.sym 85081 $abc$63009$new_ys__n7731_inv_
.sym 85083 $abc$63009$new_ys__n3409_
.sym 85085 $abc$63009$new_n5036_
.sym 85086 $abc$63009$new_ys__n7738_inv_
.sym 85090 $abc$63009$new_ys__n7731_inv_
.sym 85091 $abc$63009$new_n5036_
.sym 85092 $abc$63009$new_ys__n3409_
.sym 85095 $abc$63009$new_ys__n7726_inv_
.sym 85096 $abc$63009$new_n5036_
.sym 85097 $abc$63009$new_ys__n3409_
.sym 85101 $abc$63009$new_n5859_
.sym 85102 $abc$63009$new_ys__n5402_inv_
.sym 85103 $abc$63009$new_n5860_
.sym 85104 $abc$63009$new_ys__n1873_inv_
.sym 85107 $abc$63009$new_ys__n3409_
.sym 85109 $abc$63009$new_n5036_
.sym 85110 $abc$63009$new_ys__n7736_inv_
.sym 85114 $abc$63009$new_n5036_
.sym 85115 $abc$63009$new_ys__n7730_inv_
.sym 85116 $abc$63009$new_ys__n3409_
.sym 85119 $abc$63009$new_ys__n2343_
.sym 85120 $abc$63009$new_ys__n41_inv_
.sym 85121 $abc$63009$new_ys__n3412_
.sym 85122 $abc$63009$new_ys__n2204_inv_
.sym 85125 $abc$63009$new_n5036_
.sym 85126 $abc$63009$new_ys__n7727_inv_
.sym 85128 $abc$63009$new_ys__n3409_
.sym 85129 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 85130 rvsoc.clka
.sym 85132 $abc$63009$new_n5114_
.sym 85133 rvsoc.uart0.status[7]
.sym 85134 $abc$63009$new_n5115_
.sym 85135 rvsoc.cpu0.umul_lhhl[0]
.sym 85136 rvsoc.uart0.status[22]
.sym 85137 $abc$63009$new_n5936_
.sym 85138 $abc$63009$new_n5830_
.sym 85139 $abc$63009$new_n3187_
.sym 85142 $abc$63009$new_ys__n41_inv_
.sym 85144 rvsoc.cpu0.umul_lohi[13]
.sym 85145 rvsoc.cpu0.D_op2[21]
.sym 85146 $abc$63009$new_ys__n1873_inv_
.sym 85148 rvsoc.cpu0.umul_lohi[21]
.sym 85149 $auto$alumacc.cc:474:replace_alu$3190.AA[13]
.sym 85152 rvsoc.cpu0.D_op1[12]
.sym 85153 $abc$63009$new_ys__n5402_inv_
.sym 85155 rvsoc.cpu0.D_op2[21]
.sym 85156 $abc$63009$new_n3616_
.sym 85157 $abc$63009$new_n4119_
.sym 85158 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 85159 rvsoc.data_wdata[17]
.sym 85160 rvsoc.cpu0.D_op2[11]
.sym 85161 rvsoc.data_wdata[0]
.sym 85162 $abc$63009$new_n4997_
.sym 85163 rvsoc.data_wdata[18]
.sym 85164 rvsoc.data_wdata[31]
.sym 85165 rvsoc.cpu0.add_op12[15]
.sym 85166 $PACKER_GND_NET
.sym 85167 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 85173 $PACKER_GND_NET
.sym 85180 $abc$63009$new_n5036_
.sym 85181 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[8]
.sym 85184 rvsoc.cpu0.E_op2[31]
.sym 85187 $abc$63009$new_ys__n3409_
.sym 85188 $abc$63009$new_n5281_
.sym 85191 $abc$63009$new_n5293_
.sym 85193 $abc$63009$new_ys__n6936_
.sym 85196 $abc$63009$new_n5283_
.sym 85200 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 85203 $abc$63009$new_n5280_
.sym 85208 $PACKER_GND_NET
.sym 85213 $PACKER_GND_NET
.sym 85218 $PACKER_GND_NET
.sym 85225 $PACKER_GND_NET
.sym 85230 $PACKER_GND_NET
.sym 85236 $abc$63009$new_n5280_
.sym 85237 $abc$63009$new_n5293_
.sym 85238 $abc$63009$new_n5283_
.sym 85239 $abc$63009$new_ys__n6936_
.sym 85242 $abc$63009$new_n5281_
.sym 85245 $abc$63009$new_ys__n3409_
.sym 85248 $abc$63009$new_n5036_
.sym 85249 $abc$63009$new_ys__n6936_
.sym 85250 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[8]
.sym 85251 rvsoc.cpu0.E_op2[31]
.sym 85252 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 85253 rvsoc.clkn
.sym 85257 $abc$63009$new_n3666_
.sym 85259 rvsoc.cpu0.D_op2[24]
.sym 85261 $abc$63009$new_n3680_
.sym 85262 rvsoc.cpu0.D_op2[31]
.sym 85266 $abc$63009$new_n5839_
.sym 85267 rvsoc.cpu0.umul_hilo[0]
.sym 85268 rvsoc.uart0.div[22]
.sym 85269 rvsoc.cpu0.umul_lohi[25]
.sym 85272 rvsoc.cpu0.umul_lohi[7]
.sym 85273 rvsoc.cpu0.umul_lohi[3]
.sym 85274 rvsoc.cpu0.umul_lohi[2]
.sym 85275 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 85276 rvsoc.cpu0.umul_lohi[1]
.sym 85277 rvsoc.cpu0.umul_lohi[0]
.sym 85278 rvsoc.cpu0.umul_lohi[6]
.sym 85279 rvsoc.cpu0.D_op2[26]
.sym 85280 rvsoc.cpu0.D_op2[24]
.sym 85281 $abc$63009$new_n5036_
.sym 85282 $abc$63009$new_n5036_
.sym 85284 $abc$63009$new_n5325_
.sym 85285 rvsoc.cpu0.D_op2[5]
.sym 85286 rvsoc.cpu0.D_op2[31]
.sym 85287 rvsoc.data_wdata[0]
.sym 85288 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[12]
.sym 85289 rvsoc.cpu0.D_op2[23]
.sym 85290 rvsoc.data_wdata[22]
.sym 85296 $abc$63009$new_ys__n6023_
.sym 85297 $abc$63009$new_ys__n5396_inv_
.sym 85298 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[0]
.sym 85299 rvsoc.cpu0.D_actv_pc[0]
.sym 85300 $abc$63009$new_ys__n3409_
.sym 85301 $abc$63009$new_ys__n6928_
.sym 85302 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[3]
.sym 85303 $abc$63009$new_n4115_
.sym 85306 $abc$63009$new_n5036_
.sym 85308 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[0]
.sym 85309 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[0]
.sym 85311 $abc$63009$new_n5037_
.sym 85312 $abc$63009$new_ys__n1880_inv_
.sym 85313 rvsoc.cpu0.mulhu_val[0]
.sym 85314 $abc$63009$new_ys__n6931_
.sym 85316 $abc$63009$new_n5834_
.sym 85318 rvsoc.cpu0.E_op2[31]
.sym 85319 rvsoc.cpu0.D_insn_typ[10]
.sym 85321 $PACKER_VCC_NET
.sym 85322 $abc$63009$new_n4997_
.sym 85323 rvsoc.cpu0.E_op1[31]
.sym 85325 rvsoc.cpu0.add_op12[15]
.sym 85326 rvsoc.cpu0.E_op2[31]
.sym 85327 $abc$63009$new_ys__n1873_inv_
.sym 85329 $abc$63009$new_ys__n6023_
.sym 85330 rvsoc.cpu0.D_insn_typ[10]
.sym 85331 $abc$63009$new_n5834_
.sym 85332 $abc$63009$new_n4115_
.sym 85335 $abc$63009$new_ys__n6928_
.sym 85336 $abc$63009$new_ys__n3409_
.sym 85337 $abc$63009$new_n4997_
.sym 85338 $abc$63009$new_n5037_
.sym 85341 $PACKER_VCC_NET
.sym 85342 rvsoc.cpu0.mulhu_val[0]
.sym 85344 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[0]
.sym 85347 $abc$63009$new_n5036_
.sym 85348 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[3]
.sym 85349 rvsoc.cpu0.E_op2[31]
.sym 85350 $abc$63009$new_ys__n6931_
.sym 85353 $abc$63009$new_ys__n1880_inv_
.sym 85354 $abc$63009$new_ys__n5396_inv_
.sym 85355 $abc$63009$new_ys__n1873_inv_
.sym 85356 rvsoc.cpu0.D_actv_pc[0]
.sym 85359 rvsoc.cpu0.mulhu_val[0]
.sym 85360 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[0]
.sym 85362 rvsoc.cpu0.E_op1[31]
.sym 85365 rvsoc.cpu0.add_op12[15]
.sym 85371 $abc$63009$new_n5036_
.sym 85372 rvsoc.cpu0.E_op2[31]
.sym 85373 $abc$63009$new_ys__n6928_
.sym 85374 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[0]
.sym 85375 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 85376 rvsoc.clka
.sym 85378 $abc$63009$new_n3654_
.sym 85379 rvsoc.cpu0.D_op2[18]
.sym 85380 $abc$63009$new_n3664_
.sym 85381 rvsoc.cpu0.D_op2[23]
.sym 85382 $abc$63009$new_n3658_
.sym 85383 $abc$63009$new_n3670_
.sym 85384 rvsoc.cpu0.D_op2[26]
.sym 85385 rvsoc.cpu0.D_op2[20]
.sym 85388 $abc$63009$new_ys__n44_
.sym 85390 rvsoc.data_wdata[0]
.sym 85391 rvsoc.data_wdata[29]
.sym 85393 rvsoc.cpu0.D_op2[22]
.sym 85394 $abc$63009$new_ys__n10315_
.sym 85395 rvsoc.cpu0.D_op2[31]
.sym 85397 rvsoc.cpu0.umul_lohi[10]
.sym 85398 rvsoc.cpu0.umul_lohi[15]
.sym 85400 rvsoc.cpu0.umul_lohi[8]
.sym 85401 rvsoc.cpu0.umul_lohi[14]
.sym 85403 $abc$63009$new_ys__n2827_
.sym 85404 rvsoc.data_wdata[28]
.sym 85405 $abc$63009$new_n5430_
.sym 85406 $abc$63009$new_ys__n2827_
.sym 85407 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[16]
.sym 85408 $abc$63009$new_ys__n10339_
.sym 85409 rvsoc.cpu0.D_op2[28]
.sym 85410 $abc$63009$new_n3640_
.sym 85411 $abc$63009$new_n5394_
.sym 85412 rvsoc.cpu0.cpu_rs2[20]
.sym 85413 rvsoc.cpu0.D_op2[18]
.sym 85420 $abc$63009$new_n4343_
.sym 85421 $abc$63009$new_ys__n1873_inv_
.sym 85422 $abc$63009$new_n5328_
.sym 85423 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[16]
.sym 85428 $abc$63009$new_ys__n3409_
.sym 85429 $abc$63009$new_n4092_
.sym 85430 $abc$63009$new_n4108_
.sym 85435 $PACKER_GND_NET
.sym 85437 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 85438 $abc$63009$new_ys__n6944_
.sym 85441 $abc$63009$new_ys__n1274_
.sym 85442 $abc$63009$new_n5036_
.sym 85444 $abc$63009$new_n5325_
.sym 85445 $abc$63009$new_ys__n6940_
.sym 85446 rvsoc.cpu0.E_op2[31]
.sym 85447 $abc$63009$new_n5839_
.sym 85448 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[12]
.sym 85449 $abc$63009$new_ys__n11531_
.sym 85452 $PACKER_GND_NET
.sym 85458 $abc$63009$new_ys__n11531_
.sym 85459 $abc$63009$new_ys__n1274_
.sym 85460 $abc$63009$new_n4343_
.sym 85461 $abc$63009$new_ys__n1873_inv_
.sym 85464 $abc$63009$new_ys__n1274_
.sym 85465 $abc$63009$new_n4092_
.sym 85466 $abc$63009$new_n4108_
.sym 85467 $abc$63009$new_n5839_
.sym 85470 $abc$63009$new_n5036_
.sym 85471 rvsoc.cpu0.E_op2[31]
.sym 85472 $abc$63009$new_ys__n6940_
.sym 85473 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[12]
.sym 85478 $PACKER_GND_NET
.sym 85482 $abc$63009$new_ys__n6944_
.sym 85483 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[16]
.sym 85485 rvsoc.cpu0.E_op2[31]
.sym 85488 $PACKER_GND_NET
.sym 85494 $abc$63009$new_ys__n6940_
.sym 85495 $abc$63009$new_n5325_
.sym 85496 $abc$63009$new_n5328_
.sym 85497 $abc$63009$new_ys__n3409_
.sym 85498 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 85499 rvsoc.clka
.sym 85501 $abc$63009$new_n3676_
.sym 85502 $abc$63009$new_ys__n3279_inv_
.sym 85503 $abc$63009$new_n3678_
.sym 85504 $abc$63009$new_n3674_
.sym 85505 $abc$63009$new_n5424_
.sym 85506 $abc$63009$new_n3672_
.sym 85507 $abc$63009$new_ys__n3287_inv_
.sym 85508 rvsoc.cpu0.D_op2[29]
.sym 85513 rvsoc.cpu0.sys_mcause[22]
.sym 85514 rvsoc.cpu0.D_op2[26]
.sym 85515 $abc$63009$new_ys__n7723_inv_
.sym 85516 rvsoc.cpu0.D_op2[23]
.sym 85517 $abc$63009$new_n4092_
.sym 85518 rvsoc.cpu0.D_op2[20]
.sym 85519 rvsoc.cpu0.umul_lohi[23]
.sym 85520 rvsoc.data_wdata[23]
.sym 85521 rvsoc.cpu0.umul_lohi[16]
.sym 85522 rvsoc.cpu0.umul_lohi[19]
.sym 85523 rvsoc.cpu0.sys_mcause[11]
.sym 85524 rvsoc.cpu0.umul_lohi[18]
.sym 85525 $abc$63009$new_ys__n3409_
.sym 85526 $abc$63009$new_ys__n3400_
.sym 85527 $abc$63009$new_n5412_
.sym 85528 rvsoc.data_wdata[30]
.sym 85529 $abc$63009$new_ys__n3409_
.sym 85530 $abc$63009$new_ys__n3287_inv_
.sym 85531 rvsoc.data_wdata[29]
.sym 85533 rvsoc.cpu0.D_op2[26]
.sym 85534 $abc$63009$new_ys__n2953_inv_
.sym 85535 $abc$63009$new_ys__n11531_
.sym 85536 rvsoc.cpu0.E_op2[31]
.sym 85542 $abc$63009$new_n5427_
.sym 85543 $abc$63009$new_n5481_
.sym 85544 $abc$63009$new_n5372_
.sym 85546 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 85548 rvsoc.cpu0.E_op2[31]
.sym 85550 $abc$63009$new_ys__n3400_
.sym 85551 $abc$63009$new_n5474_
.sym 85552 $abc$63009$new_n5376_
.sym 85553 $abc$63009$new_n5379_
.sym 85554 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[23]
.sym 85555 $abc$63009$new_n5361_
.sym 85557 $abc$63009$new_n5381_
.sym 85559 $abc$63009$new_n5420_
.sym 85560 rvsoc.data_wdata[22]
.sym 85561 $abc$63009$new_ys__n6944_
.sym 85562 $abc$63009$new_n5424_
.sym 85563 $abc$63009$new_ys__n6951_
.sym 85564 rvsoc.data_wdata[28]
.sym 85565 $abc$63009$new_n5430_
.sym 85566 $abc$63009$new_ys__n3409_
.sym 85567 $abc$63009$new_n5421_
.sym 85569 $abc$63009$new_n5360_
.sym 85570 $abc$63009$new_n5426_
.sym 85571 $abc$63009$new_ys__n3409_
.sym 85572 rvsoc.data_wdata[16]
.sym 85573 $abc$63009$new_n5045_
.sym 85575 rvsoc.cpu0.E_op2[31]
.sym 85576 $abc$63009$new_ys__n6951_
.sym 85578 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[23]
.sym 85581 $abc$63009$new_ys__n3409_
.sym 85582 $abc$63009$new_n5421_
.sym 85583 $abc$63009$new_n5426_
.sym 85584 $abc$63009$new_n5424_
.sym 85587 $abc$63009$new_n5427_
.sym 85588 $abc$63009$new_n5420_
.sym 85589 rvsoc.data_wdata[22]
.sym 85590 $abc$63009$new_ys__n3400_
.sym 85593 $abc$63009$new_ys__n6944_
.sym 85594 $abc$63009$new_n5045_
.sym 85595 $abc$63009$new_ys__n3409_
.sym 85596 $abc$63009$new_n5361_
.sym 85599 $abc$63009$new_n5379_
.sym 85600 $abc$63009$new_ys__n3409_
.sym 85601 $abc$63009$new_n5381_
.sym 85602 $abc$63009$new_n5376_
.sym 85605 $abc$63009$new_ys__n3400_
.sym 85606 $abc$63009$new_n5474_
.sym 85607 $abc$63009$new_n5481_
.sym 85608 rvsoc.data_wdata[28]
.sym 85611 $abc$63009$new_ys__n3409_
.sym 85612 $abc$63009$new_ys__n6951_
.sym 85613 $abc$63009$new_n5045_
.sym 85614 $abc$63009$new_n5430_
.sym 85617 rvsoc.data_wdata[16]
.sym 85618 $abc$63009$new_n5360_
.sym 85619 $abc$63009$new_ys__n3400_
.sym 85620 $abc$63009$new_n5372_
.sym 85622 rvsoc.clka
.sym 85623 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 85624 $abc$63009$new_n5465_
.sym 85625 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[11]
.sym 85626 $abc$63009$new_n5471_
.sym 85627 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[7]
.sym 85628 $abc$63009$new_n5426_
.sym 85629 $abc$63009$new_ys__n2956_inv_
.sym 85630 $abc$63009$new_ys__n6950_
.sym 85631 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[1]
.sym 85637 rvsoc.cpu0.umul_lohi[24]
.sym 85638 rvsoc.cpu0.D_op1[6]
.sym 85639 rvsoc.cpu0.umul_lohi[31]
.sym 85641 rvsoc.cpu0.D_op2[29]
.sym 85643 rvsoc.cpu0.umul_lohi[26]
.sym 85648 $abc$63009$new_n3616_
.sym 85649 $abc$63009$new_ys__n6951_
.sym 85650 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 85652 rvsoc.cpu0.D_op2[11]
.sym 85653 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[1]
.sym 85654 $abc$63009$new_ys__n2807_
.sym 85655 $abc$63009$new_n3616_
.sym 85656 rvsoc.data_wdata[18]
.sym 85658 rvsoc.cpu0.D_op2[29]
.sym 85659 rvsoc.data_wdata[17]
.sym 85665 rvsoc.cpu0.E_op2[31]
.sym 85666 $abc$63009$new_ys__n3395_
.sym 85668 rvsoc.data_wdata[28]
.sym 85669 rvsoc.data_wdata[23]
.sym 85672 $abc$63009$new_n5046_
.sym 85673 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[17]
.sym 85674 $abc$63009$new_ys__n3395_
.sym 85675 $abc$63009$new_n5045_
.sym 85677 rvsoc.data_wdata[22]
.sym 85679 $abc$63009$new_ys__n6947_
.sym 85680 $abc$63009$new_n5046_
.sym 85681 $abc$63009$new_n5394_
.sym 85682 rvsoc.cpu0.mulhu_val[17]
.sym 85683 rvsoc.data_wdata[17]
.sym 85685 $abc$63009$new_ys__n3409_
.sym 85686 rvsoc.cpu0.mulhu_val[22]
.sym 85687 $abc$63009$new_n5036_
.sym 85688 rvsoc.cpu0.mulhu_val[28]
.sym 85689 rvsoc.cpu0.mulhu_val[23]
.sym 85691 $abc$63009$new_ys__n6945_
.sym 85693 rvsoc.cpu0.mulhu_val[16]
.sym 85694 rvsoc.data_wdata[16]
.sym 85698 $abc$63009$new_ys__n3395_
.sym 85699 rvsoc.data_wdata[22]
.sym 85700 $abc$63009$new_n5046_
.sym 85701 rvsoc.cpu0.mulhu_val[22]
.sym 85704 rvsoc.data_wdata[28]
.sym 85705 $abc$63009$new_n5046_
.sym 85706 rvsoc.cpu0.mulhu_val[28]
.sym 85707 $abc$63009$new_ys__n3395_
.sym 85710 rvsoc.data_wdata[16]
.sym 85711 $abc$63009$new_n5046_
.sym 85712 $abc$63009$new_ys__n3395_
.sym 85713 rvsoc.cpu0.mulhu_val[16]
.sym 85716 $abc$63009$new_ys__n6945_
.sym 85717 rvsoc.cpu0.E_op2[31]
.sym 85718 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[17]
.sym 85719 $abc$63009$new_n5036_
.sym 85722 $abc$63009$new_ys__n3395_
.sym 85723 rvsoc.cpu0.mulhu_val[17]
.sym 85724 rvsoc.data_wdata[17]
.sym 85725 $abc$63009$new_n5046_
.sym 85728 $abc$63009$new_ys__n6947_
.sym 85729 $abc$63009$new_n5394_
.sym 85730 $abc$63009$new_n5045_
.sym 85731 $abc$63009$new_ys__n3409_
.sym 85734 rvsoc.data_wdata[23]
.sym 85735 $abc$63009$new_ys__n3395_
.sym 85736 $abc$63009$new_n5046_
.sym 85737 rvsoc.cpu0.mulhu_val[23]
.sym 85740 $abc$63009$new_n5046_
.sym 85741 $abc$63009$new_ys__n3409_
.sym 85742 $abc$63009$new_ys__n6945_
.sym 85747 $abc$63009$new_ys__n3273_inv_
.sym 85748 $abc$63009$new_n5469_
.sym 85749 $abc$63009$new_n5496_
.sym 85750 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[14]
.sym 85751 $abc$63009$new_ys__n2953_inv_
.sym 85752 $abc$63009$new_n5492_
.sym 85753 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[14]
.sym 85754 $abc$63009$new_n5498_
.sym 85756 $abc$63009$new_ys__n2956_inv_
.sym 85758 rvsoc.uart0.status[0]
.sym 85759 rvsoc.cpu0.umul_hihi[1]
.sym 85760 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 85763 $abc$63009$new_n5457_
.sym 85764 rvsoc.cpu0.umul_hihi[7]
.sym 85765 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 85767 rvsoc.cpu0.E_mul_hihi[1]
.sym 85768 rvsoc.cpu0.mulhu_val[3]
.sym 85769 rvsoc.cpu0.E_op2[31]
.sym 85771 rvsoc.cpu0.cpu_rs2[25]
.sym 85773 $abc$63009$new_n5036_
.sym 85774 rvsoc.cpu0.mulhu_val[28]
.sym 85775 $abc$63009$new_n5036_
.sym 85776 $abc$63009$new_n3678_
.sym 85777 rvsoc.cpu0.D_op2[5]
.sym 85778 rvsoc.cpu0.mulhu_val[27]
.sym 85779 rvsoc.cpu0.D_op2[31]
.sym 85781 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 85782 rvsoc.cpu0.D_op2[27]
.sym 85788 $abc$63009$new_ys__n3409_
.sym 85789 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[15]
.sym 85790 $abc$63009$new_ys__n6948_
.sym 85791 $abc$63009$new_n5045_
.sym 85792 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 85793 $abc$63009$new_ys__n2204_inv_
.sym 85794 rvsoc.cpu0.mulhu_val[27]
.sym 85795 $abc$63009$new_n5046_
.sym 85796 $abc$63009$new_ys__n3409_
.sym 85797 $abc$63009$new_ys__n3395_
.sym 85798 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[8]
.sym 85799 $abc$63009$new_n5412_
.sym 85801 $abc$63009$new_ys__n6949_
.sym 85803 $abc$63009$new_ys__n2345_
.sym 85805 $abc$63009$new_ys__n44_
.sym 85806 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 85809 $abc$63009$new_n5403_
.sym 85810 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[8]
.sym 85811 $abc$63009$new_ys__n6959_
.sym 85812 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[15]
.sym 85813 $abc$63009$new_n5502_
.sym 85814 $abc$63009$new_ys__n2807_
.sym 85815 $abc$63009$new_ys__n2343_
.sym 85816 rvsoc.data_wdata[27]
.sym 85817 $abc$63009$new_ys__n41_inv_
.sym 85821 rvsoc.cpu0.mulhu_val[27]
.sym 85822 rvsoc.data_wdata[27]
.sym 85823 $abc$63009$new_ys__n3395_
.sym 85824 $abc$63009$new_n5046_
.sym 85827 $abc$63009$new_ys__n2807_
.sym 85828 $abc$63009$new_ys__n2345_
.sym 85830 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 85833 $abc$63009$new_ys__n3409_
.sym 85834 $abc$63009$new_n5403_
.sym 85835 $abc$63009$new_ys__n6948_
.sym 85836 $abc$63009$new_n5045_
.sym 85839 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[15]
.sym 85840 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 85841 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[15]
.sym 85845 $abc$63009$new_n5502_
.sym 85846 $abc$63009$new_n5045_
.sym 85847 $abc$63009$new_ys__n3409_
.sym 85848 $abc$63009$new_ys__n6959_
.sym 85851 $abc$63009$new_ys__n3409_
.sym 85852 $abc$63009$new_ys__n6949_
.sym 85853 $abc$63009$new_n5045_
.sym 85854 $abc$63009$new_n5412_
.sym 85857 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[8]
.sym 85859 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 85860 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[8]
.sym 85863 $abc$63009$new_ys__n44_
.sym 85864 $abc$63009$new_ys__n2343_
.sym 85865 $abc$63009$new_ys__n2204_inv_
.sym 85866 $abc$63009$new_ys__n41_inv_
.sym 85870 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[10]
.sym 85871 $abc$63009$new_n5499_
.sym 85872 $abc$63009$new_ys__n7725_inv_
.sym 85873 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[4]
.sym 85874 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[12]
.sym 85875 $abc$63009$new_ys__n6958_
.sym 85876 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[2]
.sym 85877 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[10]
.sym 85882 rvsoc.cpu0.umul_hihi[9]
.sym 85883 rvsoc.cpu0.D_op2[1]
.sym 85884 rvsoc.cpu0.E_mul_hihi[10]
.sym 85885 rvsoc.cpu0.umul_lohi[27]
.sym 85886 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[10]
.sym 85888 rvsoc.cpu0.D_op1[9]
.sym 85889 $abc$63009$new_ys__n3273_inv_
.sym 85890 $abc$63009$new_ys__n6944_
.sym 85891 $abc$63009$new_ys__n2345_
.sym 85893 rvsoc.cpu0.umul_hihi[10]
.sym 85894 rvsoc.cpu0.D_op2[16]
.sym 85896 rvsoc.cpu0.D_op2[28]
.sym 85897 rvsoc.cpu0.E_op2[31]
.sym 85898 $abc$63009$new_ys__n6952_
.sym 85903 $abc$63009$new_ys__n2827_
.sym 85905 rvsoc.cpu0.D_op2[18]
.sym 85911 $abc$63009$new_ys__n6849_inv_
.sym 85912 rvsoc.data_wdata[24]
.sym 85914 $abc$63009$new_n5385_
.sym 85915 $abc$63009$new_n5501_
.sym 85916 rvsoc.data_wdata[31]
.sym 85917 rvsoc.cpu0.mulhu_val[26]
.sym 85918 $abc$63009$new_n5046_
.sym 85919 rvsoc.cpu0.mulhu_val[24]
.sym 85920 $abc$63009$new_ys__n3395_
.sym 85922 $abc$63009$new_ys__n6946_
.sym 85923 $abc$63009$new_n5438_
.sym 85924 $abc$63009$new_ys__n3409_
.sym 85925 $abc$63009$new_n5508_
.sym 85926 $abc$63009$new_n5046_
.sym 85927 $abc$63009$new_n5439_
.sym 85928 rvsoc.cpu0.mulhu_val[18]
.sym 85929 rvsoc.cpu0.mulhu_val[31]
.sym 85930 $abc$63009$new_n5045_
.sym 85932 rvsoc.cpu0.mulhu_val[20]
.sym 85933 $abc$63009$new_n5041_
.sym 85935 rvsoc.data_wdata[26]
.sym 85938 $abc$63009$new_ys__n3400_
.sym 85940 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 85941 rvsoc.data_wdata[20]
.sym 85942 rvsoc.data_wdata[18]
.sym 85944 $abc$63009$new_ys__n3395_
.sym 85945 $abc$63009$new_n5046_
.sym 85946 rvsoc.cpu0.mulhu_val[26]
.sym 85947 rvsoc.data_wdata[26]
.sym 85950 rvsoc.data_wdata[31]
.sym 85951 $abc$63009$new_n5501_
.sym 85952 $abc$63009$new_n5508_
.sym 85953 $abc$63009$new_ys__n3400_
.sym 85957 rvsoc.data_wdata[24]
.sym 85958 $abc$63009$new_n5041_
.sym 85959 $abc$63009$new_n5438_
.sym 85962 rvsoc.data_wdata[20]
.sym 85963 $abc$63009$new_n5046_
.sym 85964 rvsoc.cpu0.mulhu_val[20]
.sym 85965 $abc$63009$new_ys__n3395_
.sym 85968 $abc$63009$new_n5439_
.sym 85969 rvsoc.cpu0.mulhu_val[24]
.sym 85970 $abc$63009$new_ys__n6849_inv_
.sym 85971 $abc$63009$new_n5045_
.sym 85974 $abc$63009$new_n5046_
.sym 85975 rvsoc.data_wdata[18]
.sym 85976 rvsoc.cpu0.mulhu_val[18]
.sym 85977 $abc$63009$new_ys__n3395_
.sym 85980 rvsoc.cpu0.mulhu_val[31]
.sym 85981 rvsoc.data_wdata[31]
.sym 85982 $abc$63009$new_ys__n3395_
.sym 85983 $abc$63009$new_n5046_
.sym 85986 $abc$63009$new_n5045_
.sym 85987 $abc$63009$new_ys__n3409_
.sym 85988 $abc$63009$new_n5385_
.sym 85989 $abc$63009$new_ys__n6946_
.sym 85991 rvsoc.clka
.sym 85992 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 85993 rvsoc.cpu0.D_op2[30]
.sym 85994 $abc$63009$new_ys__n12909_inv_
.sym 85995 $abc$63009$new_n3668_
.sym 85996 $abc$63009$new_n3650_
.sym 85997 rvsoc.cpu0.D_op2[25]
.sym 85998 rvsoc.cpu0.D_op2[27]
.sym 85999 rvsoc.cpu0.D_op2[16]
.sym 86000 rvsoc.cpu0.D_op2[28]
.sym 86005 $PACKER_GND_NET
.sym 86010 $abc$63009$new_n5385_
.sym 86011 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[30]
.sym 86012 $PACKER_GND_NET
.sym 86013 $abc$63009$new_ys__n7738_inv_
.sym 86014 rvsoc.cpu0.umul_hihi[17]
.sym 86016 rvsoc.cpu0.umul_hihi[18]
.sym 86017 $abc$63009$new_ys__n3409_
.sym 86018 rvsoc.cpu0.D_op2[25]
.sym 86019 $abc$63009$new_n5041_
.sym 86020 rvsoc.data_wdata[30]
.sym 86021 rvsoc.cpu0.D_op2[0]
.sym 86023 rvsoc.cpu0.E_op2[31]
.sym 86024 $abc$63009$new_ys__n3400_
.sym 86026 $abc$63009$new_ys__n11531_
.sym 86027 rvsoc.data_wdata[30]
.sym 86028 rvsoc.cpu0.D_op1[29]
.sym 86036 $abc$63009$new_ys__n6954_
.sym 86037 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[26]
.sym 86038 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[18]
.sym 86039 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[27]
.sym 86041 $abc$63009$new_n5457_
.sym 86042 rvsoc.cpu0.D_op2[4]
.sym 86043 $abc$63009$new_ys__n3409_
.sym 86047 $abc$63009$new_n5036_
.sym 86048 $abc$63009$new_n5046_
.sym 86049 rvsoc.cpu0.D_op2[5]
.sym 86051 rvsoc.cpu0.D_op2[31]
.sym 86055 $abc$63009$new_ys__n12820_inv_
.sym 86057 rvsoc.cpu0.E_op2[31]
.sym 86058 $abc$63009$new_ys__n6952_
.sym 86059 $abc$63009$new_n5462_
.sym 86060 rvsoc.cpu0.E_op1[31]
.sym 86061 rvsoc.cpu0.mulhu_val[27]
.sym 86062 rvsoc.cpu0.mulhu_val[18]
.sym 86064 $abc$63009$new_n5460_
.sym 86065 $abc$63009$new_ys__n12821_inv_
.sym 86068 $abc$63009$new_ys__n6952_
.sym 86069 $abc$63009$new_ys__n3409_
.sym 86073 $abc$63009$new_n5046_
.sym 86074 $abc$63009$new_ys__n3409_
.sym 86076 $abc$63009$new_ys__n6954_
.sym 86079 rvsoc.cpu0.D_op2[5]
.sym 86080 rvsoc.cpu0.D_op2[4]
.sym 86081 $abc$63009$new_ys__n12821_inv_
.sym 86082 $abc$63009$new_ys__n12820_inv_
.sym 86085 rvsoc.cpu0.mulhu_val[18]
.sym 86087 rvsoc.cpu0.E_op1[31]
.sym 86088 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[18]
.sym 86091 rvsoc.cpu0.mulhu_val[27]
.sym 86092 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[27]
.sym 86094 rvsoc.cpu0.E_op1[31]
.sym 86097 $abc$63009$new_n5457_
.sym 86098 $abc$63009$new_ys__n3409_
.sym 86099 $abc$63009$new_n5460_
.sym 86100 $abc$63009$new_n5462_
.sym 86103 $abc$63009$new_ys__n6954_
.sym 86104 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[26]
.sym 86105 $abc$63009$new_n5036_
.sym 86106 rvsoc.cpu0.E_op2[31]
.sym 86109 rvsoc.cpu0.D_op2[31]
.sym 86113 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 86114 rvsoc.clka
.sym 86116 $abc$63009$new_n4342_
.sym 86117 $abc$63009$new_n4080_
.sym 86118 $abc$63009$new_ys__n12844_inv_
.sym 86119 $abc$63009$new_ys__n12812_inv_
.sym 86120 $abc$63009$new_n4429_
.sym 86121 $abc$63009$new_ys__n12820_inv_
.sym 86122 $abc$63009$new_n5852_
.sym 86123 $abc$63009$new_n4187_
.sym 86128 rvsoc.cpu0.D_op1[1]
.sym 86129 rvsoc.cpu0.D_op2[16]
.sym 86130 rvsoc.cpu0.umul_hihi[24]
.sym 86133 rvsoc.cpu0.D_op1[21]
.sym 86134 rvsoc.cpu0.E_mul_hihi[27]
.sym 86135 rvsoc.cpu0.D_op1[18]
.sym 86136 rvsoc.cpu0.E_mul_hihi[29]
.sym 86137 rvsoc.cpu0.umul_hihi[25]
.sym 86138 rvsoc.cpu0.E_mul_hihi[28]
.sym 86141 $abc$63009$new_n4091_
.sym 86145 $abc$63009$new_n3616_
.sym 86147 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 86148 rvsoc.cpu0.D_op2[4]
.sym 86149 rvsoc.cpu0.D_op1[1]
.sym 86150 $abc$63009$new_n4083_
.sym 86157 $abc$63009$new_ys__n12900_inv_
.sym 86158 $abc$63009$new_ys__n12896_inv_
.sym 86159 rvsoc.cpu0.D_op2[4]
.sym 86163 $abc$63009$new_n4340_
.sym 86164 rvsoc.cpu0.D_op2[3]
.sym 86165 $abc$63009$new_ys__n12900_inv_
.sym 86166 $abc$63009$new_ys__n12813_inv_
.sym 86168 $abc$63009$new_ys__n12868_inv_
.sym 86169 $abc$63009$new_ys__n3766_
.sym 86170 $abc$63009$new_ys__n12860_inv_
.sym 86173 $abc$63009$new_n4342_
.sym 86176 $abc$63009$new_ys__n12812_inv_
.sym 86179 rvsoc.cpu0.D_op2[2]
.sym 86181 $abc$63009$new_ys__n12829_
.sym 86183 rvsoc.cpu0.D_op2[5]
.sym 86185 $abc$63009$new_ys__n12904_inv_
.sym 86186 rvsoc.cpu0.D_op2[4]
.sym 86188 $abc$63009$new_ys__n12892_inv_
.sym 86190 $abc$63009$new_ys__n12868_inv_
.sym 86191 $abc$63009$new_ys__n3766_
.sym 86193 rvsoc.cpu0.D_op2[3]
.sym 86197 $abc$63009$new_ys__n12860_inv_
.sym 86198 rvsoc.cpu0.D_op2[3]
.sym 86199 $abc$63009$new_ys__n12868_inv_
.sym 86202 $abc$63009$new_n4340_
.sym 86203 $abc$63009$new_ys__n3766_
.sym 86204 $abc$63009$new_n4342_
.sym 86205 rvsoc.cpu0.D_op2[5]
.sym 86208 $abc$63009$new_ys__n12904_inv_
.sym 86209 rvsoc.cpu0.D_op2[2]
.sym 86210 $abc$63009$new_ys__n12900_inv_
.sym 86214 rvsoc.cpu0.D_op2[4]
.sym 86215 $abc$63009$new_ys__n12812_inv_
.sym 86216 $abc$63009$new_ys__n12813_inv_
.sym 86217 rvsoc.cpu0.D_op2[5]
.sym 86221 $abc$63009$new_ys__n12892_inv_
.sym 86222 $abc$63009$new_ys__n12896_inv_
.sym 86223 rvsoc.cpu0.D_op2[2]
.sym 86226 rvsoc.cpu0.D_op2[4]
.sym 86227 $abc$63009$new_ys__n12829_
.sym 86228 $abc$63009$new_ys__n12860_inv_
.sym 86229 rvsoc.cpu0.D_op2[3]
.sym 86233 $abc$63009$new_ys__n12900_inv_
.sym 86234 $abc$63009$new_ys__n12896_inv_
.sym 86235 rvsoc.cpu0.D_op2[2]
.sym 86239 $abc$63009$new_n4184_
.sym 86240 $abc$63009$new_n4386_
.sym 86241 $abc$63009$new_ys__n12894_inv_
.sym 86242 $abc$63009$new_n4480_
.sym 86243 $abc$63009$new_ys__n12926_inv_
.sym 86244 $abc$63009$new_n4183_
.sym 86245 $abc$63009$new_ys__n12928_inv_
.sym 86246 $abc$63009$new_ys__n12892_inv_
.sym 86252 rvsoc.cpu0.D_op2[1]
.sym 86255 rvsoc.cpu0.D_op1[24]
.sym 86259 rvsoc.cpu0.D_op1[28]
.sym 86260 rvsoc.cpu0.D_op1[20]
.sym 86262 rvsoc.cpu0.D_op1[22]
.sym 86265 rvsoc.cpu0.D_op1[19]
.sym 86269 rvsoc.cpu0.D_op2[5]
.sym 86271 rvsoc.cpu0.D_op1[18]
.sym 86274 rvsoc.cpu0.D_op1[21]
.sym 86280 $abc$63009$new_n4385_
.sym 86282 rvsoc.cpu0.D_op2[1]
.sym 86283 $abc$63009$new_ys__n12932_inv_
.sym 86284 $abc$63009$new_ys__n12862_inv_
.sym 86285 $abc$63009$new_ys__n1274_
.sym 86286 $abc$63009$new_n4108_
.sym 86287 rvsoc.cpu0.D_op2[5]
.sym 86290 rvsoc.cpu0.D_op1[25]
.sym 86291 $abc$63009$new_ys__n12817_inv_
.sym 86294 $abc$63009$new_ys__n12930_inv_
.sym 86295 $abc$63009$new_ys__n12934_inv_
.sym 86297 $abc$63009$new_n4386_
.sym 86298 rvsoc.cpu0.D_op1[24]
.sym 86301 $abc$63009$new_n4091_
.sym 86302 $abc$63009$new_ys__n12928_inv_
.sym 86304 rvsoc.cpu0.D_op2[0]
.sym 86306 rvsoc.cpu0.D_op1[22]
.sym 86307 rvsoc.cpu0.D_op1[23]
.sym 86308 rvsoc.cpu0.D_op2[4]
.sym 86309 $abc$63009$new_n4183_
.sym 86311 $abc$63009$new_ys__n12782_inv_
.sym 86313 rvsoc.cpu0.D_op2[1]
.sym 86314 $abc$63009$new_ys__n12932_inv_
.sym 86315 $abc$63009$new_ys__n12934_inv_
.sym 86319 $abc$63009$new_ys__n12930_inv_
.sym 86320 rvsoc.cpu0.D_op2[1]
.sym 86322 $abc$63009$new_ys__n12928_inv_
.sym 86325 $abc$63009$new_ys__n12862_inv_
.sym 86326 $abc$63009$new_n4386_
.sym 86327 $abc$63009$new_n4385_
.sym 86328 $abc$63009$new_n4091_
.sym 86331 rvsoc.cpu0.D_op2[0]
.sym 86333 rvsoc.cpu0.D_op1[25]
.sym 86334 rvsoc.cpu0.D_op1[24]
.sym 86337 $abc$63009$new_ys__n12782_inv_
.sym 86338 $abc$63009$new_ys__n1274_
.sym 86339 $abc$63009$new_n4108_
.sym 86340 rvsoc.cpu0.D_op2[5]
.sym 86343 $abc$63009$new_ys__n12932_inv_
.sym 86344 rvsoc.cpu0.D_op2[1]
.sym 86345 $abc$63009$new_ys__n12930_inv_
.sym 86350 rvsoc.cpu0.D_op2[0]
.sym 86351 rvsoc.cpu0.D_op1[23]
.sym 86352 rvsoc.cpu0.D_op1[22]
.sym 86356 $abc$63009$new_ys__n12817_inv_
.sym 86357 rvsoc.cpu0.D_op2[4]
.sym 86358 $abc$63009$new_n4183_
.sym 86375 rvsoc.cpu0.D_op1[17]
.sym 86376 rvsoc.cpu0.D_op1[25]
.sym 86378 rvsoc.cpu0.D_op2[1]
.sym 86381 rvsoc.cpu0.D_op2[1]
.sym 86383 rvsoc.cpu0.D_op1[23]
.sym 86385 rvsoc.cpu0.D_op1[31]
.sym 86409 $abc$63009$new_ys__n12870_inv_
.sym 86413 $abc$63009$new_ys__n12894_inv_
.sym 86416 $abc$63009$new_ys__n12898_inv_
.sym 86417 $abc$63009$new_ys__n12870_inv_
.sym 86425 rvsoc.cpu0.D_op2[3]
.sym 86428 $abc$63009$new_ys__n3766_
.sym 86431 $abc$63009$new_ys__n12862_inv_
.sym 86433 rvsoc.cpu0.D_op2[4]
.sym 86434 rvsoc.cpu0.D_op2[2]
.sym 86436 $abc$63009$new_ys__n3766_
.sym 86437 $abc$63009$new_ys__n12870_inv_
.sym 86438 rvsoc.cpu0.D_op2[3]
.sym 86439 rvsoc.cpu0.D_op2[4]
.sym 86454 $abc$63009$new_ys__n12862_inv_
.sym 86455 $abc$63009$new_ys__n12870_inv_
.sym 86457 rvsoc.cpu0.D_op2[3]
.sym 86460 $abc$63009$new_ys__n12898_inv_
.sym 86462 rvsoc.cpu0.D_op2[2]
.sym 86463 $abc$63009$new_ys__n12894_inv_
.sym 86466 rvsoc.cpu0.D_op2[4]
.sym 86469 rvsoc.cpu0.D_op2[3]
.sym 86524 rvsoc.uart0.status[0]
.sym 86585 rvsoc.mem_vdata[3][0]
.sym 86586 rvsoc.gpio0.dir[0]
.sym 86596 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58385
.sym 86601 rvsoc.data_wdata[25]
.sym 86608 rvsoc.spi0.log2div[1]
.sym 86615 rvsoc.gpio0.data[3]
.sym 86616 rvsoc.gpio0.data[2]
.sym 86617 rvsoc.mem_vdata[0][16]
.sym 86618 rvsoc.data_wdata[19]
.sym 86620 rvsoc.mem_vdata[0][15]
.sym 86627 rvsoc.gpio0.dir[7]
.sym 86631 $abc$63009$new_n5810_
.sym 86633 $abc$63009$new_n5802_
.sym 86634 rvsoc.data_wdata[7]
.sym 86635 rvsoc.gpio0.data[7]
.sym 86636 rvsoc.data_wdata[0]
.sym 86637 $abc$63009$new_n3093_
.sym 86638 rvsoc.gpio0.dir[0]
.sym 86641 rvsoc.data_adrs[28]
.sym 86643 rvsoc.mem_vdata[3][0]
.sym 86644 rvsoc.data_adrs[29]
.sym 86645 rvsoc.mem_vdata[1][0]
.sym 86647 rvsoc.data_adrs[2]
.sym 86649 rvsoc.data_adrs[2]
.sym 86650 $abc$63009$new_n3109_
.sym 86651 $abc$63009$new_ys__n2317_
.sym 86652 $abc$63009$auto$simplemap.cc:309:simplemap_lut$30116[0]
.sym 86654 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58385
.sym 86656 rvsoc.gpio0.data[0]
.sym 86657 $abc$63009$new_ys__n5911_
.sym 86658 rvsoc.data_adrs[3]
.sym 86660 $abc$63009$new_n5810_
.sym 86661 $abc$63009$new_n3109_
.sym 86663 rvsoc.gpio0.data[7]
.sym 86666 rvsoc.data_adrs[28]
.sym 86667 rvsoc.mem_vdata[3][0]
.sym 86668 rvsoc.data_adrs[29]
.sym 86669 rvsoc.mem_vdata[1][0]
.sym 86672 rvsoc.gpio0.dir[0]
.sym 86674 rvsoc.data_wdata[0]
.sym 86675 $abc$63009$new_ys__n2317_
.sym 86678 $abc$63009$new_ys__n5911_
.sym 86679 rvsoc.data_adrs[2]
.sym 86681 $abc$63009$auto$simplemap.cc:309:simplemap_lut$30116[0]
.sym 86684 rvsoc.data_adrs[2]
.sym 86685 $abc$63009$new_n3109_
.sym 86686 rvsoc.data_adrs[3]
.sym 86687 $abc$63009$new_ys__n2317_
.sym 86690 $abc$63009$new_n3093_
.sym 86691 $abc$63009$new_n5802_
.sym 86693 rvsoc.gpio0.data[0]
.sym 86696 rvsoc.data_adrs[3]
.sym 86697 $abc$63009$new_n3093_
.sym 86698 rvsoc.data_adrs[2]
.sym 86699 $abc$63009$new_ys__n2317_
.sym 86702 $abc$63009$new_ys__n2317_
.sym 86703 rvsoc.gpio0.dir[7]
.sym 86704 rvsoc.data_wdata[7]
.sym 86706 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58385
.sym 86707 rvsoc.clkn
.sym 86711 p17
.sym 86723 rvsoc.gpio0.data[2]
.sym 86724 rvsoc.gpio0.data[3]
.sym 86726 rvsoc.data_wdata[11]
.sym 86728 rvsoc.data_wdata[3]
.sym 86730 rvsoc.data_wdata[10]
.sym 86733 rvsoc.data_wdata[16]
.sym 86738 rvsoc.gpio0.data[7]
.sym 86743 p14
.sym 86748 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 86750 p17
.sym 86753 rvsoc.cram.adrs[0]
.sym 86755 rvsoc.data_wdata[7]
.sym 86757 $abc$63009$new_ys__n2292_inv_
.sym 86768 rvsoc.code_adrs[6]
.sym 86769 rvsoc.cram.adrs[4]
.sym 86773 rvsoc.data_wdata[29]
.sym 86775 rvsoc.cram.adrs[4]
.sym 86779 rvsoc.data_wdata[16]
.sym 86790 rvsoc.mem_vdata[0][0]
.sym 86795 rvsoc.data_wdata[0]
.sym 86798 rvsoc.code_adrs[6]
.sym 86799 $abc$63009$new_n5010_
.sym 86800 $abc$63009$new_n5009_
.sym 86801 $abc$63009$new_ys__n5911_
.sym 86807 rvsoc.data_wdata[4]
.sym 86808 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58065
.sym 86809 rvsoc.data_wdata[5]
.sym 86810 rvsoc.data_wdata[7]
.sym 86812 $abc$63009$new_ys__n2292_inv_
.sym 86813 rvsoc.data_adrs[28]
.sym 86815 rvsoc.data_adrs[6]
.sym 86816 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 86819 rvsoc.mem_vdata[2][0]
.sym 86820 rvsoc.data_adrs[29]
.sym 86821 $abc$63009$new_n3088_
.sym 86823 rvsoc.data_wdata[7]
.sym 86829 $abc$63009$new_n5009_
.sym 86830 $abc$63009$new_n3088_
.sym 86832 $abc$63009$new_n5010_
.sym 86835 rvsoc.mem_vdata[0][0]
.sym 86836 rvsoc.data_adrs[29]
.sym 86837 rvsoc.mem_vdata[2][0]
.sym 86838 rvsoc.data_adrs[28]
.sym 86843 rvsoc.data_wdata[0]
.sym 86847 $abc$63009$new_ys__n2292_inv_
.sym 86848 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 86853 rvsoc.code_adrs[6]
.sym 86854 rvsoc.data_adrs[6]
.sym 86856 $abc$63009$new_ys__n5911_
.sym 86862 rvsoc.data_wdata[4]
.sym 86865 rvsoc.data_wdata[5]
.sym 86869 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58065
.sym 86870 rvsoc.clkn
.sym 86871 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 86883 $abc$63009$new_n3123_
.sym 86885 rvsoc.mem_vdata[0][10]
.sym 86886 rvsoc.cram.adrs[4]
.sym 86887 rvsoc.mem_vdata[0][15]
.sym 86890 rvsoc.cram.adrs[3]
.sym 86891 rvsoc.cram.adrs[0]
.sym 86897 rvsoc.data_adrs[2]
.sym 86899 $abc$63009$new_n3088_
.sym 86900 rvsoc.data_wdata[2]
.sym 86901 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58385
.sym 86906 rvsoc.data_wdata[2]
.sym 86907 rvsoc.data_wdata[17]
.sym 86923 $abc$63009$new_n3088_
.sym 86926 $abc$63009$new_ys__n12579_
.sym 86927 $abc$63009$new_ys__n5911_
.sym 86929 $abc$63009$new_ys__n2493_inv_
.sym 86938 rvsoc.data_wdata[29]
.sym 86940 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 86941 rvsoc.data_wdata[25]
.sym 86944 rvsoc.data_wdata[16]
.sym 86946 rvsoc.data_wdata[16]
.sym 86960 rvsoc.data_wdata[29]
.sym 86976 $abc$63009$new_ys__n5911_
.sym 86977 $abc$63009$new_ys__n2493_inv_
.sym 86978 $abc$63009$new_n3088_
.sym 86979 $abc$63009$new_ys__n12579_
.sym 86990 rvsoc.data_wdata[25]
.sym 86992 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 86993 rvsoc.clkn
.sym 87001 rvsoc.gpio0.dir[2]
.sym 87006 rvsoc.gpio0.data[1]
.sym 87008 rvsoc.mem_vdata[0][18]
.sym 87009 rvsoc.cram.we
.sym 87010 rvsoc.cram.adrs[9]
.sym 87012 rvsoc.mem_vdata[0][19]
.sym 87013 rvsoc.data_wst[0]
.sym 87014 rvsoc.data_wst[0]
.sym 87015 $abc$63009$new_ys__n5911_
.sym 87021 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 87025 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 87026 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 87038 $abc$63009$new_ys__n2317_
.sym 87043 rvsoc.data_adrs[3]
.sym 87044 $abc$63009$new_n5808_
.sym 87053 rvsoc.gpio0.data[2]
.sym 87054 $abc$63009$new_n3105_
.sym 87057 rvsoc.data_adrs[2]
.sym 87058 rvsoc.gpio0.dir[2]
.sym 87063 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58385
.sym 87064 rvsoc.data_wdata[2]
.sym 87069 $abc$63009$new_ys__n2317_
.sym 87070 rvsoc.data_adrs[3]
.sym 87071 $abc$63009$new_n3105_
.sym 87072 rvsoc.data_adrs[2]
.sym 87075 rvsoc.gpio0.data[2]
.sym 87076 $abc$63009$new_n3105_
.sym 87077 $abc$63009$new_n5808_
.sym 87081 rvsoc.gpio0.dir[2]
.sym 87082 rvsoc.data_wdata[2]
.sym 87083 $abc$63009$new_ys__n2317_
.sym 87115 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58385
.sym 87116 rvsoc.clkn
.sym 87118 rvsoc.uart0.cfg[19]
.sym 87123 rvsoc.uart0.cfg[5]
.sym 87128 $abc$63009$new_ys__n3417_
.sym 87137 rvsoc.mem_vdata[0][28]
.sym 87138 rvsoc.data_wdata[5]
.sym 87139 rvsoc.data_adrs[3]
.sym 87141 rvsoc.mem_vdata[0][30]
.sym 87143 rvsoc.data_wst[2]
.sym 87149 rvsoc.data_wst[2]
.sym 87150 rvsoc.gpio0.dir[2]
.sym 87159 rvsoc.gpio0.data[3]
.sym 87161 rvsoc.gpio0.data[1]
.sym 87166 rvsoc.data_wdata[3]
.sym 87168 $abc$63009$new_n5800_
.sym 87170 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58385
.sym 87171 $abc$63009$new_n3097_
.sym 87173 rvsoc.data_wdata[1]
.sym 87177 $abc$63009$new_ys__n2317_
.sym 87178 $abc$63009$new_n5804_
.sym 87179 rvsoc.data_adrs[2]
.sym 87182 rvsoc.gpio0.dir[3]
.sym 87185 rvsoc.data_adrs[3]
.sym 87186 rvsoc.gpio0.dir[1]
.sym 87189 $abc$63009$new_n3085_
.sym 87192 $abc$63009$new_n5800_
.sym 87193 $abc$63009$new_n3085_
.sym 87194 rvsoc.gpio0.data[3]
.sym 87198 $abc$63009$new_n3085_
.sym 87199 rvsoc.data_adrs[2]
.sym 87200 rvsoc.data_adrs[3]
.sym 87201 $abc$63009$new_ys__n2317_
.sym 87204 rvsoc.gpio0.data[1]
.sym 87205 $abc$63009$new_n3097_
.sym 87207 $abc$63009$new_n5804_
.sym 87210 rvsoc.data_adrs[3]
.sym 87211 $abc$63009$new_ys__n2317_
.sym 87212 $abc$63009$new_n3097_
.sym 87213 rvsoc.data_adrs[2]
.sym 87216 $abc$63009$new_ys__n2317_
.sym 87217 rvsoc.data_wdata[1]
.sym 87218 rvsoc.gpio0.dir[1]
.sym 87229 rvsoc.data_wdata[3]
.sym 87230 $abc$63009$new_ys__n2317_
.sym 87231 rvsoc.gpio0.dir[3]
.sym 87238 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58385
.sym 87239 rvsoc.clkn
.sym 87246 rvsoc.uart0.status[1]
.sym 87247 rvsoc.spi0.status[9]
.sym 87256 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58385
.sym 87262 rvsoc.data_wdata[3]
.sym 87263 $abc$63009$new_n3088_
.sym 87265 rvsoc.bootram.adrs[1]
.sym 87266 rvsoc.data_wdata[1]
.sym 87267 rvsoc.cram.adrs[4]
.sym 87268 rvsoc.gpio0.dir[3]
.sym 87270 rvsoc.code_adrs[6]
.sym 87271 rvsoc.mem_vdata[5][9]
.sym 87272 rvsoc.gpio0.dir[1]
.sym 87274 rvsoc.data_wdata[1]
.sym 87276 rvsoc.data_wdata[16]
.sym 87283 rvsoc.spi0.status[9]
.sym 87300 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 87301 rvsoc.uart0.cfg[1]
.sym 87303 rvsoc.uart0.status[1]
.sym 87304 rvsoc.data_adrs[2]
.sym 87306 $abc$63009$new_n3123_
.sym 87309 rvsoc.data_adrs[2]
.sym 87311 rvsoc.spi0.log2div[1]
.sym 87312 $abc$63009$new_ys__n2214_inv_
.sym 87313 rvsoc.data_adrs[3]
.sym 87315 rvsoc.data_adrs[3]
.sym 87316 rvsoc.uart0.cfg[1]
.sym 87317 rvsoc.data_adrs[2]
.sym 87318 rvsoc.uart0.status[1]
.sym 87321 $abc$63009$new_ys__n2214_inv_
.sym 87322 rvsoc.spi0.log2div[1]
.sym 87323 $abc$63009$new_n3123_
.sym 87357 rvsoc.spi0.status[9]
.sym 87358 rvsoc.data_adrs[3]
.sym 87360 rvsoc.data_adrs[2]
.sym 87361 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$52224
.sym 87362 rvsoc.clkn
.sym 87367 rvsoc.uart0.cfg[1]
.sym 87369 rvsoc.uart0.cfg[10]
.sym 87375 $abc$63009$new_n5389_
.sym 87377 rvsoc.spi0.status[9]
.sym 87379 rvsoc.cpu0.E_insn[28]
.sym 87380 rvsoc.mem_vdata[15][10]
.sym 87384 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 87388 rvsoc.cpu0.E_funct3[1]
.sym 87389 rvsoc.cpu0.F_actv_pc[30]
.sym 87390 rvsoc.data_adrs[2]
.sym 87391 rvsoc.cpu0.D_actv_pc[6]
.sym 87392 rvsoc.cpu0.E_funct3[1]
.sym 87393 rvsoc.cpu0.D_insn_typ[3]
.sym 87395 rvsoc.data_adrs[2]
.sym 87398 rvsoc.data_adrs[1]
.sym 87399 rvsoc.data_wdata[17]
.sym 87407 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 87417 rvsoc.code_adrs[2]
.sym 87430 rvsoc.code_adrs[6]
.sym 87470 rvsoc.code_adrs[2]
.sym 87474 rvsoc.code_adrs[6]
.sym 87484 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 87485 rvsoc.clka
.sym 87488 rvsoc.gpio0.dir[3]
.sym 87490 rvsoc.gpio0.dir[1]
.sym 87498 rvsoc.cpu0.D_op2[9]
.sym 87509 $abc$63009$new_ys__n7549_
.sym 87511 rvsoc.uart0.cfg[18]
.sym 87513 $abc$63009$new_n5082_
.sym 87514 rvsoc.data_wdata[10]
.sym 87515 $abc$63009$new_ys__n7568_
.sym 87516 $PACKER_VCC_NET
.sym 87517 rvsoc.cpu0.D_actv_pc[6]
.sym 87518 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 87519 $abc$63009$new_ys__n7552_
.sym 87520 $abc$63009$new_ys__n7550_
.sym 87522 rvsoc.gpio0.dir[3]
.sym 87531 rvsoc.cpu0.E_funct3[0]
.sym 87533 rvsoc.cpu0.F_actv_pc[2]
.sym 87537 $abc$63009$new_ys__n12778_inv_
.sym 87539 rvsoc.cpu0.E_funct3[0]
.sym 87542 rvsoc.cpu0.F_actv_pc[6]
.sym 87544 $abc$63009$new_ys__n2789_
.sym 87546 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 87548 rvsoc.cpu0.E_funct3[1]
.sym 87552 rvsoc.cpu0.E_funct3[1]
.sym 87556 rvsoc.data_adrs[1]
.sym 87557 rvsoc.data_adrs[0]
.sym 87558 rvsoc.data_adrs[1]
.sym 87561 rvsoc.cpu0.E_funct3[1]
.sym 87562 rvsoc.cpu0.E_funct3[0]
.sym 87568 $abc$63009$new_ys__n2789_
.sym 87570 rvsoc.data_adrs[0]
.sym 87579 rvsoc.data_adrs[1]
.sym 87581 rvsoc.cpu0.E_funct3[1]
.sym 87582 $abc$63009$new_ys__n12778_inv_
.sym 87591 rvsoc.data_adrs[1]
.sym 87592 rvsoc.data_adrs[0]
.sym 87593 rvsoc.cpu0.E_funct3[1]
.sym 87594 rvsoc.cpu0.E_funct3[0]
.sym 87598 rvsoc.cpu0.F_actv_pc[2]
.sym 87605 rvsoc.cpu0.F_actv_pc[6]
.sym 87607 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 87608 rvsoc.clka
.sym 87610 $abc$63009$new_n4255_
.sym 87611 $abc$63009$new_n4231_
.sym 87612 rvsoc.cpu0.E_next_pc[23]
.sym 87613 rvsoc.cpu0.E_mcause[1]
.sym 87614 rvsoc.cpu0.E_mcause[4]
.sym 87615 rvsoc.cpu0.E_actv_pc[5]
.sym 87616 $abc$63009$new_n2901_
.sym 87617 rvsoc.cpu0.E_mcause[3]
.sym 87620 rvsoc.cpu0.D_funct3[0]
.sym 87625 rvsoc.cpu0.E_funct3[0]
.sym 87629 rvsoc.data_adrs[6]
.sym 87630 $abc$63009$new_ys__n2214_inv_
.sym 87635 $abc$63009$new_n5183_
.sym 87636 rvsoc.uart0.div[24]
.sym 87638 $abc$63009$new_ys__n7556_
.sym 87641 rvsoc.data_wst[2]
.sym 87642 rvsoc.data_adrs[1]
.sym 87644 rvsoc.cpu0.D_op2[4]
.sym 87645 $abc$63009$new_ys__n7547_
.sym 87651 $abc$63009$new_n4999_
.sym 87653 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 87654 $abc$63009$new_ys__n7567_
.sym 87656 $abc$63009$new_n5004_
.sym 87659 $abc$63009$new_n5125_
.sym 87660 rvsoc.cpu0.E_funct3[1]
.sym 87662 $abc$63009$new_ys__n7566_
.sym 87664 $abc$63009$new_n5119_
.sym 87668 $PACKER_GND_NET
.sym 87669 $abc$63009$new_ys__n7549_
.sym 87670 rvsoc.data_adrs[1]
.sym 87673 $abc$63009$new_ys__n3417_
.sym 87676 $abc$63009$new_n5001_
.sym 87678 $abc$63009$new_n5012_
.sym 87680 $abc$63009$new_ys__n7550_
.sym 87684 $abc$63009$new_n5001_
.sym 87686 $abc$63009$new_ys__n3417_
.sym 87692 $PACKER_GND_NET
.sym 87696 $abc$63009$new_n5012_
.sym 87698 $abc$63009$new_ys__n7566_
.sym 87702 rvsoc.data_adrs[1]
.sym 87705 $abc$63009$new_n5001_
.sym 87708 $abc$63009$new_n4999_
.sym 87709 $abc$63009$new_n5004_
.sym 87710 $abc$63009$new_ys__n7549_
.sym 87714 $abc$63009$new_n5004_
.sym 87715 $abc$63009$new_n4999_
.sym 87717 $abc$63009$new_ys__n7550_
.sym 87720 rvsoc.cpu0.E_funct3[1]
.sym 87722 $abc$63009$new_n5001_
.sym 87726 $abc$63009$new_ys__n7567_
.sym 87727 $abc$63009$new_n5012_
.sym 87728 $abc$63009$new_n5125_
.sym 87729 $abc$63009$new_n5119_
.sym 87730 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 87731 rvsoc.clka
.sym 87733 $abc$63009$new_n3766_
.sym 87734 $abc$63009$new_n2900_
.sym 87735 rvsoc.cpu0.E_actv_pc[8]
.sym 87736 rvsoc.cpu0.E_next_pc[0]
.sym 87737 rvsoc.cpu0.E_mcause[2]
.sym 87738 rvsoc.cpu0.E_mcause[0]
.sym 87739 $abc$63009$new_n4168_
.sym 87740 rvsoc.cpu0.E_actv_pc[0]
.sym 87741 rvsoc.data_wdata[25]
.sym 87743 $abc$63009$new_n5414_
.sym 87744 rvsoc.data_wdata[25]
.sym 87750 $abc$63009$new_ys__n7566_
.sym 87751 rvsoc.cpu0.D_actv_pc[5]
.sym 87757 rvsoc.cpu0.sys_mcause[0]
.sym 87758 rvsoc.data_wdata[1]
.sym 87760 $abc$63009$new_n3187_
.sym 87761 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$50708[0]
.sym 87762 rvsoc.cpu0.D_actv_pc[6]
.sym 87763 $abc$63009$new_n5108_
.sym 87764 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 87766 rvsoc.cpu0.D_next_pc[23]
.sym 87768 $abc$63009$new_n5118_
.sym 87776 $abc$63009$new_n5089_
.sym 87777 rvsoc.cpu0.E_insn[28]
.sym 87778 $abc$63009$new_ys__n2204_inv_
.sym 87780 $abc$63009$new_n5000_
.sym 87781 rvsoc.data_adrs[1]
.sym 87782 $abc$63009$new_n5002_
.sym 87784 $abc$63009$new_ys__n12778_inv_
.sym 87785 $abc$63009$new_n5005_
.sym 87786 $abc$63009$new_n5083_
.sym 87787 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$50708[0]
.sym 87789 $abc$63009$new_n5108_
.sym 87790 $abc$63009$new_n4999_
.sym 87791 $abc$63009$new_ys__n7552_
.sym 87793 $abc$63009$new_n5095_
.sym 87795 $abc$63009$new_n5004_
.sym 87798 $abc$63009$new_ys__n7556_
.sym 87801 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 87805 $abc$63009$new_ys__n7547_
.sym 87807 $abc$63009$new_ys__n2204_inv_
.sym 87808 $abc$63009$new_n5002_
.sym 87809 $abc$63009$new_n5000_
.sym 87810 rvsoc.data_adrs[1]
.sym 87813 $abc$63009$new_n5083_
.sym 87814 $abc$63009$new_n5108_
.sym 87815 $abc$63009$new_n5095_
.sym 87816 $abc$63009$new_n5089_
.sym 87820 $abc$63009$new_n5002_
.sym 87821 $abc$63009$new_ys__n2204_inv_
.sym 87822 rvsoc.data_adrs[1]
.sym 87826 $abc$63009$new_n4999_
.sym 87827 $abc$63009$new_n5004_
.sym 87828 $abc$63009$new_ys__n7547_
.sym 87834 rvsoc.cpu0.E_insn[28]
.sym 87837 $abc$63009$new_ys__n12778_inv_
.sym 87838 $abc$63009$new_n5005_
.sym 87840 $abc$63009$new_ys__n2204_inv_
.sym 87843 $abc$63009$new_n4999_
.sym 87844 $abc$63009$new_ys__n7552_
.sym 87846 $abc$63009$new_n5004_
.sym 87849 $abc$63009$new_ys__n7556_
.sym 87852 $abc$63009$new_n4999_
.sym 87853 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 87854 rvsoc.clka
.sym 87855 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$50708[0]
.sym 87856 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$50708[0]
.sym 87857 rvsoc.cpu0.E_next_pc[21]
.sym 87858 rvsoc.cpu0.E_next_pc[9]
.sym 87859 rvsoc.cpu0.E_actv_pc[21]
.sym 87860 rvsoc.cpu0.E_next_pc[10]
.sym 87861 $abc$63009$new_ys__n9835_inv_
.sym 87862 $abc$63009$new_ys__n2820_
.sym 87863 rvsoc.cpu0.E_next_pc[8]
.sym 87866 $abc$63009$new_n5182_
.sym 87873 rvsoc.cpu0.E_actv_pc[0]
.sym 87874 $abc$63009$new_ys__n1872_inv_
.sym 87876 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 87877 $abc$63009$new_n4119_
.sym 87880 rvsoc.cpu0.E_funct3[1]
.sym 87881 rvsoc.cpu0.F_actv_pc[30]
.sym 87882 rvsoc.code_adrs[17]
.sym 87884 $abc$63009$new_ys__n7569_
.sym 87885 rvsoc.cpu0.D_insn_typ[3]
.sym 87886 rvsoc.data_adrs[2]
.sym 87887 $abc$63009$new_ys__n7571_
.sym 87888 rvsoc.cpu0.E_funct3[1]
.sym 87889 rvsoc.cpu0.D_actv_pc[8]
.sym 87890 rvsoc.cpu0.sys_mcause[2]
.sym 87897 $abc$63009$new_n4999_
.sym 87899 $abc$63009$new_ys__n7571_
.sym 87900 $abc$63009$new_n4998_
.sym 87901 $abc$63009$new_n5011_
.sym 87902 $abc$63009$new_n5004_
.sym 87903 $abc$63009$new_n5208_
.sym 87905 $abc$63009$new_n5183_
.sym 87906 $abc$63009$new_ys__n7565_
.sym 87909 $abc$63009$new_n5035_
.sym 87910 $abc$63009$new_ys__n7569_
.sym 87911 $abc$63009$new_ys__n7564_
.sym 87914 $abc$63009$new_n5189_
.sym 87916 $abc$63009$new_n5012_
.sym 87917 rvsoc.cpu0.E_insn[22]
.sym 87922 $abc$63009$new_n5019_
.sym 87923 $abc$63009$new_ys__n7548_
.sym 87924 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 87926 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$50708[0]
.sym 87928 $abc$63009$new_n5195_
.sym 87930 $abc$63009$new_ys__n7571_
.sym 87933 $abc$63009$new_n5012_
.sym 87936 $abc$63009$new_n5012_
.sym 87939 $abc$63009$new_ys__n7569_
.sym 87943 $abc$63009$new_ys__n7548_
.sym 87944 $abc$63009$new_n4999_
.sym 87945 $abc$63009$new_n5004_
.sym 87948 $abc$63009$new_n5189_
.sym 87949 $abc$63009$new_n5195_
.sym 87950 $abc$63009$new_n5183_
.sym 87951 $abc$63009$new_n5208_
.sym 87955 $abc$63009$new_n5012_
.sym 87957 $abc$63009$new_ys__n7564_
.sym 87960 $abc$63009$new_n4998_
.sym 87961 $abc$63009$new_n5011_
.sym 87962 $abc$63009$new_n5035_
.sym 87963 $abc$63009$new_n5019_
.sym 87966 rvsoc.cpu0.E_insn[22]
.sym 87972 $abc$63009$new_n5012_
.sym 87975 $abc$63009$new_ys__n7565_
.sym 87976 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 87977 rvsoc.clka
.sym 87978 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$50708[0]
.sym 87979 $abc$63009$new_ys__n1792_
.sym 87980 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[0]
.sym 87981 $abc$63009$new_n3765_
.sym 87982 rvsoc.cpu0.D_actv_pc[17]
.sym 87983 rvsoc.cpu0.D_next_pc[23]
.sym 87985 $abc$63009$new_ys__n9823_inv_
.sym 87986 rvsoc.cpu0.mul_val[0]
.sym 87987 rvsoc.cpu0.D_op2[14]
.sym 87990 rvsoc.cpu0.D_op2[14]
.sym 87991 rvsoc.cpu0.E_mul_lolo[5]
.sym 87992 $abc$63009$new_ys__n2820_
.sym 87994 rvsoc.cpu0.D_insn_typ[10]
.sym 87995 rvsoc.cpu0.D_op2[9]
.sym 87996 rvsoc.cpu0.E_next_pc[8]
.sym 87997 rvsoc.cpu0.D_op2[0]
.sym 87998 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$50708[0]
.sym 87999 rvsoc.data_adrs[1]
.sym 88002 rvsoc.cpu0.D_op2[5]
.sym 88003 rvsoc.uart0.cfg[18]
.sym 88005 rvsoc.cpu0.D_actv_pc[6]
.sym 88006 $abc$63009$new_ys__n1880_inv_
.sym 88009 rvsoc.cpu0.D_next_pc[24]
.sym 88010 $abc$63009$new_n5082_
.sym 88011 rvsoc.cpu0.D_next_pc[10]
.sym 88012 $abc$63009$new_ys__n7568_
.sym 88013 rvsoc.cpu0.D_next_pc[0]
.sym 88014 $PACKER_VCC_NET
.sym 88021 $abc$63009$new_n5075_
.sym 88022 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 88024 rvsoc.cpu0.E_mul_lolo[1]
.sym 88028 rvsoc.cpu0.E_mul_lolo[12]
.sym 88030 $abc$63009$new_n5050_
.sym 88032 rvsoc.cpu0.E_mul_lolo[7]
.sym 88034 rvsoc.cpu0.E_mul_lolo[2]
.sym 88035 $abc$63009$new_n5056_
.sym 88036 $abc$63009$new_n5062_
.sym 88039 rvsoc.cpu0.E_mul_lolo[5]
.sym 88041 $abc$63009$new_n5036_
.sym 88042 rvsoc.code_adrs[17]
.sym 88043 rvsoc.cpu0.mul_val[0]
.sym 88044 $abc$63009$new_n5028_
.sym 88049 $abc$63009$new_n5036_
.sym 88053 $abc$63009$new_n5036_
.sym 88054 $abc$63009$new_n5028_
.sym 88056 rvsoc.cpu0.E_mul_lolo[7]
.sym 88059 $abc$63009$new_n5036_
.sym 88060 rvsoc.cpu0.E_mul_lolo[1]
.sym 88061 $abc$63009$new_n5028_
.sym 88067 rvsoc.code_adrs[17]
.sym 88071 rvsoc.cpu0.E_mul_lolo[2]
.sym 88072 $abc$63009$new_n5036_
.sym 88073 $abc$63009$new_n5028_
.sym 88078 rvsoc.cpu0.mul_val[0]
.sym 88079 $abc$63009$new_n5036_
.sym 88080 $abc$63009$new_n5028_
.sym 88083 $abc$63009$new_n5028_
.sym 88085 rvsoc.cpu0.E_mul_lolo[12]
.sym 88086 $abc$63009$new_n5036_
.sym 88090 rvsoc.cpu0.E_mul_lolo[5]
.sym 88091 $abc$63009$new_n5036_
.sym 88092 $abc$63009$new_n5028_
.sym 88095 $abc$63009$new_n5050_
.sym 88096 $abc$63009$new_n5062_
.sym 88097 $abc$63009$new_n5075_
.sym 88098 $abc$63009$new_n5056_
.sym 88099 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 88100 rvsoc.clka
.sym 88102 rvsoc.cpu0.E_actv_pc[24]
.sym 88103 rvsoc.cpu0.E_next_pc[24]
.sym 88104 rvsoc.cpu0.E_mul_lolo[10]
.sym 88105 rvsoc.cpu0.E_actv_pc[29]
.sym 88106 rvsoc.cpu0.E_next_pc[29]
.sym 88107 rvsoc.cpu0.E_mcause[15]
.sym 88108 $abc$63009$new_ys__n9843_inv_
.sym 88109 $abc$63009$new_ys__n9838_inv_
.sym 88112 rvsoc.spi0.log2div[1]
.sym 88113 $abc$63009$new_n5405_
.sym 88115 rvsoc.cpu0.umul_lolo[18]
.sym 88116 rvsoc.cpu0.E_actv_pc[9]
.sym 88117 $auto$alumacc.cc:474:replace_alu$3190.AA[7]
.sym 88118 rvsoc.cpu0.E_mul_lolo[6]
.sym 88119 rvsoc.cpu0.umul_lolo[19]
.sym 88120 rvsoc.cpu0.E_mul_lolo[7]
.sym 88122 $PACKER_GND_NET
.sym 88124 rvsoc.cpu0.E_mul_lolo[12]
.sym 88126 $abc$63009$new_n3765_
.sym 88127 rvsoc.uart0.div[24]
.sym 88128 rvsoc.cpu0.D_actv_pc[17]
.sym 88129 rvsoc.cpu0.sys_mcause[31]
.sym 88131 rvsoc.cpu0.D_funct3[1]
.sym 88132 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 88134 rvsoc.cpu0.mul_val[18]
.sym 88135 rvsoc.cpu0.D_op2[8]
.sym 88136 rvsoc.cpu0.mul_val[19]
.sym 88137 rvsoc.cpu0.D_op2[15]
.sym 88143 $abc$63009$new_n5028_
.sym 88145 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 88148 $abc$63009$new_n4119_
.sym 88149 rvsoc.cpu0.E_mul_lolo[13]
.sym 88150 $abc$63009$new_ys__n10983_inv_
.sym 88151 rvsoc.cpu0.E_mul_lolo[9]
.sym 88152 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[0]
.sym 88153 $abc$63009$new_n4116_
.sym 88155 rvsoc.cpu0.D_insn_typ[3]
.sym 88156 rvsoc.cpu0.sys_mcause[0]
.sym 88158 $abc$63009$new_n4117_
.sym 88159 $abc$63009$new_ys__n1858_
.sym 88161 rvsoc.cpu0.E_mul_lolo[10]
.sym 88162 $abc$63009$new_ys__n1872_inv_
.sym 88166 $abc$63009$new_n5036_
.sym 88170 rvsoc.cpu0.D_op2[0]
.sym 88173 rvsoc.cpu0.D_next_pc[0]
.sym 88174 $PACKER_GND_NET
.sym 88176 $abc$63009$new_n5028_
.sym 88177 $abc$63009$new_n5036_
.sym 88178 rvsoc.cpu0.E_mul_lolo[10]
.sym 88182 $abc$63009$new_n4119_
.sym 88183 rvsoc.cpu0.sys_mcause[0]
.sym 88184 $abc$63009$new_n4116_
.sym 88185 $abc$63009$new_n4117_
.sym 88188 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[0]
.sym 88189 $abc$63009$new_ys__n1872_inv_
.sym 88190 rvsoc.cpu0.D_op2[0]
.sym 88191 rvsoc.cpu0.D_insn_typ[3]
.sym 88197 $PACKER_GND_NET
.sym 88200 rvsoc.cpu0.E_mul_lolo[13]
.sym 88202 $abc$63009$new_n5028_
.sym 88203 $abc$63009$new_n5036_
.sym 88209 $PACKER_GND_NET
.sym 88212 $abc$63009$new_n5028_
.sym 88213 $abc$63009$new_n5036_
.sym 88215 rvsoc.cpu0.E_mul_lolo[9]
.sym 88218 $abc$63009$new_ys__n10983_inv_
.sym 88219 $abc$63009$new_ys__n1858_
.sym 88220 rvsoc.cpu0.D_next_pc[0]
.sym 88222 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 88223 rvsoc.clka
.sym 88225 rvsoc.cpu0.E_mcause[16]
.sym 88226 rvsoc.cpu0.E_mcause[14]
.sym 88227 $abc$63009$new_n3771_
.sym 88228 rvsoc.cpu0.E_mcause[19]
.sym 88229 $abc$63009$new_n2906_
.sym 88230 rvsoc.cpu0.E_mcause[20]
.sym 88231 $abc$63009$new_n2905_
.sym 88232 $abc$63009$new_n2902_
.sym 88235 $abc$63009$new_n5144_
.sym 88236 rvsoc.gpio0.data[3]
.sym 88238 $auto$alumacc.cc:474:replace_alu$3190.AA[10]
.sym 88239 rvsoc.cpu0.D_actv_pc[29]
.sym 88240 $auto$alumacc.cc:474:replace_alu$3190.AA[15]
.sym 88242 rvsoc.uart0.status[25]
.sym 88244 $auto$alumacc.cc:474:replace_alu$3190.AA[12]
.sym 88245 rvsoc.cpu0.E_mul_lolo[13]
.sym 88247 rvsoc.cpu0.E_mul_lolo[9]
.sym 88248 $auto$alumacc.cc:474:replace_alu$3190.AA[14]
.sym 88249 $abc$63009$new_n5118_
.sym 88250 $abc$63009$new_ys__n6254_
.sym 88252 rvsoc.cpu0.umul_lolo[21]
.sym 88253 rvsoc.cpu0.mul_val[27]
.sym 88254 rvsoc.data_wdata[8]
.sym 88255 rvsoc.data_wdata[11]
.sym 88256 $abc$63009$new_ys__n6254_
.sym 88257 rvsoc.data_wdata[1]
.sym 88258 $PACKER_VCC_NET
.sym 88259 $abc$63009$new_n3187_
.sym 88260 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 88268 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 88271 rvsoc.cpu0.mul_val[27]
.sym 88273 rvsoc.data_wdata[11]
.sym 88276 rvsoc.cpu0.E_mul_lolo[3]
.sym 88279 rvsoc.cpu0.mul_val[21]
.sym 88281 rvsoc.cpu0.mul_val[30]
.sym 88282 $abc$63009$new_n5028_
.sym 88287 rvsoc.cpu0.mul_val[20]
.sym 88290 $abc$63009$new_n5028_
.sym 88294 rvsoc.cpu0.mul_val[18]
.sym 88295 $abc$63009$new_n5036_
.sym 88296 rvsoc.cpu0.mul_val[19]
.sym 88300 rvsoc.cpu0.mul_val[27]
.sym 88301 $abc$63009$new_n5036_
.sym 88302 $abc$63009$new_n5028_
.sym 88306 rvsoc.cpu0.mul_val[30]
.sym 88307 $abc$63009$new_n5028_
.sym 88308 $abc$63009$new_n5036_
.sym 88311 $abc$63009$new_n5036_
.sym 88312 rvsoc.cpu0.mul_val[20]
.sym 88314 $abc$63009$new_n5028_
.sym 88317 rvsoc.cpu0.E_mul_lolo[3]
.sym 88318 $abc$63009$new_n5036_
.sym 88320 $abc$63009$new_n5028_
.sym 88323 $abc$63009$new_n5028_
.sym 88325 $abc$63009$new_n5036_
.sym 88326 rvsoc.cpu0.mul_val[18]
.sym 88330 $abc$63009$new_n5028_
.sym 88331 rvsoc.cpu0.mul_val[19]
.sym 88332 $abc$63009$new_n5036_
.sym 88338 rvsoc.data_wdata[11]
.sym 88341 $abc$63009$new_n5028_
.sym 88342 $abc$63009$new_n5036_
.sym 88344 rvsoc.cpu0.mul_val[21]
.sym 88345 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 88346 rvsoc.clkn
.sym 88348 $abc$63009$new_ys__n1567_
.sym 88349 $abc$63009$new_ys__n1756_
.sym 88350 $abc$63009$new_ys__n1730_
.sym 88351 $abc$63009$new_n5880_
.sym 88352 $abc$63009$new_ys__n5440_inv_
.sym 88353 $abc$63009$new_n4353_
.sym 88354 $abc$63009$new_n4645_
.sym 88355 $abc$63009$new_n4396_
.sym 88362 $abc$63009$new_n5396_
.sym 88363 rvsoc.cpu0.sys_mcause[7]
.sym 88364 rvsoc.cpu0.E_mul_lolo[3]
.sym 88370 rvsoc.code_adrs[24]
.sym 88372 rvsoc.cpu0.E_funct3[1]
.sym 88373 rvsoc.cpu0.D_actv_pc[30]
.sym 88374 rvsoc.cpu0.F_actv_pc[30]
.sym 88375 $auto$alumacc.cc:474:replace_alu$3190.AA[8]
.sym 88376 rvsoc.cpu0.D_actv_pc[8]
.sym 88377 $auto$alumacc.cc:474:replace_alu$3190.AA[9]
.sym 88378 $abc$63009$new_n5036_
.sym 88379 $auto$alumacc.cc:474:replace_alu$3190.AA[12]
.sym 88380 $abc$63009$new_ys__n7571_
.sym 88381 $auto$alumacc.cc:474:replace_alu$3190.AA[13]
.sym 88382 $abc$63009$new_ys__n7569_
.sym 88383 rvsoc.cpu0.F_next_pc[27]
.sym 88392 $abc$63009$new_n4357_
.sym 88394 $abc$63009$new_n5369_
.sym 88398 rvsoc.cpu0.D_actv_pc[8]
.sym 88399 $abc$63009$new_n4351_
.sym 88401 rvsoc.cpu0.D_funct3[1]
.sym 88402 rvsoc.cpu0.D_insn_typ[10]
.sym 88404 rvsoc.cpu0.E_funct3[0]
.sym 88405 $abc$63009$new_ys__n7578_
.sym 88406 $abc$63009$new_n4165_
.sym 88408 $abc$63009$new_n4352_
.sym 88409 $abc$63009$new_n4356_
.sym 88410 $abc$63009$new_n4353_
.sym 88411 $abc$63009$new_ys__n10983_inv_
.sym 88414 $abc$63009$new_ys__n7575_
.sym 88415 rvsoc.cpu0.D_funct3[0]
.sym 88417 rvsoc.cpu0.E_funct3[1]
.sym 88419 rvsoc.cpu0.D_next_pc[8]
.sym 88420 $abc$63009$new_ys__n1757_inv_
.sym 88422 $abc$63009$new_ys__n10983_inv_
.sym 88423 rvsoc.cpu0.D_next_pc[8]
.sym 88424 $abc$63009$new_ys__n1757_inv_
.sym 88425 $abc$63009$new_n4351_
.sym 88430 rvsoc.cpu0.E_funct3[1]
.sym 88431 rvsoc.cpu0.E_funct3[0]
.sym 88435 $abc$63009$new_n4165_
.sym 88436 rvsoc.cpu0.D_actv_pc[8]
.sym 88437 $abc$63009$new_n4352_
.sym 88440 $abc$63009$new_n4357_
.sym 88441 rvsoc.cpu0.D_insn_typ[10]
.sym 88442 $abc$63009$new_n4353_
.sym 88443 $abc$63009$new_n4356_
.sym 88447 rvsoc.cpu0.D_funct3[1]
.sym 88452 $abc$63009$new_n5369_
.sym 88453 $abc$63009$new_ys__n7578_
.sym 88460 $abc$63009$new_ys__n7575_
.sym 88461 $abc$63009$new_n5369_
.sym 88466 rvsoc.cpu0.D_funct3[0]
.sym 88468 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 88469 rvsoc.clka
.sym 88471 rvsoc.cpu0.E_mul_lolo[28]
.sym 88472 $abc$63009$new_n3767_
.sym 88473 $abc$63009$new_n4646_
.sym 88474 $abc$63009$new_ys__n1609_
.sym 88475 $abc$63009$new_n3770_
.sym 88476 $abc$63009$new_ys__n10982_
.sym 88477 rvsoc.cpu0.E_mul_lolo[29]
.sym 88478 $abc$63009$new_n3769_
.sym 88481 $abc$63009$new_n5466_
.sym 88482 rvsoc.gpio0.data[1]
.sym 88484 $abc$63009$new_n4645_
.sym 88493 rvsoc.cpu0.D_op2[5]
.sym 88494 $abc$63009$new_ys__n1728_
.sym 88495 $abc$63009$new_n4356_
.sym 88496 rvsoc.cpu0.D_op2[12]
.sym 88498 $abc$63009$new_ys__n1880_inv_
.sym 88499 $abc$63009$new_ys__n1880_inv_
.sym 88501 rvsoc.cpu0.D_op2[23]
.sym 88502 $abc$63009$new_n5082_
.sym 88503 $abc$63009$new_n5493_
.sym 88504 $abc$63009$new_ys__n7568_
.sym 88505 rvsoc.cpu0.D_actv_pc[6]
.sym 88506 $abc$63009$new_ys__n1757_inv_
.sym 88512 $abc$63009$new_n5467_
.sym 88514 $abc$63009$new_n5494_
.sym 88516 $auto$alumacc.cc:474:replace_alu$3190.AA[14]
.sym 88517 $abc$63009$new_n5495_
.sym 88518 $auto$alumacc.cc:474:replace_alu$3190.AA[15]
.sym 88520 $abc$63009$new_n5000_
.sym 88521 $abc$63009$new_ys__n2204_inv_
.sym 88522 $abc$63009$new_n5370_
.sym 88526 $abc$63009$new_n5468_
.sym 88534 rvsoc.cpu0.D_next_pc[27]
.sym 88535 $auto$alumacc.cc:474:replace_alu$3190.AA[8]
.sym 88537 $auto$alumacc.cc:474:replace_alu$3190.AA[9]
.sym 88543 $abc$63009$new_n5362_
.sym 88545 $abc$63009$new_n5494_
.sym 88546 $abc$63009$new_n5370_
.sym 88547 $abc$63009$new_n5362_
.sym 88548 $abc$63009$new_n5495_
.sym 88554 $auto$alumacc.cc:474:replace_alu$3190.AA[14]
.sym 88559 $auto$alumacc.cc:474:replace_alu$3190.AA[9]
.sym 88563 $abc$63009$new_n5370_
.sym 88564 $abc$63009$new_n5467_
.sym 88565 $abc$63009$new_n5468_
.sym 88566 $abc$63009$new_n5362_
.sym 88572 $auto$alumacc.cc:474:replace_alu$3190.AA[8]
.sym 88575 $abc$63009$new_n5000_
.sym 88578 $abc$63009$new_ys__n2204_inv_
.sym 88583 $auto$alumacc.cc:474:replace_alu$3190.AA[15]
.sym 88590 rvsoc.cpu0.D_next_pc[27]
.sym 88591 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 88592 rvsoc.clka
.sym 88594 $abc$63009$new_n3764_
.sym 88595 $abc$63009$new_n3761_
.sym 88596 rvsoc.cpu0.sys_mcause[21]
.sym 88597 $abc$63009$new_n4305_
.sym 88598 $abc$63009$new_ys__n1537_
.sym 88599 $abc$63009$new_n4694_
.sym 88600 rvsoc.cpu0.sys_mcause[23]
.sym 88601 $abc$63009$new_n4692_
.sym 88602 rvsoc.cpu0.D_op2[26]
.sym 88604 $abc$63009$new_n3672_
.sym 88605 rvsoc.cpu0.D_op2[26]
.sym 88610 $PACKER_GND_NET
.sym 88612 rvsoc.cpu0.E_mul_lolo[25]
.sym 88614 rvsoc.cpu0.D_op2[28]
.sym 88618 rvsoc.cpu0.D_funct3[1]
.sym 88619 rvsoc.uart0.div[24]
.sym 88620 rvsoc.cpu0.D_next_pc[27]
.sym 88621 rvsoc.cpu0.sys_mcause[31]
.sym 88623 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 88625 rvsoc.cpu0.D_next_pc[29]
.sym 88626 $abc$63009$new_n3765_
.sym 88629 $abc$63009$new_n4165_
.sym 88640 $abc$63009$new_ys__n7567_
.sym 88643 $abc$63009$new_ys__n7566_
.sym 88646 $abc$63009$new_n4305_
.sym 88647 $abc$63009$new_n4119_
.sym 88648 $abc$63009$new_n5369_
.sym 88649 rvsoc.data_wdata[1]
.sym 88652 $abc$63009$new_ys__n7571_
.sym 88653 $abc$63009$new_n5370_
.sym 88654 $abc$63009$new_ys__n7569_
.sym 88655 rvsoc.cpu0.D_insn_typ[3]
.sym 88657 rvsoc.cpu0.sys_mcause[9]
.sym 88658 $abc$63009$new_ys__n1880_inv_
.sym 88661 $abc$63009$new_n5370_
.sym 88662 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$51721
.sym 88664 $abc$63009$new_ys__n7568_
.sym 88665 rvsoc.cpu0.D_actv_pc[6]
.sym 88668 $abc$63009$new_n5369_
.sym 88670 $abc$63009$new_ys__n7568_
.sym 88671 $abc$63009$new_n5370_
.sym 88674 $abc$63009$new_ys__n7567_
.sym 88675 $abc$63009$new_n5369_
.sym 88677 $abc$63009$new_n5370_
.sym 88680 rvsoc.cpu0.sys_mcause[9]
.sym 88683 $abc$63009$new_n4119_
.sym 88686 $abc$63009$new_ys__n7571_
.sym 88687 $abc$63009$new_n5369_
.sym 88689 $abc$63009$new_n5370_
.sym 88692 $abc$63009$new_n5369_
.sym 88693 $abc$63009$new_ys__n7569_
.sym 88694 $abc$63009$new_n5370_
.sym 88698 $abc$63009$new_ys__n1880_inv_
.sym 88699 $abc$63009$new_n4305_
.sym 88700 rvsoc.cpu0.D_actv_pc[6]
.sym 88701 rvsoc.cpu0.D_insn_typ[3]
.sym 88704 $abc$63009$new_n5370_
.sym 88705 $abc$63009$new_ys__n7566_
.sym 88706 $abc$63009$new_n5369_
.sym 88710 rvsoc.data_wdata[1]
.sym 88714 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$51721
.sym 88715 rvsoc.clkn
.sym 88716 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 88717 rvsoc.cpu0.E_mcause[23]
.sym 88718 rvsoc.cpu0.E_mcause[22]
.sym 88719 rvsoc.cpu0.E_mcause[24]
.sym 88720 rvsoc.cpu0.E_mcause[21]
.sym 88721 $abc$63009$new_n2896_
.sym 88722 $abc$63009$new_n3763_
.sym 88723 rvsoc.cpu0.E_mul_lhhl[0]
.sym 88724 $abc$63009$new_n2899_
.sym 88728 $abc$63009$new_ys__n1452_inv_
.sym 88729 rvsoc.cpu0.D_op1[13]
.sym 88732 $abc$63009$new_n4305_
.sym 88735 rvsoc.cpu0.D_op1[8]
.sym 88737 rvsoc.cpu0.D_op1[10]
.sym 88741 $abc$63009$new_n5118_
.sym 88742 rvsoc.data_wdata[8]
.sym 88743 rvsoc.data_wdata[16]
.sym 88744 rvsoc.cpu0.D_op2[7]
.sym 88745 rvsoc.cpu0.sys_mcause[24]
.sym 88746 rvsoc.cpu0.D_actv_pc[30]
.sym 88747 rvsoc.cpu0.D_op2[18]
.sym 88748 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 88749 rvsoc.cpu0.D_op2[24]
.sym 88750 rvsoc.cpu0.D_op2[30]
.sym 88751 $abc$63009$new_n3187_
.sym 88752 rvsoc.cpu0.D_op2[29]
.sym 88758 $abc$63009$new_n5404_
.sym 88760 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 88761 $PACKER_GND_NET
.sym 88762 $abc$63009$new_n5396_
.sym 88764 $abc$63009$new_n5415_
.sym 88767 $abc$63009$new_n5395_
.sym 88768 $abc$63009$new_ys__n1880_inv_
.sym 88769 $abc$63009$new_n5036_
.sym 88770 $abc$63009$new_n5413_
.sym 88772 $abc$63009$new_n5390_
.sym 88774 $abc$63009$new_n5389_
.sym 88779 rvsoc.cpu0.D_insn_typ[3]
.sym 88780 $abc$63009$new_n5414_
.sym 88781 $abc$63009$new_n5362_
.sym 88782 $abc$63009$new_ys__n7725_inv_
.sym 88783 $abc$63009$new_n5386_
.sym 88784 $abc$63009$new_n5397_
.sym 88786 $abc$63009$new_n5405_
.sym 88788 $abc$63009$new_ys__n3409_
.sym 88789 $abc$63009$new_n5406_
.sym 88791 $abc$63009$new_n5395_
.sym 88792 $abc$63009$new_n5362_
.sym 88793 $abc$63009$new_n5396_
.sym 88794 $abc$63009$new_n5397_
.sym 88797 $abc$63009$new_ys__n3409_
.sym 88799 $abc$63009$new_ys__n7725_inv_
.sym 88800 $abc$63009$new_n5036_
.sym 88804 $PACKER_GND_NET
.sym 88809 rvsoc.cpu0.D_insn_typ[3]
.sym 88811 $abc$63009$new_ys__n1880_inv_
.sym 88815 $abc$63009$new_n5404_
.sym 88816 $abc$63009$new_n5362_
.sym 88817 $abc$63009$new_n5406_
.sym 88818 $abc$63009$new_n5405_
.sym 88821 $abc$63009$new_n5413_
.sym 88822 $abc$63009$new_n5414_
.sym 88823 $abc$63009$new_n5362_
.sym 88824 $abc$63009$new_n5415_
.sym 88830 $PACKER_GND_NET
.sym 88833 $abc$63009$new_n5390_
.sym 88834 $abc$63009$new_n5386_
.sym 88835 $abc$63009$new_n5362_
.sym 88836 $abc$63009$new_n5389_
.sym 88837 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 88838 rvsoc.clka
.sym 88842 rvsoc.cpu0.E_mcause[29]
.sym 88843 rvsoc.cpu0.E_mcause[30]
.sym 88845 $abc$63009$new_n3762_
.sym 88846 $abc$63009$new_n2897_
.sym 88847 rvsoc.cpu0.E_mcause[31]
.sym 88861 rvsoc.cpu0.umul_lohi[29]
.sym 88863 rvsoc.cpu0.umul_lohi[30]
.sym 88864 rvsoc.cpu0.D_op2[20]
.sym 88865 rvsoc.cpu0.D_insn_typ[3]
.sym 88867 rvsoc.data_adrs[2]
.sym 88868 rvsoc.cpu0.D_actv_pc[8]
.sym 88869 $abc$63009$new_n5403_
.sym 88870 rvsoc.cpu0.D_op2[27]
.sym 88871 rvsoc.cpu0.F_next_pc[27]
.sym 88872 rvsoc.cpu0.D_actv_pc[30]
.sym 88873 rvsoc.cpu0.D_op2[13]
.sym 88874 rvsoc.cpu0.F_actv_pc[30]
.sym 88875 rvsoc.cpu0.umul_lhhl[0]
.sym 88881 rvsoc.cpu0.F_actv_pc[8]
.sym 88882 rvsoc.cpu0.D_op2[3]
.sym 88883 rvsoc.cpu0.sys_mcause[29]
.sym 88887 rvsoc.cpu0.F_next_pc[27]
.sym 88888 rvsoc.cpu0.D_op2[27]
.sym 88890 rvsoc.cpu0.D_next_pc[27]
.sym 88894 $abc$63009$new_ys__n1392_inv_
.sym 88895 rvsoc.cpu0.D_next_pc[29]
.sym 88896 $abc$63009$new_n4820_
.sym 88897 $abc$63009$new_ys__n1445_
.sym 88899 rvsoc.cpu0.D_funct3[0]
.sym 88900 rvsoc.cpu0.F_actv_pc[30]
.sym 88902 $abc$63009$new_n4119_
.sym 88903 rvsoc.cpu0.D_funct3[1]
.sym 88905 rvsoc.cpu0.D_op2[11]
.sym 88906 $abc$63009$new_ys__n1872_inv_
.sym 88907 $abc$63009$new_ys__n6254_
.sym 88908 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 88909 $abc$63009$new_ys__n1452_inv_
.sym 88911 $abc$63009$new_n4778_
.sym 88912 $abc$63009$new_ys__n10983_inv_
.sym 88915 rvsoc.cpu0.F_actv_pc[30]
.sym 88923 rvsoc.cpu0.F_next_pc[27]
.sym 88926 rvsoc.cpu0.D_next_pc[27]
.sym 88928 $abc$63009$new_ys__n10983_inv_
.sym 88929 $abc$63009$new_n4778_
.sym 88932 rvsoc.cpu0.D_next_pc[29]
.sym 88933 $abc$63009$new_n4820_
.sym 88935 $abc$63009$new_ys__n10983_inv_
.sym 88938 $abc$63009$new_ys__n1392_inv_
.sym 88939 rvsoc.cpu0.D_op2[3]
.sym 88940 $abc$63009$new_ys__n1872_inv_
.sym 88941 $abc$63009$new_ys__n6254_
.sym 88944 rvsoc.cpu0.D_op2[11]
.sym 88945 rvsoc.cpu0.D_funct3[1]
.sym 88946 rvsoc.cpu0.D_op2[27]
.sym 88947 rvsoc.cpu0.D_funct3[0]
.sym 88950 rvsoc.cpu0.F_actv_pc[8]
.sym 88956 $abc$63009$new_ys__n1452_inv_
.sym 88957 rvsoc.cpu0.sys_mcause[29]
.sym 88958 $abc$63009$new_n4119_
.sym 88959 $abc$63009$new_ys__n1445_
.sym 88960 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 88961 rvsoc.clka
.sym 88963 rvsoc.uart0.div[25]
.sym 88966 $abc$63009$new_ys__n1386_inv_
.sym 88968 $abc$63009$new_ys__n1398_inv_
.sym 88969 $abc$63009$new_ys__n1447_
.sym 88970 $abc$63009$new_ys__n1507_
.sym 88979 rvsoc.cpu0.sys_mcause[29]
.sym 88980 rvsoc.data_wdata[6]
.sym 88981 rvsoc.data_wdata[22]
.sym 88987 $abc$63009$new_ys__n1880_inv_
.sym 88988 $abc$63009$new_n5493_
.sym 88989 rvsoc.cpu0.D_op2[18]
.sym 88990 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 88991 $abc$63009$new_ys__n7725_inv_
.sym 88993 rvsoc.cpu0.D_op2[23]
.sym 88994 rvsoc.cpu0.D_op2[12]
.sym 88995 $abc$63009$new_ys__n6931_
.sym 88996 rvsoc.uart0.cfg[7]
.sym 88997 rvsoc.cpu0.D_op2[5]
.sym 88998 $abc$63009$new_ys__n1757_inv_
.sym 89005 $abc$63009$new_ys__n1880_inv_
.sym 89007 $abc$63009$new_n4819_
.sym 89008 rvsoc.uart0.div[22]
.sym 89009 rvsoc.cpu0.umul_hilo[0]
.sym 89012 rvsoc.data_adrs[3]
.sym 89013 $abc$63009$new_n5118_
.sym 89015 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 89017 rvsoc.cpu0.umul_lohi[0]
.sym 89019 rvsoc.cpu0.D_actv_pc[29]
.sym 89020 rvsoc.uart0.cfg[7]
.sym 89021 $abc$63009$new_ys__n6931_
.sym 89022 $abc$63009$new_n5144_
.sym 89023 $PACKER_GND_NET
.sym 89024 rvsoc.uart0.status[22]
.sym 89026 $abc$63009$new_ys__n1447_
.sym 89027 rvsoc.data_adrs[2]
.sym 89029 rvsoc.uart0.status[7]
.sym 89030 $abc$63009$new_n5115_
.sym 89031 $abc$63009$new_n5116_
.sym 89034 $abc$63009$new_ys__n3409_
.sym 89037 $abc$63009$new_n5118_
.sym 89038 $abc$63009$new_ys__n6931_
.sym 89039 $abc$63009$new_n5144_
.sym 89040 $abc$63009$new_n5115_
.sym 89045 $PACKER_GND_NET
.sym 89051 $abc$63009$new_n5116_
.sym 89052 $abc$63009$new_ys__n3409_
.sym 89055 rvsoc.cpu0.umul_hilo[0]
.sym 89058 rvsoc.cpu0.umul_lohi[0]
.sym 89064 $PACKER_GND_NET
.sym 89067 $abc$63009$new_n4819_
.sym 89068 rvsoc.cpu0.D_actv_pc[29]
.sym 89069 $abc$63009$new_ys__n1880_inv_
.sym 89070 $abc$63009$new_ys__n1447_
.sym 89073 rvsoc.uart0.cfg[7]
.sym 89074 rvsoc.data_adrs[2]
.sym 89075 rvsoc.uart0.status[7]
.sym 89076 rvsoc.data_adrs[3]
.sym 89079 rvsoc.data_adrs[3]
.sym 89080 rvsoc.uart0.status[22]
.sym 89081 rvsoc.data_adrs[2]
.sym 89082 rvsoc.uart0.div[22]
.sym 89083 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 89084 rvsoc.clkn
.sym 89086 rvsoc.cpu0.D_op3[30]
.sym 89090 rvsoc.cpu0.D_op3[26]
.sym 89091 rvsoc.cpu0.D_op3[23]
.sym 89101 rvsoc.cpu0.D_op2[3]
.sym 89103 $abc$63009$new_ys__n1507_
.sym 89105 rvsoc.uart0.div[25]
.sym 89110 rvsoc.cpu0.D_op2[24]
.sym 89111 $abc$63009$new_ys__n7726_inv_
.sym 89112 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 89113 rvsoc.cpu0.D_op2[25]
.sym 89114 rvsoc.cpu0.D_funct3[1]
.sym 89115 rvsoc.cpu0.cpu_rs2[26]
.sym 89116 $abc$63009$new_n3674_
.sym 89117 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 89118 rvsoc.uart0.div[24]
.sym 89119 rvsoc.cpu0.D_op2[9]
.sym 89121 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 89131 $abc$63009$new_n3616_
.sym 89137 $abc$63009$new_n3666_
.sym 89139 rvsoc.data_wdata[31]
.sym 89141 $abc$63009$new_n3680_
.sym 89145 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 89147 $abc$63009$new_n3640_
.sym 89151 $abc$63009$new_ys__n2827_
.sym 89155 rvsoc.data_wdata[24]
.sym 89156 rvsoc.cpu0.cpu_rs2[31]
.sym 89158 rvsoc.cpu0.cpu_rs2[24]
.sym 89172 rvsoc.cpu0.cpu_rs2[24]
.sym 89173 rvsoc.data_wdata[24]
.sym 89174 $abc$63009$new_n3616_
.sym 89175 $abc$63009$new_ys__n2827_
.sym 89185 $abc$63009$new_n3666_
.sym 89186 $abc$63009$new_n3640_
.sym 89196 rvsoc.cpu0.cpu_rs2[31]
.sym 89197 $abc$63009$new_ys__n2827_
.sym 89198 $abc$63009$new_n3616_
.sym 89199 rvsoc.data_wdata[31]
.sym 89203 $abc$63009$new_n3640_
.sym 89204 $abc$63009$new_n3680_
.sym 89206 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 89207 rvsoc.clka
.sym 89213 rvsoc.uart0.cfg[7]
.sym 89220 rvsoc.data_wdata[25]
.sym 89222 $abc$63009$new_ys__n2953_inv_
.sym 89225 rvsoc.data_wdata[30]
.sym 89228 $abc$63009$new_ys__n3409_
.sym 89234 rvsoc.cpu0.D_op2[30]
.sym 89235 rvsoc.data_wdata[16]
.sym 89236 rvsoc.cpu0.D_op2[29]
.sym 89237 rvsoc.cpu0.add_op12[24]
.sym 89238 rvsoc.cpu0.D_op2[24]
.sym 89239 rvsoc.cpu0.D_op3[23]
.sym 89240 $abc$63009$new_ys__n3279_inv_
.sym 89241 rvsoc.cpu0.D_op2[10]
.sym 89242 rvsoc.data_wdata[26]
.sym 89243 rvsoc.cpu0.D_op2[18]
.sym 89244 rvsoc.cpu0.D_op2[31]
.sym 89250 rvsoc.data_wdata[23]
.sym 89252 $abc$63009$new_n3664_
.sym 89253 rvsoc.data_wdata[26]
.sym 89259 rvsoc.data_wdata[20]
.sym 89263 $abc$63009$new_n3616_
.sym 89264 rvsoc.data_wdata[18]
.sym 89266 rvsoc.cpu0.cpu_rs2[18]
.sym 89267 $abc$63009$new_n3640_
.sym 89269 rvsoc.cpu0.cpu_rs2[20]
.sym 89270 $abc$63009$new_n3658_
.sym 89271 $abc$63009$new_ys__n2827_
.sym 89274 $abc$63009$new_n3654_
.sym 89275 rvsoc.cpu0.cpu_rs2[26]
.sym 89276 rvsoc.cpu0.cpu_rs2[23]
.sym 89277 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 89279 $abc$63009$new_n3670_
.sym 89283 $abc$63009$new_n3616_
.sym 89284 rvsoc.data_wdata[18]
.sym 89285 rvsoc.cpu0.cpu_rs2[18]
.sym 89286 $abc$63009$new_ys__n2827_
.sym 89289 $abc$63009$new_n3654_
.sym 89291 $abc$63009$new_n3640_
.sym 89295 $abc$63009$new_n3616_
.sym 89296 rvsoc.cpu0.cpu_rs2[23]
.sym 89297 rvsoc.data_wdata[23]
.sym 89298 $abc$63009$new_ys__n2827_
.sym 89301 $abc$63009$new_n3640_
.sym 89302 $abc$63009$new_n3664_
.sym 89307 $abc$63009$new_n3616_
.sym 89308 $abc$63009$new_ys__n2827_
.sym 89309 rvsoc.data_wdata[20]
.sym 89310 rvsoc.cpu0.cpu_rs2[20]
.sym 89313 $abc$63009$new_ys__n2827_
.sym 89314 $abc$63009$new_n3616_
.sym 89315 rvsoc.data_wdata[26]
.sym 89316 rvsoc.cpu0.cpu_rs2[26]
.sym 89321 $abc$63009$new_n3670_
.sym 89322 $abc$63009$new_n3640_
.sym 89325 $abc$63009$new_n3640_
.sym 89328 $abc$63009$new_n3658_
.sym 89329 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 89330 rvsoc.clka
.sym 89336 rvsoc.cpu0.E_add12[24]
.sym 89348 rvsoc.cpu0.D_op2[18]
.sym 89349 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 89354 rvsoc.cpu0.add_op12[15]
.sym 89355 rvsoc.data_wdata[20]
.sym 89357 $abc$63009$new_n5403_
.sym 89359 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[11]
.sym 89361 $abc$63009$new_ys__n3285_inv_
.sym 89362 rvsoc.data_wdata[27]
.sym 89365 rvsoc.data_wdata[27]
.sym 89366 rvsoc.cpu0.D_op2[27]
.sym 89367 rvsoc.cpu0.D_op2[20]
.sym 89373 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 89375 $abc$63009$new_n5036_
.sym 89376 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[7]
.sym 89377 $abc$63009$new_n3640_
.sym 89378 $abc$63009$new_ys__n2827_
.sym 89379 rvsoc.data_wdata[28]
.sym 89380 rvsoc.data_wdata[27]
.sym 89381 $abc$63009$new_ys__n2827_
.sym 89382 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[11]
.sym 89383 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[11]
.sym 89384 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 89386 $abc$63009$new_ys__n2827_
.sym 89387 $abc$63009$new_ys__n6950_
.sym 89388 rvsoc.cpu0.cpu_rs2[27]
.sym 89390 rvsoc.cpu0.cpu_rs2[29]
.sym 89391 rvsoc.data_wdata[30]
.sym 89392 rvsoc.cpu0.cpu_rs2[28]
.sym 89393 $abc$63009$new_n3616_
.sym 89394 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[7]
.sym 89396 rvsoc.data_wdata[29]
.sym 89397 $abc$63009$new_n3676_
.sym 89398 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[22]
.sym 89399 rvsoc.cpu0.E_op2[31]
.sym 89400 $abc$63009$new_n3616_
.sym 89401 $abc$63009$new_n3616_
.sym 89404 rvsoc.cpu0.cpu_rs2[30]
.sym 89406 $abc$63009$new_ys__n2827_
.sym 89407 rvsoc.data_wdata[29]
.sym 89408 $abc$63009$new_n3616_
.sym 89409 rvsoc.cpu0.cpu_rs2[29]
.sym 89412 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[7]
.sym 89413 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 89414 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[7]
.sym 89418 rvsoc.cpu0.cpu_rs2[30]
.sym 89419 $abc$63009$new_ys__n2827_
.sym 89420 rvsoc.data_wdata[30]
.sym 89421 $abc$63009$new_n3616_
.sym 89424 rvsoc.cpu0.cpu_rs2[28]
.sym 89425 $abc$63009$new_n3616_
.sym 89426 $abc$63009$new_ys__n2827_
.sym 89427 rvsoc.data_wdata[28]
.sym 89430 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[22]
.sym 89431 $abc$63009$new_ys__n6950_
.sym 89432 $abc$63009$new_n5036_
.sym 89433 rvsoc.cpu0.E_op2[31]
.sym 89436 $abc$63009$new_ys__n2827_
.sym 89437 $abc$63009$new_n3616_
.sym 89438 rvsoc.data_wdata[27]
.sym 89439 rvsoc.cpu0.cpu_rs2[27]
.sym 89442 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 89444 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[11]
.sym 89445 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[11]
.sym 89448 $abc$63009$new_n3676_
.sym 89451 $abc$63009$new_n3640_
.sym 89452 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 89453 rvsoc.clka
.sym 89456 rvsoc.cpu0.E_mul_hihi[4]
.sym 89457 rvsoc.cpu0.E_mul_hihi[7]
.sym 89458 rvsoc.cpu0.E_mul_hihi[3]
.sym 89459 rvsoc.cpu0.E_mul_hihi[6]
.sym 89460 rvsoc.cpu0.E_mul_hihi[5]
.sym 89461 rvsoc.cpu0.E_mul_hihi[14]
.sym 89462 rvsoc.cpu0.E_mul_hihi[1]
.sym 89468 rvsoc.cpu0.umul_hihi[2]
.sym 89473 $abc$63009$new_n3678_
.sym 89474 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 89476 rvsoc.cpu0.cpu_rs2[25]
.sym 89479 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 89480 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[7]
.sym 89481 $abc$63009$new_n5493_
.sym 89482 rvsoc.cpu0.D_op2[12]
.sym 89483 $abc$63009$new_ys__n7725_inv_
.sym 89484 rvsoc.cpu0.E_op1[31]
.sym 89485 rvsoc.cpu0.D_op2[23]
.sym 89486 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[4]
.sym 89489 rvsoc.cpu0.E_op1[31]
.sym 89496 $abc$63009$new_ys__n3409_
.sym 89497 $abc$63009$new_n5469_
.sym 89500 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 89501 $abc$63009$new_ys__n3400_
.sym 89502 $abc$63009$new_n5436_
.sym 89503 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[1]
.sym 89504 $abc$63009$new_n5465_
.sym 89505 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[22]
.sym 89506 $abc$63009$new_n5471_
.sym 89508 $abc$63009$new_n5382_
.sym 89509 $abc$63009$new_ys__n3400_
.sym 89510 $abc$63009$new_ys__n6950_
.sym 89512 $abc$63009$new_n5472_
.sym 89514 rvsoc.data_wdata[17]
.sym 89515 rvsoc.cpu0.E_op1[31]
.sym 89516 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[1]
.sym 89517 $abc$63009$new_ys__n6955_
.sym 89518 $abc$63009$new_n5466_
.sym 89519 $abc$63009$new_n5046_
.sym 89520 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 89522 rvsoc.data_wdata[23]
.sym 89524 $abc$63009$new_n5375_
.sym 89525 rvsoc.data_wdata[27]
.sym 89526 $abc$63009$new_n5429_
.sym 89527 rvsoc.cpu0.mulhu_val[22]
.sym 89529 $abc$63009$new_ys__n3409_
.sym 89530 $abc$63009$new_n5469_
.sym 89531 $abc$63009$new_n5466_
.sym 89532 $abc$63009$new_n5471_
.sym 89535 $abc$63009$new_n5465_
.sym 89536 rvsoc.data_wdata[27]
.sym 89537 $abc$63009$new_ys__n3400_
.sym 89538 $abc$63009$new_n5472_
.sym 89542 $abc$63009$new_n5046_
.sym 89543 $abc$63009$new_ys__n3409_
.sym 89544 $abc$63009$new_ys__n6955_
.sym 89547 $abc$63009$new_n5429_
.sym 89548 $abc$63009$new_ys__n3400_
.sym 89549 rvsoc.data_wdata[23]
.sym 89550 $abc$63009$new_n5436_
.sym 89554 $abc$63009$new_ys__n6950_
.sym 89555 $abc$63009$new_ys__n3409_
.sym 89556 $abc$63009$new_n5046_
.sym 89559 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 89561 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[1]
.sym 89562 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[1]
.sym 89565 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[22]
.sym 89566 rvsoc.cpu0.E_op1[31]
.sym 89567 rvsoc.cpu0.mulhu_val[22]
.sym 89571 $abc$63009$new_n5375_
.sym 89572 rvsoc.data_wdata[17]
.sym 89573 $abc$63009$new_n5382_
.sym 89574 $abc$63009$new_ys__n3400_
.sym 89576 rvsoc.clka
.sym 89577 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 89578 rvsoc.cpu0.E_op2[1]
.sym 89579 rvsoc.cpu0.E_mul_hihi[10]
.sym 89580 $abc$63009$new_ys__n3285_inv_
.sym 89581 $abc$63009$new_ys__n3293_inv_
.sym 89582 rvsoc.cpu0.E_op2[6]
.sym 89583 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[1]
.sym 89584 rvsoc.cpu0.E_mul_hihi[9]
.sym 89585 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[6]
.sym 89589 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[18]
.sym 89591 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[22]
.sym 89592 rvsoc.cpu0.D_op2[18]
.sym 89593 rvsoc.cpu0.umul_hihi[15]
.sym 89596 rvsoc.cpu0.D_op2[19]
.sym 89598 rvsoc.cpu0.D_op2[16]
.sym 89600 rvsoc.cpu0.D_op2[28]
.sym 89601 rvsoc.cpu0.umul_hihi[14]
.sym 89602 rvsoc.cpu0.D_op2[30]
.sym 89603 $abc$63009$new_ys__n6955_
.sym 89606 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 89608 $abc$63009$new_n3674_
.sym 89609 rvsoc.cpu0.umul_hihi[4]
.sym 89610 rvsoc.cpu0.E_mul_hihi[14]
.sym 89611 rvsoc.cpu0.umul_hihi[5]
.sym 89612 rvsoc.cpu0.D_op2[25]
.sym 89613 rvsoc.cpu0.umul_hihi[6]
.sym 89619 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[30]
.sym 89620 $abc$63009$new_n5499_
.sym 89621 rvsoc.data_wdata[30]
.sym 89622 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[4]
.sym 89624 $abc$63009$new_ys__n6958_
.sym 89625 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[2]
.sym 89626 $abc$63009$new_n5498_
.sym 89627 $abc$63009$new_ys__n6955_
.sym 89628 $abc$63009$new_n5499_
.sym 89632 $abc$63009$new_ys__n3409_
.sym 89634 $abc$63009$new_n5046_
.sym 89635 $abc$63009$new_ys__n3400_
.sym 89637 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[27]
.sym 89639 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 89640 $abc$63009$new_n5492_
.sym 89641 $abc$63009$new_n5493_
.sym 89642 rvsoc.cpu0.E_op2[31]
.sym 89643 $abc$63009$new_ys__n3400_
.sym 89644 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 89645 $abc$63009$new_n5496_
.sym 89646 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[4]
.sym 89648 $abc$63009$new_n5036_
.sym 89649 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[2]
.sym 89652 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[4]
.sym 89654 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 89655 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[4]
.sym 89658 rvsoc.cpu0.E_op2[31]
.sym 89659 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[27]
.sym 89660 $abc$63009$new_ys__n6955_
.sym 89661 $abc$63009$new_n5036_
.sym 89664 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[30]
.sym 89665 rvsoc.cpu0.E_op2[31]
.sym 89666 $abc$63009$new_n5036_
.sym 89667 $abc$63009$new_ys__n6958_
.sym 89670 $abc$63009$new_ys__n3400_
.sym 89671 rvsoc.data_wdata[30]
.sym 89672 $abc$63009$new_n5492_
.sym 89673 $abc$63009$new_n5499_
.sym 89676 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[2]
.sym 89677 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[2]
.sym 89678 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 89682 $abc$63009$new_n5498_
.sym 89683 $abc$63009$new_n5493_
.sym 89684 $abc$63009$new_n5496_
.sym 89685 $abc$63009$new_ys__n3409_
.sym 89688 $abc$63009$new_ys__n3400_
.sym 89689 $abc$63009$new_n5499_
.sym 89690 rvsoc.data_wdata[30]
.sym 89691 $abc$63009$new_n5492_
.sym 89694 $abc$63009$new_ys__n6958_
.sym 89695 $abc$63009$new_n5046_
.sym 89697 $abc$63009$new_ys__n3409_
.sym 89699 rvsoc.clka
.sym 89700 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 89701 rvsoc.cpu0.E_op2[15]
.sym 89702 rvsoc.cpu0.E_op2[12]
.sym 89703 rvsoc.cpu0.E_mul_hihi[17]
.sym 89704 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[15]
.sym 89705 rvsoc.cpu0.E_mul_hihi[18]
.sym 89706 rvsoc.cpu0.E_mul_hihi[16]
.sym 89707 rvsoc.cpu0.E_mul_hihi[19]
.sym 89708 rvsoc.cpu0.E_op2[10]
.sym 89713 rvsoc.cpu0.E_mul_hihi[23]
.sym 89715 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[14]
.sym 89717 rvsoc.cpu0.E_mul_hihi[20]
.sym 89718 rvsoc.cpu0.D_op1[29]
.sym 89719 rvsoc.cpu0.E_mul_hihi[12]
.sym 89723 rvsoc.cpu0.E_mul_hihi[13]
.sym 89725 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[1]
.sym 89726 rvsoc.data_wdata[26]
.sym 89727 rvsoc.data_wdata[16]
.sym 89729 rvsoc.cpu0.D_op2[10]
.sym 89730 rvsoc.cpu0.D_op2[30]
.sym 89731 $abc$63009$auto$memory_bram.cc:832:replace_cell$3986[0]
.sym 89732 rvsoc.data_wdata[26]
.sym 89736 rvsoc.cpu0.D_op2[31]
.sym 89742 $abc$63009$new_n5463_
.sym 89743 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[30]
.sym 89745 $abc$63009$new_n5409_
.sym 89747 $abc$63009$new_n5391_
.sym 89748 rvsoc.data_wdata[20]
.sym 89749 $abc$63009$new_n5384_
.sym 89751 rvsoc.data_wdata[18]
.sym 89753 rvsoc.cpu0.E_op2[10]
.sym 89754 rvsoc.cpu0.E_op1[31]
.sym 89756 rvsoc.data_wdata[26]
.sym 89759 rvsoc.cpu0.E_op2[12]
.sym 89761 $abc$63009$new_ys__n6946_
.sym 89762 rvsoc.cpu0.mulhu_val[30]
.sym 89763 $abc$63009$new_n5456_
.sym 89765 $abc$63009$new_n5046_
.sym 89767 $abc$63009$new_ys__n3395_
.sym 89768 $abc$63009$new_n5402_
.sym 89769 $abc$63009$new_ys__n3400_
.sym 89770 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[18]
.sym 89771 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 89772 rvsoc.data_wdata[30]
.sym 89773 rvsoc.cpu0.E_op2[31]
.sym 89775 $abc$63009$new_ys__n3400_
.sym 89776 $abc$63009$new_n5456_
.sym 89777 $abc$63009$new_n5463_
.sym 89778 rvsoc.data_wdata[26]
.sym 89781 $abc$63009$new_n5046_
.sym 89782 rvsoc.cpu0.mulhu_val[30]
.sym 89783 rvsoc.data_wdata[30]
.sym 89784 $abc$63009$new_ys__n3395_
.sym 89788 $abc$63009$new_ys__n6946_
.sym 89789 rvsoc.cpu0.E_op2[31]
.sym 89790 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[18]
.sym 89793 $abc$63009$new_n5409_
.sym 89794 rvsoc.data_wdata[20]
.sym 89795 $abc$63009$new_n5402_
.sym 89796 $abc$63009$new_ys__n3400_
.sym 89800 rvsoc.cpu0.E_op2[12]
.sym 89805 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[30]
.sym 89806 rvsoc.cpu0.mulhu_val[30]
.sym 89807 rvsoc.cpu0.E_op1[31]
.sym 89811 $abc$63009$new_ys__n3400_
.sym 89812 $abc$63009$new_n5384_
.sym 89813 rvsoc.data_wdata[18]
.sym 89814 $abc$63009$new_n5391_
.sym 89820 rvsoc.cpu0.E_op2[10]
.sym 89822 rvsoc.clka
.sym 89823 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 89824 rvsoc.cpu0.E_mul_hihi[28]
.sym 89825 rvsoc.cpu0.E_mul_hihi[24]
.sym 89826 $abc$63009$new_ys__n12920_inv_
.sym 89827 $abc$63009$new_ys__n12918_inv_
.sym 89828 rvsoc.cpu0.E_mul_hihi[25]
.sym 89829 rvsoc.cpu0.E_mul_hihi[26]
.sym 89830 rvsoc.cpu0.E_mul_hihi[27]
.sym 89831 rvsoc.cpu0.E_mul_hihi[29]
.sym 89837 rvsoc.cpu0.E_mul_hihi[19]
.sym 89839 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 89841 rvsoc.cpu0.E_op2[10]
.sym 89842 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[1]
.sym 89844 rvsoc.data_wdata[20]
.sym 89850 rvsoc.cpu0.D_op2[27]
.sym 89852 rvsoc.cpu0.D_op2[16]
.sym 89854 rvsoc.cpu0.D_op2[28]
.sym 89857 rvsoc.cpu0.umul_hihi[16]
.sym 89859 rvsoc.cpu0.D_op2[15]
.sym 89869 $abc$63009$new_n3678_
.sym 89870 $abc$63009$new_ys__n2827_
.sym 89872 rvsoc.cpu0.D_op1[3]
.sym 89874 rvsoc.cpu0.cpu_rs2[25]
.sym 89876 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 89878 $abc$63009$new_ys__n2827_
.sym 89880 $abc$63009$new_n3674_
.sym 89882 $abc$63009$new_n3616_
.sym 89883 $abc$63009$new_n3668_
.sym 89885 rvsoc.cpu0.cpu_rs2[16]
.sym 89887 rvsoc.data_wdata[16]
.sym 89888 $abc$63009$new_n3640_
.sym 89891 $abc$63009$new_n3672_
.sym 89892 $abc$63009$new_n3650_
.sym 89893 rvsoc.data_wdata[25]
.sym 89894 rvsoc.cpu0.D_op2[0]
.sym 89895 rvsoc.cpu0.D_op1[2]
.sym 89898 $abc$63009$new_n3678_
.sym 89899 $abc$63009$new_n3640_
.sym 89904 rvsoc.cpu0.D_op1[2]
.sym 89905 rvsoc.cpu0.D_op2[0]
.sym 89906 rvsoc.cpu0.D_op1[3]
.sym 89910 $abc$63009$new_ys__n2827_
.sym 89911 $abc$63009$new_n3616_
.sym 89912 rvsoc.cpu0.cpu_rs2[25]
.sym 89913 rvsoc.data_wdata[25]
.sym 89916 $abc$63009$new_n3616_
.sym 89917 rvsoc.data_wdata[16]
.sym 89918 $abc$63009$new_ys__n2827_
.sym 89919 rvsoc.cpu0.cpu_rs2[16]
.sym 89924 $abc$63009$new_n3668_
.sym 89925 $abc$63009$new_n3640_
.sym 89928 $abc$63009$new_n3640_
.sym 89930 $abc$63009$new_n3672_
.sym 89935 $abc$63009$new_n3640_
.sym 89936 $abc$63009$new_n3650_
.sym 89941 $abc$63009$new_n3674_
.sym 89942 $abc$63009$new_n3640_
.sym 89944 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 89945 rvsoc.clka
.sym 89947 $abc$63009$new_ys__n12845_inv_
.sym 89948 $abc$63009$new_ys__n12916_inv_
.sym 89949 $abc$63009$new_ys__n12884_inv_
.sym 89950 $abc$63009$new_ys__n12922_inv_
.sym 89951 $abc$63009$new_ys__n12886_inv_
.sym 89952 $abc$63009$new_ys__n12877_inv_
.sym 89953 $abc$63009$new_ys__n12912_inv_
.sym 89954 $abc$63009$new_ys__n12888_inv_
.sym 89965 rvsoc.cpu0.E_mul_hihi[30]
.sym 89969 rvsoc.cpu0.E_mul_hihi[31]
.sym 89970 rvsoc.cpu0.D_op1[10]
.sym 89971 rvsoc.cpu0.D_op2[2]
.sym 89973 rvsoc.gpio0.dir[1]
.sym 89974 $abc$63009$new_n3640_
.sym 89975 rvsoc.cpu0.D_op2[2]
.sym 89976 rvsoc.cpu0.D_op2[25]
.sym 89978 rvsoc.cpu0.umul_hihi[28]
.sym 89979 rvsoc.cpu0.D_op1[11]
.sym 89980 rvsoc.cpu0.umul_hihi[29]
.sym 89989 $abc$63009$new_ys__n12909_inv_
.sym 89994 $abc$63009$new_n5852_
.sym 89995 $abc$63009$new_ys__n12892_inv_
.sym 89996 $abc$63009$new_ys__n12714_
.sym 89997 $abc$63009$new_ys__n12884_inv_
.sym 89998 $abc$63009$new_ys__n12844_inv_
.sym 90000 rvsoc.cpu0.D_op2[1]
.sym 90003 rvsoc.cpu0.D_op2[2]
.sym 90004 rvsoc.cpu0.D_op1[1]
.sym 90006 rvsoc.cpu0.D_op2[3]
.sym 90007 $abc$63009$new_n4083_
.sym 90009 $abc$63009$new_ys__n12877_inv_
.sym 90010 $abc$63009$new_ys__n12912_inv_
.sym 90011 $abc$63009$new_ys__n12888_inv_
.sym 90012 $abc$63009$new_ys__n12845_inv_
.sym 90013 $abc$63009$new_n4080_
.sym 90014 $abc$63009$new_ys__n12884_inv_
.sym 90015 $abc$63009$new_n4083_
.sym 90017 rvsoc.cpu0.D_op2[0]
.sym 90021 $abc$63009$new_ys__n12884_inv_
.sym 90022 $abc$63009$new_ys__n12888_inv_
.sym 90023 rvsoc.cpu0.D_op2[2]
.sym 90024 $abc$63009$new_n4083_
.sym 90027 $abc$63009$new_ys__n12909_inv_
.sym 90028 rvsoc.cpu0.D_op2[0]
.sym 90029 rvsoc.cpu0.D_op2[1]
.sym 90030 rvsoc.cpu0.D_op1[1]
.sym 90033 rvsoc.cpu0.D_op2[2]
.sym 90034 $abc$63009$new_ys__n12877_inv_
.sym 90035 $abc$63009$new_n4080_
.sym 90036 $abc$63009$new_ys__n12714_
.sym 90039 $abc$63009$new_ys__n12844_inv_
.sym 90040 rvsoc.cpu0.D_op2[3]
.sym 90041 $abc$63009$new_ys__n12845_inv_
.sym 90045 $abc$63009$new_n4083_
.sym 90046 $abc$63009$new_ys__n12892_inv_
.sym 90047 rvsoc.cpu0.D_op2[2]
.sym 90048 $abc$63009$new_ys__n12888_inv_
.sym 90051 $abc$63009$new_ys__n12888_inv_
.sym 90052 $abc$63009$new_n5852_
.sym 90053 $abc$63009$new_ys__n12877_inv_
.sym 90054 rvsoc.cpu0.D_op2[2]
.sym 90057 rvsoc.cpu0.D_op2[2]
.sym 90058 $abc$63009$new_ys__n12892_inv_
.sym 90059 rvsoc.cpu0.D_op2[3]
.sym 90060 $abc$63009$new_ys__n12884_inv_
.sym 90063 rvsoc.cpu0.D_op2[1]
.sym 90064 $abc$63009$new_ys__n12912_inv_
.sym 90065 $abc$63009$new_ys__n12909_inv_
.sym 90066 rvsoc.cpu0.D_op2[2]
.sym 90070 $abc$63009$new_n5862_
.sym 90071 $abc$63009$new_ys__n12824_inv_
.sym 90073 $abc$63009$new_ys__n12924_inv_
.sym 90074 $abc$63009$new_ys__n12890_inv_
.sym 90075 $abc$63009$new_n4188_
.sym 90076 $abc$63009$new_n4302_
.sym 90077 $abc$63009$new_ys__n12914_inv_
.sym 90088 rvsoc.cpu0.D_op1[8]
.sym 90089 $abc$63009$new_ys__n6952_
.sym 90091 rvsoc.cpu0.D_op2[2]
.sym 90093 $abc$63009$new_ys__n12884_inv_
.sym 90094 rvsoc.cpu0.D_op1[9]
.sym 90099 $abc$63009$new_n4429_
.sym 90111 rvsoc.cpu0.D_op2[1]
.sym 90115 $abc$63009$new_ys__n12926_inv_
.sym 90118 $abc$63009$new_n4187_
.sym 90119 rvsoc.cpu0.D_op2[0]
.sym 90121 $abc$63009$new_ys__n12894_inv_
.sym 90123 $abc$63009$new_ys__n12886_inv_
.sym 90124 $abc$63009$new_n4091_
.sym 90125 $abc$63009$new_ys__n12928_inv_
.sym 90127 $abc$63009$new_n4184_
.sym 90128 rvsoc.cpu0.D_op1[18]
.sym 90130 $abc$63009$new_ys__n12924_inv_
.sym 90131 rvsoc.cpu0.D_op2[2]
.sym 90132 $abc$63009$new_n4188_
.sym 90136 rvsoc.cpu0.D_op1[20]
.sym 90137 rvsoc.cpu0.D_op1[21]
.sym 90138 rvsoc.cpu0.D_op1[19]
.sym 90139 $abc$63009$new_ys__n12890_inv_
.sym 90140 $abc$63009$new_n4083_
.sym 90144 rvsoc.cpu0.D_op2[2]
.sym 90145 $abc$63009$new_ys__n12886_inv_
.sym 90146 $abc$63009$new_n4091_
.sym 90147 $abc$63009$new_ys__n12890_inv_
.sym 90150 $abc$63009$new_ys__n12890_inv_
.sym 90151 $abc$63009$new_n4083_
.sym 90152 $abc$63009$new_ys__n12886_inv_
.sym 90153 rvsoc.cpu0.D_op2[2]
.sym 90156 $abc$63009$new_ys__n12926_inv_
.sym 90158 rvsoc.cpu0.D_op2[1]
.sym 90159 $abc$63009$new_ys__n12928_inv_
.sym 90162 $abc$63009$new_ys__n12894_inv_
.sym 90163 rvsoc.cpu0.D_op2[2]
.sym 90164 $abc$63009$new_ys__n12890_inv_
.sym 90165 $abc$63009$new_n4083_
.sym 90169 rvsoc.cpu0.D_op1[18]
.sym 90170 rvsoc.cpu0.D_op1[19]
.sym 90171 rvsoc.cpu0.D_op2[0]
.sym 90174 $abc$63009$new_n4188_
.sym 90175 $abc$63009$new_n4083_
.sym 90176 $abc$63009$new_n4187_
.sym 90177 $abc$63009$new_n4184_
.sym 90180 rvsoc.cpu0.D_op1[20]
.sym 90181 rvsoc.cpu0.D_op1[21]
.sym 90183 rvsoc.cpu0.D_op2[0]
.sym 90187 rvsoc.cpu0.D_op2[1]
.sym 90188 $abc$63009$new_ys__n12924_inv_
.sym 90189 $abc$63009$new_ys__n12926_inv_
.sym 90205 rvsoc.cpu0.D_op1[16]
.sym 90215 rvsoc.cpu0.D_op2[0]
.sym 90222 rvsoc.cpu0.D_op1[20]
.sym 90391 p14
.sym 90406 p14
.sym 90419 $abc$63009$logic_not$riscv/upduino.v:40$3_Y
.sym 90448 rvsoc.mem_vdata[0][22]
.sym 90449 rvsoc.data_wdata[9]
.sym 90450 rvsoc.mem_vdata[0][23]
.sym 90451 rvsoc.cram.adrs[4]
.sym 90460 p16
.sym 90463 rvsoc.gpio0.data[0]
.sym 90469 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 90477 rvsoc.gpio0.dir[0]
.sym 90485 $abc$63009$new_ys__n2292_inv_
.sym 90491 p16
.sym 90492 rvsoc.gpio0.data[0]
.sym 90493 $abc$63009$new_ys__n2292_inv_
.sym 90494 rvsoc.gpio0.dir[0]
.sym 90497 rvsoc.gpio0.dir[0]
.sym 90537 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 90538 rvsoc.clkn
.sym 90540 p15
.sym 90542 p16
.sym 90556 rvsoc.mem_vdata[0][4]
.sym 90558 rvsoc.data_wdata[17]
.sym 90560 rvsoc.mem_vdata[0][5]
.sym 90563 rvsoc.data_wdata[2]
.sym 90564 rvsoc.mem_vdata[0][7]
.sym 90566 rvsoc.data_wdata[15]
.sym 90569 rvsoc.data_wdata[27]
.sym 90576 p15
.sym 90581 p16
.sym 90582 rvsoc.data_wdata[31]
.sym 90603 p15
.sym 90606 rvsoc.data_wdata[14]
.sym 90614 rvsoc.gpio0.data[0]
.sym 90711 rvsoc.cram.adrs[10]
.sym 90719 rvsoc.mem_vdata[0][13]
.sym 90721 rvsoc.cram.adrs[0]
.sym 90728 rvsoc.data_wdata[23]
.sym 90841 rvsoc.cram.adrs[3]
.sym 90842 rvsoc.mem_vdata[0][21]
.sym 90843 rvsoc.cram.adrs[8]
.sym 90845 rvsoc.data_wst[2]
.sym 90846 rvsoc.data_wst[2]
.sym 90853 rvsoc.data_wdata[19]
.sym 90856 rvsoc.data_wdata[24]
.sym 90859 p15
.sym 90881 rvsoc.data_wdata[2]
.sym 90894 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58065
.sym 90939 rvsoc.data_wdata[2]
.sym 90946 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58065
.sym 90947 rvsoc.clkn
.sym 90948 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 90960 rvsoc.cpu0.E_insn_typ[8]
.sym 90966 $PACKER_VCC_NET
.sym 90971 rvsoc.mem_vdata[0][24]
.sym 90975 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 90992 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 91013 rvsoc.data_wdata[19]
.sym 91018 rvsoc.data_wdata[5]
.sym 91024 rvsoc.data_wdata[19]
.sym 91055 rvsoc.data_wdata[5]
.sym 91069 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 91070 rvsoc.clkn
.sym 91082 rvsoc.gpio0.dir[3]
.sym 91086 rvsoc.uart0.cfg[5]
.sym 91096 rvsoc.data_wdata[14]
.sym 91100 p15
.sym 91104 rvsoc.data_wdata[5]
.sym 91124 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 91125 $PACKER_GND_NET
.sym 91176 $PACKER_GND_NET
.sym 91183 $PACKER_GND_NET
.sym 91192 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 91193 rvsoc.clkn
.sym 91205 rvsoc.data_adrs[1]
.sym 91221 rvsoc.data_wdata[3]
.sym 91223 rvsoc.mem_vdata[2][11]
.sym 91224 rvsoc.data_wdata[23]
.sym 91226 rvsoc.data_wdata[0]
.sym 91228 $abc$63009$new_ys__n2493_inv_
.sym 91229 rvsoc.data_wdata[3]
.sym 91230 rvsoc.gpio0.dir[1]
.sym 91241 rvsoc.data_wdata[1]
.sym 91263 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 91267 rvsoc.data_wdata[10]
.sym 91287 rvsoc.data_wdata[1]
.sym 91300 rvsoc.data_wdata[10]
.sym 91315 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 91316 rvsoc.clkn
.sym 91328 rvsoc.gpio0.dir[1]
.sym 91329 rvsoc.cpu0.sys_mcause[7]
.sym 91342 rvsoc.uart0.cfg[11]
.sym 91347 rvsoc.data_wdata[24]
.sym 91349 rvsoc.uart0.cfg[10]
.sym 91351 p15
.sym 91372 rvsoc.data_wdata[1]
.sym 91386 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58065
.sym 91389 rvsoc.data_wdata[3]
.sym 91400 rvsoc.data_wdata[3]
.sym 91413 rvsoc.data_wdata[1]
.sym 91438 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58065
.sym 91439 rvsoc.clkn
.sym 91440 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 91460 rvsoc.data_wdata[1]
.sym 91469 rvsoc.cpu0.D_op2[1]
.sym 91471 $abc$63009$new_n4119_
.sym 91475 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 91476 rvsoc.cpu0.sys_mcause[27]
.sym 91483 rvsoc.cpu0.D_actv_pc[5]
.sym 91485 rvsoc.cpu0.E_mcause[1]
.sym 91486 rvsoc.cpu0.E_mcause[2]
.sym 91489 $abc$63009$new_n4119_
.sym 91491 rvsoc.cpu0.sys_mcause[3]
.sym 91494 rvsoc.cpu0.E_mcause[4]
.sym 91497 $abc$63009$new_n4119_
.sym 91501 rvsoc.cpu0.D_op2[4]
.sym 91502 $abc$63009$new_ys__n1872_inv_
.sym 91503 rvsoc.cpu0.D_next_pc[23]
.sym 91504 rvsoc.cpu0.D_op2[3]
.sym 91506 $abc$63009$new_ys__n1872_inv_
.sym 91508 rvsoc.cpu0.sys_mcause[4]
.sym 91509 rvsoc.cpu0.sys_mcause[1]
.sym 91513 rvsoc.cpu0.E_mcause[3]
.sym 91515 $abc$63009$new_ys__n1872_inv_
.sym 91516 rvsoc.cpu0.D_op2[4]
.sym 91517 $abc$63009$new_n4119_
.sym 91518 rvsoc.cpu0.sys_mcause[4]
.sym 91521 $abc$63009$new_n4119_
.sym 91522 rvsoc.cpu0.sys_mcause[3]
.sym 91523 $abc$63009$new_ys__n1872_inv_
.sym 91524 rvsoc.cpu0.D_op2[3]
.sym 91528 rvsoc.cpu0.D_next_pc[23]
.sym 91534 rvsoc.cpu0.sys_mcause[1]
.sym 91540 rvsoc.cpu0.sys_mcause[4]
.sym 91547 rvsoc.cpu0.D_actv_pc[5]
.sym 91551 rvsoc.cpu0.E_mcause[2]
.sym 91552 rvsoc.cpu0.E_mcause[4]
.sym 91553 rvsoc.cpu0.E_mcause[3]
.sym 91554 rvsoc.cpu0.E_mcause[1]
.sym 91560 rvsoc.cpu0.sys_mcause[3]
.sym 91561 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 91562 rvsoc.clka
.sym 91565 rvsoc.cpu0.sys_mcause[13]
.sym 91566 rvsoc.cpu0.sys_mcause[28]
.sym 91567 rvsoc.cpu0.sys_mcause[1]
.sym 91568 rvsoc.cpu0.sys_mcause[18]
.sym 91571 rvsoc.cpu0.sys_mcause[10]
.sym 91580 $abc$63009$new_n4231_
.sym 91589 rvsoc.cpu0.sys_mcause[18]
.sym 91590 rvsoc.cpu0.D_op2[3]
.sym 91592 rvsoc.data_wdata[14]
.sym 91594 rvsoc.cpu0.sys_mcause[4]
.sym 91595 rvsoc.cpu0.sys_mcause[10]
.sym 91596 $abc$63009$new_n3766_
.sym 91597 p15
.sym 91599 rvsoc.data_wdata[31]
.sym 91607 $abc$63009$new_n4119_
.sym 91609 rvsoc.cpu0.sys_mcause[0]
.sym 91612 rvsoc.cpu0.sys_mcause[4]
.sym 91614 $abc$63009$new_ys__n1872_inv_
.sym 91618 rvsoc.cpu0.E_mcause[0]
.sym 91619 $abc$63009$new_n2901_
.sym 91621 rvsoc.cpu0.D_next_pc[0]
.sym 91622 rvsoc.cpu0.sys_mcause[3]
.sym 91624 rvsoc.cpu0.sys_mcause[1]
.sym 91626 rvsoc.cpu0.D_actv_pc[0]
.sym 91627 rvsoc.cpu0.sys_mcause[2]
.sym 91629 rvsoc.cpu0.D_op2[1]
.sym 91632 rvsoc.cpu0.sys_mcause[1]
.sym 91633 rvsoc.cpu0.E_insn_typ[8]
.sym 91634 rvsoc.cpu0.D_actv_pc[8]
.sym 91638 rvsoc.cpu0.sys_mcause[2]
.sym 91639 rvsoc.cpu0.sys_mcause[3]
.sym 91640 rvsoc.cpu0.sys_mcause[1]
.sym 91641 rvsoc.cpu0.sys_mcause[4]
.sym 91644 $abc$63009$new_n2901_
.sym 91646 rvsoc.cpu0.E_insn_typ[8]
.sym 91647 rvsoc.cpu0.E_mcause[0]
.sym 91650 rvsoc.cpu0.D_actv_pc[8]
.sym 91659 rvsoc.cpu0.D_next_pc[0]
.sym 91664 rvsoc.cpu0.sys_mcause[2]
.sym 91669 rvsoc.cpu0.sys_mcause[0]
.sym 91674 $abc$63009$new_ys__n1872_inv_
.sym 91675 rvsoc.cpu0.D_op2[1]
.sym 91676 $abc$63009$new_n4119_
.sym 91677 rvsoc.cpu0.sys_mcause[1]
.sym 91682 rvsoc.cpu0.D_actv_pc[0]
.sym 91684 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 91685 rvsoc.clka
.sym 91687 rvsoc.cpu0.E_mul_lolo[1]
.sym 91688 rvsoc.cpu0.E_mul_lolo[0]
.sym 91691 rvsoc.cpu0.E_mul_lolo[5]
.sym 91692 rvsoc.cpu0.E_mul_lolo[8]
.sym 91698 $abc$63009$new_n2896_
.sym 91700 rvsoc.cpu0.D_actv_pc[6]
.sym 91702 rvsoc.cpu0.D_next_pc[0]
.sym 91704 $PACKER_VCC_NET
.sym 91708 rvsoc.cpu0.sys_mcause[13]
.sym 91711 $abc$63009$new_ys__n7573_
.sym 91713 rvsoc.data_wdata[3]
.sym 91715 rvsoc.mem_vdata[2][11]
.sym 91716 rvsoc.cpu0.D_actv_pc[24]
.sym 91718 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 91720 $abc$63009$new_ys__n2493_inv_
.sym 91721 $abc$63009$new_ys__n2811_
.sym 91722 rvsoc.data_wdata[0]
.sym 91728 $abc$63009$new_ys__n2811_
.sym 91730 rvsoc.cpu0.D_next_pc[8]
.sym 91737 $abc$63009$new_n2900_
.sym 91739 rvsoc.cpu0.E_actv_pc[21]
.sym 91742 $abc$63009$new_ys__n2820_
.sym 91744 $abc$63009$new_ys__n2493_inv_
.sym 91745 rvsoc.cpu0.E_next_pc[21]
.sym 91747 rvsoc.cpu0.D_next_pc[21]
.sym 91748 rvsoc.cpu0.D_next_pc[10]
.sym 91749 $abc$63009$new_n2902_
.sym 91751 $abc$63009$new_n2896_
.sym 91755 rvsoc.cpu0.D_next_pc[9]
.sym 91759 rvsoc.cpu0.D_actv_pc[21]
.sym 91761 $abc$63009$new_ys__n2811_
.sym 91762 $abc$63009$new_ys__n2820_
.sym 91767 rvsoc.cpu0.D_next_pc[21]
.sym 91773 rvsoc.cpu0.D_next_pc[9]
.sym 91782 rvsoc.cpu0.D_actv_pc[21]
.sym 91787 rvsoc.cpu0.D_next_pc[10]
.sym 91791 rvsoc.cpu0.E_next_pc[21]
.sym 91792 $abc$63009$new_ys__n2493_inv_
.sym 91794 rvsoc.cpu0.E_actv_pc[21]
.sym 91797 $abc$63009$new_n2900_
.sym 91798 $abc$63009$new_n2902_
.sym 91800 $abc$63009$new_n2896_
.sym 91806 rvsoc.cpu0.D_next_pc[8]
.sym 91807 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 91808 rvsoc.clka
.sym 91810 rvsoc.cpu0.E_mul_lolo[12]
.sym 91811 rvsoc.cpu0.E_mul_lolo[2]
.sym 91812 rvsoc.cpu0.E_mul_lolo[11]
.sym 91813 rvsoc.cpu0.E_mul_lolo[14]
.sym 91814 rvsoc.cpu0.E_mul_lolo[15]
.sym 91815 rvsoc.cpu0.E_mul_lolo[6]
.sym 91816 rvsoc.cpu0.E_mul_lolo[7]
.sym 91817 rvsoc.cpu0.E_mul_lolo[4]
.sym 91822 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$50708[0]
.sym 91824 rvsoc.cpu0.D_op2[15]
.sym 91826 rvsoc.cpu0.D_next_pc[8]
.sym 91832 rvsoc.cpu0.D_op2[8]
.sym 91834 rvsoc.cpu0.D_next_pc[23]
.sym 91836 rvsoc.cpu0.sys_mcause[20]
.sym 91837 rvsoc.cpu0.sys_mcause[13]
.sym 91838 rvsoc.cpu0.D_actv_pc[0]
.sym 91839 rvsoc.cpu0.sys_mcause[28]
.sym 91840 rvsoc.cpu0.sys_mcause[16]
.sym 91841 rvsoc.cpu0.D_next_pc[9]
.sym 91843 rvsoc.data_wdata[24]
.sym 91844 p15
.sym 91845 rvsoc.uart0.cfg[11]
.sym 91852 rvsoc.cpu0.F_next_pc[23]
.sym 91853 rvsoc.cpu0.E_next_pc[9]
.sym 91856 rvsoc.cpu0.D_actv_pc[0]
.sym 91858 rvsoc.cpu0.E_actv_pc[9]
.sym 91860 rvsoc.cpu0.E_mul_lolo[0]
.sym 91861 rvsoc.cpu0.F_actv_pc[17]
.sym 91866 rvsoc.cpu0.sys_mcause[0]
.sym 91868 $abc$63009$new_n3766_
.sym 91869 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 91874 rvsoc.cpu0.D_insn_typ[8]
.sym 91876 $abc$63009$new_n4119_
.sym 91880 $abc$63009$new_ys__n2493_inv_
.sym 91882 rvsoc.cpu0.sys_mcause[5]
.sym 91884 $abc$63009$new_n4119_
.sym 91886 rvsoc.cpu0.sys_mcause[5]
.sym 91890 rvsoc.cpu0.D_actv_pc[0]
.sym 91897 rvsoc.cpu0.D_insn_typ[8]
.sym 91898 rvsoc.cpu0.sys_mcause[0]
.sym 91899 $abc$63009$new_n3766_
.sym 91904 rvsoc.cpu0.F_actv_pc[17]
.sym 91909 rvsoc.cpu0.F_next_pc[23]
.sym 91920 $abc$63009$new_ys__n2493_inv_
.sym 91922 rvsoc.cpu0.E_next_pc[9]
.sym 91923 rvsoc.cpu0.E_actv_pc[9]
.sym 91929 rvsoc.cpu0.E_mul_lolo[0]
.sym 91930 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 91931 rvsoc.clka
.sym 91933 rvsoc.cpu0.E_mul_lolo[9]
.sym 91940 rvsoc.cpu0.E_mul_lolo[13]
.sym 91944 $PACKER_VCC_NET
.sym 91946 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 91949 rvsoc.cpu0.umul_lolo[21]
.sym 91953 rvsoc.cpu0.D_actv_pc[17]
.sym 91954 rvsoc.cpu0.sys_mcause[0]
.sym 91956 rvsoc.data_wdata[8]
.sym 91957 rvsoc.cpu0.D_op2[11]
.sym 91958 rvsoc.cpu0.sys_mcause[12]
.sym 91959 $abc$63009$new_ys__n1872_inv_
.sym 91960 $abc$63009$new_n2902_
.sym 91961 rvsoc.cpu0.D_op2[1]
.sym 91962 $abc$63009$new_n4119_
.sym 91963 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 91964 rvsoc.cpu0.sys_mcause[6]
.sym 91965 rvsoc.cpu0.umul_lolo[10]
.sym 91967 rvsoc.cpu0.D_op2[10]
.sym 91968 rvsoc.cpu0.sys_mcause[27]
.sym 91977 rvsoc.cpu0.sys_mcause[15]
.sym 91981 rvsoc.cpu0.D_actv_pc[29]
.sym 91983 rvsoc.cpu0.E_next_pc[24]
.sym 91984 rvsoc.cpu0.D_next_pc[24]
.sym 91985 rvsoc.cpu0.D_next_pc[29]
.sym 91986 rvsoc.cpu0.D_actv_pc[24]
.sym 91990 rvsoc.cpu0.E_actv_pc[24]
.sym 91991 rvsoc.cpu0.umul_lolo[10]
.sym 91993 rvsoc.cpu0.E_actv_pc[29]
.sym 91994 rvsoc.cpu0.E_next_pc[29]
.sym 91997 $abc$63009$new_ys__n2493_inv_
.sym 92008 rvsoc.cpu0.D_actv_pc[24]
.sym 92015 rvsoc.cpu0.D_next_pc[24]
.sym 92022 rvsoc.cpu0.umul_lolo[10]
.sym 92027 rvsoc.cpu0.D_actv_pc[29]
.sym 92031 rvsoc.cpu0.D_next_pc[29]
.sym 92037 rvsoc.cpu0.sys_mcause[15]
.sym 92044 $abc$63009$new_ys__n2493_inv_
.sym 92045 rvsoc.cpu0.E_next_pc[29]
.sym 92046 rvsoc.cpu0.E_actv_pc[29]
.sym 92050 rvsoc.cpu0.E_actv_pc[24]
.sym 92051 $abc$63009$new_ys__n2493_inv_
.sym 92052 rvsoc.cpu0.E_next_pc[24]
.sym 92053 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 92054 rvsoc.clka
.sym 92056 rvsoc.cpu0.E_mcause[13]
.sym 92057 rvsoc.cpu0.E_mcause[8]
.sym 92058 rvsoc.cpu0.E_mcause[5]
.sym 92059 rvsoc.cpu0.E_mcause[18]
.sym 92060 rvsoc.cpu0.E_mcause[7]
.sym 92061 rvsoc.cpu0.E_mul_lolo[3]
.sym 92062 $abc$63009$new_n2904_
.sym 92063 rvsoc.cpu0.E_mcause[6]
.sym 92067 rvsoc.cpu0.D_op2[15]
.sym 92068 $auto$alumacc.cc:474:replace_alu$3190.AA[12]
.sym 92070 $auto$alumacc.cc:474:replace_alu$3190.AA[9]
.sym 92071 $abc$63009$new_ys__n7569_
.sym 92072 $auto$alumacc.cc:474:replace_alu$3190.AA[13]
.sym 92076 $auto$alumacc.cc:474:replace_alu$3190.AA[15]
.sym 92078 $auto$alumacc.cc:474:replace_alu$3190.AA[8]
.sym 92080 rvsoc.cpu0.D_op1[15]
.sym 92081 rvsoc.cpu0.D_op2[3]
.sym 92082 rvsoc.cpu0.sys_mcause[18]
.sym 92083 rvsoc.cpu0.sys_mcause[10]
.sym 92084 rvsoc.cpu0.D_op1[10]
.sym 92085 $abc$63009$new_ys__n1565_
.sym 92086 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 92087 rvsoc.cpu0.D_op2[0]
.sym 92088 $auto$alumacc.cc:474:replace_alu$3190.AA[7]
.sym 92089 rvsoc.cpu0.D_op1[4]
.sym 92090 rvsoc.cpu0.sys_mcause[4]
.sym 92091 rvsoc.cpu0.sys_mcause[5]
.sym 92100 rvsoc.cpu0.E_mcause[19]
.sym 92101 $abc$63009$new_n2906_
.sym 92102 rvsoc.cpu0.E_mcause[15]
.sym 92105 rvsoc.cpu0.E_mcause[16]
.sym 92107 rvsoc.cpu0.sys_mcause[13]
.sym 92108 rvsoc.cpu0.sys_mcause[20]
.sym 92110 rvsoc.cpu0.E_mcause[20]
.sym 92111 $abc$63009$new_n2905_
.sym 92112 rvsoc.cpu0.sys_mcause[16]
.sym 92113 rvsoc.cpu0.E_mcause[13]
.sym 92115 rvsoc.cpu0.sys_mcause[16]
.sym 92116 rvsoc.cpu0.sys_mcause[15]
.sym 92119 $abc$63009$new_n2904_
.sym 92120 $abc$63009$new_n2903_
.sym 92122 rvsoc.cpu0.E_mcause[14]
.sym 92123 rvsoc.cpu0.E_mcause[17]
.sym 92124 rvsoc.cpu0.E_mcause[18]
.sym 92126 rvsoc.cpu0.sys_mcause[14]
.sym 92127 rvsoc.cpu0.sys_mcause[19]
.sym 92130 rvsoc.cpu0.sys_mcause[16]
.sym 92139 rvsoc.cpu0.sys_mcause[14]
.sym 92142 rvsoc.cpu0.sys_mcause[16]
.sym 92143 rvsoc.cpu0.sys_mcause[15]
.sym 92144 rvsoc.cpu0.sys_mcause[14]
.sym 92145 rvsoc.cpu0.sys_mcause[13]
.sym 92148 rvsoc.cpu0.sys_mcause[19]
.sym 92154 rvsoc.cpu0.E_mcause[14]
.sym 92155 rvsoc.cpu0.E_mcause[15]
.sym 92156 rvsoc.cpu0.E_mcause[13]
.sym 92157 rvsoc.cpu0.E_mcause[16]
.sym 92161 rvsoc.cpu0.sys_mcause[20]
.sym 92166 rvsoc.cpu0.E_mcause[18]
.sym 92167 rvsoc.cpu0.E_mcause[17]
.sym 92168 rvsoc.cpu0.E_mcause[20]
.sym 92169 rvsoc.cpu0.E_mcause[19]
.sym 92172 $abc$63009$new_n2905_
.sym 92173 $abc$63009$new_n2906_
.sym 92174 $abc$63009$new_n2903_
.sym 92175 $abc$63009$new_n2904_
.sym 92176 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 92177 rvsoc.clka
.sym 92179 rvsoc.cpu0.E_mcause[12]
.sym 92180 rvsoc.cpu0.E_mul_lolo[20]
.sym 92181 rvsoc.cpu0.E_mcause[17]
.sym 92182 rvsoc.cpu0.E_mul_lolo[19]
.sym 92183 rvsoc.cpu0.E_mcause[11]
.sym 92184 rvsoc.cpu0.E_mcause[10]
.sym 92185 rvsoc.cpu0.E_mcause[9]
.sym 92186 $abc$63009$new_n2903_
.sym 92203 rvsoc.cpu0.sys_mcause[9]
.sym 92204 $abc$63009$new_n3771_
.sym 92205 $abc$63009$new_ys__n10517_inv_
.sym 92206 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 92207 $auto$alumacc.cc:474:replace_alu$3190.AA[11]
.sym 92208 rvsoc.uart0.div[25]
.sym 92209 rvsoc.data_wdata[0]
.sym 92211 $abc$63009$new_ys__n7573_
.sym 92212 rvsoc.cpu0.D_actv_pc[24]
.sym 92213 rvsoc.cpu0.sys_mcause[19]
.sym 92214 $abc$63009$new_n4115_
.sym 92220 $abc$63009$new_ys__n1567_
.sym 92221 rvsoc.cpu0.D_op2[8]
.sym 92222 $abc$63009$new_ys__n1730_
.sym 92223 $abc$63009$new_ys__n6254_
.sym 92224 $abc$63009$new_ys__n1728_
.sym 92225 rvsoc.cpu0.D_op2[5]
.sym 92228 rvsoc.cpu0.sys_mcause[12]
.sym 92229 $abc$63009$new_ys__n1756_
.sym 92230 $abc$63009$new_n4646_
.sym 92231 $abc$63009$new_ys__n1872_inv_
.sym 92232 $abc$63009$new_n4119_
.sym 92233 $abc$63009$new_ys__n6254_
.sym 92234 rvsoc.cpu0.D_funct3[1]
.sym 92236 rvsoc.cpu0.D_next_pc[21]
.sym 92238 rvsoc.cpu0.D_op2[4]
.sym 92239 $abc$63009$new_ys__n10983_inv_
.sym 92240 $abc$63009$new_ys__n5440_inv_
.sym 92241 rvsoc.cpu0.D_op2[12]
.sym 92243 rvsoc.cpu0.sys_mcause[10]
.sym 92244 rvsoc.cpu0.D_op2[10]
.sym 92245 rvsoc.cpu0.sys_mcause[8]
.sym 92246 rvsoc.cpu0.D_op2[2]
.sym 92247 rvsoc.cpu0.D_op2[0]
.sym 92250 $abc$63009$new_ys__n1754_
.sym 92251 rvsoc.cpu0.D_op2[21]
.sym 92253 $abc$63009$new_ys__n1872_inv_
.sym 92254 rvsoc.cpu0.D_funct3[1]
.sym 92255 rvsoc.cpu0.D_op2[21]
.sym 92256 rvsoc.cpu0.D_op2[5]
.sym 92259 $abc$63009$new_ys__n6254_
.sym 92260 $abc$63009$new_ys__n1872_inv_
.sym 92261 rvsoc.cpu0.D_op2[8]
.sym 92262 rvsoc.cpu0.D_op2[0]
.sym 92265 $abc$63009$new_ys__n6254_
.sym 92266 rvsoc.cpu0.D_op2[2]
.sym 92267 $abc$63009$new_ys__n1872_inv_
.sym 92268 rvsoc.cpu0.D_op2[10]
.sym 92271 rvsoc.cpu0.sys_mcause[12]
.sym 92272 $abc$63009$new_ys__n1872_inv_
.sym 92273 $abc$63009$new_n4119_
.sym 92274 $abc$63009$new_ys__n5440_inv_
.sym 92277 rvsoc.cpu0.D_op2[4]
.sym 92278 rvsoc.cpu0.D_op2[12]
.sym 92280 $abc$63009$new_ys__n6254_
.sym 92283 $abc$63009$new_n4119_
.sym 92284 $abc$63009$new_ys__n1756_
.sym 92285 $abc$63009$new_ys__n1754_
.sym 92286 rvsoc.cpu0.sys_mcause[8]
.sym 92289 rvsoc.cpu0.D_next_pc[21]
.sym 92290 $abc$63009$new_ys__n10983_inv_
.sym 92291 $abc$63009$new_ys__n1567_
.sym 92292 $abc$63009$new_n4646_
.sym 92295 rvsoc.cpu0.sys_mcause[10]
.sym 92296 $abc$63009$new_ys__n1728_
.sym 92297 $abc$63009$new_n4119_
.sym 92298 $abc$63009$new_ys__n1730_
.sym 92302 rvsoc.cpu0.sys_mcause[17]
.sym 92303 rvsoc.cpu0.sys_mcause[8]
.sym 92304 $abc$63009$new_n3768_
.sym 92305 rvsoc.cpu0.sys_mcause[19]
.sym 92307 rvsoc.cpu0.sys_mcause[5]
.sym 92308 rvsoc.cpu0.sys_mcause[9]
.sym 92309 rvsoc.cpu0.sys_mcause[14]
.sym 92322 rvsoc.cpu0.D_funct3[1]
.sym 92324 rvsoc.cpu0.D_op2[8]
.sym 92326 rvsoc.cpu0.sys_mcause[22]
.sym 92327 rvsoc.cpu0.sys_mcause[20]
.sym 92328 rvsoc.cpu0.E_mul_lhhl[0]
.sym 92329 p15
.sym 92330 $PACKER_GND_NET
.sym 92331 rvsoc.cpu0.sys_mcause[28]
.sym 92332 rvsoc.cpu0.sys_mcause[16]
.sym 92333 rvsoc.cpu0.sys_mcause[14]
.sym 92334 rvsoc.cpu0.D_next_pc[23]
.sym 92335 rvsoc.data_wdata[24]
.sym 92337 rvsoc.cpu0.sys_mcause[8]
.sym 92344 $abc$63009$new_n3767_
.sym 92345 rvsoc.cpu0.sys_mcause[21]
.sym 92346 $auto$alumacc.cc:474:replace_alu$3190.AA[12]
.sym 92350 $abc$63009$new_ys__n1572_inv_
.sym 92351 rvsoc.cpu0.sys_mcause[20]
.sym 92352 $abc$63009$new_n3761_
.sym 92354 rvsoc.cpu0.sys_mcause[18]
.sym 92355 $abc$63009$new_ys__n1565_
.sym 92356 $auto$alumacc.cc:474:replace_alu$3190.AA[13]
.sym 92358 $abc$63009$new_n3769_
.sym 92359 rvsoc.cpu0.sys_mcause[17]
.sym 92360 rvsoc.cpu0.sys_mcause[8]
.sym 92361 $abc$63009$new_n3768_
.sym 92362 rvsoc.cpu0.sys_mcause[19]
.sym 92363 $abc$63009$new_n3765_
.sym 92364 $abc$63009$new_n3771_
.sym 92366 rvsoc.cpu0.sys_mcause[7]
.sym 92368 $abc$63009$new_n4119_
.sym 92369 $abc$63009$new_n4119_
.sym 92370 rvsoc.cpu0.sys_mcause[6]
.sym 92371 $abc$63009$new_n3770_
.sym 92372 rvsoc.cpu0.sys_mcause[5]
.sym 92377 $auto$alumacc.cc:474:replace_alu$3190.AA[12]
.sym 92382 $abc$63009$new_n3771_
.sym 92383 $abc$63009$new_n3769_
.sym 92384 $abc$63009$new_n3770_
.sym 92385 $abc$63009$new_n3768_
.sym 92388 $abc$63009$new_n4119_
.sym 92389 $abc$63009$new_ys__n1572_inv_
.sym 92390 rvsoc.cpu0.sys_mcause[21]
.sym 92391 $abc$63009$new_ys__n1565_
.sym 92394 $abc$63009$new_n4119_
.sym 92395 rvsoc.cpu0.sys_mcause[18]
.sym 92400 rvsoc.cpu0.sys_mcause[18]
.sym 92401 rvsoc.cpu0.sys_mcause[20]
.sym 92402 rvsoc.cpu0.sys_mcause[17]
.sym 92403 rvsoc.cpu0.sys_mcause[19]
.sym 92406 $abc$63009$new_n3767_
.sym 92407 $abc$63009$new_n3765_
.sym 92409 $abc$63009$new_n3761_
.sym 92414 $auto$alumacc.cc:474:replace_alu$3190.AA[13]
.sym 92418 rvsoc.cpu0.sys_mcause[8]
.sym 92419 rvsoc.cpu0.sys_mcause[6]
.sym 92420 rvsoc.cpu0.sys_mcause[7]
.sym 92421 rvsoc.cpu0.sys_mcause[5]
.sym 92422 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 92423 rvsoc.clka
.sym 92427 rvsoc.cpu0.sys_mcause[25]
.sym 92432 rvsoc.cpu0.D_op2[25]
.sym 92440 rvsoc.cpu0.sys_mcause[19]
.sym 92441 rvsoc.cpu0.D_op2[24]
.sym 92442 rvsoc.cpu0.D_op2[29]
.sym 92443 rvsoc.data_wdata[1]
.sym 92446 rvsoc.cpu0.D_op2[18]
.sym 92447 rvsoc.cpu0.D_op2[30]
.sym 92449 rvsoc.cpu0.sys_mcause[27]
.sym 92450 rvsoc.cpu0.E_mul_lhhl[0]
.sym 92451 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 92452 rvsoc.cpu0.D_op2[25]
.sym 92454 $abc$63009$new_n4119_
.sym 92455 $abc$63009$new_n4119_
.sym 92456 rvsoc.cpu0.sys_mcause[6]
.sym 92457 rvsoc.cpu0.sys_mcause[12]
.sym 92459 $abc$63009$new_n3762_
.sym 92460 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 92466 $abc$63009$new_n3762_
.sym 92468 rvsoc.cpu0.D_op2[23]
.sym 92470 $abc$63009$new_ys__n1537_
.sym 92471 $abc$63009$new_n4694_
.sym 92472 rvsoc.cpu0.sys_mcause[6]
.sym 92473 $abc$63009$new_n4119_
.sym 92474 $abc$63009$new_n3764_
.sym 92476 rvsoc.cpu0.sys_mcause[21]
.sym 92479 $abc$63009$new_n3763_
.sym 92481 $abc$63009$new_ys__n1542_inv_
.sym 92483 rvsoc.cpu0.D_funct3[1]
.sym 92486 rvsoc.cpu0.sys_mcause[22]
.sym 92487 $abc$63009$new_ys__n1872_inv_
.sym 92488 rvsoc.cpu0.sys_mcause[23]
.sym 92490 $PACKER_GND_NET
.sym 92491 rvsoc.cpu0.D_op2[6]
.sym 92493 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 92494 rvsoc.cpu0.D_next_pc[23]
.sym 92495 $abc$63009$new_ys__n10983_inv_
.sym 92496 rvsoc.cpu0.sys_mcause[24]
.sym 92497 rvsoc.cpu0.D_op2[7]
.sym 92499 rvsoc.cpu0.sys_mcause[23]
.sym 92500 rvsoc.cpu0.sys_mcause[21]
.sym 92501 rvsoc.cpu0.sys_mcause[22]
.sym 92502 rvsoc.cpu0.sys_mcause[24]
.sym 92506 $abc$63009$new_n3762_
.sym 92507 $abc$63009$new_n3764_
.sym 92508 $abc$63009$new_n3763_
.sym 92512 $PACKER_GND_NET
.sym 92517 $abc$63009$new_ys__n1872_inv_
.sym 92518 rvsoc.cpu0.D_op2[6]
.sym 92519 $abc$63009$new_n4119_
.sym 92520 rvsoc.cpu0.sys_mcause[6]
.sym 92523 rvsoc.cpu0.D_op2[23]
.sym 92524 rvsoc.cpu0.D_funct3[1]
.sym 92525 rvsoc.cpu0.D_op2[7]
.sym 92526 $abc$63009$new_ys__n1872_inv_
.sym 92529 $abc$63009$new_n4119_
.sym 92530 $abc$63009$new_ys__n1542_inv_
.sym 92532 rvsoc.cpu0.sys_mcause[23]
.sym 92536 $PACKER_GND_NET
.sym 92541 rvsoc.cpu0.D_next_pc[23]
.sym 92542 $abc$63009$new_ys__n1537_
.sym 92543 $abc$63009$new_n4694_
.sym 92544 $abc$63009$new_ys__n10983_inv_
.sym 92545 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 92546 rvsoc.clka
.sym 92549 rvsoc.cpu0.E_mcause[25]
.sym 92550 $PACKER_GND_NET
.sym 92552 rvsoc.cpu0.E_mcause[26]
.sym 92553 rvsoc.cpu0.E_mcause[27]
.sym 92554 $abc$63009$new_n2898_
.sym 92555 rvsoc.cpu0.E_mcause[28]
.sym 92560 rvsoc.cpu0.D_insn_typ[3]
.sym 92569 rvsoc.cpu0.D_op1[3]
.sym 92570 rvsoc.cpu0.D_op2[13]
.sym 92572 rvsoc.eram.adrs[4]
.sym 92573 rvsoc.cpu0.D_op1[4]
.sym 92574 rvsoc.cpu0.sys_mcause[4]
.sym 92575 rvsoc.cpu0.D_op1[10]
.sym 92576 rvsoc.cpu0.D_op2[19]
.sym 92577 rvsoc.cpu0.D_op2[6]
.sym 92578 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 92579 rvsoc.cpu0.D_op2[0]
.sym 92580 rvsoc.cpu0.D_op2[3]
.sym 92581 rvsoc.cpu0.sys_mcause[23]
.sym 92582 rvsoc.cpu0.D_op2[6]
.sym 92583 $abc$63009$new_n4692_
.sym 92591 rvsoc.cpu0.sys_mcause[25]
.sym 92595 $abc$63009$new_n2897_
.sym 92597 rvsoc.cpu0.E_mcause[23]
.sym 92598 rvsoc.cpu0.E_mcause[22]
.sym 92599 rvsoc.cpu0.sys_mcause[21]
.sym 92600 rvsoc.cpu0.E_mcause[21]
.sym 92601 rvsoc.cpu0.sys_mcause[28]
.sym 92603 rvsoc.cpu0.sys_mcause[24]
.sym 92605 rvsoc.cpu0.sys_mcause[23]
.sym 92609 rvsoc.cpu0.sys_mcause[27]
.sym 92610 rvsoc.cpu0.sys_mcause[26]
.sym 92611 rvsoc.cpu0.sys_mcause[22]
.sym 92612 rvsoc.cpu0.umul_lhhl[0]
.sym 92615 rvsoc.cpu0.E_mcause[24]
.sym 92619 $abc$63009$new_n2898_
.sym 92620 $abc$63009$new_n2899_
.sym 92624 rvsoc.cpu0.sys_mcause[23]
.sym 92629 rvsoc.cpu0.sys_mcause[22]
.sym 92637 rvsoc.cpu0.sys_mcause[24]
.sym 92640 rvsoc.cpu0.sys_mcause[21]
.sym 92646 $abc$63009$new_n2897_
.sym 92647 $abc$63009$new_n2898_
.sym 92648 $abc$63009$new_n2899_
.sym 92652 rvsoc.cpu0.sys_mcause[26]
.sym 92653 rvsoc.cpu0.sys_mcause[27]
.sym 92654 rvsoc.cpu0.sys_mcause[28]
.sym 92655 rvsoc.cpu0.sys_mcause[25]
.sym 92659 rvsoc.cpu0.umul_lhhl[0]
.sym 92664 rvsoc.cpu0.E_mcause[24]
.sym 92665 rvsoc.cpu0.E_mcause[22]
.sym 92666 rvsoc.cpu0.E_mcause[23]
.sym 92667 rvsoc.cpu0.E_mcause[21]
.sym 92668 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 92669 rvsoc.clka
.sym 92676 rvsoc.cpu0.sys_mcause[29]
.sym 92678 rvsoc.cpu0.sys_mcause[4]
.sym 92696 $abc$63009$new_ys__n1872_inv_
.sym 92697 $abc$63009$new_ys__n10517_inv_
.sym 92699 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 92700 rvsoc.uart0.div[25]
.sym 92701 $abc$63009$new_ys__n3293_inv_
.sym 92702 rvsoc.cpu0.D_op1[4]
.sym 92703 rvsoc.data_wdata[25]
.sym 92704 rvsoc.cpu0.D_op1[5]
.sym 92705 rvsoc.data_wdata[0]
.sym 92706 $abc$63009$new_n4115_
.sym 92714 rvsoc.cpu0.sys_mcause[31]
.sym 92722 rvsoc.cpu0.E_mcause[29]
.sym 92723 rvsoc.cpu0.E_mcause[30]
.sym 92727 rvsoc.cpu0.E_mcause[31]
.sym 92738 rvsoc.cpu0.sys_mcause[30]
.sym 92741 rvsoc.cpu0.sys_mcause[29]
.sym 92759 rvsoc.cpu0.sys_mcause[29]
.sym 92763 rvsoc.cpu0.sys_mcause[30]
.sym 92775 rvsoc.cpu0.sys_mcause[30]
.sym 92776 rvsoc.cpu0.sys_mcause[29]
.sym 92778 rvsoc.cpu0.sys_mcause[31]
.sym 92781 rvsoc.cpu0.E_mcause[30]
.sym 92782 rvsoc.cpu0.E_mcause[29]
.sym 92783 rvsoc.cpu0.E_mcause[31]
.sym 92788 rvsoc.cpu0.sys_mcause[31]
.sym 92791 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 92792 rvsoc.clka
.sym 92804 rvsoc.gpio0.dir[1]
.sym 92810 rvsoc.cpu0.D_op2[9]
.sym 92816 rvsoc.cpu0.sys_mcause[31]
.sym 92819 rvsoc.data_wdata[24]
.sym 92821 rvsoc.cpu0.sys_mcause[26]
.sym 92822 rvsoc.cpu0.sys_mcause[22]
.sym 92823 $abc$63009$new_ys__n2826_
.sym 92824 rvsoc.cpu0.sys_mcause[16]
.sym 92826 rvsoc.cpu0.sys_mcause[26]
.sym 92827 rvsoc.data_wdata[7]
.sym 92828 $PACKER_GND_NET
.sym 92837 rvsoc.cpu0.D_funct3[0]
.sym 92840 rvsoc.cpu0.D_op2[13]
.sym 92841 $abc$63009$new_ys__n6254_
.sym 92845 rvsoc.cpu0.D_funct3[0]
.sym 92846 $abc$63009$new_ys__n1386_inv_
.sym 92848 $abc$63009$new_ys__n1398_inv_
.sym 92850 rvsoc.cpu0.D_op2[29]
.sym 92854 rvsoc.cpu0.D_op2[5]
.sym 92856 $abc$63009$new_ys__n1872_inv_
.sym 92859 rvsoc.cpu0.D_funct3[1]
.sym 92861 rvsoc.cpu0.D_op2[1]
.sym 92862 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 92863 rvsoc.data_wdata[25]
.sym 92864 rvsoc.cpu0.D_op2[9]
.sym 92866 rvsoc.cpu0.D_op2[25]
.sym 92869 rvsoc.data_wdata[25]
.sym 92886 rvsoc.cpu0.D_funct3[1]
.sym 92887 rvsoc.cpu0.D_op2[9]
.sym 92888 rvsoc.cpu0.D_funct3[0]
.sym 92889 rvsoc.cpu0.D_op2[25]
.sym 92898 rvsoc.cpu0.D_funct3[1]
.sym 92899 rvsoc.cpu0.D_funct3[0]
.sym 92900 rvsoc.cpu0.D_op2[13]
.sym 92901 rvsoc.cpu0.D_op2[29]
.sym 92904 $abc$63009$new_ys__n1398_inv_
.sym 92905 $abc$63009$new_ys__n1872_inv_
.sym 92906 $abc$63009$new_ys__n6254_
.sym 92907 rvsoc.cpu0.D_op2[5]
.sym 92910 $abc$63009$new_ys__n1872_inv_
.sym 92911 $abc$63009$new_ys__n1386_inv_
.sym 92912 rvsoc.cpu0.D_op2[1]
.sym 92913 $abc$63009$new_ys__n6254_
.sym 92914 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 92915 rvsoc.clkn
.sym 92916 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]_$glb_sr
.sym 92928 $abc$63009$new_n3640_
.sym 92931 rvsoc.cpu0.D_funct3[0]
.sym 92935 rvsoc.cpu0.D_op2[24]
.sym 92937 $abc$63009$new_ys__n6254_
.sym 92938 rvsoc.cpu0.D_op2[29]
.sym 92941 rvsoc.cpu0.sys_mcause[12]
.sym 92943 rvsoc.cpu0.sys_mcause[6]
.sym 92944 rvsoc.cpu0.D_op2[25]
.sym 92947 rvsoc.cpu0.D_op2[1]
.sym 92948 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 92952 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 92965 rvsoc.data_wdata[30]
.sym 92967 $abc$63009$new_ys__n3285_inv_
.sym 92971 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 92973 $abc$63009$new_ys__n3293_inv_
.sym 92976 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 92977 $abc$63009$new_ys__n3279_inv_
.sym 92979 rvsoc.data_wdata[26]
.sym 92983 $abc$63009$new_ys__n2826_
.sym 92986 rvsoc.data_wdata[23]
.sym 92991 $abc$63009$new_ys__n3293_inv_
.sym 92993 $abc$63009$new_ys__n2826_
.sym 92994 rvsoc.data_wdata[30]
.sym 93015 $abc$63009$new_ys__n2826_
.sym 93016 rvsoc.data_wdata[26]
.sym 93017 $abc$63009$new_ys__n3285_inv_
.sym 93021 rvsoc.data_wdata[23]
.sym 93022 $abc$63009$new_ys__n2826_
.sym 93023 $abc$63009$new_ys__n3279_inv_
.sym 93037 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$32067
.sym 93038 rvsoc.clka
.sym 93039 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 93056 rvsoc.data_wdata[27]
.sym 93063 $abc$63009$new_ys__n3285_inv_
.sym 93066 rvsoc.cpu0.D_op2[0]
.sym 93067 rvsoc.data_wdata[23]
.sym 93068 rvsoc.cpu0.D_op2[6]
.sym 93069 rvsoc.cpu0.D_op1[4]
.sym 93083 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 93097 rvsoc.data_wdata[7]
.sym 93138 rvsoc.data_wdata[7]
.sym 93160 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$55215
.sym 93161 rvsoc.clkn
.sym 93188 rvsoc.cpu0.D_op1[5]
.sym 93191 rvsoc.cpu0.D_op2[24]
.sym 93193 $abc$63009$new_ys__n3293_inv_
.sym 93198 rvsoc.cpu0.D_op1[4]
.sym 93212 rvsoc.cpu0.add_op12[24]
.sym 93262 rvsoc.cpu0.add_op12[24]
.sym 93283 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 93284 rvsoc.clka
.sym 93298 rvsoc.cpu0.umul_hihi[4]
.sym 93301 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 93302 rvsoc.cpu0.umul_hihi[5]
.sym 93304 rvsoc.cpu0.umul_hihi[6]
.sym 93312 rvsoc.cpu0.E_mul_hihi[21]
.sym 93314 rvsoc.data_wdata[7]
.sym 93315 rvsoc.data_wdata[24]
.sym 93316 rvsoc.cpu0.E_mul_hihi[22]
.sym 93317 rvsoc.cpu0.sys_mcause[26]
.sym 93339 rvsoc.cpu0.umul_hihi[14]
.sym 93346 rvsoc.cpu0.umul_hihi[4]
.sym 93348 rvsoc.cpu0.umul_hihi[5]
.sym 93351 rvsoc.cpu0.umul_hihi[1]
.sym 93354 rvsoc.cpu0.umul_hihi[7]
.sym 93357 rvsoc.cpu0.umul_hihi[3]
.sym 93358 rvsoc.cpu0.umul_hihi[6]
.sym 93368 rvsoc.cpu0.umul_hihi[4]
.sym 93372 rvsoc.cpu0.umul_hihi[7]
.sym 93380 rvsoc.cpu0.umul_hihi[3]
.sym 93386 rvsoc.cpu0.umul_hihi[6]
.sym 93392 rvsoc.cpu0.umul_hihi[5]
.sym 93399 rvsoc.cpu0.umul_hihi[14]
.sym 93402 rvsoc.cpu0.umul_hihi[1]
.sym 93406 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 93407 rvsoc.clka
.sym 93409 rvsoc.cpu0.E_mul_hihi[13]
.sym 93410 rvsoc.cpu0.E_mul_hihi[22]
.sym 93411 rvsoc.cpu0.E_mul_hihi[11]
.sym 93413 rvsoc.cpu0.E_mul_hihi[23]
.sym 93414 rvsoc.cpu0.E_mul_hihi[20]
.sym 93415 rvsoc.cpu0.E_mul_hihi[12]
.sym 93416 rvsoc.cpu0.E_mul_hihi[21]
.sym 93423 rvsoc.cpu0.D_op2[24]
.sym 93427 rvsoc.cpu0.D_op2[30]
.sym 93431 rvsoc.cpu0.umul_hihi[8]
.sym 93433 rvsoc.cpu0.sys_mcause[12]
.sym 93434 rvsoc.cpu0.D_op2[25]
.sym 93435 rvsoc.cpu0.sys_mcause[6]
.sym 93439 rvsoc.cpu0.D_op1[26]
.sym 93440 rvsoc.cpu0.D_op2[25]
.sym 93443 rvsoc.cpu0.umul_hihi[3]
.sym 93454 rvsoc.cpu0.E_op2[6]
.sym 93458 rvsoc.cpu0.E_op2[1]
.sym 93464 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[14]
.sym 93465 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[14]
.sym 93466 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[10]
.sym 93467 rvsoc.cpu0.umul_hihi[10]
.sym 93470 rvsoc.cpu0.D_op2[6]
.sym 93474 rvsoc.cpu0.umul_hihi[9]
.sym 93475 rvsoc.cpu0.D_op2[1]
.sym 93476 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[10]
.sym 93479 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 93483 rvsoc.cpu0.D_op2[1]
.sym 93489 rvsoc.cpu0.umul_hihi[10]
.sym 93495 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[10]
.sym 93496 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[10]
.sym 93497 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 93501 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[14]
.sym 93502 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 93504 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[14]
.sym 93509 rvsoc.cpu0.D_op2[6]
.sym 93515 rvsoc.cpu0.E_op2[1]
.sym 93520 rvsoc.cpu0.umul_hihi[9]
.sym 93526 rvsoc.cpu0.E_op2[6]
.sym 93529 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 93530 rvsoc.clka
.sym 93532 $abc$63009$new_ys__n11204_
.sym 93533 $abc$63009$new_ys__n11205_
.sym 93534 $abc$63009$new_ys__n11206_
.sym 93535 rvsoc.cpu0.sys_mcause[26]
.sym 93536 $abc$63009$new_n5569_
.sym 93537 $abc$63009$new_ys__n11207_
.sym 93538 rvsoc.cpu0.sys_mcause[12]
.sym 93539 rvsoc.cpu0.sys_mcause[6]
.sym 93544 rvsoc.cpu0.umul_hihi[20]
.sym 93546 rvsoc.cpu0.D_op1[16]
.sym 93548 rvsoc.cpu0.umul_hihi[21]
.sym 93551 rvsoc.cpu0.D_op1[19]
.sym 93554 rvsoc.cpu0.umul_hihi[16]
.sym 93555 rvsoc.cpu0.D_op1[26]
.sym 93556 rvsoc.cpu0.D_op2[6]
.sym 93557 rvsoc.cpu0.D_op1[15]
.sym 93558 rvsoc.cpu0.D_op2[0]
.sym 93560 rvsoc.cpu0.D_op2[0]
.sym 93565 rvsoc.cpu0.D_op1[4]
.sym 93575 rvsoc.cpu0.D_op2[12]
.sym 93581 rvsoc.cpu0.E_op2[15]
.sym 93590 rvsoc.cpu0.umul_hihi[18]
.sym 93594 rvsoc.cpu0.D_op2[10]
.sym 93596 rvsoc.cpu0.umul_hihi[17]
.sym 93602 rvsoc.cpu0.umul_hihi[16]
.sym 93603 rvsoc.cpu0.umul_hihi[19]
.sym 93604 rvsoc.cpu0.D_op2[15]
.sym 93606 rvsoc.cpu0.D_op2[15]
.sym 93613 rvsoc.cpu0.D_op2[12]
.sym 93619 rvsoc.cpu0.umul_hihi[17]
.sym 93626 rvsoc.cpu0.E_op2[15]
.sym 93631 rvsoc.cpu0.umul_hihi[18]
.sym 93639 rvsoc.cpu0.umul_hihi[16]
.sym 93645 rvsoc.cpu0.umul_hihi[19]
.sym 93648 rvsoc.cpu0.D_op2[10]
.sym 93652 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 93653 rvsoc.clka
.sym 93655 rvsoc.cpu0.E_mul_hihi[31]
.sym 93661 rvsoc.cpu0.E_mul_hihi[30]
.sym 93667 rvsoc.cpu0.umul_hihi[28]
.sym 93668 rvsoc.cpu0.D_op2[23]
.sym 93671 rvsoc.cpu0.umul_hihi[29]
.sym 93677 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 93679 rvsoc.cpu0.D_op2[24]
.sym 93681 rvsoc.cpu0.D_op1[5]
.sym 93683 rvsoc.cpu0.D_op2[24]
.sym 93684 rvsoc.cpu0.D_op1[27]
.sym 93686 rvsoc.cpu0.D_op1[25]
.sym 93687 rvsoc.cpu0.D_op1[5]
.sym 93689 rvsoc.cpu0.umul_hihi[19]
.sym 93700 rvsoc.cpu0.D_op1[10]
.sym 93710 rvsoc.cpu0.D_op1[13]
.sym 93714 rvsoc.cpu0.umul_hihi[24]
.sym 93715 rvsoc.cpu0.umul_hihi[28]
.sym 93716 rvsoc.cpu0.D_op1[11]
.sym 93718 rvsoc.cpu0.D_op2[0]
.sym 93720 rvsoc.cpu0.D_op2[0]
.sym 93722 rvsoc.cpu0.D_op1[12]
.sym 93724 rvsoc.cpu0.umul_hihi[26]
.sym 93725 rvsoc.cpu0.umul_hihi[29]
.sym 93726 rvsoc.cpu0.umul_hihi[27]
.sym 93727 rvsoc.cpu0.umul_hihi[25]
.sym 93732 rvsoc.cpu0.umul_hihi[28]
.sym 93738 rvsoc.cpu0.umul_hihi[24]
.sym 93742 rvsoc.cpu0.D_op1[12]
.sym 93743 rvsoc.cpu0.D_op2[0]
.sym 93744 rvsoc.cpu0.D_op1[13]
.sym 93747 rvsoc.cpu0.D_op2[0]
.sym 93748 rvsoc.cpu0.D_op1[10]
.sym 93750 rvsoc.cpu0.D_op1[11]
.sym 93753 rvsoc.cpu0.umul_hihi[25]
.sym 93761 rvsoc.cpu0.umul_hihi[26]
.sym 93768 rvsoc.cpu0.umul_hihi[27]
.sym 93772 rvsoc.cpu0.umul_hihi[29]
.sym 93775 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 93776 rvsoc.clka
.sym 93805 rvsoc.cpu0.D_op1[7]
.sym 93808 rvsoc.cpu0.D_op1[12]
.sym 93810 rvsoc.cpu0.umul_hihi[26]
.sym 93812 rvsoc.cpu0.umul_hihi[27]
.sym 93820 rvsoc.cpu0.D_op1[8]
.sym 93821 $abc$63009$new_ys__n12920_inv_
.sym 93822 $abc$63009$new_ys__n12918_inv_
.sym 93823 rvsoc.cpu0.D_op1[14]
.sym 93826 $abc$63009$new_ys__n12914_inv_
.sym 93827 rvsoc.cpu0.D_op1[15]
.sym 93828 $abc$63009$new_ys__n12916_inv_
.sym 93829 rvsoc.cpu0.D_op2[2]
.sym 93833 $abc$63009$new_ys__n12912_inv_
.sym 93834 $abc$63009$new_ys__n12888_inv_
.sym 93835 rvsoc.cpu0.D_op2[0]
.sym 93838 $abc$63009$new_ys__n12922_inv_
.sym 93839 rvsoc.cpu0.D_op1[9]
.sym 93841 rvsoc.cpu0.D_op1[5]
.sym 93844 rvsoc.cpu0.D_op2[1]
.sym 93845 $abc$63009$new_ys__n12884_inv_
.sym 93846 rvsoc.cpu0.D_op2[1]
.sym 93847 rvsoc.cpu0.D_op2[0]
.sym 93849 rvsoc.cpu0.D_op1[4]
.sym 93853 rvsoc.cpu0.D_op2[2]
.sym 93854 $abc$63009$new_ys__n12888_inv_
.sym 93855 $abc$63009$new_ys__n12884_inv_
.sym 93858 rvsoc.cpu0.D_op1[8]
.sym 93859 rvsoc.cpu0.D_op1[9]
.sym 93860 rvsoc.cpu0.D_op2[0]
.sym 93864 $abc$63009$new_ys__n12916_inv_
.sym 93865 $abc$63009$new_ys__n12918_inv_
.sym 93866 rvsoc.cpu0.D_op2[1]
.sym 93870 rvsoc.cpu0.D_op1[15]
.sym 93871 rvsoc.cpu0.D_op1[14]
.sym 93872 rvsoc.cpu0.D_op2[0]
.sym 93876 $abc$63009$new_ys__n12920_inv_
.sym 93877 $abc$63009$new_ys__n12918_inv_
.sym 93878 rvsoc.cpu0.D_op2[1]
.sym 93882 $abc$63009$new_ys__n12914_inv_
.sym 93883 rvsoc.cpu0.D_op2[1]
.sym 93884 $abc$63009$new_ys__n12912_inv_
.sym 93888 rvsoc.cpu0.D_op2[0]
.sym 93890 rvsoc.cpu0.D_op1[5]
.sym 93891 rvsoc.cpu0.D_op1[4]
.sym 93894 $abc$63009$new_ys__n12922_inv_
.sym 93895 $abc$63009$new_ys__n12920_inv_
.sym 93897 rvsoc.cpu0.D_op2[1]
.sym 93919 rvsoc.cpu0.D_op1[14]
.sym 93932 rvsoc.cpu0.D_op2[1]
.sym 93942 rvsoc.cpu0.D_op2[2]
.sym 93943 $abc$63009$new_ys__n12916_inv_
.sym 93945 $abc$63009$new_ys__n12922_inv_
.sym 93946 $abc$63009$new_ys__n12886_inv_
.sym 93947 rvsoc.cpu0.D_op1[16]
.sym 93950 $abc$63009$new_n5862_
.sym 93952 $abc$63009$new_ys__n12894_inv_
.sym 93954 rvsoc.cpu0.D_op2[2]
.sym 93955 rvsoc.cpu0.D_op2[0]
.sym 93957 $abc$63009$new_ys__n12914_inv_
.sym 93962 $abc$63009$new_ys__n12890_inv_
.sym 93963 rvsoc.cpu0.D_op2[3]
.sym 93964 $abc$63009$new_n4302_
.sym 93965 rvsoc.cpu0.D_op1[7]
.sym 93967 rvsoc.cpu0.D_op1[17]
.sym 93968 rvsoc.cpu0.D_op2[1]
.sym 93969 $abc$63009$new_ys__n12924_inv_
.sym 93970 rvsoc.cpu0.D_op1[6]
.sym 93971 rvsoc.cpu0.D_op2[1]
.sym 93975 $abc$63009$new_ys__n12890_inv_
.sym 93976 $abc$63009$new_ys__n12894_inv_
.sym 93977 rvsoc.cpu0.D_op2[2]
.sym 93978 rvsoc.cpu0.D_op2[3]
.sym 93981 $abc$63009$new_n5862_
.sym 93982 $abc$63009$new_n4302_
.sym 93983 rvsoc.cpu0.D_op2[3]
.sym 93984 $abc$63009$new_ys__n12886_inv_
.sym 93994 rvsoc.cpu0.D_op1[17]
.sym 93995 rvsoc.cpu0.D_op1[16]
.sym 93996 rvsoc.cpu0.D_op2[0]
.sym 93999 $abc$63009$new_ys__n12924_inv_
.sym 94000 $abc$63009$new_ys__n12922_inv_
.sym 94002 rvsoc.cpu0.D_op2[1]
.sym 94005 rvsoc.cpu0.D_op2[2]
.sym 94006 $abc$63009$new_ys__n12914_inv_
.sym 94007 $abc$63009$new_ys__n12916_inv_
.sym 94008 rvsoc.cpu0.D_op2[1]
.sym 94011 $abc$63009$new_ys__n12914_inv_
.sym 94012 $abc$63009$new_ys__n12916_inv_
.sym 94013 rvsoc.cpu0.D_op2[1]
.sym 94014 rvsoc.cpu0.D_op2[2]
.sym 94017 rvsoc.cpu0.D_op1[7]
.sym 94018 rvsoc.cpu0.D_op2[0]
.sym 94019 rvsoc.cpu0.D_op1[6]
.sym 94040 $abc$63009$new_ys__n12824_inv_
.sym 94049 rvsoc.cpu0.D_op2[3]
.sym 94180 rvsoc.cpu0.D_op2[25]
.sym 94219 rvsoc.cpu0.D_op2[25]
.sym 94222 flash_clk
.sym 94224 $abc$63009$logic_not$riscv/upduino.v:40$3_Y
.sym 94225 rvsoc.gpio0.data[0]
.sym 94227 rvsoc.gpio0.dir[0]
.sym 94234 $abc$63009$logic_not$riscv/upduino.v:40$3_Y
.sym 94237 flash_clk
.sym 94239 rvsoc.gpio0.data[0]
.sym 94240 rvsoc.gpio0.dir[0]
.sym 94253 flash_clk
.sym 94258 rvsoc.data_wdata[31]
.sym 94271 rvsoc.data_wdata[27]
.sym 94272 rvsoc.cram.adrs[7]
.sym 94273 rvsoc.data_wdata[20]
.sym 94274 rvsoc.data_wdata[14]
.sym 94287 p16
.sym 94333 p16
.sym 94394 rvsoc.mem_vdata[0][3]
.sym 94396 rvsoc.data_wdata[13]
.sym 94397 rvsoc.data_wdata[5]
.sym 94398 rvsoc.data_wdata[23]
.sym 94402 rvsoc.mem_vdata[0][2]
.sym 94407 rvsoc.mem_vdata[0][6]
.sym 94409 rvsoc.data_wdata[6]
.sym 94411 rvsoc.mem_vdata[0][0]
.sym 94416 rvsoc.cram.adrs[11]
.sym 94420 rvsoc.data_wdata[4]
.sym 94423 rvsoc.cram.adrs[5]
.sym 94424 rvsoc.data_wdata[21]
.sym 94425 rvsoc.mem_vdata[0][8]
.sym 94428 rvsoc.data_wdata[8]
.sym 94549 rvsoc.cpu0.sys_mcause[18]
.sym 94550 rvsoc.data_wdata[24]
.sym 94554 rvsoc.data_wdata[31]
.sym 94555 rvsoc.cram.adrs[6]
.sym 94556 rvsoc.cram.adrs[7]
.sym 94557 rvsoc.data_wdata[30]
.sym 94561 rvsoc.cram.adrs[2]
.sym 94562 rvsoc.data_wdata[25]
.sym 94563 rvsoc.mem_vdata[0][20]
.sym 94564 rvsoc.data_wdata[1]
.sym 94565 rvsoc.cram.adrs[12]
.sym 94566 rvsoc.cram.adrs[13]
.sym 94567 rvsoc.mem_vdata[0][22]
.sym 94568 rvsoc.mem_vdata[0][25]
.sym 94570 rvsoc.mem_vdata[0][14]
.sym 94571 rvsoc.data_wdata[29]
.sym 94572 rvsoc.mem_vdata[0][27]
.sym 94573 rvsoc.cram.adrs[13]
.sym 94690 rvsoc.cram.adrs[6]
.sym 94692 rvsoc.cram.adrs[2]
.sym 94698 rvsoc.mem_vdata[0][17]
.sym 94702 rvsoc.cram.adrs[10]
.sym 94703 rvsoc.mem_vdata[0][19]
.sym 94704 rvsoc.mem_vdata[0][29]
.sym 94705 rvsoc.cram.adrs[11]
.sym 94707 rvsoc.data_wdata[6]
.sym 94708 rvsoc.mem_vdata[0][31]
.sym 94709 rvsoc.cram.cs
.sym 94712 rvsoc.data_wdata[26]
.sym 94835 rvsoc.mem_vdata[0][24]
.sym 94836 rvsoc.data_wdata[14]
.sym 94841 rvsoc.data_wst[1]
.sym 94845 rvsoc.data_wdata[4]
.sym 94849 rvsoc.data_wdata[21]
.sym 94850 rvsoc.data_wdata[8]
.sym 94979 rvsoc.data_wdata[28]
.sym 94983 rvsoc.data_wst[3]
.sym 94984 rvsoc.data_wdata[9]
.sym 95109 rvsoc.uart0.cfg[10]
.sym 95117 rvsoc.data_wdata[19]
.sym 95118 rvsoc.data_wdata[25]
.sym 95119 rvsoc.data_wdata[29]
.sym 95128 rvsoc.mem_vdata[0][27]
.sym 95243 rvsoc.eram.adrs[4]
.sym 95247 rvsoc.cpu0.sys_mcause[27]
.sym 95257 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53897
.sym 95263 rvsoc.data_wdata[6]
.sym 95264 rvsoc.cpu0.umul_lolo[3]
.sym 95382 flash_clk
.sym 95383 rvsoc.cpu0.sys_mcause[28]
.sym 95400 rvsoc.cpu0.umul_lolo[0]
.sym 95401 rvsoc.data_wdata[4]
.sym 95405 rvsoc.data_wdata[8]
.sym 95536 rvsoc.cpu0.D_op2[6]
.sym 95537 rvsoc.cpu0.umul_lolo[15]
.sym 95538 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 95540 rvsoc.cpu0.E_mul_lolo[1]
.sym 95542 rvsoc.cpu0.umul_lolo[7]
.sym 95543 $PACKER_GND_NET
.sym 95544 rvsoc.data_wdata[9]
.sym 95546 rvsoc.cpu0.umul_lolo[1]
.sym 95554 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 95569 $PACKER_GND_NET
.sym 95591 $PACKER_GND_NET
.sym 95598 $PACKER_GND_NET
.sym 95603 $PACKER_GND_NET
.sym 95610 $PACKER_GND_NET
.sym 95629 $PACKER_GND_NET
.sym 95631 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 95632 rvsoc.clka
.sym 95660 $abc$63009$new_ys__n2811_
.sym 95661 rvsoc.data_wdata[31]
.sym 95666 rvsoc.cpu0.sys_mcause[13]
.sym 95668 rvsoc.cpu0.sys_mcause[28]
.sym 95674 rvsoc.cpu0.umul_lolo[2]
.sym 95675 rvsoc.data_wdata[29]
.sym 95676 rvsoc.cpu0.D_op1[0]
.sym 95677 rvsoc.cpu0.umul_lolo[13]
.sym 95678 rvsoc.cpu0.umul_lolo[4]
.sym 95679 rvsoc.cpu0.umul_lolo[14]
.sym 95680 rvsoc.cpu0.umul_lolo[5]
.sym 95681 rvsoc.cpu0.D_op2[13]
.sym 95682 rvsoc.cpu0.umul_lolo[6]
.sym 95683 rvsoc.cpu0.D_op1[9]
.sym 95684 rvsoc.cpu0.D_op2[12]
.sym 95685 rvsoc.cpu0.umul_lolo[9]
.sym 95696 rvsoc.cpu0.umul_lolo[8]
.sym 95704 rvsoc.cpu0.umul_lolo[0]
.sym 95706 rvsoc.cpu0.umul_lolo[5]
.sym 95722 rvsoc.cpu0.umul_lolo[1]
.sym 95726 rvsoc.cpu0.umul_lolo[1]
.sym 95733 rvsoc.cpu0.umul_lolo[0]
.sym 95750 rvsoc.cpu0.umul_lolo[5]
.sym 95754 rvsoc.cpu0.umul_lolo[8]
.sym 95770 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 95771 rvsoc.clka
.sym 95803 rvsoc.cpu0.D_op2[1]
.sym 95804 rvsoc.cpu0.D_op2[10]
.sym 95808 rvsoc.cpu0.umul_lolo[8]
.sym 95809 rvsoc.cpu0.D_op2[11]
.sym 95812 rvsoc.cpu0.umul_lolo[10]
.sym 95814 rvsoc.cpu0.umul_lolo[20]
.sym 95815 rvsoc.cpu0.umul_lolo[11]
.sym 95816 rvsoc.cpu0.D_op1[8]
.sym 95817 rvsoc.cpu0.umul_lolo[12]
.sym 95819 rvsoc.cpu0.D_op1[5]
.sym 95820 rvsoc.cpu0.E_mul_lolo[8]
.sym 95821 rvsoc.cpu0.umul_lolo[3]
.sym 95822 rvsoc.cpu0.umul_lolo[16]
.sym 95823 rvsoc.cpu0.D_op1[14]
.sym 95824 rvsoc.cpu0.umul_lolo[17]
.sym 95833 rvsoc.cpu0.umul_lolo[11]
.sym 95835 rvsoc.cpu0.umul_lolo[12]
.sym 95841 rvsoc.cpu0.umul_lolo[15]
.sym 95844 rvsoc.cpu0.umul_lolo[7]
.sym 95850 rvsoc.cpu0.umul_lolo[2]
.sym 95854 rvsoc.cpu0.umul_lolo[4]
.sym 95855 rvsoc.cpu0.umul_lolo[14]
.sym 95858 rvsoc.cpu0.umul_lolo[6]
.sym 95864 rvsoc.cpu0.umul_lolo[12]
.sym 95872 rvsoc.cpu0.umul_lolo[2]
.sym 95876 rvsoc.cpu0.umul_lolo[11]
.sym 95882 rvsoc.cpu0.umul_lolo[14]
.sym 95889 rvsoc.cpu0.umul_lolo[15]
.sym 95895 rvsoc.cpu0.umul_lolo[6]
.sym 95902 rvsoc.cpu0.umul_lolo[7]
.sym 95905 rvsoc.cpu0.umul_lolo[4]
.sym 95909 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 95910 rvsoc.clka
.sym 95941 rvsoc.cpu0.D_op1[15]
.sym 95942 rvsoc.data_wdata[31]
.sym 95945 $auto$alumacc.cc:474:replace_alu$3190.AA[7]
.sym 95947 rvsoc.cpu0.D_op1[10]
.sym 95948 rvsoc.cpu0.E_mul_lolo[14]
.sym 95950 rvsoc.cpu0.D_op1[4]
.sym 95953 rvsoc.cpu0.D_op1[12]
.sym 95954 rvsoc.cpu0.umul_lolo[19]
.sym 95955 $auto$alumacc.cc:474:replace_alu$3190.AA[13]
.sym 95956 rvsoc.data_wdata[8]
.sym 95957 rvsoc.cpu0.D_op1[6]
.sym 95958 rvsoc.cpu0.D_op1[3]
.sym 95960 $auto$alumacc.cc:474:replace_alu$3190.AA[6]
.sym 95961 rvsoc.cpu0.D_op1[1]
.sym 95962 rvsoc.cpu0.D_op1[13]
.sym 95963 rvsoc.cpu0.D_op2[2]
.sym 95979 rvsoc.cpu0.umul_lolo[13]
.sym 95987 rvsoc.cpu0.umul_lolo[9]
.sym 96002 rvsoc.cpu0.umul_lolo[9]
.sym 96046 rvsoc.cpu0.umul_lolo[13]
.sym 96048 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 96049 rvsoc.clka
.sym 96082 $auto$alumacc.cc:474:replace_alu$3190.AA[11]
.sym 96091 rvsoc.cpu0.umul_lohi[6]
.sym 96092 rvsoc.data_wdata[9]
.sym 96093 rvsoc.cpu0.umul_lohi[7]
.sym 96094 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 96095 rvsoc.cpu0.umul_lohi[0]
.sym 96096 rvsoc.cpu0.D_op1[2]
.sym 96097 rvsoc.cpu0.umul_lohi[1]
.sym 96098 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 96099 rvsoc.cpu0.umul_lohi[2]
.sym 96101 rvsoc.cpu0.umul_lohi[3]
.sym 96111 rvsoc.cpu0.sys_mcause[8]
.sym 96118 rvsoc.cpu0.sys_mcause[13]
.sym 96119 rvsoc.cpu0.sys_mcause[6]
.sym 96125 rvsoc.cpu0.umul_lolo[3]
.sym 96126 rvsoc.cpu0.sys_mcause[5]
.sym 96127 rvsoc.cpu0.sys_mcause[7]
.sym 96132 rvsoc.cpu0.sys_mcause[18]
.sym 96133 rvsoc.cpu0.E_mcause[8]
.sym 96134 rvsoc.cpu0.E_mcause[5]
.sym 96136 rvsoc.cpu0.E_mcause[7]
.sym 96139 rvsoc.cpu0.E_mcause[6]
.sym 96144 rvsoc.cpu0.sys_mcause[13]
.sym 96147 rvsoc.cpu0.sys_mcause[8]
.sym 96153 rvsoc.cpu0.sys_mcause[5]
.sym 96161 rvsoc.cpu0.sys_mcause[18]
.sym 96168 rvsoc.cpu0.sys_mcause[7]
.sym 96171 rvsoc.cpu0.umul_lolo[3]
.sym 96177 rvsoc.cpu0.E_mcause[6]
.sym 96178 rvsoc.cpu0.E_mcause[5]
.sym 96179 rvsoc.cpu0.E_mcause[8]
.sym 96180 rvsoc.cpu0.E_mcause[7]
.sym 96186 rvsoc.cpu0.sys_mcause[6]
.sym 96187 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 96188 rvsoc.clka
.sym 96223 rvsoc.cpu0.sys_mcause[8]
.sym 96230 rvsoc.cpu0.umul_lohi[14]
.sym 96231 rvsoc.cpu0.D_op2[31]
.sym 96232 rvsoc.cpu0.umul_lohi[15]
.sym 96233 rvsoc.cpu0.umul_lohi[5]
.sym 96234 rvsoc.cpu0.umul_lohi[8]
.sym 96235 rvsoc.data_wdata[29]
.sym 96236 rvsoc.cpu0.umul_lohi[9]
.sym 96237 rvsoc.cpu0.D_op2[13]
.sym 96238 rvsoc.cpu0.umul_lohi[10]
.sym 96239 rvsoc.cpu0.D_op2[22]
.sym 96240 rvsoc.cpu0.umul_lohi[11]
.sym 96241 rvsoc.cpu0.D_op1[9]
.sym 96247 rvsoc.cpu0.sys_mcause[17]
.sym 96253 rvsoc.cpu0.sys_mcause[9]
.sym 96256 rvsoc.cpu0.sys_mcause[12]
.sym 96258 rvsoc.cpu0.umul_lolo[19]
.sym 96259 rvsoc.cpu0.E_mcause[11]
.sym 96261 rvsoc.cpu0.E_mcause[9]
.sym 96262 rvsoc.cpu0.sys_mcause[10]
.sym 96263 rvsoc.cpu0.E_mcause[12]
.sym 96268 rvsoc.cpu0.umul_lolo[20]
.sym 96272 rvsoc.cpu0.sys_mcause[11]
.sym 96276 rvsoc.cpu0.E_mcause[10]
.sym 96282 rvsoc.cpu0.sys_mcause[12]
.sym 96288 rvsoc.cpu0.umul_lolo[20]
.sym 96292 rvsoc.cpu0.sys_mcause[17]
.sym 96299 rvsoc.cpu0.umul_lolo[19]
.sym 96306 rvsoc.cpu0.sys_mcause[11]
.sym 96311 rvsoc.cpu0.sys_mcause[10]
.sym 96316 rvsoc.cpu0.sys_mcause[9]
.sym 96322 rvsoc.cpu0.E_mcause[9]
.sym 96323 rvsoc.cpu0.E_mcause[12]
.sym 96324 rvsoc.cpu0.E_mcause[11]
.sym 96325 rvsoc.cpu0.E_mcause[10]
.sym 96326 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 96327 rvsoc.clka
.sym 96361 rvsoc.cpu0.E_mul_lolo[20]
.sym 96364 rvsoc.cpu0.D_op2[1]
.sym 96368 rvsoc.cpu0.sys_mcause[12]
.sym 96369 rvsoc.cpu0.umul_lohi[22]
.sym 96370 rvsoc.cpu0.umul_lolo[20]
.sym 96371 rvsoc.cpu0.umul_lohi[23]
.sym 96372 rvsoc.cpu0.D_op1[11]
.sym 96373 rvsoc.cpu0.umul_lohi[16]
.sym 96374 rvsoc.cpu0.sys_mcause[11]
.sym 96375 rvsoc.cpu0.umul_lohi[17]
.sym 96376 rvsoc.cpu0.D_op2[20]
.sym 96377 rvsoc.cpu0.umul_lohi[18]
.sym 96378 rvsoc.cpu0.D_op2[23]
.sym 96379 rvsoc.cpu0.umul_lohi[19]
.sym 96380 rvsoc.cpu0.D_op1[14]
.sym 96388 rvsoc.cpu0.sys_mcause[10]
.sym 96398 rvsoc.cpu0.sys_mcause[11]
.sym 96404 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 96406 rvsoc.cpu0.sys_mcause[12]
.sym 96412 $PACKER_GND_NET
.sym 96416 rvsoc.cpu0.sys_mcause[9]
.sym 96420 $PACKER_GND_NET
.sym 96427 $PACKER_GND_NET
.sym 96431 rvsoc.cpu0.sys_mcause[10]
.sym 96432 rvsoc.cpu0.sys_mcause[11]
.sym 96433 rvsoc.cpu0.sys_mcause[12]
.sym 96434 rvsoc.cpu0.sys_mcause[9]
.sym 96437 $PACKER_GND_NET
.sym 96451 $PACKER_GND_NET
.sym 96458 $PACKER_GND_NET
.sym 96463 $PACKER_GND_NET
.sym 96465 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 96466 rvsoc.clka
.sym 96496 rvsoc.cpu0.sys_mcause[17]
.sym 96498 rvsoc.cpu0.D_op2[19]
.sym 96508 rvsoc.cpu0.D_op2[21]
.sym 96509 rvsoc.cpu0.D_op1[12]
.sym 96510 rvsoc.cpu0.umul_lohi[31]
.sym 96511 rvsoc.cpu0.umul_lohi[21]
.sym 96512 rvsoc.cpu0.umul_lohi[24]
.sym 96513 rvsoc.cpu0.D_op2[16]
.sym 96514 rvsoc.cpu0.umul_lohi[13]
.sym 96515 rvsoc.cpu0.D_op1[6]
.sym 96516 rvsoc.cpu0.umul_lohi[26]
.sym 96517 rvsoc.cpu0.D_op1[1]
.sym 96519 $auto$alumacc.cc:474:replace_alu$3190.AA[13]
.sym 96533 $PACKER_GND_NET
.sym 96543 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 96551 rvsoc.cpu0.D_op2[25]
.sym 96571 $PACKER_GND_NET
.sym 96600 rvsoc.cpu0.D_op2[25]
.sym 96604 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 96605 rvsoc.clka
.sym 96641 $PACKER_GND_NET
.sym 96643 rvsoc.cpu0.D_op1[4]
.sym 96645 rvsoc.cpu0.D_op1[5]
.sym 96648 rvsoc.cpu0.umul_lohi[2]
.sym 96649 rvsoc.cpu0.umul_lohi[7]
.sym 96650 $abc$63009$new_n5457_
.sym 96651 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 96652 rvsoc.cpu0.umul_lohi[6]
.sym 96653 rvsoc.cpu0.umul_lohi[1]
.sym 96654 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51963
.sym 96655 rvsoc.cpu0.D_op1[2]
.sym 96656 rvsoc.cpu0.umul_lohi[0]
.sym 96657 rvsoc.cpu0.umul_lohi[3]
.sym 96658 rvsoc.cpu0.umul_lohi[25]
.sym 96666 rvsoc.cpu0.sys_mcause[26]
.sym 96668 rvsoc.cpu0.sys_mcause[27]
.sym 96671 $PACKER_GND_NET
.sym 96673 rvsoc.cpu0.E_mcause[25]
.sym 96674 rvsoc.cpu0.sys_mcause[25]
.sym 96676 rvsoc.cpu0.E_mcause[26]
.sym 96687 rvsoc.cpu0.E_mcause[28]
.sym 96692 rvsoc.cpu0.sys_mcause[28]
.sym 96693 rvsoc.cpu0.E_mcause[27]
.sym 96705 rvsoc.cpu0.sys_mcause[25]
.sym 96710 $PACKER_GND_NET
.sym 96723 rvsoc.cpu0.sys_mcause[26]
.sym 96728 rvsoc.cpu0.sys_mcause[27]
.sym 96733 rvsoc.cpu0.E_mcause[25]
.sym 96734 rvsoc.cpu0.E_mcause[28]
.sym 96735 rvsoc.cpu0.E_mcause[27]
.sym 96736 rvsoc.cpu0.E_mcause[26]
.sym 96741 rvsoc.cpu0.sys_mcause[28]
.sym 96743 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 96744 rvsoc.clka
.sym 96778 rvsoc.cpu0.sys_mcause[26]
.sym 96781 $PACKER_GND_NET
.sym 96786 rvsoc.data_wdata[29]
.sym 96787 rvsoc.cpu0.umul_lohi[10]
.sym 96788 rvsoc.cpu0.umul_lohi[27]
.sym 96790 rvsoc.cpu0.D_op2[22]
.sym 96791 rvsoc.cpu0.umul_lohi[14]
.sym 96792 rvsoc.cpu0.D_op1[9]
.sym 96793 rvsoc.cpu0.umul_lohi[15]
.sym 96794 rvsoc.cpu0.D_op2[31]
.sym 96795 rvsoc.cpu0.umul_lohi[8]
.sym 96805 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 96833 $PACKER_GND_NET
.sym 96868 $PACKER_GND_NET
.sym 96880 $PACKER_GND_NET
.sym 96882 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 96883 rvsoc.clka
.sym 96925 rvsoc.cpu0.umul_lohi[16]
.sym 96926 rvsoc.cpu0.sys_mcause[22]
.sym 96927 $abc$63009$new_n5385_
.sym 96928 rvsoc.cpu0.umul_lohi[19]
.sym 96929 rvsoc.cpu0.D_op2[23]
.sym 96932 rvsoc.cpu0.D_op2[20]
.sym 96933 rvsoc.cpu0.umul_lohi[18]
.sym 96934 rvsoc.cpu0.sys_mcause[11]
.sym 96935 rvsoc.cpu0.umul_lohi[23]
.sym 96936 $abc$63009$new_ys__n7723_inv_
.sym 97055 rvsoc.cpu0.D_op2[6]
.sym 97063 rvsoc.cpu0.D_op1[10]
.sym 97064 rvsoc.cpu0.D_op2[16]
.sym 97065 rvsoc.cpu0.D_op1[1]
.sym 97067 rvsoc.cpu0.D_op2[21]
.sym 97068 rvsoc.cpu0.umul_lohi[26]
.sym 97071 rvsoc.cpu0.umul_lohi[31]
.sym 97073 rvsoc.cpu0.umul_lohi[24]
.sym 97075 rvsoc.cpu0.D_op1[6]
.sym 97203 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 97205 rvsoc.cpu0.umul_hihi[7]
.sym 97206 $abc$63009$new_n5457_
.sym 97209 rvsoc.cpu0.umul_hihi[1]
.sym 97344 rvsoc.cpu0.D_op2[31]
.sym 97347 rvsoc.cpu0.D_op1[9]
.sym 97348 rvsoc.cpu0.umul_hihi[9]
.sym 97349 rvsoc.cpu0.umul_lohi[27]
.sym 97350 rvsoc.cpu0.umul_hihi[10]
.sym 97352 rvsoc.cpu0.D_op2[22]
.sym 97472 rvsoc.cpu0.umul_hihi[3]
.sym 97476 rvsoc.cpu0.umul_hihi[0]
.sym 97481 rvsoc.cpu0.D_op2[26]
.sym 97482 rvsoc.cpu0.umul_hihi[12]
.sym 97483 $abc$63009$new_n5385_
.sym 97484 rvsoc.cpu0.umul_hihi[13]
.sym 97485 $PACKER_GND_NET
.sym 97486 rvsoc.cpu0.D_op2[23]
.sym 97487 rvsoc.cpu0.umul_hihi[17]
.sym 97488 $PACKER_GND_NET
.sym 97489 rvsoc.cpu0.umul_hihi[18]
.sym 97490 rvsoc.cpu0.D_op2[20]
.sym 97620 rvsoc.cpu0.D_op2[16]
.sym 97621 rvsoc.cpu0.D_op1[1]
.sym 97622 rvsoc.cpu0.umul_hihi[11]
.sym 97623 rvsoc.cpu0.D_op2[21]
.sym 97624 rvsoc.cpu0.umul_hihi[24]
.sym 97626 rvsoc.cpu0.umul_hihi[25]
.sym 97627 rvsoc.cpu0.D_op2[25]
.sym 97628 rvsoc.cpu0.D_op1[21]
.sym 97629 rvsoc.cpu0.D_op2[29]
.sym 97630 rvsoc.cpu0.D_op1[18]
.sym 97640 rvsoc.cpu0.umul_hihi[23]
.sym 97642 rvsoc.cpu0.umul_hihi[20]
.sym 97646 rvsoc.cpu0.umul_hihi[22]
.sym 97648 rvsoc.cpu0.umul_hihi[11]
.sym 97652 rvsoc.cpu0.umul_hihi[21]
.sym 97658 rvsoc.cpu0.umul_hihi[12]
.sym 97660 rvsoc.cpu0.umul_hihi[13]
.sym 97671 rvsoc.cpu0.umul_hihi[13]
.sym 97677 rvsoc.cpu0.umul_hihi[22]
.sym 97684 rvsoc.cpu0.umul_hihi[11]
.sym 97695 rvsoc.cpu0.umul_hihi[23]
.sym 97702 rvsoc.cpu0.umul_hihi[20]
.sym 97709 rvsoc.cpu0.umul_hihi[12]
.sym 97715 rvsoc.cpu0.umul_hihi[21]
.sym 97716 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 97717 rvsoc.clka
.sym 97748 rvsoc.cpu0.umul_hihi[22]
.sym 97750 rvsoc.cpu0.umul_hihi[19]
.sym 97752 rvsoc.cpu0.umul_hihi[23]
.sym 97754 rvsoc.cpu0.D_op1[30]
.sym 97758 rvsoc.cpu0.D_op1[27]
.sym 97759 rvsoc.cpu0.D_op1[20]
.sym 97760 rvsoc.cpu0.D_op1[28]
.sym 97761 rvsoc.cpu0.D_op1[22]
.sym 97762 rvsoc.cpu0.D_op1[24]
.sym 97764 rvsoc.cpu0.umul_hihi[30]
.sym 97766 rvsoc.cpu0.umul_hihi[31]
.sym 97767 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 97768 rvsoc.cpu0.D_op1[24]
.sym 97778 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 97779 rvsoc.cpu0.D_op1[24]
.sym 97780 rvsoc.cpu0.D_op2[23]
.sym 97785 rvsoc.cpu0.D_op2[26]
.sym 97786 rvsoc.cpu0.D_op1[26]
.sym 97789 rvsoc.cpu0.D_op2[25]
.sym 97792 rvsoc.cpu0.D_op2[24]
.sym 97794 $abc$63009$new_ys__n11206_
.sym 97795 rvsoc.cpu0.D_op1[25]
.sym 97797 $abc$63009$new_ys__n11207_
.sym 97800 $abc$63009$new_ys__n11204_
.sym 97801 $abc$63009$new_ys__n11205_
.sym 97802 rvsoc.cpu0.D_op1[23]
.sym 97805 $PACKER_GND_NET
.sym 97811 rvsoc.cpu0.D_op2[23]
.sym 97812 rvsoc.cpu0.D_op1[23]
.sym 97816 rvsoc.cpu0.D_op2[24]
.sym 97817 rvsoc.cpu0.D_op1[24]
.sym 97821 rvsoc.cpu0.D_op2[25]
.sym 97822 rvsoc.cpu0.D_op1[25]
.sym 97828 $PACKER_GND_NET
.sym 97833 $abc$63009$new_ys__n11205_
.sym 97834 $abc$63009$new_ys__n11207_
.sym 97835 $abc$63009$new_ys__n11206_
.sym 97836 $abc$63009$new_ys__n11204_
.sym 97839 rvsoc.cpu0.D_op1[26]
.sym 97840 rvsoc.cpu0.D_op2[26]
.sym 97847 $PACKER_GND_NET
.sym 97854 $PACKER_GND_NET
.sym 97855 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 97856 rvsoc.clka
.sym 97889 rvsoc.cpu0.umul_hihi[27]
.sym 97897 rvsoc.cpu0.umul_hihi[26]
.sym 97898 rvsoc.cpu0.D_op1[17]
.sym 97903 rvsoc.cpu0.D_op1[25]
.sym 97904 rvsoc.cpu0.D_op1[23]
.sym 97906 rvsoc.cpu0.D_op1[31]
.sym 97940 rvsoc.cpu0.umul_hihi[30]
.sym 97942 rvsoc.cpu0.umul_hihi[31]
.sym 97950 rvsoc.cpu0.umul_hihi[31]
.sym 97984 rvsoc.cpu0.umul_hihi[30]
.sym 97994 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$35842_$glb_ce
.sym 97995 rvsoc.clka
.sym 98492 rvsoc.clkn
.sym 98497 rvsoc.data_wdata[18]
.sym 98499 rvsoc.data_wdata[22]
.sym 98500 rvsoc.data_wdata[12]
.sym 98501 rvsoc.data_wdata[7]
.sym 98503 rvsoc.data_wdata[13]
.sym 98504 rvsoc.data_wdata[0]
.sym 98505 rvsoc.data_wdata[23]
.sym 98506 rvsoc.data_wdata[5]
.sym 98508 rvsoc.data_wdata[1]
.sym 98511 rvsoc.data_wdata[6]
.sym 98513 rvsoc.data_wdata[15]
.sym 98514 rvsoc.data_wdata[19]
.sym 98515 rvsoc.data_wdata[20]
.sym 98516 rvsoc.data_wdata[14]
.sym 98517 rvsoc.data_wdata[11]
.sym 98518 rvsoc.data_wdata[2]
.sym 98519 rvsoc.data_wdata[3]
.sym 98520 rvsoc.data_wdata[8]
.sym 98521 rvsoc.data_wdata[4]
.sym 98523 rvsoc.data_wdata[17]
.sym 98524 rvsoc.data_wdata[16]
.sym 98525 rvsoc.data_wdata[21]
.sym 98526 rvsoc.data_wdata[9]
.sym 98527 rvsoc.data_wdata[10]
.sym 98529 rvsoc.data_wdata[16]
.sym 98530 rvsoc.data_wdata[8]
.sym 98531 rvsoc.data_wdata[0]
.sym 98532 rvsoc.data_wdata[17]
.sym 98533 rvsoc.data_wdata[9]
.sym 98534 rvsoc.data_wdata[1]
.sym 98535 rvsoc.data_wdata[18]
.sym 98536 rvsoc.data_wdata[10]
.sym 98537 rvsoc.data_wdata[2]
.sym 98538 rvsoc.data_wdata[19]
.sym 98539 rvsoc.data_wdata[11]
.sym 98540 rvsoc.data_wdata[3]
.sym 98541 rvsoc.data_wdata[20]
.sym 98542 rvsoc.data_wdata[12]
.sym 98543 rvsoc.data_wdata[4]
.sym 98544 rvsoc.data_wdata[21]
.sym 98545 rvsoc.data_wdata[13]
.sym 98546 rvsoc.data_wdata[5]
.sym 98547 rvsoc.data_wdata[22]
.sym 98548 rvsoc.data_wdata[14]
.sym 98549 rvsoc.data_wdata[6]
.sym 98550 rvsoc.data_wdata[23]
.sym 98551 rvsoc.data_wdata[15]
.sym 98552 rvsoc.data_wdata[7]
.sym 98600 rvsoc.mem_vdata[0][0]
.sym 98601 rvsoc.mem_vdata[0][1]
.sym 98602 rvsoc.mem_vdata[0][2]
.sym 98603 rvsoc.mem_vdata[0][3]
.sym 98604 rvsoc.mem_vdata[0][4]
.sym 98605 rvsoc.mem_vdata[0][5]
.sym 98606 rvsoc.mem_vdata[0][6]
.sym 98607 rvsoc.mem_vdata[0][7]
.sym 98634 rvsoc.cram.adrs[9]
.sym 98636 rvsoc.data_wdata[18]
.sym 98639 rvsoc.data_wdata[12]
.sym 98640 rvsoc.mem_vdata[0][1]
.sym 98641 rvsoc.data_wdata[1]
.sym 98645 rvsoc.data_wdata[0]
.sym 98696 rvsoc.clkn
.sym 98702 rvsoc.cram.adrs[11]
.sym 98703 rvsoc.cram.adrs[1]
.sym 98704 rvsoc.data_wdata[26]
.sym 98705 rvsoc.cram.adrs[10]
.sym 98706 rvsoc.data_wdata[24]
.sym 98707 rvsoc.cram.adrs[5]
.sym 98709 rvsoc.data_wdata[30]
.sym 98710 rvsoc.cram.adrs[7]
.sym 98711 rvsoc.cram.adrs[1]
.sym 98712 rvsoc.cram.adrs[8]
.sym 98713 rvsoc.cram.adrs[2]
.sym 98714 rvsoc.data_wdata[27]
.sym 98715 rvsoc.cram.adrs[6]
.sym 98716 rvsoc.data_wdata[31]
.sym 98717 rvsoc.cram.adrs[0]
.sym 98718 rvsoc.data_wdata[28]
.sym 98721 rvsoc.data_wdata[25]
.sym 98724 rvsoc.cram.adrs[4]
.sym 98725 rvsoc.cram.adrs[13]
.sym 98726 rvsoc.cram.adrs[3]
.sym 98729 rvsoc.cram.adrs[0]
.sym 98730 rvsoc.data_wdata[29]
.sym 98731 rvsoc.cram.adrs[9]
.sym 98732 rvsoc.cram.adrs[12]
.sym 98733 rvsoc.cram.adrs[8]
.sym 98734 rvsoc.cram.adrs[0]
.sym 98735 rvsoc.data_wdata[24]
.sym 98736 rvsoc.cram.adrs[9]
.sym 98737 rvsoc.cram.adrs[1]
.sym 98738 rvsoc.data_wdata[25]
.sym 98739 rvsoc.cram.adrs[10]
.sym 98740 rvsoc.cram.adrs[2]
.sym 98741 rvsoc.data_wdata[26]
.sym 98742 rvsoc.cram.adrs[11]
.sym 98743 rvsoc.cram.adrs[3]
.sym 98744 rvsoc.data_wdata[27]
.sym 98745 rvsoc.cram.adrs[12]
.sym 98746 rvsoc.cram.adrs[4]
.sym 98747 rvsoc.data_wdata[28]
.sym 98748 rvsoc.cram.adrs[13]
.sym 98749 rvsoc.cram.adrs[5]
.sym 98750 rvsoc.data_wdata[29]
.sym 98751 rvsoc.cram.adrs[0]
.sym 98752 rvsoc.cram.adrs[6]
.sym 98753 rvsoc.data_wdata[30]
.sym 98754 rvsoc.cram.adrs[1]
.sym 98755 rvsoc.cram.adrs[7]
.sym 98756 rvsoc.data_wdata[31]
.sym 98796 rvsoc.mem_vdata[0][8]
.sym 98797 rvsoc.mem_vdata[0][9]
.sym 98798 rvsoc.mem_vdata[0][10]
.sym 98799 rvsoc.mem_vdata[0][11]
.sym 98800 rvsoc.mem_vdata[0][12]
.sym 98801 rvsoc.mem_vdata[0][13]
.sym 98802 rvsoc.mem_vdata[0][14]
.sym 98803 rvsoc.mem_vdata[0][15]
.sym 98807 rvsoc.cpu0.D_op1[7]
.sym 98810 rvsoc.mem_vdata[0][13]
.sym 98812 rvsoc.cram.adrs[1]
.sym 98813 rvsoc.data_wdata[26]
.sym 98818 rvsoc.mem_vdata[0][12]
.sym 98873 rvsoc.data_wst[1]
.sym 98878 rvsoc.data_wst[3]
.sym 98880 rvsoc.cram.adrs[4]
.sym 98881 rvsoc.data_wst[1]
.sym 98882 rvsoc.cram.adrs[7]
.sym 98884 rvsoc.cram.adrs[5]
.sym 98885 rvsoc.cram.adrs[6]
.sym 98886 rvsoc.data_wst[3]
.sym 98887 rvsoc.cram.adrs[2]
.sym 98889 rvsoc.cram.adrs[11]
.sym 98891 rvsoc.cram.adrs[13]
.sym 98892 rvsoc.cram.adrs[8]
.sym 98893 rvsoc.cram.cs
.sym 98894 rvsoc.cram.adrs[10]
.sym 98895 rvsoc.cram.adrs[9]
.sym 98896 rvsoc.cram.we
.sym 98897 rvsoc.data_wst[0]
.sym 98898 rvsoc.data_wst[0]
.sym 98899 rvsoc.cram.adrs[12]
.sym 98900 rvsoc.cram.adrs[3]
.sym 98901 rvsoc.cram.cs
.sym 98902 rvsoc.data_wst[2]
.sym 98903 rvsoc.data_wst[2]
.sym 98904 rvsoc.cram.we
.sym 98905 rvsoc.data_wst[0]
.sym 98906 rvsoc.cram.adrs[10]
.sym 98907 rvsoc.cram.adrs[2]
.sym 98908 rvsoc.data_wst[0]
.sym 98909 rvsoc.cram.adrs[11]
.sym 98910 rvsoc.cram.adrs[3]
.sym 98911 rvsoc.data_wst[1]
.sym 98912 rvsoc.cram.adrs[12]
.sym 98913 rvsoc.cram.adrs[4]
.sym 98914 rvsoc.data_wst[1]
.sym 98915 rvsoc.cram.adrs[13]
.sym 98916 rvsoc.cram.adrs[5]
.sym 98917 rvsoc.data_wst[2]
.sym 98918 rvsoc.cram.we
.sym 98919 rvsoc.cram.adrs[6]
.sym 98920 rvsoc.data_wst[2]
.sym 98921 rvsoc.cram.we
.sym 98922 rvsoc.cram.adrs[7]
.sym 98923 rvsoc.data_wst[3]
.sym 98924 rvsoc.cram.cs
.sym 98925 rvsoc.cram.adrs[8]
.sym 98926 rvsoc.data_wst[3]
.sym 98927 rvsoc.cram.cs
.sym 98928 rvsoc.cram.adrs[9]
.sym 98968 rvsoc.mem_vdata[0][16]
.sym 98969 rvsoc.mem_vdata[0][17]
.sym 98970 rvsoc.mem_vdata[0][18]
.sym 98971 rvsoc.mem_vdata[0][19]
.sym 98972 rvsoc.mem_vdata[0][20]
.sym 98973 rvsoc.mem_vdata[0][21]
.sym 98974 rvsoc.mem_vdata[0][22]
.sym 98975 rvsoc.mem_vdata[0][23]
.sym 98980 rvsoc.data_wst[1]
.sym 98982 rvsoc.mem_vdata[0][21]
.sym 98985 rvsoc.cram.adrs[5]
.sym 99064 $PACKER_VCC_NET
.sym 99072 $PACKER_VCC_NET
.sym 99091 $PACKER_VCC_NET
.sym 99094 $PACKER_VCC_NET
.sym 99140 rvsoc.mem_vdata[0][24]
.sym 99141 rvsoc.mem_vdata[0][25]
.sym 99142 rvsoc.mem_vdata[0][26]
.sym 99143 rvsoc.mem_vdata[0][27]
.sym 99144 rvsoc.mem_vdata[0][28]
.sym 99145 rvsoc.mem_vdata[0][29]
.sym 99146 rvsoc.mem_vdata[0][30]
.sym 99147 rvsoc.mem_vdata[0][31]
.sym 99151 rvsoc.data_wdata[26]
.sym 99158 rvsoc.mem_vdata[0][26]
.sym 99304 rvsoc.cpu0.umul_lolo[21]
.sym 99309 rvsoc.mem_vdata[0][27]
.sym 99455 $auto$alumacc.cc:474:replace_alu$3190.AA[6]
.sym 99606 $auto$alumacc.cc:474:replace_alu$3190.AA[14]
.sym 99759 rvsoc.cpu0.D_op2[3]
.sym 99930 rvsoc.cpu0.D_op2[17]
.sym 100050 rvsoc.cpu0.umul_lolo[0]
.sym 100051 rvsoc.cpu0.umul_lolo[1]
.sym 100052 rvsoc.cpu0.umul_lolo[2]
.sym 100053 rvsoc.cpu0.umul_lolo[3]
.sym 100054 rvsoc.cpu0.umul_lolo[4]
.sym 100055 rvsoc.cpu0.umul_lolo[5]
.sym 100056 rvsoc.cpu0.umul_lolo[6]
.sym 100057 rvsoc.cpu0.umul_lolo[7]
.sym 100153 rvsoc.cpu0.D_op2[4]
.sym 100155 rvsoc.cpu0.D_op2[6]
.sym 100157 rvsoc.cpu0.D_op2[14]
.sym 100160 rvsoc.cpu0.D_op2[2]
.sym 100161 rvsoc.cpu0.D_op2[11]
.sym 100163 rvsoc.cpu0.D_op2[7]
.sym 100164 rvsoc.cpu0.D_op2[10]
.sym 100165 rvsoc.cpu0.D_op2[1]
.sym 100167 rvsoc.cpu0.D_op2[0]
.sym 100168 rvsoc.cpu0.D_op2[15]
.sym 100169 rvsoc.cpu0.D_op2[12]
.sym 100170 rvsoc.cpu0.D_op2[5]
.sym 100172 rvsoc.cpu0.D_op2[13]
.sym 100174 rvsoc.cpu0.D_op2[8]
.sym 100177 rvsoc.cpu0.D_op2[3]
.sym 100181 rvsoc.cpu0.D_op2[9]
.sym 100183 rvsoc.cpu0.D_op2[8]
.sym 100184 rvsoc.cpu0.D_op2[0]
.sym 100185 rvsoc.cpu0.D_op2[9]
.sym 100186 rvsoc.cpu0.D_op2[1]
.sym 100187 rvsoc.cpu0.D_op2[10]
.sym 100188 rvsoc.cpu0.D_op2[2]
.sym 100189 rvsoc.cpu0.D_op2[11]
.sym 100190 rvsoc.cpu0.D_op2[3]
.sym 100191 rvsoc.cpu0.D_op2[12]
.sym 100192 rvsoc.cpu0.D_op2[4]
.sym 100193 rvsoc.cpu0.D_op2[13]
.sym 100194 rvsoc.cpu0.D_op2[5]
.sym 100195 rvsoc.cpu0.D_op2[14]
.sym 100196 rvsoc.cpu0.D_op2[6]
.sym 100197 rvsoc.cpu0.D_op2[15]
.sym 100198 rvsoc.cpu0.D_op2[7]
.sym 100200 rvsoc.cpu0.umul_lolo[10]
.sym 100201 rvsoc.cpu0.umul_lolo[11]
.sym 100202 rvsoc.cpu0.umul_lolo[12]
.sym 100203 rvsoc.cpu0.umul_lolo[13]
.sym 100204 rvsoc.cpu0.umul_lolo[14]
.sym 100205 rvsoc.cpu0.umul_lolo[15]
.sym 100206 rvsoc.cpu0.umul_lolo[8]
.sym 100207 rvsoc.cpu0.umul_lolo[9]
.sym 100238 rvsoc.cpu0.D_op2[2]
.sym 100304 rvsoc.cpu0.D_op1[15]
.sym 100305 rvsoc.cpu0.D_op1[4]
.sym 100306 rvsoc.cpu0.D_op1[11]
.sym 100308 rvsoc.cpu0.D_op1[10]
.sym 100309 $PACKER_GND_NET
.sym 100312 rvsoc.cpu0.D_op1[2]
.sym 100313 rvsoc.cpu0.D_op1[9]
.sym 100314 rvsoc.cpu0.D_op1[0]
.sym 100317 rvsoc.cpu0.D_op1[6]
.sym 100318 rvsoc.cpu0.D_op1[3]
.sym 100319 rvsoc.cpu0.D_op1[14]
.sym 100320 rvsoc.cpu0.D_op1[7]
.sym 100321 rvsoc.cpu0.D_op1[12]
.sym 100322 rvsoc.cpu0.D_op1[13]
.sym 100326 rvsoc.cpu0.D_op1[8]
.sym 100327 $PACKER_GND_NET
.sym 100329 rvsoc.cpu0.D_op1[1]
.sym 100331 rvsoc.cpu0.D_op1[5]
.sym 100333 rvsoc.cpu0.D_op1[8]
.sym 100334 rvsoc.cpu0.D_op1[0]
.sym 100335 rvsoc.cpu0.D_op1[9]
.sym 100336 rvsoc.cpu0.D_op1[1]
.sym 100337 rvsoc.cpu0.D_op1[10]
.sym 100338 rvsoc.cpu0.D_op1[2]
.sym 100339 rvsoc.cpu0.D_op1[11]
.sym 100340 rvsoc.cpu0.D_op1[3]
.sym 100341 rvsoc.cpu0.D_op1[12]
.sym 100342 rvsoc.cpu0.D_op1[4]
.sym 100343 rvsoc.cpu0.D_op1[13]
.sym 100344 rvsoc.cpu0.D_op1[5]
.sym 100345 rvsoc.cpu0.D_op1[14]
.sym 100346 rvsoc.cpu0.D_op1[6]
.sym 100347 rvsoc.cpu0.D_op1[15]
.sym 100348 rvsoc.cpu0.D_op1[7]
.sym 100349 $PACKER_GND_NET
.sym 100350 $PACKER_GND_NET
.sym 100352 rvsoc.cpu0.umul_lolo[16]
.sym 100353 rvsoc.cpu0.umul_lolo[17]
.sym 100354 rvsoc.cpu0.umul_lolo[18]
.sym 100355 rvsoc.cpu0.umul_lolo[19]
.sym 100356 rvsoc.cpu0.umul_lolo[20]
.sym 100357 rvsoc.cpu0.umul_lolo[21]
.sym 100358 $auto$alumacc.cc:474:replace_alu$3190.AA[6]
.sym 100359 $auto$alumacc.cc:474:replace_alu$3190.AA[7]
.sym 100393 rvsoc.cpu0.D_op1[2]
.sym 100395 rvsoc.cpu0.D_op1[11]
.sym 100504 $auto$alumacc.cc:474:replace_alu$3190.AA[8]
.sym 100505 $auto$alumacc.cc:474:replace_alu$3190.AA[9]
.sym 100506 $auto$alumacc.cc:474:replace_alu$3190.AA[10]
.sym 100507 $auto$alumacc.cc:474:replace_alu$3190.AA[11]
.sym 100508 $auto$alumacc.cc:474:replace_alu$3190.AA[12]
.sym 100509 $auto$alumacc.cc:474:replace_alu$3190.AA[13]
.sym 100510 $auto$alumacc.cc:474:replace_alu$3190.AA[14]
.sym 100511 $auto$alumacc.cc:474:replace_alu$3190.AA[15]
.sym 100545 rvsoc.cpu0.D_op1[9]
.sym 100711 rvsoc.cpu0.D_op1[7]
.sym 100718 rvsoc.cpu0.umul_lolo[17]
.sym 100830 rvsoc.cpu0.umul_lohi[0]
.sym 100831 rvsoc.cpu0.umul_lohi[1]
.sym 100832 rvsoc.cpu0.umul_lohi[2]
.sym 100833 rvsoc.cpu0.umul_lohi[3]
.sym 100834 rvsoc.cpu0.umul_lohi[4]
.sym 100835 rvsoc.cpu0.umul_lohi[5]
.sym 100836 rvsoc.cpu0.umul_lohi[6]
.sym 100837 rvsoc.cpu0.umul_lohi[7]
.sym 100864 rvsoc.cpu0.D_op2[27]
.sym 100865 rvsoc.cpu0.D_op1[15]
.sym 100869 rvsoc.cpu0.D_op1[6]
.sym 100935 rvsoc.cpu0.D_op2[22]
.sym 100937 rvsoc.cpu0.D_op2[26]
.sym 100943 rvsoc.cpu0.D_op2[31]
.sym 100945 rvsoc.cpu0.D_op2[19]
.sym 100946 rvsoc.cpu0.D_op2[23]
.sym 100947 rvsoc.cpu0.D_op2[16]
.sym 100948 rvsoc.cpu0.D_op2[17]
.sym 100949 rvsoc.cpu0.D_op2[28]
.sym 100950 rvsoc.cpu0.D_op2[21]
.sym 100952 rvsoc.cpu0.D_op2[27]
.sym 100953 rvsoc.cpu0.D_op2[18]
.sym 100954 rvsoc.cpu0.D_op2[30]
.sym 100956 rvsoc.cpu0.D_op2[24]
.sym 100957 rvsoc.cpu0.D_op2[29]
.sym 100960 rvsoc.cpu0.D_op2[20]
.sym 100961 rvsoc.cpu0.D_op2[25]
.sym 100963 rvsoc.cpu0.D_op2[24]
.sym 100964 rvsoc.cpu0.D_op2[16]
.sym 100965 rvsoc.cpu0.D_op2[25]
.sym 100966 rvsoc.cpu0.D_op2[17]
.sym 100967 rvsoc.cpu0.D_op2[26]
.sym 100968 rvsoc.cpu0.D_op2[18]
.sym 100969 rvsoc.cpu0.D_op2[27]
.sym 100970 rvsoc.cpu0.D_op2[19]
.sym 100971 rvsoc.cpu0.D_op2[28]
.sym 100972 rvsoc.cpu0.D_op2[20]
.sym 100973 rvsoc.cpu0.D_op2[29]
.sym 100974 rvsoc.cpu0.D_op2[21]
.sym 100975 rvsoc.cpu0.D_op2[30]
.sym 100976 rvsoc.cpu0.D_op2[22]
.sym 100977 rvsoc.cpu0.D_op2[31]
.sym 100978 rvsoc.cpu0.D_op2[23]
.sym 100980 rvsoc.cpu0.umul_lohi[10]
.sym 100981 rvsoc.cpu0.umul_lohi[11]
.sym 100982 rvsoc.cpu0.umul_lohi[12]
.sym 100983 rvsoc.cpu0.umul_lohi[13]
.sym 100984 rvsoc.cpu0.umul_lohi[14]
.sym 100985 rvsoc.cpu0.umul_lohi[15]
.sym 100986 rvsoc.cpu0.umul_lohi[8]
.sym 100987 rvsoc.cpu0.umul_lohi[9]
.sym 101015 rvsoc.data_wdata[26]
.sym 101080 rvsoc.cpu0.D_op1[9]
.sym 101083 rvsoc.cpu0.D_op1[4]
.sym 101087 rvsoc.cpu0.D_op1[14]
.sym 101089 $PACKER_GND_NET
.sym 101090 rvsoc.cpu0.D_op1[0]
.sym 101093 rvsoc.cpu0.D_op1[5]
.sym 101095 rvsoc.cpu0.D_op1[11]
.sym 101096 rvsoc.cpu0.D_op1[1]
.sym 101097 rvsoc.cpu0.D_op1[8]
.sym 101098 $PACKER_GND_NET
.sym 101099 rvsoc.cpu0.D_op1[10]
.sym 101100 rvsoc.cpu0.D_op1[15]
.sym 101104 rvsoc.cpu0.D_op1[12]
.sym 101107 rvsoc.cpu0.D_op1[7]
.sym 101108 rvsoc.cpu0.D_op1[2]
.sym 101109 rvsoc.cpu0.D_op1[13]
.sym 101110 rvsoc.cpu0.D_op1[6]
.sym 101111 rvsoc.cpu0.D_op1[3]
.sym 101113 rvsoc.cpu0.D_op1[8]
.sym 101114 rvsoc.cpu0.D_op1[0]
.sym 101115 rvsoc.cpu0.D_op1[9]
.sym 101116 rvsoc.cpu0.D_op1[1]
.sym 101117 rvsoc.cpu0.D_op1[10]
.sym 101118 rvsoc.cpu0.D_op1[2]
.sym 101119 rvsoc.cpu0.D_op1[11]
.sym 101120 rvsoc.cpu0.D_op1[3]
.sym 101121 rvsoc.cpu0.D_op1[12]
.sym 101122 rvsoc.cpu0.D_op1[4]
.sym 101123 rvsoc.cpu0.D_op1[13]
.sym 101124 rvsoc.cpu0.D_op1[5]
.sym 101125 rvsoc.cpu0.D_op1[14]
.sym 101126 rvsoc.cpu0.D_op1[6]
.sym 101127 rvsoc.cpu0.D_op1[15]
.sym 101128 rvsoc.cpu0.D_op1[7]
.sym 101129 $PACKER_GND_NET
.sym 101130 $PACKER_GND_NET
.sym 101132 rvsoc.cpu0.umul_lohi[16]
.sym 101133 rvsoc.cpu0.umul_lohi[17]
.sym 101134 rvsoc.cpu0.umul_lohi[18]
.sym 101135 rvsoc.cpu0.umul_lohi[19]
.sym 101136 rvsoc.cpu0.umul_lohi[20]
.sym 101137 rvsoc.cpu0.umul_lohi[21]
.sym 101138 rvsoc.cpu0.umul_lohi[22]
.sym 101139 rvsoc.cpu0.umul_lohi[23]
.sym 101167 rvsoc.cpu0.D_op1[9]
.sym 101169 rvsoc.cpu0.D_op1[0]
.sym 101284 rvsoc.cpu0.umul_lohi[24]
.sym 101285 rvsoc.cpu0.umul_lohi[25]
.sym 101286 rvsoc.cpu0.umul_lohi[26]
.sym 101287 rvsoc.cpu0.umul_lohi[27]
.sym 101288 rvsoc.cpu0.umul_lohi[28]
.sym 101289 rvsoc.cpu0.umul_lohi[29]
.sym 101290 rvsoc.cpu0.umul_lohi[30]
.sym 101291 rvsoc.cpu0.umul_lohi[31]
.sym 101834 rvsoc.cpu0.D_op2[17]
.sym 102016 rvsoc.cpu0.D_op2[20]
.sym 102126 rvsoc.cpu0.umul_hihi[0]
.sym 102127 rvsoc.cpu0.umul_hihi[1]
.sym 102128 rvsoc.cpu0.umul_hihi[2]
.sym 102129 rvsoc.cpu0.umul_hihi[3]
.sym 102130 rvsoc.cpu0.umul_hihi[4]
.sym 102131 rvsoc.cpu0.umul_hihi[5]
.sym 102132 rvsoc.cpu0.umul_hihi[6]
.sym 102133 rvsoc.cpu0.umul_hihi[7]
.sym 102232 rvsoc.cpu0.D_op2[31]
.sym 102240 rvsoc.cpu0.D_op2[22]
.sym 102243 rvsoc.cpu0.D_op2[26]
.sym 102244 rvsoc.cpu0.D_op2[17]
.sym 102245 rvsoc.cpu0.D_op2[16]
.sym 102246 rvsoc.cpu0.D_op2[23]
.sym 102247 rvsoc.cpu0.D_op2[28]
.sym 102248 rvsoc.cpu0.D_op2[27]
.sym 102249 rvsoc.cpu0.D_op2[18]
.sym 102250 rvsoc.cpu0.D_op2[20]
.sym 102251 rvsoc.cpu0.D_op2[19]
.sym 102252 rvsoc.cpu0.D_op2[24]
.sym 102253 rvsoc.cpu0.D_op2[25]
.sym 102254 rvsoc.cpu0.D_op2[30]
.sym 102255 rvsoc.cpu0.D_op2[29]
.sym 102257 rvsoc.cpu0.D_op2[21]
.sym 102259 rvsoc.cpu0.D_op2[24]
.sym 102260 rvsoc.cpu0.D_op2[16]
.sym 102261 rvsoc.cpu0.D_op2[25]
.sym 102262 rvsoc.cpu0.D_op2[17]
.sym 102263 rvsoc.cpu0.D_op2[26]
.sym 102264 rvsoc.cpu0.D_op2[18]
.sym 102265 rvsoc.cpu0.D_op2[27]
.sym 102266 rvsoc.cpu0.D_op2[19]
.sym 102267 rvsoc.cpu0.D_op2[28]
.sym 102268 rvsoc.cpu0.D_op2[20]
.sym 102269 rvsoc.cpu0.D_op2[29]
.sym 102270 rvsoc.cpu0.D_op2[21]
.sym 102271 rvsoc.cpu0.D_op2[30]
.sym 102272 rvsoc.cpu0.D_op2[22]
.sym 102273 rvsoc.cpu0.D_op2[31]
.sym 102274 rvsoc.cpu0.D_op2[23]
.sym 102276 rvsoc.cpu0.umul_hihi[10]
.sym 102277 rvsoc.cpu0.umul_hihi[11]
.sym 102278 rvsoc.cpu0.umul_hihi[12]
.sym 102279 rvsoc.cpu0.umul_hihi[13]
.sym 102280 rvsoc.cpu0.umul_hihi[14]
.sym 102281 rvsoc.cpu0.umul_hihi[15]
.sym 102282 rvsoc.cpu0.umul_hihi[8]
.sym 102283 rvsoc.cpu0.umul_hihi[9]
.sym 102376 $PACKER_GND_NET
.sym 102378 rvsoc.cpu0.D_op1[31]
.sym 102380 rvsoc.cpu0.D_op1[27]
.sym 102382 rvsoc.cpu0.D_op1[17]
.sym 102384 rvsoc.cpu0.D_op1[30]
.sym 102385 rvsoc.cpu0.D_op1[25]
.sym 102387 $PACKER_GND_NET
.sym 102391 rvsoc.cpu0.D_op1[23]
.sym 102393 rvsoc.cpu0.D_op1[26]
.sym 102395 rvsoc.cpu0.D_op1[18]
.sym 102397 rvsoc.cpu0.D_op1[28]
.sym 102398 rvsoc.cpu0.D_op1[29]
.sym 102399 rvsoc.cpu0.D_op1[24]
.sym 102401 rvsoc.cpu0.D_op1[21]
.sym 102402 rvsoc.cpu0.D_op1[16]
.sym 102404 rvsoc.cpu0.D_op1[20]
.sym 102405 rvsoc.cpu0.D_op1[19]
.sym 102406 rvsoc.cpu0.D_op1[22]
.sym 102409 rvsoc.cpu0.D_op1[24]
.sym 102410 rvsoc.cpu0.D_op1[16]
.sym 102411 rvsoc.cpu0.D_op1[25]
.sym 102412 rvsoc.cpu0.D_op1[17]
.sym 102413 rvsoc.cpu0.D_op1[26]
.sym 102414 rvsoc.cpu0.D_op1[18]
.sym 102415 rvsoc.cpu0.D_op1[27]
.sym 102416 rvsoc.cpu0.D_op1[19]
.sym 102417 rvsoc.cpu0.D_op1[28]
.sym 102418 rvsoc.cpu0.D_op1[20]
.sym 102419 rvsoc.cpu0.D_op1[29]
.sym 102420 rvsoc.cpu0.D_op1[21]
.sym 102421 rvsoc.cpu0.D_op1[30]
.sym 102422 rvsoc.cpu0.D_op1[22]
.sym 102423 rvsoc.cpu0.D_op1[31]
.sym 102424 rvsoc.cpu0.D_op1[23]
.sym 102425 $PACKER_GND_NET
.sym 102426 $PACKER_GND_NET
.sym 102428 rvsoc.cpu0.umul_hihi[16]
.sym 102429 rvsoc.cpu0.umul_hihi[17]
.sym 102430 rvsoc.cpu0.umul_hihi[18]
.sym 102431 rvsoc.cpu0.umul_hihi[19]
.sym 102432 rvsoc.cpu0.umul_hihi[20]
.sym 102433 rvsoc.cpu0.umul_hihi[21]
.sym 102434 rvsoc.cpu0.umul_hihi[22]
.sym 102435 rvsoc.cpu0.umul_hihi[23]
.sym 102467 rvsoc.cpu0.D_op1[31]
.sym 102471 rvsoc.cpu0.D_op1[17]
.sym 102472 rvsoc.cpu0.D_op1[23]
.sym 102474 rvsoc.cpu0.D_op1[25]
.sym 102580 rvsoc.cpu0.umul_hihi[24]
.sym 102581 rvsoc.cpu0.umul_hihi[25]
.sym 102582 rvsoc.cpu0.umul_hihi[26]
.sym 102583 rvsoc.cpu0.umul_hihi[27]
.sym 102584 rvsoc.cpu0.umul_hihi[28]
.sym 102585 rvsoc.cpu0.umul_hihi[29]
.sym 102586 rvsoc.cpu0.umul_hihi[30]
.sym 102587 rvsoc.cpu0.umul_hihi[31]
.sym 103539 $PACKER_GND_NET
.sym 103607 $PACKER_GND_NET
.sym 103639 $PACKER_GND_NET
.sym 103655 $abc$63009$auto$rtlil.cc:1712:And$3922[3]
.sym 103675 $abc$63009$auto$rtlil.cc:1712:And$3922[7]
.sym 103687 $PACKER_GND_NET
.sym 103691 $PACKER_GND_NET
.sym 103720 rvsoc.uart0.rx_bitcnt[0]
.sym 103725 rvsoc.uart0.rx_bitcnt[1]
.sym 103729 rvsoc.uart0.rx_bitcnt[2]
.sym 103730 $auto$alumacc.cc:474:replace_alu$3243.C[2]
.sym 103733 rvsoc.uart0.rx_bitcnt[3]
.sym 103734 $auto$alumacc.cc:474:replace_alu$3243.C[3]
.sym 103739 rvsoc.uart0.rx_bitcnt[0]
.sym 103740 rvsoc.uart0.rx_bitcnt[2]
.sym 103741 rvsoc.uart0.rx_bitcnt[1]
.sym 103742 rvsoc.uart0.rx_bitcnt[3]
.sym 103743 rvsoc.cpu0.sysregs[0][22]
.sym 103744 rvsoc.cpu0.sysregs[2][22]
.sym 103755 rvsoc.uart0.rx_bitcnt[1]
.sym 103756 $abc$63009$new_ys__n2296_
.sym 103757 $abc$63009$new_ys__n4291_
.sym 103759 $abc$63009$auto$alumacc.cc:491:replace_alu$3169[31]
.sym 103760 rvsoc.uart0.rx_bitcnt[0]
.sym 103761 rvsoc.resetn
.sym 103762 $abc$63009$new_ys__n2296_
.sym 103763 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$53677[0]
.sym 103764 $abc$63009$new_ys__n562_
.sym 103765 $abc$63009$new_ys__n2779_inv_
.sym 103767 rvsoc.cpu0.sysregs[0][9]
.sym 103768 rvsoc.cpu0.sysregs[2][9]
.sym 103771 rvsoc.uart0.rx_bitcnt[0]
.sym 103772 rvsoc.uart0.rx_bitcnt[1]
.sym 103773 rvsoc.uart0.rx_bitcnt[2]
.sym 103774 rvsoc.uart0.rx_bitcnt[3]
.sym 103775 rvsoc.cpu0.sysregs[0][12]
.sym 103776 rvsoc.cpu0.sysregs[2][12]
.sym 103779 rvsoc.uart0.rx_bitcnt[1]
.sym 103780 rvsoc.uart0.rx_bitcnt[2]
.sym 103781 rvsoc.uart0.rx_bitcnt[3]
.sym 103782 rvsoc.uart0.rx_bitcnt[0]
.sym 103783 rvsoc.cpu0.sysregs[0][7]
.sym 103784 rvsoc.cpu0.sysregs[1][7]
.sym 103785 rvsoc.cpu0.D_sysidx[1]
.sym 103786 rvsoc.cpu0.D_sysidx[0]
.sym 103791 rvsoc.cpu0.sysregs[2][7]
.sym 103792 rvsoc.cpu0.sysregs[3][7]
.sym 103793 rvsoc.cpu0.D_sysidx[0]
.sym 103794 rvsoc.cpu0.D_sysidx[1]
.sym 103795 rvsoc.cpu0.sysregs[0][7]
.sym 103796 rvsoc.cpu0.sysregs[2][7]
.sym 103807 rvsoc.cpu0.D_sysidx[1]
.sym 103815 rvsoc.cpu0.sysregs[0][23]
.sym 103816 rvsoc.cpu0.sysregs[2][23]
.sym 103819 rvsoc.cpu0.sysregs[0][27]
.sym 103820 rvsoc.cpu0.sysregs[2][27]
.sym 103831 $abc$63009$auto$rtlil.cc:1712:And$3922[27]
.sym 103843 rvsoc.cpu0.sysregs[2][27]
.sym 103844 rvsoc.cpu0.sysregs[3][27]
.sym 103845 rvsoc.cpu0.D_sysidx[1]
.sym 103846 rvsoc.cpu0.D_sysidx[0]
.sym 103871 $PACKER_GND_NET
.sym 103891 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][23]
.sym 103892 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][22]
.sym 103893 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][21]
.sym 103894 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][9]
.sym 103934 $PACKER_GND_NET
.sym 103951 rvsoc.uart0.txbfr[7]
.sym 103952 rvsoc.data_wdata[6]
.sym 103953 $abc$63009$new_n4897_
.sym 103955 rvsoc.uart0.txbfr[8]
.sym 103956 rvsoc.data_wdata[7]
.sym 103957 $abc$63009$new_n4899_
.sym 103958 $abc$63009$new_n4897_
.sym 103959 rvsoc.uart0.txbfr[8]
.sym 103960 $abc$63009$new_ys__n5625_
.sym 103961 $abc$63009$new_n4899_
.sym 103975 rvsoc.uart0.txbfr[6]
.sym 103976 $abc$63009$new_ys__n5619_
.sym 103977 $abc$63009$new_n4899_
.sym 103983 rvsoc.uart0.txbfr[7]
.sym 103984 $abc$63009$new_ys__n5622_
.sym 103985 $abc$63009$new_n4899_
.sym 103987 rvsoc.uart0.txbfr[5]
.sym 103988 rvsoc.data_wdata[4]
.sym 103989 $abc$63009$new_n4897_
.sym 104003 rvsoc.uart0.txbfr[6]
.sym 104004 rvsoc.data_wdata[5]
.sym 104005 $abc$63009$new_n4897_
.sym 104007 rvsoc.uart0.txbfr[4]
.sym 104008 rvsoc.data_wdata[3]
.sym 104009 $abc$63009$new_n4897_
.sym 104019 rvsoc.uart0.txbfr[5]
.sym 104020 $abc$63009$new_ys__n5616_
.sym 104021 $abc$63009$new_n4899_
.sym 104023 rvsoc.uart0.txbfr[4]
.sym 104024 $abc$63009$new_ys__n5613_
.sym 104025 $abc$63009$new_n4899_
.sym 104027 rvsoc.uart0.txbfr[3]
.sym 104028 rvsoc.data_wdata[2]
.sym 104029 $abc$63009$new_n4897_
.sym 104039 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][23]
.sym 104043 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][18]
.sym 104047 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][15]
.sym 104051 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][9]
.sym 104055 rvsoc.cpu0.E_mipe[9]
.sym 104056 rvsoc.cpu0.E_mipe[10]
.sym 104057 rvsoc.cpu0.E_mipe[12]
.sym 104058 rvsoc.cpu0.E_mipe[15]
.sym 104059 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][20]
.sym 104063 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][12]
.sym 104067 rvsoc.cpu0.E_mipe[17]
.sym 104068 rvsoc.cpu0.E_mipe[18]
.sym 104069 rvsoc.cpu0.E_mipe[20]
.sym 104070 rvsoc.cpu0.E_mipe[23]
.sym 104071 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][27]
.sym 104075 rvsoc.cpu0.E_mipe[24]
.sym 104076 rvsoc.cpu0.E_mipe[27]
.sym 104077 rvsoc.cpu0.E_mipe[29]
.sym 104078 rvsoc.cpu0.E_mipe[30]
.sym 104079 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][19]
.sym 104083 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][30]
.sym 104087 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][29]
.sym 104091 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][24]
.sym 104095 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][21]
.sym 104099 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][22]
.sym 104111 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][16]
.sym 104131 rvsoc.cpu0.E_mipe[16]
.sym 104132 rvsoc.cpu0.E_mipe[19]
.sym 104133 rvsoc.cpu0.E_mipe[21]
.sym 104134 rvsoc.cpu0.E_mipe[22]
.sym 104167 rvsoc.spi0.txbfr[5]
.sym 104168 $abc$63009$new_ys__n5573_
.sym 104169 $abc$63009$new_n4872_
.sym 104171 rvsoc.spi0.txbfr[5]
.sym 104172 rvsoc.data_wdata[5]
.sym 104173 $abc$63009$new_n4871_
.sym 104175 rvsoc.spi0.txbfr[6]
.sym 104176 rvsoc.data_wdata[6]
.sym 104177 $abc$63009$new_n4871_
.sym 104179 flash_mosi
.sym 104180 rvsoc.data_wdata[7]
.sym 104181 $abc$63009$new_n4871_
.sym 104183 rvsoc.spi0.txbfr[6]
.sym 104184 $abc$63009$new_ys__n5574_
.sym 104185 $abc$63009$new_n4872_
.sym 104187 rvsoc.spi0.txbfr[4]
.sym 104188 rvsoc.data_wdata[4]
.sym 104189 $abc$63009$new_n4871_
.sym 104191 rvsoc.spi0.txbfr[3]
.sym 104192 $abc$63009$new_ys__n5571_
.sym 104193 $abc$63009$new_n4872_
.sym 104195 rvsoc.spi0.txbfr[4]
.sym 104196 $abc$63009$new_ys__n5572_
.sym 104197 $abc$63009$new_n4872_
.sym 104207 rvsoc.spi0.txbfr[3]
.sym 104208 rvsoc.data_wdata[3]
.sym 104209 $abc$63009$new_n4871_
.sym 104215 rvsoc.spi0.txbfr[1]
.sym 104216 $abc$63009$new_ys__n5569_
.sym 104217 $abc$63009$new_n4872_
.sym 104219 rvsoc.spi0.txbfr[2]
.sym 104220 $abc$63009$new_ys__n5570_
.sym 104221 $abc$63009$new_n4872_
.sym 104223 rvsoc.spi0.txbfr[2]
.sym 104224 rvsoc.data_wdata[2]
.sym 104225 $abc$63009$new_n4871_
.sym 104231 rvsoc.spi0.txbfr[0]
.sym 104232 rvsoc.data_wdata[0]
.sym 104233 $abc$63009$new_n4872_
.sym 104234 $abc$63009$new_n4871_
.sym 104235 rvsoc.spi0.txbfr[0]
.sym 104236 $abc$63009$new_ys__n5568_
.sym 104237 $abc$63009$new_n4872_
.sym 104243 rvsoc.spi0.txbfr[1]
.sym 104244 rvsoc.data_wdata[1]
.sym 104245 $abc$63009$new_n4871_
.sym 104263 rvsoc.cpu0.D_op1[25]
.sym 104264 rvsoc.cpu0.D_op1[24]
.sym 104265 rvsoc.cpu0.D_op2[0]
.sym 104267 $abc$63009$new_ys__n12743_
.sym 104268 $abc$63009$new_ys__n12739_inv_
.sym 104269 rvsoc.cpu0.D_op2[2]
.sym 104271 $abc$63009$new_ys__n12771_inv_
.sym 104272 $abc$63009$new_ys__n12769_inv_
.sym 104273 rvsoc.cpu0.D_op2[1]
.sym 104275 $abc$63009$new_ys__n12775_inv_
.sym 104276 $abc$63009$new_ys__n12773_inv_
.sym 104277 rvsoc.cpu0.D_op2[1]
.sym 104279 rvsoc.cpu0.D_op1[29]
.sym 104280 rvsoc.cpu0.D_op1[28]
.sym 104281 rvsoc.cpu0.D_op2[0]
.sym 104283 $abc$63009$new_ys__n12773_inv_
.sym 104284 $abc$63009$new_ys__n12771_inv_
.sym 104285 rvsoc.cpu0.D_op2[1]
.sym 104287 $abc$63009$new_ys__n12775_inv_
.sym 104288 rvsoc.cpu0.D_op2[1]
.sym 104291 rvsoc.cpu0.D_op1[27]
.sym 104292 rvsoc.cpu0.D_op1[26]
.sym 104293 rvsoc.cpu0.D_op2[0]
.sym 104295 $abc$63009$new_n4857_
.sym 104296 $abc$63009$new_n4858_
.sym 104297 $abc$63009$new_ys__n12741_inv_
.sym 104298 rvsoc.cpu0.D_op2[2]
.sym 104311 rvsoc.cpu0.D_op1[31]
.sym 104312 rvsoc.cpu0.D_op1[30]
.sym 104313 rvsoc.cpu0.D_op2[1]
.sym 104314 rvsoc.cpu0.D_op2[0]
.sym 104327 rvsoc.clks.clkn
.sym 104342 rvsoc.clks.pll_locked
.sym 104343 rvsoc.clks.clka
.sym 104407 rvsoc.cpu0.D_rd[16]
.sym 104411 rvsoc.cpu0.D_rd[17]
.sym 104427 rvsoc.cpu0.D_rd[16]
.sym 104428 rvsoc.cpu0.D_rd[17]
.sym 104429 rvsoc.cpu0.D_rd[18]
.sym 104430 rvsoc.cpu0.D_rd[19]
.sym 104435 $PACKER_GND_NET
.sym 104439 $PACKER_GND_NET
.sym 104447 $PACKER_GND_NET
.sym 104451 $PACKER_GND_NET
.sym 104455 rvsoc.cpu0.D_rd[20]
.sym 104459 rvsoc.cpu0.D_rd[23]
.sym 104467 rvsoc.cpu0.E_rd[20]
.sym 104468 rvsoc.cpu0.E_rd[21]
.sym 104469 rvsoc.cpu0.E_rd[22]
.sym 104470 rvsoc.cpu0.E_rd[23]
.sym 104475 rvsoc.cpu0.D_rd[21]
.sym 104483 rvsoc.cpu0.D_rd[22]
.sym 104491 rvsoc.cpu0.D_rd[7]
.sym 104499 rvsoc.cpu0.D_rd[6]
.sym 104511 rvsoc.cpu0.D_rd[5]
.sym 104515 rvsoc.cpu0.D_rd[5]
.sym 104516 rvsoc.cpu0.D_rd[6]
.sym 104517 rvsoc.cpu0.D_rd[7]
.sym 104527 rvsoc.cpu0.E_rd[5]
.sym 104528 rvsoc.cpu0.E_rd[6]
.sym 104529 rvsoc.cpu0.E_rd[7]
.sym 104535 $PACKER_GND_NET
.sym 104551 rvsoc.cpu0.D_rd[3]
.sym 104559 rvsoc.cpu0.E_rd[2]
.sym 104560 rvsoc.cpu0.E_rd[3]
.sym 104561 rvsoc.cpu0.E_rd[4]
.sym 104563 rvsoc.cpu0.E_rd[0]
.sym 104564 rvsoc.cpu0.E_rd[1]
.sym 104565 $abc$63009$new_n2921_
.sym 104566 $abc$63009$new_n2922_
.sym 104567 rvsoc.cpu0.D_rd[1]
.sym 104571 rvsoc.cpu0.D_rd[4]
.sym 104575 rvsoc.cpu0.D_rd[2]
.sym 104579 rvsoc.cpu0.D_rd[0]
.sym 104599 rvsoc.code_adrs[12]
.sym 104623 rvsoc.cpu0.F_insn[23]
.sym 104627 rvsoc.cpu0.F_insn[18]
.sym 104635 rvsoc.cpu0.F_insn[16]
.sym 104643 rvsoc.cpu0.sysregs[0][3]
.sym 104644 rvsoc.cpu0.sysregs[2][3]
.sym 104647 rvsoc.cpu0.F_actv_pc[12]
.sym 104651 rvsoc.cpu0.sysregs[2][12]
.sym 104652 rvsoc.cpu0.sysregs[3][12]
.sym 104653 rvsoc.cpu0.D_sysidx[1]
.sym 104654 rvsoc.cpu0.D_sysidx[0]
.sym 104655 rvsoc.cpu0.sysregs[0][5]
.sym 104656 rvsoc.cpu0.sysregs[2][5]
.sym 104659 $abc$63009$new_ys__n6039_inv_
.sym 104660 $abc$63009$new_ys__n6040_inv_
.sym 104661 rvsoc.cpu0.D_sysidx[1]
.sym 104662 rvsoc.cpu0.D_insn_typ[10]
.sym 104667 rvsoc.cpu0.sysregs[2][6]
.sym 104668 rvsoc.cpu0.sysregs[3][6]
.sym 104669 rvsoc.cpu0.D_sysidx[0]
.sym 104671 rvsoc.cpu0.sysregs[0][12]
.sym 104672 rvsoc.cpu0.sysregs[1][12]
.sym 104673 rvsoc.cpu0.D_sysidx[1]
.sym 104674 $abc$63009$new_n5885_
.sym 104675 rvsoc.cpu0.sysregs[0][6]
.sym 104676 rvsoc.cpu0.sysregs[1][6]
.sym 104677 rvsoc.cpu0.D_sysidx[0]
.sym 104679 $abc$63009$auto$rtlil.cc:1712:And$3922[1]
.sym 104683 rvsoc.cpu0.sysregs[0][2]
.sym 104684 rvsoc.cpu0.sysregs[2][2]
.sym 104687 $abc$63009$auto$rtlil.cc:1712:And$3922[12]
.sym 104691 rvsoc.cpu0.sysregs[0][29]
.sym 104692 rvsoc.cpu0.sysregs[1][29]
.sym 104693 rvsoc.cpu0.D_sysidx[1]
.sym 104694 $abc$63009$new_n5934_
.sym 104695 rvsoc.cpu0.sysregs[2][29]
.sym 104696 rvsoc.cpu0.sysregs[3][29]
.sym 104697 rvsoc.cpu0.D_sysidx[1]
.sym 104698 rvsoc.cpu0.D_sysidx[0]
.sym 104699 $abc$63009$auto$rtlil.cc:1712:And$3922[29]
.sym 104703 $abc$63009$auto$rtlil.cc:1712:And$3922[13]
.sym 104707 $abc$63009$auto$rtlil.cc:1712:And$3922[28]
.sym 104711 $abc$63009$auto$rtlil.cc:1712:And$3922[25]
.sym 104715 $abc$63009$auto$rtlil.cc:1712:And$3922[7]
.sym 104719 $abc$63009$auto$rtlil.cc:1712:And$3922[9]
.sym 104723 $abc$63009$auto$rtlil.cc:1712:And$3922[26]
.sym 104727 $abc$63009$auto$rtlil.cc:1712:And$3922[6]
.sym 104731 $abc$63009$auto$rtlil.cc:1712:And$3922[15]
.sym 104735 $abc$63009$auto$rtlil.cc:1712:And$3922[27]
.sym 104739 $abc$63009$auto$rtlil.cc:1712:And$3922[31]
.sym 104743 $abc$63009$auto$rtlil.cc:1712:And$3922[12]
.sym 104747 $abc$63009$auto$rtlil.cc:1712:And$3922[6]
.sym 104751 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 104752 rvsoc.resetn
.sym 104755 rvsoc.cpu0.sysregs[0][15]
.sym 104756 rvsoc.cpu0.sysregs[2][15]
.sym 104759 rvsoc.cpu0.sysregs[2][15]
.sym 104760 rvsoc.cpu0.sysregs[3][15]
.sym 104761 rvsoc.cpu0.D_sysidx[1]
.sym 104762 rvsoc.cpu0.D_sysidx[0]
.sym 104763 $abc$63009$auto$rtlil.cc:1712:And$3922[15]
.sym 104767 rvsoc.cpu0.sysregs[0][6]
.sym 104768 rvsoc.cpu0.sysregs[2][6]
.sym 104771 rvsoc.cpu0.sysregs[0][15]
.sym 104772 rvsoc.cpu0.sysregs[1][15]
.sym 104773 rvsoc.cpu0.D_sysidx[1]
.sym 104774 $abc$63009$new_n5894_
.sym 104775 rvsoc.cpu0.sysregs[0][14]
.sym 104776 rvsoc.cpu0.sysregs[2][14]
.sym 104779 $abc$63009$auto$rtlil.cc:1712:And$3922[13]
.sym 104783 $abc$63009$auto$rtlil.cc:1712:And$3922[1]
.sym 104787 rvsoc.cpu0.sysregs[0][13]
.sym 104788 rvsoc.cpu0.sysregs[2][13]
.sym 104791 rvsoc.cpu0.sysregs[0][13]
.sym 104792 rvsoc.cpu0.sysregs[1][13]
.sym 104793 rvsoc.cpu0.D_sysidx[0]
.sym 104795 $abc$63009$new_ys__n6060_inv_
.sym 104796 $abc$63009$new_ys__n6061_inv_
.sym 104797 rvsoc.cpu0.D_sysidx[1]
.sym 104798 rvsoc.cpu0.D_insn_typ[10]
.sym 104799 $abc$63009$new_n4334_
.sym 104800 $abc$63009$new_n4335_
.sym 104801 rvsoc.cpu0.D_insn_typ[10]
.sym 104802 $abc$63009$new_n4331_
.sym 104803 rvsoc.cpu0.sysregs[2][13]
.sym 104804 rvsoc.cpu0.sysregs[3][13]
.sym 104805 rvsoc.cpu0.D_sysidx[0]
.sym 104807 rvsoc.cpu0.sysregs[0][10]
.sym 104808 rvsoc.cpu0.sysregs[2][10]
.sym 104811 $abc$63009$auto$rtlil.cc:1712:And$3922[29]
.sym 104815 rvsoc.cpu0.sysregs[0][29]
.sym 104816 rvsoc.cpu0.sysregs[2][29]
.sym 104819 $abc$63009$auto$rtlil.cc:1712:And$3922[28]
.sym 104823 rvsoc.cpu0.sysregs[0][1]
.sym 104824 rvsoc.cpu0.sysregs[2][1]
.sym 104827 $abc$63009$auto$rtlil.cc:1712:And$3922[26]
.sym 104831 $abc$63009$auto$rtlil.cc:1712:And$3922[25]
.sym 104835 rvsoc.cpu0.sysregs[0][31]
.sym 104836 rvsoc.cpu0.sysregs[2][31]
.sym 104839 rvsoc.cpu0.F_insn[26]
.sym 104843 rvsoc.cpu0.sysregs[0][25]
.sym 104844 rvsoc.cpu0.sysregs[2][25]
.sym 104847 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][20]
.sym 104848 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][10]
.sym 104851 rvsoc.cpu0.F_insn[20]
.sym 104855 rvsoc.cpu0.sysregs[0][26]
.sym 104856 rvsoc.cpu0.sysregs[2][26]
.sym 104859 rvsoc.cpu0.sysregs[0][28]
.sym 104860 rvsoc.cpu0.sysregs[2][28]
.sym 104863 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][7]
.sym 104864 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][4]
.sym 104865 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][1]
.sym 104866 $abc$63009$new_n3759_
.sym 104867 $abc$63009$new_n3772_
.sym 104868 $abc$63009$new_n3758_
.sym 104869 $abc$63009$new_n3749_
.sym 104870 $abc$63009$new_ys__n10982_
.sym 104871 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][6]
.sym 104872 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][5]
.sym 104873 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][0]
.sym 104874 $abc$63009$new_n3756_
.sym 104875 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][31]
.sym 104876 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][28]
.sym 104877 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][19]
.sym 104878 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][16]
.sym 104879 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][15]
.sym 104880 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][12]
.sym 104881 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][3]
.sym 104882 $abc$63009$new_n3751_
.sym 104883 $abc$63009$new_n3750_
.sym 104884 $abc$63009$new_n3752_
.sym 104885 $abc$63009$new_n3755_
.sym 104886 $abc$63009$new_n3757_
.sym 104895 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][14]
.sym 104896 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][13]
.sym 104897 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][2]
.sym 104899 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][27]
.sym 104900 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][24]
.sym 104907 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][26]
.sym 104908 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][25]
.sym 104927 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][29]
.sym 104928 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][18]
.sym 104929 $abc$63009$new_n3753_
.sym 104930 $abc$63009$new_n3754_
.sym 104935 rvsoc.uart0.txbfr[2]
.sym 104936 $abc$63009$new_ys__n5607_
.sym 104937 $abc$63009$new_n4899_
.sym 104959 rvsoc.uart0.txbfr[1]
.sym 104960 rvsoc.data_wdata[0]
.sym 104961 $abc$63009$new_n4897_
.sym 104987 rvsoc.code_adrs[19]
.sym 104999 $abc$63009$new_n2878_
.sym 105000 $abc$63009$new_n2879_
.sym 105003 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][17]
.sym 105007 rvsoc.cpu0.E_mipe[0]
.sym 105008 rvsoc.cpu0.E_mipe[3]
.sym 105009 rvsoc.cpu0.E_mipe[5]
.sym 105010 rvsoc.cpu0.E_mipe[6]
.sym 105011 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][3]
.sym 105015 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][10]
.sym 105019 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][0]
.sym 105023 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][6]
.sym 105027 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][5]
.sym 105031 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][13]
.sym 105035 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][4]
.sym 105039 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][28]
.sym 105043 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][14]
.sym 105047 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][7]
.sym 105051 $abc$63009$new_n2875_
.sym 105052 $abc$63009$new_n2876_
.sym 105055 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$32052
.sym 105056 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$35817[0]
.sym 105059 rvsoc.cpu0.E_mipe[8]
.sym 105060 rvsoc.cpu0.E_mipe[11]
.sym 105061 rvsoc.cpu0.E_mipe[13]
.sym 105062 rvsoc.cpu0.E_mipe[14]
.sym 105063 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][1]
.sym 105067 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][26]
.sym 105071 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][2]
.sym 105075 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][31]
.sym 105079 $abc$63009$new_n2881_
.sym 105080 $abc$63009$new_n2882_
.sym 105081 $abc$63009$new_n2883_
.sym 105082 $abc$63009$new_n2884_
.sym 105083 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][25]
.sym 105087 rvsoc.cpu0.E_mipe[1]
.sym 105088 rvsoc.cpu0.E_mipe[2]
.sym 105089 rvsoc.cpu0.E_mipe[4]
.sym 105090 rvsoc.cpu0.E_mipe[7]
.sym 105091 rvsoc.cpu0.E_mipe[25]
.sym 105092 rvsoc.cpu0.E_mipe[26]
.sym 105093 rvsoc.cpu0.E_mipe[28]
.sym 105094 rvsoc.cpu0.E_mipe[31]
.sym 105095 rvsoc.cpu0.D_op1[18]
.sym 105107 rvsoc.cpu0.D_op1[27]
.sym 105143 rvsoc.cpu0.F_actv_pc[11]
.sym 105203 $abc$63009$new_ys__n12687_inv_
.sym 105204 $abc$63009$new_ys__n12703_inv_
.sym 105205 rvsoc.cpu0.D_op2[3]
.sym 105206 rvsoc.cpu0.D_op2[4]
.sym 105211 $abc$63009$new_ys__n12711_inv_
.sym 105212 $abc$63009$new_ys__n12703_inv_
.sym 105213 rvsoc.cpu0.D_op2[3]
.sym 105214 $abc$63009$new_n4104_
.sym 105223 $abc$63009$new_ys__n12767_inv_
.sym 105224 $abc$63009$new_ys__n12765_inv_
.sym 105225 rvsoc.cpu0.D_op2[1]
.sym 105227 rvsoc.cpu0.D_op1[19]
.sym 105228 rvsoc.cpu0.D_op1[18]
.sym 105229 rvsoc.cpu0.D_op2[0]
.sym 105231 $abc$63009$new_ys__n12739_inv_
.sym 105232 $abc$63009$new_ys__n12735_inv_
.sym 105233 rvsoc.cpu0.D_op2[2]
.sym 105235 rvsoc.cpu0.D_op1[23]
.sym 105236 rvsoc.cpu0.D_op1[22]
.sym 105237 rvsoc.cpu0.D_op2[0]
.sym 105239 rvsoc.cpu0.D_op1[21]
.sym 105240 rvsoc.cpu0.D_op1[20]
.sym 105241 rvsoc.cpu0.D_op2[0]
.sym 105243 $abc$63009$new_ys__n12741_inv_
.sym 105244 $abc$63009$new_ys__n12737_inv_
.sym 105245 rvsoc.cpu0.D_op2[2]
.sym 105247 $abc$63009$new_ys__n12735_inv_
.sym 105248 $abc$63009$new_ys__n12731_inv_
.sym 105249 rvsoc.cpu0.D_op2[2]
.sym 105251 $abc$63009$new_ys__n12769_inv_
.sym 105252 $abc$63009$new_ys__n12767_inv_
.sym 105253 rvsoc.cpu0.D_op2[1]
.sym 105263 $abc$63009$new_ys__n12765_inv_
.sym 105264 $abc$63009$new_ys__n12763_inv_
.sym 105265 rvsoc.cpu0.D_op2[1]
.sym 105267 $abc$63009$new_ys__n12713_inv_
.sym 105268 $abc$63009$new_ys__n12705_inv_
.sym 105269 rvsoc.cpu0.D_op2[3]
.sym 105270 $abc$63009$new_n4104_
.sym 105279 $abc$63009$new_ys__n12737_inv_
.sym 105280 $abc$63009$new_ys__n12733_inv_
.sym 105281 rvsoc.cpu0.D_op2[2]
.sym 105351 rvsoc.cpu0.D_rd[29]
.sym 105355 rvsoc.cpu0.E_rd[28]
.sym 105356 rvsoc.cpu0.E_rd[29]
.sym 105357 rvsoc.cpu0.E_rd[30]
.sym 105358 rvsoc.cpu0.E_rd[31]
.sym 105359 rvsoc.cpu0.D_rd[18]
.sym 105363 rvsoc.cpu0.D_rd[30]
.sym 105367 rvsoc.cpu0.D_rd[28]
.sym 105371 rvsoc.cpu0.E_rd[16]
.sym 105372 rvsoc.cpu0.E_rd[17]
.sym 105373 rvsoc.cpu0.E_rd[18]
.sym 105374 rvsoc.cpu0.E_rd[19]
.sym 105375 rvsoc.cpu0.D_rd[19]
.sym 105379 rvsoc.cpu0.D_rd[31]
.sym 105383 $PACKER_GND_NET
.sym 105387 $PACKER_GND_NET
.sym 105391 $PACKER_GND_NET
.sym 105395 $abc$63009$new_ys__n190_inv_
.sym 105396 $abc$63009$new_ys__n189_inv_
.sym 105397 $abc$63009$new_ys__n192_inv_
.sym 105398 $abc$63009$new_ys__n191_inv_
.sym 105399 $PACKER_GND_NET
.sym 105403 $PACKER_GND_NET
.sym 105407 rvsoc.cpu0.D_rd[28]
.sym 105408 rvsoc.cpu0.D_rd[29]
.sym 105409 rvsoc.cpu0.D_rd[30]
.sym 105410 rvsoc.cpu0.D_rd[31]
.sym 105411 $PACKER_GND_NET
.sym 105415 $PACKER_GND_NET
.sym 105419 $PACKER_GND_NET
.sym 105423 rvsoc.cpu0.D_rd[20]
.sym 105424 rvsoc.cpu0.D_rd[21]
.sym 105425 rvsoc.cpu0.D_rd[22]
.sym 105426 rvsoc.cpu0.D_rd[23]
.sym 105427 $PACKER_GND_NET
.sym 105431 $PACKER_GND_NET
.sym 105435 $PACKER_GND_NET
.sym 105439 $abc$63009$new_ys__n284_inv_
.sym 105440 $abc$63009$new_ys__n283_inv_
.sym 105441 $abc$63009$new_ys__n286_inv_
.sym 105442 $abc$63009$new_ys__n285_inv_
.sym 105443 $PACKER_GND_NET
.sym 105451 $abc$63009$new_ys__n218_inv_
.sym 105452 $abc$63009$new_ys__n216_inv_
.sym 105453 $abc$63009$new_n2968_
.sym 105454 $abc$63009$new_n2970_
.sym 105455 $abc$63009$new_ys__n218_inv_
.sym 105456 $abc$63009$new_ys__n216_inv_
.sym 105457 $abc$63009$new_n2958_
.sym 105458 $abc$63009$new_n2960_
.sym 105459 $abc$63009$new_ys__n12605_
.sym 105460 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[3]
.sym 105463 $abc$63009$new_ys__n218_inv_
.sym 105464 $abc$63009$new_n2939_
.sym 105465 $abc$63009$new_ys__n216_inv_
.sym 105466 $abc$63009$new_n2945_
.sym 105479 rvsoc.cpu0.F_insn[21]
.sym 105480 rvsoc.cpu0.D_rd[1]
.sym 105481 rvsoc.cpu0.F_insn[23]
.sym 105482 rvsoc.cpu0.D_rd[3]
.sym 105483 rvsoc.cpu0.F_insn[22]
.sym 105484 rvsoc.cpu0.D_rd[2]
.sym 105485 $abc$63009$new_n2940_
.sym 105486 $abc$63009$new_n2941_
.sym 105487 rvsoc.cpu0.F_insn[17]
.sym 105488 rvsoc.cpu0.D_rd[2]
.sym 105489 $abc$63009$new_n2940_
.sym 105490 $abc$63009$new_n2969_
.sym 105491 rvsoc.cpu0.D_insn[20]
.sym 105495 rvsoc.cpu0.E_insn_typ[8]
.sym 105496 rvsoc.cpu0.E_insn[28]
.sym 105497 rvsoc.cpu0.E_insn[20]
.sym 105499 rvsoc.cpu0.F_insn[29]
.sym 105500 rvsoc.cpu0.D_rd[2]
.sym 105501 $abc$63009$new_n2940_
.sym 105502 $abc$63009$new_n2959_
.sym 105503 rvsoc.cpu0.D_insn[28]
.sym 105507 rvsoc.cpu0.F_insn[28]
.sym 105508 rvsoc.cpu0.D_rd[1]
.sym 105509 rvsoc.cpu0.F_insn[31]
.sym 105510 rvsoc.cpu0.D_rd[4]
.sym 105511 rvsoc.cpu0.E_rd[0]
.sym 105512 rvsoc.cpu0.F_insn[15]
.sym 105513 rvsoc.cpu0.E_rd[1]
.sym 105514 rvsoc.cpu0.F_insn[16]
.sym 105515 rvsoc.cpu0.E_rd[2]
.sym 105516 rvsoc.cpu0.F_insn[17]
.sym 105517 $abc$63009$new_n2921_
.sym 105518 $abc$63009$new_n2965_
.sym 105519 rvsoc.cpu0.F_insn[15]
.sym 105520 rvsoc.cpu0.D_rd[0]
.sym 105521 rvsoc.cpu0.F_insn[19]
.sym 105522 rvsoc.cpu0.D_rd[4]
.sym 105523 rvsoc.cpu0.E_rd[2]
.sym 105524 rvsoc.cpu0.F_insn[22]
.sym 105525 $abc$63009$new_n2921_
.sym 105526 $abc$63009$new_n2931_
.sym 105527 rvsoc.cpu0.F_insn[16]
.sym 105528 rvsoc.cpu0.D_rd[1]
.sym 105529 rvsoc.cpu0.F_insn[18]
.sym 105530 rvsoc.cpu0.D_rd[3]
.sym 105531 rvsoc.cpu0.F_insn[27]
.sym 105532 rvsoc.cpu0.D_rd[0]
.sym 105533 rvsoc.cpu0.F_insn[30]
.sym 105534 rvsoc.cpu0.D_rd[3]
.sym 105535 rvsoc.cpu0.E_rd[0]
.sym 105536 rvsoc.cpu0.F_insn[27]
.sym 105537 $abc$63009$new_n2921_
.sym 105538 $abc$63009$new_ys__n118_inv_
.sym 105539 rvsoc.cpu0.F_insn[20]
.sym 105540 rvsoc.cpu0.D_rd[0]
.sym 105541 rvsoc.cpu0.F_insn[24]
.sym 105542 rvsoc.cpu0.D_rd[4]
.sym 105547 rvsoc.cpu0.E_rd[0]
.sym 105548 rvsoc.cpu0.F_insn[20]
.sym 105549 rvsoc.cpu0.E_rd[1]
.sym 105550 rvsoc.cpu0.F_insn[21]
.sym 105551 rvsoc.cpu0.E_rd[1]
.sym 105552 rvsoc.cpu0.F_insn[28]
.sym 105553 rvsoc.cpu0.E_rd[4]
.sym 105554 rvsoc.cpu0.F_insn[31]
.sym 105555 rvsoc.cpu0.E_rd[3]
.sym 105556 rvsoc.cpu0.F_insn[23]
.sym 105557 rvsoc.cpu0.E_rd[4]
.sym 105558 rvsoc.cpu0.F_insn[24]
.sym 105559 rvsoc.cpu0.E_rd[3]
.sym 105560 rvsoc.cpu0.F_insn[18]
.sym 105561 rvsoc.cpu0.E_rd[4]
.sym 105562 rvsoc.cpu0.F_insn[19]
.sym 105563 $abc$63009$auto$simplemap.cc:309:simplemap_lut$30116[0]
.sym 105567 $abc$63009$auto$simplemap.cc:309:simplemap_lut$30116[0]
.sym 105568 rvsoc.code_adrs[3]
.sym 105571 rvsoc.cpu0.E_rd[2]
.sym 105572 rvsoc.cpu0.F_insn[29]
.sym 105573 rvsoc.cpu0.E_rd[3]
.sym 105574 rvsoc.cpu0.F_insn[30]
.sym 105583 rvsoc.cpu0.sysregs[2][11]
.sym 105584 rvsoc.cpu0.sysregs[3][11]
.sym 105585 rvsoc.cpu0.D_sysidx[1]
.sym 105586 rvsoc.cpu0.D_sysidx[0]
.sym 105587 rvsoc.cpu0.sysregs[0][11]
.sym 105588 rvsoc.cpu0.sysregs[1][11]
.sym 105589 rvsoc.cpu0.D_sysidx[1]
.sym 105590 $abc$63009$new_n5964_
.sym 105591 rvsoc.cpu0.sysregs[0][11]
.sym 105592 rvsoc.cpu0.sysregs[2][11]
.sym 105595 rvsoc.data_wdata[4]
.sym 105599 rvsoc.data_wdata[19]
.sym 105603 rvsoc.cpu0.F_insn[29]
.sym 105604 rvsoc.cpu0.F_insn[30]
.sym 105605 rvsoc.cpu0.F_insn[31]
.sym 105607 rvsoc.cpu0.sysregs[0][5]
.sym 105608 rvsoc.cpu0.sysregs[1][5]
.sym 105609 rvsoc.cpu0.D_sysidx[0]
.sym 105611 $abc$63009$auto$rtlil.cc:1712:And$3922[5]
.sym 105615 rvsoc.cpu0.sysregs[2][5]
.sym 105616 rvsoc.cpu0.sysregs[3][5]
.sym 105617 rvsoc.cpu0.D_sysidx[0]
.sym 105619 $abc$63009$auto$rtlil.cc:1712:And$3922[4]
.sym 105623 $abc$63009$new_ys__n6036_inv_
.sym 105624 $abc$63009$new_ys__n6037_inv_
.sym 105625 rvsoc.cpu0.D_sysidx[1]
.sym 105626 rvsoc.cpu0.D_insn_typ[10]
.sym 105627 $abc$63009$auto$rtlil.cc:1712:And$3922[18]
.sym 105631 rvsoc.cpu0.sysregs[0][4]
.sym 105632 rvsoc.cpu0.sysregs[2][4]
.sym 105635 $abc$63009$auto$rtlil.cc:1712:And$3922[16]
.sym 105639 $abc$63009$auto$rtlil.cc:1819:NotGate$62793
.sym 105640 rvsoc.resetn
.sym 105643 $abc$63009$auto$rtlil.cc:1712:And$3922[22]
.sym 105647 $abc$63009$auto$rtlil.cc:1712:And$3922[30]
.sym 105651 $abc$63009$auto$rtlil.cc:1712:And$3922[24]
.sym 105655 rvsoc.cpu0.sysregs[0][2]
.sym 105656 rvsoc.cpu0.sysregs[1][2]
.sym 105657 rvsoc.cpu0.D_sysidx[0]
.sym 105659 $abc$63009$auto$rtlil.cc:1712:And$3922[0]
.sym 105663 $abc$63009$auto$rtlil.cc:1712:And$3922[2]
.sym 105667 rvsoc.cpu0.E_sysidx[1]
.sym 105668 rvsoc.cpu0.E_sysidx[0]
.sym 105669 $abc$63009$new_n2870_
.sym 105671 $abc$63009$auto$rtlil.cc:1712:And$3922[2]
.sym 105675 $abc$63009$auto$rtlil.cc:1712:And$3922[4]
.sym 105679 rvsoc.cpu0.sysregs[2][2]
.sym 105680 rvsoc.cpu0.sysregs[3][2]
.sym 105681 rvsoc.cpu0.D_sysidx[0]
.sym 105683 $abc$63009$auto$rtlil.cc:1712:And$3922[9]
.sym 105687 $abc$63009$new_n3346_
.sym 105688 rvsoc.data_wdata[12]
.sym 105689 rvsoc.cpu0.E_op1[12]
.sym 105690 $abc$63009$new_n3348_
.sym 105691 $abc$63009$auto$rtlil.cc:1712:And$3922[11]
.sym 105695 $abc$63009$new_ys__n6027_inv_
.sym 105696 $abc$63009$new_ys__n6028_inv_
.sym 105697 rvsoc.cpu0.D_sysidx[1]
.sym 105698 rvsoc.cpu0.D_insn_typ[10]
.sym 105699 $abc$63009$auto$rtlil.cc:1712:And$3922[5]
.sym 105703 $abc$63009$new_n3346_
.sym 105704 rvsoc.data_wdata[7]
.sym 105705 rvsoc.cpu0.E_op1[7]
.sym 105706 $abc$63009$new_n3348_
.sym 105707 $abc$63009$auto$rtlil.cc:1712:And$3922[31]
.sym 105708 $abc$63009$new_ys__n12147_inv_
.sym 105709 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 105711 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[1]
.sym 105715 $abc$63009$new_n3346_
.sym 105716 rvsoc.data_wdata[27]
.sym 105717 rvsoc.cpu0.E_op1[27]
.sym 105718 $abc$63009$new_n3348_
.sym 105719 $abc$63009$new_n3346_
.sym 105720 rvsoc.data_wdata[6]
.sym 105721 rvsoc.cpu0.E_op1[6]
.sym 105722 $abc$63009$new_n3348_
.sym 105723 $abc$63009$new_n3346_
.sym 105724 rvsoc.data_wdata[15]
.sym 105725 rvsoc.cpu0.E_op1[15]
.sym 105726 $abc$63009$new_n3348_
.sym 105727 $abc$63009$new_n3346_
.sym 105728 rvsoc.data_wdata[31]
.sym 105729 rvsoc.cpu0.E_op1[31]
.sym 105730 $abc$63009$new_n3348_
.sym 105731 rvsoc.cpu0.E_sysidx[0]
.sym 105732 rvsoc.cpu0.E_sysidx[1]
.sym 105733 $abc$63009$new_n2870_
.sym 105735 $abc$63009$auto$rtlil.cc:1712:And$3922[0]
.sym 105739 $abc$63009$new_n3346_
.sym 105740 rvsoc.data_wdata[13]
.sym 105741 rvsoc.cpu0.E_op1[13]
.sym 105742 $abc$63009$new_n3348_
.sym 105743 $abc$63009$new_n3346_
.sym 105744 rvsoc.data_wdata[16]
.sym 105745 rvsoc.cpu0.E_op1[16]
.sym 105746 $abc$63009$new_n3348_
.sym 105747 $abc$63009$auto$rtlil.cc:1712:And$3922[10]
.sym 105751 $abc$63009$auto$rtlil.cc:1712:And$3922[8]
.sym 105755 $abc$63009$new_n3346_
.sym 105756 rvsoc.data_wdata[18]
.sym 105757 rvsoc.cpu0.E_op1[18]
.sym 105758 $abc$63009$new_n3348_
.sym 105759 $abc$63009$auto$rtlil.cc:1712:And$3922[14]
.sym 105763 $abc$63009$new_n3346_
.sym 105764 rvsoc.data_wdata[1]
.sym 105765 rvsoc.cpu0.E_op1[1]
.sym 105766 $abc$63009$new_n3348_
.sym 105767 $abc$63009$auto$rtlil.cc:1712:And$3922[24]
.sym 105771 rvsoc.cpu0.sysregs[0][8]
.sym 105772 rvsoc.cpu0.sysregs[2][8]
.sym 105775 $abc$63009$new_n3346_
.sym 105776 rvsoc.data_wdata[26]
.sym 105777 rvsoc.cpu0.E_op1[26]
.sym 105778 $abc$63009$new_n3348_
.sym 105779 $abc$63009$new_n3346_
.sym 105780 rvsoc.data_wdata[25]
.sym 105781 rvsoc.cpu0.E_op1[25]
.sym 105782 $abc$63009$new_n3348_
.sym 105783 $abc$63009$auto$rtlil.cc:1712:And$3922[30]
.sym 105787 $abc$63009$new_n3346_
.sym 105788 rvsoc.data_wdata[29]
.sym 105789 rvsoc.cpu0.E_op1[29]
.sym 105790 $abc$63009$new_n3348_
.sym 105791 $abc$63009$new_n3346_
.sym 105792 rvsoc.data_wdata[28]
.sym 105793 rvsoc.cpu0.E_op1[28]
.sym 105794 $abc$63009$new_n3348_
.sym 105795 $abc$63009$new_n3346_
.sym 105796 rvsoc.data_wdata[30]
.sym 105797 rvsoc.cpu0.E_op1[30]
.sym 105798 $abc$63009$new_n3348_
.sym 105799 rvsoc.cpu0.sysregs[2][28]
.sym 105800 rvsoc.cpu0.sysregs[3][28]
.sym 105801 rvsoc.cpu0.D_sysidx[1]
.sym 105802 rvsoc.cpu0.D_sysidx[0]
.sym 105803 rvsoc.cpu0.sysregs[0][24]
.sym 105804 rvsoc.cpu0.sysregs[2][24]
.sym 105807 rvsoc.cpu0.sysregs[2][25]
.sym 105808 rvsoc.cpu0.sysregs[3][25]
.sym 105809 rvsoc.cpu0.D_sysidx[1]
.sym 105810 rvsoc.cpu0.D_sysidx[0]
.sym 105811 rvsoc.cpu0.sysregs[0][30]
.sym 105812 rvsoc.cpu0.sysregs[2][30]
.sym 105815 rvsoc.cpu0.sysregs[0][28]
.sym 105816 rvsoc.cpu0.sysregs[1][28]
.sym 105817 rvsoc.cpu0.D_sysidx[1]
.sym 105818 $abc$63009$new_n5931_
.sym 105819 rvsoc.cpu0.sysregs[0][25]
.sym 105820 rvsoc.cpu0.sysregs[1][25]
.sym 105821 rvsoc.cpu0.D_sysidx[1]
.sym 105822 $abc$63009$new_n5923_
.sym 105823 rvsoc.cpu0.D_op1[1]
.sym 105824 rvsoc.cpu0.D_insn[16]
.sym 105825 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 105827 rvsoc.cpu0.sysregs[0][0]
.sym 105828 rvsoc.cpu0.sysregs[2][0]
.sym 105831 rvsoc.cpu0.D_insn_typ[10]
.sym 105832 rvsoc.cpu0.D_funct3[2]
.sym 105835 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[3]
.sym 105839 rvsoc.cpu0.D_actv_pc[7]
.sym 105840 $abc$63009$new_n4165_
.sym 105841 $abc$63009$new_n4330_
.sym 105843 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[1]
.sym 105847 $abc$63009$new_ys__n2412_inv_
.sym 105848 $abc$63009$new_ys__n2411_inv_
.sym 105855 rvsoc.cpu0.E_op1[16]
.sym 105856 rvsoc.cpu0.E_op1[17]
.sym 105857 rvsoc.cpu0.E_op1[18]
.sym 105858 rvsoc.cpu0.E_op1[19]
.sym 105859 rvsoc.cpu0.E_op1[12]
.sym 105860 rvsoc.cpu0.E_op1[13]
.sym 105861 rvsoc.cpu0.E_op1[14]
.sym 105862 rvsoc.cpu0.E_op1[15]
.sym 105863 rvsoc.cpu0.E_op1[28]
.sym 105864 rvsoc.cpu0.E_op1[29]
.sym 105865 rvsoc.data_wdata[0]
.sym 105867 rvsoc.cpu0.D_op1[13]
.sym 105871 rvsoc.cpu0.E_op1[24]
.sym 105872 rvsoc.cpu0.E_op1[25]
.sym 105873 rvsoc.cpu0.E_op1[26]
.sym 105874 rvsoc.cpu0.E_op1[27]
.sym 105875 rvsoc.cpu0.E_op1[20]
.sym 105876 rvsoc.cpu0.E_op1[21]
.sym 105877 rvsoc.cpu0.E_op1[22]
.sym 105878 rvsoc.cpu0.E_op1[23]
.sym 105879 $abc$63009$new_n3394_
.sym 105880 $abc$63009$new_ys__n2414_inv_
.sym 105881 $abc$63009$new_ys__n2413_inv_
.sym 105883 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][30]
.sym 105884 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][17]
.sym 105885 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][11]
.sym 105886 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][8]
.sym 105887 rvsoc.cpu0.D_op1[17]
.sym 105891 rvsoc.cpu0.D_op1[12]
.sym 105895 rvsoc.cpu0.D_op1[21]
.sym 105899 rvsoc.cpu0.D_op1[22]
.sym 105903 rvsoc.cpu0.D_op1[23]
.sym 105907 rvsoc.cpu0.D_op1[11]
.sym 105911 rvsoc.cpu0.D_op1[19]
.sym 105915 rvsoc.cpu0.D_op1[30]
.sym 105919 rvsoc.cpu0.D_op1[25]
.sym 105923 rvsoc.cpu0.D_op1[28]
.sym 105927 $abc$63009$new_ys__n4103_
.sym 105928 rvsoc.cpu0.F_insn[31]
.sym 105929 rvsoc.cpu0.F_insn_typ[2]
.sym 105931 $abc$63009$new_n3642_
.sym 105932 $abc$63009$new_n3640_
.sym 105935 rvsoc.cpu0.F_actv_pc[19]
.sym 105939 $abc$63009$new_ys__n4103_
.sym 105940 rvsoc.cpu0.F_insn[27]
.sym 105941 rvsoc.cpu0.F_insn_typ[2]
.sym 105942 $abc$63009$new_n3631_
.sym 105943 $abc$63009$new_ys__n4103_
.sym 105944 rvsoc.cpu0.F_insn_typ[2]
.sym 105945 rvsoc.cpu0.F_insn[26]
.sym 105946 $abc$63009$new_n3628_
.sym 105947 $abc$63009$new_ys__n4103_
.sym 105948 rvsoc.cpu0.F_insn[30]
.sym 105949 rvsoc.cpu0.F_insn_typ[2]
.sym 105950 $abc$63009$new_n3637_
.sym 105951 rvsoc.cpu0.F_insn[23]
.sym 105952 rvsoc.cpu0.F_insn_typ[2]
.sym 105953 $abc$63009$new_n3622_
.sym 105955 $abc$63009$new_ys__n4103_
.sym 105956 rvsoc.cpu0.F_insn[28]
.sym 105957 rvsoc.cpu0.F_insn_typ[2]
.sym 105958 $abc$63009$new_n3633_
.sym 105959 rvsoc.cpu0.cpu_rs2[7]
.sym 105960 rvsoc.data_wdata[7]
.sym 105961 $abc$63009$new_ys__n2827_
.sym 105962 $abc$63009$new_n3616_
.sym 105963 rvsoc.cpu0.cpu_rs2[8]
.sym 105964 rvsoc.data_wdata[8]
.sym 105965 $abc$63009$new_ys__n2827_
.sym 105966 $abc$63009$new_n3616_
.sym 105967 rvsoc.cpu0.cpu_rs2[6]
.sym 105968 rvsoc.data_wdata[6]
.sym 105969 $abc$63009$new_ys__n2827_
.sym 105970 $abc$63009$new_n3616_
.sym 105971 $abc$63009$new_ys__n6056_
.sym 105972 rvsoc.cpu0.D_insn_typ[10]
.sym 105973 $abc$63009$new_n5966_
.sym 105974 $abc$63009$new_n4417_
.sym 105975 rvsoc.cpu0.cpu_rs2[12]
.sym 105976 rvsoc.data_wdata[12]
.sym 105977 $abc$63009$new_ys__n2827_
.sym 105978 $abc$63009$new_n3616_
.sym 105979 rvsoc.cpu0.D_op1[3]
.sym 105980 rvsoc.cpu0.D_insn[18]
.sym 105981 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 105983 rvsoc.cpu0.cpu_rs2[10]
.sym 105984 rvsoc.data_wdata[10]
.sym 105985 $abc$63009$new_ys__n2827_
.sym 105986 $abc$63009$new_n3616_
.sym 105987 $abc$63009$new_ys__n6110_
.sym 105988 rvsoc.cpu0.D_insn_typ[10]
.sym 105989 $abc$63009$new_ys__n1448_
.sym 105990 $abc$63009$new_n5936_
.sym 105995 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][11]
.sym 106003 $abc$63009$new_n2874_
.sym 106004 $abc$63009$new_n2877_
.sym 106005 $abc$63009$new_n2880_
.sym 106006 $abc$63009$new_ys__n2825_
.sym 106011 $abc$63009$techmap\rvsoc.cpu0.$0\E_mipe[31:0][8]
.sym 106019 $abc$63009$new_n2874_
.sym 106020 $abc$63009$new_n2877_
.sym 106021 $abc$63009$new_n2880_
.sym 106023 $abc$63009$new_ys__n1185_
.sym 106024 $abc$63009$new_n4325_
.sym 106025 $abc$63009$new_n4323_
.sym 106027 rvsoc.cpu0.add_op12[23]
.sym 106031 $abc$63009$new_ys__n1182_inv_
.sym 106032 $abc$63009$new_n4318_
.sym 106033 $abc$63009$new_ys__n1873_inv_
.sym 106034 $abc$63009$new_n4329_
.sym 106035 rvsoc.cpu0.cpu_rs2[13]
.sym 106036 rvsoc.data_wdata[13]
.sym 106037 $abc$63009$new_ys__n2827_
.sym 106038 $abc$63009$new_n3616_
.sym 106043 rvsoc.cpu0.E_add12[23]
.sym 106044 rvsoc.cpu0.E_op1[23]
.sym 106045 rvsoc.cpu0.E_op1[31]
.sym 106047 $abc$63009$new_ys__n1275_
.sym 106048 $abc$63009$new_ys__n1272_
.sym 106049 rvsoc.cpu0.D_op1[7]
.sym 106050 rvsoc.cpu0.D_op2[7]
.sym 106051 rvsoc.cpu0.cpu_rs2[11]
.sym 106052 rvsoc.data_wdata[11]
.sym 106053 $abc$63009$new_ys__n2827_
.sym 106054 $abc$63009$new_n3616_
.sym 106059 rvsoc.cpu0.E_add12[27]
.sym 106060 rvsoc.cpu0.E_op1[27]
.sym 106061 rvsoc.cpu0.E_op1[31]
.sym 106067 rvsoc.cpu0.E_add12[25]
.sym 106068 rvsoc.cpu0.E_op1[25]
.sym 106069 rvsoc.cpu0.E_op1[31]
.sym 106075 rvsoc.cpu0.add_op12[25]
.sym 106083 rvsoc.cpu0.add_op12[27]
.sym 106087 $abc$63009$new_ys__n12689_inv_
.sym 106088 rvsoc.cpu0.D_op2[3]
.sym 106089 $abc$63009$new_n4104_
.sym 106091 $abc$63009$new_ys__n1275_
.sym 106092 $abc$63009$new_ys__n1272_
.sym 106093 rvsoc.cpu0.D_op1[3]
.sym 106094 rvsoc.cpu0.D_op2[3]
.sym 106095 $abc$63009$new_n4104_
.sym 106096 $abc$63009$new_ys__n12653_
.sym 106097 $abc$63009$new_ys__n1230_
.sym 106098 $abc$63009$new_n4225_
.sym 106099 $abc$63009$new_ys__n1271_
.sym 106100 $abc$63009$new_ys__n1275_
.sym 106101 rvsoc.cpu0.D_op1[13]
.sym 106102 rvsoc.cpu0.D_op2[13]
.sym 106103 rvsoc.cpu0.D_op2[3]
.sym 106104 $abc$63009$new_ys__n1271_
.sym 106105 rvsoc.cpu0.D_op1[3]
.sym 106106 $abc$63009$new_n4226_
.sym 106107 rvsoc.cpu0.D_op1[13]
.sym 106108 rvsoc.cpu0.D_op2[13]
.sym 106109 $abc$63009$new_ys__n1272_
.sym 106110 $abc$63009$new_n4462_
.sym 106111 rvsoc.cpu0.D_op1[14]
.sym 106115 rvsoc.cpu0.D_op1[6]
.sym 106119 rvsoc.cpu0.D_op1[11]
.sym 106120 rvsoc.cpu0.D_op2[11]
.sym 106123 $abc$63009$new_ys__n1271_
.sym 106124 $abc$63009$new_ys__n1272_
.sym 106125 rvsoc.cpu0.D_op1[29]
.sym 106126 rvsoc.cpu0.D_op2[29]
.sym 106127 $abc$63009$new_ys__n1275_
.sym 106128 $abc$63009$new_ys__n1272_
.sym 106129 rvsoc.cpu0.D_op1[11]
.sym 106130 rvsoc.cpu0.D_op2[11]
.sym 106131 $abc$63009$new_n3644_
.sym 106132 $abc$63009$new_n3640_
.sym 106135 $abc$63009$new_ys__n940_
.sym 106136 $abc$63009$new_n4812_
.sym 106137 $abc$63009$new_n4809_
.sym 106138 $abc$63009$new_ys__n1873_inv_
.sym 106139 rvsoc.cpu0.D_op2[5]
.sym 106140 $abc$63009$new_ys__n1271_
.sym 106141 rvsoc.cpu0.D_op1[5]
.sym 106142 $abc$63009$new_ys__n1208_
.sym 106143 $abc$63009$new_n4707_
.sym 106144 $abc$63009$new_ys__n12663_inv_
.sym 106145 $abc$63009$new_ys__n944_
.sym 106146 $abc$63009$new_ys__n939_inv_
.sym 106147 $abc$63009$new_n3639_
.sym 106148 $abc$63009$new_n3640_
.sym 106151 $abc$63009$new_ys__n1207_
.sym 106152 $abc$63009$new_n4271_
.sym 106153 $abc$63009$new_n4273_
.sym 106155 $abc$63009$new_ys__n1275_
.sym 106156 $abc$63009$new_ys__n1272_
.sym 106157 rvsoc.cpu0.D_op1[5]
.sym 106158 rvsoc.cpu0.D_op2[5]
.sym 106159 $abc$63009$new_ys__n12695_inv_
.sym 106160 $abc$63009$new_ys__n12687_inv_
.sym 106161 rvsoc.cpu0.D_op2[3]
.sym 106163 rvsoc.cpu0.D_op2[3]
.sym 106164 $abc$63009$new_ys__n12695_inv_
.sym 106165 $abc$63009$new_n4105_
.sym 106166 $abc$63009$new_n4635_
.sym 106167 $abc$63009$new_ys__n11210_
.sym 106168 $abc$63009$new_ys__n1275_
.sym 106169 $abc$63009$new_n4813_
.sym 106171 rvsoc.cpu0.D_op2[3]
.sym 106172 $abc$63009$new_ys__n12685_
.sym 106175 rvsoc.cpu0.D_op1[29]
.sym 106176 rvsoc.cpu0.D_op2[29]
.sym 106179 $abc$63009$new_ys__n12687_inv_
.sym 106180 rvsoc.cpu0.D_op2[3]
.sym 106181 $abc$63009$new_n4104_
.sym 106183 $abc$63009$new_ys__n12727_inv_
.sym 106184 $abc$63009$new_ys__n12723_inv_
.sym 106185 rvsoc.cpu0.D_op2[2]
.sym 106187 $abc$63009$new_ys__n12709_inv_
.sym 106188 $abc$63009$new_ys__n12701_inv_
.sym 106189 rvsoc.cpu0.D_op2[3]
.sym 106190 $abc$63009$new_n4104_
.sym 106191 $abc$63009$new_ys__n12731_inv_
.sym 106192 $abc$63009$new_ys__n12727_inv_
.sym 106193 rvsoc.cpu0.D_op2[2]
.sym 106195 $abc$63009$new_ys__n12719_inv_
.sym 106196 $abc$63009$new_ys__n12715_
.sym 106197 rvsoc.cpu0.D_op2[2]
.sym 106199 $abc$63009$new_ys__n12697_inv_
.sym 106200 $abc$63009$new_ys__n12689_inv_
.sym 106201 rvsoc.cpu0.D_op2[3]
.sym 106203 $abc$63009$new_ys__n12717_inv_
.sym 106204 rvsoc.cpu0.D_op2[2]
.sym 106207 $abc$63009$new_ys__n12707_inv_
.sym 106208 $abc$63009$new_ys__n12699_inv_
.sym 106209 rvsoc.cpu0.D_op2[3]
.sym 106210 $abc$63009$new_n4104_
.sym 106211 $abc$63009$new_ys__n12685_
.sym 106212 $abc$63009$new_ys__n12701_inv_
.sym 106213 rvsoc.cpu0.D_op2[3]
.sym 106214 rvsoc.cpu0.D_op2[4]
.sym 106215 $abc$63009$new_ys__n12761_inv_
.sym 106216 $abc$63009$new_ys__n12759_inv_
.sym 106217 rvsoc.cpu0.D_op2[1]
.sym 106219 $abc$63009$new_ys__n12763_inv_
.sym 106220 $abc$63009$new_ys__n12761_inv_
.sym 106221 rvsoc.cpu0.D_op2[1]
.sym 106223 rvsoc.cpu0.D_op1[13]
.sym 106224 rvsoc.cpu0.D_op1[12]
.sym 106225 rvsoc.cpu0.D_op2[0]
.sym 106227 $abc$63009$new_ys__n12733_inv_
.sym 106228 $abc$63009$new_ys__n12729_inv_
.sym 106229 rvsoc.cpu0.D_op2[2]
.sym 106231 rvsoc.cpu0.D_op2[4]
.sym 106232 $abc$63009$new_ys__n12705_inv_
.sym 106233 $abc$63009$new_ys__n12697_inv_
.sym 106234 rvsoc.cpu0.D_op2[3]
.sym 106235 $abc$63009$new_ys__n12729_inv_
.sym 106236 $abc$63009$new_ys__n12725_inv_
.sym 106237 rvsoc.cpu0.D_op2[2]
.sym 106239 $abc$63009$new_ys__n12759_inv_
.sym 106240 $abc$63009$new_ys__n12757_inv_
.sym 106241 rvsoc.cpu0.D_op2[1]
.sym 106243 rvsoc.cpu0.D_op1[17]
.sym 106244 rvsoc.cpu0.D_op1[16]
.sym 106245 rvsoc.cpu0.D_op2[0]
.sym 106315 rvsoc.cpu0.D_rd[26]
.sym 106319 rvsoc.cpu0.E_rd[24]
.sym 106320 rvsoc.cpu0.E_rd[25]
.sym 106321 rvsoc.cpu0.E_rd[26]
.sym 106322 rvsoc.cpu0.E_rd[27]
.sym 106327 rvsoc.cpu0.D_rd[24]
.sym 106335 rvsoc.cpu0.D_rd[25]
.sym 106339 rvsoc.cpu0.D_rd[27]
.sym 106343 rvsoc.cpu0.D_rd[12]
.sym 106347 rvsoc.cpu0.D_rd[14]
.sym 106351 rvsoc.cpu0.D_rd[24]
.sym 106352 rvsoc.cpu0.D_rd[25]
.sym 106353 rvsoc.cpu0.D_rd[26]
.sym 106354 rvsoc.cpu0.D_rd[27]
.sym 106355 rvsoc.cpu0.D_rd[10]
.sym 106359 rvsoc.cpu0.E_rd[12]
.sym 106360 rvsoc.cpu0.E_rd[13]
.sym 106361 rvsoc.cpu0.E_rd[14]
.sym 106362 rvsoc.cpu0.E_rd[15]
.sym 106363 rvsoc.cpu0.D_rd[15]
.sym 106367 rvsoc.cpu0.D_rd[11]
.sym 106371 rvsoc.cpu0.D_rd[13]
.sym 106375 $PACKER_GND_NET
.sym 106379 $PACKER_GND_NET
.sym 106383 $PACKER_GND_NET
.sym 106387 $PACKER_GND_NET
.sym 106391 $abc$63009$new_ys__n282_inv_
.sym 106392 $abc$63009$new_ys__n281_inv_
.sym 106395 rvsoc.cpu0.D_rd[12]
.sym 106396 rvsoc.cpu0.D_rd[13]
.sym 106397 rvsoc.cpu0.D_rd[14]
.sym 106398 rvsoc.cpu0.D_rd[15]
.sym 106399 $PACKER_GND_NET
.sym 106403 $PACKER_GND_NET
.sym 106407 rvsoc.cpu0.D_insn_typ[0]
.sym 106411 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$30643
.sym 106412 $abc$63009$new_n3297_
.sym 106415 rvsoc.cpu0.D_insn_typ[1]
.sym 106423 rvsoc.cpu0.D_insn_typ[4]
.sym 106427 rvsoc.cpu0.E_insn_typ[4]
.sym 106428 rvsoc.cpu0.E_insn_typ[5]
.sym 106431 rvsoc.cpu0.E_insn_typ[0]
.sym 106432 rvsoc.cpu0.E_insn_typ[1]
.sym 106435 rvsoc.cpu0.D_insn_typ[5]
.sym 106439 $abc$63009$new_ys__n2807_
.sym 106440 $abc$63009$new_ys__n2800_
.sym 106441 $abc$63009$new_ys__n2808_
.sym 106442 $abc$63009$new_ys__n2835_
.sym 106443 $abc$63009$new_ys__n202_inv_
.sym 106444 rvsoc.cpu0.F_insn[7]
.sym 106447 $abc$63009$new_ys__n2807_
.sym 106448 $abc$63009$new_ys__n2801_
.sym 106449 $abc$63009$new_ys__n2809_
.sym 106450 $abc$63009$new_ys__n2838_
.sym 106451 $abc$63009$new_ys__n2807_
.sym 106452 $abc$63009$new_ys__n2802_
.sym 106453 $abc$63009$new_ys__n2810_
.sym 106454 $abc$63009$new_ys__n2841_
.sym 106455 $abc$63009$new_ys__n202_inv_
.sym 106456 rvsoc.cpu0.F_insn[8]
.sym 106459 $abc$63009$new_ys__n202_inv_
.sym 106460 rvsoc.cpu0.F_insn[9]
.sym 106463 $abc$63009$new_ys__n202_inv_
.sym 106464 rvsoc.cpu0.F_insn[11]
.sym 106467 $abc$63009$new_ys__n202_inv_
.sym 106468 rvsoc.cpu0.F_insn[10]
.sym 106471 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[3]
.sym 106475 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[2]
.sym 106479 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[3]
.sym 106483 $abc$63009$new_ys__n40_inv_
.sym 106484 $abc$63009$new_ys__n38_inv_
.sym 106485 $abc$63009$new_n2954_
.sym 106486 $abc$63009$new_n2956_
.sym 106487 $abc$63009$new_ys__n40_inv_
.sym 106488 $abc$63009$new_ys__n38_inv_
.sym 106489 $abc$63009$new_n2930_
.sym 106490 $abc$63009$new_ys__n128_inv_
.sym 106491 $abc$63009$new_ys__n2677_inv_
.sym 106492 $abc$63009$new_ys__n2681_inv_
.sym 106495 $abc$63009$new_ys__n40_inv_
.sym 106496 $abc$63009$new_ys__n38_inv_
.sym 106497 $abc$63009$new_n2964_
.sym 106498 $abc$63009$new_ys__n141_inv_
.sym 106499 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[2]
.sym 106503 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[1]
.sym 106507 rvsoc.cpu0.F_insn[20]
.sym 106508 rvsoc.cpu0.F_insn[21]
.sym 106509 $abc$63009$new_n2948_
.sym 106511 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[0]
.sym 106515 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[0]
.sym 106519 rvsoc.cpu0.F_insn[22]
.sym 106520 rvsoc.cpu0.F_insn[23]
.sym 106521 rvsoc.cpu0.F_insn[24]
.sym 106523 $abc$63009$techmap4065\rvsoc.cpu0.cpuregs.0.0.1.A1ADDR_11[4]
.sym 106527 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[0]
.sym 106531 $abc$63009$techmap4064\rvsoc.cpu0.cpuregs.0.0.2.A1ADDR_11[4]
.sym 106535 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[4]
.sym 106539 rvsoc.cpu0.sysregs[2][4]
.sym 106540 rvsoc.cpu0.sysregs[3][4]
.sym 106541 rvsoc.cpu0.D_sysidx[1]
.sym 106542 rvsoc.cpu0.D_sysidx[0]
.sym 106543 rvsoc.cpu0.sysregs[0][4]
.sym 106544 rvsoc.cpu0.sysregs[1][4]
.sym 106545 rvsoc.cpu0.D_sysidx[1]
.sym 106546 $abc$63009$new_n5848_
.sym 106547 rvsoc.cpu0.E_funct3[1]
.sym 106548 rvsoc.cpu0.E_funct3[0]
.sym 106551 rvsoc.cpu0.F_insn[27]
.sym 106552 rvsoc.cpu0.F_insn[28]
.sym 106553 $abc$63009$new_n2862_
.sym 106555 $abc$63009$auto$rtlil.cc:1712:And$3922[18]
.sym 106556 $abc$63009$new_ys__n12145_inv_
.sym 106557 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 106559 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[2]
.sym 106563 $abc$63009$auto$rtlil.cc:1712:And$3922[16]
.sym 106564 $abc$63009$new_ys__n12143_inv_
.sym 106565 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 106567 $abc$63009$new_ys__n6075_inv_
.sym 106568 $abc$63009$new_ys__n6076_inv_
.sym 106569 rvsoc.cpu0.D_sysidx[1]
.sym 106570 rvsoc.cpu0.D_insn_typ[10]
.sym 106571 $abc$63009$new_ys__n12418_inv_
.sym 106572 $abc$63009$auto$rtlil.cc:1712:And$3922[4]
.sym 106573 $abc$63009$new_n3343_
.sym 106575 rvsoc.cpu0.sysregs[0][16]
.sym 106576 rvsoc.cpu0.sysregs[2][16]
.sym 106579 rvsoc.cpu0.sysregs[2][16]
.sym 106580 rvsoc.cpu0.sysregs[3][16]
.sym 106581 rvsoc.cpu0.D_sysidx[1]
.sym 106582 rvsoc.cpu0.D_sysidx[0]
.sym 106583 $abc$63009$new_ys__n12426_inv_
.sym 106584 $abc$63009$auto$rtlil.cc:1712:And$3922[12]
.sym 106585 $abc$63009$new_n3343_
.sym 106587 rvsoc.cpu0.sysregs[0][18]
.sym 106588 rvsoc.cpu0.sysregs[2][18]
.sym 106591 rvsoc.cpu0.sysregs[0][18]
.sym 106592 rvsoc.cpu0.sysregs[1][18]
.sym 106593 rvsoc.cpu0.D_sysidx[0]
.sym 106595 rvsoc.cpu0.sysregs[2][18]
.sym 106596 rvsoc.cpu0.sysregs[3][18]
.sym 106597 rvsoc.cpu0.D_sysidx[0]
.sym 106599 $abc$63009$auto$rtlil.cc:1712:And$3922[30]
.sym 106603 $abc$63009$auto$rtlil.cc:1712:And$3922[2]
.sym 106607 $abc$63009$new_n3346_
.sym 106608 rvsoc.data_wdata[22]
.sym 106609 rvsoc.cpu0.E_op1[22]
.sym 106610 $abc$63009$new_n3348_
.sym 106611 $abc$63009$new_ys__n2677_inv_
.sym 106612 rvsoc.cpu0.F_insn_typ[2]
.sym 106615 $abc$63009$new_n3346_
.sym 106616 rvsoc.data_wdata[3]
.sym 106617 rvsoc.cpu0.E_op1[3]
.sym 106618 $abc$63009$new_n3348_
.sym 106619 $abc$63009$new_n3346_
.sym 106620 rvsoc.data_wdata[2]
.sym 106621 rvsoc.cpu0.E_op1[2]
.sym 106622 $abc$63009$new_n3348_
.sym 106623 $abc$63009$auto$rtlil.cc:1712:And$3922[12]
.sym 106627 $abc$63009$new_n3346_
.sym 106628 rvsoc.data_wdata[5]
.sym 106629 rvsoc.cpu0.E_op1[5]
.sym 106630 $abc$63009$new_n3348_
.sym 106631 $abc$63009$auto$rtlil.cc:1712:And$3922[14]
.sym 106635 $abc$63009$auto$rtlil.cc:1712:And$3922[23]
.sym 106639 $abc$63009$auto$rtlil.cc:1712:And$3922[8]
.sym 106643 $abc$63009$auto$rtlil.cc:1712:And$3922[17]
.sym 106647 $abc$63009$auto$rtlil.cc:1712:And$3922[19]
.sym 106651 $abc$63009$auto$rtlil.cc:1712:And$3922[21]
.sym 106655 $abc$63009$new_ys__n2789_
.sym 106656 $abc$63009$new_n2871_
.sym 106659 $abc$63009$auto$rtlil.cc:1712:And$3922[20]
.sym 106663 $abc$63009$new_n3346_
.sym 106664 rvsoc.data_wdata[8]
.sym 106665 rvsoc.cpu0.E_op1[8]
.sym 106666 $abc$63009$new_n3348_
.sym 106667 $abc$63009$new_n3346_
.sym 106668 rvsoc.data_wdata[9]
.sym 106669 rvsoc.cpu0.E_op1[9]
.sym 106670 $abc$63009$new_n3348_
.sym 106671 $abc$63009$new_n3346_
.sym 106672 rvsoc.data_wdata[11]
.sym 106673 rvsoc.cpu0.E_op1[11]
.sym 106674 $abc$63009$new_n3348_
.sym 106675 $abc$63009$auto$rtlil.cc:1712:And$3922[15]
.sym 106679 $abc$63009$new_n3346_
.sym 106680 rvsoc.data_wdata[10]
.sym 106681 rvsoc.cpu0.E_op1[10]
.sym 106682 $abc$63009$new_n3348_
.sym 106683 $abc$63009$auto$rtlil.cc:1712:And$3922[7]
.sym 106687 $abc$63009$new_n3346_
.sym 106688 rvsoc.data_wdata[23]
.sym 106689 rvsoc.cpu0.E_op1[23]
.sym 106690 $abc$63009$new_n3348_
.sym 106691 $abc$63009$new_n3346_
.sym 106692 rvsoc.data_wdata[4]
.sym 106693 rvsoc.cpu0.E_op1[4]
.sym 106694 $abc$63009$new_n3348_
.sym 106695 $abc$63009$auto$rtlil.cc:1712:And$3922[21]
.sym 106699 $abc$63009$new_n2871_
.sym 106700 $abc$63009$new_ys__n3412_
.sym 106703 rvsoc.cpu0.E_funct3[1]
.sym 106704 rvsoc.cpu0.E_funct3[0]
.sym 106705 $abc$63009$new_n2871_
.sym 106707 $abc$63009$new_n3346_
.sym 106708 rvsoc.data_wdata[14]
.sym 106709 rvsoc.cpu0.E_op1[14]
.sym 106710 $abc$63009$new_n3348_
.sym 106711 $abc$63009$new_n3393_
.sym 106712 $abc$63009$new_n2871_
.sym 106713 $abc$63009$new_n3384_
.sym 106714 $abc$63009$new_n3383_
.sym 106715 rvsoc.cpu0.sysregs[2][0]
.sym 106716 rvsoc.cpu0.sysregs[3][0]
.sym 106717 rvsoc.cpu0.D_sysidx[1]
.sym 106718 rvsoc.cpu0.D_sysidx[0]
.sym 106719 rvsoc.cpu0.sysregs[0][0]
.sym 106720 rvsoc.cpu0.sysregs[1][0]
.sym 106721 rvsoc.cpu0.D_sysidx[1]
.sym 106722 $abc$63009$new_n5832_
.sym 106723 rvsoc.cpu0.sysregs[0][21]
.sym 106724 rvsoc.cpu0.sysregs[2][21]
.sym 106727 $PACKER_GND_NET
.sym 106731 rvsoc.cpu0.sysregs[0][20]
.sym 106732 rvsoc.cpu0.sysregs[2][20]
.sym 106735 rvsoc.cpu0.sysregs[0][20]
.sym 106736 rvsoc.cpu0.sysregs[1][20]
.sym 106737 rvsoc.cpu0.D_sysidx[0]
.sym 106739 rvsoc.cpu0.sysregs[0][31]
.sym 106740 rvsoc.cpu0.sysregs[1][31]
.sym 106741 rvsoc.cpu0.D_sysidx[0]
.sym 106743 $abc$63009$new_n3346_
.sym 106744 rvsoc.data_wdata[0]
.sym 106745 rvsoc.cpu0.E_op1[0]
.sym 106746 $abc$63009$new_n3348_
.sym 106747 rvsoc.cpu0.sysregs[0][19]
.sym 106748 rvsoc.cpu0.sysregs[2][19]
.sym 106751 rvsoc.cpu0.sysregs[2][20]
.sym 106752 rvsoc.cpu0.sysregs[3][20]
.sym 106753 rvsoc.cpu0.D_sysidx[0]
.sym 106755 $abc$63009$new_n3346_
.sym 106756 rvsoc.data_wdata[24]
.sym 106757 rvsoc.cpu0.E_op1[24]
.sym 106758 $abc$63009$new_n3348_
.sym 106759 rvsoc.cpu0.sysregs[0][24]
.sym 106760 rvsoc.cpu0.sysregs[1][24]
.sym 106761 rvsoc.cpu0.D_sysidx[1]
.sym 106762 rvsoc.cpu0.D_sysidx[0]
.sym 106763 rvsoc.cpu0.F_insn[31]
.sym 106767 rvsoc.cpu0.sysregs[0][30]
.sym 106768 rvsoc.cpu0.sysregs[1][30]
.sym 106769 rvsoc.cpu0.D_sysidx[1]
.sym 106770 rvsoc.cpu0.D_sysidx[0]
.sym 106771 $abc$63009$new_ys__n6081_inv_
.sym 106772 $abc$63009$new_ys__n6082_inv_
.sym 106773 rvsoc.cpu0.D_sysidx[1]
.sym 106774 rvsoc.cpu0.D_insn_typ[10]
.sym 106775 rvsoc.cpu0.F_insn[24]
.sym 106779 rvsoc.cpu0.sysregs[2][24]
.sym 106780 rvsoc.cpu0.sysregs[3][24]
.sym 106781 rvsoc.cpu0.D_sysidx[0]
.sym 106782 rvsoc.cpu0.D_sysidx[1]
.sym 106783 $abc$63009$new_n4712_
.sym 106784 $abc$63009$new_n4713_
.sym 106785 rvsoc.cpu0.D_insn_typ[10]
.sym 106786 $abc$63009$new_ys__n1522_
.sym 106787 rvsoc.cpu0.F_insn[28]
.sym 106791 rvsoc.cpu0.E_op1[30]
.sym 106792 rvsoc.cpu0.E_op1[31]
.sym 106793 $abc$63009$new_ys__n44_
.sym 106794 $abc$63009$new_ys__n2408_inv_
.sym 106795 rvsoc.cpu0.E_op1[8]
.sym 106796 rvsoc.cpu0.E_op1[9]
.sym 106797 rvsoc.cpu0.E_op1[10]
.sym 106798 rvsoc.cpu0.E_op1[11]
.sym 106799 rvsoc.cpu0.E_op1[4]
.sym 106800 rvsoc.cpu0.E_op1[5]
.sym 106801 rvsoc.cpu0.E_op1[6]
.sym 106802 rvsoc.cpu0.E_op1[7]
.sym 106803 rvsoc.data_wdata[21]
.sym 106807 rvsoc.data_wdata[27]
.sym 106811 rvsoc.data_wdata[13]
.sym 106815 $abc$63009$new_n3385_
.sym 106816 $abc$63009$new_n3388_
.sym 106817 $abc$63009$new_ys__n2410_inv_
.sym 106818 $abc$63009$new_ys__n2409_inv_
.sym 106819 rvsoc.cpu0.E_op1[0]
.sym 106820 rvsoc.cpu0.E_op1[1]
.sym 106821 rvsoc.cpu0.E_op1[2]
.sym 106822 rvsoc.cpu0.E_op1[3]
.sym 106823 $abc$63009$new_ys__n2800_
.sym 106824 $abc$63009$new_ys__n2807_
.sym 106827 $abc$63009$new_ys__n318_inv_
.sym 106828 $abc$63009$new_ys__n317_inv_
.sym 106829 $abc$63009$new_ys__n316_inv_
.sym 106831 rvsoc.cpu0.D_insn_typ[5]
.sym 106832 rvsoc.cpu0.D_insn_typ[1]
.sym 106833 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[19]
.sym 106834 $abc$63009$new_n3268_
.sym 106835 rvsoc.data_adrs[19]
.sym 106836 rvsoc.data_adrs[18]
.sym 106837 rvsoc.data_adrs[17]
.sym 106838 rvsoc.data_adrs[16]
.sym 106839 rvsoc.cpu0.D_insn_typ[5]
.sym 106840 rvsoc.cpu0.D_insn_typ[1]
.sym 106841 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[17]
.sym 106842 $abc$63009$new_n3264_
.sym 106843 rvsoc.cpu0.D_insn_typ[0]
.sym 106844 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[16]
.sym 106845 rvsoc.cpu0.D_insn_typ[4]
.sym 106846 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[16]
.sym 106847 rvsoc.cpu0.D_insn_typ[5]
.sym 106848 rvsoc.cpu0.D_insn_typ[1]
.sym 106849 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[18]
.sym 106850 $abc$63009$new_n3266_
.sym 106851 rvsoc.cpu0.D_insn_typ[5]
.sym 106852 rvsoc.cpu0.D_insn_typ[1]
.sym 106853 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[16]
.sym 106854 $abc$63009$new_n3262_
.sym 106855 rvsoc.cpu0.D_insn_typ[0]
.sym 106856 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[26]
.sym 106857 rvsoc.cpu0.D_insn_typ[4]
.sym 106858 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[26]
.sym 106859 rvsoc.cpu0.D_insn_typ[5]
.sym 106860 rvsoc.cpu0.D_insn_typ[1]
.sym 106861 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[24]
.sym 106862 $abc$63009$new_n3278_
.sym 106863 rvsoc.cpu0.D_insn_typ[5]
.sym 106864 rvsoc.cpu0.D_insn_typ[1]
.sym 106865 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[27]
.sym 106866 $abc$63009$new_n3284_
.sym 106867 rvsoc.cpu0.E_add12[1]
.sym 106868 rvsoc.cpu0.E_op1[1]
.sym 106869 rvsoc.cpu0.E_op1[31]
.sym 106871 rvsoc.cpu0.D_insn_typ[5]
.sym 106872 rvsoc.cpu0.D_insn_typ[1]
.sym 106873 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[25]
.sym 106874 $abc$63009$new_n3280_
.sym 106875 rvsoc.data_adrs[27]
.sym 106876 rvsoc.data_adrs[26]
.sym 106877 rvsoc.data_adrs[25]
.sym 106878 rvsoc.data_adrs[24]
.sym 106879 rvsoc.cpu0.D_insn_typ[5]
.sym 106880 rvsoc.cpu0.D_insn_typ[1]
.sym 106881 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[26]
.sym 106882 $abc$63009$new_n3282_
.sym 106883 rvsoc.cpu0.D_insn_typ[0]
.sym 106884 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[24]
.sym 106885 rvsoc.cpu0.D_insn_typ[4]
.sym 106886 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[24]
.sym 106887 rvsoc.cpu0.D_op2[7]
.sym 106891 $abc$63009$new_ys__n2801_
.sym 106892 $abc$63009$new_ys__n2807_
.sym 106895 $abc$63009$new_ys__n3256_inv_
.sym 106896 rvsoc.data_wdata[10]
.sym 106897 $abc$63009$new_ys__n2826_
.sym 106899 $abc$63009$new_ys__n3240_inv_
.sym 106900 rvsoc.data_wdata[2]
.sym 106901 $abc$63009$new_ys__n2826_
.sym 106903 $abc$63009$new_ys__n2959_inv_
.sym 106904 rvsoc.data_wdata[16]
.sym 106905 $abc$63009$new_ys__n2826_
.sym 106907 rvsoc.cpu0.E_add12[3]
.sym 106908 rvsoc.cpu0.E_op1[3]
.sym 106909 rvsoc.cpu0.E_op1[31]
.sym 106911 $abc$63009$new_ys__n3271_inv_
.sym 106912 rvsoc.data_wdata[19]
.sym 106913 $abc$63009$new_ys__n2826_
.sym 106915 $abc$63009$new_ys__n3246_inv_
.sym 106916 rvsoc.data_wdata[5]
.sym 106917 $abc$63009$new_ys__n2826_
.sym 106919 $abc$63009$new_ys__n3291_inv_
.sym 106920 rvsoc.data_wdata[29]
.sym 106921 $abc$63009$new_ys__n2826_
.sym 106923 rvsoc.cpu0.cpu_rs2[3]
.sym 106924 rvsoc.data_wdata[3]
.sym 106925 $abc$63009$new_ys__n2827_
.sym 106926 $abc$63009$new_n3616_
.sym 106927 rvsoc.cpu0.add_op12[3]
.sym 106928 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[3]
.sym 106929 $abc$63009$new_ys__n3769_
.sym 106930 $abc$63009$new_ys__n2350_inv_
.sym 106931 $abc$63009$new_ys__n3295_inv_
.sym 106932 rvsoc.data_wdata[31]
.sym 106933 $abc$63009$new_ys__n2826_
.sym 106935 rvsoc.cpu0.add_op12[5]
.sym 106936 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[5]
.sym 106937 $abc$63009$new_ys__n3769_
.sym 106938 $abc$63009$new_ys__n2350_inv_
.sym 106939 rvsoc.cpu0.add_op12[7]
.sym 106940 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[7]
.sym 106941 $abc$63009$new_ys__n3769_
.sym 106942 $abc$63009$new_ys__n2350_inv_
.sym 106943 $abc$63009$new_ys__n1873_inv_
.sym 106944 $abc$63009$new_ys__n5407_
.sym 106945 $abc$63009$new_n4165_
.sym 106946 rvsoc.cpu0.D_actv_pc[11]
.sym 106947 $abc$63009$new_ys__n3277_inv_
.sym 106948 rvsoc.data_wdata[22]
.sym 106949 $abc$63009$new_ys__n2826_
.sym 106951 $abc$63009$new_ys__n1873_inv_
.sym 106952 $abc$63009$new_ys__n5427_inv_
.sym 106953 $abc$63009$new_n4862_
.sym 106954 $abc$63009$new_n4859_
.sym 106955 rvsoc.cpu0.D_op2[7]
.sym 106956 $abc$63009$new_ys__n1271_
.sym 106957 rvsoc.cpu0.D_op1[7]
.sym 106958 $abc$63009$new_ys__n1186_
.sym 106959 rvsoc.cpu0.add_op12[11]
.sym 106960 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[11]
.sym 106961 $abc$63009$new_ys__n3769_
.sym 106962 $abc$63009$new_ys__n2350_inv_
.sym 106963 rvsoc.cpu0.E_add12[11]
.sym 106964 rvsoc.cpu0.E_op1[11]
.sym 106965 rvsoc.cpu0.E_op1[31]
.sym 106967 rvsoc.cpu0.add_op12[9]
.sym 106971 rvsoc.cpu0.add_op12[7]
.sym 106975 rvsoc.cpu0.add_op12[13]
.sym 106976 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[13]
.sym 106977 $abc$63009$new_ys__n3769_
.sym 106978 $abc$63009$new_ys__n2350_inv_
.sym 106979 rvsoc.cpu0.add_op12[11]
.sym 106983 rvsoc.cpu0.E_add12[9]
.sym 106984 rvsoc.cpu0.E_op1[9]
.sym 106985 rvsoc.cpu0.E_op1[31]
.sym 106987 $abc$63009$new_ys__n17_inv_
.sym 106988 $abc$63009$new_ys__n23_inv_
.sym 106989 $abc$63009$new_ys__n20_inv_
.sym 106990 $abc$63009$new_n3009_
.sym 106991 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[4]
.sym 106992 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[4]
.sym 106995 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[1]
.sym 106996 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[1]
.sym 106999 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[3]
.sym 107000 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[3]
.sym 107003 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 107004 rvsoc.cpu0.E_rd[0]
.sym 107007 $abc$63009$auto$memory_bram.cc:836:replace_cell$3943[15]
.sym 107011 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[2]
.sym 107012 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[2]
.sym 107013 $abc$63009$techmap4063\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[0]
.sym 107014 $abc$63009$auto$memory_bram.cc:831:replace_cell$3939[0]
.sym 107015 rvsoc.cpu0.add_op12[20]
.sym 107019 rvsoc.cpu0.add_op12[30]
.sym 107023 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 107024 rvsoc.cpu0.E_rd[1]
.sym 107027 rvsoc.cpu0.E_add12[30]
.sym 107028 rvsoc.cpu0.E_op1[30]
.sym 107029 rvsoc.cpu0.E_op1[31]
.sym 107031 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 107032 rvsoc.cpu0.E_rd[4]
.sym 107035 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 107036 rvsoc.cpu0.E_rd[3]
.sym 107039 rvsoc.cpu0.E_add12[28]
.sym 107040 rvsoc.cpu0.E_op1[28]
.sym 107041 rvsoc.cpu0.E_op1[31]
.sym 107043 rvsoc.cpu0.add_op12[28]
.sym 107047 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[2]
.sym 107048 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[2]
.sym 107049 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 107051 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[5]
.sym 107052 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[5]
.sym 107053 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 107055 $abc$63009$new_n4104_
.sym 107056 $abc$63009$new_ys__n12663_inv_
.sym 107057 $abc$63009$new_ys__n1120_
.sym 107058 $abc$63009$new_n4461_
.sym 107059 $abc$63009$new_ys__n11186_
.sym 107060 rvsoc.cpu0.D_op1[6]
.sym 107061 rvsoc.cpu0.D_op2[6]
.sym 107062 $abc$63009$new_n5553_
.sym 107063 rvsoc.cpu0.D_op1[7]
.sym 107064 rvsoc.cpu0.D_op2[7]
.sym 107065 rvsoc.cpu0.D_op1[8]
.sym 107066 rvsoc.cpu0.D_op2[8]
.sym 107067 rvsoc.cpu0.D_op1[5]
.sym 107068 rvsoc.cpu0.D_op2[5]
.sym 107071 rvsoc.cpu0.add_op12[29]
.sym 107072 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[29]
.sym 107073 $abc$63009$new_ys__n3769_
.sym 107074 $abc$63009$new_ys__n2350_inv_
.sym 107075 rvsoc.code_adrs[11]
.sym 107079 $abc$63009$new_ys__n1141_
.sym 107080 $abc$63009$new_ys__n1142_
.sym 107081 $abc$63009$new_n4414_
.sym 107083 rvsoc.cpu0.D_op1[13]
.sym 107084 rvsoc.cpu0.D_op2[13]
.sym 107085 rvsoc.cpu0.D_op1[14]
.sym 107086 rvsoc.cpu0.D_op2[14]
.sym 107087 $abc$63009$new_ys__n11181_
.sym 107088 rvsoc.cpu0.D_funct3[2]
.sym 107089 $abc$63009$new_n5547_
.sym 107090 $abc$63009$new_n5558_
.sym 107091 $abc$63009$new_n5548_
.sym 107092 $abc$63009$new_n5551_
.sym 107093 $abc$63009$new_n5554_
.sym 107094 $abc$63009$new_n5556_
.sym 107095 rvsoc.cpu0.D_op1[0]
.sym 107096 rvsoc.cpu0.D_op2[0]
.sym 107099 $abc$63009$new_ys__n11192_
.sym 107100 rvsoc.cpu0.D_op1[12]
.sym 107101 rvsoc.cpu0.D_op2[12]
.sym 107102 $abc$63009$new_n5550_
.sym 107103 rvsoc.cpu0.D_op1[9]
.sym 107104 rvsoc.cpu0.D_op2[9]
.sym 107105 rvsoc.cpu0.D_op1[10]
.sym 107106 rvsoc.cpu0.D_op2[10]
.sym 107107 $abc$63009$new_ys__n11197_
.sym 107108 rvsoc.cpu0.D_op1[15]
.sym 107109 rvsoc.cpu0.D_op2[15]
.sym 107110 $abc$63009$new_n5557_
.sym 107111 $abc$63009$new_ys__n12693_inv_
.sym 107112 $abc$63009$new_ys__n12685_
.sym 107113 rvsoc.cpu0.D_op2[3]
.sym 107114 $abc$63009$new_n4707_
.sym 107115 $abc$63009$new_ys__n1204_inv_
.sym 107116 $abc$63009$new_n4266_
.sym 107117 $abc$63009$new_ys__n1873_inv_
.sym 107118 $abc$63009$new_n4277_
.sym 107119 $abc$63009$new_ys__n12693_inv_
.sym 107120 $abc$63009$new_ys__n12685_
.sym 107121 rvsoc.cpu0.D_op2[3]
.sym 107122 $abc$63009$new_n4104_
.sym 107123 rvsoc.cpu0.D_op1[1]
.sym 107124 rvsoc.cpu0.D_op2[1]
.sym 107127 rvsoc.cpu0.D_op1[2]
.sym 107128 rvsoc.cpu0.D_op2[2]
.sym 107131 rvsoc.cpu0.D_op1[4]
.sym 107132 rvsoc.cpu0.D_op2[4]
.sym 107135 $abc$63009$new_ys__n11182_
.sym 107136 $abc$63009$new_ys__n11183_
.sym 107137 $abc$63009$new_ys__n11184_
.sym 107138 $abc$63009$new_ys__n11185_
.sym 107139 rvsoc.cpu0.D_op1[3]
.sym 107140 rvsoc.cpu0.D_op2[3]
.sym 107143 $abc$63009$new_ys__n12749_inv_
.sym 107144 $abc$63009$new_ys__n12747_inv_
.sym 107145 rvsoc.cpu0.D_op2[1]
.sym 107147 rvsoc.cpu0.D_op1[1]
.sym 107148 rvsoc.cpu0.D_op1[0]
.sym 107149 rvsoc.cpu0.D_op2[0]
.sym 107151 $abc$63009$new_n4707_
.sym 107152 $abc$63009$new_ys__n12665_inv_
.sym 107153 $abc$63009$new_n4855_
.sym 107154 $abc$63009$new_n4851_
.sym 107155 rvsoc.cpu0.D_op1[3]
.sym 107156 rvsoc.cpu0.D_op1[2]
.sym 107157 rvsoc.cpu0.D_op2[0]
.sym 107159 $abc$63009$new_ys__n12751_inv_
.sym 107160 $abc$63009$new_ys__n12749_inv_
.sym 107161 rvsoc.cpu0.D_op2[1]
.sym 107163 $abc$63009$new_ys__n12723_inv_
.sym 107164 $abc$63009$new_ys__n12719_inv_
.sym 107165 rvsoc.cpu0.D_op2[2]
.sym 107167 $abc$63009$new_ys__n12747_inv_
.sym 107168 rvsoc.cpu0.D_op2[1]
.sym 107171 rvsoc.cpu0.D_op2[3]
.sym 107172 $abc$63009$new_ys__n12693_inv_
.sym 107173 $abc$63009$new_n4105_
.sym 107174 $abc$63009$new_n4593_
.sym 107175 rvsoc.cpu0.D_op1[11]
.sym 107176 rvsoc.cpu0.D_op1[10]
.sym 107177 rvsoc.cpu0.D_op2[0]
.sym 107179 rvsoc.cpu0.D_op1[15]
.sym 107180 rvsoc.cpu0.D_op1[14]
.sym 107181 rvsoc.cpu0.D_op2[0]
.sym 107183 $abc$63009$new_ys__n12753_inv_
.sym 107184 $abc$63009$new_ys__n12751_inv_
.sym 107185 rvsoc.cpu0.D_op2[1]
.sym 107187 $abc$63009$new_ys__n12755_inv_
.sym 107188 $abc$63009$new_ys__n12753_inv_
.sym 107189 rvsoc.cpu0.D_op2[1]
.sym 107191 $abc$63009$new_ys__n12725_inv_
.sym 107192 $abc$63009$new_ys__n12721_inv_
.sym 107193 rvsoc.cpu0.D_op2[2]
.sym 107195 $abc$63009$new_ys__n12757_inv_
.sym 107196 $abc$63009$new_ys__n12755_inv_
.sym 107197 rvsoc.cpu0.D_op2[1]
.sym 107199 $abc$63009$new_ys__n12721_inv_
.sym 107200 $abc$63009$new_ys__n12717_inv_
.sym 107201 rvsoc.cpu0.D_op2[2]
.sym 107203 rvsoc.cpu0.D_op1[7]
.sym 107204 rvsoc.cpu0.D_op1[6]
.sym 107205 rvsoc.cpu0.D_op2[0]
.sym 107239 $PACKER_GND_NET
.sym 107247 rvsoc.data_adrs[3]
.sym 107248 rvsoc.code_adrs[3]
.sym 107249 $abc$63009$new_ys__n5894_
.sym 107251 rvsoc.data_adrs[2]
.sym 107252 $abc$63009$auto$simplemap.cc:309:simplemap_lut$30116[0]
.sym 107253 $abc$63009$new_ys__n5894_
.sym 107255 $abc$63009$new_ys__n5894_
.sym 107256 $abc$63009$new_ys__n11724_
.sym 107279 rvsoc.data_adrs[12]
.sym 107280 rvsoc.code_adrs[12]
.sym 107281 $abc$63009$new_ys__n5894_
.sym 107295 rvsoc.cpu0.D_rd[8]
.sym 107299 rvsoc.cpu0.D_rd[9]
.sym 107303 $PACKER_GND_NET
.sym 107307 $PACKER_GND_NET
.sym 107311 $PACKER_GND_NET
.sym 107323 $PACKER_GND_NET
.sym 107327 rvsoc.cpu0.E_rd[8]
.sym 107328 rvsoc.cpu0.E_rd[9]
.sym 107329 rvsoc.cpu0.E_rd[10]
.sym 107330 rvsoc.cpu0.E_rd[11]
.sym 107331 rvsoc.cpu0.D_rd[8]
.sym 107332 rvsoc.cpu0.D_rd[9]
.sym 107333 rvsoc.cpu0.D_rd[10]
.sym 107334 rvsoc.cpu0.D_rd[11]
.sym 107339 rvsoc.cpu0.F_insn_typ[8]
.sym 107340 rvsoc.cpu0.F_insn_typ[12]
.sym 107341 rvsoc.cpu0.F_insn_typ[5]
.sym 107342 rvsoc.cpu0.F_insn_typ[4]
.sym 107343 rvsoc.cpu0.F_insn_typ[8]
.sym 107347 rvsoc.cpu0.F_insn_typ[12]
.sym 107351 rvsoc.cpu0.F_insn_typ[10]
.sym 107359 $abc$63009$new_ys__n188_inv_
.sym 107360 $abc$63009$new_ys__n187_inv_
.sym 107367 rvsoc.cpu0.F_insn_typ[4]
.sym 107371 rvsoc.cpu0.F_insn_typ[2]
.sym 107379 $abc$63009$new_ys__n2341_inv_
.sym 107380 $abc$63009$new_ys__n11724_
.sym 107381 $abc$63009$new_ys__n2347_inv_
.sym 107382 $abc$63009$new_ys__n5894_
.sym 107387 rvsoc.cpu0.F_insn_typ[14]
.sym 107395 $abc$63009$new_ys__n2342_inv_
.sym 107396 $abc$63009$new_ys__n2493_inv_
.sym 107399 rvsoc.cpu0.F_insn_typ[5]
.sym 107403 rvsoc.cpu0.F_insn_typ[5]
.sym 107404 rvsoc.cpu0.F_insn_typ[1]
.sym 107405 $abc$63009$auto$rtlil.cc:1819:NotGate$62371
.sym 107407 rvsoc.cpu0.F_insn[8]
.sym 107411 $abc$63009$auto$rtlil.cc:1819:NotGate$62435
.sym 107412 $abc$63009$new_ys__n2703_inv_
.sym 107415 $abc$63009$new_ys__n2343_
.sym 107416 $abc$63009$new_ys__n2342_inv_
.sym 107419 $abc$63009$new_n2928_
.sym 107420 $abc$63009$new_n2952_
.sym 107421 $abc$63009$new_n2962_
.sym 107422 $abc$63009$new_n2885_
.sym 107423 rvsoc.cpu0.F_insn_typ[1]
.sym 107427 $abc$63009$new_n2928_
.sym 107428 $abc$63009$new_n2952_
.sym 107429 $abc$63009$new_n2962_
.sym 107430 $abc$63009$new_n2885_
.sym 107431 rvsoc.cpu0.F_insn[15]
.sym 107432 rvsoc.cpu0.F_insn[16]
.sym 107433 $abc$63009$new_n2864_
.sym 107435 rvsoc.uart0.div[30]
.sym 107436 rvsoc.uart0.status[30]
.sym 107437 rvsoc.data_adrs[2]
.sym 107438 rvsoc.data_adrs[3]
.sym 107439 $PACKER_GND_NET
.sym 107443 rvsoc.cpu0.F_insn[17]
.sym 107444 rvsoc.cpu0.F_insn[18]
.sym 107445 rvsoc.cpu0.F_insn[19]
.sym 107451 rvsoc.cpu0.F_insn[23]
.sym 107452 $abc$63009$new_ys__n2998_inv_
.sym 107453 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 107455 rvsoc.resetn
.sym 107459 $PACKER_GND_NET
.sym 107464 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]
.sym 107465 rvsoc.reset_cnt[0]
.sym 107469 rvsoc.reset_cnt[1]
.sym 107470 $auto$alumacc.cc:474:replace_alu$3172.C[1]
.sym 107473 rvsoc.reset_cnt[2]
.sym 107474 $auto$alumacc.cc:474:replace_alu$3172.C[2]
.sym 107477 rvsoc.reset_cnt[3]
.sym 107478 $auto$alumacc.cc:474:replace_alu$3172.C[3]
.sym 107481 rvsoc.reset_cnt[4]
.sym 107482 $auto$alumacc.cc:474:replace_alu$3172.C[4]
.sym 107485 rvsoc.reset_cnt[5]
.sym 107486 $auto$alumacc.cc:474:replace_alu$3172.C[5]
.sym 107487 $abc$63009$new_n2868_
.sym 107488 rvsoc.reset_cnt[5]
.sym 107489 rvsoc.reset_cnt[4]
.sym 107491 rvsoc.reset_cnt[3]
.sym 107492 rvsoc.reset_cnt[2]
.sym 107493 rvsoc.reset_cnt[1]
.sym 107494 rvsoc.reset_cnt[0]
.sym 107495 rvsoc.cpu0.sysregs[3][11]
.sym 107496 rvsoc.cpu0.sysregs[1][11]
.sym 107497 rvsoc.cpu0.D_insn[21]
.sym 107498 rvsoc.cpu0.D_insn_typ[8]
.sym 107499 $abc$63009$new_ys__n2802_
.sym 107500 $abc$63009$new_ys__n2807_
.sym 107503 rvsoc.uart0.cfg[8]
.sym 107504 rvsoc.uart0.status[8]
.sym 107505 $abc$63009$auto$rtlil.cc:1712:And$3922[20]
.sym 107506 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 107507 rvsoc.cpu0.F_insn[16]
.sym 107508 $abc$63009$new_ys__n2991_inv_
.sym 107509 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 107512 $abc$63009$auto$alumacc.cc:474:replace_alu$3172.AA[0]
.sym 107513 rvsoc.reset_cnt[0]
.sym 107515 rvsoc.data_wdata[12]
.sym 107516 $abc$63009$new_ys__n3517_
.sym 107517 $abc$63009$new_n3447_
.sym 107519 rvsoc.data_wdata[4]
.sym 107520 $abc$63009$new_ys__n3517_
.sym 107521 $abc$63009$new_n3415_
.sym 107523 $abc$63009$auto$rtlil.cc:1712:And$3922[17]
.sym 107524 $abc$63009$new_ys__n12144_inv_
.sym 107525 $abc$63009$auto$rtlil.cc:1819:NotGate$62921
.sym 107527 rvsoc.cpu0.sysregs[3][2]
.sym 107528 rvsoc.cpu0.sysregs[1][2]
.sym 107529 rvsoc.cpu0.D_insn[21]
.sym 107530 rvsoc.cpu0.D_insn_typ[8]
.sym 107531 rvsoc.cpu0.sysregs[3][6]
.sym 107532 rvsoc.cpu0.sysregs[1][6]
.sym 107533 rvsoc.cpu0.D_insn[21]
.sym 107534 rvsoc.cpu0.D_insn_typ[8]
.sym 107535 $abc$63009$auto$rtlil.cc:1712:And$3922[22]
.sym 107539 rvsoc.cpu0.sysregs[3][16]
.sym 107540 rvsoc.cpu0.sysregs[1][16]
.sym 107541 rvsoc.cpu0.D_insn[21]
.sym 107542 rvsoc.cpu0.D_insn_typ[8]
.sym 107543 rvsoc.cpu0.sysregs[0][16]
.sym 107544 rvsoc.cpu0.sysregs[1][16]
.sym 107545 rvsoc.cpu0.D_sysidx[1]
.sym 107546 $abc$63009$new_n5901_
.sym 107547 rvsoc.cpu0.sysregs[3][18]
.sym 107548 rvsoc.cpu0.sysregs[1][18]
.sym 107549 rvsoc.cpu0.D_insn[21]
.sym 107550 rvsoc.cpu0.D_insn_typ[8]
.sym 107551 $abc$63009$auto$rtlil.cc:1712:And$3922[23]
.sym 107555 $abc$63009$auto$rtlil.cc:1712:And$3922[19]
.sym 107559 $abc$63009$new_ys__n12442_inv_
.sym 107560 $abc$63009$auto$rtlil.cc:1712:And$3922[28]
.sym 107561 $abc$63009$new_n3343_
.sym 107563 rvsoc.cpu0.sysregs[2][22]
.sym 107564 rvsoc.cpu0.sysregs[3][22]
.sym 107565 rvsoc.cpu0.D_sysidx[0]
.sym 107566 rvsoc.cpu0.D_sysidx[1]
.sym 107567 rvsoc.data_wdata[7]
.sym 107568 $abc$63009$new_ys__n3517_
.sym 107569 $abc$63009$new_n3427_
.sym 107571 rvsoc.cpu0.E_next_pc[7]
.sym 107572 rvsoc.cpu0.E_actv_pc[7]
.sym 107573 $abc$63009$new_ys__n2493_inv_
.sym 107574 $abc$63009$new_n3311_
.sym 107575 $abc$63009$new_n3406_
.sym 107576 $abc$63009$auto$rtlil.cc:1712:And$3922[2]
.sym 107577 $abc$63009$new_n3343_
.sym 107579 $abc$63009$new_ys__n12421_inv_
.sym 107580 $abc$63009$auto$rtlil.cc:1712:And$3922[7]
.sym 107581 $abc$63009$new_n3343_
.sym 107583 $abc$63009$new_ys__n12444_inv_
.sym 107584 $abc$63009$auto$rtlil.cc:1712:And$3922[30]
.sym 107585 $abc$63009$new_n3343_
.sym 107587 rvsoc.data_wdata[28]
.sym 107588 $abc$63009$new_ys__n3517_
.sym 107589 $abc$63009$new_n3507_
.sym 107591 rvsoc.cpu0.sysregs[0][17]
.sym 107592 rvsoc.cpu0.sysregs[1][17]
.sym 107593 rvsoc.cpu0.D_sysidx[1]
.sym 107594 $abc$63009$new_n5905_
.sym 107595 rvsoc.cpu0.sysregs[2][17]
.sym 107596 rvsoc.cpu0.sysregs[3][17]
.sym 107597 rvsoc.cpu0.D_sysidx[1]
.sym 107598 rvsoc.cpu0.D_sysidx[0]
.sym 107599 rvsoc.cpu0.sysregs[0][9]
.sym 107600 rvsoc.cpu0.sysregs[1][9]
.sym 107601 rvsoc.cpu0.D_sysidx[1]
.sym 107602 $abc$63009$new_n5873_
.sym 107603 $abc$63009$auto$rtlil.cc:1712:And$3922[9]
.sym 107607 rvsoc.cpu0.sysregs[0][17]
.sym 107608 rvsoc.cpu0.sysregs[2][17]
.sym 107611 $abc$63009$auto$rtlil.cc:1712:And$3922[26]
.sym 107615 rvsoc.data_wdata[30]
.sym 107616 $abc$63009$new_ys__n3517_
.sym 107617 $abc$63009$new_n3515_
.sym 107619 rvsoc.cpu0.sysregs[2][9]
.sym 107620 rvsoc.cpu0.sysregs[3][9]
.sym 107621 rvsoc.cpu0.D_sysidx[1]
.sym 107622 rvsoc.cpu0.D_sysidx[0]
.sym 107623 $abc$63009$auto$rtlil.cc:1712:And$3922[14]
.sym 107627 $abc$63009$new_n3346_
.sym 107628 rvsoc.data_wdata[17]
.sym 107629 rvsoc.cpu0.E_op1[17]
.sym 107630 $abc$63009$new_n3348_
.sym 107631 $abc$63009$new_n3346_
.sym 107632 rvsoc.data_wdata[20]
.sym 107633 rvsoc.cpu0.E_op1[20]
.sym 107634 $abc$63009$new_n3348_
.sym 107635 $abc$63009$new_ys__n2204_inv_
.sym 107636 rvsoc.cpu0.E_insn_typ[10]
.sym 107639 rvsoc.cpu0.sysregs[3][7]
.sym 107640 rvsoc.cpu0.sysregs[1][7]
.sym 107641 rvsoc.cpu0.D_insn[21]
.sym 107642 rvsoc.cpu0.D_insn_typ[8]
.sym 107643 $abc$63009$auto$rtlil.cc:1712:And$3922[0]
.sym 107647 $abc$63009$new_n3346_
.sym 107648 rvsoc.data_wdata[19]
.sym 107649 rvsoc.cpu0.E_op1[19]
.sym 107650 $abc$63009$new_n3348_
.sym 107651 $abc$63009$new_n3346_
.sym 107652 rvsoc.data_wdata[21]
.sym 107653 rvsoc.cpu0.E_op1[21]
.sym 107654 $abc$63009$new_n3348_
.sym 107655 rvsoc.cpu0.sysregs[2][1]
.sym 107656 rvsoc.cpu0.sysregs[3][1]
.sym 107657 rvsoc.cpu0.D_sysidx[1]
.sym 107658 rvsoc.cpu0.D_sysidx[0]
.sym 107659 rvsoc.cpu0.E_next_pc[28]
.sym 107660 rvsoc.cpu0.E_actv_pc[28]
.sym 107661 $abc$63009$new_ys__n2493_inv_
.sym 107662 $abc$63009$new_n3311_
.sym 107663 rvsoc.cpu0.sysregs[0][23]
.sym 107664 rvsoc.cpu0.sysregs[1][23]
.sym 107665 rvsoc.cpu0.D_sysidx[0]
.sym 107667 rvsoc.data_wdata[30]
.sym 107671 rvsoc.cpu0.sysregs[2][23]
.sym 107672 rvsoc.cpu0.sysregs[3][23]
.sym 107673 rvsoc.cpu0.D_sysidx[0]
.sym 107675 rvsoc.data_wdata[9]
.sym 107679 $abc$63009$new_ys__n6090_inv_
.sym 107680 $abc$63009$new_ys__n6091_inv_
.sym 107681 rvsoc.cpu0.D_sysidx[1]
.sym 107682 rvsoc.cpu0.D_insn_typ[10]
.sym 107683 rvsoc.cpu0.sysregs[2][14]
.sym 107684 rvsoc.cpu0.sysregs[3][14]
.sym 107685 rvsoc.cpu0.D_sysidx[1]
.sym 107686 rvsoc.cpu0.D_sysidx[0]
.sym 107687 rvsoc.cpu0.sysregs[0][8]
.sym 107688 rvsoc.cpu0.sysregs[1][8]
.sym 107689 rvsoc.cpu0.D_sysidx[1]
.sym 107690 rvsoc.cpu0.D_sysidx[0]
.sym 107691 $abc$63009$new_ys__n1872_inv_
.sym 107692 $abc$63009$new_ys__n5441_inv_
.sym 107693 $abc$63009$new_n4466_
.sym 107695 $abc$63009$new_ys__n6114_inv_
.sym 107696 $abc$63009$new_ys__n6115_inv_
.sym 107697 rvsoc.cpu0.D_sysidx[1]
.sym 107698 rvsoc.cpu0.D_insn_typ[10]
.sym 107699 rvsoc.cpu0.sysregs[2][19]
.sym 107700 rvsoc.cpu0.sysregs[3][19]
.sym 107701 rvsoc.cpu0.D_sysidx[1]
.sym 107702 rvsoc.cpu0.D_sysidx[0]
.sym 107703 rvsoc.cpu0.sysregs[0][19]
.sym 107704 rvsoc.cpu0.sysregs[1][19]
.sym 107705 rvsoc.cpu0.D_sysidx[1]
.sym 107706 $abc$63009$new_n5909_
.sym 107707 rvsoc.cpu0.F_actv_pc[31]
.sym 107711 rvsoc.cpu0.D_op2[13]
.sym 107712 rvsoc.cpu0.D_op2[5]
.sym 107713 $abc$63009$new_ys__n6254_
.sym 107715 rvsoc.cpu0.D_actv_pc[13]
.sym 107716 $abc$63009$new_ys__n1880_inv_
.sym 107717 $abc$63009$new_ys__n1682_
.sym 107718 $abc$63009$new_n4465_
.sym 107719 rvsoc.cpu0.sysregs[2][30]
.sym 107720 rvsoc.cpu0.sysregs[3][30]
.sym 107721 rvsoc.cpu0.D_sysidx[0]
.sym 107722 rvsoc.cpu0.D_sysidx[1]
.sym 107723 rvsoc.code_adrs[31]
.sym 107727 rvsoc.cpu0.sysregs[0][26]
.sym 107728 rvsoc.cpu0.sysregs[1][26]
.sym 107729 rvsoc.cpu0.D_sysidx[0]
.sym 107731 $abc$63009$new_ys__n6099_inv_
.sym 107732 $abc$63009$new_ys__n6100_inv_
.sym 107733 rvsoc.cpu0.D_sysidx[1]
.sym 107734 rvsoc.cpu0.D_insn_typ[10]
.sym 107735 $abc$63009$new_ys__n6254_
.sym 107736 rvsoc.cpu0.D_op2[0]
.sym 107737 $abc$63009$new_ys__n1383_inv_
.sym 107738 $abc$63009$new_ys__n1872_inv_
.sym 107739 rvsoc.cpu0.D_op2[8]
.sym 107740 rvsoc.cpu0.D_funct3[0]
.sym 107741 rvsoc.cpu0.D_op2[24]
.sym 107742 rvsoc.cpu0.D_funct3[1]
.sym 107743 rvsoc.code_adrs[27]
.sym 107747 $abc$63009$new_ys__n6080_
.sym 107748 rvsoc.cpu0.D_insn_typ[10]
.sym 107749 $abc$63009$new_n5911_
.sym 107750 $abc$63009$new_n4605_
.sym 107751 rvsoc.cpu0.D_next_pc[11]
.sym 107752 $abc$63009$new_ys__n10983_inv_
.sym 107753 $abc$63009$new_ys__n1717_
.sym 107754 $abc$63009$new_ys__n1716_inv_
.sym 107755 rvsoc.cpu0.D_op2[11]
.sym 107756 rvsoc.cpu0.D_op2[3]
.sym 107757 $abc$63009$new_ys__n1872_inv_
.sym 107758 $abc$63009$new_ys__n6254_
.sym 107759 $abc$63009$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 107760 $abc$63009$new_ys__n562_
.sym 107761 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$53677[0]
.sym 107763 rvsoc.cpu0.D_op2[14]
.sym 107764 rvsoc.cpu0.D_funct3[0]
.sym 107765 rvsoc.cpu0.D_op2[30]
.sym 107766 rvsoc.cpu0.D_funct3[1]
.sym 107767 $abc$63009$new_ys__n6254_
.sym 107768 rvsoc.cpu0.D_op2[6]
.sym 107769 $abc$63009$new_ys__n1401_inv_
.sym 107770 $abc$63009$new_ys__n1872_inv_
.sym 107771 rvsoc.uart0.rx_divcnt[9]
.sym 107775 $abc$63009$new_n4843_
.sym 107776 $abc$63009$new_n4844_
.sym 107777 rvsoc.cpu0.D_insn_typ[10]
.sym 107778 $abc$63009$new_ys__n1432_
.sym 107779 $abc$63009$new_n4897_
.sym 107780 uart_tx
.sym 107781 rvsoc.uart0.txbfr[1]
.sym 107782 $abc$63009$new_n4899_
.sym 107783 $abc$63009$new_ys__n6254_
.sym 107784 rvsoc.cpu0.D_op2[4]
.sym 107785 $abc$63009$new_ys__n1395_inv_
.sym 107786 $abc$63009$new_ys__n1872_inv_
.sym 107787 rvsoc.cpu0.D_insn_typ[5]
.sym 107788 rvsoc.cpu0.D_insn_typ[1]
.sym 107789 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[23]
.sym 107790 $abc$63009$new_n3276_
.sym 107791 rvsoc.cpu0.D_insn_typ[0]
.sym 107792 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[22]
.sym 107793 rvsoc.cpu0.D_insn_typ[4]
.sym 107794 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[22]
.sym 107795 rvsoc.cpu0.D_next_pc[30]
.sym 107796 $abc$63009$new_ys__n10983_inv_
.sym 107797 $abc$63009$new_n4846_
.sym 107799 rvsoc.cpu0.D_op2[12]
.sym 107800 rvsoc.cpu0.D_funct3[0]
.sym 107801 rvsoc.cpu0.D_op2[28]
.sym 107802 rvsoc.cpu0.D_funct3[1]
.sym 107803 rvsoc.cpu0.D_insn_typ[5]
.sym 107804 rvsoc.cpu0.D_insn_typ[1]
.sym 107805 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[22]
.sym 107806 $abc$63009$new_n3274_
.sym 107807 rvsoc.data_adrs[23]
.sym 107808 rvsoc.data_adrs[22]
.sym 107809 rvsoc.data_adrs[21]
.sym 107810 rvsoc.data_adrs[20]
.sym 107811 rvsoc.cpu0.D_insn_typ[0]
.sym 107812 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[18]
.sym 107813 rvsoc.cpu0.D_insn_typ[4]
.sym 107814 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[18]
.sym 107815 rvsoc.cpu0.add_op12[3]
.sym 107819 rvsoc.cpu0.D_op2[30]
.sym 107823 rvsoc.cpu0.add_op12[17]
.sym 107827 rvsoc.cpu0.D_insn_typ[0]
.sym 107828 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[27]
.sym 107829 rvsoc.cpu0.D_insn_typ[4]
.sym 107830 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[27]
.sym 107831 rvsoc.cpu0.add_op12[1]
.sym 107835 rvsoc.cpu0.E_add12[17]
.sym 107836 rvsoc.cpu0.E_op1[17]
.sym 107837 rvsoc.cpu0.E_op1[31]
.sym 107839 rvsoc.cpu0.D_actv_pc[30]
.sym 107840 $abc$63009$new_ys__n1880_inv_
.sym 107841 $abc$63009$new_n4845_
.sym 107842 $abc$63009$new_n4840_
.sym 107843 rvsoc.cpu0.add_op12[31]
.sym 107847 $abc$63009$new_n3943_
.sym 107848 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[9]
.sym 107851 $abc$63009$new_ys__n6254_
.sym 107852 rvsoc.cpu0.D_op2[2]
.sym 107853 $abc$63009$new_ys__n1389_inv_
.sym 107854 $abc$63009$new_ys__n1872_inv_
.sym 107855 $abc$63009$new_ys__n6254_
.sym 107856 rvsoc.cpu0.D_op2[7]
.sym 107857 $abc$63009$new_ys__n1404_inv_
.sym 107858 $abc$63009$new_ys__n1872_inv_
.sym 107859 $abc$63009$new_n3943_
.sym 107860 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[21]
.sym 107863 rvsoc.cpu0.D_actv_pc[31]
.sym 107864 $abc$63009$new_ys__n1880_inv_
.sym 107865 $abc$63009$new_ys__n1417_
.sym 107867 rvsoc.cpu0.D_op2[10]
.sym 107868 rvsoc.cpu0.D_funct3[0]
.sym 107869 rvsoc.cpu0.D_op2[26]
.sym 107870 rvsoc.cpu0.D_funct3[1]
.sym 107871 rvsoc.cpu0.D_funct3[0]
.sym 107872 rvsoc.cpu0.D_op2[15]
.sym 107873 rvsoc.cpu0.D_op2[31]
.sym 107874 rvsoc.cpu0.D_funct3[1]
.sym 107875 rvsoc.cpu0.E_op1[31]
.sym 107876 rvsoc.cpu0.E_add12[31]
.sym 107880 rvsoc.cpu0.D_op1[0]
.sym 107881 rvsoc.cpu0.D_op2[0]
.sym 107884 rvsoc.cpu0.D_op1[1]
.sym 107885 rvsoc.cpu0.D_op2[1]
.sym 107886 $auto$alumacc.cc:474:replace_alu$3227.C[1]
.sym 107888 rvsoc.cpu0.D_op1[2]
.sym 107889 rvsoc.cpu0.D_op2[2]
.sym 107890 $auto$alumacc.cc:474:replace_alu$3227.C[2]
.sym 107892 rvsoc.cpu0.D_op1[3]
.sym 107893 rvsoc.cpu0.D_op2[3]
.sym 107894 $auto$alumacc.cc:474:replace_alu$3227.C[3]
.sym 107896 rvsoc.cpu0.D_op1[4]
.sym 107897 rvsoc.cpu0.D_op2[4]
.sym 107898 $auto$alumacc.cc:474:replace_alu$3227.C[4]
.sym 107900 rvsoc.cpu0.D_op1[5]
.sym 107901 rvsoc.cpu0.D_op2[5]
.sym 107902 $auto$alumacc.cc:474:replace_alu$3227.C[5]
.sym 107904 rvsoc.cpu0.D_op1[6]
.sym 107905 rvsoc.cpu0.D_op2[6]
.sym 107906 $auto$alumacc.cc:474:replace_alu$3227.C[6]
.sym 107908 rvsoc.cpu0.D_op1[7]
.sym 107909 rvsoc.cpu0.D_op2[7]
.sym 107910 $auto$alumacc.cc:474:replace_alu$3227.C[7]
.sym 107912 rvsoc.cpu0.D_op1[8]
.sym 107913 rvsoc.cpu0.D_op2[8]
.sym 107914 $auto$alumacc.cc:474:replace_alu$3227.C[8]
.sym 107916 rvsoc.cpu0.D_op1[9]
.sym 107917 rvsoc.cpu0.D_op2[9]
.sym 107918 $auto$alumacc.cc:474:replace_alu$3227.C[9]
.sym 107920 rvsoc.cpu0.D_op1[10]
.sym 107921 rvsoc.cpu0.D_op2[10]
.sym 107922 $auto$alumacc.cc:474:replace_alu$3227.C[10]
.sym 107924 rvsoc.cpu0.D_op1[11]
.sym 107925 rvsoc.cpu0.D_op2[11]
.sym 107926 $auto$alumacc.cc:474:replace_alu$3227.C[11]
.sym 107928 rvsoc.cpu0.D_op1[12]
.sym 107929 rvsoc.cpu0.D_op2[12]
.sym 107930 $auto$alumacc.cc:474:replace_alu$3227.C[12]
.sym 107932 rvsoc.cpu0.D_op1[13]
.sym 107933 rvsoc.cpu0.D_op2[13]
.sym 107934 $auto$alumacc.cc:474:replace_alu$3227.C[13]
.sym 107936 rvsoc.cpu0.D_op1[14]
.sym 107937 rvsoc.cpu0.D_op2[14]
.sym 107938 $auto$alumacc.cc:474:replace_alu$3227.C[14]
.sym 107940 rvsoc.cpu0.D_op1[15]
.sym 107941 rvsoc.cpu0.D_op2[15]
.sym 107942 $auto$alumacc.cc:474:replace_alu$3227.C[15]
.sym 107944 rvsoc.cpu0.D_op1[16]
.sym 107945 rvsoc.cpu0.D_op2[16]
.sym 107946 $auto$alumacc.cc:474:replace_alu$3227.C[16]
.sym 107948 rvsoc.cpu0.D_op1[17]
.sym 107949 rvsoc.cpu0.D_op2[17]
.sym 107950 $auto$alumacc.cc:474:replace_alu$3227.C[17]
.sym 107952 rvsoc.cpu0.D_op1[18]
.sym 107953 rvsoc.cpu0.D_op2[18]
.sym 107954 $auto$alumacc.cc:474:replace_alu$3227.C[18]
.sym 107956 rvsoc.cpu0.D_op1[19]
.sym 107957 rvsoc.cpu0.D_op2[19]
.sym 107958 $auto$alumacc.cc:474:replace_alu$3227.C[19]
.sym 107960 rvsoc.cpu0.D_op1[20]
.sym 107961 rvsoc.cpu0.D_op2[20]
.sym 107962 $auto$alumacc.cc:474:replace_alu$3227.C[20]
.sym 107964 rvsoc.cpu0.D_op1[21]
.sym 107965 rvsoc.cpu0.D_op2[21]
.sym 107966 $auto$alumacc.cc:474:replace_alu$3227.C[21]
.sym 107968 rvsoc.cpu0.D_op1[22]
.sym 107969 rvsoc.cpu0.D_op2[22]
.sym 107970 $auto$alumacc.cc:474:replace_alu$3227.C[22]
.sym 107972 rvsoc.cpu0.D_op1[23]
.sym 107973 rvsoc.cpu0.D_op2[23]
.sym 107974 $auto$alumacc.cc:474:replace_alu$3227.C[23]
.sym 107976 rvsoc.cpu0.D_op1[24]
.sym 107977 rvsoc.cpu0.D_op2[24]
.sym 107978 $auto$alumacc.cc:474:replace_alu$3227.C[24]
.sym 107980 rvsoc.cpu0.D_op1[25]
.sym 107981 rvsoc.cpu0.D_op2[25]
.sym 107982 $auto$alumacc.cc:474:replace_alu$3227.C[25]
.sym 107984 rvsoc.cpu0.D_op1[26]
.sym 107985 rvsoc.cpu0.D_op2[26]
.sym 107986 $auto$alumacc.cc:474:replace_alu$3227.C[26]
.sym 107988 rvsoc.cpu0.D_op1[27]
.sym 107989 rvsoc.cpu0.D_op2[27]
.sym 107990 $auto$alumacc.cc:474:replace_alu$3227.C[27]
.sym 107992 rvsoc.cpu0.D_op1[28]
.sym 107993 rvsoc.cpu0.D_op2[28]
.sym 107994 $auto$alumacc.cc:474:replace_alu$3227.C[28]
.sym 107996 rvsoc.cpu0.D_op1[29]
.sym 107997 rvsoc.cpu0.D_op2[29]
.sym 107998 $auto$alumacc.cc:474:replace_alu$3227.C[29]
.sym 108000 rvsoc.cpu0.D_op1[30]
.sym 108001 rvsoc.cpu0.D_op2[30]
.sym 108002 $auto$alumacc.cc:474:replace_alu$3227.C[30]
.sym 108004 rvsoc.cpu0.D_op1[31]
.sym 108005 rvsoc.cpu0.D_op2[31]
.sym 108006 $auto$alumacc.cc:474:replace_alu$3227.C[31]
.sym 108007 $abc$63009$new_ys__n1226_
.sym 108008 $abc$63009$new_n4220_
.sym 108009 $abc$63009$new_ys__n1873_inv_
.sym 108010 $abc$63009$new_n4228_
.sym 108011 rvsoc.cpu0.cpu_rs2[15]
.sym 108012 rvsoc.data_wdata[15]
.sym 108013 $abc$63009$new_ys__n2827_
.sym 108014 $abc$63009$new_n3616_
.sym 108015 $abc$63009$new_n4104_
.sym 108016 $abc$63009$new_ys__n12665_inv_
.sym 108017 $abc$63009$new_ys__n1098_
.sym 108018 $abc$63009$new_n4511_
.sym 108019 rvsoc.cpu0.add_op12[31]
.sym 108020 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[31]
.sym 108021 $abc$63009$new_ys__n3769_
.sym 108022 $abc$63009$new_ys__n2350_inv_
.sym 108023 $abc$63009$new_ys__n1274_
.sym 108024 $abc$63009$new_ys__n11538_
.sym 108025 $abc$63009$new_ys__n1091_
.sym 108026 $abc$63009$new_n4505_
.sym 108027 $abc$63009$new_ys__n1275_
.sym 108028 $abc$63009$new_ys__n1272_
.sym 108029 rvsoc.cpu0.D_op1[15]
.sym 108030 rvsoc.cpu0.D_op2[15]
.sym 108031 $abc$63009$new_ys__n1116_
.sym 108032 $abc$63009$new_n4456_
.sym 108033 $abc$63009$new_ys__n1873_inv_
.sym 108034 $abc$63009$new_n4464_
.sym 108035 rvsoc.cpu0.add_op12[19]
.sym 108036 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[19]
.sym 108037 $abc$63009$new_ys__n3769_
.sym 108038 $abc$63009$new_ys__n2350_inv_
.sym 108039 rvsoc.cpu0.cpu_rs1[7]
.sym 108040 rvsoc.data_wdata[7]
.sym 108041 $abc$63009$new_ys__n2828_
.sym 108043 $abc$63009$new_ys__n1271_
.sym 108044 rvsoc.cpu0.D_op1[11]
.sym 108045 rvsoc.cpu0.D_op2[11]
.sym 108047 $abc$63009$new_ys__n1274_
.sym 108048 $abc$63009$new_ys__n11534_
.sym 108049 $abc$63009$new_ys__n1135_
.sym 108050 $abc$63009$new_n4408_
.sym 108051 $abc$63009$new_ys__n1271_
.sym 108052 rvsoc.cpu0.D_op1[15]
.sym 108053 rvsoc.cpu0.D_op2[15]
.sym 108055 rvsoc.cpu0.cpu_rs1[11]
.sym 108056 rvsoc.data_wdata[11]
.sym 108057 $abc$63009$new_ys__n2828_
.sym 108059 rvsoc.cpu0.cpu_rs1[8]
.sym 108060 rvsoc.data_wdata[8]
.sym 108061 $abc$63009$new_ys__n2828_
.sym 108063 rvsoc.cpu0.cpu_rs1[10]
.sym 108064 rvsoc.data_wdata[10]
.sym 108065 $abc$63009$new_ys__n2828_
.sym 108067 rvsoc.cpu0.cpu_rs1[12]
.sym 108068 rvsoc.data_wdata[12]
.sym 108069 $abc$63009$new_ys__n2828_
.sym 108071 rvsoc.cpu0.cpu_rs1[2]
.sym 108072 rvsoc.data_wdata[2]
.sym 108073 $abc$63009$new_ys__n2828_
.sym 108075 rvsoc.cpu0.D_op1[27]
.sym 108076 rvsoc.cpu0.D_op2[27]
.sym 108079 rvsoc.cpu0.D_op1[31]
.sym 108080 rvsoc.cpu0.D_op2[31]
.sym 108083 $abc$63009$new_ys__n11208_
.sym 108084 $abc$63009$new_ys__n11210_
.sym 108085 $abc$63009$new_ys__n11211_
.sym 108086 $abc$63009$new_ys__n11212_
.sym 108087 rvsoc.cpu0.cpu_rs1[1]
.sym 108088 rvsoc.data_wdata[1]
.sym 108089 $abc$63009$new_ys__n2828_
.sym 108091 rvsoc.cpu0.cpu_rs1[13]
.sym 108092 rvsoc.data_wdata[13]
.sym 108093 $abc$63009$new_ys__n2828_
.sym 108095 rvsoc.cpu0.D_op2[2]
.sym 108096 $abc$63009$new_ys__n12715_
.sym 108097 $abc$63009$new_ys__n12691_inv_
.sym 108098 rvsoc.cpu0.D_op2[3]
.sym 108099 rvsoc.cpu0.cpu_rs1[9]
.sym 108100 rvsoc.data_wdata[9]
.sym 108101 $abc$63009$new_ys__n2828_
.sym 108103 rvsoc.cpu0.D_op2[4]
.sym 108104 $abc$63009$new_ys__n12691_inv_
.sym 108105 $abc$63009$new_ys__n12651_
.sym 108107 rvsoc.cpu0.D_op2[2]
.sym 108108 rvsoc.cpu0.D_op2[3]
.sym 108109 $abc$63009$new_ys__n12715_
.sym 108111 $abc$63009$new_ys__n5415_inv_
.sym 108112 $abc$63009$new_ys__n1873_inv_
.sym 108113 $abc$63009$new_n5912_
.sym 108115 rvsoc.cpu0.D_op1[19]
.sym 108116 rvsoc.cpu0.D_op2[19]
.sym 108117 $abc$63009$new_ys__n1272_
.sym 108118 $abc$63009$new_n4598_
.sym 108119 $abc$63009$new_ys__n1271_
.sym 108120 $abc$63009$new_ys__n1275_
.sym 108121 rvsoc.cpu0.D_op1[19]
.sym 108122 rvsoc.cpu0.D_op2[19]
.sym 108123 $abc$63009$new_ys__n1050_
.sym 108124 $abc$63009$new_ys__n1053_
.sym 108125 $abc$63009$new_ys__n1054_
.sym 108126 $abc$63009$new_n4597_
.sym 108127 $abc$63009$new_ys__n12699_inv_
.sym 108128 $abc$63009$new_n4549_
.sym 108129 $abc$63009$new_n4083_
.sym 108130 $abc$63009$new_n4105_
.sym 108131 $abc$63009$new_n4526_
.sym 108132 $abc$63009$new_ys__n12843_
.sym 108133 $abc$63009$new_ys__n922_
.sym 108134 $abc$63009$new_n4852_
.sym 108135 rvsoc.cpu0.D_op1[24]
.sym 108136 rvsoc.cpu0.D_op1[23]
.sym 108137 rvsoc.cpu0.D_op2[0]
.sym 108139 rvsoc.cpu0.D_op1[30]
.sym 108140 rvsoc.cpu0.D_op1[29]
.sym 108141 rvsoc.cpu0.D_op2[1]
.sym 108142 rvsoc.cpu0.D_op2[0]
.sym 108143 $abc$63009$new_ys__n12774_inv_
.sym 108144 rvsoc.cpu0.D_op2[1]
.sym 108147 rvsoc.cpu0.D_op1[9]
.sym 108148 rvsoc.cpu0.D_op1[8]
.sym 108149 rvsoc.cpu0.D_op2[0]
.sym 108151 rvsoc.cpu0.D_op1[22]
.sym 108152 rvsoc.cpu0.D_op1[21]
.sym 108153 rvsoc.cpu0.D_op2[0]
.sym 108155 rvsoc.cpu0.D_op1[28]
.sym 108156 rvsoc.cpu0.D_op1[27]
.sym 108157 rvsoc.cpu0.D_op2[0]
.sym 108159 rvsoc.cpu0.D_op1[26]
.sym 108160 rvsoc.cpu0.D_op1[25]
.sym 108161 rvsoc.cpu0.D_op2[0]
.sym 108163 $abc$63009$new_n4835_
.sym 108164 $abc$63009$new_n4836_
.sym 108165 $abc$63009$new_ys__n12740_inv_
.sym 108166 rvsoc.cpu0.D_op2[2]
.sym 108171 $abc$63009$new_ys__n12770_inv_
.sym 108172 $abc$63009$new_ys__n12768_inv_
.sym 108173 rvsoc.cpu0.D_op2[1]
.sym 108175 $abc$63009$new_ys__n12772_inv_
.sym 108176 $abc$63009$new_ys__n12770_inv_
.sym 108177 rvsoc.cpu0.D_op2[1]
.sym 108187 $abc$63009$new_ys__n12742_inv_
.sym 108188 $abc$63009$new_ys__n12738_inv_
.sym 108189 rvsoc.cpu0.D_op2[2]
.sym 108191 $abc$63009$new_ys__n12774_inv_
.sym 108192 $abc$63009$new_ys__n12772_inv_
.sym 108193 rvsoc.cpu0.D_op2[1]
.sym 108203 rvsoc.data_adrs[7]
.sym 108204 rvsoc.code_adrs[7]
.sym 108205 $abc$63009$new_ys__n5894_
.sym 108207 rvsoc.data_adrs[5]
.sym 108208 rvsoc.code_adrs[5]
.sym 108209 $abc$63009$new_ys__n5894_
.sym 108223 rvsoc.data_adrs[11]
.sym 108224 rvsoc.code_adrs[11]
.sym 108225 $abc$63009$new_ys__n5894_
.sym 108235 rvsoc.data_adrs[10]
.sym 108236 rvsoc.code_adrs[10]
.sym 108237 $abc$63009$new_ys__n5894_
.sym 108267 rvsoc.cpu0.D_insn_typ[9]
.sym 108279 rvsoc.cpu0.D_insn_typ[7]
.sym 108287 rvsoc.cpu0.D_insn_typ[11]
.sym 108291 rvsoc.cpu0.E_insn_typ[7]
.sym 108292 rvsoc.cpu0.E_insn_typ[9]
.sym 108293 rvsoc.cpu0.E_insn_typ[10]
.sym 108294 rvsoc.cpu0.E_insn_typ[11]
.sym 108295 rvsoc.cpu0.D_insn_typ[12]
.sym 108299 rvsoc.cpu0.D_insn_typ[13]
.sym 108303 rvsoc.cpu0.D_insn_typ[14]
.sym 108307 $abc$63009$new_n2889_
.sym 108308 $abc$63009$new_n2890_
.sym 108311 rvsoc.cpu0.D_insn_typ[8]
.sym 108315 rvsoc.cpu0.D_insn_typ[15]
.sym 108319 rvsoc.cpu0.E_insn_typ[12]
.sym 108320 rvsoc.cpu0.E_insn_typ[13]
.sym 108321 rvsoc.cpu0.E_insn_typ[14]
.sym 108322 rvsoc.cpu0.E_insn_typ[15]
.sym 108323 rvsoc.cpu0.D_insn_typ[10]
.sym 108331 rvsoc.cpu0.F_insn_typ[1]
.sym 108332 rvsoc.cpu0.F_insn_typ[0]
.sym 108333 $abc$63009$new_ys__n2681_inv_
.sym 108334 $abc$63009$new_n2973_
.sym 108335 $abc$63009$new_ys__n2511_inv_
.sym 108336 $abc$63009$new_n2888_
.sym 108337 $abc$63009$new_ys__n11180_inv_
.sym 108338 rvsoc.resetn
.sym 108339 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[0]
.sym 108340 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[1]
.sym 108341 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[2]
.sym 108342 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[3]
.sym 108343 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[0]
.sym 108344 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[1]
.sym 108345 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[3]
.sym 108346 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[2]
.sym 108347 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[1]
.sym 108348 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[2]
.sym 108349 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[3]
.sym 108350 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[0]
.sym 108359 $abc$63009$new_ys__n5881_
.sym 108360 $abc$63009$new_ys__n2493_inv_
.sym 108361 rvsoc.data_wst[0]
.sym 108362 $abc$63009$new_ys__n11721_
.sym 108363 rvsoc.cpu0.D_insn_typ[0]
.sym 108364 rvsoc.cpu0.D_insn_typ[1]
.sym 108365 $abc$63009$new_ys__n1872_inv_
.sym 108367 rvsoc.cpu0.D_insn_typ[4]
.sym 108368 rvsoc.cpu0.D_insn_typ[5]
.sym 108379 rvsoc.cpu0.F_insn_typ[0]
.sym 108391 $abc$63009$new_ys__n2342_inv_
.sym 108392 $abc$63009$new_ys__n11684_
.sym 108395 rvsoc.data_adrs[2]
.sym 108396 rvsoc.data_adrs[3]
.sym 108399 $abc$63009$new_ys__n5881_
.sym 108400 $abc$63009$new_ys__n2493_inv_
.sym 108401 $abc$63009$new_ys__n11721_
.sym 108402 rvsoc.data_wst[2]
.sym 108403 rvsoc.cpu0.F_insn[18]
.sym 108404 $abc$63009$new_ys__n2993_inv_
.sym 108405 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 108407 rvsoc.data_adrs[11]
.sym 108408 rvsoc.code_adrs[11]
.sym 108409 $abc$63009$new_ys__n5881_
.sym 108411 rvsoc.data_adrs[2]
.sym 108412 $abc$63009$auto$simplemap.cc:309:simplemap_lut$30116[0]
.sym 108413 $abc$63009$new_ys__n5881_
.sym 108415 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$53677[0]
.sym 108419 $abc$63009$new_ys__n2269_
.sym 108420 $abc$63009$new_ys__n2264_
.sym 108421 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$53677[0]
.sym 108422 rvsoc.resetn
.sym 108423 rvsoc.cpu0.F_insn[27]
.sym 108424 $abc$63009$new_ys__n3000_inv_
.sym 108425 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 108427 rvsoc.cpu0.F_insn[31]
.sym 108428 $abc$63009$new_ys__n3004_inv_
.sym 108429 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 108431 rvsoc.cpu0.F_insn[29]
.sym 108435 rvsoc.cpu0.F_insn[30]
.sym 108439 rvsoc.cpu0.F_insn[15]
.sym 108440 $abc$63009$new_ys__n2990_inv_
.sym 108441 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 108443 rvsoc.cpu0.F_insn[15]
.sym 108447 rvsoc.cpu0.F_insn[27]
.sym 108451 rvsoc.cpu0.F_insn[30]
.sym 108452 $abc$63009$new_ys__n3003_inv_
.sym 108453 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 108455 rvsoc.cpu0.sysregs[3][4]
.sym 108456 rvsoc.cpu0.sysregs[1][4]
.sym 108457 rvsoc.cpu0.D_insn[21]
.sym 108458 rvsoc.cpu0.D_insn_typ[8]
.sym 108459 $abc$63009$new_ys__n9815_inv_
.sym 108460 $abc$63009$new_n3311_
.sym 108461 $abc$63009$new_ys__n3517_
.sym 108462 rvsoc.data_wdata[1]
.sym 108463 $abc$63009$auto$rtlil.cc:1712:And$3922[4]
.sym 108467 $abc$63009$auto$rtlil.cc:1712:And$3922[11]
.sym 108471 rvsoc.cpu0.sysregs[3][1]
.sym 108472 rvsoc.cpu0.sysregs[1][1]
.sym 108473 rvsoc.cpu0.D_insn[21]
.sym 108474 rvsoc.cpu0.D_insn_typ[8]
.sym 108475 rvsoc.cpu0.sysregs[3][29]
.sym 108476 rvsoc.cpu0.sysregs[1][29]
.sym 108477 rvsoc.cpu0.D_insn[21]
.sym 108478 rvsoc.cpu0.D_insn_typ[8]
.sym 108479 $abc$63009$auto$rtlil.cc:1712:And$3922[3]
.sym 108483 $abc$63009$auto$rtlil.cc:1712:And$3922[8]
.sym 108487 $abc$63009$auto$rtlil.cc:1712:And$3922[18]
.sym 108491 $abc$63009$auto$rtlil.cc:1712:And$3922[16]
.sym 108495 $abc$63009$auto$rtlil.cc:1712:And$3922[23]
.sym 108499 $abc$63009$auto$rtlil.cc:1712:And$3922[19]
.sym 108503 $abc$63009$auto$rtlil.cc:1712:And$3922[5]
.sym 108507 $abc$63009$auto$rtlil.cc:1712:And$3922[6]
.sym 108511 $abc$63009$auto$rtlil.cc:1819:NotGate$62857
.sym 108512 rvsoc.resetn
.sym 108515 rvsoc.cpu0.E_sysidx[1]
.sym 108516 $abc$63009$new_n2870_
.sym 108517 rvsoc.cpu0.E_sysidx[0]
.sym 108519 $abc$63009$auto$rtlil.cc:1712:And$3922[27]
.sym 108523 $abc$63009$auto$rtlil.cc:1712:And$3922[28]
.sym 108527 $abc$63009$auto$rtlil.cc:1712:And$3922[1]
.sym 108531 $abc$63009$auto$rtlil.cc:1712:And$3922[29]
.sym 108535 $abc$63009$auto$rtlil.cc:1712:And$3922[25]
.sym 108539 $abc$63009$auto$rtlil.cc:1712:And$3922[13]
.sym 108543 $abc$63009$auto$rtlil.cc:1712:And$3922[31]
.sym 108547 $abc$63009$auto$rtlil.cc:1712:And$3922[24]
.sym 108551 $abc$63009$new_ys__n12427_inv_
.sym 108552 $abc$63009$auto$rtlil.cc:1712:And$3922[13]
.sym 108553 $abc$63009$new_n3343_
.sym 108555 $abc$63009$new_ys__n12433_inv_
.sym 108556 $abc$63009$auto$rtlil.cc:1712:And$3922[19]
.sym 108557 $abc$63009$new_n3343_
.sym 108559 $abc$63009$new_ys__n12429_inv_
.sym 108560 $abc$63009$auto$rtlil.cc:1712:And$3922[15]
.sym 108561 $abc$63009$new_n3343_
.sym 108563 $abc$63009$new_n3490_
.sym 108564 $abc$63009$auto$rtlil.cc:1712:And$3922[24]
.sym 108565 $abc$63009$new_n3343_
.sym 108567 $abc$63009$new_ys__n12445_inv_
.sym 108568 $abc$63009$auto$rtlil.cc:1712:And$3922[31]
.sym 108569 $abc$63009$new_n3343_
.sym 108571 $abc$63009$new_ys__n12441_inv_
.sym 108572 $abc$63009$auto$rtlil.cc:1712:And$3922[27]
.sym 108573 $abc$63009$new_n3343_
.sym 108575 $abc$63009$new_n3402_
.sym 108576 $abc$63009$auto$rtlil.cc:1712:And$3922[1]
.sym 108577 $abc$63009$new_n3343_
.sym 108579 $abc$63009$new_n3510_
.sym 108580 $abc$63009$auto$rtlil.cc:1712:And$3922[29]
.sym 108581 $abc$63009$new_n3343_
.sym 108583 rvsoc.data_wdata[13]
.sym 108584 $abc$63009$new_ys__n3517_
.sym 108585 $abc$63009$new_n3451_
.sym 108587 rvsoc.cpu0.D_next_pc[7]
.sym 108591 rvsoc.cpu0.D_actv_pc[13]
.sym 108595 rvsoc.cpu0.D_next_pc[13]
.sym 108599 rvsoc.cpu0.sysregs[3][30]
.sym 108600 rvsoc.cpu0.sysregs[1][30]
.sym 108601 rvsoc.cpu0.D_insn[21]
.sym 108602 rvsoc.cpu0.D_insn_typ[8]
.sym 108603 rvsoc.cpu0.sysregs[3][28]
.sym 108604 rvsoc.cpu0.sysregs[1][28]
.sym 108605 rvsoc.cpu0.D_insn[21]
.sym 108606 rvsoc.cpu0.D_insn_typ[8]
.sym 108607 rvsoc.cpu0.sysregs[3][15]
.sym 108608 rvsoc.cpu0.sysregs[1][15]
.sym 108609 rvsoc.cpu0.D_insn[21]
.sym 108610 rvsoc.cpu0.D_insn_typ[8]
.sym 108611 rvsoc.cpu0.E_next_pc[13]
.sym 108612 rvsoc.cpu0.E_actv_pc[13]
.sym 108613 $abc$63009$new_ys__n2493_inv_
.sym 108614 $abc$63009$new_n3311_
.sym 108615 rvsoc.cpu0.sysregs[0][27]
.sym 108616 rvsoc.cpu0.sysregs[1][27]
.sym 108617 rvsoc.cpu0.D_sysidx[1]
.sym 108618 $abc$63009$new_n5927_
.sym 108619 rvsoc.cpu0.D_actv_pc[30]
.sym 108623 rvsoc.cpu0.sysregs[0][14]
.sym 108624 rvsoc.cpu0.sysregs[1][14]
.sym 108625 rvsoc.cpu0.D_sysidx[1]
.sym 108626 $abc$63009$new_n5887_
.sym 108627 rvsoc.cpu0.D_actv_pc[28]
.sym 108631 rvsoc.cpu0.sysregs[3][13]
.sym 108632 rvsoc.cpu0.sysregs[1][13]
.sym 108633 rvsoc.cpu0.D_insn[21]
.sym 108634 rvsoc.cpu0.D_insn_typ[8]
.sym 108635 rvsoc.cpu0.sysregs[3][27]
.sym 108636 rvsoc.cpu0.sysregs[1][27]
.sym 108637 rvsoc.cpu0.D_insn[21]
.sym 108638 rvsoc.cpu0.D_insn_typ[8]
.sym 108639 rvsoc.cpu0.E_next_pc[30]
.sym 108640 rvsoc.cpu0.E_actv_pc[30]
.sym 108641 $abc$63009$new_ys__n2493_inv_
.sym 108642 $abc$63009$new_n3311_
.sym 108643 rvsoc.cpu0.sysregs[0][1]
.sym 108644 rvsoc.cpu0.sysregs[1][1]
.sym 108645 rvsoc.cpu0.D_sysidx[1]
.sym 108646 $abc$63009$new_n5841_
.sym 108647 $abc$63009$new_ys__n6068_
.sym 108648 rvsoc.cpu0.D_insn_typ[10]
.sym 108649 $abc$63009$new_n5896_
.sym 108650 $abc$63009$new_n4514_
.sym 108651 p15
.sym 108652 $abc$63009$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 108653 $abc$63009$new_ys__n562_
.sym 108655 rvsoc.cpu0.sysregs[3][19]
.sym 108656 rvsoc.cpu0.sysregs[1][19]
.sym 108657 rvsoc.cpu0.D_insn[21]
.sym 108658 rvsoc.cpu0.D_insn_typ[8]
.sym 108659 rvsoc.cpu0.sysregs[3][31]
.sym 108660 rvsoc.cpu0.sysregs[1][31]
.sym 108661 rvsoc.cpu0.D_insn[21]
.sym 108662 rvsoc.cpu0.D_insn_typ[8]
.sym 108667 rvsoc.cpu0.sysregs[2][26]
.sym 108668 rvsoc.cpu0.sysregs[3][26]
.sym 108669 rvsoc.cpu0.D_sysidx[0]
.sym 108671 rvsoc.cpu0.sysregs[2][31]
.sym 108672 rvsoc.cpu0.sysregs[3][31]
.sym 108673 rvsoc.cpu0.D_sysidx[0]
.sym 108675 rvsoc.cpu0.sysregs[3][24]
.sym 108676 rvsoc.cpu0.sysregs[1][24]
.sym 108677 rvsoc.cpu0.D_insn[21]
.sym 108678 rvsoc.cpu0.D_insn_typ[8]
.sym 108679 rvsoc.cpu0.D_insn_typ[5]
.sym 108680 rvsoc.cpu0.D_insn_typ[1]
.sym 108681 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[3]
.sym 108682 $abc$63009$new_n3236_
.sym 108683 rvsoc.cpu0.D_insn_typ[0]
.sym 108684 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[7]
.sym 108685 rvsoc.cpu0.D_insn_typ[4]
.sym 108686 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[7]
.sym 108687 rvsoc.cpu0.D_op2[3]
.sym 108688 rvsoc.cpu0.D_op2[19]
.sym 108689 $abc$63009$new_ys__n1872_inv_
.sym 108690 rvsoc.cpu0.D_funct3[1]
.sym 108691 rvsoc.cpu0.D_insn_typ[0]
.sym 108692 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[3]
.sym 108693 rvsoc.cpu0.D_insn_typ[4]
.sym 108694 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[3]
.sym 108699 $abc$63009$new_ys__n1880_inv_
.sym 108700 rvsoc.cpu0.D_actv_pc[19]
.sym 108701 $abc$63009$new_ys__n1597_
.sym 108702 $abc$63009$new_n4608_
.sym 108703 $abc$63009$new_ys__n1873_inv_
.sym 108704 $abc$63009$new_ys__n5411_inv_
.sym 108705 rvsoc.cpu0.D_actv_pc[15]
.sym 108706 $abc$63009$new_ys__n1880_inv_
.sym 108707 rvsoc.cpu0.D_insn_typ[5]
.sym 108708 rvsoc.cpu0.D_insn_typ[1]
.sym 108709 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[7]
.sym 108710 $abc$63009$new_n3244_
.sym 108711 rvsoc.cpu0.D_insn_typ[0]
.sym 108712 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[10]
.sym 108713 rvsoc.cpu0.D_insn_typ[4]
.sym 108714 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[10]
.sym 108715 rvsoc.cpu0.D_op2[4]
.sym 108716 rvsoc.cpu0.D_op2[20]
.sym 108717 $abc$63009$new_ys__n1872_inv_
.sym 108718 rvsoc.cpu0.D_funct3[1]
.sym 108723 rvsoc.cpu0.D_insn_typ[5]
.sym 108724 rvsoc.cpu0.D_insn_typ[1]
.sym 108725 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[5]
.sym 108726 $abc$63009$new_n3240_
.sym 108727 rvsoc.cpu0.D_insn_typ[5]
.sym 108728 rvsoc.cpu0.D_insn_typ[1]
.sym 108729 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[10]
.sym 108730 $abc$63009$new_n3250_
.sym 108731 rvsoc.cpu0.D_insn_typ[5]
.sym 108732 rvsoc.cpu0.D_insn_typ[1]
.sym 108733 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[2]
.sym 108734 $abc$63009$new_n3234_
.sym 108735 rvsoc.cpu0.D_insn_typ[0]
.sym 108736 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[5]
.sym 108737 rvsoc.cpu0.D_insn_typ[4]
.sym 108738 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[5]
.sym 108739 rvsoc.cpu0.D_insn_typ[0]
.sym 108740 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[2]
.sym 108741 rvsoc.cpu0.D_insn_typ[4]
.sym 108742 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[2]
.sym 108744 rvsoc.cpu0.D_op3[0]
.sym 108745 rvsoc.cpu0.D_op1[0]
.sym 108748 rvsoc.cpu0.D_op3[1]
.sym 108749 rvsoc.cpu0.D_op1[1]
.sym 108750 $auto$alumacc.cc:474:replace_alu$3202.C[1]
.sym 108752 rvsoc.cpu0.D_op3[2]
.sym 108753 rvsoc.cpu0.D_op1[2]
.sym 108754 $auto$alumacc.cc:474:replace_alu$3202.C[2]
.sym 108756 rvsoc.cpu0.D_op3[3]
.sym 108757 rvsoc.cpu0.D_op1[3]
.sym 108758 $auto$alumacc.cc:474:replace_alu$3202.C[3]
.sym 108760 rvsoc.cpu0.D_op3[4]
.sym 108761 rvsoc.cpu0.D_op1[4]
.sym 108762 $auto$alumacc.cc:474:replace_alu$3202.C[4]
.sym 108764 rvsoc.cpu0.D_op3[5]
.sym 108765 rvsoc.cpu0.D_op1[5]
.sym 108766 $auto$alumacc.cc:474:replace_alu$3202.C[5]
.sym 108768 rvsoc.cpu0.D_op3[6]
.sym 108769 rvsoc.cpu0.D_op1[6]
.sym 108770 $auto$alumacc.cc:474:replace_alu$3202.C[6]
.sym 108772 rvsoc.cpu0.D_op3[7]
.sym 108773 rvsoc.cpu0.D_op1[7]
.sym 108774 $auto$alumacc.cc:474:replace_alu$3202.C[7]
.sym 108776 rvsoc.cpu0.D_op3[8]
.sym 108777 rvsoc.cpu0.D_op1[8]
.sym 108778 $auto$alumacc.cc:474:replace_alu$3202.C[8]
.sym 108780 rvsoc.cpu0.D_op3[9]
.sym 108781 rvsoc.cpu0.D_op1[9]
.sym 108782 $auto$alumacc.cc:474:replace_alu$3202.C[9]
.sym 108784 rvsoc.cpu0.D_op3[10]
.sym 108785 rvsoc.cpu0.D_op1[10]
.sym 108786 $auto$alumacc.cc:474:replace_alu$3202.C[10]
.sym 108788 rvsoc.cpu0.D_op3[11]
.sym 108789 rvsoc.cpu0.D_op1[11]
.sym 108790 $auto$alumacc.cc:474:replace_alu$3202.C[11]
.sym 108792 rvsoc.cpu0.D_op3[12]
.sym 108793 rvsoc.cpu0.D_op1[12]
.sym 108794 $auto$alumacc.cc:474:replace_alu$3202.C[12]
.sym 108796 rvsoc.cpu0.D_op3[13]
.sym 108797 rvsoc.cpu0.D_op1[13]
.sym 108798 $auto$alumacc.cc:474:replace_alu$3202.C[13]
.sym 108800 rvsoc.cpu0.D_op3[14]
.sym 108801 rvsoc.cpu0.D_op1[14]
.sym 108802 $auto$alumacc.cc:474:replace_alu$3202.C[14]
.sym 108804 rvsoc.cpu0.D_op3[15]
.sym 108805 rvsoc.cpu0.D_op1[15]
.sym 108806 $auto$alumacc.cc:474:replace_alu$3202.C[15]
.sym 108808 rvsoc.cpu0.D_op3[16]
.sym 108809 rvsoc.cpu0.D_op1[16]
.sym 108810 $auto$alumacc.cc:474:replace_alu$3202.C[16]
.sym 108812 rvsoc.cpu0.D_op3[17]
.sym 108813 rvsoc.cpu0.D_op1[17]
.sym 108814 $auto$alumacc.cc:474:replace_alu$3202.C[17]
.sym 108816 rvsoc.cpu0.D_op3[18]
.sym 108817 rvsoc.cpu0.D_op1[18]
.sym 108818 $auto$alumacc.cc:474:replace_alu$3202.C[18]
.sym 108820 rvsoc.cpu0.D_op3[19]
.sym 108821 rvsoc.cpu0.D_op1[19]
.sym 108822 $auto$alumacc.cc:474:replace_alu$3202.C[19]
.sym 108824 rvsoc.cpu0.D_op3[20]
.sym 108825 rvsoc.cpu0.D_op1[20]
.sym 108826 $auto$alumacc.cc:474:replace_alu$3202.C[20]
.sym 108828 rvsoc.cpu0.D_op3[21]
.sym 108829 rvsoc.cpu0.D_op1[21]
.sym 108830 $auto$alumacc.cc:474:replace_alu$3202.C[21]
.sym 108832 rvsoc.cpu0.D_op3[22]
.sym 108833 rvsoc.cpu0.D_op1[22]
.sym 108834 $auto$alumacc.cc:474:replace_alu$3202.C[22]
.sym 108836 rvsoc.cpu0.D_op3[23]
.sym 108837 rvsoc.cpu0.D_op1[23]
.sym 108838 $auto$alumacc.cc:474:replace_alu$3202.C[23]
.sym 108840 rvsoc.cpu0.D_op3[24]
.sym 108841 rvsoc.cpu0.D_op1[24]
.sym 108842 $auto$alumacc.cc:474:replace_alu$3202.C[24]
.sym 108844 rvsoc.cpu0.D_op3[25]
.sym 108845 rvsoc.cpu0.D_op1[25]
.sym 108846 $auto$alumacc.cc:474:replace_alu$3202.C[25]
.sym 108848 rvsoc.cpu0.D_op3[26]
.sym 108849 rvsoc.cpu0.D_op1[26]
.sym 108850 $auto$alumacc.cc:474:replace_alu$3202.C[26]
.sym 108852 rvsoc.cpu0.D_op3[27]
.sym 108853 rvsoc.cpu0.D_op1[27]
.sym 108854 $auto$alumacc.cc:474:replace_alu$3202.C[27]
.sym 108856 rvsoc.cpu0.D_op3[28]
.sym 108857 rvsoc.cpu0.D_op1[28]
.sym 108858 $auto$alumacc.cc:474:replace_alu$3202.C[28]
.sym 108860 rvsoc.cpu0.D_op3[29]
.sym 108861 rvsoc.cpu0.D_op1[29]
.sym 108862 $auto$alumacc.cc:474:replace_alu$3202.C[29]
.sym 108864 rvsoc.cpu0.D_op3[30]
.sym 108865 rvsoc.cpu0.D_op1[30]
.sym 108866 $auto$alumacc.cc:474:replace_alu$3202.C[30]
.sym 108868 rvsoc.cpu0.D_op3[31]
.sym 108869 rvsoc.cpu0.D_op1[31]
.sym 108870 $auto$alumacc.cc:474:replace_alu$3202.C[31]
.sym 108871 $abc$63009$new_n3943_
.sym 108872 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[23]
.sym 108875 rvsoc.cpu0.E_add12[6]
.sym 108876 rvsoc.cpu0.E_op1[6]
.sym 108877 rvsoc.cpu0.E_op1[31]
.sym 108879 $abc$63009$new_n3943_
.sym 108880 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[25]
.sym 108883 $abc$63009$new_n3943_
.sym 108884 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[19]
.sym 108887 $abc$63009$new_n3943_
.sym 108888 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[22]
.sym 108891 rvsoc.cpu0.add_op12[9]
.sym 108892 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[9]
.sym 108893 $abc$63009$new_ys__n3769_
.sym 108894 $abc$63009$new_ys__n2350_inv_
.sym 108895 $abc$63009$new_n3943_
.sym 108896 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[20]
.sym 108899 rvsoc.cpu0.cpu_rs2[9]
.sym 108900 rvsoc.data_wdata[9]
.sym 108901 $abc$63009$new_ys__n2827_
.sym 108902 $abc$63009$new_n3616_
.sym 108903 $abc$63009$new_ys__n3248_inv_
.sym 108904 rvsoc.data_wdata[6]
.sym 108905 $abc$63009$new_ys__n2826_
.sym 108907 $abc$63009$new_ys__n3252_inv_
.sym 108908 rvsoc.data_wdata[8]
.sym 108909 $abc$63009$new_ys__n2826_
.sym 108911 $abc$63009$new_ys__n3258_inv_
.sym 108912 rvsoc.data_wdata[11]
.sym 108913 $abc$63009$new_ys__n2826_
.sym 108915 $abc$63009$new_ys__n3289_inv_
.sym 108916 rvsoc.data_wdata[28]
.sym 108917 $abc$63009$new_ys__n2826_
.sym 108919 $abc$63009$new_ys__n3244_inv_
.sym 108920 rvsoc.data_wdata[4]
.sym 108921 $abc$63009$new_ys__n2826_
.sym 108923 $abc$63009$new_ys__n3254_inv_
.sym 108924 rvsoc.data_wdata[9]
.sym 108925 $abc$63009$new_ys__n2826_
.sym 108927 rvsoc.cpu0.cpu_rs2[2]
.sym 108928 rvsoc.data_wdata[2]
.sym 108929 $abc$63009$new_ys__n2827_
.sym 108930 $abc$63009$new_n3616_
.sym 108931 $abc$63009$new_ys__n3283_inv_
.sym 108932 rvsoc.data_wdata[25]
.sym 108933 $abc$63009$new_ys__n2826_
.sym 108935 $abc$63009$new_ys__n10325_
.sym 108936 $abc$63009$new_n5045_
.sym 108937 $abc$63009$new_n5212_
.sym 108938 $abc$63009$new_n5211_
.sym 108939 $abc$63009$new_ys__n10315_
.sym 108940 $abc$63009$new_n5046_
.sym 108941 $abc$63009$new_n5043_
.sym 108942 $abc$63009$new_n5040_
.sym 108943 $abc$63009$new_ys__n10339_
.sym 108944 $abc$63009$new_n5045_
.sym 108945 $abc$63009$new_n5331_
.sym 108946 $abc$63009$new_n5330_
.sym 108947 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 108948 rvsoc.cpu0.E_rd[2]
.sym 108951 $abc$63009$new_ys__n10815_inv_
.sym 108952 rvsoc.data_wdata[15]
.sym 108953 $abc$63009$new_n5041_
.sym 108955 $abc$63009$new_n5114_
.sym 108956 $abc$63009$new_n5045_
.sym 108957 $abc$63009$new_n5146_
.sym 108958 $abc$63009$new_n5145_
.sym 108959 $abc$63009$new_ys__n10319_
.sym 108960 $abc$63009$new_n5046_
.sym 108961 $abc$63009$new_n5112_
.sym 108962 $abc$63009$new_n5111_
.sym 108963 $abc$63009$new_ys__n10335_
.sym 108964 $abc$63009$new_n5045_
.sym 108965 $abc$63009$new_n5313_
.sym 108966 $abc$63009$new_n5312_
.sym 108967 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[4]
.sym 108968 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[4]
.sym 108969 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 108971 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[10]
.sym 108972 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[10]
.sym 108973 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 108975 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[9]
.sym 108976 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[9]
.sym 108977 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 108979 rvsoc.cpu0.add_op12[30]
.sym 108980 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[30]
.sym 108981 $abc$63009$new_ys__n3769_
.sym 108982 $abc$63009$new_ys__n2350_inv_
.sym 108983 $abc$63009$new_n3648_
.sym 108984 $abc$63009$new_n3640_
.sym 108987 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[11]
.sym 108988 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[11]
.sym 108989 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 108991 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[8]
.sym 108992 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[8]
.sym 108993 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 108995 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[6]
.sym 108996 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[6]
.sym 108997 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 108999 $abc$63009$new_ys__n10329_
.sym 109000 $abc$63009$new_n5046_
.sym 109001 $abc$63009$new_n5277_
.sym 109002 $abc$63009$new_n5276_
.sym 109003 rvsoc.cpu0.cpu_rs1[14]
.sym 109004 rvsoc.data_wdata[14]
.sym 109005 $abc$63009$new_ys__n2828_
.sym 109007 $abc$63009$new_n5315_
.sym 109008 $abc$63009$new_n5045_
.sym 109009 $abc$63009$new_n5322_
.sym 109010 $abc$63009$new_n5321_
.sym 109011 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 109012 rvsoc.resetn
.sym 109015 $abc$63009$auto$opt_expr.cc:145:group_cell_inputs$4201
.sym 109019 $abc$63009$new_n5279_
.sym 109020 $abc$63009$new_n5045_
.sym 109021 $abc$63009$new_n5295_
.sym 109022 $abc$63009$new_n5294_
.sym 109023 $abc$63009$new_ys__n10327_
.sym 109024 $abc$63009$new_n5045_
.sym 109025 $abc$63009$new_n5245_
.sym 109026 $abc$63009$new_n5244_
.sym 109027 $abc$63009$new_n5041_
.sym 109028 rvsoc.data_wdata[4]
.sym 109029 $abc$63009$new_n5148_
.sym 109030 $abc$63009$new_n5179_
.sym 109031 $abc$63009$new_n4765_
.sym 109032 $abc$63009$new_n4766_
.sym 109033 $abc$63009$new_n4770_
.sym 109034 $abc$63009$new_n4772_
.sym 109035 rvsoc.cpu0.cpu_rs1[4]
.sym 109036 rvsoc.data_wdata[4]
.sym 109037 $abc$63009$new_ys__n2828_
.sym 109039 rvsoc.cpu0.cpu_rs1[15]
.sym 109040 rvsoc.data_wdata[15]
.sym 109041 $abc$63009$new_ys__n2828_
.sym 109043 $abc$63009$new_ys__n1275_
.sym 109044 $abc$63009$new_ys__n1272_
.sym 109045 rvsoc.cpu0.D_op1[27]
.sym 109046 rvsoc.cpu0.D_op2[27]
.sym 109047 rvsoc.cpu0.cpu_rs1[3]
.sym 109048 rvsoc.data_wdata[3]
.sym 109049 $abc$63009$new_ys__n2828_
.sym 109051 rvsoc.cpu0.cpu_rs1[6]
.sym 109052 rvsoc.data_wdata[6]
.sym 109053 $abc$63009$new_ys__n2828_
.sym 109055 rvsoc.cpu0.cpu_rs1[0]
.sym 109056 rvsoc.data_wdata[0]
.sym 109057 $abc$63009$new_ys__n2828_
.sym 109059 rvsoc.cpu0.cpu_rs1[5]
.sym 109060 rvsoc.data_wdata[5]
.sym 109061 $abc$63009$new_ys__n2828_
.sym 109063 rvsoc.cpu0.D_op1[30]
.sym 109064 rvsoc.cpu0.D_op2[30]
.sym 109067 rvsoc.cpu0.D_op1[5]
.sym 109068 rvsoc.cpu0.D_op1[4]
.sym 109069 rvsoc.cpu0.D_op2[0]
.sym 109071 $abc$63009$new_ys__n1275_
.sym 109072 $abc$63009$new_ys__n11211_
.sym 109073 $abc$63009$new_ys__n12664_inv_
.sym 109074 $abc$63009$new_n4707_
.sym 109075 $abc$63009$new_ys__n1271_
.sym 109076 $abc$63009$new_ys__n1272_
.sym 109077 rvsoc.cpu0.D_op1[30]
.sym 109078 rvsoc.cpu0.D_op2[30]
.sym 109079 rvsoc.cpu0.D_op2[31]
.sym 109080 $abc$63009$new_ys__n1271_
.sym 109081 rvsoc.cpu0.D_op1[31]
.sym 109082 $abc$63009$new_n4853_
.sym 109083 $abc$63009$new_n4276_
.sym 109084 $abc$63009$new_ys__n12839_
.sym 109085 $abc$63009$new_n4526_
.sym 109087 $abc$63009$new_ys__n1275_
.sym 109088 $abc$63009$new_ys__n1272_
.sym 109089 rvsoc.cpu0.D_op1[31]
.sym 109090 rvsoc.cpu0.D_op2[31]
.sym 109091 $abc$63009$new_n4833_
.sym 109092 $abc$63009$new_ys__n933_
.sym 109093 $abc$63009$new_n4831_
.sym 109094 $abc$63009$new_ys__n928_inv_
.sym 109095 $abc$63009$new_ys__n12841_
.sym 109096 $abc$63009$new_n4276_
.sym 109097 $abc$63009$new_n4526_
.sym 109098 $abc$63009$new_n4830_
.sym 109099 rvsoc.cpu0.D_op1[18]
.sym 109100 rvsoc.cpu0.D_op1[17]
.sym 109101 rvsoc.cpu0.D_op2[0]
.sym 109103 rvsoc.cpu0.D_op2[3]
.sym 109104 $abc$63009$new_ys__n12689_inv_
.sym 109105 rvsoc.cpu0.D_op2[4]
.sym 109106 $abc$63009$new_n4105_
.sym 109107 $abc$63009$new_ys__n12764_inv_
.sym 109108 $abc$63009$new_ys__n12762_inv_
.sym 109109 rvsoc.cpu0.D_op2[1]
.sym 109111 $abc$63009$new_ys__n12712_inv_
.sym 109112 $abc$63009$new_ys__n12704_inv_
.sym 109113 rvsoc.cpu0.D_op2[3]
.sym 109114 $abc$63009$new_n4104_
.sym 109115 $abc$63009$new_ys__n12736_inv_
.sym 109116 $abc$63009$new_ys__n12732_inv_
.sym 109117 rvsoc.cpu0.D_op2[2]
.sym 109119 rvsoc.cpu0.D_op1[16]
.sym 109120 rvsoc.cpu0.D_op1[15]
.sym 109121 rvsoc.cpu0.D_op2[0]
.sym 109123 $abc$63009$new_ys__n5426_inv_
.sym 109124 $abc$63009$new_ys__n1873_inv_
.sym 109125 $abc$63009$new_n4839_
.sym 109127 $abc$63009$new_ys__n12766_inv_
.sym 109128 $abc$63009$new_ys__n12764_inv_
.sym 109129 rvsoc.cpu0.D_op2[1]
.sym 109147 $abc$63009$new_ys__n12740_inv_
.sym 109148 $abc$63009$new_ys__n12736_inv_
.sym 109149 rvsoc.cpu0.D_op2[2]
.sym 109151 $abc$63009$new_ys__n12768_inv_
.sym 109152 $abc$63009$new_ys__n12766_inv_
.sym 109153 rvsoc.cpu0.D_op2[1]
.sym 109155 rvsoc.cpu0.D_op1[20]
.sym 109156 rvsoc.cpu0.D_op1[19]
.sym 109157 rvsoc.cpu0.D_op2[0]
.sym 109215 rvsoc.cpu0.D_insn[3]
.sym 109223 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[1]
.sym 109224 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[0]
.sym 109225 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[2]
.sym 109226 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[3]
.sym 109227 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[2]
.sym 109228 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[3]
.sym 109229 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[0]
.sym 109230 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[1]
.sym 109231 $abc$63009$new_ys__n5894_
.sym 109232 $abc$63009$new_ys__n2493_inv_
.sym 109233 $abc$63009$new_n3088_
.sym 109234 $abc$63009$new_ys__n12580_
.sym 109235 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[0]
.sym 109236 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[1]
.sym 109237 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[2]
.sym 109238 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[3]
.sym 109243 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[3]
.sym 109244 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[1]
.sym 109245 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[2]
.sym 109246 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[0]
.sym 109247 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[1]
.sym 109248 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[3]
.sym 109249 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[2]
.sym 109250 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[0]
.sym 109251 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[0]
.sym 109252 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[1]
.sym 109253 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[2]
.sym 109254 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[3]
.sym 109255 rvsoc.cpu0.E_insn_typ[6]
.sym 109256 rvsoc.cpu0.E_insn_typ[2]
.sym 109257 rvsoc.cpu0.E_insn[3]
.sym 109259 rvsoc.cpu0.D_insn_typ[2]
.sym 109263 rvsoc.cpu0.E_insn_typ[8]
.sym 109264 rvsoc.cpu0.E_insn_typ[2]
.sym 109265 rvsoc.cpu0.E_insn_typ[3]
.sym 109266 rvsoc.cpu0.E_insn_typ[6]
.sym 109267 rvsoc.cpu0.D_insn_typ[6]
.sym 109271 rvsoc.cpu0.F_insn_typ[2]
.sym 109272 rvsoc.cpu0.F_insn_typ[10]
.sym 109273 rvsoc.cpu0.F_insn_typ[13]
.sym 109274 rvsoc.cpu0.F_insn_typ[15]
.sym 109275 rvsoc.cpu0.D_insn[25]
.sym 109279 rvsoc.cpu0.D_insn_typ[3]
.sym 109283 rvsoc.cpu0.F_insn_typ[12]
.sym 109284 rvsoc.cpu0.F_insn_typ[5]
.sym 109285 rvsoc.cpu0.F_insn_typ[4]
.sym 109286 rvsoc.cpu0.F_insn_typ[6]
.sym 109287 rvsoc.cpu0.D_insn_typ[2]
.sym 109288 rvsoc.cpu0.D_insn_typ[6]
.sym 109289 rvsoc.cpu0.D_insn_typ[15]
.sym 109290 $abc$63009$new_ys__n1877_inv_
.sym 109291 rvsoc.cpu0.F_insn_typ[15]
.sym 109295 rvsoc.cpu0.F_insn_typ[3]
.sym 109299 $abc$63009$new_ys__n11180_inv_
.sym 109300 $abc$63009$new_n3088_
.sym 109301 $abc$63009$new_ys__n12580_
.sym 109303 rvsoc.cpu0.F_insn_typ[7]
.sym 109307 rvsoc.cpu0.D_insn[25]
.sym 109308 rvsoc.cpu0.D_insn_typ[6]
.sym 109309 rvsoc.cpu0.D_insn_typ[2]
.sym 109311 rvsoc.cpu0.F_insn_typ[6]
.sym 109315 rvsoc.cpu0.E_insn_typ[6]
.sym 109316 rvsoc.cpu0.E_insn[25]
.sym 109319 $PACKER_GND_NET
.sym 109323 rvsoc.cpu0.D_insn_typ[10]
.sym 109324 rvsoc.cpu0.D_insn_typ[11]
.sym 109325 rvsoc.cpu0.D_insn_typ[9]
.sym 109326 $abc$63009$auto$rtlil.cc:1819:NotGate$62499
.sym 109327 $abc$63009$new_n4113_
.sym 109328 $abc$63009$new_ys__n10983_inv_
.sym 109329 $abc$63009$new_ys__n1877_inv_
.sym 109330 $abc$63009$new_ys__n1873_inv_
.sym 109331 $PACKER_GND_NET
.sym 109335 $PACKER_GND_NET
.sym 109339 rvsoc.cpu0.D_insn_typ[12]
.sym 109340 $abc$63009$new_n3303_
.sym 109341 $abc$63009$new_ys__n10983_inv_
.sym 109342 $abc$63009$new_n3302_
.sym 109343 rvsoc.cpu0.D_insn_typ[7]
.sym 109344 rvsoc.cpu0.D_insn_typ[3]
.sym 109347 rvsoc.cpu0.D_insn_typ[10]
.sym 109348 rvsoc.cpu0.D_insn_typ[11]
.sym 109349 rvsoc.cpu0.D_insn_typ[9]
.sym 109350 $abc$63009$new_ys__n1872_inv_
.sym 109351 $abc$63009$new_ys__n2822_
.sym 109352 $abc$63009$new_n2927_
.sym 109353 rvsoc.resetn
.sym 109355 rvsoc.cpu0.F_insn[26]
.sym 109359 rvsoc.cpu0.F_insn[17]
.sym 109360 $abc$63009$new_ys__n2992_inv_
.sym 109361 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 109363 rvsoc.cpu0.F_insn[20]
.sym 109367 rvsoc.data_adrs[3]
.sym 109368 rvsoc.code_adrs[3]
.sym 109369 $abc$63009$new_ys__n5881_
.sym 109371 rvsoc.cpu0.F_insn[17]
.sym 109375 rvsoc.data_adrs[5]
.sym 109376 rvsoc.code_adrs[5]
.sym 109377 $abc$63009$new_ys__n5881_
.sym 109379 $abc$63009$new_n2885_
.sym 109380 rvsoc.cpu0.E_take_Br
.sym 109383 rvsoc.cpu0.F_next_pc[11]
.sym 109384 rvsoc.cpu0.E_Br_adrs[11]
.sym 109385 rvsoc.cpu0.E_take_Br
.sym 109387 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 109388 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[0]
.sym 109391 $abc$63009$new_ys__n2493_inv_
.sym 109392 $abc$63009$new_n4898_
.sym 109393 $abc$63009$new_ys__n2342_inv_
.sym 109394 $abc$63009$new_ys__n11684_
.sym 109396 $PACKER_VCC_NET
.sym 109397 rvsoc.uart0.tx_divcnt[0]
.sym 109399 rvsoc.cpu0.F_next_pc[2]
.sym 109400 rvsoc.cpu0.E_Br_adrs[2]
.sym 109401 rvsoc.cpu0.E_take_Br
.sym 109403 rvsoc.cpu0.D_insn_typ[6]
.sym 109404 rvsoc.cpu0.D_insn[30]
.sym 109407 $abc$63009$new_ys__n2269_
.sym 109408 rvsoc.uart0.status[0]
.sym 109411 rvsoc.cpu0.sysregs[3][0]
.sym 109412 rvsoc.cpu0.sysregs[1][0]
.sym 109413 rvsoc.cpu0.D_insn[21]
.sym 109414 rvsoc.cpu0.D_insn_typ[8]
.sym 109415 $abc$63009$new_ys__n2083_inv_
.sym 109416 rvsoc.cpu0.sysregs[1][28]
.sym 109417 $abc$63009$new_n3747_
.sym 109419 rvsoc.cpu0.E_next_pc[11]
.sym 109420 rvsoc.cpu0.E_actv_pc[11]
.sym 109421 $abc$63009$new_ys__n2493_inv_
.sym 109423 $abc$63009$new_ys__n1901_inv_
.sym 109424 rvsoc.cpu0.sysregs[1][2]
.sym 109425 $abc$63009$new_n3747_
.sym 109427 rvsoc.cpu0.D_actv_pc[7]
.sym 109431 rvsoc.cpu0.D_actv_pc[11]
.sym 109435 $abc$63009$new_ys__n9825_inv_
.sym 109436 $abc$63009$new_n3311_
.sym 109437 $abc$63009$new_ys__n3517_
.sym 109438 rvsoc.data_wdata[11]
.sym 109439 $abc$63009$new_ys__n1964_inv_
.sym 109440 rvsoc.cpu0.sysregs[1][11]
.sym 109441 $abc$63009$new_n3747_
.sym 109443 rvsoc.cpu0.D_sysidx[0]
.sym 109447 $abc$63009$new_ys__n12432_inv_
.sym 109448 $abc$63009$auto$rtlil.cc:1712:And$3922[18]
.sym 109449 $abc$63009$new_n3343_
.sym 109451 $abc$63009$new_n3442_
.sym 109452 $abc$63009$auto$rtlil.cc:1712:And$3922[11]
.sym 109453 $abc$63009$new_n3343_
.sym 109455 $abc$63009$new_n3418_
.sym 109456 $abc$63009$auto$rtlil.cc:1712:And$3922[5]
.sym 109457 $abc$63009$new_n3343_
.sym 109459 $abc$63009$new_ys__n12437_inv_
.sym 109460 $abc$63009$auto$rtlil.cc:1712:And$3922[23]
.sym 109461 $abc$63009$new_n3343_
.sym 109463 $abc$63009$new_ys__n12436_inv_
.sym 109464 $abc$63009$auto$rtlil.cc:1712:And$3922[22]
.sym 109465 $abc$63009$new_n3343_
.sym 109467 $abc$63009$new_n3461_
.sym 109468 $abc$63009$auto$rtlil.cc:1712:And$3922[16]
.sym 109469 $abc$63009$new_n3343_
.sym 109471 $abc$63009$new_ys__n12420_inv_
.sym 109472 $abc$63009$auto$rtlil.cc:1712:And$3922[6]
.sym 109473 $abc$63009$new_n3343_
.sym 109475 $abc$63009$new_ys__n12414_inv_
.sym 109476 $abc$63009$auto$rtlil.cc:1712:And$3922[0]
.sym 109477 $abc$63009$new_n3343_
.sym 109479 $abc$63009$auto$rtlil.cc:1712:And$3922[10]
.sym 109483 $abc$63009$auto$rtlil.cc:1712:And$3922[20]
.sym 109487 $abc$63009$new_n2870_
.sym 109488 rvsoc.cpu0.E_sysidx[1]
.sym 109489 rvsoc.cpu0.E_sysidx[0]
.sym 109491 $abc$63009$auto$rtlil.cc:1712:And$3922[17]
.sym 109495 $abc$63009$new_n3343_
.sym 109496 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$50724
.sym 109497 rvsoc.resetn
.sym 109499 $abc$63009$auto$rtlil.cc:1712:And$3922[22]
.sym 109503 rvsoc.cpu0.sysregs[0][22]
.sym 109504 rvsoc.cpu0.sysregs[1][22]
.sym 109505 rvsoc.cpu0.D_sysidx[1]
.sym 109506 rvsoc.cpu0.D_sysidx[0]
.sym 109507 $abc$63009$auto$rtlil.cc:1712:And$3922[21]
.sym 109511 rvsoc.data_wdata[15]
.sym 109512 $abc$63009$new_ys__n3517_
.sym 109513 $abc$63009$new_n3459_
.sym 109515 $abc$63009$new_n3478_
.sym 109516 $abc$63009$auto$rtlil.cc:1712:And$3922[21]
.sym 109517 $abc$63009$new_n3343_
.sym 109519 $abc$63009$new_n3434_
.sym 109520 $abc$63009$auto$rtlil.cc:1712:And$3922[9]
.sym 109521 $abc$63009$new_n3343_
.sym 109523 $abc$63009$new_ys__n12428_inv_
.sym 109524 $abc$63009$auto$rtlil.cc:1712:And$3922[14]
.sym 109525 $abc$63009$new_n3343_
.sym 109527 $abc$63009$new_ys__n12434_inv_
.sym 109528 $abc$63009$auto$rtlil.cc:1712:And$3922[20]
.sym 109529 $abc$63009$new_n3343_
.sym 109531 $abc$63009$new_ys__n12431_inv_
.sym 109532 $abc$63009$auto$rtlil.cc:1712:And$3922[17]
.sym 109533 $abc$63009$new_n3343_
.sym 109535 $abc$63009$new_ys__n12439_inv_
.sym 109536 $abc$63009$auto$rtlil.cc:1712:And$3922[25]
.sym 109537 $abc$63009$new_n3343_
.sym 109539 $abc$63009$new_ys__n12440_inv_
.sym 109540 $abc$63009$auto$rtlil.cc:1712:And$3922[26]
.sym 109541 $abc$63009$new_n3343_
.sym 109543 $abc$63009$new_n4673_
.sym 109544 $abc$63009$new_n4674_
.sym 109545 rvsoc.cpu0.D_insn_typ[10]
.sym 109546 $abc$63009$new_n4668_
.sym 109547 rvsoc.cpu0.sysregs[3][25]
.sym 109548 rvsoc.cpu0.sysregs[1][25]
.sym 109549 rvsoc.cpu0.D_insn[21]
.sym 109550 rvsoc.cpu0.D_insn_typ[8]
.sym 109551 rvsoc.cpu0.D_next_pc[11]
.sym 109555 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[28]
.sym 109556 rvsoc.cpu0.D_insn_typ[14]
.sym 109557 $abc$63009$new_ys__n2081_
.sym 109558 $abc$63009$new_n3888_
.sym 109559 rvsoc.data_wdata[31]
.sym 109560 $abc$63009$new_ys__n3517_
.sym 109561 $abc$63009$new_n3518_
.sym 109563 $abc$63009$new_ys__n9838_inv_
.sym 109564 $abc$63009$new_n3311_
.sym 109565 $abc$63009$new_ys__n3517_
.sym 109566 rvsoc.data_wdata[24]
.sym 109567 rvsoc.cpu0.sysregs[3][14]
.sym 109568 rvsoc.cpu0.sysregs[1][14]
.sym 109569 rvsoc.cpu0.D_insn[21]
.sym 109570 rvsoc.cpu0.D_insn_typ[8]
.sym 109571 rvsoc.cpu0.sysregs[3][26]
.sym 109572 rvsoc.cpu0.sysregs[1][26]
.sym 109573 rvsoc.cpu0.D_insn[21]
.sym 109574 rvsoc.cpu0.D_insn_typ[8]
.sym 109575 rvsoc.cpu0.sysregs[2][8]
.sym 109576 rvsoc.cpu0.sysregs[3][8]
.sym 109577 rvsoc.cpu0.D_sysidx[0]
.sym 109578 rvsoc.cpu0.D_sysidx[1]
.sym 109579 rvsoc.cpu0.F_insn[28]
.sym 109580 $abc$63009$new_ys__n3001_inv_
.sym 109581 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 109583 rvsoc.cpu0.F_next_pc[11]
.sym 109587 rvsoc.cpu0.F_insn[14]
.sym 109591 rvsoc.cpu0.sysregs[0][21]
.sym 109592 rvsoc.cpu0.sysregs[1][21]
.sym 109593 rvsoc.cpu0.D_sysidx[1]
.sym 109594 $abc$63009$new_n5916_
.sym 109595 rvsoc.cpu0.sysregs[2][21]
.sym 109596 rvsoc.cpu0.sysregs[3][21]
.sym 109597 rvsoc.cpu0.D_sysidx[1]
.sym 109598 rvsoc.cpu0.D_sysidx[0]
.sym 109599 rvsoc.cpu0.sysregs[3][23]
.sym 109600 rvsoc.cpu0.sysregs[1][23]
.sym 109601 rvsoc.cpu0.D_insn[21]
.sym 109602 rvsoc.cpu0.D_insn_typ[8]
.sym 109603 rvsoc.cpu0.F_next_pc[24]
.sym 109607 $PACKER_GND_NET
.sym 109611 rvsoc.cpu0.sysregs[0][10]
.sym 109612 rvsoc.cpu0.sysregs[1][10]
.sym 109613 rvsoc.cpu0.D_sysidx[1]
.sym 109614 rvsoc.cpu0.D_sysidx[0]
.sym 109615 rvsoc.uart0.status[0]
.sym 109616 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 109619 rvsoc.cpu0.D_actv_pc[3]
.sym 109620 $abc$63009$new_n4165_
.sym 109621 $abc$63009$new_n4229_
.sym 109623 $PACKER_GND_NET
.sym 109627 $PACKER_GND_NET
.sym 109631 rvsoc.cpu0.sysregs[3][20]
.sym 109632 rvsoc.cpu0.sysregs[1][20]
.sym 109633 rvsoc.cpu0.D_insn[21]
.sym 109634 rvsoc.cpu0.D_insn_typ[8]
.sym 109635 rvsoc.cpu0.D_op2[6]
.sym 109636 rvsoc.cpu0.D_op2[22]
.sym 109637 $abc$63009$new_ys__n1872_inv_
.sym 109638 rvsoc.cpu0.D_funct3[1]
.sym 109640 rvsoc.cpu0.D_op1[0]
.sym 109641 rvsoc.cpu0.D_insn[20]
.sym 109644 rvsoc.cpu0.D_op1[1]
.sym 109645 rvsoc.cpu0.D_insn[21]
.sym 109646 $auto$alumacc.cc:474:replace_alu$3199.C[1]
.sym 109648 rvsoc.cpu0.D_op1[2]
.sym 109649 rvsoc.cpu0.D_insn[22]
.sym 109650 $auto$alumacc.cc:474:replace_alu$3199.C[2]
.sym 109652 rvsoc.cpu0.D_op1[3]
.sym 109653 rvsoc.cpu0.D_insn[23]
.sym 109654 $auto$alumacc.cc:474:replace_alu$3199.C[3]
.sym 109656 rvsoc.cpu0.D_op1[4]
.sym 109657 rvsoc.cpu0.D_insn[24]
.sym 109658 $auto$alumacc.cc:474:replace_alu$3199.C[4]
.sym 109660 rvsoc.cpu0.D_op1[5]
.sym 109661 rvsoc.cpu0.D_insn[25]
.sym 109662 $auto$alumacc.cc:474:replace_alu$3199.C[5]
.sym 109664 rvsoc.cpu0.D_op1[6]
.sym 109665 rvsoc.cpu0.D_insn[26]
.sym 109666 $auto$alumacc.cc:474:replace_alu$3199.C[6]
.sym 109668 rvsoc.cpu0.D_op1[7]
.sym 109669 rvsoc.cpu0.D_insn[27]
.sym 109670 $auto$alumacc.cc:474:replace_alu$3199.C[7]
.sym 109672 rvsoc.cpu0.D_op1[8]
.sym 109673 rvsoc.cpu0.D_insn[28]
.sym 109674 $auto$alumacc.cc:474:replace_alu$3199.C[8]
.sym 109676 rvsoc.cpu0.D_op1[9]
.sym 109677 rvsoc.cpu0.D_insn[29]
.sym 109678 $auto$alumacc.cc:474:replace_alu$3199.C[9]
.sym 109680 rvsoc.cpu0.D_op1[10]
.sym 109681 rvsoc.cpu0.D_insn[30]
.sym 109682 $auto$alumacc.cc:474:replace_alu$3199.C[10]
.sym 109684 rvsoc.cpu0.D_op1[11]
.sym 109685 rvsoc.cpu0.D_insn[31]
.sym 109686 $auto$alumacc.cc:474:replace_alu$3199.C[11]
.sym 109688 rvsoc.cpu0.D_op1[12]
.sym 109689 rvsoc.cpu0.D_insn[31]
.sym 109690 $auto$alumacc.cc:474:replace_alu$3199.C[12]
.sym 109692 rvsoc.cpu0.D_op1[13]
.sym 109693 rvsoc.cpu0.D_insn[31]
.sym 109694 $auto$alumacc.cc:474:replace_alu$3199.C[13]
.sym 109696 rvsoc.cpu0.D_op1[14]
.sym 109697 rvsoc.cpu0.D_insn[31]
.sym 109698 $auto$alumacc.cc:474:replace_alu$3199.C[14]
.sym 109700 rvsoc.cpu0.D_op1[15]
.sym 109701 rvsoc.cpu0.D_insn[31]
.sym 109702 $auto$alumacc.cc:474:replace_alu$3199.C[15]
.sym 109704 rvsoc.cpu0.D_op1[16]
.sym 109705 rvsoc.cpu0.D_insn[31]
.sym 109706 $auto$alumacc.cc:474:replace_alu$3199.C[16]
.sym 109708 rvsoc.cpu0.D_op1[17]
.sym 109709 rvsoc.cpu0.D_insn[31]
.sym 109710 $auto$alumacc.cc:474:replace_alu$3199.C[17]
.sym 109712 rvsoc.cpu0.D_op1[18]
.sym 109713 rvsoc.cpu0.D_insn[31]
.sym 109714 $auto$alumacc.cc:474:replace_alu$3199.C[18]
.sym 109716 rvsoc.cpu0.D_op1[19]
.sym 109717 rvsoc.cpu0.D_insn[31]
.sym 109718 $auto$alumacc.cc:474:replace_alu$3199.C[19]
.sym 109720 rvsoc.cpu0.D_op1[20]
.sym 109721 rvsoc.cpu0.D_insn[31]
.sym 109722 $auto$alumacc.cc:474:replace_alu$3199.C[20]
.sym 109724 rvsoc.cpu0.D_op1[21]
.sym 109725 rvsoc.cpu0.D_insn[31]
.sym 109726 $auto$alumacc.cc:474:replace_alu$3199.C[21]
.sym 109728 rvsoc.cpu0.D_op1[22]
.sym 109729 rvsoc.cpu0.D_insn[31]
.sym 109730 $auto$alumacc.cc:474:replace_alu$3199.C[22]
.sym 109732 rvsoc.cpu0.D_op1[23]
.sym 109733 rvsoc.cpu0.D_insn[31]
.sym 109734 $auto$alumacc.cc:474:replace_alu$3199.C[23]
.sym 109736 rvsoc.cpu0.D_op1[24]
.sym 109737 rvsoc.cpu0.D_insn[31]
.sym 109738 $auto$alumacc.cc:474:replace_alu$3199.C[24]
.sym 109740 rvsoc.cpu0.D_op1[25]
.sym 109741 rvsoc.cpu0.D_insn[31]
.sym 109742 $auto$alumacc.cc:474:replace_alu$3199.C[25]
.sym 109744 rvsoc.cpu0.D_op1[26]
.sym 109745 rvsoc.cpu0.D_insn[31]
.sym 109746 $auto$alumacc.cc:474:replace_alu$3199.C[26]
.sym 109748 rvsoc.cpu0.D_op1[27]
.sym 109749 rvsoc.cpu0.D_insn[31]
.sym 109750 $auto$alumacc.cc:474:replace_alu$3199.C[27]
.sym 109752 rvsoc.cpu0.D_op1[28]
.sym 109753 rvsoc.cpu0.D_insn[31]
.sym 109754 $auto$alumacc.cc:474:replace_alu$3199.C[28]
.sym 109756 rvsoc.cpu0.D_op1[29]
.sym 109757 rvsoc.cpu0.D_insn[31]
.sym 109758 $auto$alumacc.cc:474:replace_alu$3199.C[29]
.sym 109760 rvsoc.cpu0.D_op1[30]
.sym 109761 rvsoc.cpu0.D_insn[31]
.sym 109762 $auto$alumacc.cc:474:replace_alu$3199.C[30]
.sym 109764 rvsoc.cpu0.D_op1[31]
.sym 109765 rvsoc.cpu0.D_insn[31]
.sym 109766 $auto$alumacc.cc:474:replace_alu$3199.C[31]
.sym 109767 $abc$63009$new_n3943_
.sym 109768 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[12]
.sym 109771 $abc$63009$new_n3943_
.sym 109772 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[7]
.sym 109775 rvsoc.uart0.txbfr[2]
.sym 109776 rvsoc.data_wdata[1]
.sym 109777 $abc$63009$new_n4897_
.sym 109779 $abc$63009$new_n3943_
.sym 109780 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[6]
.sym 109783 $abc$63009$new_n3943_
.sym 109784 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[2]
.sym 109787 $abc$63009$new_n3943_
.sym 109788 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[11]
.sym 109791 $abc$63009$new_n3943_
.sym 109792 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[5]
.sym 109795 rvsoc.uart0.txbfr[3]
.sym 109796 $abc$63009$new_ys__n5610_
.sym 109797 $abc$63009$new_n4899_
.sym 109799 rvsoc.cpu0.E_add12[22]
.sym 109800 rvsoc.cpu0.E_op1[22]
.sym 109801 rvsoc.cpu0.E_op1[31]
.sym 109803 rvsoc.cpu0.add_op12[22]
.sym 109807 rvsoc.uart0.rx_divcnt[25]
.sym 109811 $abc$63009$new_ys__n6104_
.sym 109812 rvsoc.cpu0.D_insn_typ[10]
.sym 109813 $abc$63009$new_ys__n1478_
.sym 109814 $abc$63009$new_n5929_
.sym 109815 $abc$63009$auto$alumacc.cc:491:replace_alu$3169[31]
.sym 109816 $abc$63009$new_ys__n2296_
.sym 109817 $abc$63009$new_n3944_
.sym 109819 rvsoc.uart0.rx_divcnt[20]
.sym 109823 rvsoc.cpu0.add_op12[5]
.sym 109827 rvsoc.cpu0.add_op12[6]
.sym 109831 $abc$63009$new_n3943_
.sym 109832 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[16]
.sym 109835 rvsoc.cpu0.add_op12[12]
.sym 109836 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[12]
.sym 109837 $abc$63009$new_ys__n3769_
.sym 109838 $abc$63009$new_ys__n2350_inv_
.sym 109839 $abc$63009$new_n3943_
.sym 109840 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[13]
.sym 109843 $abc$63009$new_n3943_
.sym 109844 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[8]
.sym 109847 $abc$63009$new_n3943_
.sym 109848 rvsoc.uart0.rx_divcnt[1]
.sym 109849 rvsoc.uart0.rx_divcnt[0]
.sym 109851 $abc$63009$new_n3943_
.sym 109852 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[15]
.sym 109855 $abc$63009$new_n3943_
.sym 109856 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[10]
.sym 109859 $abc$63009$new_n3943_
.sym 109860 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[14]
.sym 109863 $abc$63009$new_n3943_
.sym 109864 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[30]
.sym 109867 $abc$63009$new_n3943_
.sym 109868 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[24]
.sym 109871 $abc$63009$new_n3943_
.sym 109872 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[31]
.sym 109875 $abc$63009$new_n3943_
.sym 109876 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[29]
.sym 109879 rvsoc.cpu0.cpu_rs2[14]
.sym 109880 rvsoc.data_wdata[14]
.sym 109881 $abc$63009$new_ys__n2827_
.sym 109882 $abc$63009$new_n3616_
.sym 109883 $abc$63009$new_n3943_
.sym 109884 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[27]
.sym 109887 rvsoc.cpu0.cpu_rs2[4]
.sym 109888 rvsoc.data_wdata[4]
.sym 109889 $abc$63009$new_ys__n2827_
.sym 109890 $abc$63009$new_n3616_
.sym 109891 $abc$63009$new_n3943_
.sym 109892 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[28]
.sym 109895 $abc$63009$new_ys__n3242_inv_
.sym 109896 rvsoc.data_wdata[3]
.sym 109897 $abc$63009$new_ys__n2826_
.sym 109899 $abc$63009$new_n5041_
.sym 109900 rvsoc.data_wdata[12]
.sym 109903 $abc$63009$new_n5041_
.sym 109904 rvsoc.data_wdata[0]
.sym 109907 $abc$63009$new_n5041_
.sym 109908 rvsoc.data_wdata[10]
.sym 109911 $abc$63009$new_ys__n3238_inv_
.sym 109912 rvsoc.data_wdata[1]
.sym 109913 $abc$63009$new_ys__n2826_
.sym 109915 $abc$63009$new_ys__n3266_inv_
.sym 109916 rvsoc.data_wdata[15]
.sym 109917 $abc$63009$new_ys__n2826_
.sym 109919 $abc$63009$new_n5041_
.sym 109920 rvsoc.data_wdata[2]
.sym 109923 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[15]
.sym 109924 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[15]
.sym 109925 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 109927 $abc$63009$new_ys__n10325_
.sym 109928 $abc$63009$new_n5045_
.sym 109929 $abc$63009$new_n5212_
.sym 109930 $abc$63009$new_n5211_
.sym 109931 $abc$63009$new_n5041_
.sym 109932 rvsoc.data_wdata[3]
.sym 109935 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[1]
.sym 109936 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[1]
.sym 109937 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 109939 $abc$63009$new_n5041_
.sym 109940 rvsoc.data_wdata[5]
.sym 109943 $abc$63009$new_n5114_
.sym 109944 $abc$63009$new_n5045_
.sym 109945 $abc$63009$new_n5146_
.sym 109946 $abc$63009$new_n5145_
.sym 109947 $abc$63009$new_ys__n10319_
.sym 109948 $abc$63009$new_n5046_
.sym 109949 $abc$63009$new_n5112_
.sym 109950 $abc$63009$new_n5111_
.sym 109951 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[3]
.sym 109952 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[3]
.sym 109953 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 109955 $abc$63009$new_ys__n10335_
.sym 109956 $abc$63009$new_n5045_
.sym 109957 $abc$63009$new_n5313_
.sym 109958 $abc$63009$new_n5312_
.sym 109959 $abc$63009$new_n5041_
.sym 109960 rvsoc.data_wdata[8]
.sym 109963 $abc$63009$new_n5041_
.sym 109964 rvsoc.data_wdata[6]
.sym 109967 rvsoc.cpu0.D_op2[27]
.sym 109968 $abc$63009$new_ys__n1271_
.sym 109969 rvsoc.cpu0.D_op1[27]
.sym 109970 $abc$63009$new_ys__n966_
.sym 109971 $abc$63009$new_ys__n10327_
.sym 109972 $abc$63009$new_n5045_
.sym 109973 $abc$63009$new_n5245_
.sym 109974 $abc$63009$new_n5244_
.sym 109975 $abc$63009$new_n5041_
.sym 109976 rvsoc.data_wdata[7]
.sym 109979 $abc$63009$new_n5279_
.sym 109980 $abc$63009$new_n5045_
.sym 109981 $abc$63009$new_n5295_
.sym 109982 $abc$63009$new_n5294_
.sym 109983 $abc$63009$new_n5041_
.sym 109984 rvsoc.data_wdata[11]
.sym 109987 $abc$63009$new_n5315_
.sym 109988 $abc$63009$new_n5045_
.sym 109989 $abc$63009$new_n5322_
.sym 109990 $abc$63009$new_n5321_
.sym 109995 $abc$63009$new_n4764_
.sym 109996 $abc$63009$new_ys__n962_
.sym 109997 $abc$63009$new_ys__n1873_inv_
.sym 110008 $PACKER_VCC_NET
.sym 110009 rvsoc.uart0.rx_divcnt[0]
.sym 110011 $abc$63009$new_n3943_
.sym 110012 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[0]
.sym 110015 rvsoc.cpu0.cpu_rs2[0]
.sym 110016 rvsoc.data_wdata[0]
.sym 110017 $abc$63009$new_ys__n2827_
.sym 110018 $abc$63009$new_n3616_
.sym 110019 rvsoc.cpu0.cpu_rs2[1]
.sym 110020 rvsoc.data_wdata[1]
.sym 110021 $abc$63009$new_ys__n2827_
.sym 110022 $abc$63009$new_n3616_
.sym 110023 rvsoc.cpu0.D_op1[2]
.sym 110024 rvsoc.cpu0.D_op1[1]
.sym 110025 rvsoc.cpu0.D_op2[0]
.sym 110027 $abc$63009$new_ys__n12752_inv_
.sym 110028 $abc$63009$new_ys__n12750_inv_
.sym 110029 rvsoc.cpu0.D_op2[1]
.sym 110031 rvsoc.cpu0.D_op1[8]
.sym 110032 rvsoc.cpu0.D_op1[7]
.sym 110033 rvsoc.cpu0.D_op2[0]
.sym 110035 rvsoc.cpu0.D_op1[6]
.sym 110036 rvsoc.cpu0.D_op1[5]
.sym 110037 rvsoc.cpu0.D_op2[0]
.sym 110039 $abc$63009$new_ys__n12750_inv_
.sym 110040 $abc$63009$new_ys__n12748_inv_
.sym 110041 rvsoc.cpu0.D_op2[1]
.sym 110043 $abc$63009$new_ys__n12754_inv_
.sym 110044 $abc$63009$new_ys__n12752_inv_
.sym 110045 rvsoc.cpu0.D_op2[1]
.sym 110047 rvsoc.cpu0.D_op1[4]
.sym 110048 rvsoc.cpu0.D_op1[3]
.sym 110049 rvsoc.cpu0.D_op2[0]
.sym 110051 rvsoc.cpu0.D_op2[0]
.sym 110052 rvsoc.cpu0.D_op1[0]
.sym 110053 $abc$63009$new_ys__n12748_inv_
.sym 110054 rvsoc.cpu0.D_op2[1]
.sym 110055 $abc$63009$new_ys__n12732_inv_
.sym 110056 $abc$63009$new_ys__n12728_inv_
.sym 110057 rvsoc.cpu0.D_op2[2]
.sym 110059 $abc$63009$new_ys__n12758_inv_
.sym 110060 $abc$63009$new_ys__n12756_inv_
.sym 110061 rvsoc.cpu0.D_op2[1]
.sym 110063 rvsoc.cpu0.D_op1[14]
.sym 110064 rvsoc.cpu0.D_op1[13]
.sym 110065 rvsoc.cpu0.D_op2[0]
.sym 110067 $abc$63009$new_ys__n12762_inv_
.sym 110068 $abc$63009$new_ys__n12760_inv_
.sym 110069 rvsoc.cpu0.D_op2[1]
.sym 110071 $abc$63009$new_ys__n12760_inv_
.sym 110072 $abc$63009$new_ys__n12758_inv_
.sym 110073 rvsoc.cpu0.D_op2[1]
.sym 110075 rvsoc.cpu0.D_op1[10]
.sym 110076 rvsoc.cpu0.D_op1[9]
.sym 110077 rvsoc.cpu0.D_op2[0]
.sym 110079 $abc$63009$new_ys__n12756_inv_
.sym 110080 $abc$63009$new_ys__n12754_inv_
.sym 110081 rvsoc.cpu0.D_op2[1]
.sym 110083 rvsoc.cpu0.D_op1[12]
.sym 110084 rvsoc.cpu0.D_op1[11]
.sym 110085 rvsoc.cpu0.D_op2[0]
.sym 110087 $abc$63009$new_ys__n12738_inv_
.sym 110088 $abc$63009$new_ys__n12734_inv_
.sym 110089 rvsoc.cpu0.D_op2[2]
.sym 110099 $abc$63009$new_ys__n12734_inv_
.sym 110100 $abc$63009$new_ys__n12730_inv_
.sym 110101 rvsoc.cpu0.D_op2[2]
.sym 110119 rvsoc.data_adrs[9]
.sym 110120 rvsoc.code_adrs[9]
.sym 110121 $abc$63009$new_ys__n5894_
.sym 110131 $PACKER_GND_NET
.sym 110175 rvsoc.spi0.rxbfr[5]
.sym 110176 rvsoc.spi0.status[5]
.sym 110177 rvsoc.data_adrs[3]
.sym 110178 rvsoc.data_adrs[2]
.sym 110184 rvsoc.mem_rcode[2]
.sym 110185 rvsoc.mem_rcode[3]
.sym 110189 rvsoc.mem_rcode[4]
.sym 110190 $auto$alumacc.cc:474:replace_alu$3175.C[1]
.sym 110193 rvsoc.mem_rcode[5]
.sym 110194 $auto$alumacc.cc:474:replace_alu$3175.C[2]
.sym 110197 rvsoc.mem_rcode[6]
.sym 110198 $auto$alumacc.cc:474:replace_alu$3175.C[3]
.sym 110199 rvsoc.data_wdata[6]
.sym 110207 rvsoc.uart0.status[6]
.sym 110208 rvsoc.uart0.cfg[6]
.sym 110209 rvsoc.data_adrs[2]
.sym 110210 rvsoc.data_adrs[3]
.sym 110212 rvsoc.mem_rcode[2]
.sym 110213 rvsoc.mem_rcode[3]
.sym 110215 $abc$63009$new_n3228_
.sym 110216 rvsoc.mem_rcode[5]
.sym 110217 $abc$63009$new_n3987_
.sym 110219 $abc$63009$new_ys__n12601_
.sym 110220 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[3]
.sym 110223 $abc$63009$techmap$techmap\rvsoc.cpu0.$procmux$2516.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13725_Y
.sym 110224 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[3]
.sym 110225 $abc$63009$new_ys__n12601_
.sym 110227 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[0]
.sym 110228 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[1]
.sym 110229 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[2]
.sym 110230 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[3]
.sym 110231 $abc$63009$techmap$techmap\rvsoc.cpu0.$procmux$2516.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13725_Y
.sym 110232 $abc$63009$new_ys__n4854_
.sym 110233 $abc$63009$new_n3990_
.sym 110234 $abc$63009$new_ys__n10996_
.sym 110235 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[0]
.sym 110236 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[2]
.sym 110237 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[1]
.sym 110239 $abc$63009$techmap$techmap\rvsoc.cpu0.$procmux$2516.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13725_Y
.sym 110240 $abc$63009$new_ys__n4848_
.sym 110241 $abc$63009$new_ys__n10996_
.sym 110242 $abc$63009$new_n3990_
.sym 110243 rvsoc.mem_rcode[5]
.sym 110244 $abc$63009$new_n3228_
.sym 110245 $abc$63009$new_n3984_
.sym 110251 $abc$63009$techmap$techmap\rvsoc.cpu0.$procmux$2516.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13725_Y
.sym 110252 $abc$63009$new_ys__n4851_
.sym 110253 $abc$63009$new_ys__n10996_
.sym 110254 $abc$63009$new_n4000_
.sym 110255 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[1]
.sym 110256 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[2]
.sym 110257 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[0]
.sym 110258 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[3]
.sym 110263 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[2]
.sym 110264 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[1]
.sym 110265 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[0]
.sym 110266 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[3]
.sym 110267 $abc$63009$techmap$techmap\rvsoc.cpu0.$procmux$2516.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13725_Y
.sym 110268 $abc$63009$new_ys__n4857_
.sym 110269 $abc$63009$new_n4000_
.sym 110270 $abc$63009$new_ys__n10996_
.sym 110271 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[0]
.sym 110272 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[1]
.sym 110273 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[2]
.sym 110275 $abc$63009$techmap$techmap\rvsoc.cpu0.$procmux$2516.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13725_Y
.sym 110276 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$125_Y[3]
.sym 110277 $abc$63009$new_ys__n12605_
.sym 110279 rvsoc.cpu0.F_insn_typ[11]
.sym 110283 rvsoc.cpu0.F_insn[7]
.sym 110291 rvsoc.cpu0.F_insn[10]
.sym 110295 $abc$63009$new_ys__n2798_
.sym 110296 $abc$63009$new_ys__n2821_inv_
.sym 110299 rvsoc.cpu0.D_insn_typ[14]
.sym 110300 rvsoc.cpu0.D_insn_typ[13]
.sym 110301 rvsoc.cpu0.D_insn_typ[8]
.sym 110303 rvsoc.cpu0.F_insn_typ[9]
.sym 110307 $abc$63009$new_n3297_
.sym 110308 $abc$63009$new_ys__n2821_inv_
.sym 110311 rvsoc.data_adrs[12]
.sym 110312 rvsoc.data_adrs[11]
.sym 110313 $abc$63009$new_ys__n2337_inv_
.sym 110314 $abc$63009$new_ys__n11179_
.sym 110315 $abc$63009$new_ys__n11180_inv_
.sym 110316 $abc$63009$new_ys__n11721_
.sym 110319 rvsoc.data_wdata[8]
.sym 110323 $abc$63009$new_ys__n2337_inv_
.sym 110324 $abc$63009$new_ys__n11720_
.sym 110325 $abc$63009$new_ys__n2340_inv_
.sym 110326 $abc$63009$new_ys__n5881_
.sym 110327 $abc$63009$new_ys__n2822_
.sym 110328 rvsoc.resetn
.sym 110331 $abc$63009$new_ys__n11180_inv_
.sym 110332 $abc$63009$new_n3380_
.sym 110333 $abc$63009$new_ys__n11176_
.sym 110335 rvsoc.cpu0.F_insn[20]
.sym 110336 $abc$63009$new_ys__n2995_inv_
.sym 110337 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 110339 rvsoc.cpu0.D_insn[20]
.sym 110340 rvsoc.cpu0.D_insn_typ[11]
.sym 110343 rvsoc.cpu0.E_next_pc[1]
.sym 110344 rvsoc.cpu0.E_actv_pc[1]
.sym 110345 $abc$63009$new_ys__n2493_inv_
.sym 110347 rvsoc.cpu0.D_op1[1]
.sym 110348 rvsoc.cpu0.D_insn_typ[13]
.sym 110349 $abc$63009$new_ys__n1889_
.sym 110350 $abc$63009$new_ys__n1892_
.sym 110351 rvsoc.cpu0.F_insn[29]
.sym 110352 $abc$63009$new_ys__n3002_inv_
.sym 110353 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 110355 rvsoc.cpu0.D_actv_pc[1]
.sym 110359 rvsoc.cpu0.D_insn_typ[12]
.sym 110360 rvsoc.cpu0.D_actv_pc[1]
.sym 110361 rvsoc.cpu0.D_insn[8]
.sym 110362 $abc$63009$new_n3778_
.sym 110363 rvsoc.cpu0.D_actv_pc[1]
.sym 110364 rvsoc.cpu0.D_insn[21]
.sym 110365 rvsoc.cpu0.D_insn_typ[14]
.sym 110367 rvsoc.cpu0.D_next_pc[1]
.sym 110371 $abc$63009$new_ys__n1894_inv_
.sym 110372 rvsoc.cpu0.sysregs[1][1]
.sym 110373 $abc$63009$new_n3747_
.sym 110375 rvsoc.data_wdata[23]
.sym 110376 $abc$63009$new_ys__n3517_
.sym 110377 $abc$63009$new_n3487_
.sym 110379 $abc$63009$auto$rtlil.cc:1712:And$3922[11]
.sym 110383 rvsoc.cpu0.sysregs[3][3]
.sym 110384 rvsoc.cpu0.sysregs[1][3]
.sym 110385 rvsoc.cpu0.D_insn[21]
.sym 110386 rvsoc.cpu0.D_insn_typ[8]
.sym 110387 rvsoc.cpu0.sysregs[0][3]
.sym 110388 rvsoc.cpu0.sysregs[1][3]
.sym 110389 rvsoc.cpu0.D_sysidx[1]
.sym 110390 rvsoc.cpu0.D_sysidx[0]
.sym 110391 $abc$63009$auto$rtlil.cc:1712:And$3922[10]
.sym 110395 $abc$63009$auto$rtlil.cc:1712:And$3922[3]
.sym 110399 $abc$63009$new_n4233_
.sym 110400 $abc$63009$new_n4234_
.sym 110401 rvsoc.cpu0.D_insn_typ[10]
.sym 110402 $abc$63009$new_n4230_
.sym 110403 rvsoc.cpu0.sysregs[2][3]
.sym 110404 rvsoc.cpu0.sysregs[3][3]
.sym 110405 rvsoc.cpu0.D_sysidx[0]
.sym 110406 rvsoc.cpu0.D_sysidx[1]
.sym 110407 rvsoc.cpu0.sysregs[3][12]
.sym 110408 rvsoc.cpu0.sysregs[1][12]
.sym 110409 rvsoc.cpu0.D_insn[21]
.sym 110410 rvsoc.cpu0.D_insn_typ[8]
.sym 110411 $abc$63009$new_ys__n12417_inv_
.sym 110412 $abc$63009$auto$rtlil.cc:1712:And$3922[3]
.sym 110413 $abc$63009$new_n3343_
.sym 110415 $abc$63009$new_ys__n12422_inv_
.sym 110416 $abc$63009$auto$rtlil.cc:1712:And$3922[8]
.sym 110417 $abc$63009$new_n3343_
.sym 110419 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[11]
.sym 110420 rvsoc.cpu0.D_insn_typ[14]
.sym 110421 $abc$63009$new_ys__n1962_
.sym 110422 $abc$63009$new_n3820_
.sym 110423 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[2]
.sym 110424 rvsoc.cpu0.D_insn_typ[14]
.sym 110425 $abc$63009$new_ys__n1899_
.sym 110426 $abc$63009$new_n3784_
.sym 110427 rvsoc.cpu0.sysregs[3][5]
.sym 110428 rvsoc.cpu0.sysregs[1][5]
.sym 110429 rvsoc.cpu0.D_insn[21]
.sym 110430 rvsoc.cpu0.D_insn_typ[8]
.sym 110431 $abc$63009$new_ys__n9824_inv_
.sym 110432 $abc$63009$new_n3311_
.sym 110433 $abc$63009$new_ys__n3517_
.sym 110434 rvsoc.data_wdata[10]
.sym 110435 $abc$63009$new_n3438_
.sym 110436 $abc$63009$auto$rtlil.cc:1712:And$3922[10]
.sym 110437 $abc$63009$new_n3343_
.sym 110440 $PACKER_VCC_NET
.sym 110441 rvsoc.uart0.rx_bitcnt[0]
.sym 110443 $abc$63009$new_ys__n2296_
.sym 110444 $abc$63009$auto$wreduce.cc:452:run$3086[0]
.sym 110445 $abc$63009$new_ys__n565_inv_
.sym 110447 $abc$63009$new_ys__n2296_
.sym 110448 $abc$63009$auto$wreduce.cc:452:run$3086[3]
.sym 110451 rvsoc.resetn
.sym 110452 $abc$63009$new_ys__n2296_
.sym 110453 $abc$63009$auto$alumacc.cc:491:replace_alu$3169[31]
.sym 110455 rvsoc.data_wdata[18]
.sym 110456 $abc$63009$new_ys__n3517_
.sym 110457 $abc$63009$new_n3468_
.sym 110459 $abc$63009$new_ys__n2296_
.sym 110460 $abc$63009$auto$wreduce.cc:452:run$3086[2]
.sym 110463 rvsoc.data_wdata[14]
.sym 110464 $abc$63009$new_ys__n3517_
.sym 110465 $abc$63009$new_n3455_
.sym 110467 rvsoc.cpu0.sysregs[3][10]
.sym 110468 rvsoc.cpu0.sysregs[1][10]
.sym 110469 rvsoc.cpu0.D_insn[21]
.sym 110470 rvsoc.cpu0.D_insn_typ[8]
.sym 110471 rvsoc.data_wdata[20]
.sym 110472 $abc$63009$new_ys__n3517_
.sym 110473 $abc$63009$new_n3475_
.sym 110475 rvsoc.cpu0.sysregs[3][17]
.sym 110476 rvsoc.cpu0.sysregs[1][17]
.sym 110477 rvsoc.cpu0.D_insn[21]
.sym 110478 rvsoc.cpu0.D_insn_typ[8]
.sym 110479 $abc$63009$new_ys__n9823_inv_
.sym 110480 $abc$63009$new_n3311_
.sym 110481 $abc$63009$new_ys__n3517_
.sym 110482 rvsoc.data_wdata[9]
.sym 110483 rvsoc.cpu0.F_insn[12]
.sym 110487 rvsoc.cpu0.F_insn[22]
.sym 110491 rvsoc.cpu0.F_insn[13]
.sym 110495 rvsoc.data_wdata[26]
.sym 110496 $abc$63009$new_ys__n3517_
.sym 110497 $abc$63009$new_n3499_
.sym 110499 rvsoc.cpu0.sysregs[3][9]
.sym 110500 rvsoc.cpu0.sysregs[1][9]
.sym 110501 rvsoc.cpu0.D_insn[21]
.sym 110502 rvsoc.cpu0.D_insn_typ[8]
.sym 110503 $abc$63009$new_ys__n2048_inv_
.sym 110504 rvsoc.cpu0.sysregs[1][23]
.sym 110505 $abc$63009$new_n3747_
.sym 110507 $abc$63009$new_ys__n1985_inv_
.sym 110508 rvsoc.cpu0.sysregs[1][14]
.sym 110509 $abc$63009$new_n3747_
.sym 110511 $abc$63009$new_ys__n1999_inv_
.sym 110512 rvsoc.cpu0.sysregs[1][16]
.sym 110513 $abc$63009$new_n3747_
.sym 110515 $abc$63009$new_ys__n1936_inv_
.sym 110516 rvsoc.cpu0.sysregs[1][7]
.sym 110517 $abc$63009$new_n3747_
.sym 110519 $abc$63009$new_ys__n1978_inv_
.sym 110520 rvsoc.cpu0.sysregs[1][13]
.sym 110521 $abc$63009$new_n3747_
.sym 110523 rvsoc.cpu0.D_actv_pc[22]
.sym 110524 $abc$63009$new_ys__n1880_inv_
.sym 110525 $abc$63009$new_ys__n1553_
.sym 110526 $abc$63009$new_n4667_
.sym 110527 $abc$63009$new_ys__n2006_inv_
.sym 110528 rvsoc.cpu0.sysregs[1][17]
.sym 110529 $abc$63009$new_n3747_
.sym 110531 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[7]
.sym 110532 rvsoc.cpu0.D_insn_typ[14]
.sym 110533 $abc$63009$new_ys__n1934_
.sym 110534 $abc$63009$new_n3804_
.sym 110535 rvsoc.uart0.rx_divcnt[7]
.sym 110539 rvsoc.cpu0.D_insn_typ[7]
.sym 110540 rvsoc.cpu0.D_actv_pc[12]
.sym 110541 rvsoc.cpu0.D_insn_typ[3]
.sym 110542 rvsoc.cpu0.D_insn[12]
.sym 110543 rvsoc.uart0.status[0]
.sym 110544 $abc$63009$new_ys__n2819_
.sym 110545 $abc$63009$new_n4897_
.sym 110547 rvsoc.cpu0.D_insn_typ[12]
.sym 110548 $abc$63009$new_ys__n10983_inv_
.sym 110549 $abc$63009$new_n3748_
.sym 110551 rvsoc.cpu0.sysregs[2][10]
.sym 110552 rvsoc.cpu0.sysregs[3][10]
.sym 110553 rvsoc.cpu0.D_sysidx[0]
.sym 110554 rvsoc.cpu0.D_sysidx[1]
.sym 110555 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[13]
.sym 110556 rvsoc.cpu0.D_insn_typ[14]
.sym 110557 $abc$63009$new_ys__n1976_
.sym 110558 $abc$63009$new_n3828_
.sym 110559 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[23]
.sym 110560 rvsoc.cpu0.D_insn_typ[14]
.sym 110561 $abc$63009$new_ys__n2046_
.sym 110562 $abc$63009$new_n3868_
.sym 110563 rvsoc.uart0.rx_divcnt[4]
.sym 110567 $abc$63009$new_ys__n1880_inv_
.sym 110568 rvsoc.cpu0.D_actv_pc[12]
.sym 110569 $abc$63009$new_n5881_
.sym 110570 $abc$63009$new_ys__n1707_inv_
.sym 110571 $abc$63009$new_ys__n6059_inv_
.sym 110572 rvsoc.cpu0.D_insn_typ[10]
.sym 110573 $abc$63009$new_n5880_
.sym 110574 $abc$63009$new_n4446_
.sym 110575 rvsoc.uart0.rx_divcnt[2]
.sym 110579 rvsoc.uart0.rx_divcnt[3]
.sym 110583 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[24]
.sym 110584 rvsoc.cpu0.D_insn_typ[3]
.sym 110585 rvsoc.cpu0.D_insn_typ[7]
.sym 110586 rvsoc.cpu0.D_insn[24]
.sym 110587 rvsoc.uart0.rx_divcnt[1]
.sym 110591 rvsoc.data_wdata[10]
.sym 110595 rvsoc.uart0.rx_divcnt[0]
.sym 110599 rvsoc.cpu0.D_next_pc[30]
.sym 110603 $abc$63009$new_ys__n6065_
.sym 110604 rvsoc.cpu0.D_insn_typ[10]
.sym 110605 $abc$63009$new_n5889_
.sym 110606 $abc$63009$new_n4490_
.sym 110607 $abc$63009$new_ys__n6107_
.sym 110608 rvsoc.cpu0.D_insn_typ[10]
.sym 110609 $abc$63009$new_ys__n1463_
.sym 110610 $abc$63009$new_n4796_
.sym 110611 rvsoc.uart0.rx_divcnt[17]
.sym 110615 rvsoc.uart0.rx_divcnt[12]
.sym 110619 rvsoc.uart0.rx_divcnt[13]
.sym 110623 $abc$63009$new_ys__n1873_inv_
.sym 110624 $abc$63009$new_ys__n5414_inv_
.sym 110625 $abc$63009$new_ys__n1607_
.sym 110626 $abc$63009$new_n4579_
.sym 110627 rvsoc.uart0.rx_divcnt[8]
.sym 110631 $abc$63009$new_n3943_
.sym 110632 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[18]
.sym 110635 rvsoc.cpu0.D_next_pc[20]
.sym 110636 $abc$63009$new_ys__n10983_inv_
.sym 110637 $abc$63009$new_ys__n1582_
.sym 110638 $abc$63009$new_n4625_
.sym 110639 $abc$63009$new_n3943_
.sym 110640 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[3]
.sym 110643 $abc$63009$new_n3943_
.sym 110644 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[4]
.sym 110647 rvsoc.uart0.rx_divcnt[18]
.sym 110651 $abc$63009$new_n3943_
.sym 110652 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[26]
.sym 110655 rvsoc.uart0.rx_divcnt[26]
.sym 110659 $abc$63009$new_n3943_
.sym 110660 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:85$408_Y[17]
.sym 110663 rvsoc.cpu0.D_insn_typ[0]
.sym 110664 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[19]
.sym 110665 rvsoc.cpu0.D_insn_typ[4]
.sym 110666 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[19]
.sym 110667 rvsoc.cpu0.D_insn_typ[0]
.sym 110668 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[23]
.sym 110669 rvsoc.cpu0.D_insn_typ[4]
.sym 110670 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[23]
.sym 110671 rvsoc.cpu0.D_actv_pc[28]
.sym 110672 $abc$63009$new_ys__n1880_inv_
.sym 110673 $abc$63009$new_ys__n1462_
.sym 110674 $abc$63009$new_n4797_
.sym 110675 rvsoc.cpu0.D_insn_typ[0]
.sym 110676 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[17]
.sym 110677 rvsoc.cpu0.D_insn_typ[4]
.sym 110678 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[17]
.sym 110679 rvsoc.cpu0.D_insn_typ[0]
.sym 110680 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[21]
.sym 110681 rvsoc.cpu0.D_insn_typ[4]
.sym 110682 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[21]
.sym 110683 rvsoc.cpu0.D_insn_typ[5]
.sym 110684 rvsoc.cpu0.D_insn_typ[1]
.sym 110685 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[21]
.sym 110686 $abc$63009$new_n3272_
.sym 110687 rvsoc.uart0.rx_divcnt[16]
.sym 110691 rvsoc.cpu0.D_actv_pc[20]
.sym 110692 $abc$63009$new_ys__n1880_inv_
.sym 110693 $abc$63009$new_ys__n1577_
.sym 110694 $abc$63009$new_n4624_
.sym 110695 rvsoc.cpu0.D_insn_typ[0]
.sym 110696 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[25]
.sym 110697 rvsoc.cpu0.D_insn_typ[4]
.sym 110698 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[25]
.sym 110699 rvsoc.cpu0.D_insn_typ[0]
.sym 110700 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[9]
.sym 110701 rvsoc.cpu0.D_insn_typ[4]
.sym 110702 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[9]
.sym 110703 rvsoc.cpu0.D_insn_typ[5]
.sym 110704 rvsoc.cpu0.D_insn_typ[1]
.sym 110705 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[11]
.sym 110706 $abc$63009$new_n3252_
.sym 110707 rvsoc.cpu0.D_insn_typ[0]
.sym 110708 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[11]
.sym 110709 rvsoc.cpu0.D_insn_typ[4]
.sym 110710 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[11]
.sym 110711 rvsoc.uart0.rx_divcnt[6]
.sym 110715 rvsoc.cpu0.D_insn_typ[0]
.sym 110716 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[20]
.sym 110717 rvsoc.cpu0.D_insn_typ[4]
.sym 110718 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[20]
.sym 110719 rvsoc.cpu0.D_insn_typ[5]
.sym 110720 rvsoc.cpu0.D_insn_typ[1]
.sym 110721 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[20]
.sym 110722 $abc$63009$new_n3270_
.sym 110723 rvsoc.cpu0.D_insn_typ[5]
.sym 110724 rvsoc.cpu0.D_insn_typ[1]
.sym 110725 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[9]
.sym 110726 $abc$63009$new_n3248_
.sym 110728 rvsoc.uart0.rx_divcnt[0]
.sym 110733 rvsoc.uart0.rx_divcnt[1]
.sym 110737 rvsoc.uart0.rx_divcnt[2]
.sym 110738 $auto$alumacc.cc:474:replace_alu$3249.C[2]
.sym 110741 rvsoc.uart0.rx_divcnt[3]
.sym 110742 $auto$alumacc.cc:474:replace_alu$3249.C[3]
.sym 110745 rvsoc.uart0.rx_divcnt[4]
.sym 110746 $auto$alumacc.cc:474:replace_alu$3249.C[4]
.sym 110749 rvsoc.uart0.rx_divcnt[5]
.sym 110750 $auto$alumacc.cc:474:replace_alu$3249.C[5]
.sym 110753 rvsoc.uart0.rx_divcnt[6]
.sym 110754 $auto$alumacc.cc:474:replace_alu$3249.C[6]
.sym 110757 rvsoc.uart0.rx_divcnt[7]
.sym 110758 $auto$alumacc.cc:474:replace_alu$3249.C[7]
.sym 110761 rvsoc.uart0.rx_divcnt[8]
.sym 110762 $auto$alumacc.cc:474:replace_alu$3249.C[8]
.sym 110765 rvsoc.uart0.rx_divcnt[9]
.sym 110766 $auto$alumacc.cc:474:replace_alu$3249.C[9]
.sym 110769 rvsoc.uart0.rx_divcnt[10]
.sym 110770 $auto$alumacc.cc:474:replace_alu$3249.C[10]
.sym 110773 rvsoc.uart0.rx_divcnt[11]
.sym 110774 $auto$alumacc.cc:474:replace_alu$3249.C[11]
.sym 110777 rvsoc.uart0.rx_divcnt[12]
.sym 110778 $auto$alumacc.cc:474:replace_alu$3249.C[12]
.sym 110781 rvsoc.uart0.rx_divcnt[13]
.sym 110782 $auto$alumacc.cc:474:replace_alu$3249.C[13]
.sym 110785 rvsoc.uart0.rx_divcnt[14]
.sym 110786 $auto$alumacc.cc:474:replace_alu$3249.C[14]
.sym 110789 rvsoc.uart0.rx_divcnt[15]
.sym 110790 $auto$alumacc.cc:474:replace_alu$3249.C[15]
.sym 110793 rvsoc.uart0.rx_divcnt[16]
.sym 110794 $auto$alumacc.cc:474:replace_alu$3249.C[16]
.sym 110797 rvsoc.uart0.rx_divcnt[17]
.sym 110798 $auto$alumacc.cc:474:replace_alu$3249.C[17]
.sym 110801 rvsoc.uart0.rx_divcnt[18]
.sym 110802 $auto$alumacc.cc:474:replace_alu$3249.C[18]
.sym 110805 rvsoc.uart0.rx_divcnt[19]
.sym 110806 $auto$alumacc.cc:474:replace_alu$3249.C[19]
.sym 110809 rvsoc.uart0.rx_divcnt[20]
.sym 110810 $auto$alumacc.cc:474:replace_alu$3249.C[20]
.sym 110813 rvsoc.uart0.rx_divcnt[21]
.sym 110814 $auto$alumacc.cc:474:replace_alu$3249.C[21]
.sym 110817 rvsoc.uart0.rx_divcnt[22]
.sym 110818 $auto$alumacc.cc:474:replace_alu$3249.C[22]
.sym 110821 rvsoc.uart0.rx_divcnt[23]
.sym 110822 $auto$alumacc.cc:474:replace_alu$3249.C[23]
.sym 110825 rvsoc.uart0.rx_divcnt[24]
.sym 110826 $auto$alumacc.cc:474:replace_alu$3249.C[24]
.sym 110829 rvsoc.uart0.rx_divcnt[25]
.sym 110830 $auto$alumacc.cc:474:replace_alu$3249.C[25]
.sym 110833 rvsoc.uart0.rx_divcnt[26]
.sym 110834 $auto$alumacc.cc:474:replace_alu$3249.C[26]
.sym 110837 rvsoc.uart0.rx_divcnt[27]
.sym 110838 $auto$alumacc.cc:474:replace_alu$3249.C[27]
.sym 110841 rvsoc.uart0.rx_divcnt[28]
.sym 110842 $auto$alumacc.cc:474:replace_alu$3249.C[28]
.sym 110845 rvsoc.uart0.rx_divcnt[29]
.sym 110846 $auto$alumacc.cc:474:replace_alu$3249.C[29]
.sym 110849 rvsoc.uart0.rx_divcnt[30]
.sym 110850 $auto$alumacc.cc:474:replace_alu$3249.C[30]
.sym 110853 rvsoc.uart0.rx_divcnt[31]
.sym 110854 $auto$alumacc.cc:474:replace_alu$3249.C[31]
.sym 110855 $abc$63009$new_ys__n3264_inv_
.sym 110856 rvsoc.data_wdata[14]
.sym 110857 $abc$63009$new_ys__n2826_
.sym 110859 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[12]
.sym 110860 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[12]
.sym 110861 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 110863 rvsoc.uart0.rx_divcnt[24]
.sym 110867 $abc$63009$new_ys__n3260_inv_
.sym 110868 rvsoc.data_wdata[12]
.sym 110869 $abc$63009$new_ys__n2826_
.sym 110871 rvsoc.cpu0.add_op12[20]
.sym 110872 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[20]
.sym 110873 $abc$63009$new_ys__n3769_
.sym 110874 $abc$63009$new_ys__n2350_inv_
.sym 110875 $abc$63009$new_ys__n3281_inv_
.sym 110876 rvsoc.data_wdata[24]
.sym 110877 $abc$63009$new_ys__n2826_
.sym 110879 $abc$63009$new_ys__n2956_inv_
.sym 110880 rvsoc.data_wdata[17]
.sym 110881 $abc$63009$new_ys__n2826_
.sym 110883 $abc$63009$new_ys__n2953_inv_
.sym 110884 rvsoc.data_wdata[18]
.sym 110885 $abc$63009$new_ys__n2826_
.sym 110887 rvsoc.cpu0.add_op12[27]
.sym 110888 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[27]
.sym 110889 $abc$63009$new_ys__n3769_
.sym 110890 $abc$63009$new_ys__n2350_inv_
.sym 110891 $abc$63009$new_ys__n1039_
.sym 110892 $abc$63009$new_n5914_
.sym 110893 $abc$63009$new_ys__n1873_inv_
.sym 110894 $abc$63009$new_n4623_
.sym 110895 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[14]
.sym 110896 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[14]
.sym 110897 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 110903 $abc$63009$new_ys__n951_
.sym 110904 $abc$63009$new_n4786_
.sym 110905 $abc$63009$new_ys__n1873_inv_
.sym 110907 $abc$63009$new_ys__n2807_
.sym 110908 $abc$63009$new_ys__n2345_
.sym 110909 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 110911 $abc$63009$new_ys__n1703_
.sym 110912 $abc$63009$new_n5883_
.sym 110915 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[7]
.sym 110916 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[7]
.sym 110917 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 110919 $abc$63009$new_n4707_
.sym 110920 $abc$63009$new_ys__n12662_inv_
.sym 110921 $abc$63009$new_n4791_
.sym 110922 $abc$63009$new_n4787_
.sym 110923 $abc$63009$new_ys__n1275_
.sym 110924 $abc$63009$new_ys__n1272_
.sym 110925 rvsoc.cpu0.D_op1[12]
.sym 110926 rvsoc.cpu0.D_op2[12]
.sym 110927 $abc$63009$new_ys__n10329_
.sym 110928 $abc$63009$new_n5046_
.sym 110929 $abc$63009$new_n5277_
.sym 110930 $abc$63009$new_n5276_
.sym 110931 rvsoc.cpu0.D_op2[4]
.sym 110932 $abc$63009$new_n4105_
.sym 110935 $abc$63009$new_ys__n11535_inv_
.sym 110936 $abc$63009$new_ys__n1274_
.sym 110937 $abc$63009$new_n4430_
.sym 110938 $abc$63009$new_ys__n1873_inv_
.sym 110939 rvsoc.cpu0.D_op2[12]
.sym 110940 $abc$63009$new_ys__n1271_
.sym 110941 rvsoc.cpu0.D_op1[12]
.sym 110942 $abc$63009$new_n4436_
.sym 110943 $abc$63009$new_n4614_
.sym 110944 $abc$63009$new_n5913_
.sym 110945 $abc$63009$new_ys__n1043_
.sym 110946 $abc$63009$new_n4620_
.sym 110947 $abc$63009$new_n4104_
.sym 110948 $abc$63009$new_ys__n12662_inv_
.sym 110949 $abc$63009$new_ys__n1131_
.sym 110950 $abc$63009$new_n4435_
.sym 110951 rvsoc.cpu0.F_insn[21]
.sym 110952 rvsoc.cpu0.F_insn_typ[2]
.sym 110953 $abc$63009$new_n3618_
.sym 110955 $abc$63009$new_ys__n1017_
.sym 110956 $abc$63009$new_ys__n1020_inv_
.sym 110957 $abc$63009$new_n4662_
.sym 110958 $abc$63009$new_ys__n1873_inv_
.sym 110959 rvsoc.cpu0.D_op2[3]
.sym 110960 $abc$63009$new_ys__n12694_inv_
.sym 110961 $abc$63009$new_n4105_
.sym 110963 $abc$63009$new_ys__n12686_inv_
.sym 110964 rvsoc.cpu0.D_op2[3]
.sym 110965 $abc$63009$new_n4104_
.sym 110967 $abc$63009$new_ys__n12688_inv_
.sym 110968 rvsoc.cpu0.D_op2[3]
.sym 110969 $abc$63009$new_n4104_
.sym 110971 $abc$63009$new_ys__n12694_inv_
.sym 110972 $abc$63009$new_ys__n12686_inv_
.sym 110973 rvsoc.cpu0.D_op2[3]
.sym 110975 $abc$63009$new_n4105_
.sym 110976 rvsoc.cpu0.D_op2[4]
.sym 110979 $abc$63009$new_ys__n12686_inv_
.sym 110980 $abc$63009$new_ys__n12702_inv_
.sym 110981 rvsoc.cpu0.D_op2[3]
.sym 110982 rvsoc.cpu0.D_op2[4]
.sym 110983 $abc$63009$new_ys__n12714_
.sym 110984 $abc$63009$new_ys__n12718_inv_
.sym 110985 rvsoc.cpu0.D_op2[2]
.sym 110987 $abc$63009$new_ys__n12720_inv_
.sym 110988 $abc$63009$new_ys__n12716_inv_
.sym 110989 rvsoc.cpu0.D_op2[2]
.sym 110991 $abc$63009$new_ys__n12722_inv_
.sym 110992 $abc$63009$new_ys__n12718_inv_
.sym 110993 rvsoc.cpu0.D_op2[2]
.sym 110995 $abc$63009$new_ys__n12726_inv_
.sym 110996 $abc$63009$new_ys__n12722_inv_
.sym 110997 rvsoc.cpu0.D_op2[2]
.sym 110999 $abc$63009$new_ys__n12696_inv_
.sym 111000 rvsoc.cpu0.D_op2[3]
.sym 111001 $abc$63009$new_n4105_
.sym 111002 $abc$63009$new_n5920_
.sym 111003 $abc$63009$new_ys__n12716_inv_
.sym 111004 rvsoc.cpu0.D_op2[2]
.sym 111007 $abc$63009$new_ys__n12696_inv_
.sym 111008 $abc$63009$new_ys__n12688_inv_
.sym 111009 rvsoc.cpu0.D_op2[3]
.sym 111011 rvsoc.cpu0.F_insn[20]
.sym 111012 rvsoc.cpu0.F_insn_typ[2]
.sym 111013 $abc$63009$new_n3614_
.sym 111015 $abc$63009$new_ys__n12730_inv_
.sym 111016 $abc$63009$new_ys__n12726_inv_
.sym 111017 rvsoc.cpu0.D_op2[2]
.sym 111019 $abc$63009$new_ys__n12692_inv_
.sym 111020 $abc$63009$new_ys__n12684_
.sym 111021 rvsoc.cpu0.D_op2[4]
.sym 111022 rvsoc.cpu0.D_op2[3]
.sym 111023 $abc$63009$new_ys__n12700_inv_
.sym 111024 $abc$63009$new_n4083_
.sym 111025 $abc$63009$new_n4571_
.sym 111026 $abc$63009$new_n4105_
.sym 111027 $abc$63009$new_ys__n12724_inv_
.sym 111028 $abc$63009$new_ys__n12720_inv_
.sym 111029 rvsoc.cpu0.D_op2[2]
.sym 111031 $abc$63009$new_ys__n12728_inv_
.sym 111032 $abc$63009$new_ys__n12724_inv_
.sym 111033 rvsoc.cpu0.D_op2[2]
.sym 111035 $abc$63009$new_ys__n12688_inv_
.sym 111036 $abc$63009$new_ys__n12704_inv_
.sym 111037 rvsoc.cpu0.D_op2[3]
.sym 111038 rvsoc.cpu0.D_op2[4]
.sym 111039 $abc$63009$new_ys__n12706_inv_
.sym 111040 $abc$63009$new_ys__n12698_inv_
.sym 111041 rvsoc.cpu0.D_op2[3]
.sym 111042 $abc$63009$new_n4104_
.sym 111043 $abc$63009$new_ys__n12708_inv_
.sym 111044 $abc$63009$new_ys__n12700_inv_
.sym 111045 rvsoc.cpu0.D_op2[3]
.sym 111046 $abc$63009$new_n4104_
.sym 111063 $abc$63009$new_ys__n12710_inv_
.sym 111064 $abc$63009$new_ys__n12702_inv_
.sym 111065 rvsoc.cpu0.D_op2[3]
.sym 111066 $abc$63009$new_n4104_
.sym 111079 $PACKER_GND_NET
.sym 111087 rvsoc.mem_vdata[0][1]
.sym 111088 rvsoc.mem_vdata[1][1]
.sym 111089 rvsoc.data_adrs[29]
.sym 111090 rvsoc.data_adrs[28]
.sym 111095 rvsoc.data_adrs[13]
.sym 111096 rvsoc.code_adrs[13]
.sym 111097 $abc$63009$new_ys__n5894_
.sym 111099 rvsoc.data_adrs[14]
.sym 111100 rvsoc.code_adrs[14]
.sym 111101 $abc$63009$new_ys__n5894_
.sym 111103 rvsoc.data_adrs[15]
.sym 111104 rvsoc.code_adrs[15]
.sym 111105 $abc$63009$new_ys__n5894_
.sym 111111 rvsoc.spi0.rxbfr[1]
.sym 111115 rvsoc.data_adrs[6]
.sym 111116 rvsoc.code_adrs[6]
.sym 111117 $abc$63009$new_ys__n5894_
.sym 111119 rvsoc.data_adrs[8]
.sym 111120 rvsoc.code_adrs[8]
.sym 111121 $abc$63009$new_ys__n5894_
.sym 111123 rvsoc.spi0.rxbfr[4]
.sym 111127 rvsoc.spi0.rxbfr[1]
.sym 111128 rvsoc.spi0.status[1]
.sym 111129 rvsoc.data_adrs[3]
.sym 111130 rvsoc.data_adrs[2]
.sym 111131 rvsoc.spi0.rxbfr[3]
.sym 111135 rvsoc.data_adrs[4]
.sym 111136 rvsoc.code_adrs[4]
.sym 111137 $abc$63009$new_ys__n5894_
.sym 111139 $abc$63009$new_n5055_
.sym 111140 $abc$63009$new_n5054_
.sym 111141 $abc$63009$new_n3088_
.sym 111151 rvsoc.mem_rcode[6]
.sym 111152 rvsoc.mem_rcode[4]
.sym 111153 rvsoc.mem_rcode[3]
.sym 111159 rvsoc.mem_rcode[3]
.sym 111160 rvsoc.mem_rcode[4]
.sym 111161 rvsoc.mem_rcode[5]
.sym 111162 rvsoc.mem_rcode[6]
.sym 111163 rvsoc.spi0.rxbfr[6]
.sym 111167 rvsoc.mem_vdata[2][1]
.sym 111168 rvsoc.mem_vdata[3][1]
.sym 111169 rvsoc.data_adrs[28]
.sym 111170 rvsoc.data_adrs[29]
.sym 111171 rvsoc.spi0.rxbfr[5]
.sym 111183 $abc$63009$new_ys__n12590_
.sym 111184 $abc$63009$new_ys__n746_
.sym 111191 $abc$63009$new_ys__n746_
.sym 111192 $abc$63009$new_n3228_
.sym 111195 rvsoc.code_adrs[31]
.sym 111196 $abc$63009$new_n4027_
.sym 111197 $abc$63009$new_ys__n4202_
.sym 111198 rvsoc.mem_vdata[15][7]
.sym 111203 $abc$63009$new_ys__n12590_
.sym 111204 $abc$63009$new_ys__n746_
.sym 111207 rvsoc.data_adrs[2]
.sym 111208 rvsoc.data_adrs[3]
.sym 111211 $abc$63009$new_ys__n2493_inv_
.sym 111212 $abc$63009$new_ys__n11684_
.sym 111213 rvsoc.resetn
.sym 111214 $abc$63009$new_ys__n2292_inv_
.sym 111215 p41
.sym 111216 rvsoc.gpio0.data[1]
.sym 111217 $abc$63009$new_ys__n2292_inv_
.sym 111218 rvsoc.gpio0.dir[1]
.sym 111219 rvsoc.mem_rcode[26]
.sym 111220 $abc$63009$new_ys__n2996_inv_
.sym 111221 $abc$63009$new_ys__n3004_inv_
.sym 111223 $abc$63009$new_ys__n2341_inv_
.sym 111224 $abc$63009$new_ys__n11729_
.sym 111225 $abc$63009$new_ys__n2347_inv_
.sym 111226 $abc$63009$new_ys__n5911_
.sym 111227 p39
.sym 111228 rvsoc.gpio0.data[2]
.sym 111229 $abc$63009$new_ys__n2292_inv_
.sym 111230 rvsoc.gpio0.dir[2]
.sym 111231 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$35817[0]
.sym 111232 $abc$63009$new_n2885_
.sym 111235 p40
.sym 111236 rvsoc.gpio0.data[3]
.sym 111237 $abc$63009$new_ys__n2292_inv_
.sym 111238 rvsoc.gpio0.dir[3]
.sym 111240 rvsoc.uart0.tx_bitcnt[0]
.sym 111244 rvsoc.uart0.tx_bitcnt[1]
.sym 111245 $PACKER_VCC_NET
.sym 111248 rvsoc.uart0.tx_bitcnt[2]
.sym 111249 $PACKER_VCC_NET
.sym 111250 $auto$alumacc.cc:474:replace_alu$3252.C[2]
.sym 111252 rvsoc.uart0.tx_bitcnt[3]
.sym 111253 $PACKER_VCC_NET
.sym 111254 $auto$alumacc.cc:474:replace_alu$3252.C[3]
.sym 111255 rvsoc.uart0.tx_bitcnt[0]
.sym 111256 rvsoc.uart0.tx_bitcnt[1]
.sym 111257 rvsoc.uart0.tx_bitcnt[2]
.sym 111258 rvsoc.uart0.tx_bitcnt[3]
.sym 111260 rvsoc.uart0.tx_bitcnt[0]
.sym 111262 $PACKER_VCC_NET
.sym 111263 rvsoc.data_adrs[28]
.sym 111264 rvsoc.data_adrs[29]
.sym 111265 $abc$63009$new_n3088_
.sym 111267 rvsoc.mem_rcode[26]
.sym 111268 $abc$63009$new_ys__n2997_inv_
.sym 111269 $abc$63009$new_ys__n3002_inv_
.sym 111271 rvsoc.uart0.tx_bitcnt[0]
.sym 111272 rvsoc.uart0.status[0]
.sym 111273 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53337
.sym 111275 rvsoc.data_adrs[10]
.sym 111276 rvsoc.code_adrs[10]
.sym 111277 $abc$63009$new_ys__n5881_
.sym 111279 rvsoc.uart0.div[8]
.sym 111280 rvsoc.uart0.status[8]
.sym 111281 rvsoc.data_adrs[2]
.sym 111282 rvsoc.data_adrs[3]
.sym 111283 rvsoc.cpu0.F_insn[22]
.sym 111284 $abc$63009$new_ys__n2997_inv_
.sym 111285 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 111287 rvsoc.data_adrs[15]
.sym 111288 rvsoc.data_adrs[14]
.sym 111289 rvsoc.data_adrs[13]
.sym 111290 $abc$63009$new_ys__n2341_inv_
.sym 111291 rvsoc.data_adrs[3]
.sym 111292 rvsoc.data_adrs[2]
.sym 111293 rvsoc.spi0.status[21]
.sym 111295 rvsoc.code_adrs[12]
.sym 111296 rvsoc.code_adrs[11]
.sym 111297 $abc$63009$new_ys__n2340_inv_
.sym 111298 $abc$63009$new_ys__n4202_
.sym 111299 rvsoc.code_adrs[15]
.sym 111300 rvsoc.code_adrs[14]
.sym 111301 rvsoc.code_adrs[13]
.sym 111302 $abc$63009$new_ys__n2347_inv_
.sym 111303 rvsoc.uart0.div[17]
.sym 111304 rvsoc.uart0.status[17]
.sym 111305 rvsoc.data_adrs[2]
.sym 111306 rvsoc.data_adrs[3]
.sym 111307 rvsoc.cpu0.F_insn[21]
.sym 111308 $abc$63009$new_ys__n2996_inv_
.sym 111309 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 111311 rvsoc.cpu0.F_insn[21]
.sym 111315 rvsoc.cpu0.F_next_pc[3]
.sym 111316 rvsoc.cpu0.E_Br_adrs[3]
.sym 111317 rvsoc.cpu0.E_take_Br
.sym 111319 rvsoc.cpu0.F_insn[14]
.sym 111323 rvsoc.uart0.div[15]
.sym 111324 rvsoc.uart0.status[15]
.sym 111325 rvsoc.data_adrs[2]
.sym 111326 rvsoc.data_adrs[3]
.sym 111327 $abc$63009$new_n2927_
.sym 111328 $abc$63009$new_ys__n2821_inv_
.sym 111331 rvsoc.cpu0.F_insn[24]
.sym 111332 $abc$63009$new_ys__n2999_inv_
.sym 111333 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 111335 rvsoc.cpu0.sysregs[3][8]
.sym 111336 rvsoc.cpu0.sysregs[1][8]
.sym 111337 rvsoc.cpu0.D_insn[21]
.sym 111338 rvsoc.cpu0.D_insn_typ[8]
.sym 111339 rvsoc.cpu0.F_next_pc[12]
.sym 111340 rvsoc.cpu0.E_Br_adrs[12]
.sym 111341 rvsoc.cpu0.E_take_Br
.sym 111343 rvsoc.cpu0.F_next_pc[5]
.sym 111344 rvsoc.cpu0.E_Br_adrs[5]
.sym 111345 rvsoc.cpu0.E_take_Br
.sym 111347 $abc$63009$new_ys__n1971_inv_
.sym 111348 rvsoc.cpu0.sysregs[1][12]
.sym 111349 $abc$63009$new_n3747_
.sym 111351 $abc$63009$new_ys__n1922_inv_
.sym 111352 rvsoc.cpu0.sysregs[1][5]
.sym 111353 $abc$63009$new_n3747_
.sym 111355 $abc$63009$new_ys__n1929_inv_
.sym 111356 rvsoc.cpu0.sysregs[1][6]
.sym 111357 $abc$63009$new_n3747_
.sym 111359 $abc$63009$new_ys__n1908_inv_
.sym 111360 rvsoc.cpu0.sysregs[1][3]
.sym 111361 $abc$63009$new_n3747_
.sym 111363 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[3]
.sym 111364 rvsoc.cpu0.D_insn_typ[14]
.sym 111365 $abc$63009$new_ys__n1906_
.sym 111366 $abc$63009$new_n3788_
.sym 111367 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[12]
.sym 111368 rvsoc.cpu0.D_insn_typ[14]
.sym 111369 $abc$63009$new_ys__n1969_
.sym 111370 $abc$63009$new_n3824_
.sym 111371 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[6]
.sym 111372 rvsoc.cpu0.D_insn_typ[14]
.sym 111373 $abc$63009$new_ys__n1927_
.sym 111374 $abc$63009$new_n3800_
.sym 111375 rvsoc.data_wdata[14]
.sym 111379 rvsoc.data_wdata[3]
.sym 111380 $abc$63009$new_ys__n3517_
.sym 111381 $abc$63009$new_n3411_
.sym 111383 rvsoc.data_wdata[29]
.sym 111387 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[5]
.sym 111388 rvsoc.cpu0.D_insn_typ[14]
.sym 111389 $abc$63009$new_ys__n1920_
.sym 111390 $abc$63009$new_n3796_
.sym 111391 rvsoc.uart0.div[31]
.sym 111392 rvsoc.uart0.status[31]
.sym 111393 rvsoc.data_adrs[2]
.sym 111394 rvsoc.data_adrs[3]
.sym 111395 rvsoc.data_wdata[8]
.sym 111399 rvsoc.cpu0.F_next_pc[1]
.sym 111400 rvsoc.cpu0.E_Br_adrs[1]
.sym 111401 rvsoc.cpu0.E_take_Br
.sym 111403 $abc$63009$new_ys__n9816_inv_
.sym 111404 $abc$63009$new_n3311_
.sym 111405 $abc$63009$new_ys__n3517_
.sym 111406 rvsoc.data_wdata[2]
.sym 111407 rvsoc.cpu0.D_insn_typ[5]
.sym 111408 rvsoc.cpu0.D_insn_typ[1]
.sym 111409 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[14]
.sym 111410 $abc$63009$new_n3258_
.sym 111411 rvsoc.cpu0.D_insn_typ[5]
.sym 111412 rvsoc.cpu0.D_insn_typ[1]
.sym 111413 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[12]
.sym 111414 $abc$63009$new_n3254_
.sym 111415 rvsoc.cpu0.D_insn_typ[5]
.sym 111416 rvsoc.cpu0.D_insn_typ[1]
.sym 111417 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[13]
.sym 111418 $abc$63009$new_n3256_
.sym 111419 rvsoc.cpu0.D_insn_typ[12]
.sym 111420 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[5]
.sym 111421 rvsoc.cpu0.D_insn_typ[13]
.sym 111422 rvsoc.cpu0.D_op1[5]
.sym 111423 rvsoc.cpu0.D_insn_typ[5]
.sym 111424 rvsoc.cpu0.D_insn_typ[1]
.sym 111425 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[6]
.sym 111426 $abc$63009$new_n3242_
.sym 111427 rvsoc.cpu0.D_insn_typ[5]
.sym 111428 rvsoc.cpu0.D_insn_typ[1]
.sym 111429 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[8]
.sym 111430 $abc$63009$new_n3246_
.sym 111431 rvsoc.cpu0.E_next_pc[20]
.sym 111432 rvsoc.cpu0.E_actv_pc[20]
.sym 111433 $abc$63009$new_ys__n2493_inv_
.sym 111434 $abc$63009$new_n3311_
.sym 111435 rvsoc.uart0.tx_bitcnt[1]
.sym 111439 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[17]
.sym 111440 rvsoc.cpu0.D_insn_typ[14]
.sym 111441 $abc$63009$new_ys__n2004_
.sym 111442 $abc$63009$new_n3844_
.sym 111443 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[22]
.sym 111444 rvsoc.cpu0.D_insn_typ[14]
.sym 111445 $abc$63009$new_ys__n2039_
.sym 111446 $abc$63009$new_n3864_
.sym 111447 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[16]
.sym 111448 rvsoc.cpu0.D_insn_typ[14]
.sym 111449 $abc$63009$new_ys__n1997_
.sym 111450 $abc$63009$new_n3840_
.sym 111451 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[18]
.sym 111452 rvsoc.cpu0.D_insn_typ[14]
.sym 111453 $abc$63009$new_ys__n2011_
.sym 111454 $abc$63009$new_n3848_
.sym 111455 rvsoc.cpu0.sysregs[3][22]
.sym 111456 rvsoc.cpu0.sysregs[1][22]
.sym 111457 rvsoc.cpu0.D_insn[21]
.sym 111458 rvsoc.cpu0.D_insn_typ[8]
.sym 111459 rvsoc.cpu0.F_next_pc[7]
.sym 111460 rvsoc.cpu0.E_Br_adrs[7]
.sym 111461 rvsoc.cpu0.E_take_Br
.sym 111463 rvsoc.data_wdata[5]
.sym 111467 rvsoc.data_wdata[7]
.sym 111471 rvsoc.data_wdata[15]
.sym 111475 rvsoc.data_wdata[6]
.sym 111479 rvsoc.data_wdata[12]
.sym 111483 rvsoc.data_wdata[1]
.sym 111487 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[15]
.sym 111488 rvsoc.cpu0.D_insn_typ[14]
.sym 111489 $abc$63009$new_ys__n1990_
.sym 111490 $abc$63009$new_n3836_
.sym 111491 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[14]
.sym 111492 rvsoc.cpu0.D_insn_typ[14]
.sym 111493 $abc$63009$new_ys__n1983_
.sym 111494 $abc$63009$new_n3832_
.sym 111496 rvsoc.uart0.div[1]
.sym 111497 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[1]
.sym 111500 rvsoc.uart0.div[2]
.sym 111501 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[2]
.sym 111504 rvsoc.uart0.div[3]
.sym 111505 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[3]
.sym 111508 rvsoc.uart0.div[4]
.sym 111509 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[4]
.sym 111512 rvsoc.uart0.div[5]
.sym 111513 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[5]
.sym 111516 rvsoc.uart0.div[6]
.sym 111517 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[6]
.sym 111520 rvsoc.uart0.div[7]
.sym 111521 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[7]
.sym 111524 rvsoc.uart0.div[8]
.sym 111525 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[8]
.sym 111528 rvsoc.uart0.div[9]
.sym 111529 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[9]
.sym 111532 rvsoc.uart0.div[10]
.sym 111533 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[10]
.sym 111536 rvsoc.uart0.div[11]
.sym 111537 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[11]
.sym 111540 rvsoc.uart0.div[12]
.sym 111541 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[12]
.sym 111544 rvsoc.uart0.div[13]
.sym 111545 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[13]
.sym 111548 rvsoc.uart0.div[14]
.sym 111549 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[14]
.sym 111552 rvsoc.uart0.div[15]
.sym 111553 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[15]
.sym 111556 rvsoc.uart0.div[16]
.sym 111557 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[16]
.sym 111560 rvsoc.uart0.div[17]
.sym 111561 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[17]
.sym 111564 rvsoc.uart0.div[18]
.sym 111565 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[18]
.sym 111568 rvsoc.uart0.div[19]
.sym 111569 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[19]
.sym 111572 rvsoc.uart0.div[20]
.sym 111573 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[20]
.sym 111576 rvsoc.uart0.div[21]
.sym 111577 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[21]
.sym 111580 rvsoc.uart0.div[22]
.sym 111581 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[22]
.sym 111584 rvsoc.uart0.div[23]
.sym 111585 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[23]
.sym 111588 rvsoc.uart0.div[24]
.sym 111589 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[24]
.sym 111592 rvsoc.uart0.div[25]
.sym 111593 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[25]
.sym 111596 rvsoc.uart0.div[26]
.sym 111597 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[26]
.sym 111600 rvsoc.uart0.div[27]
.sym 111601 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[27]
.sym 111604 rvsoc.uart0.div[28]
.sym 111605 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[28]
.sym 111608 rvsoc.uart0.div[29]
.sym 111609 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[29]
.sym 111612 rvsoc.uart0.div[30]
.sym 111613 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[30]
.sym 111616 rvsoc.uart0.div[31]
.sym 111617 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[31]
.sym 111620 $PACKER_VCC_NET
.sym 111622 $nextpnr_ICESTORM_LC_0$I3
.sym 111623 p15
.sym 111624 $abc$63009$new_ys__n2779_inv_
.sym 111625 $abc$63009$new_ys__n562_
.sym 111626 $nextpnr_ICESTORM_LC_0$COUT
.sym 111627 rvsoc.cpu0.D_insn_typ[5]
.sym 111628 rvsoc.cpu0.D_insn_typ[1]
.sym 111629 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[15]
.sym 111630 $abc$63009$new_n3260_
.sym 111631 rvsoc.cpu0.D_insn_typ[5]
.sym 111632 rvsoc.cpu0.D_insn_typ[1]
.sym 111633 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[4]
.sym 111634 $abc$63009$new_n3238_
.sym 111635 rvsoc.uart0.rx_divcnt[10]
.sym 111639 rvsoc.uart0.rx_divcnt[5]
.sym 111643 rvsoc.cpu0.D_insn_typ[0]
.sym 111644 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[4]
.sym 111645 rvsoc.cpu0.D_insn_typ[4]
.sym 111646 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[4]
.sym 111647 rvsoc.cpu0.D_insn_typ[0]
.sym 111648 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[1]
.sym 111649 rvsoc.cpu0.D_insn_typ[4]
.sym 111650 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[1]
.sym 111651 rvsoc.cpu0.D_insn_typ[5]
.sym 111652 rvsoc.cpu0.D_insn_typ[1]
.sym 111653 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[1]
.sym 111654 $abc$63009$new_n3232_
.sym 111655 rvsoc.uart0.rx_divcnt[21]
.sym 111659 rvsoc.cpu0.D_insn_typ[12]
.sym 111660 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[28]
.sym 111661 rvsoc.cpu0.D_insn_typ[13]
.sym 111662 rvsoc.cpu0.D_op1[28]
.sym 111663 rvsoc.cpu0.F_actv_pc[27]
.sym 111667 rvsoc.uart0.rx_divcnt[19]
.sym 111671 $abc$63009$new_ys__n4103_
.sym 111672 rvsoc.cpu0.F_insn[29]
.sym 111673 rvsoc.cpu0.F_insn_typ[2]
.sym 111674 $abc$63009$new_n3635_
.sym 111675 rvsoc.uart0.rx_divcnt[14]
.sym 111679 rvsoc.uart0.rx_divcnt[11]
.sym 111683 rvsoc.uart0.rx_divcnt[15]
.sym 111687 rvsoc.cpu0.D_op2[1]
.sym 111691 rvsoc.uart0.rx_divcnt[27]
.sym 111695 rvsoc.uart0.rx_divcnt[23]
.sym 111699 $abc$63009$new_ys__n3250_inv_
.sym 111700 rvsoc.data_wdata[7]
.sym 111701 $abc$63009$new_ys__n2826_
.sym 111703 rvsoc.cpu0.F_insn[13]
.sym 111704 rvsoc.cpu0.F_insn[12]
.sym 111707 rvsoc.cpu0.D_op2[9]
.sym 111711 $abc$63009$new_ys__n3262_inv_
.sym 111712 rvsoc.data_wdata[13]
.sym 111713 $abc$63009$new_ys__n2826_
.sym 111715 rvsoc.uart0.rx_divcnt[22]
.sym 111719 rvsoc.uart0.rx_divcnt[28]
.sym 111723 rvsoc.cpu0.add_op12[2]
.sym 111727 rvsoc.cpu0.D_op2[11]
.sym 111731 rvsoc.cpu0.add_op12[2]
.sym 111732 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[2]
.sym 111733 $abc$63009$new_ys__n3769_
.sym 111734 $abc$63009$new_ys__n2350_inv_
.sym 111735 $abc$63009$new_ys__n6098_
.sym 111736 rvsoc.cpu0.D_insn_typ[10]
.sym 111737 $abc$63009$new_ys__n1508_
.sym 111738 $abc$63009$new_n5925_
.sym 111739 rvsoc.cpu0.D_op2[14]
.sym 111743 rvsoc.cpu0.add_op12[1]
.sym 111744 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[1]
.sym 111745 $abc$63009$new_ys__n3769_
.sym 111746 $abc$63009$new_ys__n2350_inv_
.sym 111747 rvsoc.cpu0.D_op2[10]
.sym 111751 rvsoc.cpu0.E_add12[21]
.sym 111752 rvsoc.cpu0.E_op1[21]
.sym 111753 rvsoc.cpu0.E_op1[31]
.sym 111755 rvsoc.cpu0.add_op12[21]
.sym 111759 rvsoc.cpu0.D_op2[16]
.sym 111763 rvsoc.cpu0.add_op12[14]
.sym 111764 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[14]
.sym 111765 $abc$63009$new_ys__n3769_
.sym 111766 $abc$63009$new_ys__n2350_inv_
.sym 111767 rvsoc.cpu0.add_op12[10]
.sym 111768 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[10]
.sym 111769 $abc$63009$new_ys__n3769_
.sym 111770 $abc$63009$new_ys__n2350_inv_
.sym 111771 rvsoc.cpu0.add_op12[14]
.sym 111775 rvsoc.uart0.rx_divcnt[29]
.sym 111779 rvsoc.cpu0.add_op12[15]
.sym 111780 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[15]
.sym 111781 $abc$63009$new_ys__n3769_
.sym 111782 $abc$63009$new_ys__n2350_inv_
.sym 111783 rvsoc.cpu0.E_add12[14]
.sym 111784 rvsoc.cpu0.E_op1[14]
.sym 111785 rvsoc.cpu0.E_op1[31]
.sym 111787 rvsoc.cpu0.add_op12[22]
.sym 111788 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[22]
.sym 111789 $abc$63009$new_ys__n3769_
.sym 111791 rvsoc.cpu0.F_insn[24]
.sym 111792 rvsoc.cpu0.F_insn_typ[2]
.sym 111793 $abc$63009$new_n3624_
.sym 111795 rvsoc.cpu0.F_insn[22]
.sym 111796 rvsoc.cpu0.F_insn_typ[2]
.sym 111797 $abc$63009$new_n3620_
.sym 111799 $abc$63009$new_n3646_
.sym 111800 $abc$63009$new_n3640_
.sym 111803 rvsoc.cpu0.add_op12[21]
.sym 111804 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[21]
.sym 111805 $abc$63009$new_ys__n3769_
.sym 111806 $abc$63009$new_ys__n2350_inv_
.sym 111807 rvsoc.cpu0.add_op12[23]
.sym 111808 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[23]
.sym 111809 $abc$63009$new_ys__n3769_
.sym 111810 $abc$63009$new_ys__n2350_inv_
.sym 111811 rvsoc.uart0.rx_divcnt[30]
.sym 111815 rvsoc.cpu0.add_op12[28]
.sym 111816 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[28]
.sym 111817 $abc$63009$new_ys__n3769_
.sym 111818 $abc$63009$new_ys__n2350_inv_
.sym 111819 rvsoc.cpu0.D_op2[28]
.sym 111820 $abc$63009$new_ys__n1271_
.sym 111821 rvsoc.cpu0.D_op1[28]
.sym 111822 $abc$63009$new_ys__n955_
.sym 111823 rvsoc.cpu0.E_add12[18]
.sym 111824 rvsoc.cpu0.E_op1[18]
.sym 111825 rvsoc.cpu0.E_op1[31]
.sym 111827 $abc$63009$new_ys__n10339_
.sym 111828 $abc$63009$new_n5045_
.sym 111829 $abc$63009$new_n5331_
.sym 111830 $abc$63009$new_n5330_
.sym 111831 $abc$63009$new_ys__n10815_inv_
.sym 111832 rvsoc.data_wdata[15]
.sym 111833 $abc$63009$new_n5041_
.sym 111835 rvsoc.cpu0.add_op12[25]
.sym 111836 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[25]
.sym 111837 $abc$63009$new_ys__n3769_
.sym 111838 $abc$63009$new_ys__n2350_inv_
.sym 111839 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[13]
.sym 111840 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[13]
.sym 111841 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 111843 rvsoc.cpu0.add_op12[18]
.sym 111844 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[18]
.sym 111845 $abc$63009$new_ys__n3769_
.sym 111846 $abc$63009$new_ys__n2350_inv_
.sym 111847 $abc$63009$new_n4790_
.sym 111848 $abc$63009$new_n4788_
.sym 111851 $abc$63009$new_ys__n1275_
.sym 111852 $abc$63009$new_ys__n1272_
.sym 111853 rvsoc.cpu0.D_op1[28]
.sym 111854 rvsoc.cpu0.D_op2[28]
.sym 111855 rvsoc.cpu0.D_op2[9]
.sym 111856 $abc$63009$new_ys__n1271_
.sym 111857 rvsoc.cpu0.D_op1[9]
.sym 111858 $abc$63009$new_n4369_
.sym 111859 $abc$63009$new_ys__n1275_
.sym 111860 $abc$63009$new_ys__n1272_
.sym 111861 rvsoc.cpu0.D_op1[9]
.sym 111862 rvsoc.cpu0.D_op2[9]
.sym 111863 rvsoc.cpu0.D_op2[25]
.sym 111864 $abc$63009$new_ys__n1271_
.sym 111865 rvsoc.cpu0.D_op1[25]
.sym 111866 $abc$63009$new_ys__n988_
.sym 111867 rvsoc.cpu0.add_op12[18]
.sym 111871 rvsoc.cpu0.add_op12[29]
.sym 111875 $abc$63009$new_n4104_
.sym 111876 $abc$63009$new_ys__n12659_inv_
.sym 111877 $abc$63009$new_ys__n1164_
.sym 111878 $abc$63009$new_n4368_
.sym 111879 $abc$63009$new_ys__n1275_
.sym 111880 $abc$63009$new_ys__n1272_
.sym 111881 rvsoc.cpu0.D_op1[25]
.sym 111882 rvsoc.cpu0.D_op2[25]
.sym 111883 rvsoc.cpu0.D_op2[23]
.sym 111884 $abc$63009$new_ys__n1271_
.sym 111885 rvsoc.cpu0.D_op1[23]
.sym 111886 $abc$63009$new_n4680_
.sym 111887 $abc$63009$new_n4707_
.sym 111888 $abc$63009$new_ys__n12659_inv_
.sym 111889 $abc$63009$new_n4724_
.sym 111890 $abc$63009$new_n4722_
.sym 111891 $abc$63009$new_ys__n1010_
.sym 111892 $abc$63009$new_n4679_
.sym 111895 rvsoc.cpu0.D_op2[10]
.sym 111896 $abc$63009$new_ys__n1271_
.sym 111897 rvsoc.cpu0.D_op1[10]
.sym 111898 $abc$63009$new_ys__n1153_
.sym 111899 rvsoc.cpu0.D_funct3[2]
.sym 111900 rvsoc.cpu0.D_funct3[1]
.sym 111901 rvsoc.cpu0.D_op2[5]
.sym 111902 rvsoc.cpu0.D_funct3[0]
.sym 111903 $abc$63009$new_ys__n1275_
.sym 111904 $abc$63009$new_ys__n1272_
.sym 111905 rvsoc.cpu0.D_op1[23]
.sym 111906 rvsoc.cpu0.D_op2[23]
.sym 111907 $abc$63009$new_ys__n3836_inv_
.sym 111908 $abc$63009$new_ys__n2350_inv_
.sym 111909 $abc$63009$new_n4663_
.sym 111911 $abc$63009$new_n4725_
.sym 111912 $abc$63009$new_ys__n984_
.sym 111913 $abc$63009$new_n4721_
.sym 111914 $abc$63009$new_ys__n1873_inv_
.sym 111915 $abc$63009$new_ys__n1275_
.sym 111916 $abc$63009$new_ys__n1272_
.sym 111917 rvsoc.cpu0.D_op1[14]
.sym 111918 rvsoc.cpu0.D_op2[14]
.sym 111919 $abc$63009$new_ys__n1275_
.sym 111920 $abc$63009$new_ys__n1272_
.sym 111921 rvsoc.cpu0.D_op1[1]
.sym 111922 rvsoc.cpu0.D_op2[1]
.sym 111923 $abc$63009$new_n4104_
.sym 111924 $abc$63009$new_ys__n12664_inv_
.sym 111925 $abc$63009$new_ys__n1109_
.sym 111926 $abc$63009$new_n4487_
.sym 111927 $abc$63009$new_n4104_
.sym 111928 $abc$63009$new_ys__n12651_
.sym 111929 $abc$63009$new_ys__n1252_
.sym 111930 $abc$63009$new_n4162_
.sym 111931 $abc$63009$new_ys__n11203_
.sym 111932 $abc$63009$new_ys__n1275_
.sym 111933 $abc$63009$new_ys__n1016_inv_
.sym 111935 $abc$63009$new_ys__n1271_
.sym 111936 $abc$63009$new_ys__n1272_
.sym 111937 rvsoc.cpu0.D_op1[22]
.sym 111938 rvsoc.cpu0.D_op2[22]
.sym 111939 $abc$63009$new_n4104_
.sym 111940 $abc$63009$new_ys__n12660_inv_
.sym 111941 $abc$63009$new_n4392_
.sym 111943 rvsoc.cpu0.D_op2[0]
.sym 111944 rvsoc.cpu0.D_op2[1]
.sym 111945 rvsoc.cpu0.D_op1[0]
.sym 111947 rvsoc.cpu0.D_op2[2]
.sym 111948 rvsoc.cpu0.D_op2[3]
.sym 111949 $abc$63009$new_ys__n12714_
.sym 111951 $abc$63009$new_ys__n1064_
.sym 111952 $abc$63009$new_ys__n1065_
.sym 111953 $abc$63009$new_ys__n1060_inv_
.sym 111955 $abc$63009$new_ys__n1271_
.sym 111956 $abc$63009$new_ys__n1272_
.sym 111957 rvsoc.cpu0.D_op1[18]
.sym 111958 rvsoc.cpu0.D_op2[18]
.sym 111959 rvsoc.cpu0.D_op2[4]
.sym 111960 $abc$63009$new_ys__n12690_inv_
.sym 111961 $abc$63009$new_ys__n12650_
.sym 111963 rvsoc.cpu0.D_op2[2]
.sym 111964 $abc$63009$new_ys__n12714_
.sym 111965 $abc$63009$new_ys__n12690_inv_
.sym 111966 rvsoc.cpu0.D_op2[3]
.sym 111967 $abc$63009$new_ys__n12698_inv_
.sym 111968 $abc$63009$new_n4528_
.sym 111969 $abc$63009$new_n4083_
.sym 111970 $abc$63009$new_n4105_
.sym 111971 $abc$63009$new_ys__n12692_inv_
.sym 111972 $abc$63009$new_ys__n12684_
.sym 111973 rvsoc.cpu0.D_op2[3]
.sym 111975 $abc$63009$new_n5576_
.sym 111976 $abc$63009$new_n5577_
.sym 111977 $abc$63009$new_n5578_
.sym 111978 $abc$63009$new_n5579_
.sym 111979 $abc$63009$new_n4686_
.sym 111980 $abc$63009$new_n4682_
.sym 111981 $abc$63009$new_ys__n1006_
.sym 111982 $abc$63009$new_n4678_
.sym 111983 rvsoc.cpu0.D_op1[9]
.sym 111984 rvsoc.cpu0.D_op1[10]
.sym 111985 rvsoc.cpu0.D_op1[11]
.sym 111986 rvsoc.cpu0.D_op1[12]
.sym 111987 rvsoc.cpu0.D_op2[5]
.sym 111988 $abc$63009$new_ys__n12787_
.sym 111989 $abc$63009$new_n4108_
.sym 111990 $abc$63009$new_ys__n1274_
.sym 111991 $abc$63009$new_ys__n12783_inv_
.sym 111992 rvsoc.cpu0.D_op2[5]
.sym 111993 $abc$63009$new_n4108_
.sym 111994 $abc$63009$new_ys__n1274_
.sym 111995 rvsoc.cpu0.D_op1[5]
.sym 111996 rvsoc.cpu0.D_op1[6]
.sym 111997 rvsoc.cpu0.D_op1[7]
.sym 111998 rvsoc.cpu0.D_op1[8]
.sym 111999 rvsoc.cpu0.D_op1[13]
.sym 112000 rvsoc.cpu0.D_op1[14]
.sym 112001 rvsoc.cpu0.D_op1[15]
.sym 112002 rvsoc.cpu0.D_op1[16]
.sym 112003 rvsoc.cpu0.D_op1[17]
.sym 112004 rvsoc.cpu0.D_op1[18]
.sym 112005 rvsoc.cpu0.D_op1[19]
.sym 112006 rvsoc.cpu0.D_op1[20]
.sym 112023 rvsoc.cpu0.D_op2[4]
.sym 112024 rvsoc.cpu0.D_op2[3]
.sym 112027 $abc$63009$new_n4276_
.sym 112028 $abc$63009$new_ys__n12819_inv_
.sym 112029 $abc$63009$new_n4526_
.sym 112031 rvsoc.cpu0.D_op2[4]
.sym 112032 $abc$63009$new_ys__n12819_inv_
.sym 112033 $abc$63009$new_n4214_
.sym 112035 $abc$63009$new_n4276_
.sym 112036 $abc$63009$new_ys__n12827_
.sym 112037 $abc$63009$new_n4526_
.sym 112043 $PACKER_GND_NET
.sym 112047 $PACKER_GND_NET
.sym 112067 $PACKER_GND_NET
.sym 112071 rvsoc.spi0.rxbfr[4]
.sym 112072 rvsoc.spi0.status[4]
.sym 112073 rvsoc.data_adrs[3]
.sym 112074 rvsoc.data_adrs[2]
.sym 112083 rvsoc.mem_vdata[1][21]
.sym 112084 rvsoc.mem_vdata[2][21]
.sym 112085 rvsoc.code_adrs[29]
.sym 112086 rvsoc.code_adrs[28]
.sym 112087 rvsoc.data_adrs[12]
.sym 112088 rvsoc.code_adrs[12]
.sym 112089 $abc$63009$new_ys__n5911_
.sym 112091 rvsoc.mem_vdata[1][17]
.sym 112092 rvsoc.mem_vdata[3][17]
.sym 112093 rvsoc.data_adrs[29]
.sym 112094 rvsoc.data_adrs[28]
.sym 112095 rvsoc.data_adrs[3]
.sym 112096 rvsoc.data_adrs[2]
.sym 112097 rvsoc.spi0.status[17]
.sym 112099 rvsoc.data_adrs[3]
.sym 112100 rvsoc.data_adrs[2]
.sym 112101 rvsoc.spi0.status[20]
.sym 112103 rvsoc.mem_vdata[1][3]
.sym 112104 rvsoc.mem_vdata[3][3]
.sym 112105 rvsoc.code_adrs[29]
.sym 112106 rvsoc.code_adrs[28]
.sym 112107 rvsoc.mem_vdata[0][3]
.sym 112108 rvsoc.mem_vdata[2][3]
.sym 112109 rvsoc.code_adrs[28]
.sym 112110 rvsoc.code_adrs[29]
.sym 112111 $abc$63009$new_n3226_
.sym 112112 $abc$63009$new_n3227_
.sym 112113 $abc$63009$new_n3225_
.sym 112114 rvsoc.code_adrs[30]
.sym 112115 rvsoc.spi0.rxbfr[6]
.sym 112116 rvsoc.spi0.status[6]
.sym 112117 rvsoc.data_adrs[3]
.sym 112118 rvsoc.data_adrs[2]
.sym 112119 rvsoc.code_adrs[31]
.sym 112120 $abc$63009$new_n3224_
.sym 112121 $abc$63009$new_ys__n4202_
.sym 112122 rvsoc.mem_vdata[15][3]
.sym 112123 rvsoc.code_adrs[30]
.sym 112124 rvsoc.code_adrs[31]
.sym 112125 $abc$63009$new_ys__n12571_
.sym 112127 rvsoc.mem_vdata[0][3]
.sym 112128 rvsoc.mem_vdata[1][3]
.sym 112129 rvsoc.data_adrs[29]
.sym 112130 rvsoc.data_adrs[28]
.sym 112131 rvsoc.mem_vdata[1][17]
.sym 112132 rvsoc.mem_vdata[5][17]
.sym 112133 rvsoc.code_adrs[30]
.sym 112134 $abc$63009$new_ys__n12571_
.sym 112135 rvsoc.uart0.div[26]
.sym 112136 rvsoc.uart0.status[26]
.sym 112137 rvsoc.data_adrs[2]
.sym 112138 rvsoc.data_adrs[3]
.sym 112139 rvsoc.mem_vdata[1][7]
.sym 112140 rvsoc.mem_vdata[2][7]
.sym 112141 rvsoc.code_adrs[29]
.sym 112142 rvsoc.code_adrs[28]
.sym 112143 rvsoc.mem_vdata[1][16]
.sym 112144 rvsoc.mem_vdata[2][16]
.sym 112145 rvsoc.code_adrs[29]
.sym 112146 rvsoc.code_adrs[28]
.sym 112147 rvsoc.mem_vdata[1][2]
.sym 112148 rvsoc.mem_vdata[3][2]
.sym 112149 rvsoc.code_adrs[29]
.sym 112150 rvsoc.code_adrs[28]
.sym 112151 $abc$63009$new_n4029_
.sym 112152 $abc$63009$new_n4030_
.sym 112153 $abc$63009$new_n4028_
.sym 112154 rvsoc.code_adrs[30]
.sym 112155 $abc$63009$new_n5124_
.sym 112156 $abc$63009$new_n5123_
.sym 112157 $abc$63009$new_n3088_
.sym 112159 $PACKER_GND_NET
.sym 112163 rvsoc.mem_vdata[1][2]
.sym 112164 rvsoc.mem_vdata[3][2]
.sym 112165 rvsoc.data_adrs[29]
.sym 112166 rvsoc.data_adrs[28]
.sym 112167 rvsoc.code_adrs[30]
.sym 112168 $abc$63009$new_n3555_
.sym 112169 $abc$63009$new_n3554_
.sym 112170 $abc$63009$new_n3553_
.sym 112171 $PACKER_GND_NET
.sym 112175 rvsoc.mem_vdata[0][20]
.sym 112176 rvsoc.mem_vdata[2][20]
.sym 112177 rvsoc.code_adrs[28]
.sym 112178 rvsoc.code_adrs[29]
.sym 112179 rvsoc.mem_vdata[2][3]
.sym 112180 rvsoc.mem_vdata[3][3]
.sym 112181 rvsoc.data_adrs[28]
.sym 112182 rvsoc.data_adrs[29]
.sym 112183 rvsoc.uart0.div[19]
.sym 112184 rvsoc.uart0.status[19]
.sym 112185 rvsoc.data_adrs[2]
.sym 112186 rvsoc.data_adrs[3]
.sym 112187 $PACKER_GND_NET
.sym 112191 $PACKER_GND_NET
.sym 112195 rvsoc.mem_vdata[1][20]
.sym 112196 rvsoc.mem_vdata[5][20]
.sym 112197 rvsoc.code_adrs[30]
.sym 112198 $abc$63009$new_ys__n12571_
.sym 112199 rvsoc.data_adrs[12]
.sym 112200 rvsoc.code_adrs[12]
.sym 112201 $abc$63009$new_ys__n5881_
.sym 112203 rvsoc.data_adrs[8]
.sym 112204 rvsoc.code_adrs[8]
.sym 112205 $abc$63009$new_ys__n5881_
.sym 112207 rvsoc.code_adrs[31]
.sym 112208 $abc$63009$new_n4012_
.sym 112209 $abc$63009$new_ys__n4202_
.sym 112210 rvsoc.mem_vdata[15][14]
.sym 112211 $abc$63009$new_ys__n5881_
.sym 112212 $abc$63009$new_ys__n2493_inv_
.sym 112213 $abc$63009$new_ys__n11721_
.sym 112214 rvsoc.data_wst[3]
.sym 112215 rvsoc.code_adrs[31]
.sym 112216 $abc$63009$new_n4037_
.sym 112217 $abc$63009$new_ys__n4202_
.sym 112218 rvsoc.mem_vdata[15][10]
.sym 112219 rvsoc.code_adrs[31]
.sym 112220 $abc$63009$new_n4032_
.sym 112221 $abc$63009$new_ys__n4202_
.sym 112222 rvsoc.mem_vdata[15][13]
.sym 112223 rvsoc.mem_rcode[26]
.sym 112227 rvsoc.data_adrs[4]
.sym 112228 rvsoc.code_adrs[4]
.sym 112229 $abc$63009$new_ys__n5881_
.sym 112231 rvsoc.cpu0.D_insn_typ[0]
.sym 112232 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[0]
.sym 112233 rvsoc.cpu0.D_insn_typ[4]
.sym 112234 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[0]
.sym 112235 rvsoc.cpu0.F_insn[9]
.sym 112239 $abc$63009$new_ys__n4202_
.sym 112240 rvsoc.mem_vdata[15][20]
.sym 112241 $abc$63009$new_n3552_
.sym 112242 rvsoc.code_adrs[31]
.sym 112243 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 112244 rvsoc.uart0.status[0]
.sym 112245 rvsoc.resetn
.sym 112248 rvsoc.cpu0.D_op1[0]
.sym 112249 rvsoc.cpu0.D_insn[7]
.sym 112251 rvsoc.uart0.status[4]
.sym 112252 rvsoc.uart0.cfg[4]
.sym 112253 rvsoc.data_adrs[2]
.sym 112254 rvsoc.data_adrs[3]
.sym 112256 rvsoc.cpu0.D_op1[0]
.sym 112257 rvsoc.cpu0.D_insn[20]
.sym 112259 rvsoc.cpu0.F_insn[11]
.sym 112264 rvsoc.cpu0.D_actv_pc[0]
.sym 112267 rvsoc.cpu0.D_actv_pc[3]
.sym 112271 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[0]
.sym 112272 rvsoc.cpu0.D_insn_typ[14]
.sym 112273 $abc$63009$new_ys__n1885_
.sym 112274 $abc$63009$new_n3775_
.sym 112275 $abc$63009$new_ys__n1915_inv_
.sym 112276 rvsoc.cpu0.sysregs[1][4]
.sym 112277 $abc$63009$new_n3747_
.sym 112279 $abc$63009$new_ys__n2090_inv_
.sym 112280 rvsoc.cpu0.sysregs[1][29]
.sym 112281 $abc$63009$new_n3747_
.sym 112284 rvsoc.cpu0.D_actv_pc[0]
.sym 112287 $abc$63009$new_ys__n1887_inv_
.sym 112288 rvsoc.cpu0.sysregs[1][0]
.sym 112289 $abc$63009$new_n3747_
.sym 112291 rvsoc.cpu0.D_insn_typ[12]
.sym 112292 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[0]
.sym 112293 rvsoc.cpu0.D_insn_typ[13]
.sym 112294 rvsoc.cpu0.D_op1[0]
.sym 112295 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[4]
.sym 112296 rvsoc.cpu0.D_insn_typ[14]
.sym 112297 $abc$63009$new_ys__n1913_
.sym 112298 $abc$63009$new_n3792_
.sym 112299 rvsoc.cpu0.F_next_pc[8]
.sym 112300 rvsoc.cpu0.E_Br_adrs[8]
.sym 112301 rvsoc.cpu0.E_take_Br
.sym 112303 rvsoc.cpu0.E_next_pc[3]
.sym 112304 rvsoc.cpu0.E_actv_pc[3]
.sym 112305 $abc$63009$new_ys__n2493_inv_
.sym 112306 $abc$63009$new_n3311_
.sym 112307 rvsoc.cpu0.D_next_pc[3]
.sym 112311 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[29]
.sym 112312 rvsoc.cpu0.D_insn_typ[14]
.sym 112313 $abc$63009$new_ys__n2088_
.sym 112314 $abc$63009$new_n3892_
.sym 112315 $abc$63009$new_ys__n1943_inv_
.sym 112316 rvsoc.cpu0.sysregs[1][8]
.sym 112317 $abc$63009$new_n3747_
.sym 112319 rvsoc.data_wdata[27]
.sym 112320 $abc$63009$new_ys__n3517_
.sym 112321 $abc$63009$new_n3503_
.sym 112323 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[8]
.sym 112324 rvsoc.cpu0.D_insn_typ[14]
.sym 112325 $abc$63009$new_ys__n1941_
.sym 112326 $abc$63009$new_n3808_
.sym 112328 rvsoc.cpu0.D_actv_pc[1]
.sym 112329 rvsoc.cpu0.D_insn[21]
.sym 112332 rvsoc.cpu0.D_actv_pc[2]
.sym 112333 rvsoc.cpu0.D_insn[22]
.sym 112334 $auto$alumacc.cc:474:replace_alu$3193.C[2]
.sym 112336 rvsoc.cpu0.D_actv_pc[3]
.sym 112337 rvsoc.cpu0.D_insn[23]
.sym 112338 $auto$alumacc.cc:474:replace_alu$3193.C[3]
.sym 112340 rvsoc.cpu0.D_actv_pc[4]
.sym 112341 rvsoc.cpu0.D_insn[24]
.sym 112342 $auto$alumacc.cc:474:replace_alu$3193.C[4]
.sym 112344 rvsoc.cpu0.D_actv_pc[5]
.sym 112345 rvsoc.cpu0.D_insn[25]
.sym 112346 $auto$alumacc.cc:474:replace_alu$3193.C[5]
.sym 112348 rvsoc.cpu0.D_actv_pc[6]
.sym 112349 rvsoc.cpu0.D_insn[26]
.sym 112350 $auto$alumacc.cc:474:replace_alu$3193.C[6]
.sym 112352 rvsoc.cpu0.D_actv_pc[7]
.sym 112353 rvsoc.cpu0.D_insn[27]
.sym 112354 $auto$alumacc.cc:474:replace_alu$3193.C[7]
.sym 112356 rvsoc.cpu0.D_actv_pc[8]
.sym 112357 rvsoc.cpu0.D_insn[28]
.sym 112358 $auto$alumacc.cc:474:replace_alu$3193.C[8]
.sym 112360 rvsoc.cpu0.D_actv_pc[9]
.sym 112361 rvsoc.cpu0.D_insn[29]
.sym 112362 $auto$alumacc.cc:474:replace_alu$3193.C[9]
.sym 112364 rvsoc.cpu0.D_actv_pc[10]
.sym 112365 rvsoc.cpu0.D_insn[30]
.sym 112366 $auto$alumacc.cc:474:replace_alu$3193.C[10]
.sym 112368 rvsoc.cpu0.D_actv_pc[11]
.sym 112369 rvsoc.cpu0.D_insn[20]
.sym 112370 $auto$alumacc.cc:474:replace_alu$3193.C[11]
.sym 112372 rvsoc.cpu0.D_actv_pc[12]
.sym 112373 rvsoc.cpu0.D_insn[12]
.sym 112374 $auto$alumacc.cc:474:replace_alu$3193.C[12]
.sym 112376 rvsoc.cpu0.D_actv_pc[13]
.sym 112377 rvsoc.cpu0.D_insn[13]
.sym 112378 $auto$alumacc.cc:474:replace_alu$3193.C[13]
.sym 112380 rvsoc.cpu0.D_actv_pc[14]
.sym 112381 rvsoc.cpu0.D_insn[14]
.sym 112382 $auto$alumacc.cc:474:replace_alu$3193.C[14]
.sym 112384 rvsoc.cpu0.D_actv_pc[15]
.sym 112385 rvsoc.cpu0.D_insn[15]
.sym 112386 $auto$alumacc.cc:474:replace_alu$3193.C[15]
.sym 112388 rvsoc.cpu0.D_actv_pc[16]
.sym 112389 rvsoc.cpu0.D_insn[16]
.sym 112390 $auto$alumacc.cc:474:replace_alu$3193.C[16]
.sym 112392 rvsoc.cpu0.D_actv_pc[17]
.sym 112393 rvsoc.cpu0.D_insn[17]
.sym 112394 $auto$alumacc.cc:474:replace_alu$3193.C[17]
.sym 112396 rvsoc.cpu0.D_actv_pc[18]
.sym 112397 rvsoc.cpu0.D_insn[18]
.sym 112398 $auto$alumacc.cc:474:replace_alu$3193.C[18]
.sym 112400 rvsoc.cpu0.D_actv_pc[19]
.sym 112401 rvsoc.cpu0.D_insn[19]
.sym 112402 $auto$alumacc.cc:474:replace_alu$3193.C[19]
.sym 112404 rvsoc.cpu0.D_actv_pc[20]
.sym 112405 rvsoc.cpu0.D_insn[31]
.sym 112406 $auto$alumacc.cc:474:replace_alu$3193.C[20]
.sym 112408 rvsoc.cpu0.D_actv_pc[21]
.sym 112409 rvsoc.cpu0.D_insn[31]
.sym 112410 $auto$alumacc.cc:474:replace_alu$3193.C[21]
.sym 112412 rvsoc.cpu0.D_actv_pc[22]
.sym 112413 rvsoc.cpu0.D_insn[31]
.sym 112414 $auto$alumacc.cc:474:replace_alu$3193.C[22]
.sym 112416 rvsoc.cpu0.D_actv_pc[23]
.sym 112417 rvsoc.cpu0.D_insn[31]
.sym 112418 $auto$alumacc.cc:474:replace_alu$3193.C[23]
.sym 112420 rvsoc.cpu0.D_actv_pc[24]
.sym 112421 rvsoc.cpu0.D_insn[31]
.sym 112422 $auto$alumacc.cc:474:replace_alu$3193.C[24]
.sym 112424 rvsoc.cpu0.D_actv_pc[25]
.sym 112425 rvsoc.cpu0.D_insn[31]
.sym 112426 $auto$alumacc.cc:474:replace_alu$3193.C[25]
.sym 112428 rvsoc.cpu0.D_actv_pc[26]
.sym 112429 rvsoc.cpu0.D_insn[31]
.sym 112430 $auto$alumacc.cc:474:replace_alu$3193.C[26]
.sym 112432 rvsoc.cpu0.D_actv_pc[27]
.sym 112433 rvsoc.cpu0.D_insn[31]
.sym 112434 $auto$alumacc.cc:474:replace_alu$3193.C[27]
.sym 112436 rvsoc.cpu0.D_actv_pc[28]
.sym 112437 rvsoc.cpu0.D_insn[31]
.sym 112438 $auto$alumacc.cc:474:replace_alu$3193.C[28]
.sym 112440 rvsoc.cpu0.D_actv_pc[29]
.sym 112441 rvsoc.cpu0.D_insn[31]
.sym 112442 $auto$alumacc.cc:474:replace_alu$3193.C[29]
.sym 112444 rvsoc.cpu0.D_actv_pc[30]
.sym 112445 rvsoc.cpu0.D_insn[31]
.sym 112446 $auto$alumacc.cc:474:replace_alu$3193.C[30]
.sym 112448 rvsoc.cpu0.D_actv_pc[31]
.sym 112449 rvsoc.cpu0.D_insn[31]
.sym 112450 $auto$alumacc.cc:474:replace_alu$3193.C[31]
.sym 112451 rvsoc.code_adrs[1]
.sym 112455 rvsoc.cpu0.D_insn_typ[12]
.sym 112456 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[15]
.sym 112457 rvsoc.cpu0.D_insn_typ[13]
.sym 112458 rvsoc.cpu0.D_op1[15]
.sym 112459 $abc$63009$new_ys__n2493_inv_
.sym 112460 $abc$63009$new_ys__n11680_
.sym 112461 $abc$63009$new_ys__n2269_
.sym 112462 rvsoc.spi0.status[0]
.sym 112463 rvsoc.cpu0.D_insn_typ[3]
.sym 112464 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[19]
.sym 112465 rvsoc.cpu0.D_insn_typ[7]
.sym 112466 rvsoc.cpu0.D_insn[19]
.sym 112467 rvsoc.cpu0.D_insn_typ[3]
.sym 112468 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[15]
.sym 112469 rvsoc.cpu0.D_insn_typ[7]
.sym 112470 rvsoc.cpu0.D_insn[15]
.sym 112471 rvsoc.cpu0.D_insn_typ[12]
.sym 112472 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[2]
.sym 112473 rvsoc.cpu0.D_insn_typ[13]
.sym 112474 rvsoc.cpu0.D_op1[2]
.sym 112475 rvsoc.cpu0.D_insn_typ[3]
.sym 112476 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[16]
.sym 112477 rvsoc.cpu0.D_insn_typ[7]
.sym 112478 rvsoc.cpu0.D_insn[16]
.sym 112479 $PACKER_GND_NET
.sym 112483 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[27]
.sym 112484 rvsoc.cpu0.D_insn_typ[14]
.sym 112485 $abc$63009$new_ys__n2074_
.sym 112486 $abc$63009$new_n3884_
.sym 112487 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[31]
.sym 112488 rvsoc.cpu0.D_insn_typ[14]
.sym 112489 $abc$63009$new_ys__n2102_
.sym 112490 $abc$63009$new_n3900_
.sym 112491 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[24]
.sym 112492 rvsoc.cpu0.D_insn_typ[14]
.sym 112493 $abc$63009$new_ys__n2053_
.sym 112494 $abc$63009$new_n3872_
.sym 112495 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[19]
.sym 112496 rvsoc.cpu0.D_insn_typ[14]
.sym 112497 $abc$63009$new_ys__n2018_
.sym 112498 $abc$63009$new_n3852_
.sym 112499 $abc$63009$new_ys__n2104_inv_
.sym 112500 rvsoc.cpu0.sysregs[1][31]
.sym 112501 $abc$63009$new_n3747_
.sym 112503 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[20]
.sym 112504 rvsoc.cpu0.D_insn_typ[14]
.sym 112505 $abc$63009$new_ys__n2025_
.sym 112506 $abc$63009$new_n3856_
.sym 112507 $abc$63009$new_ys__n2055_inv_
.sym 112508 rvsoc.cpu0.sysregs[1][24]
.sym 112509 $abc$63009$new_n3747_
.sym 112511 $abc$63009$new_ys__n2020_inv_
.sym 112512 rvsoc.cpu0.sysregs[1][19]
.sym 112513 $abc$63009$new_n3747_
.sym 112515 $abc$63009$new_ys__n2076_inv_
.sym 112516 rvsoc.cpu0.sysregs[1][27]
.sym 112517 $abc$63009$new_n3747_
.sym 112519 rvsoc.cpu0.D_actv_pc[18]
.sym 112520 $abc$63009$new_ys__n1880_inv_
.sym 112521 $abc$63009$new_n4583_
.sym 112522 $abc$63009$new_n4580_
.sym 112523 rvsoc.cpu0.D_insn[18]
.sym 112524 rvsoc.cpu0.D_insn_typ[7]
.sym 112525 $abc$63009$new_n4584_
.sym 112527 rvsoc.cpu0.D_insn_typ[0]
.sym 112528 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[6]
.sym 112529 rvsoc.cpu0.D_insn_typ[4]
.sym 112530 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[6]
.sym 112531 rvsoc.cpu0.D_insn_typ[3]
.sym 112532 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[20]
.sym 112533 rvsoc.cpu0.D_insn_typ[7]
.sym 112534 rvsoc.cpu0.D_insn[20]
.sym 112535 rvsoc.cpu0.F_insn_typ[13]
.sym 112539 rvsoc.cpu0.D_insn_typ[12]
.sym 112540 $abc$63009$new_ys__n5529_
.sym 112541 rvsoc.cpu0.D_funct3[0]
.sym 112542 $abc$63009$new_n3748_
.sym 112543 rvsoc.cpu0.D_insn_typ[12]
.sym 112544 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[6]
.sym 112545 rvsoc.cpu0.D_insn_typ[13]
.sym 112546 rvsoc.cpu0.D_op1[6]
.sym 112547 rvsoc.cpu0.D_actv_pc[5]
.sym 112548 $abc$63009$new_n4165_
.sym 112549 $abc$63009$new_n4278_
.sym 112551 rvsoc.cpu0.D_insn_typ[0]
.sym 112552 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[13]
.sym 112553 rvsoc.cpu0.D_insn_typ[4]
.sym 112554 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[13]
.sym 112555 rvsoc.cpu0.D_insn_typ[0]
.sym 112556 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[12]
.sym 112557 rvsoc.cpu0.D_insn_typ[4]
.sym 112558 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[12]
.sym 112559 rvsoc.cpu0.D_insn_typ[12]
.sym 112560 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[12]
.sym 112561 rvsoc.cpu0.D_insn_typ[13]
.sym 112562 rvsoc.cpu0.D_op1[12]
.sym 112563 rvsoc.cpu0.D_insn_typ[12]
.sym 112564 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[16]
.sym 112565 rvsoc.cpu0.D_insn_typ[13]
.sym 112566 rvsoc.cpu0.D_op1[16]
.sym 112567 $abc$63009$new_ys__n1873_inv_
.sym 112568 $abc$63009$new_ys__n5410_inv_
.sym 112569 rvsoc.cpu0.D_actv_pc[14]
.sym 112570 $abc$63009$new_ys__n1880_inv_
.sym 112571 rvsoc.data_wdata[17]
.sym 112575 rvsoc.cpu0.sys_mcause[20]
.sym 112576 $abc$63009$new_n4119_
.sym 112577 $abc$63009$new_ys__n1580_
.sym 112578 $abc$63009$new_ys__n1587_inv_
.sym 112579 rvsoc.cpu0.D_insn_typ[12]
.sym 112580 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[13]
.sym 112581 rvsoc.cpu0.D_insn_typ[13]
.sym 112582 rvsoc.cpu0.D_op1[13]
.sym 112583 rvsoc.cpu0.D_insn_typ[12]
.sym 112584 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[22]
.sym 112585 rvsoc.cpu0.D_insn_typ[13]
.sym 112586 rvsoc.cpu0.D_op1[22]
.sym 112587 rvsoc.uart0.div[28]
.sym 112588 rvsoc.uart0.status[28]
.sym 112589 rvsoc.data_adrs[2]
.sym 112590 rvsoc.data_adrs[3]
.sym 112591 rvsoc.cpu0.D_insn_typ[12]
.sym 112592 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[18]
.sym 112593 rvsoc.cpu0.D_insn_typ[13]
.sym 112594 rvsoc.cpu0.D_op1[18]
.sym 112595 rvsoc.cpu0.D_insn_typ[0]
.sym 112596 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[14]
.sym 112597 rvsoc.cpu0.D_insn_typ[4]
.sym 112598 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[14]
.sym 112599 rvsoc.cpu0.D_insn_typ[12]
.sym 112600 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[23]
.sym 112601 rvsoc.cpu0.D_insn_typ[13]
.sym 112602 rvsoc.cpu0.D_op1[23]
.sym 112603 rvsoc.cpu0.D_insn_typ[0]
.sym 112604 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[8]
.sym 112605 rvsoc.cpu0.D_insn_typ[4]
.sym 112606 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[8]
.sym 112607 flash_clk
.sym 112611 rvsoc.cpu0.D_insn_typ[0]
.sym 112612 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[15]
.sym 112613 rvsoc.cpu0.D_insn_typ[4]
.sym 112614 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[15]
.sym 112615 rvsoc.cpu0.D_insn_typ[0]
.sym 112616 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[31]
.sym 112617 rvsoc.cpu0.D_insn_typ[4]
.sym 112618 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[31]
.sym 112619 rvsoc.cpu0.D_insn_typ[0]
.sym 112620 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[28]
.sym 112621 rvsoc.cpu0.D_insn_typ[4]
.sym 112622 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[28]
.sym 112623 rvsoc.cpu0.F_actv_pc[25]
.sym 112627 $abc$63009$new_n2927_
.sym 112628 $abc$63009$new_ys__n2821_inv_
.sym 112631 rvsoc.cpu0.D_insn_typ[0]
.sym 112632 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[29]
.sym 112633 rvsoc.cpu0.D_insn_typ[4]
.sym 112634 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[29]
.sym 112635 rvsoc.cpu0.D_op2[5]
.sym 112639 rvsoc.cpu0.D_insn_typ[0]
.sym 112640 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$233_Y[30]
.sym 112641 rvsoc.cpu0.D_insn_typ[4]
.sym 112642 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$235_Y[30]
.sym 112643 rvsoc.cpu0.F_insn_typ[2]
.sym 112644 rvsoc.cpu0.F_insn[25]
.sym 112645 $abc$63009$new_n3626_
.sym 112648 rvsoc.cpu0.D_op1[0]
.sym 112649 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[0]
.sym 112652 rvsoc.cpu0.D_op1[1]
.sym 112653 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[1]
.sym 112654 $auto$alumacc.cc:474:replace_alu$3230.C[1]
.sym 112656 rvsoc.cpu0.D_op1[2]
.sym 112657 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[2]
.sym 112658 $auto$alumacc.cc:474:replace_alu$3230.C[2]
.sym 112660 rvsoc.cpu0.D_op1[3]
.sym 112661 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[3]
.sym 112662 $auto$alumacc.cc:474:replace_alu$3230.C[3]
.sym 112664 rvsoc.cpu0.D_op1[4]
.sym 112665 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[4]
.sym 112666 $auto$alumacc.cc:474:replace_alu$3230.C[4]
.sym 112668 rvsoc.cpu0.D_op1[5]
.sym 112669 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[5]
.sym 112670 $auto$alumacc.cc:474:replace_alu$3230.C[5]
.sym 112672 rvsoc.cpu0.D_op1[6]
.sym 112673 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[6]
.sym 112674 $auto$alumacc.cc:474:replace_alu$3230.C[6]
.sym 112676 rvsoc.cpu0.D_op1[7]
.sym 112677 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[7]
.sym 112678 $auto$alumacc.cc:474:replace_alu$3230.C[7]
.sym 112680 rvsoc.cpu0.D_op1[8]
.sym 112681 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[8]
.sym 112682 $auto$alumacc.cc:474:replace_alu$3230.C[8]
.sym 112684 rvsoc.cpu0.D_op1[9]
.sym 112685 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[9]
.sym 112686 $auto$alumacc.cc:474:replace_alu$3230.C[9]
.sym 112688 rvsoc.cpu0.D_op1[10]
.sym 112689 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[10]
.sym 112690 $auto$alumacc.cc:474:replace_alu$3230.C[10]
.sym 112692 rvsoc.cpu0.D_op1[11]
.sym 112693 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[11]
.sym 112694 $auto$alumacc.cc:474:replace_alu$3230.C[11]
.sym 112696 rvsoc.cpu0.D_op1[12]
.sym 112697 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[12]
.sym 112698 $auto$alumacc.cc:474:replace_alu$3230.C[12]
.sym 112700 rvsoc.cpu0.D_op1[13]
.sym 112701 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[13]
.sym 112702 $auto$alumacc.cc:474:replace_alu$3230.C[13]
.sym 112704 rvsoc.cpu0.D_op1[14]
.sym 112705 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[14]
.sym 112706 $auto$alumacc.cc:474:replace_alu$3230.C[14]
.sym 112708 rvsoc.cpu0.D_op1[15]
.sym 112709 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[15]
.sym 112710 $auto$alumacc.cc:474:replace_alu$3230.C[15]
.sym 112712 rvsoc.cpu0.D_op1[16]
.sym 112713 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[16]
.sym 112714 $auto$alumacc.cc:474:replace_alu$3230.C[16]
.sym 112716 rvsoc.cpu0.D_op1[17]
.sym 112717 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[17]
.sym 112718 $auto$alumacc.cc:474:replace_alu$3230.C[17]
.sym 112720 rvsoc.cpu0.D_op1[18]
.sym 112721 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[18]
.sym 112722 $auto$alumacc.cc:474:replace_alu$3230.C[18]
.sym 112724 rvsoc.cpu0.D_op1[19]
.sym 112725 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[19]
.sym 112726 $auto$alumacc.cc:474:replace_alu$3230.C[19]
.sym 112728 rvsoc.cpu0.D_op1[20]
.sym 112729 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[20]
.sym 112730 $auto$alumacc.cc:474:replace_alu$3230.C[20]
.sym 112732 rvsoc.cpu0.D_op1[21]
.sym 112733 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[21]
.sym 112734 $auto$alumacc.cc:474:replace_alu$3230.C[21]
.sym 112736 rvsoc.cpu0.D_op1[22]
.sym 112737 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[22]
.sym 112738 $auto$alumacc.cc:474:replace_alu$3230.C[22]
.sym 112740 rvsoc.cpu0.D_op1[23]
.sym 112741 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[23]
.sym 112742 $auto$alumacc.cc:474:replace_alu$3230.C[23]
.sym 112744 rvsoc.cpu0.D_op1[24]
.sym 112745 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[24]
.sym 112746 $auto$alumacc.cc:474:replace_alu$3230.C[24]
.sym 112748 rvsoc.cpu0.D_op1[25]
.sym 112749 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[25]
.sym 112750 $auto$alumacc.cc:474:replace_alu$3230.C[25]
.sym 112752 rvsoc.cpu0.D_op1[26]
.sym 112753 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[26]
.sym 112754 $auto$alumacc.cc:474:replace_alu$3230.C[26]
.sym 112756 rvsoc.cpu0.D_op1[27]
.sym 112757 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[27]
.sym 112758 $auto$alumacc.cc:474:replace_alu$3230.C[27]
.sym 112760 rvsoc.cpu0.D_op1[28]
.sym 112761 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[28]
.sym 112762 $auto$alumacc.cc:474:replace_alu$3230.C[28]
.sym 112764 rvsoc.cpu0.D_op1[29]
.sym 112765 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[29]
.sym 112766 $auto$alumacc.cc:474:replace_alu$3230.C[29]
.sym 112768 rvsoc.cpu0.D_op1[30]
.sym 112769 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[30]
.sym 112770 $auto$alumacc.cc:474:replace_alu$3230.C[30]
.sym 112772 rvsoc.cpu0.D_op1[31]
.sym 112773 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[31]
.sym 112774 $auto$alumacc.cc:474:replace_alu$3230.C[31]
.sym 112778 $nextpnr_ICESTORM_LC_5$I3
.sym 112779 rvsoc.cpu0.D_op2[0]
.sym 112783 rvsoc.cpu0.D_funct3[2]
.sym 112784 $abc$63009$new_ys__n6254_
.sym 112787 rvsoc.cpu0.add_op12[26]
.sym 112788 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[26]
.sym 112789 $abc$63009$new_ys__n3769_
.sym 112790 $abc$63009$new_ys__n2350_inv_
.sym 112791 rvsoc.data_wdata[4]
.sym 112795 rvsoc.cpu0.add_op12[24]
.sym 112796 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[24]
.sym 112797 $abc$63009$new_ys__n3769_
.sym 112798 $abc$63009$new_ys__n2350_inv_
.sym 112799 rvsoc.cpu0.D_funct3[1]
.sym 112800 rvsoc.cpu0.D_funct3[0]
.sym 112801 rvsoc.cpu0.D_funct3[2]
.sym 112803 rvsoc.cpu0.add_op12[4]
.sym 112804 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[4]
.sym 112805 $abc$63009$new_ys__n3769_
.sym 112806 $abc$63009$new_ys__n2350_inv_
.sym 112807 rvsoc.data_wdata[31]
.sym 112811 rvsoc.data_wdata[3]
.sym 112815 $abc$63009$auto$alumacc.cc:491:replace_alu$3232[31]
.sym 112816 $abc$63009$new_ys__n5525_
.sym 112817 rvsoc.cpu0.D_funct3[0]
.sym 112818 rvsoc.cpu0.D_funct3[1]
.sym 112819 $abc$63009$new_ys__n2799_
.sym 112820 $abc$63009$auto$alumacc.cc:491:replace_alu$3232[31]
.sym 112821 rvsoc.cpu0.D_funct3[1]
.sym 112822 rvsoc.cpu0.D_funct3[2]
.sym 112823 $abc$63009$new_ys__n6254_
.sym 112824 rvsoc.cpu0.D_funct3[2]
.sym 112827 rvsoc.data_wdata[16]
.sym 112831 $abc$63009$new_ys__n5525_
.sym 112832 $abc$63009$new_n5545_
.sym 112833 $abc$63009$new_n5960_
.sym 112834 rvsoc.cpu0.D_funct3[1]
.sym 112835 rvsoc.cpu0.D_op2[26]
.sym 112836 $abc$63009$new_ys__n1271_
.sym 112837 rvsoc.cpu0.D_op1[26]
.sym 112838 $abc$63009$new_ys__n977_
.sym 112839 $abc$63009$new_ys__n1271_
.sym 112840 $abc$63009$new_ys__n1272_
.sym 112841 rvsoc.cpu0.D_op1[20]
.sym 112842 rvsoc.cpu0.D_op2[20]
.sym 112843 $PACKER_GND_NET
.sym 112847 $abc$63009$new_n5546_
.sym 112848 $abc$63009$new_n5564_
.sym 112849 $abc$63009$new_n5566_
.sym 112850 $abc$63009$new_n5569_
.sym 112851 rvsoc.cpu0.D_funct3[0]
.sym 112852 rvsoc.cpu0.D_funct3[2]
.sym 112853 rvsoc.cpu0.D_funct3[1]
.sym 112855 $abc$63009$new_ys__n11201_
.sym 112856 $abc$63009$new_ys__n1275_
.sym 112857 $abc$63009$new_ys__n1038_inv_
.sym 112859 $PACKER_GND_NET
.sym 112863 rvsoc.cpu0.D_funct3[2]
.sym 112864 rvsoc.cpu0.D_funct3[0]
.sym 112865 rvsoc.cpu0.D_funct3[1]
.sym 112867 rvsoc.spi0.status[0]
.sym 112868 flash_clk
.sym 112869 rvsoc.spi0.tx_prevclk
.sym 112871 $abc$63009$new_ys__n1218_
.sym 112872 $abc$63009$new_ys__n1219_
.sym 112873 $abc$63009$new_n4249_
.sym 112875 rvsoc.cpu0.D_op2[5]
.sym 112876 $abc$63009$new_ys__n12785_
.sym 112877 $abc$63009$new_n4108_
.sym 112878 $abc$63009$new_ys__n1274_
.sym 112879 $abc$63009$new_ys__n1274_
.sym 112880 $abc$63009$new_ys__n11537_
.sym 112881 $abc$63009$new_ys__n1102_
.sym 112882 $abc$63009$new_n4481_
.sym 112883 $abc$63009$new_ys__n11198_
.sym 112884 $abc$63009$new_ys__n11199_
.sym 112885 rvsoc.cpu0.D_op1[28]
.sym 112886 rvsoc.cpu0.D_op2[28]
.sym 112887 rvsoc.cpu0.D_op2[4]
.sym 112888 $abc$63009$new_ys__n1271_
.sym 112889 rvsoc.cpu0.D_op1[4]
.sym 112890 $abc$63009$new_n4250_
.sym 112891 $abc$63009$new_ys__n1271_
.sym 112892 rvsoc.cpu0.D_op1[14]
.sym 112893 rvsoc.cpu0.D_op2[14]
.sym 112895 $abc$63009$new_ys__n1275_
.sym 112896 $abc$63009$new_ys__n1272_
.sym 112897 rvsoc.cpu0.D_op1[4]
.sym 112898 rvsoc.cpu0.D_op2[4]
.sym 112899 rvsoc.cpu0.D_op1[17]
.sym 112900 rvsoc.cpu0.D_op2[17]
.sym 112903 $abc$63009$new_n4707_
.sym 112904 $abc$63009$new_ys__n12660_inv_
.sym 112905 $abc$63009$new_n4745_
.sym 112906 $abc$63009$new_n4741_
.sym 112907 $abc$63009$new_n4742_
.sym 112908 $abc$63009$new_n4744_
.sym 112911 rvsoc.cpu0.D_op1[18]
.sym 112912 rvsoc.cpu0.D_op2[18]
.sym 112915 rvsoc.cpu0.D_op1[4]
.sym 112916 rvsoc.cpu0.D_op1[3]
.sym 112917 rvsoc.cpu0.D_op2[0]
.sym 112919 rvsoc.cpu0.D_op1[1]
.sym 112920 rvsoc.cpu0.D_op1[2]
.sym 112921 rvsoc.cpu0.D_op1[3]
.sym 112922 rvsoc.cpu0.D_op1[4]
.sym 112923 $abc$63009$new_n4276_
.sym 112924 $abc$63009$new_ys__n12831_
.sym 112925 $abc$63009$new_n4526_
.sym 112927 $abc$63009$new_ys__n11199_
.sym 112928 $abc$63009$new_ys__n1275_
.sym 112929 $abc$63009$new_ys__n1061_
.sym 112930 $abc$63009$new_n4569_
.sym 112931 $abc$63009$new_ys__n1275_
.sym 112932 $abc$63009$new_ys__n1272_
.sym 112933 rvsoc.cpu0.D_op1[26]
.sym 112934 rvsoc.cpu0.D_op2[26]
.sym 112935 $abc$63009$new_ys__n12921_inv_
.sym 112936 $abc$63009$new_ys__n12919_inv_
.sym 112937 rvsoc.cpu0.D_op2[1]
.sym 112939 rvsoc.cpu0.D_op1[8]
.sym 112940 rvsoc.cpu0.D_op1[7]
.sym 112941 rvsoc.cpu0.D_op2[0]
.sym 112943 $abc$63009$new_ys__n12915_inv_
.sym 112944 $abc$63009$new_ys__n12913_inv_
.sym 112945 rvsoc.cpu0.D_op2[1]
.sym 112947 rvsoc.cpu0.D_op1[10]
.sym 112948 rvsoc.cpu0.D_op1[9]
.sym 112949 rvsoc.cpu0.D_op2[0]
.sym 112951 rvsoc.cpu0.D_op1[6]
.sym 112952 rvsoc.cpu0.D_op1[5]
.sym 112953 rvsoc.cpu0.D_op2[0]
.sym 112955 rvsoc.cpu0.D_op1[12]
.sym 112956 rvsoc.cpu0.D_op1[11]
.sym 112957 rvsoc.cpu0.D_op2[0]
.sym 112959 rvsoc.cpu0.D_op1[0]
.sym 112960 $abc$63009$new_n5575_
.sym 112961 $abc$63009$new_n5580_
.sym 112962 $abc$63009$new_n5581_
.sym 112963 $abc$63009$new_ys__n12913_inv_
.sym 112964 $abc$63009$new_ys__n12911_inv_
.sym 112965 rvsoc.cpu0.D_op2[2]
.sym 112966 rvsoc.cpu0.D_op2[1]
.sym 112967 $abc$63009$new_ys__n12891_inv_
.sym 112968 $abc$63009$new_ys__n12887_inv_
.sym 112969 rvsoc.cpu0.D_op2[2]
.sym 112970 $abc$63009$new_n4083_
.sym 112971 $abc$63009$new_ys__n12887_inv_
.sym 112972 rvsoc.cpu0.D_op2[2]
.sym 112973 $abc$63009$new_n4328_
.sym 112974 $abc$63009$new_n4083_
.sym 112975 $abc$63009$new_n4407_
.sym 112976 $abc$63009$new_n4405_
.sym 112977 $abc$63009$new_ys__n3766_
.sym 112978 rvsoc.cpu0.D_op2[5]
.sym 112979 $abc$63009$new_ys__n12915_inv_
.sym 112980 $abc$63009$new_ys__n12917_inv_
.sym 112981 rvsoc.cpu0.D_op2[1]
.sym 112982 rvsoc.cpu0.D_op2[2]
.sym 112983 $abc$63009$new_ys__n12891_inv_
.sym 112984 $abc$63009$new_ys__n12887_inv_
.sym 112985 rvsoc.cpu0.D_op2[2]
.sym 112986 $abc$63009$new_n4091_
.sym 112987 $abc$63009$new_ys__n12915_inv_
.sym 112988 $abc$63009$new_ys__n12917_inv_
.sym 112989 rvsoc.cpu0.D_op2[2]
.sym 112990 rvsoc.cpu0.D_op2[1]
.sym 112991 $abc$63009$new_ys__n12827_
.sym 112992 rvsoc.cpu0.D_op2[4]
.sym 112993 $abc$63009$new_n4317_
.sym 112994 $abc$63009$new_n5866_
.sym 112995 $abc$63009$new_n4218_
.sym 112996 $abc$63009$new_n4219_
.sym 112997 $abc$63009$new_n4083_
.sym 112998 $abc$63009$new_n4215_
.sym 112999 $PACKER_GND_NET
.sym 113023 $PACKER_GND_NET
.sym 113031 rvsoc.uart0.rxbfr[6]
.sym 113035 rvsoc.mem_vdata[0][17]
.sym 113036 rvsoc.mem_vdata[2][17]
.sym 113037 rvsoc.code_adrs[28]
.sym 113038 rvsoc.code_adrs[29]
.sym 113039 p15
.sym 113043 rvsoc.mem_vdata[0][17]
.sym 113044 rvsoc.mem_vdata[2][17]
.sym 113045 rvsoc.data_adrs[28]
.sym 113046 rvsoc.data_adrs[29]
.sym 113047 rvsoc.uart0.rxbfr[7]
.sym 113051 rvsoc.spi0.rxbfr[2]
.sym 113052 rvsoc.spi0.status[2]
.sym 113053 rvsoc.data_adrs[3]
.sym 113054 rvsoc.data_adrs[2]
.sym 113055 $abc$63009$new_n5061_
.sym 113056 $abc$63009$new_n5060_
.sym 113057 $abc$63009$new_n3088_
.sym 113059 $abc$63009$new_n3560_
.sym 113060 $abc$63009$new_n3561_
.sym 113061 $abc$63009$new_n3559_
.sym 113062 rvsoc.code_adrs[30]
.sym 113063 rvsoc.mem_vdata[3][17]
.sym 113064 $abc$63009$new_n2983_
.sym 113065 $abc$63009$new_n2978_
.sym 113066 rvsoc.mem_vdata[4][17]
.sym 113067 rvsoc.code_adrs[31]
.sym 113068 $abc$63009$new_n4017_
.sym 113069 $abc$63009$new_ys__n4202_
.sym 113070 rvsoc.mem_vdata[15][2]
.sym 113071 $abc$63009$new_n3529_
.sym 113072 rvsoc.mem_vdata[5][16]
.sym 113073 $abc$63009$new_n2983_
.sym 113074 rvsoc.mem_vdata[3][16]
.sym 113075 rvsoc.data_adrs[9]
.sym 113076 rvsoc.code_adrs[9]
.sym 113077 $abc$63009$new_ys__n4202_
.sym 113079 rvsoc.code_adrs[31]
.sym 113080 $abc$63009$new_n3209_
.sym 113081 $abc$63009$new_ys__n4202_
.sym 113082 rvsoc.mem_vdata[15][6]
.sym 113083 rvsoc.code_adrs[30]
.sym 113084 rvsoc.code_adrs[31]
.sym 113085 $abc$63009$new_ys__n12570_
.sym 113087 rvsoc.uart0.rxbfr[6]
.sym 113088 rvsoc.uart0.div[6]
.sym 113089 rvsoc.data_adrs[2]
.sym 113090 $abc$63009$new_n5828_
.sym 113091 rvsoc.code_adrs[30]
.sym 113092 $abc$63009$new_n3537_
.sym 113093 $abc$63009$new_n3536_
.sym 113094 $abc$63009$new_n3535_
.sym 113095 rvsoc.mem_vdata[0][2]
.sym 113096 rvsoc.mem_vdata[2][2]
.sym 113097 rvsoc.code_adrs[28]
.sym 113098 rvsoc.code_adrs[29]
.sym 113099 rvsoc.data_wdata[23]
.sym 113103 rvsoc.code_adrs[30]
.sym 113104 $abc$63009$new_n3531_
.sym 113105 $abc$63009$new_n3530_
.sym 113106 $abc$63009$new_n3528_
.sym 113107 $abc$63009$new_ys__n12571_
.sym 113108 rvsoc.code_adrs[30]
.sym 113111 rvsoc.uart0.div[23]
.sym 113112 rvsoc.uart0.status[23]
.sym 113113 rvsoc.data_adrs[2]
.sym 113114 rvsoc.data_adrs[3]
.sym 113115 rvsoc.data_wdata[27]
.sym 113119 rvsoc.data_wdata[31]
.sym 113123 $abc$63009$new_n4019_
.sym 113124 $abc$63009$new_n4020_
.sym 113125 $abc$63009$new_n4018_
.sym 113126 rvsoc.code_adrs[30]
.sym 113127 rvsoc.mem_vdata[3][20]
.sym 113128 $abc$63009$new_n2983_
.sym 113129 $abc$63009$new_n2978_
.sym 113130 rvsoc.mem_vdata[4][20]
.sym 113131 rvsoc.code_adrs[29]
.sym 113132 rvsoc.code_adrs[28]
.sym 113135 $abc$63009$new_ys__n2292_inv_
.sym 113136 rvsoc.uart0.cfg[28]
.sym 113137 $abc$63009$new_n3199_
.sym 113139 $abc$63009$new_ys__n4202_
.sym 113140 rvsoc.mem_vdata[15][16]
.sym 113141 $abc$63009$new_n3527_
.sym 113142 rvsoc.code_adrs[31]
.sym 113143 $abc$63009$new_n5088_
.sym 113144 $abc$63009$new_n5087_
.sym 113145 $abc$63009$new_n3088_
.sym 113147 rvsoc.mem_vdata[0][2]
.sym 113148 rvsoc.mem_vdata[2][2]
.sym 113149 rvsoc.data_adrs[28]
.sym 113150 rvsoc.data_adrs[29]
.sym 113151 rvsoc.code_adrs[31]
.sym 113152 $abc$63009$new_n3558_
.sym 113153 $abc$63009$new_ys__n4202_
.sym 113154 rvsoc.mem_vdata[15][21]
.sym 113155 rvsoc.uart0.status[3]
.sym 113156 rvsoc.uart0.cfg[3]
.sym 113157 rvsoc.data_adrs[2]
.sym 113158 rvsoc.data_adrs[3]
.sym 113159 rvsoc.mem_vdata[0][31]
.sym 113160 rvsoc.mem_vdata[1][31]
.sym 113161 rvsoc.code_adrs[29]
.sym 113162 rvsoc.code_adrs[28]
.sym 113163 rvsoc.data_wdata[3]
.sym 113167 rvsoc.code_adrs[31]
.sym 113168 $abc$63009$new_n5792_
.sym 113169 rvsoc.mem_vdata[15][31]
.sym 113170 $abc$63009$new_ys__n4202_
.sym 113171 $abc$63009$new_n2996_
.sym 113172 $abc$63009$new_n2997_
.sym 113173 $abc$63009$new_n2998_
.sym 113174 rvsoc.code_adrs[30]
.sym 113175 $abc$63009$new_ys__n4202_
.sym 113176 rvsoc.mem_vdata[15][28]
.sym 113177 $abc$63009$new_n2976_
.sym 113178 rvsoc.code_adrs[31]
.sym 113179 rvsoc.data_wdata[20]
.sym 113183 rvsoc.data_wdata[28]
.sym 113187 rvsoc.mem_vdata[2][31]
.sym 113188 rvsoc.mem_vdata[3][31]
.sym 113189 rvsoc.code_adrs[28]
.sym 113190 rvsoc.code_adrs[29]
.sym 113191 $abc$63009$new_ys__n2292_inv_
.sym 113192 rvsoc.uart0.cfg[8]
.sym 113193 $abc$63009$new_n3159_
.sym 113195 $abc$63009$new_ys__n2292_inv_
.sym 113196 rvsoc.uart0.cfg[20]
.sym 113197 $abc$63009$new_n3183_
.sym 113199 rvsoc.data_adrs[9]
.sym 113200 rvsoc.code_adrs[9]
.sym 113201 $abc$63009$new_ys__n5881_
.sym 113203 rvsoc.resetn
.sym 113204 rvsoc.uart0.tx_divcnt[0]
.sym 113205 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$53337
.sym 113207 rvsoc.uart0.div[12]
.sym 113208 rvsoc.uart0.status[12]
.sym 113209 rvsoc.data_adrs[2]
.sym 113210 rvsoc.data_adrs[3]
.sym 113211 rvsoc.mem_vdata[4][2]
.sym 113212 rvsoc.mem_vdata[5][2]
.sym 113213 rvsoc.code_adrs[29]
.sym 113214 rvsoc.code_adrs[28]
.sym 113215 rvsoc.mem_vdata[4][21]
.sym 113216 rvsoc.mem_vdata[5][21]
.sym 113217 rvsoc.code_adrs[29]
.sym 113218 rvsoc.code_adrs[28]
.sym 113219 $abc$63009$new_ys__n4202_
.sym 113220 rvsoc.mem_vdata[15][17]
.sym 113221 $abc$63009$new_n3534_
.sym 113222 rvsoc.code_adrs[31]
.sym 113223 rvsoc.uart0.tx_divcnt[0]
.sym 113227 rvsoc.uart0.div[14]
.sym 113228 rvsoc.uart0.status[14]
.sym 113229 rvsoc.data_adrs[2]
.sym 113230 rvsoc.data_adrs[3]
.sym 113231 rvsoc.uart0.tx_divcnt[10]
.sym 113235 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 113236 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[5]
.sym 113239 rvsoc.cpu0.F_next_pc[4]
.sym 113240 rvsoc.cpu0.E_Br_adrs[4]
.sym 113241 rvsoc.cpu0.E_take_Br
.sym 113243 rvsoc.uart0.tx_divcnt[5]
.sym 113247 rvsoc.uart0.div[16]
.sym 113248 rvsoc.uart0.status[16]
.sym 113249 rvsoc.data_adrs[2]
.sym 113250 rvsoc.data_adrs[3]
.sym 113251 rvsoc.cpu0.F_next_pc[6]
.sym 113252 rvsoc.cpu0.E_Br_adrs[6]
.sym 113253 rvsoc.cpu0.E_take_Br
.sym 113255 rvsoc.uart0.tx_divcnt[16]
.sym 113259 rvsoc.cpu0.D_next_pc[5]
.sym 113263 rvsoc.cpu0.D_actv_pc[27]
.sym 113267 rvsoc.cpu0.D_actv_pc[12]
.sym 113271 rvsoc.cpu0.D_next_pc[3]
.sym 113272 $abc$63009$new_ys__n10983_inv_
.sym 113273 $abc$63009$new_ys__n1819_
.sym 113274 $abc$63009$new_n4231_
.sym 113275 rvsoc.data_wdata[6]
.sym 113276 $abc$63009$new_ys__n3517_
.sym 113277 $abc$63009$new_n3423_
.sym 113279 $abc$63009$new_ys__n6035_
.sym 113280 rvsoc.cpu0.D_insn_typ[10]
.sym 113281 $abc$63009$new_n5850_
.sym 113282 $abc$63009$new_n4254_
.sym 113283 rvsoc.uart0.tx_divcnt[13]
.sym 113287 rvsoc.uart0.tx_divcnt[22]
.sym 113291 rvsoc.cpu0.F_next_pc[5]
.sym 113295 $abc$63009$new_ys__n2207_
.sym 113296 rvsoc.cpu0.E_insn_typ[8]
.sym 113299 rvsoc.cpu0.F_next_pc[1]
.sym 113303 rvsoc.cpu0.F_next_pc[9]
.sym 113304 rvsoc.cpu0.E_Br_adrs[9]
.sym 113305 rvsoc.cpu0.E_take_Br
.sym 113307 rvsoc.cpu0.D_insn_typ[12]
.sym 113308 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[8]
.sym 113309 rvsoc.cpu0.D_insn_typ[13]
.sym 113310 rvsoc.cpu0.D_op1[8]
.sym 113311 $abc$63009$new_n2885_
.sym 113312 $abc$63009$new_n2887_
.sym 113315 rvsoc.cpu0.F_next_pc[3]
.sym 113319 rvsoc.cpu0.D_next_pc[5]
.sym 113320 $abc$63009$new_ys__n10983_inv_
.sym 113321 $abc$63009$new_ys__n1792_
.sym 113322 $abc$63009$new_n4279_
.sym 113323 rvsoc.cpu0.E_next_pc[18]
.sym 113324 rvsoc.cpu0.E_actv_pc[18]
.sym 113325 $abc$63009$new_ys__n2493_inv_
.sym 113326 $abc$63009$new_n3311_
.sym 113327 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[10]
.sym 113328 rvsoc.cpu0.D_insn_typ[14]
.sym 113329 $abc$63009$new_ys__n1955_
.sym 113330 $abc$63009$new_n3816_
.sym 113331 $abc$63009$auto$alumacc.cc:491:replace_alu$3169[31]
.sym 113332 $abc$63009$new_ys__n2296_
.sym 113333 rvsoc.resetn
.sym 113335 rvsoc.cpu0.F_next_pc[10]
.sym 113336 rvsoc.cpu0.E_Br_adrs[10]
.sym 113337 rvsoc.cpu0.E_take_Br
.sym 113339 rvsoc.cpu0.D_op2[5]
.sym 113340 $abc$63009$new_ys__n1872_inv_
.sym 113341 $abc$63009$new_ys__n1793_
.sym 113342 $abc$63009$new_ys__n1790_
.sym 113343 $abc$63009$new_ys__n1957_inv_
.sym 113344 rvsoc.cpu0.sysregs[1][10]
.sym 113345 $abc$63009$new_n3747_
.sym 113347 rvsoc.cpu0.D_actv_pc[18]
.sym 113351 rvsoc.cpu0.D_next_pc[20]
.sym 113355 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[9]
.sym 113356 rvsoc.cpu0.D_insn_typ[14]
.sym 113357 $abc$63009$new_ys__n1948_
.sym 113358 $abc$63009$new_n3812_
.sym 113359 $abc$63009$new_ys__n1950_inv_
.sym 113360 rvsoc.cpu0.sysregs[1][9]
.sym 113361 $abc$63009$new_n3747_
.sym 113363 rvsoc.cpu0.D_actv_pc[20]
.sym 113367 $abc$63009$new_ys__n2034_inv_
.sym 113368 rvsoc.cpu0.sysregs[1][21]
.sym 113369 $abc$63009$new_n3747_
.sym 113371 $abc$63009$new_ys__n2013_inv_
.sym 113372 rvsoc.cpu0.sysregs[1][18]
.sym 113373 $abc$63009$new_n3747_
.sym 113375 $abc$63009$new_ys__n2041_inv_
.sym 113376 rvsoc.cpu0.sysregs[1][22]
.sym 113377 $abc$63009$new_n3747_
.sym 113379 rvsoc.data_wdata[25]
.sym 113380 $abc$63009$new_ys__n3517_
.sym 113381 $abc$63009$new_n3495_
.sym 113383 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[25]
.sym 113384 rvsoc.cpu0.D_insn_typ[14]
.sym 113385 $abc$63009$new_ys__n2060_
.sym 113386 $abc$63009$new_n3876_
.sym 113387 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[26]
.sym 113388 rvsoc.cpu0.D_insn_typ[14]
.sym 113389 $abc$63009$new_ys__n2067_
.sym 113390 $abc$63009$new_n3880_
.sym 113391 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[30]
.sym 113392 rvsoc.cpu0.D_insn_typ[14]
.sym 113393 $abc$63009$new_ys__n2095_
.sym 113394 $abc$63009$new_n3896_
.sym 113395 rvsoc.cpu0.sysregs[3][21]
.sym 113396 rvsoc.cpu0.sysregs[1][21]
.sym 113397 rvsoc.cpu0.D_insn[21]
.sym 113398 rvsoc.cpu0.D_insn_typ[8]
.sym 113399 $abc$63009$new_ys__n2214_inv_
.sym 113400 rvsoc.spi0.log2div[2]
.sym 113401 $abc$63009$new_n3125_
.sym 113403 rvsoc.cpu0.F_next_pc[14]
.sym 113404 rvsoc.cpu0.E_Br_adrs[14]
.sym 113405 rvsoc.cpu0.E_take_Br
.sym 113407 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$230_Y[21]
.sym 113408 rvsoc.cpu0.D_insn_typ[14]
.sym 113409 $abc$63009$new_ys__n2032_
.sym 113410 $abc$63009$new_n3860_
.sym 113411 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[13]
.sym 113412 rvsoc.cpu0.D_insn_typ[3]
.sym 113413 rvsoc.cpu0.D_insn_typ[7]
.sym 113414 rvsoc.cpu0.D_insn[13]
.sym 113416 rvsoc.cpu0.D_actv_pc[12]
.sym 113417 rvsoc.cpu0.D_insn[12]
.sym 113420 rvsoc.cpu0.D_actv_pc[13]
.sym 113421 rvsoc.cpu0.D_insn[13]
.sym 113422 $auto$alumacc.cc:474:replace_alu$3208.C[13]
.sym 113424 rvsoc.cpu0.D_actv_pc[14]
.sym 113425 rvsoc.cpu0.D_insn[14]
.sym 113426 $auto$alumacc.cc:474:replace_alu$3208.C[14]
.sym 113428 rvsoc.cpu0.D_actv_pc[15]
.sym 113429 rvsoc.cpu0.D_insn[15]
.sym 113430 $auto$alumacc.cc:474:replace_alu$3208.C[15]
.sym 113432 rvsoc.cpu0.D_actv_pc[16]
.sym 113433 rvsoc.cpu0.D_insn[16]
.sym 113434 $auto$alumacc.cc:474:replace_alu$3208.C[16]
.sym 113436 rvsoc.cpu0.D_actv_pc[17]
.sym 113437 rvsoc.cpu0.D_insn[17]
.sym 113438 $auto$alumacc.cc:474:replace_alu$3208.C[17]
.sym 113440 rvsoc.cpu0.D_actv_pc[18]
.sym 113441 rvsoc.cpu0.D_insn[18]
.sym 113442 $auto$alumacc.cc:474:replace_alu$3208.C[18]
.sym 113444 rvsoc.cpu0.D_actv_pc[19]
.sym 113445 rvsoc.cpu0.D_insn[19]
.sym 113446 $auto$alumacc.cc:474:replace_alu$3208.C[19]
.sym 113448 rvsoc.cpu0.D_actv_pc[20]
.sym 113449 rvsoc.cpu0.D_insn[20]
.sym 113450 $auto$alumacc.cc:474:replace_alu$3208.C[20]
.sym 113452 rvsoc.cpu0.D_actv_pc[21]
.sym 113453 rvsoc.cpu0.D_insn[21]
.sym 113454 $auto$alumacc.cc:474:replace_alu$3208.C[21]
.sym 113456 rvsoc.cpu0.D_actv_pc[22]
.sym 113457 rvsoc.cpu0.D_insn[22]
.sym 113458 $auto$alumacc.cc:474:replace_alu$3208.C[22]
.sym 113460 rvsoc.cpu0.D_actv_pc[23]
.sym 113461 rvsoc.cpu0.D_insn[23]
.sym 113462 $auto$alumacc.cc:474:replace_alu$3208.C[23]
.sym 113464 rvsoc.cpu0.D_actv_pc[24]
.sym 113465 rvsoc.cpu0.D_insn[24]
.sym 113466 $auto$alumacc.cc:474:replace_alu$3208.C[24]
.sym 113468 rvsoc.cpu0.D_actv_pc[25]
.sym 113469 rvsoc.cpu0.D_insn[25]
.sym 113470 $auto$alumacc.cc:474:replace_alu$3208.C[25]
.sym 113472 rvsoc.cpu0.D_actv_pc[26]
.sym 113473 rvsoc.cpu0.D_insn[26]
.sym 113474 $auto$alumacc.cc:474:replace_alu$3208.C[26]
.sym 113476 rvsoc.cpu0.D_actv_pc[27]
.sym 113477 rvsoc.cpu0.D_insn[27]
.sym 113478 $auto$alumacc.cc:474:replace_alu$3208.C[27]
.sym 113480 rvsoc.cpu0.D_actv_pc[28]
.sym 113481 rvsoc.cpu0.D_insn[28]
.sym 113482 $auto$alumacc.cc:474:replace_alu$3208.C[28]
.sym 113484 rvsoc.cpu0.D_actv_pc[29]
.sym 113485 rvsoc.cpu0.D_insn[29]
.sym 113486 $auto$alumacc.cc:474:replace_alu$3208.C[29]
.sym 113488 rvsoc.cpu0.D_actv_pc[30]
.sym 113489 rvsoc.cpu0.D_insn[30]
.sym 113490 $auto$alumacc.cc:474:replace_alu$3208.C[30]
.sym 113492 rvsoc.cpu0.D_actv_pc[31]
.sym 113493 rvsoc.cpu0.D_insn[31]
.sym 113494 $auto$alumacc.cc:474:replace_alu$3208.C[31]
.sym 113495 rvsoc.cpu0.D_insn_typ[3]
.sym 113496 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[21]
.sym 113497 rvsoc.cpu0.D_insn_typ[7]
.sym 113498 rvsoc.cpu0.D_insn[21]
.sym 113499 rvsoc.cpu0.D_next_pc[28]
.sym 113503 rvsoc.cpu0.D_op1[0]
.sym 113504 rvsoc.cpu0.D_insn[15]
.sym 113505 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 113507 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[18]
.sym 113508 rvsoc.cpu0.D_insn_typ[3]
.sym 113509 $abc$63009$new_ys__n1609_
.sym 113510 $abc$63009$new_ys__n1612_
.sym 113511 rvsoc.code_adrs[14]
.sym 113515 $abc$63009$new_ys__n1873_inv_
.sym 113516 $abc$63009$new_ys__n5400_inv_
.sym 113517 $abc$63009$new_n4165_
.sym 113518 rvsoc.cpu0.D_actv_pc[4]
.sym 113519 rvsoc.code_adrs[4]
.sym 113523 rvsoc.code_adrs[1]
.sym 113527 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[23]
.sym 113528 rvsoc.cpu0.D_insn_typ[3]
.sym 113529 rvsoc.cpu0.D_insn_typ[7]
.sym 113530 rvsoc.cpu0.D_insn[23]
.sym 113531 rvsoc.uart0.div[20]
.sym 113532 rvsoc.uart0.status[20]
.sym 113533 rvsoc.data_adrs[2]
.sym 113534 rvsoc.data_adrs[3]
.sym 113535 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[29]
.sym 113536 rvsoc.cpu0.D_insn_typ[3]
.sym 113537 rvsoc.cpu0.D_insn_typ[7]
.sym 113538 rvsoc.cpu0.D_insn[29]
.sym 113539 rvsoc.code_adrs[10]
.sym 113544 rvsoc.cpu0.D_op1[0]
.sym 113545 rvsoc.cpu0.D_insn[7]
.sym 113548 rvsoc.cpu0.D_op1[1]
.sym 113549 rvsoc.cpu0.D_insn[8]
.sym 113550 $auto$alumacc.cc:474:replace_alu$3205.C[1]
.sym 113552 rvsoc.cpu0.D_op1[2]
.sym 113553 rvsoc.cpu0.D_insn[9]
.sym 113554 $auto$alumacc.cc:474:replace_alu$3205.C[2]
.sym 113556 rvsoc.cpu0.D_op1[3]
.sym 113557 rvsoc.cpu0.D_insn[10]
.sym 113558 $auto$alumacc.cc:474:replace_alu$3205.C[3]
.sym 113560 rvsoc.cpu0.D_op1[4]
.sym 113561 rvsoc.cpu0.D_insn[11]
.sym 113562 $auto$alumacc.cc:474:replace_alu$3205.C[4]
.sym 113564 rvsoc.cpu0.D_op1[5]
.sym 113565 rvsoc.cpu0.D_insn[25]
.sym 113566 $auto$alumacc.cc:474:replace_alu$3205.C[5]
.sym 113568 rvsoc.cpu0.D_op1[6]
.sym 113569 rvsoc.cpu0.D_insn[26]
.sym 113570 $auto$alumacc.cc:474:replace_alu$3205.C[6]
.sym 113572 rvsoc.cpu0.D_op1[7]
.sym 113573 rvsoc.cpu0.D_insn[27]
.sym 113574 $auto$alumacc.cc:474:replace_alu$3205.C[7]
.sym 113576 rvsoc.cpu0.D_op1[8]
.sym 113577 rvsoc.cpu0.D_insn[28]
.sym 113578 $auto$alumacc.cc:474:replace_alu$3205.C[8]
.sym 113580 rvsoc.cpu0.D_op1[9]
.sym 113581 rvsoc.cpu0.D_insn[29]
.sym 113582 $auto$alumacc.cc:474:replace_alu$3205.C[9]
.sym 113584 rvsoc.cpu0.D_op1[10]
.sym 113585 rvsoc.cpu0.D_insn[30]
.sym 113586 $auto$alumacc.cc:474:replace_alu$3205.C[10]
.sym 113588 rvsoc.cpu0.D_op1[11]
.sym 113589 rvsoc.cpu0.D_insn[31]
.sym 113590 $auto$alumacc.cc:474:replace_alu$3205.C[11]
.sym 113592 rvsoc.cpu0.D_op1[12]
.sym 113593 rvsoc.cpu0.D_insn[31]
.sym 113594 $auto$alumacc.cc:474:replace_alu$3205.C[12]
.sym 113596 rvsoc.cpu0.D_op1[13]
.sym 113597 rvsoc.cpu0.D_insn[31]
.sym 113598 $auto$alumacc.cc:474:replace_alu$3205.C[13]
.sym 113600 rvsoc.cpu0.D_op1[14]
.sym 113601 rvsoc.cpu0.D_insn[31]
.sym 113602 $auto$alumacc.cc:474:replace_alu$3205.C[14]
.sym 113604 rvsoc.cpu0.D_op1[15]
.sym 113605 rvsoc.cpu0.D_insn[31]
.sym 113606 $auto$alumacc.cc:474:replace_alu$3205.C[15]
.sym 113608 rvsoc.cpu0.D_op1[16]
.sym 113609 rvsoc.cpu0.D_insn[31]
.sym 113610 $auto$alumacc.cc:474:replace_alu$3205.C[16]
.sym 113612 rvsoc.cpu0.D_op1[17]
.sym 113613 rvsoc.cpu0.D_insn[31]
.sym 113614 $auto$alumacc.cc:474:replace_alu$3205.C[17]
.sym 113616 rvsoc.cpu0.D_op1[18]
.sym 113617 rvsoc.cpu0.D_insn[31]
.sym 113618 $auto$alumacc.cc:474:replace_alu$3205.C[18]
.sym 113620 rvsoc.cpu0.D_op1[19]
.sym 113621 rvsoc.cpu0.D_insn[31]
.sym 113622 $auto$alumacc.cc:474:replace_alu$3205.C[19]
.sym 113624 rvsoc.cpu0.D_op1[20]
.sym 113625 rvsoc.cpu0.D_insn[31]
.sym 113626 $auto$alumacc.cc:474:replace_alu$3205.C[20]
.sym 113628 rvsoc.cpu0.D_op1[21]
.sym 113629 rvsoc.cpu0.D_insn[31]
.sym 113630 $auto$alumacc.cc:474:replace_alu$3205.C[21]
.sym 113632 rvsoc.cpu0.D_op1[22]
.sym 113633 rvsoc.cpu0.D_insn[31]
.sym 113634 $auto$alumacc.cc:474:replace_alu$3205.C[22]
.sym 113636 rvsoc.cpu0.D_op1[23]
.sym 113637 rvsoc.cpu0.D_insn[31]
.sym 113638 $auto$alumacc.cc:474:replace_alu$3205.C[23]
.sym 113640 rvsoc.cpu0.D_op1[24]
.sym 113641 rvsoc.cpu0.D_insn[31]
.sym 113642 $auto$alumacc.cc:474:replace_alu$3205.C[24]
.sym 113644 rvsoc.cpu0.D_op1[25]
.sym 113645 rvsoc.cpu0.D_insn[31]
.sym 113646 $auto$alumacc.cc:474:replace_alu$3205.C[25]
.sym 113648 rvsoc.cpu0.D_op1[26]
.sym 113649 rvsoc.cpu0.D_insn[31]
.sym 113650 $auto$alumacc.cc:474:replace_alu$3205.C[26]
.sym 113652 rvsoc.cpu0.D_op1[27]
.sym 113653 rvsoc.cpu0.D_insn[31]
.sym 113654 $auto$alumacc.cc:474:replace_alu$3205.C[27]
.sym 113656 rvsoc.cpu0.D_op1[28]
.sym 113657 rvsoc.cpu0.D_insn[31]
.sym 113658 $auto$alumacc.cc:474:replace_alu$3205.C[28]
.sym 113660 rvsoc.cpu0.D_op1[29]
.sym 113661 rvsoc.cpu0.D_insn[31]
.sym 113662 $auto$alumacc.cc:474:replace_alu$3205.C[29]
.sym 113664 rvsoc.cpu0.D_op1[30]
.sym 113665 rvsoc.cpu0.D_insn[31]
.sym 113666 $auto$alumacc.cc:474:replace_alu$3205.C[30]
.sym 113668 rvsoc.cpu0.D_op1[31]
.sym 113669 rvsoc.cpu0.D_insn[31]
.sym 113670 $auto$alumacc.cc:474:replace_alu$3205.C[31]
.sym 113671 rvsoc.cpu0.D_op2[22]
.sym 113675 rvsoc.cpu0.add_op12[13]
.sym 113679 rvsoc.cpu0.add_op12[10]
.sym 113683 rvsoc.cpu0.add_op12[8]
.sym 113684 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[8]
.sym 113685 $abc$63009$new_ys__n3769_
.sym 113686 $abc$63009$new_ys__n2350_inv_
.sym 113687 rvsoc.cpu0.E_add12[12]
.sym 113688 rvsoc.cpu0.E_op1[12]
.sym 113689 rvsoc.cpu0.E_op1[31]
.sym 113691 rvsoc.cpu0.add_op12[12]
.sym 113695 rvsoc.cpu0.add_op12[6]
.sym 113696 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[6]
.sym 113697 $abc$63009$new_ys__n3769_
.sym 113698 $abc$63009$new_ys__n2350_inv_
.sym 113699 rvsoc.cpu0.E_add12[13]
.sym 113700 rvsoc.cpu0.E_op1[13]
.sym 113701 rvsoc.cpu0.E_op1[31]
.sym 113703 rvsoc.cpu0.F_actv_pc[9]
.sym 113707 rvsoc.cpu0.add_op12[16]
.sym 113708 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[16]
.sym 113709 $abc$63009$new_ys__n3769_
.sym 113710 $abc$63009$new_ys__n2350_inv_
.sym 113711 $abc$63009$new_n3660_
.sym 113712 $abc$63009$new_n3640_
.sym 113715 rvsoc.cpu0.F_actv_pc[22]
.sym 113719 rvsoc.cpu0.add_op12[17]
.sym 113720 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[17]
.sym 113721 $abc$63009$new_ys__n3769_
.sym 113723 rvsoc.cpu0.D_op2[24]
.sym 113727 rvsoc.cpu0.F_insn[13]
.sym 113731 rvsoc.cpu0.D_op2[19]
.sym 113735 $abc$63009$new_n5041_
.sym 113736 rvsoc.data_wdata[13]
.sym 113739 rvsoc.cpu0.D_op2[30]
.sym 113743 $abc$63009$new_ys__n3273_inv_
.sym 113744 rvsoc.data_wdata[20]
.sym 113745 $abc$63009$new_ys__n2826_
.sym 113747 $abc$63009$auto$alumacc.cc:415:extract_cmp_alu$3153[31]
.sym 113748 $abc$63009$auto$alumacc.cc:491:replace_alu$3222[31]
.sym 113749 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.C[31]
.sym 113751 $abc$63009$new_ys__n3275_inv_
.sym 113752 rvsoc.data_wdata[21]
.sym 113753 $abc$63009$new_ys__n2826_
.sym 113755 rvsoc.cpu0.D_op2[31]
.sym 113759 rvsoc.cpu0.D_op2[28]
.sym 113763 rvsoc.cpu0.D_funct3[0]
.sym 113764 rvsoc.cpu0.D_funct3[1]
.sym 113768 rvsoc.cpu0.D_op1[0]
.sym 113769 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[0]
.sym 113770 $PACKER_VCC_NET
.sym 113771 $abc$63009$new_ys__n10333_
.sym 113772 $abc$63009$new_n5045_
.sym 113773 $abc$63009$new_n5304_
.sym 113774 $abc$63009$new_n5303_
.sym 113775 rvsoc.cpu0.D_funct3[2]
.sym 113776 $abc$63009$new_n4106_
.sym 113777 $abc$63009$new_n4093_
.sym 113779 rvsoc.cpu0.add_op12[0]
.sym 113780 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$242_Y[0]
.sym 113781 $abc$63009$new_ys__n3769_
.sym 113782 $abc$63009$new_ys__n2350_inv_
.sym 113783 $abc$63009$new_n5041_
.sym 113784 rvsoc.data_wdata[1]
.sym 113787 rvsoc.cpu0.D_op2[0]
.sym 113788 $abc$63009$new_ys__n1271_
.sym 113789 rvsoc.cpu0.D_op1[0]
.sym 113790 $abc$63009$new_ys__n1266_
.sym 113791 $abc$63009$new_ys__n10333_
.sym 113792 $abc$63009$new_n5045_
.sym 113793 $abc$63009$new_n5304_
.sym 113794 $abc$63009$new_n5303_
.sym 113795 $abc$63009$new_n5041_
.sym 113796 rvsoc.data_wdata[9]
.sym 113799 $abc$63009$new_ys__n3821_inv_
.sym 113800 $abc$63009$new_ys__n2350_inv_
.sym 113801 $abc$63009$new_ys__n1069_
.sym 113802 $abc$63009$new_n4554_
.sym 113803 $abc$63009$new_ys__n1275_
.sym 113804 $abc$63009$new_ys__n1272_
.sym 113805 rvsoc.cpu0.D_op1[0]
.sym 113806 rvsoc.cpu0.D_op2[0]
.sym 113807 $abc$63009$new_n4104_
.sym 113808 $abc$63009$new_ys__n12650_
.sym 113809 $abc$63009$new_n4094_
.sym 113810 $abc$63009$new_n4100_
.sym 113811 $abc$63009$new_n4871_
.sym 113812 rvsoc.spi0.status[0]
.sym 113813 $abc$63009$new_n4894_
.sym 113815 $abc$63009$new_n4104_
.sym 113816 $abc$63009$new_ys__n12658_inv_
.sym 113817 $abc$63009$new_ys__n1175_
.sym 113818 $abc$63009$new_n4348_
.sym 113819 $abc$63009$new_ys__n1275_
.sym 113820 $abc$63009$new_ys__n1272_
.sym 113821 rvsoc.cpu0.D_op1[17]
.sym 113822 rvsoc.cpu0.D_op2[17]
.sym 113823 $abc$63009$new_ys__n1271_
.sym 113824 rvsoc.cpu0.D_op1[17]
.sym 113825 rvsoc.cpu0.D_op2[17]
.sym 113827 rvsoc.cpu0.D_op1[20]
.sym 113828 rvsoc.cpu0.D_op2[20]
.sym 113831 $abc$63009$new_ys__n1271_
.sym 113832 $abc$63009$new_ys__n1272_
.sym 113833 rvsoc.cpu0.D_op1[21]
.sym 113834 rvsoc.cpu0.D_op2[21]
.sym 113835 $abc$63009$new_ys__n1031_
.sym 113836 $abc$63009$new_ys__n1028_
.sym 113837 $abc$63009$new_ys__n1032_
.sym 113838 $abc$63009$new_n4641_
.sym 113839 $abc$63009$new_n4707_
.sym 113840 $abc$63009$new_ys__n12658_inv_
.sym 113841 $abc$63009$new_n4699_
.sym 113842 $abc$63009$new_n4703_
.sym 113843 $abc$63009$new_ys__n11200_
.sym 113844 $abc$63009$new_ys__n11201_
.sym 113845 $abc$63009$new_ys__n11202_
.sym 113846 $abc$63009$new_ys__n11203_
.sym 113847 $abc$63009$new_ys__n11202_
.sym 113848 $abc$63009$new_ys__n1275_
.sym 113849 $abc$63009$new_ys__n1027_inv_
.sym 113851 rvsoc.spi0.clkcount[1]
.sym 113852 rvsoc.spi0.clkcount[0]
.sym 113853 rvsoc.spi0.log2div[0]
.sym 113855 rvsoc.cpu0.D_op1[22]
.sym 113856 rvsoc.cpu0.D_op2[22]
.sym 113859 $abc$63009$new_n4108_
.sym 113860 $abc$63009$new_n5854_
.sym 113861 $abc$63009$new_ys__n1274_
.sym 113862 $abc$63009$new_n4244_
.sym 113863 $abc$63009$new_n4276_
.sym 113864 $abc$63009$new_ys__n12823_inv_
.sym 113865 $abc$63009$new_n4526_
.sym 113867 rvsoc.cpu0.D_op2[3]
.sym 113868 $abc$63009$new_n4104_
.sym 113869 $abc$63009$new_ys__n12684_
.sym 113871 rvsoc.cpu0.D_op1[2]
.sym 113872 rvsoc.cpu0.D_op1[1]
.sym 113873 rvsoc.cpu0.D_op2[0]
.sym 113875 $abc$63009$new_n4275_
.sym 113876 $abc$63009$new_ys__n12823_inv_
.sym 113877 $abc$63009$new_n4265_
.sym 113878 rvsoc.cpu0.D_op2[4]
.sym 113879 $abc$63009$new_ys__n12879_inv_
.sym 113880 $abc$63009$new_ys__n12878_
.sym 113881 rvsoc.cpu0.D_op2[2]
.sym 113882 $abc$63009$new_n4083_
.sym 113883 $abc$63009$new_ys__n12910_inv_
.sym 113884 $abc$63009$new_ys__n12911_inv_
.sym 113885 rvsoc.cpu0.D_op2[1]
.sym 113887 $PACKER_GND_NET
.sym 113891 $abc$63009$new_ys__n12879_inv_
.sym 113892 $abc$63009$new_ys__n12885_inv_
.sym 113893 rvsoc.cpu0.D_op2[3]
.sym 113894 rvsoc.cpu0.D_op2[2]
.sym 113895 rvsoc.cpu0.D_op1[14]
.sym 113896 rvsoc.cpu0.D_op1[13]
.sym 113897 rvsoc.cpu0.D_op2[0]
.sym 113899 rvsoc.cpu0.D_op1[18]
.sym 113900 rvsoc.cpu0.D_op1[17]
.sym 113901 rvsoc.cpu0.D_op2[0]
.sym 113903 $abc$63009$new_ys__n12919_inv_
.sym 113904 $abc$63009$new_ys__n12917_inv_
.sym 113905 rvsoc.cpu0.D_op2[1]
.sym 113907 $abc$63009$new_ys__n12923_inv_
.sym 113908 $abc$63009$new_ys__n12925_inv_
.sym 113909 rvsoc.cpu0.D_op2[1]
.sym 113911 $abc$63009$new_ys__n12923_inv_
.sym 113912 $abc$63009$new_ys__n12921_inv_
.sym 113913 rvsoc.cpu0.D_op2[1]
.sym 113915 rvsoc.cpu0.D_op1[16]
.sym 113916 rvsoc.cpu0.D_op1[15]
.sym 113917 rvsoc.cpu0.D_op2[0]
.sym 113919 $abc$63009$new_ys__n12927_inv_
.sym 113920 $abc$63009$new_ys__n12925_inv_
.sym 113921 rvsoc.cpu0.D_op2[1]
.sym 113923 $abc$63009$new_ys__n12889_inv_
.sym 113924 $abc$63009$new_ys__n12893_inv_
.sym 113925 rvsoc.cpu0.D_op2[2]
.sym 113926 $abc$63009$new_n4091_
.sym 113927 $abc$63009$new_ys__n12891_inv_
.sym 113928 $abc$63009$new_ys__n12895_inv_
.sym 113929 rvsoc.cpu0.D_op2[2]
.sym 113930 $abc$63009$new_n4091_
.sym 113931 $abc$63009$new_ys__n12891_inv_
.sym 113932 $abc$63009$new_ys__n12895_inv_
.sym 113933 rvsoc.cpu0.D_op2[2]
.sym 113934 $abc$63009$new_n4083_
.sym 113935 $abc$63009$new_ys__n12863_inv_
.sym 113936 rvsoc.cpu0.D_op2[3]
.sym 113937 $abc$63009$new_ys__n12835_
.sym 113938 rvsoc.cpu0.D_op2[4]
.sym 113939 $abc$63009$new_n4276_
.sym 113940 $abc$63009$new_ys__n12835_
.sym 113941 $abc$63009$new_n4526_
.sym 113943 rvsoc.cpu0.D_op2[5]
.sym 113944 $abc$63009$new_n4504_
.sym 113945 $abc$63009$new_n5898_
.sym 113946 $abc$63009$new_n4108_
.sym 113947 $abc$63009$new_ys__n3766_
.sym 113948 $abc$63009$new_ys__n12871_inv_
.sym 113949 rvsoc.cpu0.D_op2[3]
.sym 113951 $abc$63009$new_ys__n12867_inv_
.sym 113952 rvsoc.cpu0.D_op2[3]
.sym 113953 $abc$63009$new_ys__n12843_
.sym 113954 rvsoc.cpu0.D_op2[4]
.sym 113955 $abc$63009$new_ys__n12871_inv_
.sym 113956 $abc$63009$new_ys__n12863_inv_
.sym 113957 rvsoc.cpu0.D_op2[3]
.sym 113959 rvsoc.uart0.rxbfr[3]
.sym 113967 rvsoc.uart0.rxbfr[5]
.sym 113971 rvsoc.uart0.rxbfr[4]
.sym 113975 rvsoc.mem_vdata[1][6]
.sym 113976 rvsoc.mem_vdata[3][6]
.sym 113977 rvsoc.code_adrs[29]
.sym 113978 rvsoc.code_adrs[28]
.sym 113991 rvsoc.mem_vdata[0][21]
.sym 113992 rvsoc.mem_vdata[3][21]
.sym 113993 rvsoc.code_adrs[28]
.sym 113994 rvsoc.code_adrs[29]
.sym 113995 $abc$63009$new_n3211_
.sym 113996 $abc$63009$new_n3212_
.sym 113997 $abc$63009$new_n3210_
.sym 113998 rvsoc.code_adrs[30]
.sym 113999 rvsoc.mem_vdata[1][21]
.sym 114000 rvsoc.mem_vdata[3][21]
.sym 114001 rvsoc.data_adrs[29]
.sym 114002 rvsoc.data_adrs[28]
.sym 114003 $PACKER_GND_NET
.sym 114007 $PACKER_GND_NET
.sym 114011 $PACKER_GND_NET
.sym 114015 rvsoc.mem_vdata[0][6]
.sym 114016 rvsoc.mem_vdata[2][6]
.sym 114017 rvsoc.code_adrs[28]
.sym 114018 rvsoc.code_adrs[29]
.sym 114019 $PACKER_GND_NET
.sym 114023 rvsoc.mem_vdata[1][18]
.sym 114024 rvsoc.mem_vdata[2][18]
.sym 114025 rvsoc.code_adrs[29]
.sym 114026 rvsoc.code_adrs[28]
.sym 114027 rvsoc.mem_vdata[4][6]
.sym 114028 rvsoc.mem_vdata[5][6]
.sym 114029 rvsoc.code_adrs[29]
.sym 114030 rvsoc.code_adrs[28]
.sym 114031 rvsoc.mem_vdata[1][16]
.sym 114032 rvsoc.mem_vdata[3][16]
.sym 114033 rvsoc.data_adrs[29]
.sym 114034 rvsoc.data_adrs[28]
.sym 114035 rvsoc.mem_vdata[1][18]
.sym 114036 rvsoc.mem_vdata[3][18]
.sym 114037 rvsoc.data_adrs[29]
.sym 114038 rvsoc.data_adrs[28]
.sym 114039 $abc$63009$new_n3529_
.sym 114040 rvsoc.mem_vdata[5][18]
.sym 114041 $abc$63009$new_n2983_
.sym 114042 rvsoc.mem_vdata[3][18]
.sym 114043 rvsoc.code_adrs[30]
.sym 114044 $abc$63009$new_n3543_
.sym 114045 $abc$63009$new_n3542_
.sym 114046 $abc$63009$new_n3541_
.sym 114047 rvsoc.uart0.rxbfr[2]
.sym 114051 rvsoc.uart0.rxbfr[1]
.sym 114055 $abc$63009$new_ys__n2292_inv_
.sym 114056 rvsoc.uart0.cfg[23]
.sym 114057 $abc$63009$new_n3189_
.sym 114059 rvsoc.mem_vdata[1][23]
.sym 114060 rvsoc.mem_vdata[5][23]
.sym 114061 rvsoc.code_adrs[30]
.sym 114062 $abc$63009$new_ys__n12571_
.sym 114063 rvsoc.code_adrs[30]
.sym 114064 $abc$63009$new_n3573_
.sym 114065 $abc$63009$new_n3572_
.sym 114066 $abc$63009$new_n3571_
.sym 114067 rvsoc.mem_vdata[3][23]
.sym 114068 $abc$63009$new_n2983_
.sym 114069 $abc$63009$new_n2978_
.sym 114070 rvsoc.mem_vdata[4][23]
.sym 114071 $abc$63009$new_ys__n12570_
.sym 114072 rvsoc.code_adrs[30]
.sym 114075 rvsoc.mem_vdata[0][16]
.sym 114076 rvsoc.mem_vdata[4][16]
.sym 114077 rvsoc.code_adrs[30]
.sym 114078 $abc$63009$new_ys__n12570_
.sym 114079 rvsoc.mem_vdata[0][23]
.sym 114080 rvsoc.mem_vdata[2][23]
.sym 114081 rvsoc.code_adrs[28]
.sym 114082 rvsoc.code_adrs[29]
.sym 114083 rvsoc.code_adrs[30]
.sym 114084 $abc$63009$new_ys__n12573_
.sym 114087 rvsoc.uart0.rxbfr[5]
.sym 114088 rvsoc.uart0.div[5]
.sym 114089 rvsoc.data_adrs[2]
.sym 114090 $abc$63009$new_n5826_
.sym 114091 rvsoc.uart0.rxbfr[3]
.sym 114092 rvsoc.uart0.div[3]
.sym 114093 rvsoc.data_adrs[2]
.sym 114094 $abc$63009$new_n5822_
.sym 114095 rvsoc.mem_vdata[1][28]
.sym 114096 rvsoc.mem_vdata[5][28]
.sym 114097 rvsoc.code_adrs[30]
.sym 114098 $abc$63009$new_ys__n12571_
.sym 114099 rvsoc.mem_vdata[3][28]
.sym 114100 $abc$63009$new_n2983_
.sym 114101 $abc$63009$new_n2978_
.sym 114102 rvsoc.mem_vdata[4][28]
.sym 114103 rvsoc.code_adrs[30]
.sym 114104 $abc$63009$new_n2987_
.sym 114105 $abc$63009$new_n2985_
.sym 114106 $abc$63009$new_n2977_
.sym 114107 $abc$63009$new_ys__n4202_
.sym 114108 rvsoc.mem_vdata[15][23]
.sym 114109 $abc$63009$new_n3570_
.sym 114110 rvsoc.code_adrs[31]
.sym 114111 $abc$63009$new_ys__n2292_inv_
.sym 114112 rvsoc.uart0.cfg[16]
.sym 114113 $abc$63009$new_n3175_
.sym 114115 rvsoc.code_adrs[29]
.sym 114116 rvsoc.code_adrs[28]
.sym 114119 rvsoc.cpu0.F_next_pc[29]
.sym 114120 rvsoc.cpu0.E_Br_adrs[29]
.sym 114121 rvsoc.cpu0.E_take_Br
.sym 114123 rvsoc.mem_vdata[4][7]
.sym 114124 rvsoc.mem_vdata[5][7]
.sym 114125 rvsoc.code_adrs[29]
.sym 114126 rvsoc.code_adrs[28]
.sym 114127 rvsoc.data_adrs[3]
.sym 114128 rvsoc.data_adrs[2]
.sym 114129 rvsoc.spi0.status[31]
.sym 114131 rvsoc.mem_vdata[4][3]
.sym 114132 rvsoc.mem_vdata[5][3]
.sym 114133 rvsoc.code_adrs[29]
.sym 114134 rvsoc.code_adrs[28]
.sym 114135 rvsoc.mem_vdata[4][31]
.sym 114136 rvsoc.mem_vdata[5][31]
.sym 114137 rvsoc.code_adrs[29]
.sym 114138 rvsoc.code_adrs[28]
.sym 114139 $abc$63009$new_ys__n12573_
.sym 114140 rvsoc.code_adrs[30]
.sym 114141 rvsoc.code_adrs[31]
.sym 114143 rvsoc.spi0.rxbfr[7]
.sym 114144 rvsoc.spi0.status[7]
.sym 114145 rvsoc.data_adrs[3]
.sym 114146 rvsoc.data_adrs[2]
.sym 114147 rvsoc.cpu0.F_next_pc[28]
.sym 114148 rvsoc.cpu0.E_Br_adrs[28]
.sym 114149 rvsoc.cpu0.E_take_Br
.sym 114151 $abc$63009$new_ys__n2292_inv_
.sym 114152 rvsoc.uart0.cfg[31]
.sym 114153 $abc$63009$new_n3205_
.sym 114155 rvsoc.uart0.rxbfr[4]
.sym 114156 rvsoc.uart0.div[4]
.sym 114157 rvsoc.data_adrs[2]
.sym 114158 $abc$63009$new_n5824_
.sym 114159 rvsoc.uart0.rxbfr[7]
.sym 114160 rvsoc.uart0.div[7]
.sym 114161 rvsoc.data_adrs[2]
.sym 114162 $abc$63009$new_n5830_
.sym 114163 $abc$63009$new_ys__n4202_
.sym 114164 rvsoc.mem_vdata[15][18]
.sym 114165 $abc$63009$new_n3540_
.sym 114166 rvsoc.code_adrs[31]
.sym 114167 rvsoc.uart0.tx_divcnt[7]
.sym 114171 rvsoc.data_adrs[6]
.sym 114172 rvsoc.code_adrs[6]
.sym 114173 $abc$63009$new_ys__n5881_
.sym 114175 rvsoc.uart0.tx_divcnt[3]
.sym 114179 $abc$63009$new_ys__n11180_inv_
.sym 114180 rvsoc.resetn
.sym 114181 $abc$63009$new_ys__n11684_
.sym 114184 rvsoc.uart0.div[0]
.sym 114185 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[0]
.sym 114188 rvsoc.uart0.div[1]
.sym 114189 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[1]
.sym 114192 rvsoc.uart0.div[2]
.sym 114193 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[2]
.sym 114196 rvsoc.uart0.div[3]
.sym 114197 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[3]
.sym 114200 rvsoc.uart0.div[4]
.sym 114201 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[4]
.sym 114204 rvsoc.uart0.div[5]
.sym 114205 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[5]
.sym 114208 rvsoc.uart0.div[6]
.sym 114209 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[6]
.sym 114212 rvsoc.uart0.div[7]
.sym 114213 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[7]
.sym 114216 rvsoc.uart0.div[8]
.sym 114217 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[8]
.sym 114220 rvsoc.uart0.div[9]
.sym 114221 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[9]
.sym 114224 rvsoc.uart0.div[10]
.sym 114225 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[10]
.sym 114228 rvsoc.uart0.div[11]
.sym 114229 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[11]
.sym 114232 rvsoc.uart0.div[12]
.sym 114233 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[12]
.sym 114236 rvsoc.uart0.div[13]
.sym 114237 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[13]
.sym 114240 rvsoc.uart0.div[14]
.sym 114241 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[14]
.sym 114244 rvsoc.uart0.div[15]
.sym 114245 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[15]
.sym 114248 rvsoc.uart0.div[16]
.sym 114249 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[16]
.sym 114252 rvsoc.uart0.div[17]
.sym 114253 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[17]
.sym 114256 rvsoc.uart0.div[18]
.sym 114257 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[18]
.sym 114260 rvsoc.uart0.div[19]
.sym 114261 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[19]
.sym 114264 rvsoc.uart0.div[20]
.sym 114265 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[20]
.sym 114268 rvsoc.uart0.div[21]
.sym 114269 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[21]
.sym 114272 rvsoc.uart0.div[22]
.sym 114273 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[22]
.sym 114276 rvsoc.uart0.div[23]
.sym 114277 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[23]
.sym 114280 rvsoc.uart0.div[24]
.sym 114281 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[24]
.sym 114284 rvsoc.uart0.div[25]
.sym 114285 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[25]
.sym 114288 rvsoc.uart0.div[26]
.sym 114289 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[26]
.sym 114292 rvsoc.uart0.div[27]
.sym 114293 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[27]
.sym 114296 rvsoc.uart0.div[28]
.sym 114297 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[28]
.sym 114300 rvsoc.uart0.div[29]
.sym 114301 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[29]
.sym 114304 rvsoc.uart0.div[30]
.sym 114305 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[30]
.sym 114308 rvsoc.uart0.div[31]
.sym 114309 $abc$63009$auto$alumacc.cc:474:replace_alu$3162.BB[31]
.sym 114314 $nextpnr_ICESTORM_LC_11$I3
.sym 114315 rvsoc.cpu0.D_next_pc[18]
.sym 114319 rvsoc.cpu0.E_next_pc[19]
.sym 114320 rvsoc.cpu0.E_actv_pc[19]
.sym 114321 $abc$63009$new_ys__n2493_inv_
.sym 114322 $abc$63009$new_n3311_
.sym 114323 rvsoc.cpu0.D_actv_pc[19]
.sym 114327 rvsoc.cpu0.D_actv_pc[26]
.sym 114331 rvsoc.cpu0.D_insn_typ[12]
.sym 114332 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[10]
.sym 114333 rvsoc.cpu0.D_insn_typ[13]
.sym 114334 rvsoc.cpu0.D_op1[10]
.sym 114335 rvsoc.data_wdata[19]
.sym 114336 $abc$63009$new_ys__n3517_
.sym 114337 $abc$63009$new_n3472_
.sym 114339 rvsoc.cpu0.E_next_pc[26]
.sym 114340 rvsoc.cpu0.E_actv_pc[26]
.sym 114341 $abc$63009$new_ys__n2493_inv_
.sym 114342 $abc$63009$new_n3311_
.sym 114343 rvsoc.cpu0.E_next_pc[25]
.sym 114344 rvsoc.cpu0.E_actv_pc[25]
.sym 114345 $abc$63009$new_ys__n2493_inv_
.sym 114346 $abc$63009$new_n3311_
.sym 114347 $abc$63009$new_ys__n1992_inv_
.sym 114348 rvsoc.cpu0.sysregs[1][15]
.sym 114349 $abc$63009$new_n3747_
.sym 114351 rvsoc.cpu0.D_op1[4]
.sym 114352 rvsoc.cpu0.D_insn[19]
.sym 114353 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 114355 $abc$63009$new_ys__n2097_inv_
.sym 114356 rvsoc.cpu0.sysregs[1][30]
.sym 114357 $abc$63009$new_n3747_
.sym 114359 rvsoc.cpu0.F_next_pc[30]
.sym 114360 rvsoc.cpu0.E_Br_adrs[30]
.sym 114361 rvsoc.cpu0.E_take_Br
.sym 114363 $abc$63009$new_ys__n2069_inv_
.sym 114364 rvsoc.cpu0.sysregs[1][26]
.sym 114365 $abc$63009$new_n3747_
.sym 114367 $abc$63009$new_ys__n2062_inv_
.sym 114368 rvsoc.cpu0.sysregs[1][25]
.sym 114369 $abc$63009$new_n3747_
.sym 114371 rvsoc.cpu0.D_actv_pc[25]
.sym 114376 rvsoc.uart0.div[0]
.sym 114377 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[1]
.sym 114380 rvsoc.uart0.div[1]
.sym 114381 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[2]
.sym 114384 rvsoc.uart0.div[2]
.sym 114385 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[3]
.sym 114388 rvsoc.uart0.div[3]
.sym 114389 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[4]
.sym 114392 rvsoc.uart0.div[4]
.sym 114393 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[5]
.sym 114396 rvsoc.uart0.div[5]
.sym 114397 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[6]
.sym 114400 rvsoc.uart0.div[6]
.sym 114401 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[7]
.sym 114404 rvsoc.uart0.div[7]
.sym 114405 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[8]
.sym 114408 rvsoc.uart0.div[8]
.sym 114409 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[9]
.sym 114412 rvsoc.uart0.div[9]
.sym 114413 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[10]
.sym 114416 rvsoc.uart0.div[10]
.sym 114417 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[11]
.sym 114420 rvsoc.uart0.div[11]
.sym 114421 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[12]
.sym 114424 rvsoc.uart0.div[12]
.sym 114425 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[13]
.sym 114428 rvsoc.uart0.div[13]
.sym 114429 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[14]
.sym 114432 rvsoc.uart0.div[14]
.sym 114433 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[15]
.sym 114436 rvsoc.uart0.div[15]
.sym 114437 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[16]
.sym 114440 rvsoc.uart0.div[16]
.sym 114441 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[17]
.sym 114444 rvsoc.uart0.div[17]
.sym 114445 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[18]
.sym 114448 rvsoc.uart0.div[18]
.sym 114449 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[19]
.sym 114452 rvsoc.uart0.div[19]
.sym 114453 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[20]
.sym 114456 rvsoc.uart0.div[20]
.sym 114457 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[21]
.sym 114460 rvsoc.uart0.div[21]
.sym 114461 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[22]
.sym 114464 rvsoc.uart0.div[22]
.sym 114465 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[23]
.sym 114468 rvsoc.uart0.div[23]
.sym 114469 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[24]
.sym 114472 rvsoc.uart0.div[24]
.sym 114473 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[25]
.sym 114476 rvsoc.uart0.div[25]
.sym 114477 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[26]
.sym 114480 rvsoc.uart0.div[26]
.sym 114481 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[27]
.sym 114484 rvsoc.uart0.div[27]
.sym 114485 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[28]
.sym 114488 rvsoc.uart0.div[28]
.sym 114489 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[29]
.sym 114492 rvsoc.uart0.div[29]
.sym 114493 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[30]
.sym 114496 rvsoc.uart0.div[30]
.sym 114497 $abc$63009$auto$alumacc.cc:474:replace_alu$3157.BB[31]
.sym 114500 rvsoc.uart0.div[31]
.sym 114501 $abc$63009$auto$alumacc.cc:474:replace_alu$3167.BB[31]
.sym 114506 $nextpnr_ICESTORM_LC_12$I3
.sym 114507 rvsoc.data_wdata[26]
.sym 114511 $abc$63009$new_ys__n1873_inv_
.sym 114512 $abc$63009$new_ys__n5417_inv_
.sym 114513 rvsoc.cpu0.D_actv_pc[21]
.sym 114514 $abc$63009$new_ys__n1880_inv_
.sym 114515 rvsoc.data_wdata[28]
.sym 114519 rvsoc.cpu0.D_insn_typ[12]
.sym 114520 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[19]
.sym 114521 rvsoc.cpu0.D_insn_typ[13]
.sym 114522 rvsoc.cpu0.D_op1[19]
.sym 114523 rvsoc.data_wdata[0]
.sym 114527 rvsoc.cpu0.D_insn_typ[12]
.sym 114528 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[20]
.sym 114529 rvsoc.cpu0.D_insn_typ[13]
.sym 114530 rvsoc.cpu0.D_op1[20]
.sym 114531 rvsoc.cpu0.D_insn_typ[12]
.sym 114532 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[17]
.sym 114533 rvsoc.cpu0.D_insn_typ[13]
.sym 114534 rvsoc.cpu0.D_op1[17]
.sym 114535 rvsoc.cpu0.D_insn_typ[12]
.sym 114536 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[31]
.sym 114537 rvsoc.cpu0.D_insn_typ[13]
.sym 114538 rvsoc.cpu0.D_op1[31]
.sym 114539 rvsoc.cpu0.cpu_rs2[5]
.sym 114540 rvsoc.data_wdata[5]
.sym 114541 $abc$63009$new_ys__n2827_
.sym 114542 $abc$63009$new_n3616_
.sym 114543 rvsoc.cpu0.D_insn_typ[12]
.sym 114544 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[27]
.sym 114545 rvsoc.cpu0.D_insn_typ[13]
.sym 114546 rvsoc.cpu0.D_op1[27]
.sym 114547 rvsoc.cpu0.D_insn_typ[12]
.sym 114548 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[29]
.sym 114549 rvsoc.cpu0.D_insn_typ[13]
.sym 114550 rvsoc.cpu0.D_op1[29]
.sym 114551 rvsoc.cpu0.D_insn_typ[12]
.sym 114552 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[26]
.sym 114553 rvsoc.cpu0.D_insn_typ[13]
.sym 114554 rvsoc.cpu0.D_op1[26]
.sym 114555 rvsoc.cpu0.D_insn_typ[12]
.sym 114556 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[30]
.sym 114557 rvsoc.cpu0.D_insn_typ[13]
.sym 114558 rvsoc.cpu0.D_op1[30]
.sym 114559 rvsoc.cpu0.D_actv_pc[26]
.sym 114560 $abc$63009$new_ys__n1880_inv_
.sym 114561 $abc$63009$new_ys__n1492_
.sym 114562 $abc$63009$new_n4752_
.sym 114563 rvsoc.code_adrs[9]
.sym 114568 rvsoc.cpu0.D_op1[0]
.sym 114569 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[0]
.sym 114572 rvsoc.cpu0.D_op1[1]
.sym 114573 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[1]
.sym 114576 rvsoc.cpu0.D_op1[2]
.sym 114577 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[2]
.sym 114580 rvsoc.cpu0.D_op1[3]
.sym 114581 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[3]
.sym 114584 rvsoc.cpu0.D_op1[4]
.sym 114585 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[4]
.sym 114588 rvsoc.cpu0.D_op1[5]
.sym 114589 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[5]
.sym 114592 rvsoc.cpu0.D_op1[6]
.sym 114593 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[6]
.sym 114596 rvsoc.cpu0.D_op1[7]
.sym 114597 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[7]
.sym 114600 rvsoc.cpu0.D_op1[8]
.sym 114601 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[8]
.sym 114604 rvsoc.cpu0.D_op1[9]
.sym 114605 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[9]
.sym 114608 rvsoc.cpu0.D_op1[10]
.sym 114609 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[10]
.sym 114612 rvsoc.cpu0.D_op1[11]
.sym 114613 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[11]
.sym 114616 rvsoc.cpu0.D_op1[12]
.sym 114617 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[12]
.sym 114620 rvsoc.cpu0.D_op1[13]
.sym 114621 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[13]
.sym 114624 rvsoc.cpu0.D_op1[14]
.sym 114625 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[14]
.sym 114628 rvsoc.cpu0.D_op1[15]
.sym 114629 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[15]
.sym 114632 rvsoc.cpu0.D_op1[16]
.sym 114633 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[16]
.sym 114636 rvsoc.cpu0.D_op1[17]
.sym 114637 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[17]
.sym 114640 rvsoc.cpu0.D_op1[18]
.sym 114641 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[18]
.sym 114644 rvsoc.cpu0.D_op1[19]
.sym 114645 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[19]
.sym 114648 rvsoc.cpu0.D_op1[20]
.sym 114649 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[20]
.sym 114652 rvsoc.cpu0.D_op1[21]
.sym 114653 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[21]
.sym 114656 rvsoc.cpu0.D_op1[22]
.sym 114657 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[22]
.sym 114660 rvsoc.cpu0.D_op1[23]
.sym 114661 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[23]
.sym 114664 rvsoc.cpu0.D_op1[24]
.sym 114665 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[24]
.sym 114668 rvsoc.cpu0.D_op1[25]
.sym 114669 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[25]
.sym 114672 rvsoc.cpu0.D_op1[26]
.sym 114673 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[26]
.sym 114676 rvsoc.cpu0.D_op1[27]
.sym 114677 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[27]
.sym 114680 rvsoc.cpu0.D_op1[28]
.sym 114681 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[28]
.sym 114684 rvsoc.cpu0.D_op1[29]
.sym 114685 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[29]
.sym 114688 rvsoc.cpu0.D_op1[30]
.sym 114689 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[30]
.sym 114692 $PACKER_VCC_NET
.sym 114694 $nextpnr_ICESTORM_LC_3$I3
.sym 114696 rvsoc.cpu0.D_op1[31]
.sym 114697 $abc$63009$auto$alumacc.cc:474:replace_alu$3220.BB[31]
.sym 114698 $nextpnr_ICESTORM_LC_3$COUT
.sym 114702 $nextpnr_ICESTORM_LC_4$I3
.sym 114703 $abc$63009$new_ys__n10341_
.sym 114704 $abc$63009$new_n5045_
.sym 114705 $abc$63009$new_n5340_
.sym 114706 $abc$63009$new_n5339_
.sym 114707 rvsoc.cpu0.mulhu_val[13]
.sym 114708 $abc$63009$new_n5045_
.sym 114709 $abc$63009$new_ys__n3400_
.sym 114711 $abc$63009$new_ys__n10341_
.sym 114712 $abc$63009$new_n5045_
.sym 114713 $abc$63009$new_n5340_
.sym 114714 $abc$63009$new_n5339_
.sym 114715 $abc$63009$new_ys__n10315_
.sym 114716 $abc$63009$new_n5046_
.sym 114717 $abc$63009$new_n5043_
.sym 114718 $abc$63009$new_n5040_
.sym 114719 $abc$63009$auto$memory_bram.cc:921:replace_cell$3944[0]
.sym 114720 $abc$63009$auto$memory_bram.cc:833:replace_cell$3941[0]
.sym 114721 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 114723 rvsoc.cpu0.mulhu_val[0]
.sym 114724 $abc$63009$new_n5045_
.sym 114725 $abc$63009$new_ys__n3400_
.sym 114727 rvsoc.cpu0.mulhu_val[9]
.sym 114728 $abc$63009$new_n5045_
.sym 114729 $abc$63009$new_ys__n3400_
.sym 114731 rvsoc.cpu0.mulhu_val[5]
.sym 114732 $abc$63009$new_n5045_
.sym 114733 $abc$63009$new_ys__n3400_
.sym 114735 $abc$63009$new_ys__n10317_
.sym 114736 $abc$63009$new_n5045_
.sym 114737 $abc$63009$new_n5079_
.sym 114738 $abc$63009$new_n5078_
.sym 114739 $abc$63009$new_ys__n10317_
.sym 114740 $abc$63009$new_n5045_
.sym 114741 $abc$63009$new_n5079_
.sym 114742 $abc$63009$new_n5078_
.sym 114743 $abc$63009$new_ys__n10343_
.sym 114744 $abc$63009$new_n5045_
.sym 114745 $abc$63009$new_n5349_
.sym 114746 $abc$63009$new_n5348_
.sym 114747 rvsoc.cpu0.mulhu_val[10]
.sym 114748 $abc$63009$new_n5045_
.sym 114749 $abc$63009$new_ys__n3400_
.sym 114751 $abc$63009$new_n5041_
.sym 114752 rvsoc.data_wdata[14]
.sym 114755 $abc$63009$new_ys__n10343_
.sym 114756 $abc$63009$new_n5045_
.sym 114757 $abc$63009$new_n5349_
.sym 114758 $abc$63009$new_n5348_
.sym 114759 rvsoc.cpu0.mulhu_val[7]
.sym 114760 $abc$63009$new_n5045_
.sym 114761 $abc$63009$new_ys__n3400_
.sym 114763 $abc$63009$new_ys__n11205_
.sym 114764 $abc$63009$new_ys__n1275_
.sym 114765 $abc$63009$new_ys__n999_
.sym 114766 $abc$63009$new_ys__n994_inv_
.sym 114767 rvsoc.cpu0.mulhu_val[6]
.sym 114768 $abc$63009$new_n5045_
.sym 114769 $abc$63009$new_ys__n3400_
.sym 114771 rvsoc.cpu0.D_op2[9]
.sym 114775 rvsoc.cpu0.add_op12[26]
.sym 114779 $abc$63009$new_ys__n1271_
.sym 114780 $abc$63009$new_ys__n1272_
.sym 114781 rvsoc.cpu0.D_op1[24]
.sym 114782 rvsoc.cpu0.D_op2[24]
.sym 114783 rvsoc.cpu0.mulhu_val[8]
.sym 114784 $abc$63009$new_n5045_
.sym 114785 $abc$63009$new_ys__n3400_
.sym 114787 rvsoc.cpu0.mulhu_val[11]
.sym 114788 $abc$63009$new_n5045_
.sym 114789 $abc$63009$new_ys__n3400_
.sym 114791 $abc$63009$new_ys__n1271_
.sym 114792 $abc$63009$new_ys__n1275_
.sym 114793 rvsoc.cpu0.D_op1[8]
.sym 114794 rvsoc.cpu0.D_op2[8]
.sym 114795 rvsoc.cpu0.D_op1[21]
.sym 114796 rvsoc.cpu0.D_op2[21]
.sym 114799 $abc$63009$new_ys__n1072_
.sym 114800 $abc$63009$new_ys__n1075_
.sym 114801 $abc$63009$new_n4553_
.sym 114803 rvsoc.spi0.status[0]
.sym 114804 rvsoc.spi0.clkcount[0]
.sym 114807 $abc$63009$new_ys__n11536_inv_
.sym 114808 $abc$63009$new_ys__n1274_
.sym 114811 rvsoc.cpu0.D_op1[8]
.sym 114812 rvsoc.cpu0.D_op2[8]
.sym 114813 $abc$63009$new_ys__n1272_
.sym 114814 $abc$63009$new_n4349_
.sym 114815 rvsoc.cpu0.D_op1[19]
.sym 114816 rvsoc.cpu0.D_op2[19]
.sym 114819 rvsoc.spi0.status[0]
.sym 114820 rvsoc.spi0.clkcount[0]
.sym 114821 rvsoc.spi0.clkcount[1]
.sym 114823 $abc$63009$new_ys__n12865_inv_
.sym 114824 rvsoc.cpu0.D_op2[3]
.sym 114825 $abc$63009$new_ys__n12839_
.sym 114826 rvsoc.cpu0.D_op2[4]
.sym 114831 $abc$63009$new_ys__n3766_
.sym 114832 $abc$63009$new_ys__n12873_
.sym 114833 rvsoc.cpu0.D_op2[3]
.sym 114835 $abc$63009$new_ys__n12873_
.sym 114836 $abc$63009$new_ys__n12865_inv_
.sym 114837 rvsoc.cpu0.D_op2[3]
.sym 114839 $abc$63009$new_ys__n973_
.sym 114840 $abc$63009$new_n4740_
.sym 114841 $abc$63009$new_ys__n1873_inv_
.sym 114842 $abc$63009$new_n4751_
.sym 114843 $abc$63009$new_n4455_
.sym 114844 $abc$63009$new_n4453_
.sym 114845 rvsoc.cpu0.D_op2[5]
.sym 114846 $abc$63009$new_n4108_
.sym 114851 $abc$63009$new_n4276_
.sym 114852 $abc$63009$new_ys__n12821_inv_
.sym 114853 $abc$63009$new_n4526_
.sym 114855 $abc$63009$new_ys__n12933_inv_
.sym 114856 $abc$63009$new_ys__n12931_inv_
.sym 114857 rvsoc.cpu0.D_op2[1]
.sym 114859 $abc$63009$new_ys__n12931_inv_
.sym 114860 $abc$63009$new_ys__n12929_inv_
.sym 114861 rvsoc.cpu0.D_op2[1]
.sym 114863 rvsoc.cpu0.D_op1[24]
.sym 114864 rvsoc.cpu0.D_op1[23]
.sym 114865 rvsoc.cpu0.D_op2[0]
.sym 114867 $abc$63009$new_ys__n12889_inv_
.sym 114868 $abc$63009$new_ys__n12885_inv_
.sym 114869 rvsoc.cpu0.D_op2[2]
.sym 114871 $abc$63009$new_ys__n12897_inv_
.sym 114872 $abc$63009$new_ys__n12893_inv_
.sym 114873 rvsoc.cpu0.D_op2[2]
.sym 114875 $abc$63009$new_ys__n12889_inv_
.sym 114876 $abc$63009$new_ys__n12893_inv_
.sym 114877 rvsoc.cpu0.D_op2[2]
.sym 114878 $abc$63009$new_n4083_
.sym 114879 rvsoc.cpu0.D_op1[22]
.sym 114880 rvsoc.cpu0.D_op1[21]
.sym 114881 rvsoc.cpu0.D_op2[0]
.sym 114883 $abc$63009$new_ys__n12901_inv_
.sym 114884 $abc$63009$new_ys__n12897_inv_
.sym 114885 rvsoc.cpu0.D_op2[2]
.sym 114887 rvsoc.cpu0.D_op1[20]
.sym 114888 rvsoc.cpu0.D_op1[19]
.sym 114889 rvsoc.cpu0.D_op2[0]
.sym 114891 $abc$63009$new_ys__n12867_inv_
.sym 114892 $abc$63009$new_ys__n12875_
.sym 114893 rvsoc.cpu0.D_op2[3]
.sym 114895 $abc$63009$new_ys__n12899_inv_
.sym 114896 $abc$63009$new_ys__n12895_inv_
.sym 114897 rvsoc.cpu0.D_op2[2]
.sym 114903 rvsoc.cpu0.D_op2[3]
.sym 114904 $abc$63009$new_ys__n3766_
.sym 114905 $abc$63009$new_ys__n12875_
.sym 114907 $abc$63009$new_ys__n12903_inv_
.sym 114908 $abc$63009$new_ys__n12907_
.sym 114909 rvsoc.cpu0.D_op2[2]
.sym 114911 $abc$63009$new_ys__n12903_inv_
.sym 114912 $abc$63009$new_ys__n12899_inv_
.sym 114913 rvsoc.cpu0.D_op2[2]
.sym 114915 $abc$63009$new_ys__n12929_inv_
.sym 114916 $abc$63009$new_ys__n12927_inv_
.sym 114917 rvsoc.cpu0.D_op2[1]
.sym 114935 rvsoc.cpu0.F_insn[3]
.sym 114939 rvsoc.data_adrs[11]
.sym 114940 rvsoc.code_adrs[11]
.sym 114941 $abc$63009$new_ys__n5911_
.sym 114947 rvsoc.data_adrs[14]
.sym 114948 rvsoc.code_adrs[14]
.sym 114949 $abc$63009$new_ys__n5911_
.sym 114955 rvsoc.mem_vdata[0][21]
.sym 114956 rvsoc.mem_vdata[2][21]
.sym 114957 rvsoc.data_adrs[28]
.sym 114958 rvsoc.data_adrs[29]
.sym 114959 rvsoc.mem_vdata[1][22]
.sym 114960 rvsoc.mem_vdata[3][22]
.sym 114961 rvsoc.code_adrs[29]
.sym 114962 rvsoc.code_adrs[28]
.sym 114963 p17
.sym 114967 rvsoc.spi0.rxbfr[0]
.sym 114971 rvsoc.spi0.rxbfr[2]
.sym 114975 $abc$63009$new_n5194_
.sym 114976 $abc$63009$new_n5193_
.sym 114977 $abc$63009$new_n3088_
.sym 114979 rvsoc.mem_vdata[1][22]
.sym 114980 rvsoc.mem_vdata[3][22]
.sym 114981 rvsoc.data_adrs[29]
.sym 114982 rvsoc.data_adrs[28]
.sym 114983 rvsoc.mem_vdata[2][30]
.sym 114984 rvsoc.mem_vdata[3][30]
.sym 114985 rvsoc.code_adrs[29]
.sym 114986 rvsoc.code_adrs[28]
.sym 114987 $abc$63009$new_n3007_
.sym 114988 $abc$63009$new_n5795_
.sym 114989 rvsoc.code_adrs[31]
.sym 114990 rvsoc.code_adrs[30]
.sym 114991 rvsoc.mem_vdata[1][30]
.sym 114992 rvsoc.mem_vdata[3][30]
.sym 114993 rvsoc.data_adrs[29]
.sym 114994 rvsoc.data_adrs[28]
.sym 114995 $abc$63009$new_n5094_
.sym 114996 $abc$63009$new_n5093_
.sym 114997 $abc$63009$new_n3088_
.sym 114999 rvsoc.mem_vdata[0][18]
.sym 115000 rvsoc.mem_vdata[2][18]
.sym 115001 rvsoc.data_adrs[28]
.sym 115002 rvsoc.data_adrs[29]
.sym 115003 rvsoc.mem_vdata[0][30]
.sym 115004 rvsoc.mem_vdata[1][30]
.sym 115005 rvsoc.code_adrs[29]
.sym 115006 $abc$63009$new_n5794_
.sym 115007 rvsoc.mem_rcode[3]
.sym 115011 rvsoc.mem_vdata[0][18]
.sym 115012 rvsoc.mem_vdata[4][18]
.sym 115013 rvsoc.code_adrs[30]
.sym 115014 $abc$63009$new_ys__n12570_
.sym 115015 rvsoc.mem_vdata[0][16]
.sym 115016 rvsoc.mem_vdata[2][16]
.sym 115017 rvsoc.data_adrs[28]
.sym 115018 rvsoc.data_adrs[29]
.sym 115019 $abc$63009$new_n5018_
.sym 115020 $abc$63009$new_n5017_
.sym 115021 $abc$63009$new_n3088_
.sym 115023 rvsoc.data_adrs[3]
.sym 115024 rvsoc.data_adrs[2]
.sym 115025 rvsoc.spi0.status[28]
.sym 115027 rvsoc.mem_vdata[0][22]
.sym 115028 rvsoc.mem_vdata[2][22]
.sym 115029 rvsoc.data_adrs[28]
.sym 115030 rvsoc.data_adrs[29]
.sym 115031 rvsoc.mem_vdata[4][23]
.sym 115032 rvsoc.mem_vdata[5][23]
.sym 115033 rvsoc.data_adrs[29]
.sym 115034 rvsoc.data_adrs[28]
.sym 115035 rvsoc.data_adrs[3]
.sym 115036 rvsoc.data_adrs[2]
.sym 115037 rvsoc.spi0.status[18]
.sym 115039 rvsoc.mem_vdata[1][23]
.sym 115040 rvsoc.mem_vdata[3][23]
.sym 115041 rvsoc.data_adrs[29]
.sym 115042 rvsoc.data_adrs[28]
.sym 115043 rvsoc.mem_vdata[1][28]
.sym 115044 rvsoc.mem_vdata[3][28]
.sym 115045 rvsoc.data_adrs[29]
.sym 115046 rvsoc.data_adrs[28]
.sym 115047 $PACKER_GND_NET
.sym 115051 rvsoc.mem_vdata[0][20]
.sym 115052 rvsoc.mem_vdata[2][20]
.sym 115053 rvsoc.data_adrs[28]
.sym 115054 rvsoc.data_adrs[29]
.sym 115055 rvsoc.code_adrs[29]
.sym 115056 rvsoc.code_adrs[28]
.sym 115059 $PACKER_GND_NET
.sym 115063 rvsoc.mem_vdata[1][20]
.sym 115064 rvsoc.mem_vdata[3][20]
.sym 115065 rvsoc.data_adrs[29]
.sym 115066 rvsoc.data_adrs[28]
.sym 115067 $PACKER_GND_NET
.sym 115071 rvsoc.mem_vdata[0][22]
.sym 115072 rvsoc.mem_vdata[2][22]
.sym 115073 rvsoc.code_adrs[28]
.sym 115074 rvsoc.code_adrs[29]
.sym 115075 $abc$63009$new_n5164_
.sym 115076 $abc$63009$new_n5163_
.sym 115077 $abc$63009$new_n3088_
.sym 115079 rvsoc.mem_vdata[4][31]
.sym 115080 rvsoc.mem_vdata[5][31]
.sym 115081 rvsoc.data_adrs[29]
.sym 115082 rvsoc.data_adrs[28]
.sym 115083 rvsoc.mem_vdata[4][7]
.sym 115084 rvsoc.mem_vdata[5][7]
.sym 115085 rvsoc.data_adrs[29]
.sym 115086 rvsoc.data_adrs[28]
.sym 115087 rvsoc.mem_vdata[1][31]
.sym 115088 rvsoc.mem_vdata[3][31]
.sym 115089 rvsoc.data_adrs[29]
.sym 115090 rvsoc.data_adrs[28]
.sym 115091 rvsoc.uart0.div[9]
.sym 115092 rvsoc.uart0.status[9]
.sym 115093 rvsoc.data_adrs[2]
.sym 115094 rvsoc.data_adrs[3]
.sym 115095 rvsoc.mem_vdata[0][31]
.sym 115096 rvsoc.mem_vdata[2][31]
.sym 115097 rvsoc.data_adrs[28]
.sym 115098 rvsoc.data_adrs[29]
.sym 115099 $abc$63009$new_n3566_
.sym 115100 $abc$63009$new_n3567_
.sym 115101 $abc$63009$new_n3565_
.sym 115102 rvsoc.code_adrs[30]
.sym 115103 $abc$63009$new_n5266_
.sym 115104 $abc$63009$new_n5267_
.sym 115105 $abc$63009$new_n3088_
.sym 115106 $abc$63009$new_n5264_
.sym 115107 rvsoc.code_adrs[31]
.sym 115108 $abc$63009$new_n3564_
.sym 115109 $abc$63009$new_ys__n4202_
.sym 115110 rvsoc.mem_vdata[15][22]
.sym 115111 rvsoc.uart0.tx_divcnt[6]
.sym 115115 rvsoc.uart0.div[21]
.sym 115116 rvsoc.uart0.status[21]
.sym 115117 rvsoc.data_adrs[2]
.sym 115118 rvsoc.data_adrs[3]
.sym 115119 rvsoc.mem_vdata[15][30]
.sym 115120 $abc$63009$new_ys__n4202_
.sym 115121 $abc$63009$new_n5796_
.sym 115123 rvsoc.uart0.tx_divcnt[1]
.sym 115127 rvsoc.data_adrs[1]
.sym 115128 rvsoc.data_adrs[0]
.sym 115129 $abc$63009$new_ys__n44_
.sym 115131 rvsoc.uart0.tx_divcnt[4]
.sym 115135 rvsoc.cpu0.D_insn_typ[5]
.sym 115136 rvsoc.cpu0.D_insn_typ[1]
.sym 115137 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[0]
.sym 115138 $abc$63009$new_n3230_
.sym 115140 rvsoc.cpu0.D_op3[0]
.sym 115141 rvsoc.cpu0.D_op1[0]
.sym 115143 rvsoc.uart0.tx_divcnt[8]
.sym 115147 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 115148 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[9]
.sym 115151 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 115152 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[10]
.sym 115155 rvsoc.uart0.tx_divcnt[2]
.sym 115159 rvsoc.uart0.tx_divcnt[9]
.sym 115163 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 115164 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[7]
.sym 115167 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 115168 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[3]
.sym 115171 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 115172 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[8]
.sym 115175 rvsoc.uart0.tx_divcnt[17]
.sym 115179 rvsoc.uart0.tx_divcnt[14]
.sym 115183 rvsoc.uart0.tx_divcnt[12]
.sym 115187 rvsoc.uart0.tx_divcnt[18]
.sym 115191 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 115192 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[11]
.sym 115195 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 115196 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[14]
.sym 115199 rvsoc.uart0.tx_divcnt[19]
.sym 115203 rvsoc.uart0.tx_divcnt[11]
.sym 115207 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 115208 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[23]
.sym 115211 rvsoc.uart0.tx_divcnt[20]
.sym 115215 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 115216 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[22]
.sym 115219 rvsoc.uart0.tx_divcnt[29]
.sym 115223 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 115224 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[20]
.sym 115227 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 115228 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[17]
.sym 115231 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 115232 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[29]
.sym 115235 rvsoc.uart0.tx_divcnt[23]
.sym 115239 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 115240 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[26]
.sym 115243 rvsoc.uart0.tx_divcnt[24]
.sym 115247 rvsoc.uart0.tx_divcnt[26]
.sym 115251 rvsoc.uart0.tx_divcnt[25]
.sym 115255 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 115256 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[24]
.sym 115259 rvsoc.uart0.tx_divcnt[30]
.sym 115263 rvsoc.uart0.tx_divcnt[27]
.sym 115267 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 115268 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[25]
.sym 115274 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[31]
.sym 115275 rvsoc.uart0.tx_divcnt[31]
.sym 115279 rvsoc.data_wdata[22]
.sym 115280 $abc$63009$new_ys__n3517_
.sym 115281 $abc$63009$new_n3483_
.sym 115283 rvsoc.cpu0.D_insn_typ[12]
.sym 115284 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[11]
.sym 115285 rvsoc.cpu0.D_insn_typ[13]
.sym 115286 rvsoc.cpu0.D_op1[11]
.sym 115287 rvsoc.cpu0.F_next_pc[18]
.sym 115291 rvsoc.cpu0.F_next_pc[7]
.sym 115295 rvsoc.cpu0.F_next_pc[13]
.sym 115299 rvsoc.uart0.tx_divcnt[28]
.sym 115303 rvsoc.cpu0.D_next_pc[13]
.sym 115304 $abc$63009$new_ys__n10983_inv_
.sym 115305 $abc$63009$new_ys__n1685_
.sym 115306 $abc$63009$new_n4467_
.sym 115307 rvsoc.cpu0.F_next_pc[15]
.sym 115308 rvsoc.cpu0.E_Br_adrs[15]
.sym 115309 rvsoc.cpu0.E_take_Br
.sym 115311 rvsoc.cpu0.F_next_pc[13]
.sym 115312 rvsoc.cpu0.E_Br_adrs[13]
.sym 115313 rvsoc.cpu0.E_take_Br
.sym 115315 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 115316 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[31]
.sym 115319 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 115320 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[27]
.sym 115323 rvsoc.cpu0.sys_mcause[13]
.sym 115324 $abc$63009$new_n4119_
.sym 115325 $abc$63009$new_ys__n1692_inv_
.sym 115327 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 115328 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[30]
.sym 115331 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 115332 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[28]
.sym 115335 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[14]
.sym 115336 rvsoc.cpu0.D_insn_typ[3]
.sym 115337 rvsoc.cpu0.D_insn_typ[7]
.sym 115338 rvsoc.cpu0.D_insn[14]
.sym 115339 rvsoc.cpu0.D_next_pc[7]
.sym 115340 $abc$63009$new_ys__n10983_inv_
.sym 115341 $abc$63009$new_ys__n1767_
.sym 115342 $abc$63009$new_n4332_
.sym 115343 $abc$63009$new_n5962_
.sym 115344 $abc$63009$new_ys__n10983_inv_
.sym 115347 rvsoc.cpu0.sys_mcause[7]
.sym 115348 $abc$63009$new_n4119_
.sym 115349 $abc$63009$new_ys__n1872_inv_
.sym 115350 rvsoc.cpu0.D_op2[7]
.sym 115351 rvsoc.cpu0.D_insn_typ[12]
.sym 115352 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[14]
.sym 115353 rvsoc.cpu0.D_insn_typ[13]
.sym 115354 rvsoc.cpu0.D_op1[14]
.sym 115355 rvsoc.cpu0.E_next_pc[31]
.sym 115356 rvsoc.cpu0.E_actv_pc[31]
.sym 115357 $abc$63009$new_ys__n2493_inv_
.sym 115358 $abc$63009$new_n3311_
.sym 115359 rvsoc.cpu0.sys_mcause[19]
.sym 115360 $abc$63009$new_n4119_
.sym 115361 $abc$63009$new_ys__n1602_inv_
.sym 115363 rvsoc.spi0.status[0]
.sym 115364 rvsoc.spi0.tx_prevclk
.sym 115365 flash_clk
.sym 115366 rvsoc.resetn
.sym 115367 $abc$63009$new_ys__n2027_inv_
.sym 115368 rvsoc.cpu0.sysregs[1][20]
.sym 115369 $abc$63009$new_n3747_
.sym 115371 rvsoc.cpu0.D_insn_typ[12]
.sym 115372 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[4]
.sym 115373 rvsoc.cpu0.D_insn_typ[13]
.sym 115374 rvsoc.cpu0.D_op1[4]
.sym 115375 rvsoc.cpu0.D_insn_typ[12]
.sym 115376 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[3]
.sym 115377 rvsoc.cpu0.D_insn_typ[13]
.sym 115378 rvsoc.cpu0.D_op1[3]
.sym 115379 rvsoc.cpu0.D_insn_typ[12]
.sym 115380 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[9]
.sym 115381 rvsoc.cpu0.D_insn_typ[13]
.sym 115382 rvsoc.cpu0.D_op1[9]
.sym 115383 rvsoc.cpu0.F_next_pc[31]
.sym 115384 rvsoc.cpu0.E_Br_adrs[31]
.sym 115385 rvsoc.cpu0.E_take_Br
.sym 115387 rvsoc.cpu0.D_insn_typ[12]
.sym 115388 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[7]
.sym 115389 rvsoc.cpu0.D_insn_typ[13]
.sym 115390 rvsoc.cpu0.D_op1[7]
.sym 115391 rvsoc.cpu0.D_actv_pc[31]
.sym 115395 $abc$63009$new_ys__n6086_
.sym 115396 rvsoc.cpu0.D_insn_typ[10]
.sym 115397 $abc$63009$new_n5918_
.sym 115398 $abc$63009$new_n4645_
.sym 115400 rvsoc.cpu0.D_actv_pc[1]
.sym 115401 rvsoc.cpu0.D_insn[8]
.sym 115404 rvsoc.cpu0.D_actv_pc[2]
.sym 115405 rvsoc.cpu0.D_insn[9]
.sym 115406 $auto$alumacc.cc:474:replace_alu$3196.C[2]
.sym 115408 rvsoc.cpu0.D_actv_pc[3]
.sym 115409 rvsoc.cpu0.D_insn[10]
.sym 115410 $auto$alumacc.cc:474:replace_alu$3196.C[3]
.sym 115412 rvsoc.cpu0.D_actv_pc[4]
.sym 115413 rvsoc.cpu0.D_insn[11]
.sym 115414 $auto$alumacc.cc:474:replace_alu$3196.C[4]
.sym 115416 rvsoc.cpu0.D_actv_pc[5]
.sym 115417 rvsoc.cpu0.D_insn[25]
.sym 115418 $auto$alumacc.cc:474:replace_alu$3196.C[5]
.sym 115420 rvsoc.cpu0.D_actv_pc[6]
.sym 115421 rvsoc.cpu0.D_insn[26]
.sym 115422 $auto$alumacc.cc:474:replace_alu$3196.C[6]
.sym 115424 rvsoc.cpu0.D_actv_pc[7]
.sym 115425 rvsoc.cpu0.D_insn[27]
.sym 115426 $auto$alumacc.cc:474:replace_alu$3196.C[7]
.sym 115428 rvsoc.cpu0.D_actv_pc[8]
.sym 115429 rvsoc.cpu0.D_insn[28]
.sym 115430 $auto$alumacc.cc:474:replace_alu$3196.C[8]
.sym 115432 rvsoc.cpu0.D_actv_pc[9]
.sym 115433 rvsoc.cpu0.D_insn[29]
.sym 115434 $auto$alumacc.cc:474:replace_alu$3196.C[9]
.sym 115436 rvsoc.cpu0.D_actv_pc[10]
.sym 115437 rvsoc.cpu0.D_insn[30]
.sym 115438 $auto$alumacc.cc:474:replace_alu$3196.C[10]
.sym 115440 rvsoc.cpu0.D_actv_pc[11]
.sym 115441 rvsoc.cpu0.D_insn[7]
.sym 115442 $auto$alumacc.cc:474:replace_alu$3196.C[11]
.sym 115444 rvsoc.cpu0.D_actv_pc[12]
.sym 115445 rvsoc.cpu0.D_insn[31]
.sym 115446 $auto$alumacc.cc:474:replace_alu$3196.C[12]
.sym 115448 rvsoc.cpu0.D_actv_pc[13]
.sym 115449 rvsoc.cpu0.D_insn[31]
.sym 115450 $auto$alumacc.cc:474:replace_alu$3196.C[13]
.sym 115452 rvsoc.cpu0.D_actv_pc[14]
.sym 115453 rvsoc.cpu0.D_insn[31]
.sym 115454 $auto$alumacc.cc:474:replace_alu$3196.C[14]
.sym 115456 rvsoc.cpu0.D_actv_pc[15]
.sym 115457 rvsoc.cpu0.D_insn[31]
.sym 115458 $auto$alumacc.cc:474:replace_alu$3196.C[15]
.sym 115460 rvsoc.cpu0.D_actv_pc[16]
.sym 115461 rvsoc.cpu0.D_insn[31]
.sym 115462 $auto$alumacc.cc:474:replace_alu$3196.C[16]
.sym 115464 rvsoc.cpu0.D_actv_pc[17]
.sym 115465 rvsoc.cpu0.D_insn[31]
.sym 115466 $auto$alumacc.cc:474:replace_alu$3196.C[17]
.sym 115468 rvsoc.cpu0.D_actv_pc[18]
.sym 115469 rvsoc.cpu0.D_insn[31]
.sym 115470 $auto$alumacc.cc:474:replace_alu$3196.C[18]
.sym 115472 rvsoc.cpu0.D_actv_pc[19]
.sym 115473 rvsoc.cpu0.D_insn[31]
.sym 115474 $auto$alumacc.cc:474:replace_alu$3196.C[19]
.sym 115476 rvsoc.cpu0.D_actv_pc[20]
.sym 115477 rvsoc.cpu0.D_insn[31]
.sym 115478 $auto$alumacc.cc:474:replace_alu$3196.C[20]
.sym 115480 rvsoc.cpu0.D_actv_pc[21]
.sym 115481 rvsoc.cpu0.D_insn[31]
.sym 115482 $auto$alumacc.cc:474:replace_alu$3196.C[21]
.sym 115484 rvsoc.cpu0.D_actv_pc[22]
.sym 115485 rvsoc.cpu0.D_insn[31]
.sym 115486 $auto$alumacc.cc:474:replace_alu$3196.C[22]
.sym 115488 rvsoc.cpu0.D_actv_pc[23]
.sym 115489 rvsoc.cpu0.D_insn[31]
.sym 115490 $auto$alumacc.cc:474:replace_alu$3196.C[23]
.sym 115492 rvsoc.cpu0.D_actv_pc[24]
.sym 115493 rvsoc.cpu0.D_insn[31]
.sym 115494 $auto$alumacc.cc:474:replace_alu$3196.C[24]
.sym 115496 rvsoc.cpu0.D_actv_pc[25]
.sym 115497 rvsoc.cpu0.D_insn[31]
.sym 115498 $auto$alumacc.cc:474:replace_alu$3196.C[25]
.sym 115500 rvsoc.cpu0.D_actv_pc[26]
.sym 115501 rvsoc.cpu0.D_insn[31]
.sym 115502 $auto$alumacc.cc:474:replace_alu$3196.C[26]
.sym 115504 rvsoc.cpu0.D_actv_pc[27]
.sym 115505 rvsoc.cpu0.D_insn[31]
.sym 115506 $auto$alumacc.cc:474:replace_alu$3196.C[27]
.sym 115508 rvsoc.cpu0.D_actv_pc[28]
.sym 115509 rvsoc.cpu0.D_insn[31]
.sym 115510 $auto$alumacc.cc:474:replace_alu$3196.C[28]
.sym 115512 rvsoc.cpu0.D_actv_pc[29]
.sym 115513 rvsoc.cpu0.D_insn[31]
.sym 115514 $auto$alumacc.cc:474:replace_alu$3196.C[29]
.sym 115516 rvsoc.cpu0.D_actv_pc[30]
.sym 115517 rvsoc.cpu0.D_insn[31]
.sym 115518 $auto$alumacc.cc:474:replace_alu$3196.C[30]
.sym 115520 rvsoc.cpu0.D_actv_pc[31]
.sym 115521 rvsoc.cpu0.D_insn[31]
.sym 115522 $auto$alumacc.cc:474:replace_alu$3196.C[31]
.sym 115523 rvsoc.cpu0.D_insn_typ[12]
.sym 115524 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[25]
.sym 115525 rvsoc.cpu0.D_insn_typ[13]
.sym 115526 rvsoc.cpu0.D_op1[25]
.sym 115527 rvsoc.code_adrs[22]
.sym 115535 rvsoc.cpu0.D_op2[4]
.sym 115539 rvsoc.cpu0.D_op2[2]
.sym 115543 rvsoc.cpu0.D_op2[3]
.sym 115547 rvsoc.cpu0.D_op2[6]
.sym 115555 rvsoc.code_adrs[13]
.sym 115559 rvsoc.cpu0.D_op2[12]
.sym 115563 $abc$63009$new_n3662_
.sym 115564 $abc$63009$new_n3640_
.sym 115571 rvsoc.cpu0.D_op2[13]
.sym 115575 rvsoc.cpu0.cpu_rs2[17]
.sym 115576 rvsoc.data_wdata[17]
.sym 115577 $abc$63009$new_ys__n2827_
.sym 115578 $abc$63009$new_n3616_
.sym 115579 $abc$63009$new_n3652_
.sym 115580 $abc$63009$new_n3640_
.sym 115583 rvsoc.cpu0.D_op2[15]
.sym 115587 rvsoc.cpu0.D_op2[8]
.sym 115591 rvsoc.cpu0.D_op2[21]
.sym 115595 rvsoc.data_wdata[0]
.sym 115599 rvsoc.cpu0.D_op2[20]
.sym 115603 rvsoc.cpu0.D_op2[18]
.sym 115607 rvsoc.data_wdata[2]
.sym 115611 rvsoc.cpu0.D_op2[23]
.sym 115615 rvsoc.cpu0.D_op2[17]
.sym 115619 rvsoc.data_wdata[4]
.sym 115623 rvsoc.cpu0.D_op2[27]
.sym 115627 rvsoc.cpu0.D_op2[26]
.sym 115631 $abc$63009$new_n5337_
.sym 115632 $abc$63009$new_n5334_
.sym 115633 $abc$63009$new_ys__n6941_
.sym 115634 $abc$63009$new_ys__n3409_
.sym 115635 rvsoc.cpu0.cpu_rs2[22]
.sym 115636 rvsoc.data_wdata[22]
.sym 115637 $abc$63009$new_ys__n2827_
.sym 115638 $abc$63009$new_n3616_
.sym 115639 rvsoc.cpu0.D_op2[29]
.sym 115643 rvsoc.uart0.rx_divcnt[31]
.sym 115647 $PACKER_GND_NET
.sym 115651 rvsoc.cpu0.D_op2[25]
.sym 115656 rvsoc.spi0.bitcount[0]
.sym 115660 rvsoc.spi0.bitcount[1]
.sym 115661 $PACKER_VCC_NET
.sym 115664 rvsoc.spi0.bitcount[2]
.sym 115665 $PACKER_VCC_NET
.sym 115666 $auto$alumacc.cc:474:replace_alu$3240.C[2]
.sym 115668 rvsoc.spi0.bitcount[3]
.sym 115669 $PACKER_VCC_NET
.sym 115670 $auto$alumacc.cc:474:replace_alu$3240.C[3]
.sym 115671 rvsoc.spi0.status[0]
.sym 115672 $abc$63009$auto$wreduce.cc:452:run$3085[3]
.sym 115675 $abc$63009$new_n5076_
.sym 115676 $abc$63009$new_n5049_
.sym 115677 $abc$63009$new_ys__n6929_
.sym 115678 $abc$63009$new_ys__n3409_
.sym 115679 $abc$63009$new_ys__n41_inv_
.sym 115680 $abc$63009$new_ys__n2204_inv_
.sym 115683 rvsoc.spi0.status[0]
.sym 115684 $abc$63009$auto$wreduce.cc:452:run$3085[2]
.sym 115687 rvsoc.cpu0.mulhu_val[1]
.sym 115688 $abc$63009$new_n5045_
.sym 115689 $abc$63009$new_ys__n3400_
.sym 115691 rvsoc.cpu0.mulhu_val[2]
.sym 115692 $abc$63009$new_n5045_
.sym 115693 $abc$63009$new_ys__n3400_
.sym 115695 $abc$63009$new_n5041_
.sym 115696 rvsoc.data_wdata[4]
.sym 115697 $abc$63009$new_n5148_
.sym 115698 $abc$63009$new_n5179_
.sym 115699 rvsoc.cpu0.mulhu_val[14]
.sym 115700 $abc$63009$new_n5045_
.sym 115701 $abc$63009$new_ys__n3400_
.sym 115703 $abc$63009$new_n4108_
.sym 115704 $abc$63009$new_n4360_
.sym 115705 $abc$63009$new_ys__n1274_
.sym 115706 $abc$63009$new_n4363_
.sym 115707 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 115708 $abc$63009$new_ys__n2345_
.sym 115711 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 115712 $abc$63009$new_ys__n2343_
.sym 115713 $abc$63009$new_ys__n44_
.sym 115715 rvsoc.cpu0.mulhu_val[3]
.sym 115716 $abc$63009$new_n5045_
.sym 115717 $abc$63009$new_ys__n3400_
.sym 115719 rvsoc.spi0.tx_prevclk
.sym 115720 flash_clk
.sym 115721 rvsoc.spi0.status[0]
.sym 115722 rvsoc.resetn
.sym 115723 rvsoc.cpu0.mulhu_val[4]
.sym 115724 $abc$63009$new_n5045_
.sym 115725 $abc$63009$new_ys__n3400_
.sym 115731 rvsoc.cpu0.E_op2[9]
.sym 115735 rvsoc.spi0.bitcount[0]
.sym 115736 rvsoc.spi0.bitcount[2]
.sym 115737 rvsoc.spi0.bitcount[3]
.sym 115738 $abc$63009$techmap\rvsoc.spi0.$procmux$748_Y[1]
.sym 115739 $PACKER_GND_NET
.sym 115744 rvsoc.cpu0.D_op1[0]
.sym 115745 rvsoc.cpu0.D_op2[0]
.sym 115747 flash_clk
.sym 115748 $abc$63009$new_n4895_
.sym 115749 rvsoc.spi0.tx_prevclk
.sym 115751 rvsoc.cpu0.cpu_rs1[19]
.sym 115752 rvsoc.data_wdata[19]
.sym 115753 $abc$63009$new_ys__n2828_
.sym 115755 rvsoc.cpu0.cpu_rs1[21]
.sym 115756 rvsoc.data_wdata[21]
.sym 115757 $abc$63009$new_ys__n2828_
.sym 115759 rvsoc.cpu0.D_op1[16]
.sym 115760 rvsoc.cpu0.D_op2[16]
.sym 115763 rvsoc.cpu0.cpu_rs1[18]
.sym 115764 rvsoc.data_wdata[18]
.sym 115765 $abc$63009$new_ys__n2828_
.sym 115767 rvsoc.cpu0.cpu_rs1[16]
.sym 115768 rvsoc.data_wdata[16]
.sym 115769 $abc$63009$new_ys__n2828_
.sym 115771 rvsoc.spi0.status[0]
.sym 115772 rvsoc.resetn
.sym 115773 rvsoc.spi0.bitcount[0]
.sym 115774 $abc$63009$auto$dff2dffe.cc:158:make_patterns_logic$51410
.sym 115775 rvsoc.cpu0.cpu_rs1[26]
.sym 115776 rvsoc.data_wdata[26]
.sym 115777 $abc$63009$new_ys__n2828_
.sym 115779 rvsoc.spi0.status[0]
.sym 115780 rvsoc.spi0.bitcount[1]
.sym 115783 $abc$63009$new_ys__n1271_
.sym 115784 $abc$63009$new_ys__n1272_
.sym 115785 rvsoc.cpu0.D_op1[16]
.sym 115786 rvsoc.cpu0.D_op2[16]
.sym 115787 $abc$63009$new_ys__n3766_
.sym 115788 $abc$63009$new_ys__n12869_inv_
.sym 115789 rvsoc.cpu0.D_op2[3]
.sym 115791 $abc$63009$new_ys__n1083_
.sym 115792 $abc$63009$new_ys__n1086_
.sym 115793 $abc$63009$new_ys__n1087_
.sym 115794 $abc$63009$new_n4533_
.sym 115795 $abc$63009$techmap\rvsoc.spi0.$procmux$748_Y[1]
.sym 115799 $abc$63009$new_n4276_
.sym 115800 $abc$63009$new_ys__n12815_inv_
.sym 115801 $abc$63009$new_n4526_
.sym 115803 $abc$63009$new_n4150_
.sym 115804 $abc$63009$new_n5845_
.sym 115805 rvsoc.cpu0.D_op2[5]
.sym 115806 $abc$63009$new_n4108_
.sym 115807 $abc$63009$new_ys__n12831_
.sym 115808 rvsoc.cpu0.D_op2[4]
.sym 115809 $abc$63009$new_n4362_
.sym 115810 rvsoc.cpu0.D_op2[5]
.sym 115811 $abc$63009$new_ys__n11197_
.sym 115812 $abc$63009$new_ys__n1275_
.sym 115813 $abc$63009$new_ys__n1082_inv_
.sym 115815 $abc$63009$new_ys__n12847_inv_
.sym 115816 rvsoc.cpu0.D_op2[3]
.sym 115817 $abc$63009$new_ys__n12815_inv_
.sym 115818 rvsoc.cpu0.D_op2[4]
.sym 115819 $abc$63009$new_ys__n12847_inv_
.sym 115820 $abc$63009$new_ys__n12861_inv_
.sym 115821 rvsoc.cpu0.D_op2[4]
.sym 115822 rvsoc.cpu0.D_op2[3]
.sym 115823 $abc$63009$new_ys__n12905_
.sym 115824 $abc$63009$new_ys__n12901_inv_
.sym 115825 rvsoc.cpu0.D_op2[2]
.sym 115827 rvsoc.cpu0.D_op1[30]
.sym 115828 rvsoc.cpu0.D_op1[29]
.sym 115829 rvsoc.cpu0.D_op2[0]
.sym 115831 $abc$63009$new_ys__n12869_inv_
.sym 115832 $abc$63009$new_ys__n12861_inv_
.sym 115833 rvsoc.cpu0.D_op2[3]
.sym 115835 rvsoc.cpu0.D_op1[26]
.sym 115836 rvsoc.cpu0.D_op1[25]
.sym 115837 rvsoc.cpu0.D_op2[0]
.sym 115839 $abc$63009$new_ys__n12935_inv_
.sym 115840 $abc$63009$new_ys__n12933_inv_
.sym 115841 rvsoc.cpu0.D_op2[1]
.sym 115843 $abc$63009$new_ys__n3766_
.sym 115844 $abc$63009$new_ys__n12905_
.sym 115845 rvsoc.cpu0.D_op2[2]
.sym 115847 rvsoc.cpu0.D_op2[2]
.sym 115848 $abc$63009$new_ys__n3766_
.sym 115849 $abc$63009$new_ys__n12907_
.sym 115851 $abc$63009$new_ys__n12937_inv_
.sym 115852 $abc$63009$new_ys__n12935_inv_
.sym 115853 rvsoc.cpu0.D_op2[1]
.sym 115859 $abc$63009$new_n4140_
.sym 115860 $abc$63009$new_ys__n3766_
.sym 115861 $abc$63009$new_ys__n12937_inv_
.sym 115862 rvsoc.cpu0.D_op2[1]
.sym 115863 rvsoc.cpu0.D_op2[1]
.sym 115864 $abc$63009$new_n4140_
.sym 115865 $abc$63009$new_ys__n3766_
.sym 115867 rvsoc.cpu0.D_op2[4]
.sym 115868 rvsoc.cpu0.D_op2[5]
.sym 115875 rvsoc.cpu0.D_op2[0]
.sym 115876 rvsoc.cpu0.D_op1[31]
.sym 115879 $abc$63009$new_n5188_
.sym 115880 $abc$63009$new_n5187_
.sym 115881 $abc$63009$new_n3088_
.sym 115883 $PACKER_GND_NET
.sym 115887 rvsoc.mem_vdata[1][5]
.sym 115888 rvsoc.mem_vdata[3][5]
.sym 115889 rvsoc.code_adrs[29]
.sym 115890 rvsoc.code_adrs[28]
.sym 115891 rvsoc.mem_vdata[2][5]
.sym 115892 rvsoc.mem_vdata[3][5]
.sym 115893 rvsoc.data_adrs[28]
.sym 115894 rvsoc.data_adrs[29]
.sym 115895 rvsoc.mem_vdata[1][6]
.sym 115896 rvsoc.mem_vdata[3][6]
.sym 115897 rvsoc.data_adrs[29]
.sym 115898 rvsoc.data_adrs[28]
.sym 115899 rvsoc.mem_vdata[0][5]
.sym 115900 rvsoc.mem_vdata[1][5]
.sym 115901 rvsoc.data_adrs[29]
.sym 115902 rvsoc.data_adrs[28]
.sym 115903 rvsoc.mem_vdata[0][5]
.sym 115904 rvsoc.mem_vdata[2][5]
.sym 115905 rvsoc.code_adrs[28]
.sym 115906 rvsoc.code_adrs[29]
.sym 115907 rvsoc.data_adrs[9]
.sym 115908 rvsoc.code_adrs[9]
.sym 115909 $abc$63009$new_ys__n5911_
.sym 115911 $PACKER_GND_NET
.sym 115915 $PACKER_GND_NET
.sym 115919 $abc$63009$new_n3221_
.sym 115920 $abc$63009$new_n3222_
.sym 115921 $abc$63009$new_n3220_
.sym 115922 rvsoc.code_adrs[30]
.sym 115923 rvsoc.mem_vdata[0][6]
.sym 115924 rvsoc.mem_vdata[2][6]
.sym 115925 rvsoc.data_adrs[28]
.sym 115926 rvsoc.data_adrs[29]
.sym 115927 $PACKER_GND_NET
.sym 115935 $abc$63009$new_n5221_
.sym 115936 $abc$63009$new_n5220_
.sym 115937 $abc$63009$new_n3088_
.sym 115939 rvsoc.mem_vdata[4][5]
.sym 115940 rvsoc.mem_vdata[5][5]
.sym 115941 rvsoc.code_adrs[29]
.sym 115942 rvsoc.code_adrs[28]
.sym 115943 rvsoc.mem_vdata[4][30]
.sym 115944 rvsoc.mem_vdata[5][30]
.sym 115945 rvsoc.code_adrs[29]
.sym 115946 rvsoc.code_adrs[28]
.sym 115947 $abc$63009$new_n5227_
.sym 115948 $abc$63009$new_n5226_
.sym 115949 $abc$63009$new_n3088_
.sym 115951 rvsoc.mem_vdata[1][7]
.sym 115952 rvsoc.mem_vdata[3][7]
.sym 115953 rvsoc.data_adrs[29]
.sym 115954 rvsoc.data_adrs[28]
.sym 115955 $abc$63009$new_ys__n11179_
.sym 115956 rvsoc.mem_vdata[15][6]
.sym 115957 $abc$63009$new_ys__n11680_
.sym 115958 rvsoc.mem_vdata[5][6]
.sym 115959 $abc$63009$new_ys__n12580_
.sym 115960 rvsoc.mem_vdata[5][30]
.sym 115961 rvsoc.mem_vdata[4][30]
.sym 115962 $abc$63009$new_ys__n12579_
.sym 115963 rvsoc.code_adrs[31]
.sym 115964 $abc$63009$new_n3219_
.sym 115965 $abc$63009$new_ys__n4202_
.sym 115966 rvsoc.mem_vdata[15][5]
.sym 115967 rvsoc.data_adrs[3]
.sym 115968 rvsoc.data_adrs[2]
.sym 115969 rvsoc.spi0.status[23]
.sym 115971 rvsoc.mem_vdata[4][6]
.sym 115972 $abc$63009$new_ys__n11684_
.sym 115973 $abc$63009$new_n5219_
.sym 115974 $abc$63009$new_n5218_
.sym 115975 $abc$63009$new_n5233_
.sym 115976 $abc$63009$new_n5234_
.sym 115977 $abc$63009$new_n5956_
.sym 115978 rvsoc.data_adrs[30]
.sym 115979 rvsoc.mem_vdata[0][7]
.sym 115980 rvsoc.mem_vdata[2][7]
.sym 115981 rvsoc.data_adrs[28]
.sym 115982 rvsoc.data_adrs[29]
.sym 115983 rvsoc.mem_vdata[0][23]
.sym 115984 rvsoc.mem_vdata[2][23]
.sym 115985 rvsoc.data_adrs[28]
.sym 115986 rvsoc.data_adrs[29]
.sym 115987 $abc$63009$new_n5259_
.sym 115988 $abc$63009$new_n5260_
.sym 115989 $abc$63009$new_n3088_
.sym 115990 $abc$63009$new_n5257_
.sym 115991 $abc$63009$new_ys__n12580_
.sym 115992 rvsoc.mem_vdata[5][28]
.sym 115993 rvsoc.mem_vdata[4][28]
.sym 115994 $abc$63009$new_ys__n12579_
.sym 115995 $abc$63009$new_n5253_
.sym 115996 $abc$63009$new_n5254_
.sym 115997 $abc$63009$new_n3088_
.sym 115998 $abc$63009$new_n5251_
.sym 115999 rvsoc.mem_vdata[0][30]
.sym 116000 rvsoc.mem_vdata[2][30]
.sym 116001 rvsoc.data_adrs[28]
.sym 116002 rvsoc.data_adrs[29]
.sym 116003 $abc$63009$new_n5170_
.sym 116004 $abc$63009$new_n5171_
.sym 116005 $abc$63009$new_n5950_
.sym 116006 rvsoc.data_adrs[30]
.sym 116007 rvsoc.data_adrs[31]
.sym 116008 rvsoc.data_adrs[30]
.sym 116011 $abc$63009$new_ys__n11179_
.sym 116012 rvsoc.mem_vdata[15][5]
.sym 116013 $abc$63009$new_ys__n11680_
.sym 116014 rvsoc.mem_vdata[5][5]
.sym 116015 rvsoc.cpu0.D_insn_typ[5]
.sym 116016 rvsoc.cpu0.D_insn_typ[1]
.sym 116017 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[29]
.sym 116018 $abc$63009$new_n3288_
.sym 116019 $abc$63009$new_ys__n11179_
.sym 116020 rvsoc.mem_vdata[15][23]
.sym 116021 $abc$63009$new_n5258_
.sym 116022 $abc$63009$new_n3317_
.sym 116023 $abc$63009$new_ys__n11179_
.sym 116024 rvsoc.mem_vdata[15][7]
.sym 116025 $abc$63009$new_n5252_
.sym 116026 $abc$63009$new_n3317_
.sym 116027 rvsoc.cpu0.D_insn_typ[5]
.sym 116028 rvsoc.cpu0.D_insn_typ[1]
.sym 116029 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[31]
.sym 116030 $abc$63009$new_n3292_
.sym 116031 rvsoc.cpu0.D_insn_typ[5]
.sym 116032 rvsoc.cpu0.D_insn_typ[1]
.sym 116033 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[28]
.sym 116034 $abc$63009$new_n3286_
.sym 116035 rvsoc.cpu0.D_insn_typ[5]
.sym 116036 rvsoc.cpu0.D_insn_typ[1]
.sym 116037 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$234_Y[30]
.sym 116038 $abc$63009$new_n3290_
.sym 116039 $abc$63009$new_ys__n2292_inv_
.sym 116040 rvsoc.uart0.cfg[18]
.sym 116041 $abc$63009$new_n3179_
.sym 116043 rvsoc.mem_vdata[5][20]
.sym 116044 $abc$63009$new_ys__n11680_
.sym 116045 $abc$63009$new_n5162_
.sym 116046 $abc$63009$new_n5161_
.sym 116047 $abc$63009$new_ys__n2292_inv_
.sym 116048 rvsoc.uart0.cfg[30]
.sym 116049 $abc$63009$new_n3203_
.sym 116051 rvsoc.mem_vdata[4][5]
.sym 116052 $abc$63009$new_ys__n11684_
.sym 116053 $abc$63009$new_n5186_
.sym 116054 $abc$63009$new_n5185_
.sym 116055 rvsoc.data_adrs[31]
.sym 116056 rvsoc.data_adrs[30]
.sym 116059 $abc$63009$new_ys__n2292_inv_
.sym 116060 rvsoc.uart0.cfg[9]
.sym 116061 $abc$63009$new_n3161_
.sym 116063 rvsoc.uart0.div[18]
.sym 116064 rvsoc.uart0.status[18]
.sym 116065 rvsoc.data_adrs[2]
.sym 116066 rvsoc.data_adrs[3]
.sym 116067 $abc$63009$new_ys__n11179_
.sym 116068 rvsoc.mem_vdata[15][31]
.sym 116069 $abc$63009$new_n5265_
.sym 116070 $abc$63009$new_n3317_
.sym 116071 $abc$63009$new_ys__n11179_
.sym 116072 rvsoc.mem_vdata[15][20]
.sym 116073 $abc$63009$new_ys__n11684_
.sym 116074 rvsoc.mem_vdata[4][20]
.sym 116075 $abc$63009$new_ys__n11179_
.sym 116076 rvsoc.mem_vdata[15][21]
.sym 116077 $abc$63009$new_ys__n11684_
.sym 116078 rvsoc.mem_vdata[4][21]
.sym 116079 rvsoc.mem_vdata[4][2]
.sym 116080 $abc$63009$new_ys__n11684_
.sym 116081 $abc$63009$new_n5086_
.sym 116082 $abc$63009$new_n5085_
.sym 116083 $abc$63009$new_ys__n11179_
.sym 116084 rvsoc.mem_vdata[15][2]
.sym 116085 $abc$63009$new_ys__n11680_
.sym 116086 rvsoc.mem_vdata[5][2]
.sym 116087 rvsoc.data_adrs[3]
.sym 116088 rvsoc.data_adrs[2]
.sym 116089 rvsoc.spi0.status[8]
.sym 116091 rvsoc.mem_vdata[5][17]
.sym 116092 $abc$63009$new_ys__n11680_
.sym 116093 $abc$63009$new_n5059_
.sym 116094 $abc$63009$new_n5058_
.sym 116095 $abc$63009$new_ys__n11179_
.sym 116096 rvsoc.mem_vdata[15][17]
.sym 116097 $abc$63009$new_ys__n11684_
.sym 116098 rvsoc.mem_vdata[4][17]
.sym 116099 rvsoc.mem_vdata[5][21]
.sym 116100 $abc$63009$new_ys__n11680_
.sym 116101 $abc$63009$new_n5192_
.sym 116102 $abc$63009$new_n5191_
.sym 116104 rvsoc.uart0.tx_divcnt[0]
.sym 116109 rvsoc.uart0.tx_divcnt[1]
.sym 116113 rvsoc.uart0.tx_divcnt[2]
.sym 116114 $auto$alumacc.cc:474:replace_alu$3246.C[2]
.sym 116117 rvsoc.uart0.tx_divcnt[3]
.sym 116118 $auto$alumacc.cc:474:replace_alu$3246.C[3]
.sym 116121 rvsoc.uart0.tx_divcnt[4]
.sym 116122 $auto$alumacc.cc:474:replace_alu$3246.C[4]
.sym 116125 rvsoc.uart0.tx_divcnt[5]
.sym 116126 $auto$alumacc.cc:474:replace_alu$3246.C[5]
.sym 116129 rvsoc.uart0.tx_divcnt[6]
.sym 116130 $auto$alumacc.cc:474:replace_alu$3246.C[6]
.sym 116133 rvsoc.uart0.tx_divcnt[7]
.sym 116134 $auto$alumacc.cc:474:replace_alu$3246.C[7]
.sym 116137 rvsoc.uart0.tx_divcnt[8]
.sym 116138 $auto$alumacc.cc:474:replace_alu$3246.C[8]
.sym 116141 rvsoc.uart0.tx_divcnt[9]
.sym 116142 $auto$alumacc.cc:474:replace_alu$3246.C[9]
.sym 116145 rvsoc.uart0.tx_divcnt[10]
.sym 116146 $auto$alumacc.cc:474:replace_alu$3246.C[10]
.sym 116149 rvsoc.uart0.tx_divcnt[11]
.sym 116150 $auto$alumacc.cc:474:replace_alu$3246.C[11]
.sym 116153 rvsoc.uart0.tx_divcnt[12]
.sym 116154 $auto$alumacc.cc:474:replace_alu$3246.C[12]
.sym 116157 rvsoc.uart0.tx_divcnt[13]
.sym 116158 $auto$alumacc.cc:474:replace_alu$3246.C[13]
.sym 116161 rvsoc.uart0.tx_divcnt[14]
.sym 116162 $auto$alumacc.cc:474:replace_alu$3246.C[14]
.sym 116165 rvsoc.uart0.tx_divcnt[15]
.sym 116166 $auto$alumacc.cc:474:replace_alu$3246.C[15]
.sym 116169 rvsoc.uart0.tx_divcnt[16]
.sym 116170 $auto$alumacc.cc:474:replace_alu$3246.C[16]
.sym 116173 rvsoc.uart0.tx_divcnt[17]
.sym 116174 $auto$alumacc.cc:474:replace_alu$3246.C[17]
.sym 116177 rvsoc.uart0.tx_divcnt[18]
.sym 116178 $auto$alumacc.cc:474:replace_alu$3246.C[18]
.sym 116181 rvsoc.uart0.tx_divcnt[19]
.sym 116182 $auto$alumacc.cc:474:replace_alu$3246.C[19]
.sym 116185 rvsoc.uart0.tx_divcnt[20]
.sym 116186 $auto$alumacc.cc:474:replace_alu$3246.C[20]
.sym 116189 rvsoc.uart0.tx_divcnt[21]
.sym 116190 $auto$alumacc.cc:474:replace_alu$3246.C[21]
.sym 116193 rvsoc.uart0.tx_divcnt[22]
.sym 116194 $auto$alumacc.cc:474:replace_alu$3246.C[22]
.sym 116197 rvsoc.uart0.tx_divcnt[23]
.sym 116198 $auto$alumacc.cc:474:replace_alu$3246.C[23]
.sym 116201 rvsoc.uart0.tx_divcnt[24]
.sym 116202 $auto$alumacc.cc:474:replace_alu$3246.C[24]
.sym 116205 rvsoc.uart0.tx_divcnt[25]
.sym 116206 $auto$alumacc.cc:474:replace_alu$3246.C[25]
.sym 116209 rvsoc.uart0.tx_divcnt[26]
.sym 116210 $auto$alumacc.cc:474:replace_alu$3246.C[26]
.sym 116213 rvsoc.uart0.tx_divcnt[27]
.sym 116214 $auto$alumacc.cc:474:replace_alu$3246.C[27]
.sym 116217 rvsoc.uart0.tx_divcnt[28]
.sym 116218 $auto$alumacc.cc:474:replace_alu$3246.C[28]
.sym 116221 rvsoc.uart0.tx_divcnt[29]
.sym 116222 $auto$alumacc.cc:474:replace_alu$3246.C[29]
.sym 116225 rvsoc.uart0.tx_divcnt[30]
.sym 116226 $auto$alumacc.cc:474:replace_alu$3246.C[30]
.sym 116229 rvsoc.uart0.tx_divcnt[31]
.sym 116230 $auto$alumacc.cc:474:replace_alu$3246.C[31]
.sym 116231 rvsoc.cpu0.F_next_pc[18]
.sym 116232 rvsoc.cpu0.E_Br_adrs[18]
.sym 116233 rvsoc.cpu0.E_take_Br
.sym 116235 rvsoc.cpu0.F_next_pc[21]
.sym 116236 rvsoc.cpu0.E_Br_adrs[21]
.sym 116237 rvsoc.cpu0.E_take_Br
.sym 116239 rvsoc.cpu0.E_next_pc[15]
.sym 116240 rvsoc.cpu0.E_actv_pc[15]
.sym 116241 $abc$63009$new_ys__n2493_inv_
.sym 116242 $abc$63009$new_n3311_
.sym 116243 rvsoc.cpu0.E_next_pc[22]
.sym 116244 rvsoc.cpu0.E_actv_pc[22]
.sym 116245 $abc$63009$new_ys__n2493_inv_
.sym 116246 $abc$63009$new_n3311_
.sym 116247 rvsoc.cpu0.D_next_pc[19]
.sym 116251 rvsoc.cpu0.D_next_pc[15]
.sym 116255 rvsoc.cpu0.D_actv_pc[15]
.sym 116259 rvsoc.cpu0.F_next_pc[22]
.sym 116260 rvsoc.cpu0.E_Br_adrs[22]
.sym 116261 rvsoc.cpu0.E_take_Br
.sym 116263 $abc$63009$new_ys__n351_inv_
.sym 116264 $abc$63009$new_ys__n350_inv_
.sym 116265 $abc$63009$new_ys__n349_inv_
.sym 116267 rvsoc.cpu0.F_next_pc[23]
.sym 116268 rvsoc.cpu0.E_Br_adrs[23]
.sym 116269 rvsoc.cpu0.E_take_Br
.sym 116271 rvsoc.cpu0.F_next_pc[26]
.sym 116272 rvsoc.cpu0.E_Br_adrs[26]
.sym 116273 rvsoc.cpu0.E_take_Br
.sym 116275 rvsoc.code_adrs[27]
.sym 116276 rvsoc.code_adrs[26]
.sym 116277 rvsoc.code_adrs[25]
.sym 116278 rvsoc.code_adrs[24]
.sym 116279 rvsoc.cpu0.F_next_pc[16]
.sym 116280 rvsoc.cpu0.E_Br_adrs[16]
.sym 116281 rvsoc.cpu0.E_take_Br
.sym 116283 rvsoc.uart0.rxbfr[2]
.sym 116284 rvsoc.uart0.div[2]
.sym 116285 rvsoc.data_adrs[2]
.sym 116286 $abc$63009$new_n5820_
.sym 116287 rvsoc.code_adrs[23]
.sym 116288 rvsoc.code_adrs[22]
.sym 116289 rvsoc.code_adrs[21]
.sym 116290 rvsoc.code_adrs[20]
.sym 116291 rvsoc.cpu0.F_next_pc[25]
.sym 116292 rvsoc.cpu0.E_Br_adrs[25]
.sym 116293 rvsoc.cpu0.E_take_Br
.sym 116295 rvsoc.cpu0.F_next_pc[22]
.sym 116299 rvsoc.cpu0.F_actv_pc[21]
.sym 116303 rvsoc.spi0.rxbfr[0]
.sym 116304 rvsoc.spi0.status[0]
.sym 116305 rvsoc.data_adrs[3]
.sym 116306 rvsoc.data_adrs[2]
.sym 116307 rvsoc.cpu0.F_next_pc[19]
.sym 116311 rvsoc.cpu0.F_next_pc[26]
.sym 116315 rvsoc.cpu0.F_next_pc[24]
.sym 116316 rvsoc.cpu0.E_Br_adrs[24]
.sym 116317 rvsoc.cpu0.E_take_Br
.sym 116319 rvsoc.cpu0.F_next_pc[19]
.sym 116320 rvsoc.cpu0.E_Br_adrs[19]
.sym 116321 rvsoc.cpu0.E_take_Br
.sym 116323 rvsoc.cpu0.F_actv_pc[23]
.sym 116327 rvsoc.data_adrs[3]
.sym 116328 rvsoc.data_adrs[2]
.sym 116329 rvsoc.spi0.status[10]
.sym 116331 rvsoc.cpu0.F_next_pc[20]
.sym 116332 rvsoc.cpu0.E_Br_adrs[20]
.sym 116333 rvsoc.cpu0.E_take_Br
.sym 116335 rvsoc.cpu0.F_next_pc[27]
.sym 116336 rvsoc.cpu0.E_Br_adrs[27]
.sym 116337 rvsoc.cpu0.E_take_Br
.sym 116339 $abc$63009$new_ys__n2214_inv_
.sym 116340 rvsoc.spi0.log2div[0]
.sym 116341 $abc$63009$new_n3121_
.sym 116343 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[22]
.sym 116344 rvsoc.cpu0.D_insn_typ[3]
.sym 116345 rvsoc.cpu0.D_insn_typ[7]
.sym 116346 rvsoc.cpu0.D_insn[22]
.sym 116347 rvsoc.data_adrs[3]
.sym 116348 rvsoc.data_adrs[2]
.sym 116349 rvsoc.spi0.status[12]
.sym 116351 rvsoc.cpu0.D_next_pc[22]
.sym 116352 $abc$63009$new_ys__n10983_inv_
.sym 116353 $abc$63009$new_ys__n1552_
.sym 116354 $abc$63009$new_n4669_
.sym 116355 $abc$63009$new_ys__n2214_inv_
.sym 116356 rvsoc.spi0.log2div[4]
.sym 116357 $abc$63009$new_n3129_
.sym 116359 rvsoc.cpu0.D_actv_pc[24]
.sym 116360 $abc$63009$new_ys__n1880_inv_
.sym 116361 $abc$63009$new_n4714_
.sym 116362 $abc$63009$new_n4709_
.sym 116363 rvsoc.cpu0.D_next_pc[25]
.sym 116367 rvsoc.cpu0.D_next_pc[19]
.sym 116368 $abc$63009$new_ys__n10983_inv_
.sym 116369 $abc$63009$new_ys__n1595_
.sym 116371 rvsoc.cpu0.D_next_pc[18]
.sym 116372 $abc$63009$new_ys__n10983_inv_
.sym 116373 $abc$63009$new_ys__n1610_
.sym 116375 rvsoc.cpu0.sys_mcause[24]
.sym 116376 $abc$63009$new_n4119_
.sym 116377 $abc$63009$new_ys__n1520_
.sym 116378 $abc$63009$new_ys__n1527_inv_
.sym 116379 rvsoc.cpu0.D_next_pc[26]
.sym 116383 rvsoc.cpu0.D_next_pc[24]
.sym 116384 $abc$63009$new_ys__n10983_inv_
.sym 116385 $abc$63009$new_n4715_
.sym 116387 rvsoc.cpu0.D_op2[2]
.sym 116388 rvsoc.cpu0.D_op2[18]
.sym 116389 $abc$63009$new_ys__n1872_inv_
.sym 116390 rvsoc.cpu0.D_funct3[1]
.sym 116391 rvsoc.cpu0.F_actv_pc[4]
.sym 116395 rvsoc.cpu0.F_next_pc[25]
.sym 116399 rvsoc.cpu0.F_actv_pc[14]
.sym 116403 rvsoc.cpu0.F_next_pc[28]
.sym 116407 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[25]
.sym 116408 rvsoc.cpu0.D_insn_typ[3]
.sym 116409 $abc$63009$new_ys__n10983_inv_
.sym 116410 rvsoc.cpu0.D_next_pc[25]
.sym 116411 rvsoc.cpu0.F_actv_pc[1]
.sym 116415 rvsoc.cpu0.F_next_pc[20]
.sym 116419 rvsoc.cpu0.F_next_pc[30]
.sym 116423 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[28]
.sym 116424 rvsoc.cpu0.D_insn_typ[3]
.sym 116425 rvsoc.cpu0.D_insn_typ[7]
.sym 116426 rvsoc.cpu0.D_insn[28]
.sym 116427 rvsoc.cpu0.D_next_pc[28]
.sym 116428 $abc$63009$new_ys__n10983_inv_
.sym 116429 $abc$63009$new_n4798_
.sym 116431 rvsoc.cpu0.F_insn[19]
.sym 116435 rvsoc.cpu0.D_insn_typ[12]
.sym 116436 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[21]
.sym 116437 rvsoc.cpu0.D_insn_typ[13]
.sym 116438 rvsoc.cpu0.D_op1[21]
.sym 116439 rvsoc.cpu0.D_insn_typ[3]
.sym 116440 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[30]
.sym 116441 rvsoc.cpu0.D_insn_typ[7]
.sym 116442 rvsoc.cpu0.D_insn[30]
.sym 116443 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[26]
.sym 116444 rvsoc.cpu0.D_insn_typ[3]
.sym 116445 rvsoc.cpu0.D_insn_typ[7]
.sym 116446 rvsoc.cpu0.D_insn[26]
.sym 116447 rvsoc.cpu0.D_next_pc[26]
.sym 116448 $abc$63009$new_ys__n10983_inv_
.sym 116449 $abc$63009$new_ys__n1487_
.sym 116450 $abc$63009$new_n4756_
.sym 116451 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[31]
.sym 116452 rvsoc.cpu0.D_insn_typ[3]
.sym 116453 $abc$63009$new_ys__n10983_inv_
.sym 116454 rvsoc.cpu0.D_next_pc[31]
.sym 116455 $abc$63009$new_ys__n1412_
.sym 116456 $abc$63009$new_ys__n1415_
.sym 116457 $abc$63009$new_n4867_
.sym 116458 $abc$63009$new_n4866_
.sym 116459 rvsoc.code_adrs[18]
.sym 116463 rvsoc.cpu0.D_insn_typ[12]
.sym 116464 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$231_Y[24]
.sym 116465 rvsoc.cpu0.D_insn_typ[13]
.sym 116466 rvsoc.cpu0.D_op1[24]
.sym 116467 rvsoc.code_adrs[20]
.sym 116471 rvsoc.cpu0.D_insn_typ[7]
.sym 116472 rvsoc.cpu0.D_insn[31]
.sym 116473 $abc$63009$new_n4119_
.sym 116474 rvsoc.cpu0.sys_mcause[31]
.sym 116475 $abc$63009$new_ys__n1880_inv_
.sym 116476 rvsoc.cpu0.D_actv_pc[27]
.sym 116477 $abc$63009$new_n4777_
.sym 116478 $abc$63009$new_n4779_
.sym 116479 $abc$63009$new_ys__n1505_
.sym 116480 $abc$63009$new_n4736_
.sym 116481 $abc$63009$new_n4737_
.sym 116482 $abc$63009$new_n4729_
.sym 116483 rvsoc.code_adrs[25]
.sym 116491 rvsoc.cpu0.F_insn[12]
.sym 116495 $abc$63009$new_ys__n5397_inv_
.sym 116496 $abc$63009$new_ys__n1873_inv_
.sym 116497 $abc$63009$new_n4165_
.sym 116498 rvsoc.cpu0.D_actv_pc[1]
.sym 116499 rvsoc.cpu0.F_actv_pc[20]
.sym 116503 rvsoc.cpu0.F_actv_pc[18]
.sym 116507 rvsoc.cpu0.F_actv_pc[13]
.sym 116511 rvsoc.cpu0.D_actv_pc[25]
.sym 116512 $abc$63009$new_ys__n1880_inv_
.sym 116513 $abc$63009$new_ys__n1507_
.sym 116515 rvsoc.cpu0.F_actv_pc[10]
.sym 116519 rvsoc.cpu0.E_add12[0]
.sym 116520 rvsoc.cpu0.E_op1[0]
.sym 116521 rvsoc.cpu0.E_op1[31]
.sym 116523 $abc$63009$new_ys__n1873_inv_
.sym 116524 $abc$63009$new_ys__n5405_inv_
.sym 116525 rvsoc.cpu0.D_actv_pc[9]
.sym 116526 $abc$63009$new_ys__n1880_inv_
.sym 116527 $abc$63009$new_n5242_
.sym 116528 $abc$63009$new_n5215_
.sym 116529 $abc$63009$new_ys__n6934_
.sym 116530 $abc$63009$new_ys__n3409_
.sym 116531 rvsoc.cpu0.add_op12[0]
.sym 116535 rvsoc.cpu0.E_add12[2]
.sym 116536 rvsoc.cpu0.E_op1[2]
.sym 116537 rvsoc.cpu0.E_op1[31]
.sym 116539 rvsoc.cpu0.E_add12[5]
.sym 116540 rvsoc.cpu0.E_op1[5]
.sym 116541 rvsoc.cpu0.E_op1[31]
.sym 116543 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[6]
.sym 116544 $abc$63009$new_ys__n6934_
.sym 116545 rvsoc.cpu0.E_op2[31]
.sym 116546 $abc$63009$new_n5036_
.sym 116547 rvsoc.cpu0.add_op12[16]
.sym 116551 rvsoc.cpu0.mulhu_val[6]
.sym 116552 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[6]
.sym 116553 rvsoc.cpu0.E_op1[31]
.sym 116555 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[7]
.sym 116556 $abc$63009$new_ys__n6935_
.sym 116557 rvsoc.cpu0.E_op2[31]
.sym 116558 $abc$63009$new_n5036_
.sym 116559 rvsoc.data_wdata[0]
.sym 116563 rvsoc.cpu0.mulhu_val[7]
.sym 116564 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[7]
.sym 116565 rvsoc.cpu0.E_op1[31]
.sym 116567 rvsoc.cpu0.E_add12[10]
.sym 116568 rvsoc.cpu0.E_op1[10]
.sym 116569 rvsoc.cpu0.E_op1[31]
.sym 116571 rvsoc.cpu0.E_add12[7]
.sym 116572 rvsoc.cpu0.E_op1[7]
.sym 116573 rvsoc.cpu0.E_op1[31]
.sym 116575 $abc$63009$new_n5274_
.sym 116576 $abc$63009$new_n5248_
.sym 116577 $abc$63009$new_ys__n6935_
.sym 116578 $abc$63009$new_ys__n3409_
.sym 116579 rvsoc.data_wdata[30]
.sym 116583 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[1]
.sym 116584 $abc$63009$new_ys__n6929_
.sym 116585 rvsoc.cpu0.E_op2[31]
.sym 116586 $abc$63009$new_n5036_
.sym 116587 rvsoc.cpu0.D_op2[17]
.sym 116591 rvsoc.cpu0.E_add12[19]
.sym 116592 rvsoc.cpu0.E_op1[19]
.sym 116593 rvsoc.cpu0.E_op1[31]
.sym 116595 rvsoc.cpu0.mulhu_val[13]
.sym 116596 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[13]
.sym 116597 rvsoc.cpu0.E_op1[31]
.sym 116599 rvsoc.cpu0.E_op2[17]
.sym 116603 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[13]
.sym 116604 $abc$63009$new_ys__n6941_
.sym 116605 rvsoc.cpu0.E_op2[31]
.sym 116606 $abc$63009$new_n5036_
.sym 116607 rvsoc.cpu0.add_op12[19]
.sym 116611 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[4]
.sym 116612 $abc$63009$new_ys__n6932_
.sym 116613 rvsoc.cpu0.E_op2[31]
.sym 116614 $abc$63009$new_n5036_
.sym 116615 $abc$63009$new_n5151_
.sym 116616 $abc$63009$new_n5178_
.sym 116617 $abc$63009$new_ys__n3409_
.sym 116618 $abc$63009$new_n5149_
.sym 116619 rvsoc.cpu0.E_add12[20]
.sym 116620 rvsoc.cpu0.E_op1[20]
.sym 116621 rvsoc.cpu0.E_op1[31]
.sym 116623 $abc$63009$new_ys__n6831_inv_
.sym 116624 $abc$63009$new_n5352_
.sym 116625 rvsoc.cpu0.mulhu_val[15]
.sym 116626 $abc$63009$new_n5045_
.sym 116627 $abc$63009$new_n5483_
.sym 116628 $abc$63009$new_n5490_
.sym 116629 rvsoc.data_wdata[29]
.sym 116630 $abc$63009$new_ys__n3400_
.sym 116631 $abc$63009$new_ys__n6932_
.sym 116632 $abc$63009$new_ys__n3409_
.sym 116633 $abc$63009$new_n5045_
.sym 116635 rvsoc.cpu0.mulhu_val[12]
.sym 116636 $abc$63009$new_n5045_
.sym 116637 $abc$63009$new_ys__n3400_
.sym 116639 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[13]
.sym 116640 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[13]
.sym 116641 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 116643 $abc$63009$new_ys__n3409_
.sym 116644 $abc$63009$new_ys__n6943_
.sym 116647 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[5]
.sym 116648 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[5]
.sym 116649 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 116651 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[20]
.sym 116652 $abc$63009$new_ys__n6948_
.sym 116653 rvsoc.cpu0.E_op2[31]
.sym 116655 rvsoc.data_wdata[23]
.sym 116659 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[3]
.sym 116660 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[3]
.sym 116661 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 116663 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[19]
.sym 116664 $abc$63009$new_ys__n6947_
.sym 116665 rvsoc.cpu0.E_op2[31]
.sym 116667 rvsoc.cpu0.E_add12[29]
.sym 116668 rvsoc.cpu0.E_op1[29]
.sym 116669 rvsoc.cpu0.E_op1[31]
.sym 116671 rvsoc.cpu0.mulhu_val[4]
.sym 116672 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[4]
.sym 116673 rvsoc.cpu0.E_op1[31]
.sym 116675 rvsoc.cpu0.mulhu_val[1]
.sym 116676 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[1]
.sym 116677 rvsoc.cpu0.E_op1[31]
.sym 116679 $PACKER_GND_NET
.sym 116683 rvsoc.cpu0.E_add12[26]
.sym 116684 rvsoc.cpu0.E_op1[26]
.sym 116685 rvsoc.cpu0.E_op1[31]
.sym 116687 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[11]
.sym 116688 $abc$63009$new_ys__n6939_
.sym 116689 rvsoc.cpu0.E_op2[31]
.sym 116690 $abc$63009$new_n5036_
.sym 116691 rvsoc.cpu0.mulhu_val[11]
.sym 116692 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[11]
.sym 116693 rvsoc.cpu0.E_op1[31]
.sym 116695 rvsoc.cpu0.cpu_rs2[19]
.sym 116696 rvsoc.data_wdata[19]
.sym 116697 $abc$63009$new_ys__n2827_
.sym 116698 $abc$63009$new_n3616_
.sym 116703 rvsoc.cpu0.mulhu_val[12]
.sym 116704 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[12]
.sym 116705 rvsoc.cpu0.E_op1[31]
.sym 116707 $abc$63009$new_n5319_
.sym 116708 $abc$63009$new_n5316_
.sym 116709 $abc$63009$new_ys__n6939_
.sym 116710 $abc$63009$new_ys__n3409_
.sym 116711 rvsoc.cpu0.D_op2[8]
.sym 116715 rvsoc.cpu0.D_op2[11]
.sym 116719 $abc$63009$new_ys__n1271_
.sym 116720 rvsoc.cpu0.D_op1[1]
.sym 116721 rvsoc.cpu0.D_op2[1]
.sym 116723 $abc$63009$new_ys__n1274_
.sym 116724 $abc$63009$new_ys__n11524_
.sym 116725 $abc$63009$new_ys__n1245_
.sym 116726 $abc$63009$new_n4157_
.sym 116727 $abc$63009$new_ys__n995_
.sym 116728 $abc$63009$new_n4698_
.sym 116729 $abc$63009$new_ys__n1873_inv_
.sym 116730 $abc$63009$new_n4708_
.sym 116731 rvsoc.cpu0.D_op2[0]
.sym 116735 rvsoc.cpu0.D_op2[14]
.sym 116739 rvsoc.cpu0.D_op2[22]
.sym 116743 $abc$63009$new_ys__n1237_
.sym 116744 $abc$63009$new_ys__n1240_
.sym 116745 $abc$63009$new_ys__n1241_
.sym 116746 $abc$63009$new_n4193_
.sym 116747 $abc$63009$new_n4276_
.sym 116748 $abc$63009$new_ys__n12817_inv_
.sym 116749 $abc$63009$new_n4526_
.sym 116751 $abc$63009$new_n3656_
.sym 116752 $abc$63009$new_n3640_
.sym 116755 $abc$63009$new_ys__n1275_
.sym 116756 $abc$63009$new_ys__n1272_
.sym 116757 rvsoc.cpu0.D_op1[2]
.sym 116758 rvsoc.cpu0.D_op2[2]
.sym 116759 $abc$63009$new_n4276_
.sym 116760 $abc$63009$new_ys__n12829_
.sym 116761 $abc$63009$new_n4526_
.sym 116763 rvsoc.cpu0.D_op2[2]
.sym 116764 $abc$63009$new_ys__n1271_
.sym 116765 rvsoc.cpu0.D_op1[2]
.sym 116766 $abc$63009$new_n4194_
.sym 116767 $abc$63009$new_n4276_
.sym 116768 $abc$63009$new_ys__n12813_inv_
.sym 116769 $abc$63009$new_n4526_
.sym 116771 $abc$63009$new_n4276_
.sym 116772 $abc$63009$new_ys__n12837_
.sym 116773 $abc$63009$new_n4526_
.sym 116775 rvsoc.cpu0.D_op1[29]
.sym 116776 rvsoc.cpu0.D_op1[30]
.sym 116777 rvsoc.cpu0.D_op1[31]
.sym 116779 $abc$63009$new_n4276_
.sym 116780 $abc$63009$new_ys__n12825_inv_
.sym 116781 $abc$63009$new_n4526_
.sym 116783 rvsoc.cpu0.D_op1[31]
.sym 116784 rvsoc.cpu0.D_insn[30]
.sym 116787 $abc$63009$new_n5582_
.sym 116788 $abc$63009$new_n5583_
.sym 116789 $abc$63009$new_n5584_
.sym 116791 rvsoc.cpu0.D_op1[28]
.sym 116792 rvsoc.cpu0.D_op1[27]
.sym 116793 rvsoc.cpu0.D_op2[0]
.sym 116795 rvsoc.cpu0.D_op1[25]
.sym 116796 rvsoc.cpu0.D_op1[26]
.sym 116797 rvsoc.cpu0.D_op1[27]
.sym 116798 rvsoc.cpu0.D_op1[28]
.sym 116799 $abc$63009$new_n4276_
.sym 116800 $abc$63009$new_ys__n3766_
.sym 116801 $abc$63009$new_ys__n1274_
.sym 116803 rvsoc.cpu0.D_op2[21]
.sym 116823 $abc$63009$new_n4276_
.sym 116824 $abc$63009$new_ys__n12833_
.sym 116825 $abc$63009$new_n4526_
.sym 116827 $PACKER_GND_NET
.sym 116839 rvsoc.mem_vdata[1][4]
.sym 116840 rvsoc.mem_vdata[3][4]
.sym 116841 rvsoc.data_adrs[29]
.sym 116842 rvsoc.data_adrs[28]
.sym 116843 $PACKER_GND_NET
.sym 116847 $abc$63009$new_n5158_
.sym 116848 $abc$63009$new_n5157_
.sym 116849 $abc$63009$new_n3088_
.sym 116851 rvsoc.mem_vdata[1][4]
.sym 116852 rvsoc.mem_vdata[3][4]
.sym 116853 rvsoc.code_adrs[29]
.sym 116854 rvsoc.code_adrs[28]
.sym 116855 rvsoc.mem_vdata[0][4]
.sym 116856 rvsoc.mem_vdata[2][4]
.sym 116857 rvsoc.data_adrs[28]
.sym 116858 rvsoc.data_adrs[29]
.sym 116859 rvsoc.mem_vdata[0][4]
.sym 116860 rvsoc.mem_vdata[2][4]
.sym 116861 rvsoc.code_adrs[28]
.sym 116862 rvsoc.code_adrs[29]
.sym 116863 rvsoc.data_adrs[13]
.sym 116864 rvsoc.code_adrs[13]
.sym 116865 $abc$63009$new_ys__n5911_
.sym 116867 $PACKER_GND_NET
.sym 116875 rvsoc.data_adrs[3]
.sym 116876 rvsoc.data_adrs[2]
.sym 116877 rvsoc.spi0.status[14]
.sym 116879 rvsoc.data_adrs[3]
.sym 116880 rvsoc.data_adrs[2]
.sym 116881 rvsoc.spi0.status[29]
.sym 116883 rvsoc.data_adrs[4]
.sym 116884 rvsoc.code_adrs[4]
.sym 116885 $abc$63009$new_ys__n5911_
.sym 116887 rvsoc.data_adrs[3]
.sym 116888 rvsoc.data_adrs[2]
.sym 116889 rvsoc.spi0.status[30]
.sym 116895 $abc$63009$new_ys__n5911_
.sym 116896 $abc$63009$new_ys__n11729_
.sym 116899 $abc$63009$new_n3216_
.sym 116900 $abc$63009$new_n3217_
.sym 116901 $abc$63009$new_n3215_
.sym 116902 rvsoc.code_adrs[30]
.sym 116903 $PACKER_GND_NET
.sym 116907 rvsoc.mem_vdata[0][7]
.sym 116908 rvsoc.mem_vdata[3][7]
.sym 116909 rvsoc.code_adrs[28]
.sym 116910 rvsoc.code_adrs[29]
.sym 116911 rvsoc.data_adrs[4]
.sym 116912 rvsoc.code_adrs[4]
.sym 116913 $abc$63009$new_ys__n4202_
.sym 116915 rvsoc.mem_vdata[1][13]
.sym 116916 rvsoc.mem_vdata[3][13]
.sym 116917 rvsoc.code_adrs[29]
.sym 116918 rvsoc.code_adrs[28]
.sym 116919 $abc$63009$new_ys__n11180_inv_
.sym 116920 $abc$63009$new_n3088_
.sym 116921 $abc$63009$new_ys__n12579_
.sym 116927 rvsoc.code_adrs[31]
.sym 116928 $abc$63009$new_n3214_
.sym 116929 $abc$63009$new_ys__n4202_
.sym 116930 rvsoc.mem_vdata[15][4]
.sym 116931 $PACKER_GND_NET
.sym 116935 rvsoc.mem_vdata[1][26]
.sym 116936 rvsoc.mem_vdata[3][26]
.sym 116937 rvsoc.data_adrs[29]
.sym 116938 rvsoc.data_adrs[28]
.sym 116939 $PACKER_GND_NET
.sym 116943 rvsoc.mem_vdata[1][26]
.sym 116944 rvsoc.mem_vdata[3][26]
.sym 116945 rvsoc.code_adrs[29]
.sym 116946 rvsoc.code_adrs[28]
.sym 116947 rvsoc.mem_vdata[0][28]
.sym 116948 rvsoc.mem_vdata[2][28]
.sym 116949 rvsoc.code_adrs[28]
.sym 116950 rvsoc.code_adrs[29]
.sym 116951 rvsoc.data_adrs[29]
.sym 116952 rvsoc.data_adrs[28]
.sym 116955 rvsoc.mem_vdata[0][28]
.sym 116956 rvsoc.mem_vdata[2][28]
.sym 116957 rvsoc.data_adrs[28]
.sym 116958 rvsoc.data_adrs[29]
.sym 116959 rvsoc.mem_vdata[0][15]
.sym 116960 rvsoc.mem_vdata[1][15]
.sym 116961 rvsoc.data_adrs[29]
.sym 116962 rvsoc.data_adrs[28]
.sym 116963 rvsoc.data_adrs[29]
.sym 116964 rvsoc.data_adrs[28]
.sym 116967 rvsoc.mem_vdata[1][15]
.sym 116968 rvsoc.mem_vdata[5][15]
.sym 116969 rvsoc.code_adrs[30]
.sym 116970 $abc$63009$new_ys__n12571_
.sym 116971 rvsoc.cpu0.F_insn[25]
.sym 116975 rvsoc.code_adrs[30]
.sym 116976 $abc$63009$new_n3524_
.sym 116977 $abc$63009$new_n3523_
.sym 116978 $abc$63009$new_n3522_
.sym 116979 $abc$63009$new_ys__n4202_
.sym 116980 rvsoc.mem_vdata[15][15]
.sym 116981 $abc$63009$new_n3521_
.sym 116982 rvsoc.code_adrs[31]
.sym 116983 rvsoc.mem_vdata[2][15]
.sym 116984 rvsoc.mem_vdata[3][15]
.sym 116985 rvsoc.data_adrs[28]
.sym 116986 rvsoc.data_adrs[29]
.sym 116987 $abc$63009$new_ys__n11179_
.sym 116988 rvsoc.mem_vdata[15][15]
.sym 116989 $abc$63009$new_n5270_
.sym 116990 $abc$63009$new_n3317_
.sym 116991 $abc$63009$new_n5271_
.sym 116992 $abc$63009$new_n5272_
.sym 116993 $abc$63009$new_n3088_
.sym 116994 $abc$63009$new_n5269_
.sym 116995 rvsoc.mem_vdata[3][15]
.sym 116996 $abc$63009$new_n2983_
.sym 116997 $abc$63009$new_n2978_
.sym 116998 rvsoc.mem_vdata[4][15]
.sym 116999 rvsoc.data_adrs[29]
.sym 117000 rvsoc.data_adrs[31]
.sym 117001 rvsoc.data_adrs[30]
.sym 117002 rvsoc.data_adrs[28]
.sym 117003 $abc$63009$new_ys__n11179_
.sym 117004 rvsoc.mem_vdata[15][18]
.sym 117005 $abc$63009$new_ys__n11684_
.sym 117006 rvsoc.mem_vdata[4][18]
.sym 117007 rvsoc.data_wdata[26]
.sym 117011 $abc$63009$new_ys__n12580_
.sym 117012 $abc$63009$new_n3317_
.sym 117015 $abc$63009$new_n3317_
.sym 117016 $abc$63009$new_ys__n12579_
.sym 117019 rvsoc.data_wdata[21]
.sym 117023 rvsoc.data_wdata[9]
.sym 117027 rvsoc.mem_vdata[4][15]
.sym 117028 rvsoc.mem_vdata[5][15]
.sym 117029 rvsoc.data_adrs[29]
.sym 117030 rvsoc.data_adrs[28]
.sym 117031 $abc$63009$new_ys__n2292_inv_
.sym 117032 rvsoc.uart0.cfg[13]
.sym 117033 $abc$63009$new_n3169_
.sym 117035 rvsoc.mem_vdata[4][4]
.sym 117036 rvsoc.mem_vdata[5][4]
.sym 117037 rvsoc.code_adrs[29]
.sym 117038 rvsoc.code_adrs[28]
.sym 117039 $abc$63009$new_ys__n2292_inv_
.sym 117040 rvsoc.uart0.cfg[17]
.sym 117041 $abc$63009$new_n3177_
.sym 117043 rvsoc.mem_vdata[4][4]
.sym 117044 $abc$63009$new_ys__n11684_
.sym 117045 $abc$63009$new_n5156_
.sym 117046 $abc$63009$new_n5155_
.sym 117047 $abc$63009$new_ys__n2292_inv_
.sym 117048 rvsoc.uart0.cfg[21]
.sym 117049 $abc$63009$new_n3185_
.sym 117051 $abc$63009$new_ys__n2292_inv_
.sym 117052 rvsoc.uart0.cfg[15]
.sym 117053 $abc$63009$new_n3173_
.sym 117055 $abc$63009$new_ys__n11179_
.sym 117056 rvsoc.mem_vdata[15][4]
.sym 117057 $abc$63009$new_ys__n11680_
.sym 117058 rvsoc.mem_vdata[5][4]
.sym 117059 $abc$63009$new_ys__n2292_inv_
.sym 117060 rvsoc.uart0.cfg[12]
.sym 117061 $abc$63009$new_n3167_
.sym 117063 rvsoc.cpu0.F_next_pc[0]
.sym 117064 rvsoc.cpu0.E_Br_adrs[0]
.sym 117065 rvsoc.cpu0.E_take_Br
.sym 117067 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 117068 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[4]
.sym 117075 rvsoc.uart0.div[13]
.sym 117076 rvsoc.uart0.status[13]
.sym 117077 rvsoc.data_adrs[2]
.sym 117078 rvsoc.data_adrs[3]
.sym 117079 rvsoc.cpu0.F_insn[19]
.sym 117080 $abc$63009$new_ys__n2994_inv_
.sym 117081 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$30658
.sym 117083 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 117084 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[2]
.sym 117087 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 117088 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[6]
.sym 117091 rvsoc.spi0.rxbfr[3]
.sym 117092 rvsoc.spi0.status[3]
.sym 117093 rvsoc.data_adrs[3]
.sym 117094 rvsoc.data_adrs[2]
.sym 117095 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 117096 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[18]
.sym 117099 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 117100 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[13]
.sym 117103 rvsoc.uart0.tx_divcnt[21]
.sym 117107 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 117108 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[21]
.sym 117111 rvsoc.uart0.tx_divcnt[15]
.sym 117115 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 117116 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[15]
.sym 117119 rvsoc.cpu0.E_next_pc[27]
.sym 117120 rvsoc.cpu0.E_actv_pc[27]
.sym 117121 $abc$63009$new_ys__n2493_inv_
.sym 117122 $abc$63009$new_n3311_
.sym 117123 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 117124 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[12]
.sym 117128 rvsoc.code_adrs[2]
.sym 117133 rvsoc.code_adrs[3]
.sym 117137 rvsoc.code_adrs[4]
.sym 117138 $auto$alumacc.cc:474:replace_alu$3178.C[4]
.sym 117141 rvsoc.code_adrs[5]
.sym 117142 $auto$alumacc.cc:474:replace_alu$3178.C[5]
.sym 117145 rvsoc.code_adrs[6]
.sym 117146 $auto$alumacc.cc:474:replace_alu$3178.C[6]
.sym 117149 rvsoc.code_adrs[7]
.sym 117150 $auto$alumacc.cc:474:replace_alu$3178.C[7]
.sym 117153 rvsoc.code_adrs[8]
.sym 117154 $auto$alumacc.cc:474:replace_alu$3178.C[8]
.sym 117157 rvsoc.code_adrs[9]
.sym 117158 $auto$alumacc.cc:474:replace_alu$3178.C[9]
.sym 117161 rvsoc.code_adrs[10]
.sym 117162 $auto$alumacc.cc:474:replace_alu$3178.C[10]
.sym 117165 rvsoc.code_adrs[11]
.sym 117166 $auto$alumacc.cc:474:replace_alu$3178.C[11]
.sym 117169 rvsoc.code_adrs[12]
.sym 117170 $auto$alumacc.cc:474:replace_alu$3178.C[12]
.sym 117173 rvsoc.code_adrs[13]
.sym 117174 $auto$alumacc.cc:474:replace_alu$3178.C[13]
.sym 117177 rvsoc.code_adrs[14]
.sym 117178 $auto$alumacc.cc:474:replace_alu$3178.C[14]
.sym 117181 rvsoc.code_adrs[15]
.sym 117182 $auto$alumacc.cc:474:replace_alu$3178.C[15]
.sym 117185 rvsoc.code_adrs[16]
.sym 117186 $auto$alumacc.cc:474:replace_alu$3178.C[16]
.sym 117189 rvsoc.code_adrs[17]
.sym 117190 $auto$alumacc.cc:474:replace_alu$3178.C[17]
.sym 117193 rvsoc.code_adrs[18]
.sym 117194 $auto$alumacc.cc:474:replace_alu$3178.C[18]
.sym 117197 rvsoc.code_adrs[19]
.sym 117198 $auto$alumacc.cc:474:replace_alu$3178.C[19]
.sym 117201 rvsoc.code_adrs[20]
.sym 117202 $auto$alumacc.cc:474:replace_alu$3178.C[20]
.sym 117205 rvsoc.code_adrs[21]
.sym 117206 $auto$alumacc.cc:474:replace_alu$3178.C[21]
.sym 117209 rvsoc.code_adrs[22]
.sym 117210 $auto$alumacc.cc:474:replace_alu$3178.C[22]
.sym 117213 rvsoc.code_adrs[23]
.sym 117214 $auto$alumacc.cc:474:replace_alu$3178.C[23]
.sym 117217 rvsoc.code_adrs[24]
.sym 117218 $auto$alumacc.cc:474:replace_alu$3178.C[24]
.sym 117221 rvsoc.code_adrs[25]
.sym 117222 $auto$alumacc.cc:474:replace_alu$3178.C[25]
.sym 117225 rvsoc.code_adrs[26]
.sym 117226 $auto$alumacc.cc:474:replace_alu$3178.C[26]
.sym 117229 rvsoc.code_adrs[27]
.sym 117230 $auto$alumacc.cc:474:replace_alu$3178.C[27]
.sym 117233 rvsoc.code_adrs[28]
.sym 117234 $auto$alumacc.cc:474:replace_alu$3178.C[28]
.sym 117237 rvsoc.code_adrs[29]
.sym 117238 $auto$alumacc.cc:474:replace_alu$3178.C[29]
.sym 117241 rvsoc.code_adrs[30]
.sym 117242 $auto$alumacc.cc:474:replace_alu$3178.C[30]
.sym 117245 rvsoc.code_adrs[31]
.sym 117246 $auto$alumacc.cc:474:replace_alu$3178.C[31]
.sym 117247 rvsoc.code_adrs[19]
.sym 117248 rvsoc.code_adrs[18]
.sym 117249 rvsoc.code_adrs[17]
.sym 117250 rvsoc.code_adrs[16]
.sym 117251 rvsoc.cpu0.F_next_pc[17]
.sym 117252 rvsoc.cpu0.E_Br_adrs[17]
.sym 117253 rvsoc.cpu0.E_take_Br
.sym 117255 rvsoc.cpu0.sys_mcause[14]
.sym 117256 $abc$63009$new_n4119_
.sym 117257 $abc$63009$new_ys__n1670_
.sym 117258 $abc$63009$new_ys__n1677_inv_
.sym 117259 rvsoc.cpu0.sys_count[14]
.sym 117260 rvsoc.cpu0.sys_count[46]
.sym 117261 rvsoc.cpu0.D_insn[27]
.sym 117262 rvsoc.cpu0.D_insn_typ[9]
.sym 117263 rvsoc.cpu0.D_next_pc[15]
.sym 117264 $abc$63009$new_ys__n10983_inv_
.sym 117265 $abc$63009$new_ys__n1655_
.sym 117266 $abc$63009$new_n4516_
.sym 117267 rvsoc.cpu0.sys_count[7]
.sym 117268 rvsoc.cpu0.sys_count[39]
.sym 117269 rvsoc.cpu0.D_insn[27]
.sym 117270 rvsoc.cpu0.D_insn_typ[9]
.sym 117271 rvsoc.cpu0.F_actv_pc[0]
.sym 117275 rvsoc.cpu0.sys_mcause[15]
.sym 117276 $abc$63009$new_n4119_
.sym 117277 $abc$63009$new_ys__n1662_inv_
.sym 117279 rvsoc.cpu0.F_next_pc[21]
.sym 117283 rvsoc.cpu0.F_next_pc[10]
.sym 117287 rvsoc.cpu0.D_insn_typ[7]
.sym 117288 rvsoc.cpu0.D_insn[17]
.sym 117289 $abc$63009$new_n4119_
.sym 117290 rvsoc.cpu0.sys_mcause[17]
.sym 117291 $abc$63009$new_ys__n1872_inv_
.sym 117292 $abc$63009$new_ys__n5443_inv_
.sym 117293 $abc$63009$new_n4515_
.sym 117295 rvsoc.code_adrs[21]
.sym 117299 rvsoc.code_adrs[16]
.sym 117303 rvsoc.cpu0.D_op2[1]
.sym 117304 rvsoc.cpu0.D_op2[17]
.sym 117305 $abc$63009$new_ys__n1872_inv_
.sym 117306 rvsoc.cpu0.D_funct3[1]
.sym 117307 rvsoc.data_adrs[2]
.sym 117308 rvsoc.data_adrs[3]
.sym 117311 $abc$63009$new_ys__n5413_inv_
.sym 117312 $abc$63009$new_ys__n1873_inv_
.sym 117313 $abc$63009$new_ys__n1627_
.sym 117314 $abc$63009$new_n4566_
.sym 117315 rvsoc.code_adrs[23]
.sym 117319 rvsoc.data_wdata[14]
.sym 117323 rvsoc.cpu0.D_next_pc[12]
.sym 117324 $abc$63009$new_ys__n10983_inv_
.sym 117325 $abc$63009$new_ys__n1700_
.sym 117327 rvsoc.data_wdata[12]
.sym 117331 rvsoc.cpu0.D_next_pc[14]
.sym 117332 $abc$63009$new_ys__n10983_inv_
.sym 117333 $abc$63009$new_ys__n1672_
.sym 117334 $abc$63009$new_n4492_
.sym 117335 rvsoc.cpu0.sys_count[24]
.sym 117336 rvsoc.cpu0.sys_count[56]
.sym 117337 rvsoc.cpu0.D_insn[27]
.sym 117338 rvsoc.cpu0.D_insn_typ[9]
.sym 117339 rvsoc.cpu0.sys_mcause[22]
.sym 117340 $abc$63009$new_n4119_
.sym 117341 $abc$63009$new_ys__n1550_
.sym 117342 $abc$63009$new_ys__n1557_inv_
.sym 117343 rvsoc.cpu0.sys_count[12]
.sym 117344 rvsoc.cpu0.sys_count[44]
.sym 117345 rvsoc.cpu0.D_insn[27]
.sym 117346 rvsoc.cpu0.D_insn_typ[9]
.sym 117347 rvsoc.data_wdata[13]
.sym 117351 rvsoc.cpu0.sys_count[18]
.sym 117352 rvsoc.cpu0.sys_count[50]
.sym 117353 rvsoc.cpu0.D_insn[27]
.sym 117354 rvsoc.cpu0.D_insn_typ[9]
.sym 117355 rvsoc.cpu0.F_actv_pc[16]
.sym 117359 rvsoc.cpu0.F_actv_pc[15]
.sym 117363 rvsoc.cpu0.F_next_pc[2]
.sym 117367 rvsoc.cpu0.F_next_pc[14]
.sym 117371 rvsoc.cpu0.F_next_pc[12]
.sym 117375 rvsoc.cpu0.F_next_pc[17]
.sym 117379 rvsoc.cpu0.sys_count[20]
.sym 117380 rvsoc.cpu0.sys_count[52]
.sym 117381 rvsoc.cpu0.D_insn[27]
.sym 117382 rvsoc.cpu0.D_insn_typ[9]
.sym 117383 $PACKER_GND_NET
.sym 117387 rvsoc.cpu0.sys_count[28]
.sym 117388 rvsoc.cpu0.sys_count[60]
.sym 117389 rvsoc.cpu0.D_insn[27]
.sym 117390 rvsoc.cpu0.D_insn_typ[9]
.sym 117391 rvsoc.cpu0.sys_mcause[26]
.sym 117392 $abc$63009$new_n4119_
.sym 117393 $abc$63009$new_ys__n1490_
.sym 117394 $abc$63009$new_ys__n1497_inv_
.sym 117395 rvsoc.cpu0.sys_count[30]
.sym 117396 rvsoc.cpu0.sys_count[62]
.sym 117397 rvsoc.cpu0.D_insn[27]
.sym 117398 rvsoc.cpu0.D_insn_typ[9]
.sym 117399 rvsoc.cpu0.sys_mcause[30]
.sym 117400 $abc$63009$new_n4119_
.sym 117401 $abc$63009$new_ys__n1430_
.sym 117402 $abc$63009$new_ys__n1437_inv_
.sym 117403 rvsoc.cpu0.D_op2[9]
.sym 117404 rvsoc.cpu0.D_op2[1]
.sym 117405 $abc$63009$new_ys__n1872_inv_
.sym 117406 $abc$63009$new_ys__n6254_
.sym 117407 rvsoc.cpu0.sys_count[26]
.sym 117408 rvsoc.cpu0.sys_count[58]
.sym 117409 rvsoc.cpu0.D_insn[27]
.sym 117410 rvsoc.cpu0.D_insn_typ[9]
.sym 117411 rvsoc.cpu0.sys_mcause[28]
.sym 117412 $abc$63009$new_n4119_
.sym 117413 $abc$63009$new_ys__n1460_
.sym 117414 $abc$63009$new_ys__n1467_inv_
.sym 117415 rvsoc.cpu0.sys_count[29]
.sym 117416 rvsoc.cpu0.sys_count[61]
.sym 117417 rvsoc.cpu0.D_insn[27]
.sym 117418 rvsoc.cpu0.D_insn_typ[9]
.sym 117419 rvsoc.cpu0.D_insn[27]
.sym 117420 rvsoc.cpu0.D_insn_typ[9]
.sym 117421 rvsoc.cpu0.sys_count[27]
.sym 117423 rvsoc.cpu0.sys_count[25]
.sym 117424 rvsoc.cpu0.sys_count[57]
.sym 117425 rvsoc.cpu0.D_insn[27]
.sym 117426 rvsoc.cpu0.D_insn_typ[9]
.sym 117427 rvsoc.cpu0.sys_count[31]
.sym 117428 rvsoc.cpu0.sys_count[63]
.sym 117429 rvsoc.cpu0.D_insn[27]
.sym 117430 rvsoc.cpu0.D_insn_typ[9]
.sym 117431 rvsoc.cpu0.sys_mcause[27]
.sym 117432 $abc$63009$new_n4119_
.sym 117433 $abc$63009$new_n4781_
.sym 117435 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[27]
.sym 117436 rvsoc.cpu0.D_insn_typ[3]
.sym 117437 $abc$63009$new_ys__n1477_
.sym 117438 $abc$63009$new_n4780_
.sym 117439 rvsoc.code_adrs[8]
.sym 117443 $abc$63009$new_ys__n1873_inv_
.sym 117444 $abc$63009$new_ys__n5412_inv_
.sym 117445 rvsoc.cpu0.D_actv_pc[16]
.sym 117446 $abc$63009$new_ys__n1880_inv_
.sym 117451 rvsoc.cpu0.add_op12[8]
.sym 117459 rvsoc.cpu0.D_op2[7]
.sym 117463 $abc$63009$new_ys__n6050_
.sym 117464 rvsoc.cpu0.D_insn_typ[10]
.sym 117465 $abc$63009$new_n5875_
.sym 117466 $abc$63009$new_n4372_
.sym 117467 rvsoc.cpu0.E_add12[8]
.sym 117468 rvsoc.cpu0.E_op1[8]
.sym 117469 rvsoc.cpu0.E_op1[31]
.sym 117471 rvsoc.cpu0.E_add12[4]
.sym 117472 rvsoc.cpu0.E_op1[4]
.sym 117473 rvsoc.cpu0.E_op1[31]
.sym 117475 $abc$63009$new_ys__n6026_
.sym 117476 rvsoc.cpu0.D_insn_typ[10]
.sym 117477 $abc$63009$new_n5843_
.sym 117478 $abc$63009$new_n4167_
.sym 117479 rvsoc.cpu0.E_op2[7]
.sym 117483 $abc$63009$new_n5209_
.sym 117484 $abc$63009$new_n5182_
.sym 117485 $abc$63009$new_ys__n6933_
.sym 117486 $abc$63009$new_ys__n3409_
.sym 117487 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[5]
.sym 117488 $abc$63009$new_ys__n6933_
.sym 117489 rvsoc.cpu0.E_op2[31]
.sym 117490 $abc$63009$new_n5036_
.sym 117491 $abc$63009$new_n5310_
.sym 117492 $abc$63009$new_n5307_
.sym 117493 $abc$63009$new_ys__n6938_
.sym 117494 $abc$63009$new_ys__n3409_
.sym 117495 $abc$63009$new_ys__n3236_inv_
.sym 117496 rvsoc.data_wdata[0]
.sym 117497 $abc$63009$new_ys__n2826_
.sym 117499 rvsoc.cpu0.E_add12[16]
.sym 117500 rvsoc.cpu0.E_op1[16]
.sym 117501 rvsoc.cpu0.E_op1[31]
.sym 117503 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[10]
.sym 117504 $abc$63009$new_ys__n6938_
.sym 117505 rvsoc.cpu0.E_op2[31]
.sym 117506 $abc$63009$new_n5036_
.sym 117507 $abc$63009$new_ys__n3287_inv_
.sym 117508 rvsoc.data_wdata[27]
.sym 117509 $abc$63009$new_ys__n2826_
.sym 117512 rvsoc.cpu0.mulhu_val[0]
.sym 117513 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[0]
.sym 117516 rvsoc.cpu0.mulhu_val[1]
.sym 117517 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[1]
.sym 117518 $auto$alumacc.cc:474:replace_alu$3217.C[1]
.sym 117520 rvsoc.cpu0.mulhu_val[2]
.sym 117521 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[2]
.sym 117522 $auto$alumacc.cc:474:replace_alu$3217.C[2]
.sym 117524 rvsoc.cpu0.mulhu_val[3]
.sym 117525 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[3]
.sym 117526 $auto$alumacc.cc:474:replace_alu$3217.C[3]
.sym 117528 rvsoc.cpu0.mulhu_val[4]
.sym 117529 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[4]
.sym 117530 $auto$alumacc.cc:474:replace_alu$3217.C[4]
.sym 117532 rvsoc.cpu0.mulhu_val[5]
.sym 117533 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[5]
.sym 117534 $auto$alumacc.cc:474:replace_alu$3217.C[5]
.sym 117536 rvsoc.cpu0.mulhu_val[6]
.sym 117537 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[6]
.sym 117538 $auto$alumacc.cc:474:replace_alu$3217.C[6]
.sym 117540 rvsoc.cpu0.mulhu_val[7]
.sym 117541 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[7]
.sym 117542 $auto$alumacc.cc:474:replace_alu$3217.C[7]
.sym 117544 rvsoc.cpu0.mulhu_val[8]
.sym 117545 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[8]
.sym 117546 $auto$alumacc.cc:474:replace_alu$3217.C[8]
.sym 117548 rvsoc.cpu0.mulhu_val[9]
.sym 117549 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[9]
.sym 117550 $auto$alumacc.cc:474:replace_alu$3217.C[9]
.sym 117552 rvsoc.cpu0.mulhu_val[10]
.sym 117553 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[10]
.sym 117554 $auto$alumacc.cc:474:replace_alu$3217.C[10]
.sym 117556 rvsoc.cpu0.mulhu_val[11]
.sym 117557 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[11]
.sym 117558 $auto$alumacc.cc:474:replace_alu$3217.C[11]
.sym 117560 rvsoc.cpu0.mulhu_val[12]
.sym 117561 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[12]
.sym 117562 $auto$alumacc.cc:474:replace_alu$3217.C[12]
.sym 117564 rvsoc.cpu0.mulhu_val[13]
.sym 117565 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[13]
.sym 117566 $auto$alumacc.cc:474:replace_alu$3217.C[13]
.sym 117568 rvsoc.cpu0.mulhu_val[14]
.sym 117569 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[14]
.sym 117570 $auto$alumacc.cc:474:replace_alu$3217.C[14]
.sym 117572 rvsoc.cpu0.mulhu_val[15]
.sym 117573 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[15]
.sym 117574 $auto$alumacc.cc:474:replace_alu$3217.C[15]
.sym 117576 rvsoc.cpu0.mulhu_val[16]
.sym 117577 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[16]
.sym 117578 $auto$alumacc.cc:474:replace_alu$3217.C[16]
.sym 117580 rvsoc.cpu0.mulhu_val[17]
.sym 117581 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[17]
.sym 117582 $auto$alumacc.cc:474:replace_alu$3217.C[17]
.sym 117584 rvsoc.cpu0.mulhu_val[18]
.sym 117585 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[18]
.sym 117586 $auto$alumacc.cc:474:replace_alu$3217.C[18]
.sym 117588 rvsoc.cpu0.mulhu_val[19]
.sym 117589 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[19]
.sym 117590 $auto$alumacc.cc:474:replace_alu$3217.C[19]
.sym 117592 rvsoc.cpu0.mulhu_val[20]
.sym 117593 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[20]
.sym 117594 $auto$alumacc.cc:474:replace_alu$3217.C[20]
.sym 117596 rvsoc.cpu0.mulhu_val[21]
.sym 117597 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[21]
.sym 117598 $auto$alumacc.cc:474:replace_alu$3217.C[21]
.sym 117600 rvsoc.cpu0.mulhu_val[22]
.sym 117601 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[22]
.sym 117602 $auto$alumacc.cc:474:replace_alu$3217.C[22]
.sym 117604 rvsoc.cpu0.mulhu_val[23]
.sym 117605 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[23]
.sym 117606 $auto$alumacc.cc:474:replace_alu$3217.C[23]
.sym 117608 rvsoc.cpu0.mulhu_val[24]
.sym 117609 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[24]
.sym 117610 $auto$alumacc.cc:474:replace_alu$3217.C[24]
.sym 117612 rvsoc.cpu0.mulhu_val[25]
.sym 117613 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[25]
.sym 117614 $auto$alumacc.cc:474:replace_alu$3217.C[25]
.sym 117616 rvsoc.cpu0.mulhu_val[26]
.sym 117617 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[26]
.sym 117618 $auto$alumacc.cc:474:replace_alu$3217.C[26]
.sym 117620 rvsoc.cpu0.mulhu_val[27]
.sym 117621 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[27]
.sym 117622 $auto$alumacc.cc:474:replace_alu$3217.C[27]
.sym 117624 rvsoc.cpu0.mulhu_val[28]
.sym 117625 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[28]
.sym 117626 $auto$alumacc.cc:474:replace_alu$3217.C[28]
.sym 117628 rvsoc.cpu0.mulhu_val[29]
.sym 117629 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[29]
.sym 117630 $auto$alumacc.cc:474:replace_alu$3217.C[29]
.sym 117632 rvsoc.cpu0.mulhu_val[30]
.sym 117633 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[30]
.sym 117634 $auto$alumacc.cc:474:replace_alu$3217.C[30]
.sym 117636 rvsoc.cpu0.mulhu_val[31]
.sym 117637 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[31]
.sym 117638 $auto$alumacc.cc:474:replace_alu$3217.C[31]
.sym 117639 rvsoc.cpu0.mulhu_val[20]
.sym 117640 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[20]
.sym 117641 rvsoc.cpu0.E_op1[31]
.sym 117643 rvsoc.cpu0.mulhu_val[19]
.sym 117644 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[19]
.sym 117645 rvsoc.cpu0.E_op1[31]
.sym 117647 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[28]
.sym 117648 $abc$63009$new_ys__n6956_
.sym 117649 rvsoc.cpu0.E_op2[31]
.sym 117651 rvsoc.data_wdata[6]
.sym 117655 rvsoc.cpu0.mulhu_val[21]
.sym 117656 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[21]
.sym 117657 rvsoc.cpu0.E_op1[31]
.sym 117659 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[31]
.sym 117660 $abc$63009$new_ys__n6959_
.sym 117661 rvsoc.cpu0.E_op2[31]
.sym 117663 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[29]
.sym 117664 $abc$63009$new_ys__n6957_
.sym 117665 rvsoc.cpu0.E_op2[31]
.sym 117667 rvsoc.cpu0.E_op2[0]
.sym 117671 rvsoc.cpu0.E_op2[14]
.sym 117675 rvsoc.cpu0.mulhu_val[29]
.sym 117676 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[29]
.sym 117677 rvsoc.cpu0.E_op1[31]
.sym 117679 rvsoc.cpu0.cpu_rs1[24]
.sym 117680 rvsoc.data_wdata[24]
.sym 117681 $abc$63009$new_ys__n2828_
.sym 117683 rvsoc.cpu0.cpu_rs1[28]
.sym 117684 rvsoc.data_wdata[28]
.sym 117685 $abc$63009$new_ys__n2828_
.sym 117687 rvsoc.cpu0.mulhu_val[16]
.sym 117688 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[16]
.sym 117689 rvsoc.cpu0.E_op1[31]
.sym 117691 rvsoc.cpu0.E_op2[11]
.sym 117695 rvsoc.cpu0.mulhu_val[28]
.sym 117696 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[28]
.sym 117697 rvsoc.cpu0.E_op1[31]
.sym 117699 rvsoc.cpu0.E_op2[8]
.sym 117703 rvsoc.cpu0.E_op2[16]
.sym 117707 rvsoc.cpu0.E_op2[20]
.sym 117711 rvsoc.cpu0.D_op2[20]
.sym 117715 rvsoc.cpu0.E_op2[22]
.sym 117719 rvsoc.cpu0.E_op2[30]
.sym 117723 rvsoc.cpu0.D_op2[18]
.sym 117727 rvsoc.cpu0.E_op2[18]
.sym 117731 rvsoc.cpu0.E_op2[21]
.sym 117735 rvsoc.cpu0.D_op2[28]
.sym 117739 rvsoc.cpu0.E_op2[27]
.sym 117743 rvsoc.cpu0.D_op2[16]
.sym 117747 rvsoc.cpu0.E_op2[28]
.sym 117751 rvsoc.cpu0.D_op2[24]
.sym 117755 rvsoc.cpu0.D_op2[3]
.sym 117759 rvsoc.cpu0.D_op2[27]
.sym 117763 rvsoc.cpu0.E_op2[24]
.sym 117775 $PACKER_GND_NET
.sym 117779 $abc$63009$new_ys__n3766_
.sym 117780 rvsoc.cpu0.D_op2[5]
.sym 117783 $abc$63009$new_ys__n3766_
.sym 117784 $abc$63009$new_ys__n12870_inv_
.sym 117785 rvsoc.cpu0.D_op2[3]
.sym 117799 rvsoc.mem_vdata[1][29]
.sym 117800 rvsoc.mem_vdata[3][29]
.sym 117801 rvsoc.data_adrs[29]
.sym 117802 rvsoc.data_adrs[28]
.sym 117803 rvsoc.data_adrs[15]
.sym 117804 rvsoc.code_adrs[15]
.sym 117805 $abc$63009$new_ys__n5911_
.sym 117807 p12
.sym 117808 rvsoc.gpio0.data[4]
.sym 117809 $abc$63009$new_ys__n2292_inv_
.sym 117810 rvsoc.gpio0.dir[4]
.sym 117815 rvsoc.mem_vdata[1][8]
.sym 117816 rvsoc.mem_vdata[3][8]
.sym 117817 rvsoc.code_adrs[29]
.sym 117818 rvsoc.code_adrs[28]
.sym 117819 rvsoc.mem_vdata[1][8]
.sym 117820 rvsoc.mem_vdata[3][8]
.sym 117821 rvsoc.data_adrs[29]
.sym 117822 rvsoc.data_adrs[28]
.sym 117823 $PACKER_GND_NET
.sym 117827 $PACKER_GND_NET
.sym 117831 rvsoc.mem_vdata[1][24]
.sym 117832 rvsoc.mem_vdata[5][24]
.sym 117833 rvsoc.code_adrs[30]
.sym 117834 $abc$63009$new_ys__n12571_
.sym 117835 rvsoc.mem_vdata[1][24]
.sym 117836 rvsoc.mem_vdata[3][24]
.sym 117837 rvsoc.data_adrs[29]
.sym 117838 rvsoc.data_adrs[28]
.sym 117839 rvsoc.mem_vdata[4][29]
.sym 117840 rvsoc.mem_vdata[5][29]
.sym 117841 rvsoc.code_adrs[29]
.sym 117842 rvsoc.code_adrs[28]
.sym 117843 $abc$63009$new_n3014_
.sym 117844 $abc$63009$new_n3015_
.sym 117845 $abc$63009$new_n3013_
.sym 117846 rvsoc.code_adrs[30]
.sym 117847 rvsoc.mem_vdata[1][29]
.sym 117848 rvsoc.mem_vdata[2][29]
.sym 117849 rvsoc.code_adrs[29]
.sym 117850 rvsoc.code_adrs[28]
.sym 117851 rvsoc.mem_vdata[0][29]
.sym 117852 rvsoc.mem_vdata[3][29]
.sym 117853 rvsoc.code_adrs[28]
.sym 117854 rvsoc.code_adrs[29]
.sym 117855 $PACKER_GND_NET
.sym 117859 rvsoc.code_adrs[30]
.sym 117860 $abc$63009$new_n3579_
.sym 117861 $abc$63009$new_n3578_
.sym 117862 $abc$63009$new_n3577_
.sym 117863 rvsoc.data_adrs[3]
.sym 117864 rvsoc.data_adrs[2]
.sym 117865 rvsoc.spi0.status[25]
.sym 117867 rvsoc.data_adrs[3]
.sym 117868 rvsoc.data_adrs[2]
.sym 117869 rvsoc.spi0.status[16]
.sym 117871 rvsoc.mem_vdata[3][24]
.sym 117872 $abc$63009$new_n2983_
.sym 117873 $abc$63009$new_n2978_
.sym 117874 rvsoc.mem_vdata[4][24]
.sym 117875 $abc$63009$new_ys__n12580_
.sym 117876 rvsoc.mem_vdata[5][29]
.sym 117877 rvsoc.mem_vdata[4][29]
.sym 117878 $abc$63009$new_ys__n12579_
.sym 117879 $abc$63009$new_ys__n12580_
.sym 117880 rvsoc.mem_vdata[5][24]
.sym 117881 rvsoc.mem_vdata[4][24]
.sym 117882 $abc$63009$new_ys__n12579_
.sym 117883 $abc$63009$new_ys__n12580_
.sym 117884 rvsoc.mem_vdata[5][25]
.sym 117885 rvsoc.mem_vdata[4][25]
.sym 117886 $abc$63009$new_ys__n12579_
.sym 117887 rvsoc.data_adrs[3]
.sym 117888 rvsoc.data_adrs[2]
.sym 117889 rvsoc.spi0.status[24]
.sym 117891 rvsoc.mem_vdata[1][13]
.sym 117892 rvsoc.mem_vdata[3][13]
.sym 117893 rvsoc.data_adrs[29]
.sym 117894 rvsoc.data_adrs[28]
.sym 117895 $abc$63009$new_ys__n2292_inv_
.sym 117896 rvsoc.uart0.cfg[26]
.sym 117897 $abc$63009$new_n3195_
.sym 117899 rvsoc.mem_vdata[4][26]
.sym 117900 rvsoc.mem_vdata[5][26]
.sym 117901 rvsoc.code_adrs[29]
.sym 117902 rvsoc.code_adrs[28]
.sym 117903 $abc$63009$new_ys__n12580_
.sym 117904 rvsoc.mem_vdata[5][26]
.sym 117905 rvsoc.mem_vdata[4][26]
.sym 117906 $abc$63009$new_ys__n12579_
.sym 117907 $abc$63009$new_ys__n2292_inv_
.sym 117908 rvsoc.uart0.cfg[29]
.sym 117909 $abc$63009$new_n3201_
.sym 117911 $abc$63009$new_n3995_
.sym 117912 $abc$63009$new_n3996_
.sym 117913 $abc$63009$new_n3994_
.sym 117914 rvsoc.code_adrs[30]
.sym 117915 $abc$63009$new_ys__n2292_inv_
.sym 117916 rvsoc.uart0.cfg[27]
.sym 117917 $abc$63009$new_n3197_
.sym 117919 $abc$63009$new_n5100_
.sym 117920 $abc$63009$new_n5101_
.sym 117921 $abc$63009$new_n5944_
.sym 117922 rvsoc.data_adrs[30]
.sym 117923 $abc$63009$new_n4034_
.sym 117924 $abc$63009$new_n4035_
.sym 117925 $abc$63009$new_n4033_
.sym 117926 rvsoc.code_adrs[30]
.sym 117927 $abc$63009$new_ys__n12580_
.sym 117928 rvsoc.mem_vdata[5][27]
.sym 117929 rvsoc.mem_vdata[4][27]
.sym 117930 $abc$63009$new_ys__n12579_
.sym 117931 rvsoc.code_adrs[31]
.sym 117932 $abc$63009$new_n3993_
.sym 117933 $abc$63009$new_ys__n4202_
.sym 117934 rvsoc.mem_vdata[15][26]
.sym 117935 rvsoc.mem_vdata[5][16]
.sym 117936 $abc$63009$new_ys__n11680_
.sym 117937 $abc$63009$new_n5016_
.sym 117938 $abc$63009$new_n5015_
.sym 117939 $PACKER_GND_NET
.sym 117943 rvsoc.mem_vdata[1][19]
.sym 117944 rvsoc.mem_vdata[5][19]
.sym 117945 rvsoc.code_adrs[30]
.sym 117946 $abc$63009$new_ys__n12571_
.sym 117947 rvsoc.mem_vdata[0][15]
.sym 117948 rvsoc.mem_vdata[2][15]
.sym 117949 rvsoc.code_adrs[28]
.sym 117950 rvsoc.code_adrs[29]
.sym 117951 $abc$63009$new_ys__n11179_
.sym 117952 rvsoc.mem_vdata[15][16]
.sym 117953 $abc$63009$new_ys__n11684_
.sym 117954 rvsoc.mem_vdata[4][16]
.sym 117955 $PACKER_GND_NET
.sym 117959 rvsoc.mem_vdata[4][3]
.sym 117960 $abc$63009$new_ys__n11684_
.sym 117961 $abc$63009$new_n5122_
.sym 117962 $abc$63009$new_n5121_
.sym 117963 rvsoc.mem_vdata[4][27]
.sym 117964 rvsoc.mem_vdata[5][27]
.sym 117965 rvsoc.code_adrs[29]
.sym 117966 rvsoc.code_adrs[28]
.sym 117967 rvsoc.mem_vdata[5][18]
.sym 117968 $abc$63009$new_ys__n11680_
.sym 117969 $abc$63009$new_n5092_
.sym 117970 $abc$63009$new_n5091_
.sym 117971 rvsoc.data_adrs[3]
.sym 117972 rvsoc.data_adrs[2]
.sym 117973 rvsoc.spi0.status[13]
.sym 117975 rvsoc.code_adrs[31]
.sym 117976 $abc$63009$new_n3012_
.sym 117977 $abc$63009$new_ys__n4202_
.sym 117978 rvsoc.mem_vdata[15][29]
.sym 117979 rvsoc.data_adrs[3]
.sym 117980 rvsoc.data_adrs[2]
.sym 117981 rvsoc.spi0.status[27]
.sym 117983 $abc$63009$new_ys__n11179_
.sym 117984 rvsoc.mem_vdata[15][3]
.sym 117985 $abc$63009$new_ys__n11680_
.sym 117986 rvsoc.mem_vdata[5][3]
.sym 117987 rvsoc.data_adrs[3]
.sym 117988 rvsoc.data_adrs[2]
.sym 117989 rvsoc.spi0.status[15]
.sym 117991 $abc$63009$new_ys__n11179_
.sym 117992 rvsoc.mem_vdata[15][0]
.sym 117993 $abc$63009$new_ys__n11680_
.sym 117994 rvsoc.mem_vdata[5][0]
.sym 117995 rvsoc.uart0.div[27]
.sym 117996 rvsoc.uart0.status[27]
.sym 117997 rvsoc.data_adrs[2]
.sym 117998 rvsoc.data_adrs[3]
.sym 117999 rvsoc.data_adrs[7]
.sym 118000 rvsoc.code_adrs[7]
.sym 118001 $abc$63009$new_ys__n5881_
.sym 118003 rvsoc.data_wdata[11]
.sym 118007 rvsoc.uart0.div[11]
.sym 118008 rvsoc.uart0.status[11]
.sym 118009 rvsoc.data_adrs[2]
.sym 118010 rvsoc.data_adrs[3]
.sym 118011 $abc$63009$new_ys__n11179_
.sym 118012 rvsoc.mem_vdata[15][13]
.sym 118013 $abc$63009$new_ys__n11684_
.sym 118014 rvsoc.mem_vdata[4][13]
.sym 118015 rvsoc.mem_vdata[4][13]
.sym 118016 rvsoc.mem_vdata[5][13]
.sym 118017 rvsoc.code_adrs[29]
.sym 118018 rvsoc.code_adrs[28]
.sym 118019 $abc$63009$new_ys__n11179_
.sym 118020 rvsoc.mem_vdata[15][8]
.sym 118021 $abc$63009$new_ys__n11684_
.sym 118022 rvsoc.mem_vdata[4][8]
.sym 118023 rvsoc.uart0.div[29]
.sym 118024 rvsoc.uart0.status[29]
.sym 118025 rvsoc.data_adrs[2]
.sym 118026 rvsoc.data_adrs[3]
.sym 118027 $PACKER_GND_NET
.sym 118031 $PACKER_GND_NET
.sym 118035 $PACKER_GND_NET
.sym 118039 $PACKER_GND_NET
.sym 118043 $abc$63009$new_ys__n4202_
.sym 118044 rvsoc.mem_vdata[15][24]
.sym 118045 $abc$63009$new_n3576_
.sym 118046 rvsoc.code_adrs[31]
.sym 118047 $PACKER_GND_NET
.sym 118051 $PACKER_GND_NET
.sym 118055 rvsoc.cpu0.D_next_pc[4]
.sym 118056 $abc$63009$new_ys__n10983_inv_
.sym 118057 $abc$63009$new_ys__n1806_
.sym 118058 $abc$63009$new_n4255_
.sym 118059 $abc$63009$new_ys__n9819_inv_
.sym 118060 $abc$63009$new_n3311_
.sym 118061 $abc$63009$new_ys__n3517_
.sym 118062 rvsoc.data_wdata[5]
.sym 118063 rvsoc.cpu0.E_next_pc[12]
.sym 118064 rvsoc.cpu0.E_actv_pc[12]
.sym 118065 $abc$63009$new_ys__n2493_inv_
.sym 118066 $abc$63009$new_n3311_
.sym 118067 rvsoc.cpu0.E_next_pc[5]
.sym 118068 rvsoc.cpu0.E_actv_pc[5]
.sym 118069 $abc$63009$new_ys__n2493_inv_
.sym 118071 rvsoc.cpu0.sys_count[4]
.sym 118072 rvsoc.cpu0.sys_count[36]
.sym 118073 rvsoc.cpu0.D_insn[27]
.sym 118074 rvsoc.cpu0.D_insn_typ[9]
.sym 118075 rvsoc.uart0.status[2]
.sym 118076 rvsoc.uart0.cfg[2]
.sym 118077 rvsoc.data_adrs[2]
.sym 118078 rvsoc.data_adrs[3]
.sym 118079 rvsoc.data_wdata[2]
.sym 118083 rvsoc.cpu0.E_next_pc[6]
.sym 118084 rvsoc.cpu0.E_actv_pc[6]
.sym 118085 $abc$63009$new_ys__n2493_inv_
.sym 118086 $abc$63009$new_n3311_
.sym 118087 $abc$63009$new_ys__n2214_inv_
.sym 118088 rvsoc.spi0.log2div[3]
.sym 118089 $abc$63009$new_n3127_
.sym 118091 $abc$63009$new_ys__n2207_
.sym 118092 $abc$63009$auto$simplemap.cc:250:simplemap_eqne$50708[0]
.sym 118095 rvsoc.data_adrs[3]
.sym 118096 rvsoc.data_adrs[2]
.sym 118097 rvsoc.spi0.status[19]
.sym 118099 rvsoc.data_wdata[0]
.sym 118100 $abc$63009$new_ys__n3517_
.sym 118101 $abc$63009$new_n3399_
.sym 118103 rvsoc.data_adrs[3]
.sym 118104 rvsoc.data_adrs[2]
.sym 118105 rvsoc.spi0.status[26]
.sym 118107 $abc$63009$new_ys__n9830_inv_
.sym 118108 $abc$63009$new_n3311_
.sym 118109 $abc$63009$new_ys__n3517_
.sym 118110 rvsoc.data_wdata[16]
.sym 118111 rvsoc.cpu0.D_next_pc[1]
.sym 118112 $abc$63009$new_ys__n10983_inv_
.sym 118113 $abc$63009$new_ys__n1845_
.sym 118114 $abc$63009$new_n4168_
.sym 118115 rvsoc.data_wdata[8]
.sym 118116 $abc$63009$new_ys__n3517_
.sym 118117 $abc$63009$new_n3431_
.sym 118119 rvsoc.cpu0.D_next_pc[12]
.sym 118123 rvsoc.cpu0.sys_count[3]
.sym 118124 rvsoc.cpu0.sys_count[35]
.sym 118125 rvsoc.cpu0.D_insn[27]
.sym 118126 rvsoc.cpu0.D_insn_typ[9]
.sym 118127 rvsoc.cpu0.D_actv_pc[14]
.sym 118131 rvsoc.cpu0.E_next_pc[16]
.sym 118132 rvsoc.cpu0.E_actv_pc[16]
.sym 118133 $abc$63009$new_ys__n2493_inv_
.sym 118135 rvsoc.cpu0.sys_count[1]
.sym 118136 rvsoc.cpu0.sys_count[33]
.sym 118137 rvsoc.cpu0.D_insn[27]
.sym 118138 rvsoc.cpu0.D_insn_typ[9]
.sym 118139 rvsoc.cpu0.D_actv_pc[16]
.sym 118143 rvsoc.cpu0.D_next_pc[16]
.sym 118147 rvsoc.cpu0.sys_count[5]
.sym 118148 rvsoc.cpu0.sys_count[37]
.sym 118149 rvsoc.cpu0.D_insn[27]
.sym 118150 rvsoc.cpu0.D_insn_typ[9]
.sym 118152 rvsoc.cpu0.sys_count[0]
.sym 118157 rvsoc.cpu0.sys_count[1]
.sym 118161 rvsoc.cpu0.sys_count[2]
.sym 118162 $auto$alumacc.cc:474:replace_alu$3211.C[2]
.sym 118165 rvsoc.cpu0.sys_count[3]
.sym 118166 $auto$alumacc.cc:474:replace_alu$3211.C[3]
.sym 118169 rvsoc.cpu0.sys_count[4]
.sym 118170 $auto$alumacc.cc:474:replace_alu$3211.C[4]
.sym 118173 rvsoc.cpu0.sys_count[5]
.sym 118174 $auto$alumacc.cc:474:replace_alu$3211.C[5]
.sym 118177 rvsoc.cpu0.sys_count[6]
.sym 118178 $auto$alumacc.cc:474:replace_alu$3211.C[6]
.sym 118181 rvsoc.cpu0.sys_count[7]
.sym 118182 $auto$alumacc.cc:474:replace_alu$3211.C[7]
.sym 118185 rvsoc.cpu0.sys_count[8]
.sym 118186 $auto$alumacc.cc:474:replace_alu$3211.C[8]
.sym 118189 rvsoc.cpu0.sys_count[9]
.sym 118190 $auto$alumacc.cc:474:replace_alu$3211.C[9]
.sym 118193 rvsoc.cpu0.sys_count[10]
.sym 118194 $auto$alumacc.cc:474:replace_alu$3211.C[10]
.sym 118197 rvsoc.cpu0.sys_count[11]
.sym 118198 $auto$alumacc.cc:474:replace_alu$3211.C[11]
.sym 118201 rvsoc.cpu0.sys_count[12]
.sym 118202 $auto$alumacc.cc:474:replace_alu$3211.C[12]
.sym 118205 rvsoc.cpu0.sys_count[13]
.sym 118206 $auto$alumacc.cc:474:replace_alu$3211.C[13]
.sym 118209 rvsoc.cpu0.sys_count[14]
.sym 118210 $auto$alumacc.cc:474:replace_alu$3211.C[14]
.sym 118213 rvsoc.cpu0.sys_count[15]
.sym 118214 $auto$alumacc.cc:474:replace_alu$3211.C[15]
.sym 118217 rvsoc.cpu0.sys_count[16]
.sym 118218 $auto$alumacc.cc:474:replace_alu$3211.C[16]
.sym 118221 rvsoc.cpu0.sys_count[17]
.sym 118222 $auto$alumacc.cc:474:replace_alu$3211.C[17]
.sym 118225 rvsoc.cpu0.sys_count[18]
.sym 118226 $auto$alumacc.cc:474:replace_alu$3211.C[18]
.sym 118229 rvsoc.cpu0.sys_count[19]
.sym 118230 $auto$alumacc.cc:474:replace_alu$3211.C[19]
.sym 118233 rvsoc.cpu0.sys_count[20]
.sym 118234 $auto$alumacc.cc:474:replace_alu$3211.C[20]
.sym 118237 rvsoc.cpu0.sys_count[21]
.sym 118238 $auto$alumacc.cc:474:replace_alu$3211.C[21]
.sym 118241 rvsoc.cpu0.sys_count[22]
.sym 118242 $auto$alumacc.cc:474:replace_alu$3211.C[22]
.sym 118245 rvsoc.cpu0.sys_count[23]
.sym 118246 $auto$alumacc.cc:474:replace_alu$3211.C[23]
.sym 118249 rvsoc.cpu0.sys_count[24]
.sym 118250 $auto$alumacc.cc:474:replace_alu$3211.C[24]
.sym 118253 rvsoc.cpu0.sys_count[25]
.sym 118254 $auto$alumacc.cc:474:replace_alu$3211.C[25]
.sym 118257 rvsoc.cpu0.sys_count[26]
.sym 118258 $auto$alumacc.cc:474:replace_alu$3211.C[26]
.sym 118261 rvsoc.cpu0.sys_count[27]
.sym 118262 $auto$alumacc.cc:474:replace_alu$3211.C[27]
.sym 118265 rvsoc.cpu0.sys_count[28]
.sym 118266 $auto$alumacc.cc:474:replace_alu$3211.C[28]
.sym 118269 rvsoc.cpu0.sys_count[29]
.sym 118270 $auto$alumacc.cc:474:replace_alu$3211.C[29]
.sym 118273 rvsoc.cpu0.sys_count[30]
.sym 118274 $auto$alumacc.cc:474:replace_alu$3211.C[30]
.sym 118277 rvsoc.cpu0.sys_count[31]
.sym 118278 $auto$alumacc.cc:474:replace_alu$3211.C[31]
.sym 118281 rvsoc.cpu0.sys_count[32]
.sym 118282 $auto$alumacc.cc:474:replace_alu$3211.C[32]
.sym 118285 rvsoc.cpu0.sys_count[33]
.sym 118286 $auto$alumacc.cc:474:replace_alu$3211.C[33]
.sym 118289 rvsoc.cpu0.sys_count[34]
.sym 118290 $auto$alumacc.cc:474:replace_alu$3211.C[34]
.sym 118293 rvsoc.cpu0.sys_count[35]
.sym 118294 $auto$alumacc.cc:474:replace_alu$3211.C[35]
.sym 118297 rvsoc.cpu0.sys_count[36]
.sym 118298 $auto$alumacc.cc:474:replace_alu$3211.C[36]
.sym 118301 rvsoc.cpu0.sys_count[37]
.sym 118302 $auto$alumacc.cc:474:replace_alu$3211.C[37]
.sym 118305 rvsoc.cpu0.sys_count[38]
.sym 118306 $auto$alumacc.cc:474:replace_alu$3211.C[38]
.sym 118309 rvsoc.cpu0.sys_count[39]
.sym 118310 $auto$alumacc.cc:474:replace_alu$3211.C[39]
.sym 118313 rvsoc.cpu0.sys_count[40]
.sym 118314 $auto$alumacc.cc:474:replace_alu$3211.C[40]
.sym 118317 rvsoc.cpu0.sys_count[41]
.sym 118318 $auto$alumacc.cc:474:replace_alu$3211.C[41]
.sym 118321 rvsoc.cpu0.sys_count[42]
.sym 118322 $auto$alumacc.cc:474:replace_alu$3211.C[42]
.sym 118325 rvsoc.cpu0.sys_count[43]
.sym 118326 $auto$alumacc.cc:474:replace_alu$3211.C[43]
.sym 118329 rvsoc.cpu0.sys_count[44]
.sym 118330 $auto$alumacc.cc:474:replace_alu$3211.C[44]
.sym 118333 rvsoc.cpu0.sys_count[45]
.sym 118334 $auto$alumacc.cc:474:replace_alu$3211.C[45]
.sym 118337 rvsoc.cpu0.sys_count[46]
.sym 118338 $auto$alumacc.cc:474:replace_alu$3211.C[46]
.sym 118341 rvsoc.cpu0.sys_count[47]
.sym 118342 $auto$alumacc.cc:474:replace_alu$3211.C[47]
.sym 118345 rvsoc.cpu0.sys_count[48]
.sym 118346 $auto$alumacc.cc:474:replace_alu$3211.C[48]
.sym 118349 rvsoc.cpu0.sys_count[49]
.sym 118350 $auto$alumacc.cc:474:replace_alu$3211.C[49]
.sym 118353 rvsoc.cpu0.sys_count[50]
.sym 118354 $auto$alumacc.cc:474:replace_alu$3211.C[50]
.sym 118357 rvsoc.cpu0.sys_count[51]
.sym 118358 $auto$alumacc.cc:474:replace_alu$3211.C[51]
.sym 118361 rvsoc.cpu0.sys_count[52]
.sym 118362 $auto$alumacc.cc:474:replace_alu$3211.C[52]
.sym 118365 rvsoc.cpu0.sys_count[53]
.sym 118366 $auto$alumacc.cc:474:replace_alu$3211.C[53]
.sym 118369 rvsoc.cpu0.sys_count[54]
.sym 118370 $auto$alumacc.cc:474:replace_alu$3211.C[54]
.sym 118373 rvsoc.cpu0.sys_count[55]
.sym 118374 $auto$alumacc.cc:474:replace_alu$3211.C[55]
.sym 118377 rvsoc.cpu0.sys_count[56]
.sym 118378 $auto$alumacc.cc:474:replace_alu$3211.C[56]
.sym 118381 rvsoc.cpu0.sys_count[57]
.sym 118382 $auto$alumacc.cc:474:replace_alu$3211.C[57]
.sym 118385 rvsoc.cpu0.sys_count[58]
.sym 118386 $auto$alumacc.cc:474:replace_alu$3211.C[58]
.sym 118389 rvsoc.cpu0.sys_count[59]
.sym 118390 $auto$alumacc.cc:474:replace_alu$3211.C[59]
.sym 118393 rvsoc.cpu0.sys_count[60]
.sym 118394 $auto$alumacc.cc:474:replace_alu$3211.C[60]
.sym 118397 rvsoc.cpu0.sys_count[61]
.sym 118398 $auto$alumacc.cc:474:replace_alu$3211.C[61]
.sym 118401 rvsoc.cpu0.sys_count[62]
.sym 118402 $auto$alumacc.cc:474:replace_alu$3211.C[62]
.sym 118405 rvsoc.cpu0.sys_count[63]
.sym 118406 $auto$alumacc.cc:474:replace_alu$3211.C[63]
.sym 118408 rvsoc.cpu0.umul_hilo[0]
.sym 118409 rvsoc.cpu0.umul_lohi[0]
.sym 118412 rvsoc.cpu0.umul_hilo[1]
.sym 118413 rvsoc.cpu0.umul_lohi[1]
.sym 118414 $auto$alumacc.cc:474:replace_alu$3181.C[1]
.sym 118416 rvsoc.cpu0.umul_hilo[2]
.sym 118417 rvsoc.cpu0.umul_lohi[2]
.sym 118418 $auto$alumacc.cc:474:replace_alu$3181.C[2]
.sym 118420 rvsoc.cpu0.umul_hilo[3]
.sym 118421 rvsoc.cpu0.umul_lohi[3]
.sym 118422 $auto$alumacc.cc:474:replace_alu$3181.C[3]
.sym 118424 rvsoc.cpu0.umul_hilo[4]
.sym 118425 rvsoc.cpu0.umul_lohi[4]
.sym 118426 $auto$alumacc.cc:474:replace_alu$3181.C[4]
.sym 118428 rvsoc.cpu0.umul_hilo[5]
.sym 118429 rvsoc.cpu0.umul_lohi[5]
.sym 118430 $auto$alumacc.cc:474:replace_alu$3181.C[5]
.sym 118432 rvsoc.cpu0.umul_hilo[6]
.sym 118433 rvsoc.cpu0.umul_lohi[6]
.sym 118434 $auto$alumacc.cc:474:replace_alu$3181.C[6]
.sym 118436 rvsoc.cpu0.umul_hilo[7]
.sym 118437 rvsoc.cpu0.umul_lohi[7]
.sym 118438 $auto$alumacc.cc:474:replace_alu$3181.C[7]
.sym 118440 rvsoc.cpu0.umul_hilo[8]
.sym 118441 rvsoc.cpu0.umul_lohi[8]
.sym 118442 $auto$alumacc.cc:474:replace_alu$3181.C[8]
.sym 118444 rvsoc.cpu0.umul_hilo[9]
.sym 118445 rvsoc.cpu0.umul_lohi[9]
.sym 118446 $auto$alumacc.cc:474:replace_alu$3181.C[9]
.sym 118448 rvsoc.cpu0.umul_hilo[10]
.sym 118449 rvsoc.cpu0.umul_lohi[10]
.sym 118450 $auto$alumacc.cc:474:replace_alu$3181.C[10]
.sym 118452 rvsoc.cpu0.umul_hilo[11]
.sym 118453 rvsoc.cpu0.umul_lohi[11]
.sym 118454 $auto$alumacc.cc:474:replace_alu$3181.C[11]
.sym 118456 rvsoc.cpu0.umul_hilo[12]
.sym 118457 rvsoc.cpu0.umul_lohi[12]
.sym 118458 $auto$alumacc.cc:474:replace_alu$3181.C[12]
.sym 118460 rvsoc.cpu0.umul_hilo[13]
.sym 118461 rvsoc.cpu0.umul_lohi[13]
.sym 118462 $auto$alumacc.cc:474:replace_alu$3181.C[13]
.sym 118464 rvsoc.cpu0.umul_hilo[14]
.sym 118465 rvsoc.cpu0.umul_lohi[14]
.sym 118466 $auto$alumacc.cc:474:replace_alu$3181.C[14]
.sym 118468 rvsoc.cpu0.umul_hilo[15]
.sym 118469 rvsoc.cpu0.umul_lohi[15]
.sym 118470 $auto$alumacc.cc:474:replace_alu$3181.C[15]
.sym 118472 rvsoc.cpu0.umul_hilo[16]
.sym 118473 rvsoc.cpu0.umul_lohi[16]
.sym 118474 $auto$alumacc.cc:474:replace_alu$3181.C[16]
.sym 118476 rvsoc.cpu0.umul_hilo[17]
.sym 118477 rvsoc.cpu0.umul_lohi[17]
.sym 118478 $auto$alumacc.cc:474:replace_alu$3181.C[17]
.sym 118480 rvsoc.cpu0.umul_hilo[18]
.sym 118481 rvsoc.cpu0.umul_lohi[18]
.sym 118482 $auto$alumacc.cc:474:replace_alu$3181.C[18]
.sym 118484 rvsoc.cpu0.umul_hilo[19]
.sym 118485 rvsoc.cpu0.umul_lohi[19]
.sym 118486 $auto$alumacc.cc:474:replace_alu$3181.C[19]
.sym 118488 rvsoc.cpu0.umul_hilo[20]
.sym 118489 rvsoc.cpu0.umul_lohi[20]
.sym 118490 $auto$alumacc.cc:474:replace_alu$3181.C[20]
.sym 118492 rvsoc.cpu0.umul_hilo[21]
.sym 118493 rvsoc.cpu0.umul_lohi[21]
.sym 118494 $auto$alumacc.cc:474:replace_alu$3181.C[21]
.sym 118496 rvsoc.cpu0.umul_hilo[22]
.sym 118497 rvsoc.cpu0.umul_lohi[22]
.sym 118498 $auto$alumacc.cc:474:replace_alu$3181.C[22]
.sym 118500 rvsoc.cpu0.umul_hilo[23]
.sym 118501 rvsoc.cpu0.umul_lohi[23]
.sym 118502 $auto$alumacc.cc:474:replace_alu$3181.C[23]
.sym 118504 rvsoc.cpu0.umul_hilo[24]
.sym 118505 rvsoc.cpu0.umul_lohi[24]
.sym 118506 $auto$alumacc.cc:474:replace_alu$3181.C[24]
.sym 118508 rvsoc.cpu0.umul_hilo[25]
.sym 118509 rvsoc.cpu0.umul_lohi[25]
.sym 118510 $auto$alumacc.cc:474:replace_alu$3181.C[25]
.sym 118512 rvsoc.cpu0.umul_hilo[26]
.sym 118513 rvsoc.cpu0.umul_lohi[26]
.sym 118514 $auto$alumacc.cc:474:replace_alu$3181.C[26]
.sym 118516 rvsoc.cpu0.umul_hilo[27]
.sym 118517 rvsoc.cpu0.umul_lohi[27]
.sym 118518 $auto$alumacc.cc:474:replace_alu$3181.C[27]
.sym 118520 rvsoc.cpu0.umul_hilo[28]
.sym 118521 rvsoc.cpu0.umul_lohi[28]
.sym 118522 $auto$alumacc.cc:474:replace_alu$3181.C[28]
.sym 118524 rvsoc.cpu0.umul_hilo[29]
.sym 118525 rvsoc.cpu0.umul_lohi[29]
.sym 118526 $auto$alumacc.cc:474:replace_alu$3181.C[29]
.sym 118528 rvsoc.cpu0.umul_hilo[30]
.sym 118529 rvsoc.cpu0.umul_lohi[30]
.sym 118530 $auto$alumacc.cc:474:replace_alu$3181.C[30]
.sym 118532 rvsoc.cpu0.umul_hilo[31]
.sym 118533 rvsoc.cpu0.umul_lohi[31]
.sym 118534 $auto$alumacc.cc:474:replace_alu$3181.C[31]
.sym 118538 $auto$alumacc.cc:474:replace_alu$3181.C[32]
.sym 118539 rvsoc.cpu0.mulhu_val[15]
.sym 118540 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[15]
.sym 118541 rvsoc.cpu0.E_op1[31]
.sym 118543 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[24]
.sym 118544 $abc$63009$new_ys__n6952_
.sym 118545 rvsoc.cpu0.E_op2[31]
.sym 118547 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[15]
.sym 118548 $abc$63009$new_ys__n6943_
.sym 118549 rvsoc.cpu0.E_op2[31]
.sym 118551 rvsoc.cpu0.mulhu_val[10]
.sym 118552 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[10]
.sym 118553 rvsoc.cpu0.E_op1[31]
.sym 118556 rvsoc.cpu0.E_lllhhl[16]
.sym 118557 rvsoc.cpu0.E_mul_hihi[0]
.sym 118559 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[21]
.sym 118560 $abc$63009$new_ys__n6949_
.sym 118561 rvsoc.cpu0.E_op2[31]
.sym 118563 rvsoc.data_wdata[18]
.sym 118568 rvsoc.cpu0.mulhu_val[0]
.sym 118569 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[0]
.sym 118572 rvsoc.cpu0.mulhu_val[1]
.sym 118573 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[1]
.sym 118574 $auto$alumacc.cc:474:replace_alu$3214.C[1]
.sym 118576 rvsoc.cpu0.mulhu_val[2]
.sym 118577 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[2]
.sym 118578 $auto$alumacc.cc:474:replace_alu$3214.C[2]
.sym 118580 rvsoc.cpu0.mulhu_val[3]
.sym 118581 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[3]
.sym 118582 $auto$alumacc.cc:474:replace_alu$3214.C[3]
.sym 118584 rvsoc.cpu0.mulhu_val[4]
.sym 118585 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[4]
.sym 118586 $auto$alumacc.cc:474:replace_alu$3214.C[4]
.sym 118588 rvsoc.cpu0.mulhu_val[5]
.sym 118589 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[5]
.sym 118590 $auto$alumacc.cc:474:replace_alu$3214.C[5]
.sym 118592 rvsoc.cpu0.mulhu_val[6]
.sym 118593 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[6]
.sym 118594 $auto$alumacc.cc:474:replace_alu$3214.C[6]
.sym 118596 rvsoc.cpu0.mulhu_val[7]
.sym 118597 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[7]
.sym 118598 $auto$alumacc.cc:474:replace_alu$3214.C[7]
.sym 118600 rvsoc.cpu0.mulhu_val[8]
.sym 118601 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[8]
.sym 118602 $auto$alumacc.cc:474:replace_alu$3214.C[8]
.sym 118604 rvsoc.cpu0.mulhu_val[9]
.sym 118605 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[9]
.sym 118606 $auto$alumacc.cc:474:replace_alu$3214.C[9]
.sym 118608 rvsoc.cpu0.mulhu_val[10]
.sym 118609 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[10]
.sym 118610 $auto$alumacc.cc:474:replace_alu$3214.C[10]
.sym 118612 rvsoc.cpu0.mulhu_val[11]
.sym 118613 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[11]
.sym 118614 $auto$alumacc.cc:474:replace_alu$3214.C[11]
.sym 118616 rvsoc.cpu0.mulhu_val[12]
.sym 118617 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[12]
.sym 118618 $auto$alumacc.cc:474:replace_alu$3214.C[12]
.sym 118620 rvsoc.cpu0.mulhu_val[13]
.sym 118621 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[13]
.sym 118622 $auto$alumacc.cc:474:replace_alu$3214.C[13]
.sym 118624 rvsoc.cpu0.mulhu_val[14]
.sym 118625 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[14]
.sym 118626 $auto$alumacc.cc:474:replace_alu$3214.C[14]
.sym 118628 rvsoc.cpu0.mulhu_val[15]
.sym 118629 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[15]
.sym 118630 $auto$alumacc.cc:474:replace_alu$3214.C[15]
.sym 118632 rvsoc.cpu0.mulhu_val[16]
.sym 118633 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[16]
.sym 118634 $auto$alumacc.cc:474:replace_alu$3214.C[16]
.sym 118636 rvsoc.cpu0.mulhu_val[17]
.sym 118637 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[17]
.sym 118638 $auto$alumacc.cc:474:replace_alu$3214.C[17]
.sym 118640 rvsoc.cpu0.mulhu_val[18]
.sym 118641 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[18]
.sym 118642 $auto$alumacc.cc:474:replace_alu$3214.C[18]
.sym 118644 rvsoc.cpu0.mulhu_val[19]
.sym 118645 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[19]
.sym 118646 $auto$alumacc.cc:474:replace_alu$3214.C[19]
.sym 118648 rvsoc.cpu0.mulhu_val[20]
.sym 118649 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[20]
.sym 118650 $auto$alumacc.cc:474:replace_alu$3214.C[20]
.sym 118652 rvsoc.cpu0.mulhu_val[21]
.sym 118653 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[21]
.sym 118654 $auto$alumacc.cc:474:replace_alu$3214.C[21]
.sym 118656 rvsoc.cpu0.mulhu_val[22]
.sym 118657 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[22]
.sym 118658 $auto$alumacc.cc:474:replace_alu$3214.C[22]
.sym 118660 rvsoc.cpu0.mulhu_val[23]
.sym 118661 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[23]
.sym 118662 $auto$alumacc.cc:474:replace_alu$3214.C[23]
.sym 118664 rvsoc.cpu0.mulhu_val[24]
.sym 118665 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[24]
.sym 118666 $auto$alumacc.cc:474:replace_alu$3214.C[24]
.sym 118668 rvsoc.cpu0.mulhu_val[25]
.sym 118669 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[25]
.sym 118670 $auto$alumacc.cc:474:replace_alu$3214.C[25]
.sym 118672 rvsoc.cpu0.mulhu_val[26]
.sym 118673 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[26]
.sym 118674 $auto$alumacc.cc:474:replace_alu$3214.C[26]
.sym 118676 rvsoc.cpu0.mulhu_val[27]
.sym 118677 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[27]
.sym 118678 $auto$alumacc.cc:474:replace_alu$3214.C[27]
.sym 118680 rvsoc.cpu0.mulhu_val[28]
.sym 118681 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[28]
.sym 118682 $auto$alumacc.cc:474:replace_alu$3214.C[28]
.sym 118684 rvsoc.cpu0.mulhu_val[29]
.sym 118685 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[29]
.sym 118686 $auto$alumacc.cc:474:replace_alu$3214.C[29]
.sym 118688 rvsoc.cpu0.mulhu_val[30]
.sym 118689 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[30]
.sym 118690 $auto$alumacc.cc:474:replace_alu$3214.C[30]
.sym 118692 rvsoc.cpu0.mulhu_val[31]
.sym 118693 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[31]
.sym 118694 $auto$alumacc.cc:474:replace_alu$3214.C[31]
.sym 118695 rvsoc.cpu0.E_op2[3]
.sym 118699 rvsoc.cpu0.D_op2[19]
.sym 118703 rvsoc.cpu0.D_op2[26]
.sym 118707 rvsoc.cpu0.E_op2[4]
.sym 118711 rvsoc.cpu0.E_op2[19]
.sym 118715 rvsoc.cpu0.E_op2[26]
.sym 118719 rvsoc.cpu0.E_op2[2]
.sym 118723 rvsoc.cpu0.D_op2[2]
.sym 118727 rvsoc.cpu0.E_op2[13]
.sym 118731 rvsoc.cpu0.E_op2[23]
.sym 118735 rvsoc.cpu0.D_op2[13]
.sym 118739 rvsoc.cpu0.D_op2[4]
.sym 118743 rvsoc.cpu0.D_op2[23]
.sym 118751 rvsoc.cpu0.E_op2[5]
.sym 118755 rvsoc.cpu0.D_op2[5]
.sym 118759 rvsoc.mem_vdata[1][25]
.sym 118760 rvsoc.mem_vdata[3][25]
.sym 118761 rvsoc.code_adrs[29]
.sym 118762 rvsoc.code_adrs[28]
.sym 118763 rvsoc.mem_vdata[0][25]
.sym 118764 rvsoc.mem_vdata[2][25]
.sym 118765 rvsoc.data_adrs[28]
.sym 118766 rvsoc.data_adrs[29]
.sym 118767 $PACKER_GND_NET
.sym 118771 p21
.sym 118772 rvsoc.gpio0.data[5]
.sym 118773 $abc$63009$new_ys__n2292_inv_
.sym 118774 rvsoc.gpio0.dir[5]
.sym 118775 p13
.sym 118776 rvsoc.gpio0.data[6]
.sym 118777 $abc$63009$new_ys__n2292_inv_
.sym 118778 rvsoc.gpio0.dir[6]
.sym 118779 rvsoc.mem_vdata[1][25]
.sym 118780 rvsoc.mem_vdata[3][25]
.sym 118781 rvsoc.data_adrs[29]
.sym 118782 rvsoc.data_adrs[28]
.sym 118783 rvsoc.data_adrs[5]
.sym 118784 rvsoc.code_adrs[5]
.sym 118785 $abc$63009$new_ys__n5911_
.sym 118787 p20
.sym 118788 rvsoc.gpio0.data[7]
.sym 118789 $abc$63009$new_ys__n2292_inv_
.sym 118790 rvsoc.gpio0.dir[7]
.sym 118791 rvsoc.mem_vdata[0][29]
.sym 118792 rvsoc.mem_vdata[2][29]
.sym 118793 rvsoc.data_adrs[28]
.sym 118794 rvsoc.data_adrs[29]
.sym 118795 $abc$63009$new_n4049_
.sym 118796 $abc$63009$new_n4050_
.sym 118797 $abc$63009$new_n4048_
.sym 118798 rvsoc.code_adrs[30]
.sym 118799 rvsoc.data_wdata[24]
.sym 118803 $abc$63009$new_n5067_
.sym 118804 $abc$63009$new_n5068_
.sym 118805 $abc$63009$new_n5941_
.sym 118806 rvsoc.data_adrs[30]
.sym 118807 $abc$63009$new_n5200_
.sym 118808 $abc$63009$new_n5201_
.sym 118809 $abc$63009$new_n5953_
.sym 118810 rvsoc.data_adrs[30]
.sym 118811 $abc$63009$new_n5034_
.sym 118812 $abc$63009$new_n5033_
.sym 118813 $abc$63009$new_n3088_
.sym 118815 rvsoc.data_adrs[10]
.sym 118816 rvsoc.code_adrs[10]
.sym 118817 $abc$63009$new_ys__n5911_
.sym 118819 rvsoc.mem_vdata[0][24]
.sym 118820 rvsoc.mem_vdata[2][24]
.sym 118821 rvsoc.data_adrs[28]
.sym 118822 rvsoc.data_adrs[29]
.sym 118823 $abc$63009$new_ys__n2292_inv_
.sym 118824 rvsoc.uart0.cfg[25]
.sym 118825 $abc$63009$new_n3193_
.sym 118827 $abc$63009$new_n5024_
.sym 118828 $abc$63009$new_n5025_
.sym 118829 $abc$63009$new_n5938_
.sym 118830 rvsoc.data_adrs[30]
.sym 118831 $abc$63009$new_n4009_
.sym 118832 $abc$63009$new_n4010_
.sym 118833 $abc$63009$new_n4008_
.sym 118834 rvsoc.code_adrs[30]
.sym 118835 $abc$63009$new_ys__n2292_inv_
.sym 118836 rvsoc.uart0.cfg[24]
.sym 118837 $abc$63009$new_n3191_
.sym 118839 rvsoc.mem_vdata[0][8]
.sym 118840 rvsoc.mem_vdata[2][8]
.sym 118841 rvsoc.code_adrs[28]
.sym 118842 rvsoc.code_adrs[29]
.sym 118843 rvsoc.mem_vdata[0][8]
.sym 118844 rvsoc.mem_vdata[2][8]
.sym 118845 rvsoc.data_adrs[28]
.sym 118846 rvsoc.data_adrs[29]
.sym 118847 rvsoc.mem_vdata[4][25]
.sym 118848 rvsoc.mem_vdata[5][25]
.sym 118849 rvsoc.code_adrs[29]
.sym 118850 rvsoc.code_adrs[28]
.sym 118851 $abc$63009$new_ys__n4202_
.sym 118852 $abc$63009$new_ys__n2493_inv_
.sym 118853 rvsoc.data_wst[0]
.sym 118854 $abc$63009$new_ys__n11179_
.sym 118855 rvsoc.mem_vdata[0][26]
.sym 118856 rvsoc.mem_vdata[2][26]
.sym 118857 rvsoc.data_adrs[28]
.sym 118858 rvsoc.data_adrs[29]
.sym 118859 $abc$63009$new_n5207_
.sym 118860 $abc$63009$new_n5206_
.sym 118861 $abc$63009$new_n3088_
.sym 118863 $PACKER_GND_NET
.sym 118867 rvsoc.mem_vdata[0][26]
.sym 118868 rvsoc.mem_vdata[2][26]
.sym 118869 rvsoc.code_adrs[28]
.sym 118870 rvsoc.code_adrs[29]
.sym 118871 $abc$63009$new_ys__n11180_inv_
.sym 118872 rvsoc.resetn
.sym 118873 $abc$63009$new_ys__n11708_
.sym 118875 rvsoc.data_adrs[5]
.sym 118876 rvsoc.code_adrs[5]
.sym 118877 $abc$63009$new_ys__n4202_
.sym 118879 rvsoc.mem_vdata[0][13]
.sym 118880 rvsoc.mem_vdata[2][13]
.sym 118881 rvsoc.data_adrs[28]
.sym 118882 rvsoc.data_adrs[29]
.sym 118883 rvsoc.mem_vdata[1][27]
.sym 118884 rvsoc.mem_vdata[3][27]
.sym 118885 rvsoc.data_adrs[29]
.sym 118886 rvsoc.data_adrs[28]
.sym 118887 rvsoc.mem_vdata[3][19]
.sym 118888 $abc$63009$new_n2983_
.sym 118889 $abc$63009$new_n2978_
.sym 118890 rvsoc.mem_vdata[4][19]
.sym 118891 $PACKER_GND_NET
.sym 118895 $PACKER_GND_NET
.sym 118899 $abc$63009$new_n5130_
.sym 118900 $abc$63009$new_n5131_
.sym 118901 $abc$63009$new_n5947_
.sym 118902 rvsoc.data_adrs[30]
.sym 118903 rvsoc.mem_vdata[0][27]
.sym 118904 rvsoc.mem_vdata[2][27]
.sym 118905 rvsoc.data_adrs[28]
.sym 118906 rvsoc.data_adrs[29]
.sym 118907 rvsoc.mem_vdata[0][27]
.sym 118908 rvsoc.mem_vdata[1][27]
.sym 118909 rvsoc.code_adrs[29]
.sym 118910 $abc$63009$new_n5797_
.sym 118911 rvsoc.mem_vdata[2][27]
.sym 118912 rvsoc.mem_vdata[3][27]
.sym 118913 rvsoc.code_adrs[29]
.sym 118914 rvsoc.code_adrs[28]
.sym 118915 rvsoc.uart0.div[24]
.sym 118916 rvsoc.uart0.status[24]
.sym 118917 rvsoc.data_adrs[2]
.sym 118918 rvsoc.data_adrs[3]
.sym 118919 rvsoc.data_wdata[15]
.sym 118931 $abc$63009$new_n3020_
.sym 118932 $abc$63009$new_n5798_
.sym 118933 rvsoc.code_adrs[31]
.sym 118934 rvsoc.code_adrs[30]
.sym 118935 rvsoc.mem_vdata[0][19]
.sym 118936 rvsoc.mem_vdata[2][19]
.sym 118937 rvsoc.code_adrs[28]
.sym 118938 rvsoc.code_adrs[29]
.sym 118939 rvsoc.code_adrs[30]
.sym 118940 $abc$63009$new_n3549_
.sym 118941 $abc$63009$new_n3548_
.sym 118942 $abc$63009$new_n3547_
.sym 118943 $abc$63009$new_ys__n11180_inv_
.sym 118944 $abc$63009$new_ys__n2292_inv_
.sym 118945 $abc$63009$new_ys__n11680_
.sym 118946 rvsoc.resetn
.sym 118947 $abc$63009$new_ys__n11179_
.sym 118948 rvsoc.mem_vdata[15][11]
.sym 118949 $abc$63009$new_ys__n11684_
.sym 118950 rvsoc.mem_vdata[4][11]
.sym 118951 $abc$63009$new_ys__n5881_
.sym 118952 $abc$63009$new_ys__n2493_inv_
.sym 118953 $abc$63009$new_ys__n11721_
.sym 118954 rvsoc.data_wst[1]
.sym 118955 rvsoc.mem_vdata[4][8]
.sym 118956 rvsoc.mem_vdata[5][8]
.sym 118957 rvsoc.code_adrs[29]
.sym 118958 rvsoc.code_adrs[28]
.sym 118959 rvsoc.code_adrs[31]
.sym 118960 $abc$63009$new_n4007_
.sym 118961 $abc$63009$new_ys__n4202_
.sym 118962 rvsoc.mem_vdata[15][8]
.sym 118963 rvsoc.mem_vdata[15][27]
.sym 118964 $abc$63009$new_ys__n4202_
.sym 118965 $abc$63009$new_n5799_
.sym 118967 rvsoc.code_adrs[28]
.sym 118971 rvsoc.code_adrs[5]
.sym 118975 rvsoc.code_adrs[31]
.sym 118976 $abc$63009$new_n4047_
.sym 118977 $abc$63009$new_ys__n4202_
.sym 118978 rvsoc.mem_vdata[15][25]
.sym 118979 $abc$63009$new_ys__n4202_
.sym 118980 rvsoc.mem_vdata[15][19]
.sym 118981 $abc$63009$new_n3546_
.sym 118982 rvsoc.code_adrs[31]
.sym 118983 rvsoc.cpu0.F_next_pc[6]
.sym 118991 rvsoc.cpu0.F_actv_pc[28]
.sym 118995 rvsoc.data_adrs[6]
.sym 118996 rvsoc.code_adrs[6]
.sym 118997 $abc$63009$new_ys__n4202_
.sym 118999 rvsoc.cpu0.F_next_pc[4]
.sym 119003 rvsoc.data_adrs[10]
.sym 119004 rvsoc.code_adrs[10]
.sym 119005 $abc$63009$new_ys__n4202_
.sym 119007 rvsoc.cpu0.F_actv_pc[5]
.sym 119015 rvsoc.cpu0.D_next_pc[6]
.sym 119019 rvsoc.cpu0.D_actv_pc[6]
.sym 119023 rvsoc.cpu0.D_actv_pc[23]
.sym 119027 rvsoc.cpu0.D_actv_pc[4]
.sym 119031 rvsoc.cpu0.E_next_pc[4]
.sym 119032 rvsoc.cpu0.E_actv_pc[4]
.sym 119033 $abc$63009$new_ys__n2493_inv_
.sym 119034 $abc$63009$new_n3311_
.sym 119035 rvsoc.cpu0.D_actv_pc[2]
.sym 119039 rvsoc.cpu0.E_next_pc[23]
.sym 119040 rvsoc.cpu0.E_actv_pc[23]
.sym 119041 $abc$63009$new_ys__n2493_inv_
.sym 119042 $abc$63009$new_n3311_
.sym 119043 rvsoc.cpu0.D_next_pc[4]
.sym 119047 rvsoc.cpu0.F_next_pc[0]
.sym 119051 rvsoc.cpu0.F_next_pc[9]
.sym 119055 $abc$63009$new_ys__n10983_inv_
.sym 119056 rvsoc.cpu0.D_next_pc[6]
.sym 119057 $abc$63009$new_ys__n1780_
.sym 119058 $abc$63009$new_ys__n1777_
.sym 119059 rvsoc.cpu0.E_next_pc[8]
.sym 119060 rvsoc.cpu0.E_actv_pc[8]
.sym 119061 $abc$63009$new_ys__n2493_inv_
.sym 119062 $abc$63009$new_n3311_
.sym 119063 rvsoc.cpu0.F_actv_pc[26]
.sym 119067 rvsoc.cpu0.F_next_pc[16]
.sym 119071 rvsoc.cpu0.E_next_pc[0]
.sym 119072 rvsoc.cpu0.E_actv_pc[0]
.sym 119073 $abc$63009$new_ys__n2493_inv_
.sym 119074 $abc$63009$new_n3311_
.sym 119075 rvsoc.cpu0.F_actv_pc[7]
.sym 119079 rvsoc.cpu0.E_next_pc[14]
.sym 119080 rvsoc.cpu0.E_actv_pc[14]
.sym 119081 $abc$63009$new_ys__n2493_inv_
.sym 119082 $abc$63009$new_n3311_
.sym 119083 rvsoc.code_adrs[15]
.sym 119087 rvsoc.code_adrs[26]
.sym 119091 rvsoc.cpu0.E_next_pc[10]
.sym 119092 rvsoc.cpu0.E_actv_pc[10]
.sym 119093 $abc$63009$new_ys__n2493_inv_
.sym 119095 $abc$63009$new_ys__n9835_inv_
.sym 119096 $abc$63009$new_n3311_
.sym 119097 $abc$63009$new_ys__n3517_
.sym 119098 rvsoc.data_wdata[21]
.sym 119099 rvsoc.code_adrs[29]
.sym 119103 rvsoc.code_adrs[7]
.sym 119107 rvsoc.cpu0.E_next_pc[2]
.sym 119108 rvsoc.cpu0.E_actv_pc[2]
.sym 119109 $abc$63009$new_ys__n2493_inv_
.sym 119111 rvsoc.data_wdata[17]
.sym 119112 $abc$63009$new_ys__n3517_
.sym 119113 $abc$63009$new_n3465_
.sym 119115 rvsoc.cpu0.D_actv_pc[9]
.sym 119119 rvsoc.cpu0.D_actv_pc[10]
.sym 119123 rvsoc.cpu0.D_actv_pc[22]
.sym 119127 rvsoc.cpu0.E_next_pc[17]
.sym 119128 rvsoc.cpu0.E_actv_pc[17]
.sym 119129 $abc$63009$new_ys__n2493_inv_
.sym 119130 $abc$63009$new_n3311_
.sym 119131 rvsoc.cpu0.D_actv_pc[17]
.sym 119135 rvsoc.cpu0.sys_count[6]
.sym 119136 rvsoc.cpu0.sys_count[38]
.sym 119137 rvsoc.cpu0.D_insn[27]
.sym 119138 rvsoc.cpu0.D_insn_typ[9]
.sym 119139 rvsoc.cpu0.D_next_pc[22]
.sym 119143 rvsoc.cpu0.F_next_pc[8]
.sym 119147 rvsoc.cpu0.F_actv_pc[29]
.sym 119151 rvsoc.uart0.div[25]
.sym 119152 rvsoc.uart0.status[25]
.sym 119153 rvsoc.data_adrs[2]
.sym 119154 rvsoc.data_adrs[3]
.sym 119155 $abc$63009$new_ys__n9843_inv_
.sym 119156 $abc$63009$new_n3311_
.sym 119157 $abc$63009$new_ys__n3517_
.sym 119158 rvsoc.data_wdata[29]
.sym 119159 rvsoc.cpu0.F_next_pc[29]
.sym 119163 rvsoc.cpu0.D_actv_pc[2]
.sym 119164 $abc$63009$new_ys__n1880_inv_
.sym 119165 $abc$63009$new_ys__n1829_
.sym 119166 $abc$63009$new_n4197_
.sym 119167 rvsoc.cpu0.sys_count[13]
.sym 119168 rvsoc.cpu0.sys_count[45]
.sym 119169 rvsoc.cpu0.D_insn[27]
.sym 119170 rvsoc.cpu0.D_insn_typ[9]
.sym 119171 rvsoc.cpu0.F_next_pc[15]
.sym 119175 rvsoc.cpu0.sys_count[16]
.sym 119176 rvsoc.cpu0.sys_count[48]
.sym 119177 rvsoc.cpu0.D_insn[27]
.sym 119178 rvsoc.cpu0.D_insn_typ[9]
.sym 119179 rvsoc.cpu0.sys_count[15]
.sym 119180 rvsoc.cpu0.sys_count[47]
.sym 119181 rvsoc.cpu0.D_insn[27]
.sym 119182 rvsoc.cpu0.D_insn_typ[9]
.sym 119183 rvsoc.cpu0.D_next_pc[2]
.sym 119187 rvsoc.cpu0.D_next_pc[31]
.sym 119191 rvsoc.cpu0.D_funct3[2]
.sym 119195 $abc$63009$new_ys__n6071_
.sym 119196 rvsoc.cpu0.D_insn_typ[10]
.sym 119197 $abc$63009$new_n5903_
.sym 119198 $abc$63009$new_n4537_
.sym 119199 rvsoc.cpu0.sys_mcause[16]
.sym 119200 $abc$63009$new_n4119_
.sym 119201 $abc$63009$new_ys__n1640_
.sym 119202 $abc$63009$new_ys__n1647_inv_
.sym 119203 rvsoc.cpu0.D_next_pc[16]
.sym 119204 $abc$63009$new_ys__n10983_inv_
.sym 119205 $abc$63009$new_ys__n1642_
.sym 119206 $abc$63009$new_n4538_
.sym 119207 rvsoc.cpu0.D_op2[15]
.sym 119208 rvsoc.cpu0.D_op2[7]
.sym 119209 $abc$63009$new_ys__n6254_
.sym 119211 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[17]
.sym 119212 rvsoc.cpu0.D_insn_typ[3]
.sym 119213 $abc$63009$new_n4560_
.sym 119215 rvsoc.cpu0.D_op1[2]
.sym 119216 rvsoc.cpu0.D_insn[17]
.sym 119217 $abc$63009$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$200_Y
.sym 119219 rvsoc.cpu0.sys_count[10]
.sym 119220 rvsoc.cpu0.sys_count[42]
.sym 119221 rvsoc.cpu0.D_insn[27]
.sym 119222 rvsoc.cpu0.D_insn_typ[9]
.sym 119223 rvsoc.cpu0.D_actv_pc[17]
.sym 119224 $abc$63009$new_ys__n1880_inv_
.sym 119225 $abc$63009$new_n4559_
.sym 119227 $abc$63009$new_n4399_
.sym 119228 $abc$63009$new_n4400_
.sym 119229 rvsoc.cpu0.D_insn_typ[10]
.sym 119230 $abc$63009$new_n4396_
.sym 119231 $abc$63009$new_ys__n6074_
.sym 119232 rvsoc.cpu0.D_insn_typ[10]
.sym 119233 $abc$63009$new_n5907_
.sym 119234 $abc$63009$new_n4558_
.sym 119235 rvsoc.cpu0.sys_count[8]
.sym 119236 rvsoc.cpu0.sys_count[40]
.sym 119237 rvsoc.cpu0.D_insn[27]
.sym 119238 rvsoc.cpu0.D_insn_typ[9]
.sym 119239 rvsoc.cpu0.D_actv_pc[10]
.sym 119240 $abc$63009$new_n4165_
.sym 119241 $abc$63009$new_ys__n1731_
.sym 119242 $abc$63009$new_n4395_
.sym 119243 rvsoc.cpu0.D_actv_pc[2]
.sym 119244 rvsoc.cpu0.D_insn_typ[3]
.sym 119245 $abc$63009$new_ys__n10983_inv_
.sym 119246 rvsoc.cpu0.D_next_pc[2]
.sym 119247 rvsoc.cpu0.D_next_pc[17]
.sym 119251 rvsoc.cpu0.D_next_pc[14]
.sym 119255 rvsoc.cpu0.sys_count[19]
.sym 119256 rvsoc.cpu0.sys_count[51]
.sym 119257 rvsoc.cpu0.D_insn[27]
.sym 119258 rvsoc.cpu0.D_insn_typ[9]
.sym 119259 rvsoc.cpu0.sys_count[22]
.sym 119260 rvsoc.cpu0.sys_count[54]
.sym 119261 rvsoc.cpu0.D_insn[27]
.sym 119262 rvsoc.cpu0.D_insn_typ[9]
.sym 119263 $abc$63009$new_ys__n1873_inv_
.sym 119264 $abc$63009$new_ys__n5398_inv_
.sym 119265 $abc$63009$new_n4203_
.sym 119266 $abc$63009$new_n4196_
.sym 119267 $abc$63009$new_ys__n10983_inv_
.sym 119268 rvsoc.cpu0.D_next_pc[10]
.sym 119269 $abc$63009$new_n4381_
.sym 119271 rvsoc.cpu0.sys_count[17]
.sym 119272 rvsoc.cpu0.sys_count[49]
.sym 119273 rvsoc.cpu0.D_insn[27]
.sym 119274 rvsoc.cpu0.D_insn_typ[9]
.sym 119275 rvsoc.cpu0.sys_count[23]
.sym 119276 rvsoc.cpu0.sys_count[55]
.sym 119277 rvsoc.cpu0.D_insn[27]
.sym 119278 rvsoc.cpu0.D_insn_typ[9]
.sym 119279 rvsoc.cpu0.D_actv_pc[23]
.sym 119280 $abc$63009$new_ys__n1880_inv_
.sym 119281 $abc$63009$new_ys__n1535_
.sym 119282 $abc$63009$new_ys__n1532_
.sym 119283 rvsoc.cpu0.sys_count[9]
.sym 119284 rvsoc.cpu0.sys_count[41]
.sym 119285 rvsoc.cpu0.D_insn[27]
.sym 119286 rvsoc.cpu0.D_insn_typ[9]
.sym 119287 rvsoc.cpu0.D_actv_pc[9]
.sym 119288 rvsoc.cpu0.D_insn_typ[3]
.sym 119289 $abc$63009$new_ys__n1743_
.sym 119290 $abc$63009$new_ys__n1741_
.sym 119291 rvsoc.cpu0.F_actv_pc[24]
.sym 119295 rvsoc.cpu0.D_next_pc[17]
.sym 119296 $abc$63009$new_ys__n10983_inv_
.sym 119297 $abc$63009$new_ys__n1625_
.sym 119299 rvsoc.cpu0.F_next_pc[31]
.sym 119304 rvsoc.cpu0.umul_lolo[16]
.sym 119305 rvsoc.cpu0.umul_lhhl[0]
.sym 119308 rvsoc.cpu0.umul_lolo[17]
.sym 119309 rvsoc.cpu0.umul_lhhl[1]
.sym 119312 rvsoc.cpu0.umul_lolo[18]
.sym 119313 rvsoc.cpu0.umul_lhhl[2]
.sym 119316 rvsoc.cpu0.umul_lolo[19]
.sym 119317 rvsoc.cpu0.umul_lhhl[3]
.sym 119320 rvsoc.cpu0.umul_lolo[20]
.sym 119321 rvsoc.cpu0.umul_lhhl[4]
.sym 119324 rvsoc.cpu0.umul_lolo[21]
.sym 119325 rvsoc.cpu0.umul_lhhl[5]
.sym 119328 $auto$alumacc.cc:474:replace_alu$3190.AA[6]
.sym 119329 rvsoc.cpu0.umul_lhhl[6]
.sym 119332 $auto$alumacc.cc:474:replace_alu$3190.AA[7]
.sym 119333 rvsoc.cpu0.umul_lhhl[7]
.sym 119336 $auto$alumacc.cc:474:replace_alu$3190.AA[8]
.sym 119337 rvsoc.cpu0.umul_lhhl[8]
.sym 119340 $auto$alumacc.cc:474:replace_alu$3190.AA[9]
.sym 119341 rvsoc.cpu0.umul_lhhl[9]
.sym 119344 $auto$alumacc.cc:474:replace_alu$3190.AA[10]
.sym 119345 rvsoc.cpu0.umul_lhhl[10]
.sym 119348 $auto$alumacc.cc:474:replace_alu$3190.AA[11]
.sym 119349 rvsoc.cpu0.umul_lhhl[11]
.sym 119352 $auto$alumacc.cc:474:replace_alu$3190.AA[12]
.sym 119353 rvsoc.cpu0.umul_lhhl[12]
.sym 119356 $auto$alumacc.cc:474:replace_alu$3190.AA[13]
.sym 119357 rvsoc.cpu0.umul_lhhl[13]
.sym 119360 $auto$alumacc.cc:474:replace_alu$3190.AA[14]
.sym 119361 rvsoc.cpu0.umul_lhhl[14]
.sym 119364 $auto$alumacc.cc:474:replace_alu$3190.AA[15]
.sym 119365 rvsoc.cpu0.umul_lhhl[15]
.sym 119369 rvsoc.cpu0.umul_lhhl[16]
.sym 119370 $auto$alumacc.cc:474:replace_alu$3190.C[16]
.sym 119373 rvsoc.cpu0.umul_lhhl[17]
.sym 119374 $auto$alumacc.cc:474:replace_alu$3190.C[17]
.sym 119377 rvsoc.cpu0.umul_lhhl[18]
.sym 119378 $auto$alumacc.cc:474:replace_alu$3190.C[18]
.sym 119381 rvsoc.cpu0.umul_lhhl[19]
.sym 119382 $auto$alumacc.cc:474:replace_alu$3190.C[19]
.sym 119385 rvsoc.cpu0.umul_lhhl[20]
.sym 119386 $auto$alumacc.cc:474:replace_alu$3190.C[20]
.sym 119389 rvsoc.cpu0.umul_lhhl[21]
.sym 119390 $auto$alumacc.cc:474:replace_alu$3190.C[21]
.sym 119393 rvsoc.cpu0.umul_lhhl[22]
.sym 119394 $auto$alumacc.cc:474:replace_alu$3190.C[22]
.sym 119397 rvsoc.cpu0.umul_lhhl[23]
.sym 119398 $auto$alumacc.cc:474:replace_alu$3190.C[23]
.sym 119401 rvsoc.cpu0.umul_lhhl[24]
.sym 119402 $auto$alumacc.cc:474:replace_alu$3190.C[24]
.sym 119405 rvsoc.cpu0.umul_lhhl[25]
.sym 119406 $auto$alumacc.cc:474:replace_alu$3190.C[25]
.sym 119409 rvsoc.cpu0.umul_lhhl[26]
.sym 119410 $auto$alumacc.cc:474:replace_alu$3190.C[26]
.sym 119413 rvsoc.cpu0.umul_lhhl[27]
.sym 119414 $auto$alumacc.cc:474:replace_alu$3190.C[27]
.sym 119417 rvsoc.cpu0.umul_lhhl[28]
.sym 119418 $auto$alumacc.cc:474:replace_alu$3190.C[28]
.sym 119421 rvsoc.cpu0.umul_lhhl[29]
.sym 119422 $auto$alumacc.cc:474:replace_alu$3190.C[29]
.sym 119425 rvsoc.cpu0.umul_lhhl[30]
.sym 119426 $auto$alumacc.cc:474:replace_alu$3190.C[30]
.sym 119429 rvsoc.cpu0.umul_lhhl[31]
.sym 119430 $auto$alumacc.cc:474:replace_alu$3190.C[31]
.sym 119433 rvsoc.cpu0.umul_lhhl[32]
.sym 119434 $auto$alumacc.cc:474:replace_alu$3190.C[32]
.sym 119438 $auto$alumacc.cc:474:replace_alu$3190.C[33]
.sym 119439 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[2]
.sym 119440 $abc$63009$new_ys__n6930_
.sym 119441 rvsoc.cpu0.E_op2[31]
.sym 119442 $abc$63009$new_n5036_
.sym 119443 $abc$63009$new_ys__n1196_
.sym 119444 $abc$63009$new_ys__n1197_
.sym 119445 $abc$63009$new_n4297_
.sym 119447 $abc$63009$new_n5109_
.sym 119448 $abc$63009$new_n5082_
.sym 119449 $abc$63009$new_ys__n6930_
.sym 119450 $abc$63009$new_ys__n3409_
.sym 119451 rvsoc.cpu0.mulhu_val[5]
.sym 119452 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[5]
.sym 119453 rvsoc.cpu0.E_op1[31]
.sym 119455 rvsoc.cpu0.mulhu_val[14]
.sym 119456 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[14]
.sym 119457 rvsoc.cpu0.E_op1[31]
.sym 119459 rvsoc.cpu0.mulhu_val[2]
.sym 119460 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[2]
.sym 119461 rvsoc.cpu0.E_op1[31]
.sym 119463 rvsoc.cpu0.mulhu_val[8]
.sym 119464 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[8]
.sym 119465 rvsoc.cpu0.E_op1[31]
.sym 119467 rvsoc.cpu0.umul_hihi[8]
.sym 119471 rvsoc.cpu0.umul_hihi[2]
.sym 119475 rvsoc.cpu0.umul_hihi[0]
.sym 119479 rvsoc.cpu0.umul_hihi[15]
.sym 119483 rvsoc.cpu0.mulhu_val[9]
.sym 119484 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[9]
.sym 119485 rvsoc.cpu0.E_op1[31]
.sym 119487 rvsoc.cpu0.cpu_rs2[21]
.sym 119488 rvsoc.data_wdata[21]
.sym 119489 $abc$63009$new_ys__n2827_
.sym 119490 $abc$63009$new_n3616_
.sym 119491 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[12]
.sym 119492 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[12]
.sym 119493 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 119496 rvsoc.cpu0.E_lllhhl[16]
.sym 119497 rvsoc.cpu0.E_mul_hihi[0]
.sym 119500 rvsoc.cpu0.E_lllhhl[17]
.sym 119501 rvsoc.cpu0.E_mul_hihi[1]
.sym 119502 $auto$alumacc.cc:474:replace_alu$3187.C[1]
.sym 119504 rvsoc.cpu0.E_lllhhl[18]
.sym 119505 rvsoc.cpu0.E_mul_hihi[2]
.sym 119506 $auto$alumacc.cc:474:replace_alu$3187.C[2]
.sym 119508 rvsoc.cpu0.E_lllhhl[19]
.sym 119509 rvsoc.cpu0.E_mul_hihi[3]
.sym 119510 $auto$alumacc.cc:474:replace_alu$3187.C[3]
.sym 119512 rvsoc.cpu0.E_lllhhl[20]
.sym 119513 rvsoc.cpu0.E_mul_hihi[4]
.sym 119514 $auto$alumacc.cc:474:replace_alu$3187.C[4]
.sym 119516 rvsoc.cpu0.E_lllhhl[21]
.sym 119517 rvsoc.cpu0.E_mul_hihi[5]
.sym 119518 $auto$alumacc.cc:474:replace_alu$3187.C[5]
.sym 119520 rvsoc.cpu0.E_lllhhl[22]
.sym 119521 rvsoc.cpu0.E_mul_hihi[6]
.sym 119522 $auto$alumacc.cc:474:replace_alu$3187.C[6]
.sym 119524 rvsoc.cpu0.E_lllhhl[23]
.sym 119525 rvsoc.cpu0.E_mul_hihi[7]
.sym 119526 $auto$alumacc.cc:474:replace_alu$3187.C[7]
.sym 119528 rvsoc.cpu0.E_lllhhl[24]
.sym 119529 rvsoc.cpu0.E_mul_hihi[8]
.sym 119530 $auto$alumacc.cc:474:replace_alu$3187.C[8]
.sym 119532 rvsoc.cpu0.E_lllhhl[25]
.sym 119533 rvsoc.cpu0.E_mul_hihi[9]
.sym 119534 $auto$alumacc.cc:474:replace_alu$3187.C[9]
.sym 119536 rvsoc.cpu0.E_lllhhl[26]
.sym 119537 rvsoc.cpu0.E_mul_hihi[10]
.sym 119538 $auto$alumacc.cc:474:replace_alu$3187.C[10]
.sym 119540 rvsoc.cpu0.E_lllhhl[27]
.sym 119541 rvsoc.cpu0.E_mul_hihi[11]
.sym 119542 $auto$alumacc.cc:474:replace_alu$3187.C[11]
.sym 119544 rvsoc.cpu0.E_lllhhl[28]
.sym 119545 rvsoc.cpu0.E_mul_hihi[12]
.sym 119546 $auto$alumacc.cc:474:replace_alu$3187.C[12]
.sym 119548 rvsoc.cpu0.E_lllhhl[29]
.sym 119549 rvsoc.cpu0.E_mul_hihi[13]
.sym 119550 $auto$alumacc.cc:474:replace_alu$3187.C[13]
.sym 119552 rvsoc.cpu0.E_lllhhl[30]
.sym 119553 rvsoc.cpu0.E_mul_hihi[14]
.sym 119554 $auto$alumacc.cc:474:replace_alu$3187.C[14]
.sym 119556 rvsoc.cpu0.E_lllhhl[31]
.sym 119557 rvsoc.cpu0.E_mul_hihi[15]
.sym 119558 $auto$alumacc.cc:474:replace_alu$3187.C[15]
.sym 119560 rvsoc.cpu0.E_lllhhl[32]
.sym 119561 rvsoc.cpu0.E_mul_hihi[16]
.sym 119562 $auto$alumacc.cc:474:replace_alu$3187.C[16]
.sym 119564 rvsoc.cpu0.E_lllhhl[33]
.sym 119565 rvsoc.cpu0.E_mul_hihi[17]
.sym 119566 $auto$alumacc.cc:474:replace_alu$3187.C[17]
.sym 119569 rvsoc.cpu0.E_mul_hihi[18]
.sym 119570 $auto$alumacc.cc:474:replace_alu$3187.C[18]
.sym 119573 rvsoc.cpu0.E_mul_hihi[19]
.sym 119574 $auto$alumacc.cc:474:replace_alu$3187.C[19]
.sym 119577 rvsoc.cpu0.E_mul_hihi[20]
.sym 119578 $auto$alumacc.cc:474:replace_alu$3187.C[20]
.sym 119581 rvsoc.cpu0.E_mul_hihi[21]
.sym 119582 $auto$alumacc.cc:474:replace_alu$3187.C[21]
.sym 119585 rvsoc.cpu0.E_mul_hihi[22]
.sym 119586 $auto$alumacc.cc:474:replace_alu$3187.C[22]
.sym 119589 rvsoc.cpu0.E_mul_hihi[23]
.sym 119590 $auto$alumacc.cc:474:replace_alu$3187.C[23]
.sym 119593 rvsoc.cpu0.E_mul_hihi[24]
.sym 119594 $auto$alumacc.cc:474:replace_alu$3187.C[24]
.sym 119597 rvsoc.cpu0.E_mul_hihi[25]
.sym 119598 $auto$alumacc.cc:474:replace_alu$3187.C[25]
.sym 119601 rvsoc.cpu0.E_mul_hihi[26]
.sym 119602 $auto$alumacc.cc:474:replace_alu$3187.C[26]
.sym 119605 rvsoc.cpu0.E_mul_hihi[27]
.sym 119606 $auto$alumacc.cc:474:replace_alu$3187.C[27]
.sym 119609 rvsoc.cpu0.E_mul_hihi[28]
.sym 119610 $auto$alumacc.cc:474:replace_alu$3187.C[28]
.sym 119613 rvsoc.cpu0.E_mul_hihi[29]
.sym 119614 $auto$alumacc.cc:474:replace_alu$3187.C[29]
.sym 119617 rvsoc.cpu0.E_mul_hihi[30]
.sym 119618 $auto$alumacc.cc:474:replace_alu$3187.C[30]
.sym 119621 rvsoc.cpu0.E_mul_hihi[31]
.sym 119622 $auto$alumacc.cc:474:replace_alu$3187.C[31]
.sym 119623 rvsoc.cpu0.E_op2[25]
.sym 119627 rvsoc.cpu0.mulhu_val[24]
.sym 119628 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[24]
.sym 119629 rvsoc.cpu0.E_op1[31]
.sym 119631 rvsoc.cpu0.mulhu_val[31]
.sym 119632 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[31]
.sym 119633 rvsoc.cpu0.E_op1[31]
.sym 119635 rvsoc.cpu0.cpu_rs1[20]
.sym 119636 rvsoc.data_wdata[20]
.sym 119637 $abc$63009$new_ys__n2828_
.sym 119639 rvsoc.cpu0.mulhu_val[25]
.sym 119640 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[25]
.sym 119641 rvsoc.cpu0.E_op1[31]
.sym 119643 rvsoc.cpu0.E_op2[31]
.sym 119647 rvsoc.cpu0.cpu_rs1[22]
.sym 119648 rvsoc.data_wdata[22]
.sym 119649 $abc$63009$new_ys__n2828_
.sym 119651 rvsoc.cpu0.mulhu_val[23]
.sym 119652 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[23]
.sym 119653 rvsoc.cpu0.E_op1[31]
.sym 119655 rvsoc.cpu0.cpu_rs1[27]
.sym 119656 rvsoc.data_wdata[27]
.sym 119657 $abc$63009$new_ys__n2828_
.sym 119659 rvsoc.cpu0.cpu_rs1[25]
.sym 119660 rvsoc.data_wdata[25]
.sym 119661 $abc$63009$new_ys__n2828_
.sym 119663 rvsoc.cpu0.cpu_rs1[31]
.sym 119664 rvsoc.data_wdata[31]
.sym 119665 $abc$63009$new_ys__n2828_
.sym 119667 rvsoc.cpu0.cpu_rs1[23]
.sym 119668 rvsoc.data_wdata[23]
.sym 119669 $abc$63009$new_ys__n2828_
.sym 119671 rvsoc.cpu0.cpu_rs1[30]
.sym 119672 rvsoc.data_wdata[30]
.sym 119673 $abc$63009$new_ys__n2828_
.sym 119675 rvsoc.cpu0.cpu_rs1[29]
.sym 119676 rvsoc.data_wdata[29]
.sym 119677 $abc$63009$new_ys__n2828_
.sym 119679 rvsoc.cpu0.cpu_rs1[17]
.sym 119680 rvsoc.data_wdata[17]
.sym 119681 $abc$63009$new_ys__n2828_
.sym 119683 rvsoc.cpu0.D_op1[21]
.sym 119684 rvsoc.cpu0.D_op1[22]
.sym 119685 rvsoc.cpu0.D_op1[23]
.sym 119686 rvsoc.cpu0.D_op1[24]
.sym 119723 $PACKER_GND_NET
.sym 119727 rvsoc.mem_vdata[0][25]
.sym 119728 rvsoc.mem_vdata[2][25]
.sym 119729 rvsoc.code_adrs[28]
.sym 119730 rvsoc.code_adrs[29]
.sym 119731 rvsoc.mem_vdata[1][11]
.sym 119732 rvsoc.mem_vdata[3][11]
.sym 119733 rvsoc.data_adrs[29]
.sym 119734 rvsoc.data_adrs[28]
.sym 119739 rvsoc.data_adrs[7]
.sym 119740 rvsoc.code_adrs[7]
.sym 119741 $abc$63009$new_ys__n5911_
.sym 119743 rvsoc.mem_vdata[1][11]
.sym 119744 rvsoc.mem_vdata[3][11]
.sym 119745 rvsoc.code_adrs[29]
.sym 119746 rvsoc.code_adrs[28]
.sym 119747 rvsoc.data_adrs[3]
.sym 119748 rvsoc.code_adrs[3]
.sym 119749 $abc$63009$new_ys__n5911_
.sym 119751 rvsoc.data_adrs[8]
.sym 119752 rvsoc.code_adrs[8]
.sym 119753 $abc$63009$new_ys__n5911_
.sym 119759 flash_mosi
.sym 119760 uart_tx
.sym 119761 p16
.sym 119763 rvsoc.mem_vdata[0][24]
.sym 119764 rvsoc.mem_vdata[2][24]
.sym 119765 rvsoc.code_adrs[28]
.sym 119766 rvsoc.code_adrs[29]
.sym 119767 rvsoc.mem_vdata[0][11]
.sym 119768 rvsoc.mem_vdata[2][11]
.sym 119769 rvsoc.data_adrs[28]
.sym 119770 rvsoc.data_adrs[29]
.sym 119771 $PACKER_GND_NET
.sym 119775 $abc$63009$new_n5137_
.sym 119776 $abc$63009$new_n5136_
.sym 119777 $abc$63009$new_n3088_
.sym 119779 rvsoc.mem_vdata[0][11]
.sym 119780 rvsoc.mem_vdata[2][11]
.sym 119781 rvsoc.code_adrs[28]
.sym 119782 rvsoc.code_adrs[29]
.sym 119783 rvsoc.mem_vdata[1][12]
.sym 119784 rvsoc.mem_vdata[3][12]
.sym 119785 rvsoc.data_adrs[29]
.sym 119786 rvsoc.data_adrs[28]
.sym 119787 $abc$63009$new_n5177_
.sym 119788 $abc$63009$new_n5176_
.sym 119789 $abc$63009$new_n3088_
.sym 119791 $PACKER_GND_NET
.sym 119795 $abc$63009$new_n4024_
.sym 119796 $abc$63009$new_n4025_
.sym 119797 $abc$63009$new_n4023_
.sym 119798 rvsoc.code_adrs[30]
.sym 119799 rvsoc.mem_vdata[0][12]
.sym 119800 rvsoc.mem_vdata[3][12]
.sym 119801 rvsoc.code_adrs[28]
.sym 119802 rvsoc.code_adrs[29]
.sym 119803 rvsoc.mem_vdata[0][12]
.sym 119804 rvsoc.mem_vdata[2][12]
.sym 119805 rvsoc.data_adrs[28]
.sym 119806 rvsoc.data_adrs[29]
.sym 119807 rvsoc.mem_vdata[1][12]
.sym 119808 rvsoc.mem_vdata[2][12]
.sym 119809 rvsoc.code_adrs[29]
.sym 119810 rvsoc.code_adrs[28]
.sym 119811 $PACKER_GND_NET
.sym 119815 rvsoc.data_adrs[8]
.sym 119816 rvsoc.code_adrs[8]
.sym 119817 $abc$63009$new_ys__n4202_
.sym 119819 rvsoc.data_adrs[3]
.sym 119820 rvsoc.data_adrs[2]
.sym 119821 rvsoc.spi0.status[11]
.sym 119823 $abc$63009$new_n4044_
.sym 119824 $abc$63009$new_n4045_
.sym 119825 $abc$63009$new_n4043_
.sym 119826 rvsoc.code_adrs[30]
.sym 119827 rvsoc.mem_vdata[1][14]
.sym 119828 rvsoc.mem_vdata[3][14]
.sym 119829 rvsoc.data_adrs[29]
.sym 119830 rvsoc.data_adrs[28]
.sym 119831 rvsoc.mem_vdata[0][13]
.sym 119832 rvsoc.mem_vdata[2][13]
.sym 119833 rvsoc.code_adrs[28]
.sym 119834 rvsoc.code_adrs[29]
.sym 119835 rvsoc.mem_vdata[1][14]
.sym 119836 rvsoc.mem_vdata[3][14]
.sym 119837 rvsoc.code_adrs[29]
.sym 119838 rvsoc.code_adrs[28]
.sym 119839 rvsoc.data_adrs[3]
.sym 119840 rvsoc.code_adrs[3]
.sym 119841 $abc$63009$new_ys__n4202_
.sym 119843 rvsoc.mem_vdata[4][11]
.sym 119844 rvsoc.mem_vdata[5][11]
.sym 119845 rvsoc.code_adrs[29]
.sym 119846 rvsoc.code_adrs[28]
.sym 119847 $abc$63009$new_n4014_
.sym 119848 $abc$63009$new_n4015_
.sym 119849 $abc$63009$new_n4013_
.sym 119850 rvsoc.code_adrs[30]
.sym 119851 rvsoc.code_adrs[30]
.sym 119855 $abc$63009$new_ys__n4202_
.sym 119856 $abc$63009$new_ys__n2493_inv_
.sym 119857 rvsoc.data_wst[1]
.sym 119858 $abc$63009$new_ys__n11179_
.sym 119859 $abc$63009$new_n5240_
.sym 119860 $abc$63009$new_n5239_
.sym 119861 $abc$63009$new_n3088_
.sym 119863 rvsoc.code_adrs[31]
.sym 119864 $abc$63009$new_n4022_
.sym 119865 $abc$63009$new_ys__n4202_
.sym 119866 rvsoc.mem_vdata[15][11]
.sym 119867 rvsoc.code_adrs[31]
.sym 119868 $abc$63009$new_n4052_
.sym 119869 $abc$63009$new_ys__n4202_
.sym 119870 rvsoc.mem_vdata[15][9]
.sym 119871 rvsoc.code_adrs[3]
.sym 119875 rvsoc.code_adrs[31]
.sym 119876 $abc$63009$new_n4042_
.sym 119877 $abc$63009$new_ys__n4202_
.sym 119878 rvsoc.mem_vdata[15][12]
.sym 119879 $abc$63009$new_ys__n11179_
.sym 119880 rvsoc.mem_vdata[15][9]
.sym 119881 $abc$63009$new_ys__n11684_
.sym 119882 rvsoc.mem_vdata[4][9]
.sym 119883 rvsoc.cpu0.F_actv_pc[3]
.sym 119887 rvsoc.mem_vdata[5][14]
.sym 119888 $abc$63009$new_ys__n11680_
.sym 119889 $abc$63009$new_n5238_
.sym 119890 $abc$63009$new_n5237_
.sym 119891 rvsoc.data_adrs[2]
.sym 119892 $abc$63009$auto$simplemap.cc:309:simplemap_lut$30116[0]
.sym 119893 $abc$63009$new_ys__n4202_
.sym 119895 $abc$63009$new_ys__n11179_
.sym 119896 rvsoc.mem_vdata[15][14]
.sym 119897 $abc$63009$new_ys__n11684_
.sym 119898 rvsoc.mem_vdata[4][14]
.sym 119899 rvsoc.mem_vdata[4][14]
.sym 119900 rvsoc.mem_vdata[5][14]
.sym 119901 rvsoc.code_adrs[29]
.sym 119902 rvsoc.code_adrs[28]
.sym 119903 rvsoc.data_adrs[7]
.sym 119904 rvsoc.code_adrs[7]
.sym 119905 $abc$63009$new_ys__n4202_
.sym 119907 rvsoc.code_adrs[28]
.sym 119908 rvsoc.code_adrs[30]
.sym 119909 rvsoc.code_adrs[31]
.sym 119910 rvsoc.code_adrs[29]
.sym 119911 rvsoc.mem_vdata[5][8]
.sym 119912 $abc$63009$new_ys__n11680_
.sym 119913 $abc$63009$new_n5032_
.sym 119914 $abc$63009$new_n5031_
.sym 119915 $abc$63009$new_ys__n11179_
.sym 119916 rvsoc.mem_vdata[15][22]
.sym 119917 $abc$63009$new_ys__n11684_
.sym 119918 rvsoc.mem_vdata[4][22]
.sym 119919 rvsoc.mem_vdata[4][22]
.sym 119920 rvsoc.mem_vdata[5][22]
.sym 119921 rvsoc.code_adrs[29]
.sym 119922 rvsoc.code_adrs[28]
.sym 119923 $abc$63009$new_ys__n11179_
.sym 119924 rvsoc.mem_vdata[15][12]
.sym 119925 $abc$63009$new_ys__n11684_
.sym 119926 rvsoc.mem_vdata[4][12]
.sym 119927 $abc$63009$new_ys__n4202_
.sym 119928 $abc$63009$new_ys__n2493_inv_
.sym 119929 $abc$63009$new_ys__n11179_
.sym 119930 rvsoc.data_wst[2]
.sym 119931 rvsoc.uart0.tx_divcnt[1]
.sym 119932 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 119935 $abc$63009$new_ys__n11179_
.sym 119936 rvsoc.mem_vdata[15][19]
.sym 119937 $abc$63009$new_ys__n11684_
.sym 119938 rvsoc.mem_vdata[4][19]
.sym 119939 rvsoc.mem_vdata[4][12]
.sym 119940 rvsoc.mem_vdata[5][12]
.sym 119941 rvsoc.code_adrs[29]
.sym 119942 rvsoc.code_adrs[28]
.sym 119943 rvsoc.uart0.rxbfr[0]
.sym 119944 rvsoc.uart0.div[0]
.sym 119945 rvsoc.data_adrs[2]
.sym 119946 $abc$63009$new_n5816_
.sym 119947 rvsoc.mem_vdata[15][26]
.sym 119948 $abc$63009$new_ys__n11179_
.sym 119949 rvsoc.data_adrs[31]
.sym 119950 $abc$63009$new_n5945_
.sym 119951 rvsoc.mem_vdata[15][29]
.sym 119952 $abc$63009$new_ys__n11179_
.sym 119953 rvsoc.data_adrs[31]
.sym 119954 $abc$63009$new_n5954_
.sym 119955 $abc$63009$new_ys__n2292_inv_
.sym 119956 rvsoc.uart0.cfg[14]
.sym 119957 $abc$63009$new_n3171_
.sym 119959 rvsoc.mem_vdata[15][24]
.sym 119960 $abc$63009$new_ys__n11179_
.sym 119961 rvsoc.data_adrs[31]
.sym 119962 $abc$63009$new_n5939_
.sym 119963 rvsoc.mem_vdata[5][22]
.sym 119964 $abc$63009$new_ys__n11680_
.sym 119965 $abc$63009$new_n5225_
.sym 119966 $abc$63009$new_n5224_
.sym 119967 $abc$63009$new_ys__n4202_
.sym 119968 $abc$63009$new_ys__n2493_inv_
.sym 119969 rvsoc.data_wst[3]
.sym 119970 $abc$63009$new_ys__n11179_
.sym 119971 $abc$63009$new_ys__n2292_inv_
.sym 119972 rvsoc.uart0.cfg[22]
.sym 119973 $abc$63009$new_n3187_
.sym 119975 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 119976 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[19]
.sym 119979 $abc$63009$new_ys__n7577_
.sym 119980 $abc$63009$new_n5013_
.sym 119981 $abc$63009$new_ys__n2204_inv_
.sym 119982 $abc$63009$new_n5027_
.sym 119983 $abc$63009$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 119984 $abc$63009$techmap\rvsoc.uart0.$add$riscv/uart.v:76$404_Y[16]
.sym 119987 $abc$63009$new_n5001_
.sym 119988 rvsoc.data_adrs[1]
.sym 119991 rvsoc.mem_vdata[15][25]
.sym 119992 $abc$63009$new_ys__n11179_
.sym 119993 rvsoc.data_adrs[31]
.sym 119994 $abc$63009$new_n5942_
.sym 119995 $abc$63009$new_ys__n7572_
.sym 119996 $abc$63009$new_n5013_
.sym 119997 $abc$63009$new_ys__n2204_inv_
.sym 119998 $abc$63009$new_n5027_
.sym 119999 rvsoc.mem_vdata[5][13]
.sym 120000 $abc$63009$new_ys__n11680_
.sym 120001 $abc$63009$new_n5205_
.sym 120002 $abc$63009$new_n5204_
.sym 120003 rvsoc.mem_vdata[15][27]
.sym 120004 $abc$63009$new_ys__n11179_
.sym 120005 rvsoc.data_adrs[31]
.sym 120006 $abc$63009$new_n5948_
.sym 120007 rvsoc.mem_vdata[15][28]
.sym 120008 $abc$63009$new_ys__n11179_
.sym 120009 rvsoc.data_adrs[31]
.sym 120010 $abc$63009$new_n5951_
.sym 120011 $abc$63009$new_ys__n7576_
.sym 120012 $abc$63009$new_n5013_
.sym 120013 $abc$63009$new_ys__n2204_inv_
.sym 120014 $abc$63009$new_n5027_
.sym 120015 $abc$63009$new_ys__n7578_
.sym 120016 $abc$63009$new_n5013_
.sym 120017 $abc$63009$new_ys__n2204_inv_
.sym 120018 $abc$63009$new_n5027_
.sym 120019 rvsoc.data_wdata[17]
.sym 120023 rvsoc.mem_vdata[15][30]
.sym 120024 $abc$63009$new_ys__n11179_
.sym 120025 rvsoc.data_adrs[31]
.sym 120026 $abc$63009$new_n5957_
.sym 120027 rvsoc.mem_vdata[5][12]
.sym 120028 $abc$63009$new_ys__n11680_
.sym 120029 $abc$63009$new_n5175_
.sym 120030 $abc$63009$new_n5174_
.sym 120031 $abc$63009$new_ys__n9201_
.sym 120032 $abc$63009$new_n5013_
.sym 120033 $abc$63009$new_ys__n2204_inv_
.sym 120034 $abc$63009$new_n5027_
.sym 120035 $abc$63009$new_ys__n2789_
.sym 120036 rvsoc.data_adrs[0]
.sym 120039 $abc$63009$new_ys__n7570_
.sym 120040 $abc$63009$new_n5012_
.sym 120043 $abc$63009$new_ys__n7562_
.sym 120044 $abc$63009$new_n5029_
.sym 120045 $abc$63009$new_n5229_
.sym 120046 $abc$63009$new_n5028_
.sym 120047 $abc$63009$new_ys__n7568_
.sym 120048 $abc$63009$new_n5012_
.sym 120051 $abc$63009$new_ys__n7571_
.sym 120052 $abc$63009$new_ys__n7554_
.sym 120053 rvsoc.data_adrs[0]
.sym 120054 rvsoc.data_adrs[1]
.sym 120055 $abc$63009$new_ys__n7560_
.sym 120056 $abc$63009$new_n5029_
.sym 120057 $abc$63009$new_n5166_
.sym 120058 $abc$63009$new_n5028_
.sym 120059 $abc$63009$new_n5318_
.sym 120060 $abc$63009$new_n5285_
.sym 120061 $abc$63009$new_n5317_
.sym 120063 rvsoc.cpu0.D_insn[22]
.sym 120067 $abc$63009$new_n5222_
.sym 120068 $abc$63009$new_n5216_
.sym 120069 $abc$63009$new_n5228_
.sym 120070 $abc$63009$new_n5241_
.sym 120071 $abc$63009$new_ys__n9201_
.sym 120072 $abc$63009$new_ys__n9200_
.sym 120073 rvsoc.cpu0.E_funct3[2]
.sym 120074 rvsoc.data_adrs[1]
.sym 120075 rvsoc.cpu0.sys_count[0]
.sym 120076 rvsoc.resetn
.sym 120079 $abc$63009$new_n5344_
.sym 120080 $abc$63009$new_n5285_
.sym 120081 $abc$63009$new_n5345_
.sym 120083 rvsoc.cpu0.E_mul_lolo[6]
.sym 120084 $abc$63009$new_n5028_
.sym 120085 $abc$63009$new_n5036_
.sym 120087 $abc$63009$new_ys__n7563_inv_
.sym 120088 $abc$63009$new_n5287_
.sym 120089 rvsoc.cpu0.E_funct3[2]
.sym 120090 rvsoc.data_adrs[0]
.sym 120091 rvsoc.cpu0.sys_count[1]
.sym 120095 $abc$63009$new_n5153_
.sym 120096 $abc$63009$new_n5159_
.sym 120097 $abc$63009$new_n5165_
.sym 120098 $abc$63009$new_n5152_
.sym 120099 rvsoc.cpu0.E_mul_lolo[14]
.sym 120100 $abc$63009$new_n5028_
.sym 120101 $abc$63009$new_n5036_
.sym 120103 rvsoc.cpu0.sys_count[32]
.sym 120104 rvsoc.cpu0.sys_count[0]
.sym 120105 rvsoc.cpu0.D_insn[27]
.sym 120106 rvsoc.cpu0.D_insn_typ[9]
.sym 120107 rvsoc.cpu0.sys_count[2]
.sym 120108 rvsoc.cpu0.sys_count[34]
.sym 120109 rvsoc.cpu0.D_insn[27]
.sym 120110 rvsoc.cpu0.D_insn_typ[9]
.sym 120111 rvsoc.cpu0.D_op1[8]
.sym 120115 rvsoc.cpu0.D_op1[10]
.sym 120119 rvsoc.cpu0.D_op1[5]
.sym 120123 rvsoc.cpu0.D_op1[7]
.sym 120127 rvsoc.cpu0.D_op2[2]
.sym 120128 $abc$63009$new_ys__n1872_inv_
.sym 120129 $abc$63009$new_ys__n1832_
.sym 120130 $abc$63009$new_ys__n1831_
.sym 120131 $abc$63009$new_n5353_
.sym 120132 $abc$63009$new_n5285_
.sym 120133 $abc$63009$new_n5354_
.sym 120134 $abc$63009$new_n5355_
.sym 120135 rvsoc.cpu0.mul_val[22]
.sym 120136 $abc$63009$new_n5028_
.sym 120137 $abc$63009$new_n5036_
.sym 120139 rvsoc.cpu0.mul_val[28]
.sym 120140 $abc$63009$new_n5028_
.sym 120141 $abc$63009$new_n5036_
.sym 120143 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[9]
.sym 120144 $abc$63009$new_ys__n6937_
.sym 120145 rvsoc.cpu0.E_op2[31]
.sym 120146 $abc$63009$new_n5036_
.sym 120147 $abc$63009$new_ys__n2493_inv_
.sym 120148 $abc$63009$new_ys__n11680_
.sym 120149 $abc$63009$new_ys__n2214_inv_
.sym 120150 rvsoc.resetn
.sym 120151 rvsoc.cpu0.mul_val[25]
.sym 120152 $abc$63009$new_n5028_
.sym 120153 $abc$63009$new_n5036_
.sym 120155 rvsoc.data_wdata[22]
.sym 120159 rvsoc.data_wdata[18]
.sym 120163 rvsoc.cpu0.sys_count[21]
.sym 120164 rvsoc.cpu0.sys_count[53]
.sym 120165 rvsoc.cpu0.D_insn[27]
.sym 120166 rvsoc.cpu0.D_insn_typ[9]
.sym 120168 rvsoc.cpu0.E_mul_lolo[16]
.sym 120169 rvsoc.cpu0.E_mul_lhhl[0]
.sym 120172 rvsoc.cpu0.E_mul_lolo[17]
.sym 120173 rvsoc.cpu0.E_mul_lhhl[1]
.sym 120174 $auto$alumacc.cc:474:replace_alu$3184.C[17]
.sym 120176 rvsoc.cpu0.E_mul_lolo[18]
.sym 120177 rvsoc.cpu0.E_mul_lhhl[2]
.sym 120178 $auto$alumacc.cc:474:replace_alu$3184.C[18]
.sym 120180 rvsoc.cpu0.E_mul_lolo[19]
.sym 120181 rvsoc.cpu0.E_mul_lhhl[3]
.sym 120182 $auto$alumacc.cc:474:replace_alu$3184.C[19]
.sym 120184 rvsoc.cpu0.E_mul_lolo[20]
.sym 120185 rvsoc.cpu0.E_mul_lhhl[4]
.sym 120186 $auto$alumacc.cc:474:replace_alu$3184.C[20]
.sym 120188 rvsoc.cpu0.E_mul_lolo[21]
.sym 120189 rvsoc.cpu0.E_mul_lhhl[5]
.sym 120190 $auto$alumacc.cc:474:replace_alu$3184.C[21]
.sym 120192 rvsoc.cpu0.E_mul_lolo[22]
.sym 120193 rvsoc.cpu0.E_mul_lhhl[6]
.sym 120194 $auto$alumacc.cc:474:replace_alu$3184.C[22]
.sym 120196 rvsoc.cpu0.E_mul_lolo[23]
.sym 120197 rvsoc.cpu0.E_mul_lhhl[7]
.sym 120198 $auto$alumacc.cc:474:replace_alu$3184.C[23]
.sym 120200 rvsoc.cpu0.E_mul_lolo[24]
.sym 120201 rvsoc.cpu0.E_mul_lhhl[8]
.sym 120202 $auto$alumacc.cc:474:replace_alu$3184.C[24]
.sym 120204 rvsoc.cpu0.E_mul_lolo[25]
.sym 120205 rvsoc.cpu0.E_mul_lhhl[9]
.sym 120206 $auto$alumacc.cc:474:replace_alu$3184.C[25]
.sym 120208 rvsoc.cpu0.E_mul_lolo[26]
.sym 120209 rvsoc.cpu0.E_mul_lhhl[10]
.sym 120210 $auto$alumacc.cc:474:replace_alu$3184.C[26]
.sym 120212 rvsoc.cpu0.E_mul_lolo[27]
.sym 120213 rvsoc.cpu0.E_mul_lhhl[11]
.sym 120214 $auto$alumacc.cc:474:replace_alu$3184.C[27]
.sym 120216 rvsoc.cpu0.E_mul_lolo[28]
.sym 120217 rvsoc.cpu0.E_mul_lhhl[12]
.sym 120218 $auto$alumacc.cc:474:replace_alu$3184.C[28]
.sym 120220 rvsoc.cpu0.E_mul_lolo[29]
.sym 120221 rvsoc.cpu0.E_mul_lhhl[13]
.sym 120222 $auto$alumacc.cc:474:replace_alu$3184.C[29]
.sym 120224 rvsoc.cpu0.E_mul_lolo[30]
.sym 120225 rvsoc.cpu0.E_mul_lhhl[14]
.sym 120226 $auto$alumacc.cc:474:replace_alu$3184.C[30]
.sym 120228 rvsoc.cpu0.E_mul_lolo[31]
.sym 120229 rvsoc.cpu0.E_mul_lhhl[15]
.sym 120230 $auto$alumacc.cc:474:replace_alu$3184.C[31]
.sym 120231 $auto$alumacc.cc:474:replace_alu$3190.AA[11]
.sym 120235 $auto$alumacc.cc:474:replace_alu$3190.AA[7]
.sym 120239 rvsoc.cpu0.umul_lolo[21]
.sym 120243 rvsoc.cpu0.sys_count[11]
.sym 120244 rvsoc.cpu0.sys_count[43]
.sym 120245 rvsoc.cpu0.D_insn[27]
.sym 120246 rvsoc.cpu0.D_insn_typ[9]
.sym 120247 $auto$alumacc.cc:474:replace_alu$3190.AA[10]
.sym 120251 rvsoc.cpu0.sys_mcause[11]
.sym 120252 $abc$63009$new_n4119_
.sym 120253 $abc$63009$new_ys__n1715_
.sym 120255 rvsoc.cpu0.D_next_pc[9]
.sym 120256 $abc$63009$new_ys__n10983_inv_
.sym 120257 $abc$63009$new_ys__n1740_
.sym 120258 $abc$63009$new_n4373_
.sym 120259 $abc$63009$new_n5362_
.sym 120260 $abc$63009$new_n5480_
.sym 120261 $abc$63009$new_n5479_
.sym 120262 $abc$63009$new_n5476_
.sym 120263 $abc$63009$new_ys__n7722_inv_
.sym 120264 $abc$63009$new_n5036_
.sym 120265 $abc$63009$new_ys__n3409_
.sym 120267 rvsoc.cpu0.umul_lhhl[7]
.sym 120271 rvsoc.cpu0.umul_lhhl[3]
.sym 120275 $abc$63009$new_ys__n7735_inv_
.sym 120276 $abc$63009$new_n5036_
.sym 120277 $abc$63009$new_ys__n3409_
.sym 120279 $abc$63009$new_n5449_
.sym 120280 $abc$63009$new_n5362_
.sym 120281 $abc$63009$new_n5450_
.sym 120282 $abc$63009$new_n5451_
.sym 120283 rvsoc.cpu0.umul_lhhl[2]
.sym 120287 rvsoc.cpu0.umul_lhhl[5]
.sym 120291 rvsoc.cpu0.umul_lhhl[4]
.sym 120295 rvsoc.cpu0.umul_lhhl[8]
.sym 120299 rvsoc.cpu0.umul_lhhl[9]
.sym 120303 $abc$63009$new_ys__n7732_inv_
.sym 120304 $abc$63009$new_n5036_
.sym 120305 $abc$63009$new_ys__n3409_
.sym 120307 rvsoc.cpu0.D_insn_typ[9]
.sym 120308 rvsoc.cpu0.sys_count[59]
.sym 120309 rvsoc.cpu0.D_insn_typ[7]
.sym 120310 rvsoc.cpu0.D_insn[27]
.sym 120311 rvsoc.cpu0.umul_lhhl[11]
.sym 120315 rvsoc.cpu0.umul_lhhl[14]
.sym 120319 rvsoc.cpu0.D_insn_typ[7]
.sym 120320 rvsoc.cpu0.D_insn[25]
.sym 120321 $abc$63009$new_n4119_
.sym 120322 rvsoc.cpu0.sys_mcause[25]
.sym 120323 rvsoc.cpu0.umul_lhhl[15]
.sym 120327 rvsoc.cpu0.add_op12[4]
.sym 120331 $abc$63009$new_ys__n1873_inv_
.sym 120332 $abc$63009$new_ys__n5419_inv_
.sym 120333 $abc$63009$new_n4692_
.sym 120334 $abc$63009$new_n4687_
.sym 120335 rvsoc.cpu0.umul_lhhl[10]
.sym 120339 rvsoc.cpu0.umul_lhhl[13]
.sym 120343 rvsoc.cpu0.umul_lhhl[1]
.sym 120347 rvsoc.cpu0.umul_lhhl[6]
.sym 120351 rvsoc.cpu0.umul_lhhl[12]
.sym 120355 rvsoc.uart0.status[0]
.sym 120356 rvsoc.uart0.cfg[0]
.sym 120357 rvsoc.data_adrs[2]
.sym 120358 rvsoc.data_adrs[3]
.sym 120359 $abc$63009$new_ys__n6937_
.sym 120360 $abc$63009$new_ys__n10517_inv_
.sym 120361 $abc$63009$new_ys__n3409_
.sym 120363 rvsoc.cpu0.D_op1[20]
.sym 120367 rvsoc.cpu0.D_op1[15]
.sym 120371 rvsoc.cpu0.D_op1[16]
.sym 120375 rvsoc.cpu0.E_add12[15]
.sym 120376 rvsoc.cpu0.E_op1[15]
.sym 120377 rvsoc.cpu0.E_op1[31]
.sym 120380 rvsoc.cpu0.mulhu_val[0]
.sym 120381 $abc$63009$auto$alumacc.cc:474:replace_alu$3214.BB[0]
.sym 120382 $PACKER_VCC_NET
.sym 120383 rvsoc.cpu0.D_op1[29]
.sym 120387 rvsoc.cpu0.D_op1[26]
.sym 120391 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[14]
.sym 120392 $abc$63009$new_ys__n6942_
.sym 120393 rvsoc.cpu0.E_op2[31]
.sym 120394 $abc$63009$new_n5036_
.sym 120395 $abc$63009$new_n5346_
.sym 120396 $abc$63009$new_n5343_
.sym 120397 $abc$63009$new_ys__n6942_
.sym 120398 $abc$63009$new_ys__n3409_
.sym 120399 rvsoc.cpu0.mulhu_val[3]
.sym 120400 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[3]
.sym 120401 rvsoc.cpu0.E_op1[31]
.sym 120403 rvsoc.cpu0.D_op1[31]
.sym 120407 rvsoc.cpu0.D_op1[6]
.sym 120408 rvsoc.cpu0.D_op2[6]
.sym 120409 $abc$63009$new_ys__n1272_
.sym 120410 $abc$63009$new_n4298_
.sym 120411 $abc$63009$new_ys__n1271_
.sym 120412 $abc$63009$new_ys__n1275_
.sym 120413 rvsoc.cpu0.D_op1[6]
.sym 120414 rvsoc.cpu0.D_op2[6]
.sym 120415 rvsoc.cpu0.D_op1[24]
.sym 120419 $abc$63009$new_n4108_
.sym 120420 $abc$63009$new_n5864_
.sym 120421 $abc$63009$new_ys__n1274_
.sym 120422 $abc$63009$new_n4292_
.sym 120423 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[6]
.sym 120424 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[6]
.sym 120425 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 120427 $abc$63009$new_ys__n6956_
.sym 120428 $abc$63009$new_ys__n3409_
.sym 120429 $abc$63009$new_n5475_
.sym 120430 $abc$63009$new_n5045_
.sym 120431 rvsoc.data_wdata[22]
.sym 120435 rvsoc.cpu0.E_add12[24]
.sym 120436 rvsoc.cpu0.E_op1[24]
.sym 120437 rvsoc.cpu0.E_op1[31]
.sym 120439 $abc$63009$new_ys__n6957_
.sym 120440 $abc$63009$new_ys__n3409_
.sym 120441 $abc$63009$new_n5484_
.sym 120442 $abc$63009$new_n5045_
.sym 120443 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[9]
.sym 120444 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[9]
.sym 120445 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 120447 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[0]
.sym 120448 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[0]
.sym 120449 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 120451 rvsoc.data_wdata[24]
.sym 120455 $abc$63009$new_n5483_
.sym 120456 $abc$63009$new_n5490_
.sym 120457 rvsoc.data_wdata[29]
.sym 120458 $abc$63009$new_ys__n3400_
.sym 120459 $abc$63009$new_n5360_
.sym 120460 $abc$63009$new_n5372_
.sym 120461 rvsoc.data_wdata[16]
.sym 120462 $abc$63009$new_ys__n3400_
.sym 120463 $abc$63009$new_n5420_
.sym 120464 $abc$63009$new_n5427_
.sym 120465 rvsoc.data_wdata[22]
.sym 120466 $abc$63009$new_ys__n3400_
.sym 120467 $abc$63009$new_n5465_
.sym 120468 $abc$63009$new_n5472_
.sym 120469 rvsoc.data_wdata[27]
.sym 120470 $abc$63009$new_ys__n3400_
.sym 120471 $abc$63009$new_n5393_
.sym 120472 $abc$63009$new_n5400_
.sym 120473 rvsoc.data_wdata[19]
.sym 120474 $abc$63009$new_ys__n3400_
.sym 120475 $abc$63009$new_n5474_
.sym 120476 $abc$63009$new_n5481_
.sym 120477 rvsoc.data_wdata[28]
.sym 120478 $abc$63009$new_ys__n3400_
.sym 120479 $abc$63009$new_n5375_
.sym 120480 $abc$63009$new_n5382_
.sym 120481 rvsoc.data_wdata[17]
.sym 120482 $abc$63009$new_ys__n3400_
.sym 120483 $abc$63009$new_n5429_
.sym 120484 $abc$63009$new_n5436_
.sym 120485 rvsoc.data_wdata[23]
.sym 120486 $abc$63009$new_ys__n3400_
.sym 120487 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[25]
.sym 120488 $abc$63009$new_ys__n6953_
.sym 120489 rvsoc.cpu0.E_op2[31]
.sym 120491 $abc$63009$new_n5411_
.sym 120492 $abc$63009$new_n5418_
.sym 120493 rvsoc.data_wdata[21]
.sym 120494 $abc$63009$new_ys__n3400_
.sym 120495 $abc$63009$new_ys__n6953_
.sym 120496 $abc$63009$new_ys__n3409_
.sym 120497 $abc$63009$new_n5448_
.sym 120498 $abc$63009$new_n5045_
.sym 120499 $abc$63009$new_n5447_
.sym 120500 $abc$63009$new_n5454_
.sym 120501 rvsoc.data_wdata[25]
.sym 120502 $abc$63009$new_ys__n3400_
.sym 120503 $abc$63009$new_n5046_
.sym 120504 rvsoc.cpu0.mulhu_val[29]
.sym 120505 $abc$63009$new_ys__n3395_
.sym 120506 rvsoc.data_wdata[29]
.sym 120507 $abc$63009$new_n5393_
.sym 120508 $abc$63009$new_n5400_
.sym 120509 rvsoc.data_wdata[19]
.sym 120510 $abc$63009$new_ys__n3400_
.sym 120511 $abc$63009$new_n5046_
.sym 120512 rvsoc.cpu0.mulhu_val[19]
.sym 120513 $abc$63009$new_ys__n3395_
.sym 120514 rvsoc.data_wdata[19]
.sym 120515 $abc$63009$new_n5046_
.sym 120516 rvsoc.cpu0.mulhu_val[21]
.sym 120517 $abc$63009$new_ys__n3395_
.sym 120518 rvsoc.data_wdata[21]
.sym 120519 $abc$63009$new_n5384_
.sym 120520 $abc$63009$new_n5391_
.sym 120521 rvsoc.data_wdata[18]
.sym 120522 $abc$63009$new_ys__n3400_
.sym 120523 $abc$63009$new_n5447_
.sym 120524 $abc$63009$new_n5454_
.sym 120525 rvsoc.data_wdata[25]
.sym 120526 $abc$63009$new_ys__n3400_
.sym 120527 $abc$63009$new_n5456_
.sym 120528 $abc$63009$new_n5463_
.sym 120529 rvsoc.data_wdata[26]
.sym 120530 $abc$63009$new_ys__n3400_
.sym 120531 $abc$63009$new_n5411_
.sym 120532 $abc$63009$new_n5418_
.sym 120533 rvsoc.data_wdata[21]
.sym 120534 $abc$63009$new_ys__n3400_
.sym 120535 $abc$63009$new_n5402_
.sym 120536 $abc$63009$new_n5409_
.sym 120537 rvsoc.data_wdata[20]
.sym 120538 $abc$63009$new_ys__n3400_
.sym 120539 $abc$63009$new_n5501_
.sym 120540 $abc$63009$new_n5508_
.sym 120541 rvsoc.data_wdata[31]
.sym 120542 $abc$63009$new_ys__n3400_
.sym 120543 $abc$63009$new_n5046_
.sym 120544 rvsoc.cpu0.mulhu_val[25]
.sym 120545 $abc$63009$new_ys__n3395_
.sym 120546 rvsoc.data_wdata[25]
.sym 120547 $abc$63009$new_n5438_
.sym 120548 rvsoc.data_wdata[24]
.sym 120549 $abc$63009$new_n5041_
.sym 120551 $abc$63009$new_ys__n1275_
.sym 120552 $abc$63009$new_ys__n1272_
.sym 120553 rvsoc.cpu0.D_op1[10]
.sym 120554 rvsoc.cpu0.D_op2[10]
.sym 120555 rvsoc.spi0.status[0]
.sym 120556 $abc$63009$auto$wreduce.cc:452:run$3085[0]
.sym 120559 rvsoc.cpu0.mulhu_val[26]
.sym 120560 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[26]
.sym 120561 rvsoc.cpu0.E_op1[31]
.sym 120563 rvsoc.cpu0.mulhu_val[17]
.sym 120564 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[17]
.sym 120565 rvsoc.cpu0.E_op1[31]
.sym 120571 $abc$63009$new_n4394_
.sym 120572 $abc$63009$new_ys__n1149_
.sym 120573 $abc$63009$new_n4387_
.sym 120574 $abc$63009$new_ys__n1873_inv_
.sym 120575 $abc$63009$new_n4429_
.sym 120576 $abc$63009$new_n4427_
.sym 120577 rvsoc.cpu0.D_op2[5]
.sym 120578 $abc$63009$new_n4108_
.sym 120580 rvsoc.spi0.bitcount[0]
.sym 120582 $PACKER_VCC_NET
.sym 120583 rvsoc.cpu0.E_op2[29]
.sym 120587 $abc$63009$new_ys__n12790_inv_
.sym 120588 rvsoc.cpu0.D_op2[5]
.sym 120589 $abc$63009$new_n4108_
.sym 120590 $abc$63009$new_ys__n1274_
.sym 120591 rvsoc.cpu0.D_op2[25]
.sym 120595 $abc$63009$new_ys__n12864_inv_
.sym 120596 rvsoc.cpu0.D_op2[3]
.sym 120597 $abc$63009$new_ys__n12837_
.sym 120598 rvsoc.cpu0.D_op2[4]
.sym 120599 $abc$63009$new_ys__n3766_
.sym 120600 $abc$63009$new_ys__n12872_
.sym 120601 rvsoc.cpu0.D_op2[3]
.sym 120603 rvsoc.cpu0.D_op2[29]
.sym 120607 $abc$63009$new_ys__n3766_
.sym 120608 $abc$63009$new_ys__n12904_inv_
.sym 120609 rvsoc.cpu0.D_op2[2]
.sym 120611 $abc$63009$new_ys__n12872_
.sym 120612 $abc$63009$new_ys__n12864_inv_
.sym 120613 rvsoc.cpu0.D_op2[3]
.sym 120615 $abc$63009$new_ys__n12825_inv_
.sym 120616 $abc$63009$new_ys__n12824_inv_
.sym 120617 rvsoc.cpu0.D_op2[5]
.sym 120618 rvsoc.cpu0.D_op2[4]
.sym 120619 $abc$63009$new_ys__n12936_inv_
.sym 120620 $abc$63009$new_ys__n12934_inv_
.sym 120621 rvsoc.cpu0.D_op2[1]
.sym 120623 rvsoc.cpu0.D_op1[9]
.sym 120627 rvsoc.cpu0.D_op1[31]
.sym 120628 rvsoc.cpu0.D_op1[30]
.sym 120629 rvsoc.cpu0.D_op2[0]
.sym 120631 $abc$63009$new_ys__n12938_inv_
.sym 120632 $abc$63009$new_ys__n12936_inv_
.sym 120633 rvsoc.cpu0.D_op2[1]
.sym 120635 $abc$63009$new_n4480_
.sym 120636 $abc$63009$new_n5891_
.sym 120637 rvsoc.cpu0.D_op2[5]
.sym 120638 $abc$63009$new_n4108_
.sym 120639 rvsoc.cpu0.D_op1[29]
.sym 120640 rvsoc.cpu0.D_op1[28]
.sym 120641 rvsoc.cpu0.D_op2[0]
.sym 120643 rvsoc.cpu0.D_op1[27]
.sym 120644 rvsoc.cpu0.D_op1[26]
.sym 120645 rvsoc.cpu0.D_op2[0]
.sym 120647 $abc$63009$new_ys__n3766_
.sym 120648 $abc$63009$new_ys__n12874_
.sym 120649 rvsoc.cpu0.D_op2[3]
.sym 120651 $abc$63009$new_ys__n12874_
.sym 120652 $abc$63009$new_ys__n12866_inv_
.sym 120653 rvsoc.cpu0.D_op2[3]
.sym 120659 $abc$63009$new_ys__n12938_inv_
.sym 120660 $abc$63009$new_ys__n3766_
.sym 120661 rvsoc.cpu0.D_op2[1]
.sym 120663 $abc$63009$new_ys__n12902_inv_
.sym 120664 $abc$63009$new_ys__n12898_inv_
.sym 120665 rvsoc.cpu0.D_op2[2]
.sym 120667 $abc$63009$new_ys__n12866_inv_
.sym 120668 rvsoc.cpu0.D_op2[3]
.sym 120669 $abc$63009$new_ys__n12841_
.sym 120670 rvsoc.cpu0.D_op2[4]
.sym 120671 $abc$63009$new_ys__n12906_
.sym 120672 $abc$63009$new_ys__n12902_inv_
.sym 120673 rvsoc.cpu0.D_op2[2]
.sym 120675 $abc$63009$new_ys__n3766_
.sym 120676 $abc$63009$new_ys__n12906_
.sym 120677 rvsoc.cpu0.D_op2[2]
.sym 120679 $abc$63009$new_n3101_
.sym 120680 rvsoc.gpio0.data[4]
.sym 120681 $abc$63009$new_n5806_
.sym 120683 $abc$63009$new_n3113_
.sym 120684 rvsoc.gpio0.data[5]
.sym 120685 $abc$63009$new_n5812_
.sym 120687 $abc$63009$new_ys__n2317_
.sym 120688 rvsoc.data_adrs[2]
.sym 120689 $abc$63009$new_n3117_
.sym 120690 rvsoc.data_adrs[3]
.sym 120691 $abc$63009$new_ys__n2317_
.sym 120692 rvsoc.data_wdata[4]
.sym 120693 rvsoc.gpio0.dir[4]
.sym 120695 $abc$63009$new_n3117_
.sym 120696 rvsoc.gpio0.data[6]
.sym 120697 $abc$63009$new_n5814_
.sym 120699 $abc$63009$new_ys__n2317_
.sym 120700 rvsoc.data_adrs[2]
.sym 120701 $abc$63009$new_n3113_
.sym 120702 rvsoc.data_adrs[3]
.sym 120703 $abc$63009$new_ys__n2317_
.sym 120704 rvsoc.data_wdata[6]
.sym 120705 rvsoc.gpio0.dir[6]
.sym 120707 $abc$63009$new_ys__n2317_
.sym 120708 rvsoc.data_adrs[2]
.sym 120709 $abc$63009$new_n3101_
.sym 120710 rvsoc.data_adrs[3]
.sym 120711 $PACKER_GND_NET
.sym 120723 rvsoc.mem_vdata[1][10]
.sym 120724 rvsoc.mem_vdata[3][10]
.sym 120725 rvsoc.data_adrs[29]
.sym 120726 rvsoc.data_adrs[28]
.sym 120727 rvsoc.mem_vdata[1][10]
.sym 120728 rvsoc.mem_vdata[3][10]
.sym 120729 rvsoc.code_adrs[29]
.sym 120730 rvsoc.code_adrs[28]
.sym 120731 $PACKER_GND_NET
.sym 120735 $abc$63009$new_ys__n2317_
.sym 120736 rvsoc.data_wdata[5]
.sym 120737 rvsoc.gpio0.dir[5]
.sym 120747 rvsoc.mem_vdata[1][9]
.sym 120748 rvsoc.mem_vdata[3][9]
.sym 120749 rvsoc.data_adrs[29]
.sym 120750 rvsoc.data_adrs[28]
.sym 120751 rvsoc.mem_vdata[0][9]
.sym 120752 rvsoc.mem_vdata[2][9]
.sym 120753 rvsoc.data_adrs[28]
.sym 120754 rvsoc.data_adrs[29]
.sym 120755 $PACKER_GND_NET
.sym 120759 rvsoc.mem_vdata[0][9]
.sym 120760 rvsoc.mem_vdata[3][9]
.sym 120761 rvsoc.code_adrs[28]
.sym 120762 rvsoc.code_adrs[29]
.sym 120763 $abc$63009$new_n5074_
.sym 120764 $abc$63009$new_n5073_
.sym 120765 $abc$63009$new_n3088_
.sym 120767 $PACKER_GND_NET
.sym 120771 $abc$63009$new_n5107_
.sym 120772 $abc$63009$new_n5106_
.sym 120773 $abc$63009$new_n3088_
.sym 120775 $PACKER_GND_NET
.sym 120779 $PACKER_GND_NET
.sym 120783 $abc$63009$new_ys__n2493_inv_
.sym 120784 $abc$63009$new_ys__n11708_
.sym 120787 $abc$63009$new_n3088_
.sym 120788 rvsoc.data_adrs[29]
.sym 120789 rvsoc.data_adrs[28]
.sym 120791 rvsoc.mem_vdata[1][9]
.sym 120792 rvsoc.mem_vdata[2][9]
.sym 120793 rvsoc.code_adrs[29]
.sym 120794 rvsoc.code_adrs[28]
.sym 120795 rvsoc.mem_vdata[0][10]
.sym 120796 rvsoc.mem_vdata[2][10]
.sym 120797 rvsoc.code_adrs[28]
.sym 120798 rvsoc.code_adrs[29]
.sym 120799 $abc$63009$new_n4054_
.sym 120800 $abc$63009$new_n4055_
.sym 120801 $abc$63009$new_n4053_
.sym 120802 rvsoc.code_adrs[30]
.sym 120803 rvsoc.mem_vdata[0][10]
.sym 120804 rvsoc.mem_vdata[2][10]
.sym 120805 rvsoc.data_adrs[28]
.sym 120806 rvsoc.data_adrs[29]
.sym 120807 $abc$63009$new_n4039_
.sym 120808 $abc$63009$new_n4040_
.sym 120809 $abc$63009$new_n4038_
.sym 120810 rvsoc.code_adrs[30]
.sym 120811 rvsoc.mem_vdata[0][14]
.sym 120812 rvsoc.mem_vdata[2][14]
.sym 120813 rvsoc.data_adrs[28]
.sym 120814 rvsoc.data_adrs[29]
.sym 120815 rvsoc.uart0.status[5]
.sym 120816 rvsoc.uart0.cfg[5]
.sym 120817 rvsoc.data_adrs[2]
.sym 120818 rvsoc.data_adrs[3]
.sym 120819 $abc$63009$new_ys__n2317_
.sym 120820 $abc$63009$new_ys__n2292_inv_
.sym 120821 rvsoc.resetn
.sym 120823 $abc$63009$new_ys__n2292_inv_
.sym 120824 rvsoc.uart0.cfg[19]
.sym 120825 $abc$63009$new_n3181_
.sym 120827 rvsoc.mem_vdata[0][14]
.sym 120828 rvsoc.mem_vdata[2][14]
.sym 120829 rvsoc.code_adrs[28]
.sym 120830 rvsoc.code_adrs[29]
.sym 120831 rvsoc.mem_vdata[4][9]
.sym 120832 rvsoc.mem_vdata[5][9]
.sym 120833 rvsoc.code_adrs[29]
.sym 120834 rvsoc.code_adrs[28]
.sym 120835 rvsoc.mem_vdata[1][19]
.sym 120836 rvsoc.mem_vdata[3][19]
.sym 120837 rvsoc.data_adrs[29]
.sym 120838 rvsoc.data_adrs[28]
.sym 120839 $abc$63009$new_ys__n2292_inv_
.sym 120840 rvsoc.uart0.cfg[11]
.sym 120841 $abc$63009$new_n3165_
.sym 120843 rvsoc.mem_vdata[0][19]
.sym 120844 rvsoc.mem_vdata[2][19]
.sym 120845 rvsoc.data_adrs[28]
.sym 120846 rvsoc.data_adrs[29]
.sym 120847 $abc$63009$new_ys__n11179_
.sym 120848 rvsoc.mem_vdata[15][1]
.sym 120849 $abc$63009$new_ys__n11680_
.sym 120850 rvsoc.mem_vdata[5][1]
.sym 120851 rvsoc.uart0.rxbfr[1]
.sym 120852 rvsoc.uart0.div[1]
.sym 120853 rvsoc.data_adrs[2]
.sym 120854 $abc$63009$new_n5818_
.sym 120855 $abc$63009$new_ys__n11179_
.sym 120856 rvsoc.mem_vdata[15][10]
.sym 120857 $abc$63009$new_ys__n11684_
.sym 120858 rvsoc.mem_vdata[4][10]
.sym 120859 $abc$63009$new_ys__n2292_inv_
.sym 120860 rvsoc.uart0.cfg[10]
.sym 120861 $abc$63009$new_n3163_
.sym 120863 $abc$63009$new_n5142_
.sym 120864 $abc$63009$new_n5141_
.sym 120865 $abc$63009$new_n3088_
.sym 120867 rvsoc.mem_vdata[4][1]
.sym 120868 $abc$63009$new_ys__n11684_
.sym 120869 $abc$63009$new_n5053_
.sym 120870 $abc$63009$new_n5052_
.sym 120871 $abc$63009$new_ys__n12778_inv_
.sym 120872 rvsoc.data_adrs[1]
.sym 120873 $abc$63009$new_ys__n44_
.sym 120875 rvsoc.mem_vdata[4][0]
.sym 120876 $abc$63009$new_ys__n11684_
.sym 120877 $abc$63009$new_n5008_
.sym 120878 $abc$63009$new_n5007_
.sym 120879 rvsoc.resetn
.sym 120883 $abc$63009$new_ys__n2493_inv_
.sym 120884 $abc$63009$new_ys__n11684_
.sym 120885 $abc$63009$new_ys__n2214_inv_
.sym 120886 rvsoc.resetn
.sym 120887 $abc$63009$auto$simplemap.cc:309:simplemap_lut$30116[0]
.sym 120891 rvsoc.mem_vdata[5][19]
.sym 120892 $abc$63009$new_ys__n11680_
.sym 120893 $abc$63009$new_n5140_
.sym 120894 $abc$63009$new_n5139_
.sym 120895 rvsoc.mem_vdata[4][10]
.sym 120896 rvsoc.mem_vdata[5][10]
.sym 120897 rvsoc.code_adrs[29]
.sym 120898 rvsoc.code_adrs[28]
.sym 120899 $PACKER_GND_NET
.sym 120903 rvsoc.mem_vdata[5][10]
.sym 120904 $abc$63009$new_ys__n11680_
.sym 120905 $abc$63009$new_n5105_
.sym 120906 $abc$63009$new_n5104_
.sym 120907 $abc$63009$new_ys__n40_inv_
.sym 120908 $abc$63009$new_ys__n38_inv_
.sym 120909 $abc$63009$new_ys__n37_inv_
.sym 120910 $abc$63009$new_ys__n2342_inv_
.sym 120911 rvsoc.mem_vdata[5][9]
.sym 120912 $abc$63009$new_ys__n11680_
.sym 120913 $abc$63009$new_n5072_
.sym 120914 $abc$63009$new_n5071_
.sym 120915 $abc$63009$new_ys__n40_inv_
.sym 120916 $abc$63009$new_ys__n38_inv_
.sym 120917 $abc$63009$new_ys__n37_inv_
.sym 120919 rvsoc.uart0.div[10]
.sym 120920 rvsoc.uart0.status[10]
.sym 120921 rvsoc.data_adrs[2]
.sym 120922 rvsoc.data_adrs[3]
.sym 120923 rvsoc.mem_vdata[5][11]
.sym 120924 $abc$63009$new_ys__n11680_
.sym 120925 $abc$63009$new_n5135_
.sym 120926 $abc$63009$new_n5134_
.sym 120927 $abc$63009$new_n5001_
.sym 120928 $abc$63009$new_ys__n2789_
.sym 120931 rvsoc.data_adrs[3]
.sym 120932 rvsoc.data_adrs[2]
.sym 120933 rvsoc.spi0.status[22]
.sym 120935 $abc$63009$new_ys__n7559_
.sym 120936 $abc$63009$new_n5029_
.sym 120937 $abc$63009$new_n5126_
.sym 120938 $abc$63009$new_n5028_
.sym 120939 $abc$63009$new_ys__n7575_
.sym 120940 $abc$63009$new_n5013_
.sym 120941 $abc$63009$new_ys__n2204_inv_
.sym 120942 $abc$63009$new_n5027_
.sym 120943 $abc$63009$new_n5290_
.sym 120944 $abc$63009$new_ys__n2204_inv_
.sym 120947 $abc$63009$new_ys__n7558_
.sym 120948 $abc$63009$new_n5029_
.sym 120949 $abc$63009$new_n5096_
.sym 120950 $abc$63009$new_n5028_
.sym 120951 $abc$63009$new_ys__n7577_
.sym 120952 $abc$63009$new_n5291_
.sym 120953 $abc$63009$new_n4999_
.sym 120954 $abc$63009$new_ys__n7561_
.sym 120955 $abc$63009$new_ys__n7573_
.sym 120956 $abc$63009$new_n5291_
.sym 120957 $abc$63009$new_n4999_
.sym 120958 $abc$63009$new_ys__n7557_
.sym 120959 $abc$63009$new_ys__n7574_
.sym 120960 $abc$63009$new_n5013_
.sym 120961 $abc$63009$new_ys__n2204_inv_
.sym 120962 $abc$63009$new_n5027_
.sym 120963 $abc$63009$new_ys__n7574_
.sym 120964 $abc$63009$new_n5291_
.sym 120965 $abc$63009$new_n4999_
.sym 120966 $abc$63009$new_ys__n7558_
.sym 120967 $abc$63009$new_ys__n7573_
.sym 120968 $abc$63009$new_n5013_
.sym 120969 $abc$63009$new_ys__n2204_inv_
.sym 120970 $abc$63009$new_n5027_
.sym 120971 $abc$63009$new_ys__n7556_
.sym 120972 $abc$63009$new_n5029_
.sym 120973 $abc$63009$new_n5020_
.sym 120974 $abc$63009$new_n5028_
.sym 120975 $abc$63009$new_ys__n7575_
.sym 120976 $abc$63009$new_n5291_
.sym 120977 $abc$63009$new_n4999_
.sym 120978 $abc$63009$new_ys__n7559_
.sym 120979 $abc$63009$new_ys__n3417_
.sym 120980 $abc$63009$new_ys__n12778_inv_
.sym 120981 $abc$63009$new_ys__n2204_inv_
.sym 120982 $abc$63009$new_n5013_
.sym 120983 $abc$63009$new_ys__n2820_
.sym 120984 $abc$63009$new_ys__n2811_
.sym 120985 $abc$63009$new_n2885_
.sym 120986 $abc$63009$new_n2887_
.sym 120987 $abc$63009$new_ys__n2204_inv_
.sym 120988 $abc$63009$new_n5005_
.sym 120989 $abc$63009$new_n5027_
.sym 120991 $abc$63009$new_n5004_
.sym 120992 $abc$63009$new_n4999_
.sym 120993 $abc$63009$new_ys__n7553_
.sym 120995 $abc$63009$new_ys__n7561_
.sym 120996 $abc$63009$new_n5029_
.sym 120997 $abc$63009$new_n5196_
.sym 120998 $abc$63009$new_n5028_
.sym 120999 $abc$63009$new_ys__n7557_
.sym 121000 $abc$63009$new_n5029_
.sym 121001 $abc$63009$new_n5063_
.sym 121002 $abc$63009$new_n5028_
.sym 121003 $abc$63009$new_n5004_
.sym 121004 $abc$63009$new_n4999_
.sym 121005 $abc$63009$new_ys__n7551_
.sym 121007 $abc$63009$new_n5004_
.sym 121008 $abc$63009$new_n4999_
.sym 121009 $abc$63009$new_ys__n7554_
.sym 121011 $abc$63009$new_ys__n7576_
.sym 121012 $abc$63009$new_n5291_
.sym 121013 $abc$63009$new_n4999_
.sym 121014 $abc$63009$new_ys__n7560_
.sym 121015 $abc$63009$new_ys__n7572_
.sym 121016 $abc$63009$new_n5291_
.sym 121017 $abc$63009$new_n5284_
.sym 121018 $abc$63009$new_n5285_
.sym 121019 $abc$63009$new_ys__n9200_
.sym 121020 $abc$63009$new_n5029_
.sym 121021 $abc$63009$new_n5262_
.sym 121022 $abc$63009$new_n5028_
.sym 121023 $abc$63009$new_ys__n7578_
.sym 121024 $abc$63009$new_n5291_
.sym 121025 $abc$63009$new_n4999_
.sym 121026 $abc$63009$new_ys__n7562_
.sym 121027 $abc$63009$new_ys__n9201_
.sym 121028 $abc$63009$new_n5291_
.sym 121029 $abc$63009$new_n4999_
.sym 121030 $abc$63009$new_ys__n9200_
.sym 121031 $abc$63009$new_n5289_
.sym 121032 $abc$63009$new_ys__n7555_
.sym 121033 $abc$63009$new_n5028_
.sym 121035 $abc$63009$new_ys__n3517_
.sym 121036 $abc$63009$new_n3311_
.sym 121039 rvsoc.cpu0.E_mul_lolo[15]
.sym 121040 $abc$63009$new_n5028_
.sym 121041 $abc$63009$new_n5036_
.sym 121043 rvsoc.cpu0.E_mul_lolo[4]
.sym 121044 $abc$63009$new_n5028_
.sym 121045 $abc$63009$new_n5036_
.sym 121047 $abc$63009$new_n5255_
.sym 121048 $abc$63009$new_n5249_
.sym 121049 $abc$63009$new_n5261_
.sym 121050 $abc$63009$new_n5273_
.sym 121051 rvsoc.data_wdata[3]
.sym 121055 rvsoc.cpu0.E_mul_lolo[11]
.sym 121056 $abc$63009$new_n5028_
.sym 121057 $abc$63009$new_n5036_
.sym 121059 $abc$63009$new_n5326_
.sym 121060 $abc$63009$new_n5285_
.sym 121061 $abc$63009$new_n5327_
.sym 121063 $abc$63009$new_ys__n41_inv_
.sym 121064 $abc$63009$new_ys__n2204_inv_
.sym 121065 $abc$63009$new_ys__n2789_
.sym 121066 $abc$63009$new_ys__n2343_
.sym 121067 $abc$63009$new_n5308_
.sym 121068 $abc$63009$new_n5285_
.sym 121069 $abc$63009$new_n5309_
.sym 121071 $abc$63009$new_n4119_
.sym 121072 rvsoc.cpu0.sys_mcause[2]
.sym 121075 rvsoc.data_wdata[20]
.sym 121079 $abc$63009$new_n5335_
.sym 121080 $abc$63009$new_n5285_
.sym 121081 $abc$63009$new_n5336_
.sym 121083 $abc$63009$new_ys__n41_inv_
.sym 121084 $abc$63009$new_ys__n2204_inv_
.sym 121085 $abc$63009$new_ys__n2343_
.sym 121086 $abc$63009$new_ys__n3417_
.sym 121087 rvsoc.data_wdata[2]
.sym 121091 $abc$63009$new_n5299_
.sym 121092 $abc$63009$new_n5285_
.sym 121093 $abc$63009$new_n5300_
.sym 121094 $abc$63009$new_n5301_
.sym 121095 rvsoc.cpu0.mul_val[23]
.sym 121096 $abc$63009$new_n5028_
.sym 121097 $abc$63009$new_n5036_
.sym 121099 rvsoc.cpu0.mul_val[26]
.sym 121100 $abc$63009$new_n5028_
.sym 121101 $abc$63009$new_n5036_
.sym 121103 rvsoc.cpu0.mul_val[17]
.sym 121104 $abc$63009$new_n5028_
.sym 121105 $abc$63009$new_n5036_
.sym 121107 rvsoc.cpu0.mul_val[31]
.sym 121108 $abc$63009$new_n5028_
.sym 121109 $abc$63009$new_n5036_
.sym 121112 $PACKER_VCC_NET
.sym 121113 rvsoc.cpu0.sys_count[0]
.sym 121115 rvsoc.cpu0.mul_val[24]
.sym 121116 $abc$63009$new_n5028_
.sym 121117 $abc$63009$new_n5036_
.sym 121119 $abc$63009$new_n5028_
.sym 121120 rvsoc.cpu0.E_mul_lolo[16]
.sym 121121 rvsoc.cpu0.E_mul_lhhl[0]
.sym 121122 $abc$63009$new_n5036_
.sym 121123 rvsoc.cpu0.E_mul_lolo[8]
.sym 121124 $abc$63009$new_n5028_
.sym 121125 $abc$63009$new_n5036_
.sym 121127 $abc$63009$new_ys__n7570_
.sym 121128 $abc$63009$new_n5369_
.sym 121131 rvsoc.cpu0.E_funct3[0]
.sym 121132 rvsoc.cpu0.E_funct3[1]
.sym 121135 $auto$alumacc.cc:474:replace_alu$3190.AA[6]
.sym 121139 $abc$63009$new_ys__n7574_
.sym 121140 $abc$63009$new_n5369_
.sym 121143 rvsoc.cpu0.umul_lolo[16]
.sym 121147 rvsoc.cpu0.umul_lolo[18]
.sym 121151 rvsoc.cpu0.umul_lolo[17]
.sym 121155 rvsoc.cpu0.D_op2[0]
.sym 121156 rvsoc.cpu0.D_op2[16]
.sym 121157 $abc$63009$new_ys__n1872_inv_
.sym 121158 rvsoc.cpu0.D_funct3[1]
.sym 121159 $abc$63009$new_ys__n7576_
.sym 121160 $abc$63009$new_n5369_
.sym 121161 $abc$63009$new_n5370_
.sym 121163 $abc$63009$new_n5458_
.sym 121164 $abc$63009$new_n5370_
.sym 121165 $abc$63009$new_n5362_
.sym 121166 $abc$63009$new_n5459_
.sym 121167 $abc$63009$new_ys__n2204_inv_
.sym 121168 $abc$63009$new_ys__n7563_inv_
.sym 121169 $abc$63009$new_n5001_
.sym 121170 $abc$63009$new_ys__n3417_
.sym 121173 rvsoc.code_adrs[0]
.sym 121175 $abc$63009$new_ys__n7565_
.sym 121176 $abc$63009$new_n5369_
.sym 121177 $abc$63009$new_n5370_
.sym 121179 $abc$63009$new_n5377_
.sym 121180 $abc$63009$new_n5362_
.sym 121181 $abc$63009$new_n5378_
.sym 121183 rvsoc.cpu0.D_op2[14]
.sym 121184 rvsoc.cpu0.D_op2[6]
.sym 121185 $abc$63009$new_ys__n1872_inv_
.sym 121186 $abc$63009$new_ys__n6254_
.sym 121187 $abc$63009$new_n5423_
.sym 121188 $abc$63009$new_n5370_
.sym 121189 $abc$63009$new_n5362_
.sym 121190 $abc$63009$new_n5422_
.sym 121191 $abc$63009$new_ys__n7573_
.sym 121192 $abc$63009$new_n5369_
.sym 121193 $abc$63009$new_n5370_
.sym 121195 $abc$63009$new_ys__n7577_
.sym 121196 $abc$63009$new_n5369_
.sym 121197 $abc$63009$new_n5370_
.sym 121199 $abc$63009$new_ys__n7564_
.sym 121200 $abc$63009$new_n5369_
.sym 121201 $abc$63009$new_n5370_
.sym 121203 rvsoc.code_adrs[0]
.sym 121207 rvsoc.cpu0.mul_val[29]
.sym 121208 $abc$63009$new_n5028_
.sym 121209 $abc$63009$new_n5036_
.sym 121211 $abc$63009$new_ys__n7572_
.sym 121212 $abc$63009$new_n5369_
.sym 121213 $abc$63009$new_n5370_
.sym 121215 $abc$63009$new_ys__n9201_
.sym 121216 $abc$63009$new_n5369_
.sym 121217 $abc$63009$new_n5370_
.sym 121219 $abc$63009$new_n5289_
.sym 121220 $abc$63009$new_ys__n7555_
.sym 121221 $abc$63009$new_n5028_
.sym 121223 $abc$63009$new_n5362_
.sym 121224 $abc$63009$new_n5444_
.sym 121225 $abc$63009$new_n5443_
.sym 121226 $abc$63009$new_n5440_
.sym 121227 $abc$63009$new_n5431_
.sym 121228 $abc$63009$new_n5362_
.sym 121229 $abc$63009$new_n5432_
.sym 121230 $abc$63009$new_n5433_
.sym 121231 $abc$63009$new_n5362_
.sym 121232 $abc$63009$new_n5489_
.sym 121233 $abc$63009$new_n5488_
.sym 121234 $abc$63009$new_n5485_
.sym 121235 $abc$63009$new_ys__n7723_inv_
.sym 121236 $abc$63009$new_n5036_
.sym 121237 $abc$63009$new_ys__n3409_
.sym 121239 $abc$63009$new_n5362_
.sym 121240 $abc$63009$new_n5368_
.sym 121241 $abc$63009$new_n5367_
.sym 121242 $abc$63009$new_n5364_
.sym 121243 rvsoc.code_adrs[24]
.sym 121247 $abc$63009$new_ys__n7728_inv_
.sym 121248 $abc$63009$new_n5036_
.sym 121249 $abc$63009$new_ys__n3409_
.sym 121251 $abc$63009$new_n5503_
.sym 121252 $abc$63009$new_n5362_
.sym 121253 $abc$63009$new_n5504_
.sym 121254 $abc$63009$new_n5505_
.sym 121255 $abc$63009$new_ys__n7738_inv_
.sym 121256 $abc$63009$new_n5036_
.sym 121257 $abc$63009$new_ys__n3409_
.sym 121259 $abc$63009$new_ys__n7731_inv_
.sym 121260 $abc$63009$new_n5036_
.sym 121261 $abc$63009$new_ys__n3409_
.sym 121263 $abc$63009$new_ys__n7726_inv_
.sym 121264 $abc$63009$new_n5036_
.sym 121265 $abc$63009$new_ys__n3409_
.sym 121267 $abc$63009$new_ys__n5402_inv_
.sym 121268 $abc$63009$new_ys__n1873_inv_
.sym 121269 $abc$63009$new_n5859_
.sym 121270 $abc$63009$new_n5860_
.sym 121271 $abc$63009$new_ys__n7736_inv_
.sym 121272 $abc$63009$new_n5036_
.sym 121273 $abc$63009$new_ys__n3409_
.sym 121275 $abc$63009$new_ys__n7730_inv_
.sym 121276 $abc$63009$new_n5036_
.sym 121277 $abc$63009$new_ys__n3409_
.sym 121279 $abc$63009$new_ys__n41_inv_
.sym 121280 $abc$63009$new_ys__n2204_inv_
.sym 121281 $abc$63009$new_ys__n2343_
.sym 121282 $abc$63009$new_ys__n3412_
.sym 121283 $abc$63009$new_ys__n7727_inv_
.sym 121284 $abc$63009$new_n5036_
.sym 121285 $abc$63009$new_ys__n3409_
.sym 121287 $PACKER_GND_NET
.sym 121291 $PACKER_GND_NET
.sym 121295 $PACKER_GND_NET
.sym 121299 $PACKER_GND_NET
.sym 121303 $PACKER_GND_NET
.sym 121307 $abc$63009$new_n5283_
.sym 121308 $abc$63009$new_ys__n6936_
.sym 121309 $abc$63009$new_n5293_
.sym 121310 $abc$63009$new_n5280_
.sym 121311 $abc$63009$new_n5281_
.sym 121312 $abc$63009$new_ys__n3409_
.sym 121315 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[8]
.sym 121316 $abc$63009$new_ys__n6936_
.sym 121317 rvsoc.cpu0.E_op2[31]
.sym 121318 $abc$63009$new_n5036_
.sym 121319 $abc$63009$new_ys__n6023_
.sym 121320 rvsoc.cpu0.D_insn_typ[10]
.sym 121321 $abc$63009$new_n5834_
.sym 121322 $abc$63009$new_n4115_
.sym 121323 $abc$63009$new_n5037_
.sym 121324 $abc$63009$new_n4997_
.sym 121325 $abc$63009$new_ys__n6928_
.sym 121326 $abc$63009$new_ys__n3409_
.sym 121328 rvsoc.cpu0.mulhu_val[0]
.sym 121329 $abc$63009$auto$alumacc.cc:474:replace_alu$3217.BB[0]
.sym 121330 $PACKER_VCC_NET
.sym 121331 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[3]
.sym 121332 $abc$63009$new_ys__n6931_
.sym 121333 rvsoc.cpu0.E_op2[31]
.sym 121334 $abc$63009$new_n5036_
.sym 121335 $abc$63009$new_ys__n5396_inv_
.sym 121336 $abc$63009$new_ys__n1873_inv_
.sym 121337 rvsoc.cpu0.D_actv_pc[0]
.sym 121338 $abc$63009$new_ys__n1880_inv_
.sym 121339 rvsoc.cpu0.mulhu_val[0]
.sym 121340 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[0]
.sym 121341 rvsoc.cpu0.E_op1[31]
.sym 121343 rvsoc.cpu0.add_op12[15]
.sym 121347 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[0]
.sym 121348 $abc$63009$new_ys__n6928_
.sym 121349 rvsoc.cpu0.E_op2[31]
.sym 121350 $abc$63009$new_n5036_
.sym 121351 $PACKER_GND_NET
.sym 121355 $abc$63009$new_ys__n1274_
.sym 121356 $abc$63009$new_ys__n11531_
.sym 121357 $abc$63009$new_n4343_
.sym 121358 $abc$63009$new_ys__n1873_inv_
.sym 121359 $abc$63009$new_n4108_
.sym 121360 $abc$63009$new_n5839_
.sym 121361 $abc$63009$new_ys__n1274_
.sym 121362 $abc$63009$new_n4092_
.sym 121363 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[12]
.sym 121364 $abc$63009$new_ys__n6940_
.sym 121365 rvsoc.cpu0.E_op2[31]
.sym 121366 $abc$63009$new_n5036_
.sym 121367 $PACKER_GND_NET
.sym 121371 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[16]
.sym 121372 $abc$63009$new_ys__n6944_
.sym 121373 rvsoc.cpu0.E_op2[31]
.sym 121375 $PACKER_GND_NET
.sym 121379 $abc$63009$new_n5328_
.sym 121380 $abc$63009$new_n5325_
.sym 121381 $abc$63009$new_ys__n6940_
.sym 121382 $abc$63009$new_ys__n3409_
.sym 121383 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[23]
.sym 121384 $abc$63009$new_ys__n6951_
.sym 121385 rvsoc.cpu0.E_op2[31]
.sym 121387 $abc$63009$new_ys__n3409_
.sym 121388 $abc$63009$new_n5424_
.sym 121389 $abc$63009$new_n5421_
.sym 121390 $abc$63009$new_n5426_
.sym 121391 $abc$63009$new_n5420_
.sym 121392 $abc$63009$new_n5427_
.sym 121393 rvsoc.data_wdata[22]
.sym 121394 $abc$63009$new_ys__n3400_
.sym 121395 $abc$63009$new_ys__n6944_
.sym 121396 $abc$63009$new_ys__n3409_
.sym 121397 $abc$63009$new_n5361_
.sym 121398 $abc$63009$new_n5045_
.sym 121399 $abc$63009$new_ys__n3409_
.sym 121400 $abc$63009$new_n5379_
.sym 121401 $abc$63009$new_n5376_
.sym 121402 $abc$63009$new_n5381_
.sym 121403 $abc$63009$new_n5474_
.sym 121404 $abc$63009$new_n5481_
.sym 121405 rvsoc.data_wdata[28]
.sym 121406 $abc$63009$new_ys__n3400_
.sym 121407 $abc$63009$new_ys__n6951_
.sym 121408 $abc$63009$new_ys__n3409_
.sym 121409 $abc$63009$new_n5430_
.sym 121410 $abc$63009$new_n5045_
.sym 121411 $abc$63009$new_n5360_
.sym 121412 $abc$63009$new_n5372_
.sym 121413 rvsoc.data_wdata[16]
.sym 121414 $abc$63009$new_ys__n3400_
.sym 121415 $abc$63009$new_n5046_
.sym 121416 rvsoc.cpu0.mulhu_val[22]
.sym 121417 $abc$63009$new_ys__n3395_
.sym 121418 rvsoc.data_wdata[22]
.sym 121419 $abc$63009$new_n5046_
.sym 121420 rvsoc.cpu0.mulhu_val[28]
.sym 121421 $abc$63009$new_ys__n3395_
.sym 121422 rvsoc.data_wdata[28]
.sym 121423 $abc$63009$new_n5046_
.sym 121424 rvsoc.cpu0.mulhu_val[16]
.sym 121425 $abc$63009$new_ys__n3395_
.sym 121426 rvsoc.data_wdata[16]
.sym 121427 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[17]
.sym 121428 $abc$63009$new_ys__n6945_
.sym 121429 rvsoc.cpu0.E_op2[31]
.sym 121430 $abc$63009$new_n5036_
.sym 121431 $abc$63009$new_n5046_
.sym 121432 rvsoc.cpu0.mulhu_val[17]
.sym 121433 $abc$63009$new_ys__n3395_
.sym 121434 rvsoc.data_wdata[17]
.sym 121435 $abc$63009$new_ys__n6947_
.sym 121436 $abc$63009$new_ys__n3409_
.sym 121437 $abc$63009$new_n5394_
.sym 121438 $abc$63009$new_n5045_
.sym 121439 $abc$63009$new_n5046_
.sym 121440 rvsoc.cpu0.mulhu_val[23]
.sym 121441 $abc$63009$new_ys__n3395_
.sym 121442 rvsoc.data_wdata[23]
.sym 121443 $abc$63009$new_ys__n6945_
.sym 121444 $abc$63009$new_ys__n3409_
.sym 121445 $abc$63009$new_n5046_
.sym 121447 $abc$63009$new_n5046_
.sym 121448 rvsoc.cpu0.mulhu_val[27]
.sym 121449 $abc$63009$new_ys__n3395_
.sym 121450 rvsoc.data_wdata[27]
.sym 121451 $abc$63009$auto$rtlil.cc:1819:NotGate$62563
.sym 121452 $abc$63009$new_ys__n2345_
.sym 121453 $abc$63009$new_ys__n2807_
.sym 121455 $abc$63009$new_ys__n6948_
.sym 121456 $abc$63009$new_ys__n3409_
.sym 121457 $abc$63009$new_n5403_
.sym 121458 $abc$63009$new_n5045_
.sym 121459 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[15]
.sym 121460 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[15]
.sym 121461 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 121463 $abc$63009$new_ys__n6959_
.sym 121464 $abc$63009$new_ys__n3409_
.sym 121465 $abc$63009$new_n5502_
.sym 121466 $abc$63009$new_n5045_
.sym 121467 $abc$63009$new_ys__n6949_
.sym 121468 $abc$63009$new_ys__n3409_
.sym 121469 $abc$63009$new_n5412_
.sym 121470 $abc$63009$new_n5045_
.sym 121471 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[8]
.sym 121472 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[8]
.sym 121473 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 121475 $abc$63009$new_ys__n41_inv_
.sym 121476 $abc$63009$new_ys__n2204_inv_
.sym 121477 $abc$63009$new_ys__n2343_
.sym 121478 $abc$63009$new_ys__n44_
.sym 121479 $abc$63009$new_n5046_
.sym 121480 rvsoc.cpu0.mulhu_val[26]
.sym 121481 $abc$63009$new_ys__n3395_
.sym 121482 rvsoc.data_wdata[26]
.sym 121483 $abc$63009$new_n5501_
.sym 121484 $abc$63009$new_n5508_
.sym 121485 rvsoc.data_wdata[31]
.sym 121486 $abc$63009$new_ys__n3400_
.sym 121487 $abc$63009$new_n5438_
.sym 121488 rvsoc.data_wdata[24]
.sym 121489 $abc$63009$new_n5041_
.sym 121491 $abc$63009$new_n5046_
.sym 121492 rvsoc.cpu0.mulhu_val[20]
.sym 121493 $abc$63009$new_ys__n3395_
.sym 121494 rvsoc.data_wdata[20]
.sym 121495 $abc$63009$new_ys__n6849_inv_
.sym 121496 $abc$63009$new_n5439_
.sym 121497 rvsoc.cpu0.mulhu_val[24]
.sym 121498 $abc$63009$new_n5045_
.sym 121499 $abc$63009$new_n5046_
.sym 121500 rvsoc.cpu0.mulhu_val[18]
.sym 121501 $abc$63009$new_ys__n3395_
.sym 121502 rvsoc.data_wdata[18]
.sym 121503 $abc$63009$new_n5046_
.sym 121504 rvsoc.cpu0.mulhu_val[31]
.sym 121505 $abc$63009$new_ys__n3395_
.sym 121506 rvsoc.data_wdata[31]
.sym 121507 $abc$63009$new_ys__n6946_
.sym 121508 $abc$63009$new_ys__n3409_
.sym 121509 $abc$63009$new_n5385_
.sym 121510 $abc$63009$new_n5045_
.sym 121511 $abc$63009$new_ys__n3409_
.sym 121512 $abc$63009$new_ys__n6952_
.sym 121515 $abc$63009$new_ys__n6954_
.sym 121516 $abc$63009$new_ys__n3409_
.sym 121517 $abc$63009$new_n5046_
.sym 121519 $abc$63009$new_ys__n12821_inv_
.sym 121520 $abc$63009$new_ys__n12820_inv_
.sym 121521 rvsoc.cpu0.D_op2[5]
.sym 121522 rvsoc.cpu0.D_op2[4]
.sym 121523 rvsoc.cpu0.mulhu_val[18]
.sym 121524 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[18]
.sym 121525 rvsoc.cpu0.E_op1[31]
.sym 121527 rvsoc.cpu0.mulhu_val[27]
.sym 121528 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[27]
.sym 121529 rvsoc.cpu0.E_op1[31]
.sym 121531 $abc$63009$new_ys__n3409_
.sym 121532 $abc$63009$new_n5460_
.sym 121533 $abc$63009$new_n5457_
.sym 121534 $abc$63009$new_n5462_
.sym 121535 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[26]
.sym 121536 $abc$63009$new_ys__n6954_
.sym 121537 rvsoc.cpu0.E_op2[31]
.sym 121538 $abc$63009$new_n5036_
.sym 121539 rvsoc.cpu0.D_op2[31]
.sym 121543 $abc$63009$new_ys__n3766_
.sym 121544 $abc$63009$new_ys__n12868_inv_
.sym 121545 rvsoc.cpu0.D_op2[3]
.sym 121547 $abc$63009$new_ys__n12868_inv_
.sym 121548 $abc$63009$new_ys__n12860_inv_
.sym 121549 rvsoc.cpu0.D_op2[3]
.sym 121551 $abc$63009$new_n4342_
.sym 121552 $abc$63009$new_n4340_
.sym 121553 $abc$63009$new_ys__n3766_
.sym 121554 rvsoc.cpu0.D_op2[5]
.sym 121555 $abc$63009$new_ys__n12904_inv_
.sym 121556 $abc$63009$new_ys__n12900_inv_
.sym 121557 rvsoc.cpu0.D_op2[2]
.sym 121559 $abc$63009$new_ys__n12813_inv_
.sym 121560 $abc$63009$new_ys__n12812_inv_
.sym 121561 rvsoc.cpu0.D_op2[5]
.sym 121562 rvsoc.cpu0.D_op2[4]
.sym 121563 $abc$63009$new_ys__n12896_inv_
.sym 121564 $abc$63009$new_ys__n12892_inv_
.sym 121565 rvsoc.cpu0.D_op2[2]
.sym 121567 $abc$63009$new_ys__n12860_inv_
.sym 121568 rvsoc.cpu0.D_op2[3]
.sym 121569 $abc$63009$new_ys__n12829_
.sym 121570 rvsoc.cpu0.D_op2[4]
.sym 121571 $abc$63009$new_ys__n12900_inv_
.sym 121572 $abc$63009$new_ys__n12896_inv_
.sym 121573 rvsoc.cpu0.D_op2[2]
.sym 121575 $abc$63009$new_ys__n12934_inv_
.sym 121576 $abc$63009$new_ys__n12932_inv_
.sym 121577 rvsoc.cpu0.D_op2[1]
.sym 121579 $abc$63009$new_ys__n12930_inv_
.sym 121580 $abc$63009$new_ys__n12928_inv_
.sym 121581 rvsoc.cpu0.D_op2[1]
.sym 121583 $abc$63009$new_n4091_
.sym 121584 $abc$63009$new_ys__n12862_inv_
.sym 121585 $abc$63009$new_n4386_
.sym 121586 $abc$63009$new_n4385_
.sym 121587 rvsoc.cpu0.D_op1[25]
.sym 121588 rvsoc.cpu0.D_op1[24]
.sym 121589 rvsoc.cpu0.D_op2[0]
.sym 121591 $abc$63009$new_ys__n12782_inv_
.sym 121592 rvsoc.cpu0.D_op2[5]
.sym 121593 $abc$63009$new_n4108_
.sym 121594 $abc$63009$new_ys__n1274_
.sym 121595 $abc$63009$new_ys__n12932_inv_
.sym 121596 $abc$63009$new_ys__n12930_inv_
.sym 121597 rvsoc.cpu0.D_op2[1]
.sym 121599 rvsoc.cpu0.D_op1[23]
.sym 121600 rvsoc.cpu0.D_op1[22]
.sym 121601 rvsoc.cpu0.D_op2[0]
.sym 121603 rvsoc.cpu0.D_op2[4]
.sym 121604 $abc$63009$new_ys__n12817_inv_
.sym 121605 $abc$63009$new_n4183_
.sym 121607 $abc$63009$new_ys__n3766_
.sym 121608 $abc$63009$new_ys__n12870_inv_
.sym 121609 rvsoc.cpu0.D_op2[3]
.sym 121610 rvsoc.cpu0.D_op2[4]
.sym 121619 $abc$63009$new_ys__n12870_inv_
.sym 121620 $abc$63009$new_ys__n12862_inv_
.sym 121621 rvsoc.cpu0.D_op2[3]
.sym 121623 $abc$63009$new_ys__n12898_inv_
.sym 121624 $abc$63009$new_ys__n12894_inv_
.sym 121625 rvsoc.cpu0.D_op2[2]
.sym 121627 rvsoc.cpu0.D_op2[3]
.sym 121628 rvsoc.cpu0.D_op2[4]
.sym 121639 $abc$63009$new_n3109_
.sym 121640 rvsoc.gpio0.data[7]
.sym 121641 $abc$63009$new_n5810_
.sym 121643 rvsoc.mem_vdata[1][0]
.sym 121644 rvsoc.mem_vdata[3][0]
.sym 121645 rvsoc.data_adrs[29]
.sym 121646 rvsoc.data_adrs[28]
.sym 121647 $abc$63009$new_ys__n2317_
.sym 121648 rvsoc.data_wdata[0]
.sym 121649 rvsoc.gpio0.dir[0]
.sym 121651 rvsoc.data_adrs[2]
.sym 121652 $abc$63009$auto$simplemap.cc:309:simplemap_lut$30116[0]
.sym 121653 $abc$63009$new_ys__n5911_
.sym 121655 $abc$63009$new_ys__n2317_
.sym 121656 rvsoc.data_adrs[2]
.sym 121657 $abc$63009$new_n3109_
.sym 121658 rvsoc.data_adrs[3]
.sym 121659 $abc$63009$new_n3093_
.sym 121660 rvsoc.gpio0.data[0]
.sym 121661 $abc$63009$new_n5802_
.sym 121663 $abc$63009$new_ys__n2317_
.sym 121664 rvsoc.data_adrs[2]
.sym 121665 $abc$63009$new_n3093_
.sym 121666 rvsoc.data_adrs[3]
.sym 121667 $abc$63009$new_ys__n2317_
.sym 121668 rvsoc.data_wdata[7]
.sym 121669 rvsoc.gpio0.dir[7]
.sym 121671 rvsoc.data_wdata[7]
.sym 121675 $abc$63009$new_n5010_
.sym 121676 $abc$63009$new_n5009_
.sym 121677 $abc$63009$new_n3088_
.sym 121679 rvsoc.mem_vdata[0][0]
.sym 121680 rvsoc.mem_vdata[2][0]
.sym 121681 rvsoc.data_adrs[28]
.sym 121682 rvsoc.data_adrs[29]
.sym 121683 rvsoc.data_wdata[0]
.sym 121687 $abc$63009$new_ys__n2292_inv_
.sym 121688 $abc$63009$auto$dff2dffe.cc:175:make_patterns_logic$58649
.sym 121691 rvsoc.data_adrs[6]
.sym 121692 rvsoc.code_adrs[6]
.sym 121693 $abc$63009$new_ys__n5911_
.sym 121695 rvsoc.data_wdata[4]
.sym 121699 rvsoc.data_wdata[5]
.sym 121703 rvsoc.data_wdata[16]
.sym 121711 rvsoc.data_wdata[29]
.sym 121723 $abc$63009$new_ys__n5911_
.sym 121724 $abc$63009$new_ys__n2493_inv_
.sym 121725 $abc$63009$new_n3088_
.sym 121726 $abc$63009$new_ys__n12579_
.sym 121731 rvsoc.data_wdata[25]
.sym 121735 $abc$63009$new_ys__n2317_
.sym 121736 rvsoc.data_adrs[2]
.sym 121737 $abc$63009$new_n3105_
.sym 121738 rvsoc.data_adrs[3]
.sym 121739 $abc$63009$new_n3105_
.sym 121740 rvsoc.gpio0.data[2]
.sym 121741 $abc$63009$new_n5808_
.sym 121743 $abc$63009$new_ys__n2317_
.sym 121744 rvsoc.data_wdata[2]
.sym 121745 rvsoc.gpio0.dir[2]
.sym 121767 $abc$63009$new_n3085_
.sym 121768 rvsoc.gpio0.data[3]
.sym 121769 $abc$63009$new_n5800_
.sym 121771 $abc$63009$new_ys__n2317_
.sym 121772 rvsoc.data_adrs[2]
.sym 121773 $abc$63009$new_n3085_
.sym 121774 rvsoc.data_adrs[3]
.sym 121775 $abc$63009$new_n3097_
.sym 121776 rvsoc.gpio0.data[1]
.sym 121777 $abc$63009$new_n5804_
.sym 121779 $abc$63009$new_ys__n2317_
.sym 121780 rvsoc.data_adrs[2]
.sym 121781 $abc$63009$new_n3097_
.sym 121782 rvsoc.data_adrs[3]
.sym 121783 $abc$63009$new_ys__n2317_
.sym 121784 rvsoc.data_wdata[1]
.sym 121785 rvsoc.gpio0.dir[1]
.sym 121791 $abc$63009$new_ys__n2317_
.sym 121792 rvsoc.data_wdata[3]
.sym 121793 rvsoc.gpio0.dir[3]
.sym 121799 rvsoc.uart0.status[1]
.sym 121800 rvsoc.uart0.cfg[1]
.sym 121801 rvsoc.data_adrs[2]
.sym 121802 rvsoc.data_adrs[3]
.sym 121803 $abc$63009$new_ys__n2214_inv_
.sym 121804 rvsoc.spi0.log2div[1]
.sym 121805 $abc$63009$new_n3123_
.sym 121827 rvsoc.data_adrs[3]
.sym 121828 rvsoc.data_adrs[2]
.sym 121829 rvsoc.spi0.status[9]
.sym 121851 rvsoc.code_adrs[2]
.sym 121855 rvsoc.code_adrs[6]
.sym 121863 rvsoc.cpu0.E_funct3[1]
.sym 121864 rvsoc.cpu0.E_funct3[0]
.sym 121867 rvsoc.data_adrs[0]
.sym 121868 $abc$63009$new_ys__n2789_
.sym 121875 rvsoc.data_adrs[1]
.sym 121876 rvsoc.cpu0.E_funct3[1]
.sym 121877 $abc$63009$new_ys__n12778_inv_
.sym 121883 rvsoc.cpu0.E_funct3[1]
.sym 121884 rvsoc.cpu0.E_funct3[0]
.sym 121885 rvsoc.data_adrs[0]
.sym 121886 rvsoc.data_adrs[1]
.sym 121887 rvsoc.cpu0.F_actv_pc[2]
.sym 121891 rvsoc.cpu0.F_actv_pc[6]
.sym 121895 $abc$63009$new_n5001_
.sym 121896 $abc$63009$new_ys__n3417_
.sym 121899 $PACKER_GND_NET
.sym 121903 $abc$63009$new_ys__n7566_
.sym 121904 $abc$63009$new_n5012_
.sym 121907 rvsoc.data_adrs[1]
.sym 121908 $abc$63009$new_n5001_
.sym 121911 $abc$63009$new_n5004_
.sym 121912 $abc$63009$new_n4999_
.sym 121913 $abc$63009$new_ys__n7549_
.sym 121915 $abc$63009$new_n5004_
.sym 121916 $abc$63009$new_n4999_
.sym 121917 $abc$63009$new_ys__n7550_
.sym 121919 $abc$63009$new_n5001_
.sym 121920 rvsoc.cpu0.E_funct3[1]
.sym 121923 $abc$63009$new_ys__n7567_
.sym 121924 $abc$63009$new_n5012_
.sym 121925 $abc$63009$new_n5119_
.sym 121926 $abc$63009$new_n5125_
.sym 121927 rvsoc.data_adrs[1]
.sym 121928 $abc$63009$new_n5002_
.sym 121929 $abc$63009$new_n5000_
.sym 121930 $abc$63009$new_ys__n2204_inv_
.sym 121931 $abc$63009$new_n5089_
.sym 121932 $abc$63009$new_n5083_
.sym 121933 $abc$63009$new_n5095_
.sym 121934 $abc$63009$new_n5108_
.sym 121935 $abc$63009$new_ys__n2204_inv_
.sym 121936 $abc$63009$new_n5002_
.sym 121937 rvsoc.data_adrs[1]
.sym 121939 $abc$63009$new_n5004_
.sym 121940 $abc$63009$new_n4999_
.sym 121941 $abc$63009$new_ys__n7547_
.sym 121943 rvsoc.cpu0.E_insn[28]
.sym 121947 $abc$63009$new_ys__n2204_inv_
.sym 121948 $abc$63009$new_n5005_
.sym 121949 $abc$63009$new_ys__n12778_inv_
.sym 121951 $abc$63009$new_n5004_
.sym 121952 $abc$63009$new_n4999_
.sym 121953 $abc$63009$new_ys__n7552_
.sym 121955 $abc$63009$new_n4999_
.sym 121956 $abc$63009$new_ys__n7556_
.sym 121959 $abc$63009$new_ys__n7571_
.sym 121960 $abc$63009$new_n5012_
.sym 121963 $abc$63009$new_ys__n7569_
.sym 121964 $abc$63009$new_n5012_
.sym 121967 $abc$63009$new_n5004_
.sym 121968 $abc$63009$new_n4999_
.sym 121969 $abc$63009$new_ys__n7548_
.sym 121971 $abc$63009$new_n5189_
.sym 121972 $abc$63009$new_n5183_
.sym 121973 $abc$63009$new_n5195_
.sym 121974 $abc$63009$new_n5208_
.sym 121975 $abc$63009$new_ys__n7564_
.sym 121976 $abc$63009$new_n5012_
.sym 121979 $abc$63009$new_n5011_
.sym 121980 $abc$63009$new_n4998_
.sym 121981 $abc$63009$new_n5019_
.sym 121982 $abc$63009$new_n5035_
.sym 121983 rvsoc.cpu0.E_insn[22]
.sym 121987 $abc$63009$new_ys__n7565_
.sym 121988 $abc$63009$new_n5012_
.sym 121991 rvsoc.cpu0.E_mul_lolo[7]
.sym 121992 $abc$63009$new_n5028_
.sym 121993 $abc$63009$new_n5036_
.sym 121995 rvsoc.cpu0.E_mul_lolo[1]
.sym 121996 $abc$63009$new_n5028_
.sym 121997 $abc$63009$new_n5036_
.sym 121999 rvsoc.code_adrs[17]
.sym 122003 rvsoc.cpu0.E_mul_lolo[2]
.sym 122004 $abc$63009$new_n5028_
.sym 122005 $abc$63009$new_n5036_
.sym 122007 rvsoc.cpu0.mul_val[0]
.sym 122008 $abc$63009$new_n5028_
.sym 122009 $abc$63009$new_n5036_
.sym 122011 rvsoc.cpu0.E_mul_lolo[12]
.sym 122012 $abc$63009$new_n5028_
.sym 122013 $abc$63009$new_n5036_
.sym 122015 rvsoc.cpu0.E_mul_lolo[5]
.sym 122016 $abc$63009$new_n5028_
.sym 122017 $abc$63009$new_n5036_
.sym 122019 $abc$63009$new_n5056_
.sym 122020 $abc$63009$new_n5050_
.sym 122021 $abc$63009$new_n5062_
.sym 122022 $abc$63009$new_n5075_
.sym 122023 rvsoc.cpu0.E_mul_lolo[10]
.sym 122024 $abc$63009$new_n5028_
.sym 122025 $abc$63009$new_n5036_
.sym 122027 rvsoc.cpu0.sys_mcause[0]
.sym 122028 $abc$63009$new_n4119_
.sym 122029 $abc$63009$new_n4116_
.sym 122030 $abc$63009$new_n4117_
.sym 122031 rvsoc.cpu0.D_insn_typ[3]
.sym 122032 $abc$63009$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$237_Y[0]
.sym 122033 $abc$63009$new_ys__n1872_inv_
.sym 122034 rvsoc.cpu0.D_op2[0]
.sym 122035 $PACKER_GND_NET
.sym 122039 rvsoc.cpu0.E_mul_lolo[13]
.sym 122040 $abc$63009$new_n5028_
.sym 122041 $abc$63009$new_n5036_
.sym 122043 $PACKER_GND_NET
.sym 122047 rvsoc.cpu0.E_mul_lolo[9]
.sym 122048 $abc$63009$new_n5028_
.sym 122049 $abc$63009$new_n5036_
.sym 122051 rvsoc.cpu0.D_next_pc[0]
.sym 122052 $abc$63009$new_ys__n10983_inv_
.sym 122053 $abc$63009$new_ys__n1858_
.sym 122055 rvsoc.cpu0.mul_val[27]
.sym 122056 $abc$63009$new_n5028_
.sym 122057 $abc$63009$new_n5036_
.sym 122059 rvsoc.cpu0.mul_val[30]
.sym 122060 $abc$63009$new_n5028_
.sym 122061 $abc$63009$new_n5036_
.sym 122063 rvsoc.cpu0.mul_val[20]
.sym 122064 $abc$63009$new_n5028_
.sym 122065 $abc$63009$new_n5036_
.sym 122067 rvsoc.cpu0.E_mul_lolo[3]
.sym 122068 $abc$63009$new_n5028_
.sym 122069 $abc$63009$new_n5036_
.sym 122071 rvsoc.cpu0.mul_val[18]
.sym 122072 $abc$63009$new_n5028_
.sym 122073 $abc$63009$new_n5036_
.sym 122075 rvsoc.cpu0.mul_val[19]
.sym 122076 $abc$63009$new_n5028_
.sym 122077 $abc$63009$new_n5036_
.sym 122079 rvsoc.data_wdata[11]
.sym 122083 rvsoc.cpu0.mul_val[21]
.sym 122084 $abc$63009$new_n5028_
.sym 122085 $abc$63009$new_n5036_
.sym 122087 $abc$63009$new_ys__n10983_inv_
.sym 122088 rvsoc.cpu0.D_next_pc[8]
.sym 122089 $abc$63009$new_ys__n1757_inv_
.sym 122090 $abc$63009$new_n4351_
.sym 122091 rvsoc.cpu0.E_funct3[1]
.sym 122092 rvsoc.cpu0.E_funct3[0]
.sym 122095 rvsoc.cpu0.D_actv_pc[8]
.sym 122096 $abc$63009$new_n4165_
.sym 122097 $abc$63009$new_n4352_
.sym 122099 $abc$63009$new_n4356_
.sym 122100 $abc$63009$new_n4357_
.sym 122101 rvsoc.cpu0.D_insn_typ[10]
.sym 122102 $abc$63009$new_n4353_
.sym 122103 rvsoc.cpu0.D_funct3[1]
.sym 122107 $abc$63009$new_ys__n7578_
.sym 122108 $abc$63009$new_n5369_
.sym 122111 $abc$63009$new_ys__n7575_
.sym 122112 $abc$63009$new_n5369_
.sym 122115 rvsoc.cpu0.D_funct3[0]
.sym 122119 $abc$63009$new_n5495_
.sym 122120 $abc$63009$new_n5370_
.sym 122121 $abc$63009$new_n5362_
.sym 122122 $abc$63009$new_n5494_
.sym 122123 $auto$alumacc.cc:474:replace_alu$3190.AA[14]
.sym 122127 $auto$alumacc.cc:474:replace_alu$3190.AA[9]
.sym 122131 $abc$63009$new_n5468_
.sym 122132 $abc$63009$new_n5370_
.sym 122133 $abc$63009$new_n5362_
.sym 122134 $abc$63009$new_n5467_
.sym 122135 $auto$alumacc.cc:474:replace_alu$3190.AA[8]
.sym 122139 $abc$63009$new_ys__n2204_inv_
.sym 122140 $abc$63009$new_n5000_
.sym 122143 $auto$alumacc.cc:474:replace_alu$3190.AA[15]
.sym 122147 rvsoc.cpu0.D_next_pc[27]
.sym 122151 $abc$63009$new_ys__n7568_
.sym 122152 $abc$63009$new_n5369_
.sym 122153 $abc$63009$new_n5370_
.sym 122155 $abc$63009$new_ys__n7567_
.sym 122156 $abc$63009$new_n5369_
.sym 122157 $abc$63009$new_n5370_
.sym 122159 $abc$63009$new_n4119_
.sym 122160 rvsoc.cpu0.sys_mcause[9]
.sym 122163 $abc$63009$new_ys__n7571_
.sym 122164 $abc$63009$new_n5369_
.sym 122165 $abc$63009$new_n5370_
.sym 122167 $abc$63009$new_ys__n7569_
.sym 122168 $abc$63009$new_n5369_
.sym 122169 $abc$63009$new_n5370_
.sym 122171 rvsoc.cpu0.D_insn_typ[3]
.sym 122172 $abc$63009$new_ys__n1880_inv_
.sym 122173 rvsoc.cpu0.D_actv_pc[6]
.sym 122174 $abc$63009$new_n4305_
.sym 122175 $abc$63009$new_ys__n7566_
.sym 122176 $abc$63009$new_n5369_
.sym 122177 $abc$63009$new_n5370_
.sym 122179 rvsoc.data_wdata[1]
.sym 122183 $abc$63009$new_n5395_
.sym 122184 $abc$63009$new_n5362_
.sym 122185 $abc$63009$new_n5396_
.sym 122186 $abc$63009$new_n5397_
.sym 122187 $abc$63009$new_ys__n7725_inv_
.sym 122188 $abc$63009$new_n5036_
.sym 122189 $abc$63009$new_ys__n3409_
.sym 122191 $PACKER_GND_NET
.sym 122195 $abc$63009$new_ys__n1880_inv_
.sym 122196 rvsoc.cpu0.D_insn_typ[3]
.sym 122199 $abc$63009$new_n5404_
.sym 122200 $abc$63009$new_n5362_
.sym 122201 $abc$63009$new_n5405_
.sym 122202 $abc$63009$new_n5406_
.sym 122203 $abc$63009$new_n5413_
.sym 122204 $abc$63009$new_n5362_
.sym 122205 $abc$63009$new_n5414_
.sym 122206 $abc$63009$new_n5415_
.sym 122207 $PACKER_GND_NET
.sym 122211 $abc$63009$new_n5362_
.sym 122212 $abc$63009$new_n5390_
.sym 122213 $abc$63009$new_n5389_
.sym 122214 $abc$63009$new_n5386_
.sym 122215 rvsoc.cpu0.F_actv_pc[30]
.sym 122219 rvsoc.cpu0.F_next_pc[27]
.sym 122223 rvsoc.cpu0.D_next_pc[27]
.sym 122224 $abc$63009$new_ys__n10983_inv_
.sym 122225 $abc$63009$new_n4778_
.sym 122227 rvsoc.cpu0.D_next_pc[29]
.sym 122228 $abc$63009$new_ys__n10983_inv_
.sym 122229 $abc$63009$new_n4820_
.sym 122231 $abc$63009$new_ys__n6254_
.sym 122232 rvsoc.cpu0.D_op2[3]
.sym 122233 $abc$63009$new_ys__n1392_inv_
.sym 122234 $abc$63009$new_ys__n1872_inv_
.sym 122235 rvsoc.cpu0.D_op2[11]
.sym 122236 rvsoc.cpu0.D_funct3[0]
.sym 122237 rvsoc.cpu0.D_op2[27]
.sym 122238 rvsoc.cpu0.D_funct3[1]
.sym 122239 rvsoc.cpu0.F_actv_pc[8]
.sym 122243 rvsoc.cpu0.sys_mcause[29]
.sym 122244 $abc$63009$new_n4119_
.sym 122245 $abc$63009$new_ys__n1445_
.sym 122246 $abc$63009$new_ys__n1452_inv_
.sym 122247 $abc$63009$new_n5118_
.sym 122248 $abc$63009$new_ys__n6931_
.sym 122249 $abc$63009$new_n5144_
.sym 122250 $abc$63009$new_n5115_
.sym 122251 $PACKER_GND_NET
.sym 122255 $abc$63009$new_n5116_
.sym 122256 $abc$63009$new_ys__n3409_
.sym 122260 rvsoc.cpu0.umul_hilo[0]
.sym 122261 rvsoc.cpu0.umul_lohi[0]
.sym 122263 $PACKER_GND_NET
.sym 122267 $abc$63009$new_ys__n1880_inv_
.sym 122268 rvsoc.cpu0.D_actv_pc[29]
.sym 122269 $abc$63009$new_ys__n1447_
.sym 122270 $abc$63009$new_n4819_
.sym 122271 rvsoc.uart0.status[7]
.sym 122272 rvsoc.uart0.cfg[7]
.sym 122273 rvsoc.data_adrs[2]
.sym 122274 rvsoc.data_adrs[3]
.sym 122275 rvsoc.uart0.div[22]
.sym 122276 rvsoc.uart0.status[22]
.sym 122277 rvsoc.data_adrs[2]
.sym 122278 rvsoc.data_adrs[3]
.sym 122287 rvsoc.cpu0.cpu_rs2[24]
.sym 122288 rvsoc.data_wdata[24]
.sym 122289 $abc$63009$new_ys__n2827_
.sym 122290 $abc$63009$new_n3616_
.sym 122295 $abc$63009$new_n3666_
.sym 122296 $abc$63009$new_n3640_
.sym 122303 rvsoc.cpu0.cpu_rs2[31]
.sym 122304 rvsoc.data_wdata[31]
.sym 122305 $abc$63009$new_ys__n2827_
.sym 122306 $abc$63009$new_n3616_
.sym 122307 $abc$63009$new_n3680_
.sym 122308 $abc$63009$new_n3640_
.sym 122311 rvsoc.cpu0.cpu_rs2[18]
.sym 122312 rvsoc.data_wdata[18]
.sym 122313 $abc$63009$new_ys__n2827_
.sym 122314 $abc$63009$new_n3616_
.sym 122315 $abc$63009$new_n3654_
.sym 122316 $abc$63009$new_n3640_
.sym 122319 rvsoc.cpu0.cpu_rs2[23]
.sym 122320 rvsoc.data_wdata[23]
.sym 122321 $abc$63009$new_ys__n2827_
.sym 122322 $abc$63009$new_n3616_
.sym 122323 $abc$63009$new_n3664_
.sym 122324 $abc$63009$new_n3640_
.sym 122327 rvsoc.cpu0.cpu_rs2[20]
.sym 122328 rvsoc.data_wdata[20]
.sym 122329 $abc$63009$new_ys__n2827_
.sym 122330 $abc$63009$new_n3616_
.sym 122331 rvsoc.cpu0.cpu_rs2[26]
.sym 122332 rvsoc.data_wdata[26]
.sym 122333 $abc$63009$new_ys__n2827_
.sym 122334 $abc$63009$new_n3616_
.sym 122335 $abc$63009$new_n3670_
.sym 122336 $abc$63009$new_n3640_
.sym 122339 $abc$63009$new_n3658_
.sym 122340 $abc$63009$new_n3640_
.sym 122343 rvsoc.cpu0.cpu_rs2[29]
.sym 122344 rvsoc.data_wdata[29]
.sym 122345 $abc$63009$new_ys__n2827_
.sym 122346 $abc$63009$new_n3616_
.sym 122347 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[7]
.sym 122348 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[7]
.sym 122349 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 122351 rvsoc.cpu0.cpu_rs2[30]
.sym 122352 rvsoc.data_wdata[30]
.sym 122353 $abc$63009$new_ys__n2827_
.sym 122354 $abc$63009$new_n3616_
.sym 122355 rvsoc.cpu0.cpu_rs2[28]
.sym 122356 rvsoc.data_wdata[28]
.sym 122357 $abc$63009$new_ys__n2827_
.sym 122358 $abc$63009$new_n3616_
.sym 122359 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[22]
.sym 122360 $abc$63009$new_ys__n6950_
.sym 122361 rvsoc.cpu0.E_op2[31]
.sym 122362 $abc$63009$new_n5036_
.sym 122363 rvsoc.cpu0.cpu_rs2[27]
.sym 122364 rvsoc.data_wdata[27]
.sym 122365 $abc$63009$new_ys__n2827_
.sym 122366 $abc$63009$new_n3616_
.sym 122367 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[11]
.sym 122368 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[11]
.sym 122369 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 122371 $abc$63009$new_n3676_
.sym 122372 $abc$63009$new_n3640_
.sym 122375 $abc$63009$new_ys__n3409_
.sym 122376 $abc$63009$new_n5469_
.sym 122377 $abc$63009$new_n5466_
.sym 122378 $abc$63009$new_n5471_
.sym 122379 $abc$63009$new_n5465_
.sym 122380 $abc$63009$new_n5472_
.sym 122381 rvsoc.data_wdata[27]
.sym 122382 $abc$63009$new_ys__n3400_
.sym 122383 $abc$63009$new_ys__n6955_
.sym 122384 $abc$63009$new_ys__n3409_
.sym 122385 $abc$63009$new_n5046_
.sym 122387 $abc$63009$new_n5429_
.sym 122388 $abc$63009$new_n5436_
.sym 122389 rvsoc.data_wdata[23]
.sym 122390 $abc$63009$new_ys__n3400_
.sym 122391 $abc$63009$new_ys__n6950_
.sym 122392 $abc$63009$new_ys__n3409_
.sym 122393 $abc$63009$new_n5046_
.sym 122395 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[1]
.sym 122396 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[1]
.sym 122397 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 122399 rvsoc.cpu0.mulhu_val[22]
.sym 122400 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[22]
.sym 122401 rvsoc.cpu0.E_op1[31]
.sym 122403 $abc$63009$new_n5375_
.sym 122404 $abc$63009$new_n5382_
.sym 122405 rvsoc.data_wdata[17]
.sym 122406 $abc$63009$new_ys__n3400_
.sym 122407 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[4]
.sym 122408 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[4]
.sym 122409 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 122411 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[27]
.sym 122412 $abc$63009$new_ys__n6955_
.sym 122413 rvsoc.cpu0.E_op2[31]
.sym 122414 $abc$63009$new_n5036_
.sym 122415 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[30]
.sym 122416 $abc$63009$new_ys__n6958_
.sym 122417 rvsoc.cpu0.E_op2[31]
.sym 122418 $abc$63009$new_n5036_
.sym 122419 $abc$63009$new_n5492_
.sym 122420 $abc$63009$new_n5499_
.sym 122421 rvsoc.data_wdata[30]
.sym 122422 $abc$63009$new_ys__n3400_
.sym 122423 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[2]
.sym 122424 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[2]
.sym 122425 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 122427 $abc$63009$new_ys__n3409_
.sym 122428 $abc$63009$new_n5496_
.sym 122429 $abc$63009$new_n5493_
.sym 122430 $abc$63009$new_n5498_
.sym 122431 $abc$63009$new_n5492_
.sym 122432 $abc$63009$new_n5499_
.sym 122433 rvsoc.data_wdata[30]
.sym 122434 $abc$63009$new_ys__n3400_
.sym 122435 $abc$63009$new_ys__n6958_
.sym 122436 $abc$63009$new_ys__n3409_
.sym 122437 $abc$63009$new_n5046_
.sym 122439 $abc$63009$new_n5456_
.sym 122440 $abc$63009$new_n5463_
.sym 122441 rvsoc.data_wdata[26]
.sym 122442 $abc$63009$new_ys__n3400_
.sym 122443 $abc$63009$new_n5046_
.sym 122444 rvsoc.cpu0.mulhu_val[30]
.sym 122445 $abc$63009$new_ys__n3395_
.sym 122446 rvsoc.data_wdata[30]
.sym 122447 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$180_Y[18]
.sym 122448 $abc$63009$new_ys__n6946_
.sym 122449 rvsoc.cpu0.E_op2[31]
.sym 122451 $abc$63009$new_n5402_
.sym 122452 $abc$63009$new_n5409_
.sym 122453 rvsoc.data_wdata[20]
.sym 122454 $abc$63009$new_ys__n3400_
.sym 122455 rvsoc.cpu0.E_op2[12]
.sym 122459 rvsoc.cpu0.mulhu_val[30]
.sym 122460 $abc$63009$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$177_Y[30]
.sym 122461 rvsoc.cpu0.E_op1[31]
.sym 122463 $abc$63009$new_n5384_
.sym 122464 $abc$63009$new_n5391_
.sym 122465 rvsoc.data_wdata[18]
.sym 122466 $abc$63009$new_ys__n3400_
.sym 122467 rvsoc.cpu0.E_op2[10]
.sym 122471 $abc$63009$new_n3678_
.sym 122472 $abc$63009$new_n3640_
.sym 122475 rvsoc.cpu0.D_op1[3]
.sym 122476 rvsoc.cpu0.D_op1[2]
.sym 122477 rvsoc.cpu0.D_op2[0]
.sym 122479 rvsoc.cpu0.cpu_rs2[25]
.sym 122480 rvsoc.data_wdata[25]
.sym 122481 $abc$63009$new_ys__n2827_
.sym 122482 $abc$63009$new_n3616_
.sym 122483 rvsoc.cpu0.cpu_rs2[16]
.sym 122484 rvsoc.data_wdata[16]
.sym 122485 $abc$63009$new_ys__n2827_
.sym 122486 $abc$63009$new_n3616_
.sym 122487 $abc$63009$new_n3668_
.sym 122488 $abc$63009$new_n3640_
.sym 122491 $abc$63009$new_n3672_
.sym 122492 $abc$63009$new_n3640_
.sym 122495 $abc$63009$new_n3650_
.sym 122496 $abc$63009$new_n3640_
.sym 122499 $abc$63009$new_n3674_
.sym 122500 $abc$63009$new_n3640_
.sym 122503 $abc$63009$new_ys__n12888_inv_
.sym 122504 $abc$63009$new_ys__n12884_inv_
.sym 122505 rvsoc.cpu0.D_op2[2]
.sym 122506 $abc$63009$new_n4083_
.sym 122507 rvsoc.cpu0.D_op1[1]
.sym 122508 rvsoc.cpu0.D_op2[0]
.sym 122509 $abc$63009$new_ys__n12909_inv_
.sym 122510 rvsoc.cpu0.D_op2[1]
.sym 122511 $abc$63009$new_n4080_
.sym 122512 $abc$63009$new_ys__n12714_
.sym 122513 $abc$63009$new_ys__n12877_inv_
.sym 122514 rvsoc.cpu0.D_op2[2]
.sym 122515 $abc$63009$new_ys__n12844_inv_
.sym 122516 $abc$63009$new_ys__n12845_inv_
.sym 122517 rvsoc.cpu0.D_op2[3]
.sym 122519 $abc$63009$new_ys__n12888_inv_
.sym 122520 $abc$63009$new_ys__n12892_inv_
.sym 122521 rvsoc.cpu0.D_op2[2]
.sym 122522 $abc$63009$new_n4083_
.sym 122523 $abc$63009$new_ys__n12877_inv_
.sym 122524 $abc$63009$new_ys__n12888_inv_
.sym 122525 rvsoc.cpu0.D_op2[2]
.sym 122526 $abc$63009$new_n5852_
.sym 122527 $abc$63009$new_ys__n12884_inv_
.sym 122528 $abc$63009$new_ys__n12892_inv_
.sym 122529 rvsoc.cpu0.D_op2[2]
.sym 122530 rvsoc.cpu0.D_op2[3]
.sym 122531 $abc$63009$new_ys__n12909_inv_
.sym 122532 $abc$63009$new_ys__n12912_inv_
.sym 122533 rvsoc.cpu0.D_op2[2]
.sym 122534 rvsoc.cpu0.D_op2[1]
.sym 122535 $abc$63009$new_ys__n12890_inv_
.sym 122536 $abc$63009$new_ys__n12886_inv_
.sym 122537 rvsoc.cpu0.D_op2[2]
.sym 122538 $abc$63009$new_n4091_
.sym 122539 $abc$63009$new_ys__n12890_inv_
.sym 122540 $abc$63009$new_ys__n12886_inv_
.sym 122541 rvsoc.cpu0.D_op2[2]
.sym 122542 $abc$63009$new_n4083_
.sym 122543 $abc$63009$new_ys__n12928_inv_
.sym 122544 $abc$63009$new_ys__n12926_inv_
.sym 122545 rvsoc.cpu0.D_op2[1]
.sym 122547 $abc$63009$new_ys__n12890_inv_
.sym 122548 $abc$63009$new_ys__n12894_inv_
.sym 122549 rvsoc.cpu0.D_op2[2]
.sym 122550 $abc$63009$new_n4083_
.sym 122551 rvsoc.cpu0.D_op1[19]
.sym 122552 rvsoc.cpu0.D_op1[18]
.sym 122553 rvsoc.cpu0.D_op2[0]
.sym 122555 $abc$63009$new_n4187_
.sym 122556 $abc$63009$new_n4188_
.sym 122557 $abc$63009$new_n4083_
.sym 122558 $abc$63009$new_n4184_
.sym 122559 rvsoc.cpu0.D_op1[21]
.sym 122560 rvsoc.cpu0.D_op1[20]
.sym 122561 rvsoc.cpu0.D_op2[0]
.sym 122563 $abc$63009$new_ys__n12926_inv_
.sym 122564 $abc$63009$new_ys__n12924_inv_
.sym 122565 rvsoc.cpu0.D_op2[1]
.sym 122599 p16
.sym 122600 rvsoc.gpio0.data[0]
.sym 122601 $abc$63009$new_ys__n2292_inv_
.sym 122602 rvsoc.gpio0.dir[0]
.sym 122606 rvsoc.gpio0.dir[0]
.sym 122719 rvsoc.data_wdata[2]
.sym 122727 rvsoc.data_wdata[19]
.sym 122747 rvsoc.data_wdata[5]
.sym 122779 $PACKER_GND_NET
.sym 122783 $PACKER_GND_NET
.sym 122803 rvsoc.data_wdata[1]
.sym 122811 rvsoc.data_wdata[10]
.sym 122827 rvsoc.data_wdata[3]
.sym 122835 rvsoc.data_wdata[1]
.sym 122855 rvsoc.cpu0.sys_mcause[4]
.sym 122856 $abc$63009$new_n4119_
.sym 122857 $abc$63009$new_ys__n1872_inv_
.sym 122858 rvsoc.cpu0.D_op2[4]
.sym 122859 rvsoc.cpu0.sys_mcause[3]
.sym 122860 $abc$63009$new_n4119_
.sym 122861 $abc$63009$new_ys__n1872_inv_
.sym 122862 rvsoc.cpu0.D_op2[3]
.sym 122863 rvsoc.cpu0.D_next_pc[23]
.sym 122867 rvsoc.cpu0.sys_mcause[1]
.sym 122871 rvsoc.cpu0.sys_mcause[4]
.sym 122875 rvsoc.cpu0.D_actv_pc[5]
.sym 122879 rvsoc.cpu0.E_mcause[1]
.sym 122880 rvsoc.cpu0.E_mcause[2]
.sym 122881 rvsoc.cpu0.E_mcause[3]
.sym 122882 rvsoc.cpu0.E_mcause[4]
.sym 122883 rvsoc.cpu0.sys_mcause[3]
.sym 122887 rvsoc.cpu0.sys_mcause[1]
.sym 122888 rvsoc.cpu0.sys_mcause[2]
.sym 122889 rvsoc.cpu0.sys_mcause[3]
.sym 122890 rvsoc.cpu0.sys_mcause[4]
.sym 122891 rvsoc.cpu0.E_insn_typ[8]
.sym 122892 rvsoc.cpu0.E_mcause[0]
.sym 122893 $abc$63009$new_n2901_
.sym 122895 rvsoc.cpu0.D_actv_pc[8]
.sym 122899 rvsoc.cpu0.D_next_pc[0]
.sym 122903 rvsoc.cpu0.sys_mcause[2]
.sym 122907 rvsoc.cpu0.sys_mcause[0]
.sym 122911 rvsoc.cpu0.sys_mcause[1]
.sym 122912 $abc$63009$new_n4119_
.sym 122913 $abc$63009$new_ys__n1872_inv_
.sym 122914 rvsoc.cpu0.D_op2[1]
.sym 122915 rvsoc.cpu0.D_actv_pc[0]
.sym 122919 $abc$63009$new_ys__n2811_
.sym 122920 $abc$63009$new_ys__n2820_
.sym 122923 rvsoc.cpu0.D_next_pc[21]
.sym 122927 rvsoc.cpu0.D_next_pc[9]
.sym 122931 rvsoc.cpu0.D_actv_pc[21]
.sym 122935 rvsoc.cpu0.D_next_pc[10]
.sym 122939 rvsoc.cpu0.E_next_pc[21]
.sym 122940 rvsoc.cpu0.E_actv_pc[21]
.sym 122941 $abc$63009$new_ys__n2493_inv_
.sym 122943 $abc$63009$new_n2896_
.sym 122944 $abc$63009$new_n2900_
.sym 122945 $abc$63009$new_n2902_
.sym 122947 rvsoc.cpu0.D_next_pc[8]
.sym 122951 $abc$63009$new_n4119_
.sym 122952 rvsoc.cpu0.sys_mcause[5]
.sym 122956 rvsoc.cpu0.D_actv_pc[0]
.sym 122959 rvsoc.cpu0.D_insn_typ[8]
.sym 122960 rvsoc.cpu0.sys_mcause[0]
.sym 122961 $abc$63009$new_n3766_
.sym 122963 rvsoc.cpu0.F_actv_pc[17]
.sym 122967 rvsoc.cpu0.F_next_pc[23]
.sym 122975 rvsoc.cpu0.E_next_pc[9]
.sym 122976 rvsoc.cpu0.E_actv_pc[9]
.sym 122977 $abc$63009$new_ys__n2493_inv_
.sym 122980 rvsoc.cpu0.E_mul_lolo[0]
.sym 122983 rvsoc.cpu0.D_actv_pc[24]
.sym 122987 rvsoc.cpu0.D_next_pc[24]
.sym 122991 rvsoc.cpu0.umul_lolo[10]
.sym 122995 rvsoc.cpu0.D_actv_pc[29]
.sym 122999 rvsoc.cpu0.D_next_pc[29]
.sym 123003 rvsoc.cpu0.sys_mcause[15]
.sym 123007 rvsoc.cpu0.E_next_pc[29]
.sym 123008 rvsoc.cpu0.E_actv_pc[29]
.sym 123009 $abc$63009$new_ys__n2493_inv_
.sym 123011 rvsoc.cpu0.E_next_pc[24]
.sym 123012 rvsoc.cpu0.E_actv_pc[24]
.sym 123013 $abc$63009$new_ys__n2493_inv_
.sym 123015 rvsoc.cpu0.sys_mcause[16]
.sym 123019 rvsoc.cpu0.sys_mcause[14]
.sym 123023 rvsoc.cpu0.sys_mcause[13]
.sym 123024 rvsoc.cpu0.sys_mcause[14]
.sym 123025 rvsoc.cpu0.sys_mcause[15]
.sym 123026 rvsoc.cpu0.sys_mcause[16]
.sym 123027 rvsoc.cpu0.sys_mcause[19]
.sym 123031 rvsoc.cpu0.E_mcause[13]
.sym 123032 rvsoc.cpu0.E_mcause[14]
.sym 123033 rvsoc.cpu0.E_mcause[15]
.sym 123034 rvsoc.cpu0.E_mcause[16]
.sym 123035 rvsoc.cpu0.sys_mcause[20]
.sym 123039 rvsoc.cpu0.E_mcause[17]
.sym 123040 rvsoc.cpu0.E_mcause[18]
.sym 123041 rvsoc.cpu0.E_mcause[19]
.sym 123042 rvsoc.cpu0.E_mcause[20]
.sym 123043 $abc$63009$new_n2903_
.sym 123044 $abc$63009$new_n2904_
.sym 123045 $abc$63009$new_n2905_
.sym 123046 $abc$63009$new_n2906_
.sym 123047 rvsoc.cpu0.D_op2[5]
.sym 123048 rvsoc.cpu0.D_op2[21]
.sym 123049 $abc$63009$new_ys__n1872_inv_
.sym 123050 rvsoc.cpu0.D_funct3[1]
.sym 123051 rvsoc.cpu0.D_op2[8]
.sym 123052 rvsoc.cpu0.D_op2[0]
.sym 123053 $abc$63009$new_ys__n1872_inv_
.sym 123054 $abc$63009$new_ys__n6254_
.sym 123055 rvsoc.cpu0.D_op2[10]
.sym 123056 rvsoc.cpu0.D_op2[2]
.sym 123057 $abc$63009$new_ys__n1872_inv_
.sym 123058 $abc$63009$new_ys__n6254_
.sym 123059 $abc$63009$new_ys__n1872_inv_
.sym 123060 $abc$63009$new_ys__n5440_inv_
.sym 123061 rvsoc.cpu0.sys_mcause[12]
.sym 123062 $abc$63009$new_n4119_
.sym 123063 rvsoc.cpu0.D_op2[12]
.sym 123064 rvsoc.cpu0.D_op2[4]
.sym 123065 $abc$63009$new_ys__n6254_
.sym 123067 rvsoc.cpu0.sys_mcause[8]
.sym 123068 $abc$63009$new_n4119_
.sym 123069 $abc$63009$new_ys__n1754_
.sym 123070 $abc$63009$new_ys__n1756_
.sym 123071 rvsoc.cpu0.D_next_pc[21]
.sym 123072 $abc$63009$new_ys__n10983_inv_
.sym 123073 $abc$63009$new_ys__n1567_
.sym 123074 $abc$63009$new_n4646_
.sym 123075 rvsoc.cpu0.sys_mcause[10]
.sym 123076 $abc$63009$new_n4119_
.sym 123077 $abc$63009$new_ys__n1728_
.sym 123078 $abc$63009$new_ys__n1730_
.sym 123079 $auto$alumacc.cc:474:replace_alu$3190.AA[12]
.sym 123083 $abc$63009$new_n3768_
.sym 123084 $abc$63009$new_n3769_
.sym 123085 $abc$63009$new_n3770_
.sym 123086 $abc$63009$new_n3771_
.sym 123087 rvsoc.cpu0.sys_mcause[21]
.sym 123088 $abc$63009$new_n4119_
.sym 123089 $abc$63009$new_ys__n1565_
.sym 123090 $abc$63009$new_ys__n1572_inv_
.sym 123091 $abc$63009$new_n4119_
.sym 123092 rvsoc.cpu0.sys_mcause[18]
.sym 123095 rvsoc.cpu0.sys_mcause[17]
.sym 123096 rvsoc.cpu0.sys_mcause[18]
.sym 123097 rvsoc.cpu0.sys_mcause[19]
.sym 123098 rvsoc.cpu0.sys_mcause[20]
.sym 123099 $abc$63009$new_n3761_
.sym 123100 $abc$63009$new_n3765_
.sym 123101 $abc$63009$new_n3767_
.sym 123103 $auto$alumacc.cc:474:replace_alu$3190.AA[13]
.sym 123107 rvsoc.cpu0.sys_mcause[5]
.sym 123108 rvsoc.cpu0.sys_mcause[6]
.sym 123109 rvsoc.cpu0.sys_mcause[7]
.sym 123110 rvsoc.cpu0.sys_mcause[8]
.sym 123111 rvsoc.cpu0.sys_mcause[21]
.sym 123112 rvsoc.cpu0.sys_mcause[22]
.sym 123113 rvsoc.cpu0.sys_mcause[23]
.sym 123114 rvsoc.cpu0.sys_mcause[24]
.sym 123115 $abc$63009$new_n3762_
.sym 123116 $abc$63009$new_n3763_
.sym 123117 $abc$63009$new_n3764_
.sym 123119 $PACKER_GND_NET
.sym 123123 rvsoc.cpu0.sys_mcause[6]
.sym 123124 $abc$63009$new_n4119_
.sym 123125 $abc$63009$new_ys__n1872_inv_
.sym 123126 rvsoc.cpu0.D_op2[6]
.sym 123127 rvsoc.cpu0.D_op2[7]
.sym 123128 rvsoc.cpu0.D_op2[23]
.sym 123129 $abc$63009$new_ys__n1872_inv_
.sym 123130 rvsoc.cpu0.D_funct3[1]
.sym 123131 rvsoc.cpu0.sys_mcause[23]
.sym 123132 $abc$63009$new_n4119_
.sym 123133 $abc$63009$new_ys__n1542_inv_
.sym 123135 $PACKER_GND_NET
.sym 123139 rvsoc.cpu0.D_next_pc[23]
.sym 123140 $abc$63009$new_ys__n10983_inv_
.sym 123141 $abc$63009$new_ys__n1537_
.sym 123142 $abc$63009$new_n4694_
.sym 123143 rvsoc.cpu0.sys_mcause[23]
.sym 123147 rvsoc.cpu0.sys_mcause[22]
.sym 123151 rvsoc.cpu0.sys_mcause[24]
.sym 123155 rvsoc.cpu0.sys_mcause[21]
.sym 123159 $abc$63009$new_n2897_
.sym 123160 $abc$63009$new_n2898_
.sym 123161 $abc$63009$new_n2899_
.sym 123163 rvsoc.cpu0.sys_mcause[25]
.sym 123164 rvsoc.cpu0.sys_mcause[26]
.sym 123165 rvsoc.cpu0.sys_mcause[27]
.sym 123166 rvsoc.cpu0.sys_mcause[28]
.sym 123167 rvsoc.cpu0.umul_lhhl[0]
.sym 123171 rvsoc.cpu0.E_mcause[21]
.sym 123172 rvsoc.cpu0.E_mcause[22]
.sym 123173 rvsoc.cpu0.E_mcause[23]
.sym 123174 rvsoc.cpu0.E_mcause[24]
.sym 123183 rvsoc.cpu0.sys_mcause[29]
.sym 123187 rvsoc.cpu0.sys_mcause[30]
.sym 123195 rvsoc.cpu0.sys_mcause[29]
.sym 123196 rvsoc.cpu0.sys_mcause[30]
.sym 123197 rvsoc.cpu0.sys_mcause[31]
.sym 123199 rvsoc.cpu0.E_mcause[29]
.sym 123200 rvsoc.cpu0.E_mcause[30]
.sym 123201 rvsoc.cpu0.E_mcause[31]
.sym 123203 rvsoc.cpu0.sys_mcause[31]
.sym 123207 rvsoc.data_wdata[25]
.sym 123219 rvsoc.cpu0.D_op2[9]
.sym 123220 rvsoc.cpu0.D_funct3[0]
.sym 123221 rvsoc.cpu0.D_op2[25]
.sym 123222 rvsoc.cpu0.D_funct3[1]
.sym 123227 rvsoc.cpu0.D_op2[13]
.sym 123228 rvsoc.cpu0.D_funct3[0]
.sym 123229 rvsoc.cpu0.D_op2[29]
.sym 123230 rvsoc.cpu0.D_funct3[1]
.sym 123231 $abc$63009$new_ys__n6254_
.sym 123232 rvsoc.cpu0.D_op2[5]
.sym 123233 $abc$63009$new_ys__n1398_inv_
.sym 123234 $abc$63009$new_ys__n1872_inv_
.sym 123235 $abc$63009$new_ys__n6254_
.sym 123236 rvsoc.cpu0.D_op2[1]
.sym 123237 $abc$63009$new_ys__n1386_inv_
.sym 123238 $abc$63009$new_ys__n1872_inv_
.sym 123239 $abc$63009$new_ys__n3293_inv_
.sym 123240 rvsoc.data_wdata[30]
.sym 123241 $abc$63009$new_ys__n2826_
.sym 123255 $abc$63009$new_ys__n3285_inv_
.sym 123256 rvsoc.data_wdata[26]
.sym 123257 $abc$63009$new_ys__n2826_
.sym 123259 $abc$63009$new_ys__n3279_inv_
.sym 123260 rvsoc.data_wdata[23]
.sym 123261 $abc$63009$new_ys__n2826_
.sym 123287 rvsoc.data_wdata[7]
.sym 123319 rvsoc.cpu0.add_op12[24]
.sym 123339 rvsoc.cpu0.umul_hihi[4]
.sym 123343 rvsoc.cpu0.umul_hihi[7]
.sym 123347 rvsoc.cpu0.umul_hihi[3]
.sym 123351 rvsoc.cpu0.umul_hihi[6]
.sym 123355 rvsoc.cpu0.umul_hihi[5]
.sym 123359 rvsoc.cpu0.umul_hihi[14]
.sym 123363 rvsoc.cpu0.umul_hihi[1]
.sym 123367 rvsoc.cpu0.D_op2[1]
.sym 123371 rvsoc.cpu0.umul_hihi[10]
.sym 123375 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[10]
.sym 123376 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[10]
.sym 123377 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 123379 $abc$63009$auto$memory_bram.cc:921:replace_cell$3990[14]
.sym 123380 $abc$63009$auto$memory_bram.cc:833:replace_cell$3987[14]
.sym 123381 $abc$63009$auto$memory_bram.cc:940:replace_cell$3949[15]
.sym 123383 rvsoc.cpu0.D_op2[6]
.sym 123387 rvsoc.cpu0.E_op2[1]
.sym 123391 rvsoc.cpu0.umul_hihi[9]
.sym 123395 rvsoc.cpu0.E_op2[6]
.sym 123399 rvsoc.cpu0.D_op2[15]
.sym 123403 rvsoc.cpu0.D_op2[12]
.sym 123407 rvsoc.cpu0.umul_hihi[17]
.sym 123411 rvsoc.cpu0.E_op2[15]
.sym 123415 rvsoc.cpu0.umul_hihi[18]
.sym 123419 rvsoc.cpu0.umul_hihi[16]
.sym 123423 rvsoc.cpu0.umul_hihi[19]
.sym 123427 rvsoc.cpu0.D_op2[10]
.sym 123431 rvsoc.cpu0.umul_hihi[28]
.sym 123435 rvsoc.cpu0.umul_hihi[24]
.sym 123439 rvsoc.cpu0.D_op1[13]
.sym 123440 rvsoc.cpu0.D_op1[12]
.sym 123441 rvsoc.cpu0.D_op2[0]
.sym 123443 rvsoc.cpu0.D_op1[11]
.sym 123444 rvsoc.cpu0.D_op1[10]
.sym 123445 rvsoc.cpu0.D_op2[0]
.sym 123447 rvsoc.cpu0.umul_hihi[25]
.sym 123451 rvsoc.cpu0.umul_hihi[26]
.sym 123455 rvsoc.cpu0.umul_hihi[27]
.sym 123459 rvsoc.cpu0.umul_hihi[29]
.sym 123463 $abc$63009$new_ys__n12884_inv_
.sym 123464 $abc$63009$new_ys__n12888_inv_
.sym 123465 rvsoc.cpu0.D_op2[2]
.sym 123467 rvsoc.cpu0.D_op1[9]
.sym 123468 rvsoc.cpu0.D_op1[8]
.sym 123469 rvsoc.cpu0.D_op2[0]
.sym 123471 $abc$63009$new_ys__n12918_inv_
.sym 123472 $abc$63009$new_ys__n12916_inv_
.sym 123473 rvsoc.cpu0.D_op2[1]
.sym 123475 rvsoc.cpu0.D_op1[15]
.sym 123476 rvsoc.cpu0.D_op1[14]
.sym 123477 rvsoc.cpu0.D_op2[0]
.sym 123479 $abc$63009$new_ys__n12920_inv_
.sym 123480 $abc$63009$new_ys__n12918_inv_
.sym 123481 rvsoc.cpu0.D_op2[1]
.sym 123483 $abc$63009$new_ys__n12914_inv_
.sym 123484 $abc$63009$new_ys__n12912_inv_
.sym 123485 rvsoc.cpu0.D_op2[1]
.sym 123487 rvsoc.cpu0.D_op1[5]
.sym 123488 rvsoc.cpu0.D_op1[4]
.sym 123489 rvsoc.cpu0.D_op2[0]
.sym 123491 $abc$63009$new_ys__n12922_inv_
.sym 123492 $abc$63009$new_ys__n12920_inv_
.sym 123493 rvsoc.cpu0.D_op2[1]
.sym 123495 $abc$63009$new_ys__n12890_inv_
.sym 123496 $abc$63009$new_ys__n12894_inv_
.sym 123497 rvsoc.cpu0.D_op2[3]
.sym 123498 rvsoc.cpu0.D_op2[2]
.sym 123499 $abc$63009$new_n4302_
.sym 123500 $abc$63009$new_ys__n12886_inv_
.sym 123501 $abc$63009$new_n5862_
.sym 123502 rvsoc.cpu0.D_op2[3]
.sym 123507 rvsoc.cpu0.D_op1[17]
.sym 123508 rvsoc.cpu0.D_op1[16]
.sym 123509 rvsoc.cpu0.D_op2[0]
.sym 123511 $abc$63009$new_ys__n12922_inv_
.sym 123512 $abc$63009$new_ys__n12924_inv_
.sym 123513 rvsoc.cpu0.D_op2[1]
.sym 123515 $abc$63009$new_ys__n12916_inv_
.sym 123516 $abc$63009$new_ys__n12914_inv_
.sym 123517 rvsoc.cpu0.D_op2[1]
.sym 123518 rvsoc.cpu0.D_op2[2]
.sym 123519 $abc$63009$new_ys__n12916_inv_
.sym 123520 $abc$63009$new_ys__n12914_inv_
.sym 123521 rvsoc.cpu0.D_op2[2]
.sym 123522 rvsoc.cpu0.D_op2[1]
.sym 123523 rvsoc.cpu0.D_op1[7]
.sym 123524 rvsoc.cpu0.D_op1[6]
.sym 123525 rvsoc.cpu0.D_op2[0]
.sym 123571 p16
.sym 123851 $PACKER_GND_NET
.sym 123855 $PACKER_GND_NET
.sym 123859 $PACKER_GND_NET
.sym 123863 $PACKER_GND_NET
.sym 123875 $PACKER_GND_NET
.sym 123879 rvsoc.cpu0.umul_lolo[1]
.sym 123883 rvsoc.cpu0.umul_lolo[0]
.sym 123895 rvsoc.cpu0.umul_lolo[5]
.sym 123899 rvsoc.cpu0.umul_lolo[8]
.sym 123911 rvsoc.cpu0.umul_lolo[12]
.sym 123915 rvsoc.cpu0.umul_lolo[2]
.sym 123919 rvsoc.cpu0.umul_lolo[11]
.sym 123923 rvsoc.cpu0.umul_lolo[14]
.sym 123927 rvsoc.cpu0.umul_lolo[15]
.sym 123931 rvsoc.cpu0.umul_lolo[6]
.sym 123935 rvsoc.cpu0.umul_lolo[7]
.sym 123939 rvsoc.cpu0.umul_lolo[4]
.sym 123943 rvsoc.cpu0.umul_lolo[9]
.sym 123971 rvsoc.cpu0.umul_lolo[13]
.sym 123975 rvsoc.cpu0.sys_mcause[13]
.sym 123979 rvsoc.cpu0.sys_mcause[8]
.sym 123983 rvsoc.cpu0.sys_mcause[5]
.sym 123987 rvsoc.cpu0.sys_mcause[18]
.sym 123991 rvsoc.cpu0.sys_mcause[7]
.sym 123995 rvsoc.cpu0.umul_lolo[3]
.sym 123999 rvsoc.cpu0.E_mcause[5]
.sym 124000 rvsoc.cpu0.E_mcause[6]
.sym 124001 rvsoc.cpu0.E_mcause[7]
.sym 124002 rvsoc.cpu0.E_mcause[8]
.sym 124003 rvsoc.cpu0.sys_mcause[6]
.sym 124007 rvsoc.cpu0.sys_mcause[12]
.sym 124011 rvsoc.cpu0.umul_lolo[20]
.sym 124015 rvsoc.cpu0.sys_mcause[17]
.sym 124019 rvsoc.cpu0.umul_lolo[19]
.sym 124023 rvsoc.cpu0.sys_mcause[11]
.sym 124027 rvsoc.cpu0.sys_mcause[10]
.sym 124031 rvsoc.cpu0.sys_mcause[9]
.sym 124035 rvsoc.cpu0.E_mcause[9]
.sym 124036 rvsoc.cpu0.E_mcause[10]
.sym 124037 rvsoc.cpu0.E_mcause[11]
.sym 124038 rvsoc.cpu0.E_mcause[12]
.sym 124039 $PACKER_GND_NET
.sym 124043 $PACKER_GND_NET
.sym 124047 rvsoc.cpu0.sys_mcause[9]
.sym 124048 rvsoc.cpu0.sys_mcause[10]
.sym 124049 rvsoc.cpu0.sys_mcause[11]
.sym 124050 rvsoc.cpu0.sys_mcause[12]
.sym 124051 $PACKER_GND_NET
.sym 124059 $PACKER_GND_NET
.sym 124063 $PACKER_GND_NET
.sym 124067 $PACKER_GND_NET
.sym 124079 $PACKER_GND_NET
.sym 124102 rvsoc.cpu0.D_op2[25]
.sym 124107 rvsoc.cpu0.sys_mcause[25]
.sym 124114 $PACKER_GND_NET
.sym 124119 rvsoc.cpu0.sys_mcause[26]
.sym 124123 rvsoc.cpu0.sys_mcause[27]
.sym 124127 rvsoc.cpu0.E_mcause[25]
.sym 124128 rvsoc.cpu0.E_mcause[26]
.sym 124129 rvsoc.cpu0.E_mcause[27]
.sym 124130 rvsoc.cpu0.E_mcause[28]
.sym 124131 rvsoc.cpu0.sys_mcause[28]
.sym 124155 $PACKER_GND_NET
.sym 124163 $PACKER_GND_NET
.sym 124327 rvsoc.cpu0.umul_hihi[13]
.sym 124331 rvsoc.cpu0.umul_hihi[22]
.sym 124335 rvsoc.cpu0.umul_hihi[11]
.sym 124343 rvsoc.cpu0.umul_hihi[23]
.sym 124347 rvsoc.cpu0.umul_hihi[20]
.sym 124351 rvsoc.cpu0.umul_hihi[12]
.sym 124355 rvsoc.cpu0.umul_hihi[21]
.sym 124359 rvsoc.cpu0.D_op1[23]
.sym 124360 rvsoc.cpu0.D_op2[23]
.sym 124363 rvsoc.cpu0.D_op1[24]
.sym 124364 rvsoc.cpu0.D_op2[24]
.sym 124367 rvsoc.cpu0.D_op1[25]
.sym 124368 rvsoc.cpu0.D_op2[25]
.sym 124371 $PACKER_GND_NET
.sym 124375 $abc$63009$new_ys__n11204_
.sym 124376 $abc$63009$new_ys__n11205_
.sym 124377 $abc$63009$new_ys__n11206_
.sym 124378 $abc$63009$new_ys__n11207_
.sym 124379 rvsoc.cpu0.D_op1[26]
.sym 124380 rvsoc.cpu0.D_op2[26]
.sym 124383 $PACKER_GND_NET
.sym 124387 $PACKER_GND_NET
.sym 124391 rvsoc.cpu0.umul_hihi[31]
.sym 124415 rvsoc.cpu0.umul_hihi[30]
