

================================================================
== Vivado HLS Report for 'CCLabel'
================================================================
* Date:           Mon Mar 06 15:02:56 2017

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        ConnectedComponentLabeling_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.67|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+---------+--------------+--------------+
|      RTL Ports      | Dir | Bits| Protocol| Source Object|    C Type    |
+---------------------+-----+-----+---------+--------------+--------------+
|s_axi_CRTLS_AWVALID  |  in |    1|  s_axi  |     CRTLS    | return value |
|s_axi_CRTLS_AWREADY  | out |    1|  s_axi  |     CRTLS    | return value |
|s_axi_CRTLS_AWADDR   |  in |    5|  s_axi  |     CRTLS    | return value |
|s_axi_CRTLS_WVALID   |  in |    1|  s_axi  |     CRTLS    | return value |
|s_axi_CRTLS_WREADY   | out |    1|  s_axi  |     CRTLS    | return value |
|s_axi_CRTLS_WDATA    |  in |   32|  s_axi  |     CRTLS    | return value |
|s_axi_CRTLS_WSTRB    |  in |    4|  s_axi  |     CRTLS    | return value |
|s_axi_CRTLS_ARVALID  |  in |    1|  s_axi  |     CRTLS    | return value |
|s_axi_CRTLS_ARREADY  | out |    1|  s_axi  |     CRTLS    | return value |
|s_axi_CRTLS_ARADDR   |  in |    5|  s_axi  |     CRTLS    | return value |
|s_axi_CRTLS_RVALID   | out |    1|  s_axi  |     CRTLS    | return value |
|s_axi_CRTLS_RREADY   |  in |    1|  s_axi  |     CRTLS    | return value |
|s_axi_CRTLS_RDATA    | out |   32|  s_axi  |     CRTLS    | return value |
|s_axi_CRTLS_RRESP    | out |    2|  s_axi  |     CRTLS    | return value |
|s_axi_CRTLS_BVALID   | out |    1|  s_axi  |     CRTLS    | return value |
|s_axi_CRTLS_BREADY   |  in |    1|  s_axi  |     CRTLS    | return value |
|s_axi_CRTLS_BRESP    | out |    2|  s_axi  |     CRTLS    | return value |
+---------------------+-----+-----+---------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: stg_7 [2/2] 0.00ns
:10  call fastcc void @CCLabel_preProcess([64 x i32]* %Image_r) nounwind


 <State 2>: 0.00ns
ST_2: stg_8 [1/2] 0.00ns
:10  call fastcc void @CCLabel_preProcess([64 x i32]* %Image_r) nounwind


 <State 3>: 0.00ns
ST_3: setCount [2/2] 0.00ns
:11  %setCount = call fastcc i32 @CCLabel_firstPass([64 x i32]* %Image_r) nounwind


 <State 4>: 0.00ns
ST_4: setCount [1/2] 0.00ns
:11  %setCount = call fastcc i32 @CCLabel_firstPass([64 x i32]* %Image_r) nounwind


 <State 5>: 0.00ns
ST_5: centroidDataCount [2/2] 0.00ns
:12  %centroidDataCount = call fastcc i32 @CCLabel_calCentroid(i32 %setCount, [40 x i32]* %X, [40 x i32]* %Y) nounwind


 <State 6>: 0.00ns
ST_6: stg_12 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %Image_r) nounwind, !map !41

ST_6: stg_13 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([40 x i32]* %X) nounwind, !map !45

ST_6: stg_14 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([40 x i32]* %Y) nounwind, !map !49

ST_6: stg_15 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !53

ST_6: stg_16 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @str) nounwind

ST_6: stg_17 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1813, i32 0, i32 0, i32 0, i32 0, [6 x i8]* @p_str1814, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805) nounwind

ST_6: stg_18 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecInterface([64 x i32]* %Image_r, [5 x i8]* @p_str1815, i32 0, i32 0, i32 0, i32 0, [6 x i8]* @p_str1814, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805) nounwind

ST_6: stg_19 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecInterface([40 x i32]* %X, [5 x i8]* @p_str1815, i32 0, i32 0, i32 0, i32 0, [6 x i8]* @p_str1814, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805) nounwind

ST_6: stg_20 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecInterface([40 x i32]* %Y, [5 x i8]* @p_str1815, i32 0, i32 0, i32 0, i32 0, [6 x i8]* @p_str1814, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805) nounwind

ST_6: stg_21 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecMemCore([64 x i32]* %Image_r, [1 x i8]* @p_str1805, [12 x i8]* @p_str1816, [1 x i8]* @p_str1805, i32 -1, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805) nounwind

ST_6: centroidDataCount [1/2] 0.00ns
:12  %centroidDataCount = call fastcc i32 @CCLabel_calCentroid(i32 %setCount, [40 x i32]* %X, [40 x i32]* %Y) nounwind

ST_6: stg_23 [1/1] 0.00ns
:13  ret i32 %centroidDataCount



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Image_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0xd9b1630; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ X]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0xd9b6e80; pingpong=0; private_global=0; MemPort=[03]; IO mode=bram:ce=0
Port [ Y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0xd9b6df0; pingpong=0; private_global=0; MemPort=[03]; IO mode=bram:ce=0
Port [ lbImage]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; mode=0xd9a54b0; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ set]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; mode=0xd9a5540; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ status]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; mode=0xd9a5390; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ totalIntensity]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; mode=0xd9a5420; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ x_r]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; mode=0xd9a5270; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ y_r]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; mode=0xd9a5300; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ mask_table1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0xd9a51e0; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ one_half_table2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0xd9a5030; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_8             (call         ) [ 0000000]
setCount          (call         ) [ 0000011]
stg_12            (specbitsmap  ) [ 0000000]
stg_13            (specbitsmap  ) [ 0000000]
stg_14            (specbitsmap  ) [ 0000000]
stg_15            (specbitsmap  ) [ 0000000]
stg_16            (spectopmodule) [ 0000000]
stg_17            (specinterface) [ 0000000]
stg_18            (specinterface) [ 0000000]
stg_19            (specinterface) [ 0000000]
stg_20            (specinterface) [ 0000000]
stg_21            (specmemcore  ) [ 0000000]
centroidDataCount (call         ) [ 0000000]
stg_23            (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Image_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Image_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Y">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="lbImage">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lbImage"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="set">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="set"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="status">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="status"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="totalIntensity">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="totalIntensity"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="x_r">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_r"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="y_r">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_r"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="mask_table1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask_table1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="one_half_table2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="one_half_table2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CCLabel_preProcess"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CCLabel_firstPass"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CCLabel_calCentroid"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1813"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1814"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1805"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1815"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1816"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="53" class="1004" name="grp_CCLabel_calCentroid_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="32" slack="0"/>
<pin id="55" dir="0" index="1" bw="32" slack="1"/>
<pin id="56" dir="0" index="2" bw="32" slack="0"/>
<pin id="57" dir="0" index="3" bw="32" slack="0"/>
<pin id="58" dir="0" index="4" bw="32" slack="0"/>
<pin id="59" dir="0" index="5" bw="32" slack="0"/>
<pin id="60" dir="0" index="6" bw="32" slack="0"/>
<pin id="61" dir="0" index="7" bw="32" slack="0"/>
<pin id="62" dir="0" index="8" bw="1" slack="0"/>
<pin id="63" dir="0" index="9" bw="52" slack="0"/>
<pin id="64" dir="0" index="10" bw="53" slack="0"/>
<pin id="65" dir="1" index="11" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="centroidDataCount/5 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_CCLabel_firstPass_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="0" index="2" bw="32" slack="0"/>
<pin id="80" dir="0" index="3" bw="32" slack="0"/>
<pin id="81" dir="0" index="4" bw="1" slack="0"/>
<pin id="82" dir="0" index="5" bw="32" slack="0"/>
<pin id="83" dir="0" index="6" bw="32" slack="0"/>
<pin id="84" dir="0" index="7" bw="32" slack="0"/>
<pin id="85" dir="1" index="8" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="setCount/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_CCLabel_preProcess_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="0" index="2" bw="32" slack="0"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_7/1 "/>
</bind>
</comp>

<comp id="102" class="1005" name="setCount_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="1"/>
<pin id="104" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="setCount "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="26" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="53" pin=2"/></net>

<net id="68"><net_src comp="4" pin="0"/><net_sink comp="53" pin=3"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="53" pin=4"/></net>

<net id="70"><net_src comp="12" pin="0"/><net_sink comp="53" pin=5"/></net>

<net id="71"><net_src comp="14" pin="0"/><net_sink comp="53" pin=6"/></net>

<net id="72"><net_src comp="16" pin="0"/><net_sink comp="53" pin=7"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="53" pin=8"/></net>

<net id="74"><net_src comp="18" pin="0"/><net_sink comp="53" pin=9"/></net>

<net id="75"><net_src comp="20" pin="0"/><net_sink comp="53" pin=10"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="6" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="76" pin=3"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="76" pin=4"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="76" pin=5"/></net>

<net id="92"><net_src comp="14" pin="0"/><net_sink comp="76" pin=6"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="76" pin=7"/></net>

<net id="99"><net_src comp="22" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="105"><net_src comp="76" pin="8"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="53" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
		stg_23 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|
|          | grp_CCLabel_calCentroid_fu_53 |    0    |  20.423 |   3942  |   5866  |
|   call   |  grp_CCLabel_firstPass_fu_76  |    4    |  20.791 |   648   |   956   |
|          |  grp_CCLabel_preProcess_fu_94 |    0    |  4.174  |   575   |    91   |
|----------|-------------------------------|---------|---------|---------|---------|
|   Total  |                               |    4    |  45.388 |   5165  |   6913  |
|----------|-------------------------------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |
+---------------+--------+--------+--------+
|    lbImage    |    2   |    0   |    0   |
|  mask_table1  |    2   |    0   |    0   |
|one_half_table2|    2   |    0   |    0   |
|      set      |    1   |    0   |    0   |
|     status    |    0   |    2   |    1   |
| totalIntensity|    2   |    0   |    0   |
|      x_r      |    2   |    0   |    0   |
|      y_r      |    2   |    0   |    0   |
+---------------+--------+--------+--------+
|     Total     |   13   |    2   |    1   |
+---------------+--------+--------+--------+

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|setCount_reg_102|   32   |
+----------------+--------+
|      Total     |   32   |
+----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |   45   |  5165  |  6913  |
|   Memory  |   13   |    -   |    -   |    2   |    1   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   32   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   13   |    4   |   45   |  5199  |  6914  |
+-----------+--------+--------+--------+--------+--------+
