>>>>>verilog 
>>>>>module main(1,2,3,4); 
>>>>>parameter x=0 
>>>>>paramset res2 resistor; 
>>>>>parameter R; 
>>>>>parameter S=0; 
>>>>>paramset res res2; 
>>>>>parameter r; 
>>>>>parameter s=0; 
>>>>>parameter x; 
>>>>>parameter x=0 
>>>>>list 
module main (1,2,3,4);
  parameter x=0 
  vsource #(1.) v (3,1);
  res #(.x(x),.r(1)) R1 (3,1);
endmodule // main

main #(.x(x)) m (.1(0),.2(1),.3(2),.4(4));
paramset res2 resistor;
  parameter R; 
  parameter S=0; 
 .r=R+S;
endparamset

paramset res res2;
  parameter r; 
  parameter s=0; 
  parameter x; 
 .R=r+s+x;
endparamset

parameter x=0 
>>>>>print dc v(nodes) i(m.v) y(m.*) y(m.R1.*) 
main.v: vsource from device_dispatcher
main.v: 1 candidate found for vsource
main.R1: res from top level
main.R1: res from model_dispatcher
main.R1: 1 candidate found for res
print dc v(nodes) i(m.v) y(m.*) y(m.R1.*) 
                                  ^ ? no match
>>>>>dc 
#           v(1)       v(2)       v(4)       i(m.v)     y(m.v)     y(m.R1)   
 0.         0.         0.99999    0.        -0.99999    0.         1.        
>>>>>dc 
#           v(1)       v(2)       v(4)       i(m.v)     y(m.v)     y(m.R1)   
 0.         0.         0.99999    0.        -0.99999    0.         1.        
