Assembler report for part1
Thu Jun 20 20:49:55 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Encrypted IP Cores Summary
  5. Assembler Generated Files
  6. Assembler Device Options: C:/Users/hargs/OneDrive - UBC/Desktop/UBC/Electrical Engineering/3rd year/ELEC 391/Demo2/FPGA/Digital Communication System/part1_time_limited.sof
  7. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Thu Jun 20 20:49:55 2024 ;
; Revision Name         ; part1                                 ;
; Top-level Entity Name ; part1                                 ;
; Family                ; Cyclone V                             ;
; Device                ; 5CSEMA5F31C6                          ;
+-----------------------+---------------------------------------+


+----------------------------------+
; Assembler Settings               ;
+--------+---------+---------------+
; Option ; Setting ; Default Value ;
+--------+---------+---------------+


+-----------------------------------------------------------------+
; Assembler Encrypted IP Cores Summary                            ;
+--------+----------------------------------------+---------------+
; Vendor ; IP Core Name                           ; License Type  ;
+--------+----------------------------------------+---------------+
; Altera ; High Speed Viterbi Decoder (6AF7 0037) ; OpenCore Plus ;
; Altera ; Signal Tap (6AF7 BCE1)                 ; Licensed      ;
; Altera ; Signal Tap (6AF7 BCEC)                 ; Licensed      ;
+--------+----------------------------------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assembler Generated Files                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+
; File Name                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+
; C:/Users/hargs/OneDrive - UBC/Desktop/UBC/Electrical Engineering/3rd year/ELEC 391/Demo2/FPGA/Digital Communication System/part1_time_limited.sof ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assembler Device Options: C:/Users/hargs/OneDrive - UBC/Desktop/UBC/Electrical Engineering/3rd year/ELEC 391/Demo2/FPGA/Digital Communication System/part1_time_limited.sof ;
+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Option         ; Setting                                                                                                                                                    ;
+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; JTAG usercode  ; 0x010AFE29                                                                                                                                                 ;
; Checksum       ; 0x010AFE29                                                                                                                                                 ;
+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Jun 20 20:49:45 2024
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off part1 -c part1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (115030): Assembler is generating device programming files
Info (115017): Design contains a time-limited core -- only a single, time-limited programming file can be generated
Warning (210042): Can't convert time-limited SOF into POF, HEX File, TTF, or RBF
Info: Quartus Prime Assembler was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4889 megabytes
    Info: Processing ended: Thu Jun 20 20:49:55 2024
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:06


