# vcom -work work -2002 -explicit -stats=none C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T15_Mux.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity T15_Mux
# -- Compiling architecture rtl of T15_Mux
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T15_PortMapTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity T15_PortMapTb
# -- Compiling architecture sim of T15_PortMapTb
# -- Loading entity T15_Mux
# 
# 
vsim -gui work.t15_portmaptb
# vsim -gui work.t15_portmaptb 
# Start time: 12:49:49 on Jun 21,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.t15_portmaptb(sim)
# Loading work.t15_mux(rtl)
view -new wave
# -new not supported on PE
add wave -position insertpoint  \
sim:/t15_portmaptb/Sig1 \
sim:/t15_portmaptb/Sig2 \
sim:/t15_portmaptb/Sig3 \
sim:/t15_portmaptb/Sig4 \
sim:/t15_portmaptb/Sel \
sim:/t15_portmaptb/Output
run
