#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001eaecf44d70 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 20;
 .timescale 0 0;
v000001eaecfac8a0_0 .net "PC", 31 0, v000001eaecfa6ce0_0;  1 drivers
v000001eaecfada20_0 .var "clk", 0 0;
v000001eaecfad160_0 .net "clkout", 0 0, L_000001eaecf42c80;  1 drivers
v000001eaecfadde0_0 .net "cycles_consumed", 31 0, v000001eaecfaaa80_0;  1 drivers
v000001eaecfadb60_0 .net "regs0", 31 0, L_000001eaecf41e80;  1 drivers
v000001eaecfacb20_0 .net "regs1", 31 0, L_000001eaecf42820;  1 drivers
v000001eaecfad340_0 .net "regs2", 31 0, L_000001eaecf42740;  1 drivers
v000001eaecfadd40_0 .net "regs3", 31 0, L_000001eaecf427b0;  1 drivers
v000001eaecfacbc0_0 .net "regs4", 31 0, L_000001eaecf422e0;  1 drivers
v000001eaecfad660_0 .net "regs5", 31 0, L_000001eaecf42200;  1 drivers
v000001eaecfabf40_0 .var "rst", 0 0;
S_000001eaecec4520 .scope module, "cpu" "processor" 2 33, 3 4 0, S_000001eaecf44d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_000001eaecf47e30 .param/l "RType" 0 4 2, C4<000000>;
P_000001eaecf47e68 .param/l "add" 0 4 5, C4<100000>;
P_000001eaecf47ea0 .param/l "addi" 0 4 8, C4<001000>;
P_000001eaecf47ed8 .param/l "addu" 0 4 5, C4<100001>;
P_000001eaecf47f10 .param/l "and_" 0 4 5, C4<100100>;
P_000001eaecf47f48 .param/l "andi" 0 4 8, C4<001100>;
P_000001eaecf47f80 .param/l "beq" 0 4 10, C4<000100>;
P_000001eaecf47fb8 .param/l "bne" 0 4 10, C4<000101>;
P_000001eaecf47ff0 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_000001eaecf48028 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001eaecf48060 .param/l "j" 0 4 12, C4<000010>;
P_000001eaecf48098 .param/l "jal" 0 4 12, C4<000011>;
P_000001eaecf480d0 .param/l "jr" 0 4 6, C4<001000>;
P_000001eaecf48108 .param/l "lw" 0 4 8, C4<100011>;
P_000001eaecf48140 .param/l "nor_" 0 4 5, C4<100111>;
P_000001eaecf48178 .param/l "or_" 0 4 5, C4<100101>;
P_000001eaecf481b0 .param/l "ori" 0 4 8, C4<001101>;
P_000001eaecf481e8 .param/l "sgt" 0 4 6, C4<101011>;
P_000001eaecf48220 .param/l "sll" 0 4 6, C4<000000>;
P_000001eaecf48258 .param/l "slt" 0 4 5, C4<101010>;
P_000001eaecf48290 .param/l "slti" 0 4 8, C4<101010>;
P_000001eaecf482c8 .param/l "srl" 0 4 6, C4<000010>;
P_000001eaecf48300 .param/l "sub" 0 4 5, C4<100010>;
P_000001eaecf48338 .param/l "subu" 0 4 5, C4<100011>;
P_000001eaecf48370 .param/l "sw" 0 4 8, C4<101011>;
P_000001eaecf483a8 .param/l "xor_" 0 4 5, C4<100110>;
P_000001eaecf483e0 .param/l "xori" 0 4 8, C4<001110>;
L_000001eaecf42350 .functor NOT 1, v000001eaecfabf40_0, C4<0>, C4<0>, C4<0>;
L_000001eaecf42b30 .functor NOT 1, v000001eaecfabf40_0, C4<0>, C4<0>, C4<0>;
L_000001eaecf42270 .functor NOT 1, v000001eaecfabf40_0, C4<0>, C4<0>, C4<0>;
L_000001eaecf42190 .functor NOT 1, v000001eaecfabf40_0, C4<0>, C4<0>, C4<0>;
L_000001eaecf423c0 .functor NOT 1, v000001eaecfabf40_0, C4<0>, C4<0>, C4<0>;
L_000001eaecf42510 .functor NOT 1, v000001eaecfabf40_0, C4<0>, C4<0>, C4<0>;
L_000001eaecf42660 .functor NOT 1, v000001eaecfabf40_0, C4<0>, C4<0>, C4<0>;
L_000001eaecf41da0 .functor NOT 1, v000001eaecfabf40_0, C4<0>, C4<0>, C4<0>;
L_000001eaecf42c80 .functor OR 1, v000001eaecfada20_0, v000001eaecf3a090_0, C4<0>, C4<0>;
L_000001eaecf41e10 .functor OR 1, L_000001eaecfadac0, L_000001eaecfadc00, C4<0>, C4<0>;
L_000001eaecf424a0 .functor AND 1, L_000001eaed0088e0, L_000001eaed007f80, C4<1>, C4<1>;
L_000001eaecf425f0 .functor NOT 1, v000001eaecfabf40_0, C4<0>, C4<0>, C4<0>;
L_000001eaecf41ef0 .functor OR 1, L_000001eaed008a20, L_000001eaed008700, C4<0>, C4<0>;
L_000001eaecf420b0 .functor OR 1, L_000001eaecf41ef0, L_000001eaed0080c0, C4<0>, C4<0>;
L_000001eaecf41f60 .functor OR 1, L_000001eaed0097e0, L_000001eaed0099c0, C4<0>, C4<0>;
L_000001eaecf42120 .functor AND 1, L_000001eaed008fc0, L_000001eaecf41f60, C4<1>, C4<1>;
L_000001eaecf42970 .functor OR 1, L_000001eaed009ba0, L_000001eaed008e80, C4<0>, C4<0>;
L_000001eaecf429e0 .functor AND 1, L_000001eaed009b00, L_000001eaecf42970, C4<1>, C4<1>;
L_000001eaecefa340 .functor NOT 1, L_000001eaecf42c80, C4<0>, C4<0>, C4<0>;
v000001eaecfa64c0_0 .net "ALUOp", 3 0, v000001eaecf3a8b0_0;  1 drivers
v000001eaecfa7280_0 .net "ALUResult", 31 0, v000001eaecf9d960_0;  1 drivers
v000001eaecfa7140_0 .net "ALUSrc", 0 0, v000001eaecf3a9f0_0;  1 drivers
v000001eaecfa61a0_0 .net "ALUin2", 31 0, L_000001eaed008ac0;  1 drivers
v000001eaecfa6c40_0 .net "MemReadEn", 0 0, v000001eaecf3a4f0_0;  1 drivers
v000001eaecfa5ac0_0 .net "MemWriteEn", 0 0, v000001eaecf39d70_0;  1 drivers
v000001eaecfa6e20_0 .net "MemtoReg", 0 0, v000001eaecf3bb70_0;  1 drivers
v000001eaecfa6100_0 .net "PC", 31 0, v000001eaecfa6ce0_0;  alias, 1 drivers
v000001eaecfa6880_0 .net "PCPlus1", 31 0, L_000001eaecfad980;  1 drivers
v000001eaecfa6920_0 .net "PCsrc", 1 0, v000001eaecf9d500_0;  1 drivers
v000001eaecfa5840_0 .net "RegDst", 0 0, v000001eaecf3ac70_0;  1 drivers
v000001eaecfa6240_0 .net "RegWriteEn", 0 0, v000001eaecf3aa90_0;  1 drivers
v000001eaecfa6740_0 .net "WriteRegister", 4 0, L_000001eaed008480;  1 drivers
v000001eaecfa5700_0 .net *"_ivl_0", 0 0, L_000001eaecf42350;  1 drivers
L_000001eaecfaff60 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001eaecfa5ca0_0 .net/2u *"_ivl_10", 4 0, L_000001eaecfaff60;  1 drivers
L_000001eaecfb0350 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eaecfa62e0_0 .net *"_ivl_101", 15 0, L_000001eaecfb0350;  1 drivers
v000001eaecfa6d80_0 .net *"_ivl_102", 31 0, L_000001eaed0092e0;  1 drivers
L_000001eaecfb0398 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eaecfa5d40_0 .net *"_ivl_105", 25 0, L_000001eaecfb0398;  1 drivers
L_000001eaecfb03e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eaecfa5b60_0 .net/2u *"_ivl_106", 31 0, L_000001eaecfb03e0;  1 drivers
v000001eaecfa6ec0_0 .net *"_ivl_108", 0 0, L_000001eaed0088e0;  1 drivers
L_000001eaecfb0428 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001eaecfa7320_0 .net/2u *"_ivl_110", 5 0, L_000001eaecfb0428;  1 drivers
v000001eaecfa7460_0 .net *"_ivl_112", 0 0, L_000001eaed007f80;  1 drivers
v000001eaecfa70a0_0 .net *"_ivl_115", 0 0, L_000001eaecf424a0;  1 drivers
v000001eaecfa6a60_0 .net *"_ivl_116", 47 0, L_000001eaed008020;  1 drivers
L_000001eaecfb0470 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eaecfa69c0_0 .net *"_ivl_119", 15 0, L_000001eaecfb0470;  1 drivers
L_000001eaecfaffa8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001eaecfa67e0_0 .net/2u *"_ivl_12", 5 0, L_000001eaecfaffa8;  1 drivers
v000001eaecfa73c0_0 .net *"_ivl_120", 47 0, L_000001eaed009560;  1 drivers
L_000001eaecfb04b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eaecfa5de0_0 .net *"_ivl_123", 15 0, L_000001eaecfb04b8;  1 drivers
v000001eaecfa6b00_0 .net *"_ivl_125", 0 0, L_000001eaed008ca0;  1 drivers
v000001eaecfa6560_0 .net *"_ivl_126", 31 0, L_000001eaed009420;  1 drivers
v000001eaecfa6600_0 .net *"_ivl_128", 47 0, L_000001eaed008d40;  1 drivers
v000001eaecfa6060_0 .net *"_ivl_130", 47 0, L_000001eaed0096a0;  1 drivers
v000001eaecfa6f60_0 .net *"_ivl_132", 47 0, L_000001eaed009240;  1 drivers
v000001eaecfa6ba0_0 .net *"_ivl_134", 47 0, L_000001eaed009060;  1 drivers
L_000001eaecfb0500 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001eaecfa66a0_0 .net/2u *"_ivl_138", 1 0, L_000001eaecfb0500;  1 drivers
v000001eaecfa7500_0 .net *"_ivl_14", 0 0, L_000001eaecfac080;  1 drivers
v000001eaecfa75a0_0 .net *"_ivl_140", 0 0, L_000001eaed009380;  1 drivers
L_000001eaecfb0548 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001eaecfa7000_0 .net/2u *"_ivl_142", 1 0, L_000001eaecfb0548;  1 drivers
v000001eaecfa57a0_0 .net *"_ivl_144", 0 0, L_000001eaed009e20;  1 drivers
L_000001eaecfb0590 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001eaecfa5e80_0 .net/2u *"_ivl_146", 1 0, L_000001eaecfb0590;  1 drivers
v000001eaecfa5f20_0 .net *"_ivl_148", 0 0, L_000001eaed009a60;  1 drivers
L_000001eaecfb05d8 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001eaecfa5fc0_0 .net/2u *"_ivl_150", 31 0, L_000001eaecfb05d8;  1 drivers
L_000001eaecfb0620 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001eaecfa7b70_0 .net/2u *"_ivl_152", 31 0, L_000001eaecfb0620;  1 drivers
v000001eaecfa7710_0 .net *"_ivl_154", 31 0, L_000001eaed009880;  1 drivers
v000001eaecfa81b0_0 .net *"_ivl_156", 31 0, L_000001eaed0085c0;  1 drivers
L_000001eaecfafff0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001eaecfa8250_0 .net/2u *"_ivl_16", 4 0, L_000001eaecfafff0;  1 drivers
v000001eaecfa8bb0_0 .net *"_ivl_160", 0 0, L_000001eaecf425f0;  1 drivers
L_000001eaecfb06b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eaecfa77b0_0 .net/2u *"_ivl_162", 31 0, L_000001eaecfb06b0;  1 drivers
L_000001eaecfb0788 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001eaecfa8cf0_0 .net/2u *"_ivl_166", 5 0, L_000001eaecfb0788;  1 drivers
v000001eaecfa9290_0 .net *"_ivl_168", 0 0, L_000001eaed008a20;  1 drivers
L_000001eaecfb07d0 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001eaecfa8430_0 .net/2u *"_ivl_170", 5 0, L_000001eaecfb07d0;  1 drivers
v000001eaecfa8c50_0 .net *"_ivl_172", 0 0, L_000001eaed008700;  1 drivers
v000001eaecfa7ad0_0 .net *"_ivl_175", 0 0, L_000001eaecf41ef0;  1 drivers
L_000001eaecfb0818 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001eaecfa7fd0_0 .net/2u *"_ivl_176", 5 0, L_000001eaecfb0818;  1 drivers
v000001eaecfa82f0_0 .net *"_ivl_178", 0 0, L_000001eaed0080c0;  1 drivers
v000001eaecfa7990_0 .net *"_ivl_181", 0 0, L_000001eaecf420b0;  1 drivers
L_000001eaecfb0860 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eaecfa8ed0_0 .net/2u *"_ivl_182", 15 0, L_000001eaecfb0860;  1 drivers
v000001eaecfa8f70_0 .net *"_ivl_184", 31 0, L_000001eaed008520;  1 drivers
v000001eaecfa7850_0 .net *"_ivl_187", 0 0, L_000001eaed008f20;  1 drivers
v000001eaecfa91f0_0 .net *"_ivl_188", 15 0, L_000001eaed008b60;  1 drivers
v000001eaecfa9010_0 .net *"_ivl_19", 4 0, L_000001eaecfad3e0;  1 drivers
v000001eaecfa7d50_0 .net *"_ivl_190", 31 0, L_000001eaed0094c0;  1 drivers
v000001eaecfa8b10_0 .net *"_ivl_194", 31 0, L_000001eaed0091a0;  1 drivers
L_000001eaecfb08a8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eaecfa9470_0 .net *"_ivl_197", 25 0, L_000001eaecfb08a8;  1 drivers
L_000001eaecfb08f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eaecfa7df0_0 .net/2u *"_ivl_198", 31 0, L_000001eaecfb08f0;  1 drivers
L_000001eaecfaff18 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001eaecfa7e90_0 .net/2u *"_ivl_2", 5 0, L_000001eaecfaff18;  1 drivers
v000001eaecfa7a30_0 .net *"_ivl_20", 4 0, L_000001eaecfacee0;  1 drivers
v000001eaecfa8570_0 .net *"_ivl_200", 0 0, L_000001eaed008fc0;  1 drivers
L_000001eaecfb0938 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001eaecfa8390_0 .net/2u *"_ivl_202", 5 0, L_000001eaecfb0938;  1 drivers
v000001eaecfa7f30_0 .net *"_ivl_204", 0 0, L_000001eaed0097e0;  1 drivers
L_000001eaecfb0980 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001eaecfa78f0_0 .net/2u *"_ivl_206", 5 0, L_000001eaecfb0980;  1 drivers
v000001eaecfa8610_0 .net *"_ivl_208", 0 0, L_000001eaed0099c0;  1 drivers
v000001eaecfa86b0_0 .net *"_ivl_211", 0 0, L_000001eaecf41f60;  1 drivers
v000001eaecfa9510_0 .net *"_ivl_213", 0 0, L_000001eaecf42120;  1 drivers
L_000001eaecfb09c8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001eaecfa90b0_0 .net/2u *"_ivl_214", 5 0, L_000001eaecfb09c8;  1 drivers
v000001eaecfa7c10_0 .net *"_ivl_216", 0 0, L_000001eaed0087a0;  1 drivers
L_000001eaecfb0a10 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001eaecfa7cb0_0 .net/2u *"_ivl_218", 31 0, L_000001eaecfb0a10;  1 drivers
v000001eaecfa9330_0 .net *"_ivl_220", 31 0, L_000001eaed008840;  1 drivers
v000001eaecfa8d90_0 .net *"_ivl_224", 31 0, L_000001eaed008c00;  1 drivers
L_000001eaecfb0a58 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eaecfa93d0_0 .net *"_ivl_227", 25 0, L_000001eaecfb0a58;  1 drivers
L_000001eaecfb0aa0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eaecfa8070_0 .net/2u *"_ivl_228", 31 0, L_000001eaecfb0aa0;  1 drivers
v000001eaecfa8e30_0 .net *"_ivl_230", 0 0, L_000001eaed009b00;  1 drivers
L_000001eaecfb0ae8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001eaecfa84d0_0 .net/2u *"_ivl_232", 5 0, L_000001eaecfb0ae8;  1 drivers
v000001eaecfa8110_0 .net *"_ivl_234", 0 0, L_000001eaed009ba0;  1 drivers
L_000001eaecfb0b30 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001eaecfa8750_0 .net/2u *"_ivl_236", 5 0, L_000001eaecfb0b30;  1 drivers
v000001eaecfa87f0_0 .net *"_ivl_238", 0 0, L_000001eaed008e80;  1 drivers
v000001eaecfa8890_0 .net *"_ivl_24", 0 0, L_000001eaecf42270;  1 drivers
v000001eaecfa8930_0 .net *"_ivl_241", 0 0, L_000001eaecf42970;  1 drivers
v000001eaecfa95b0_0 .net *"_ivl_243", 0 0, L_000001eaecf429e0;  1 drivers
L_000001eaecfb0b78 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001eaecfa89d0_0 .net/2u *"_ivl_244", 5 0, L_000001eaecfb0b78;  1 drivers
v000001eaecfa8a70_0 .net *"_ivl_246", 0 0, L_000001eaed009ce0;  1 drivers
v000001eaecfa9150_0 .net *"_ivl_248", 31 0, L_000001eaed00c020;  1 drivers
L_000001eaecfb0038 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001eaecfaa760_0 .net/2u *"_ivl_26", 4 0, L_000001eaecfb0038;  1 drivers
v000001eaecfaa4e0_0 .net *"_ivl_29", 4 0, L_000001eaecfacf80;  1 drivers
v000001eaecfab0c0_0 .net *"_ivl_32", 0 0, L_000001eaecf42190;  1 drivers
L_000001eaecfb0080 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001eaecfaa260_0 .net/2u *"_ivl_34", 4 0, L_000001eaecfb0080;  1 drivers
v000001eaecfaaee0_0 .net *"_ivl_37", 4 0, L_000001eaecfaca80;  1 drivers
v000001eaecfab200_0 .net *"_ivl_40", 0 0, L_000001eaecf423c0;  1 drivers
L_000001eaecfb00c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eaecfa9c20_0 .net/2u *"_ivl_42", 15 0, L_000001eaecfb00c8;  1 drivers
v000001eaecfa99a0_0 .net *"_ivl_45", 15 0, L_000001eaecfac260;  1 drivers
v000001eaecfa9860_0 .net *"_ivl_48", 0 0, L_000001eaecf42510;  1 drivers
v000001eaecfaab20_0 .net *"_ivl_5", 5 0, L_000001eaecfadca0;  1 drivers
L_000001eaecfb0110 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eaecfab3e0_0 .net/2u *"_ivl_50", 36 0, L_000001eaecfb0110;  1 drivers
L_000001eaecfb0158 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eaecfab020_0 .net/2u *"_ivl_52", 31 0, L_000001eaecfb0158;  1 drivers
v000001eaecfab2a0_0 .net *"_ivl_55", 4 0, L_000001eaecfac3a0;  1 drivers
v000001eaecfaa800_0 .net *"_ivl_56", 36 0, L_000001eaecfad700;  1 drivers
v000001eaecfaa580_0 .net *"_ivl_58", 36 0, L_000001eaecfacc60;  1 drivers
v000001eaecfa9fe0_0 .net *"_ivl_62", 0 0, L_000001eaecf42660;  1 drivers
L_000001eaecfb01a0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001eaecfaa440_0 .net/2u *"_ivl_64", 5 0, L_000001eaecfb01a0;  1 drivers
v000001eaecfaa8a0_0 .net *"_ivl_67", 5 0, L_000001eaecfad7a0;  1 drivers
v000001eaecfaa6c0_0 .net *"_ivl_70", 0 0, L_000001eaecf41da0;  1 drivers
L_000001eaecfb01e8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eaecfab160_0 .net/2u *"_ivl_72", 57 0, L_000001eaecfb01e8;  1 drivers
L_000001eaecfb0230 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eaecfaa3a0_0 .net/2u *"_ivl_74", 31 0, L_000001eaecfb0230;  1 drivers
v000001eaecfab340_0 .net *"_ivl_77", 25 0, L_000001eaecfac9e0;  1 drivers
v000001eaecfab480_0 .net *"_ivl_78", 57 0, L_000001eaecfacda0;  1 drivers
v000001eaecfa9cc0_0 .net *"_ivl_8", 0 0, L_000001eaecf42b30;  1 drivers
v000001eaecfa9b80_0 .net *"_ivl_80", 57 0, L_000001eaecfad020;  1 drivers
L_000001eaecfb0278 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001eaecfaa620_0 .net/2u *"_ivl_84", 31 0, L_000001eaecfb0278;  1 drivers
L_000001eaecfb02c0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001eaecfa9d60_0 .net/2u *"_ivl_88", 5 0, L_000001eaecfb02c0;  1 drivers
v000001eaecfab520_0 .net *"_ivl_90", 0 0, L_000001eaecfadac0;  1 drivers
L_000001eaecfb0308 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001eaecfaada0_0 .net/2u *"_ivl_92", 5 0, L_000001eaecfb0308;  1 drivers
v000001eaecfa97c0_0 .net *"_ivl_94", 0 0, L_000001eaecfadc00;  1 drivers
v000001eaecfaa940_0 .net *"_ivl_97", 0 0, L_000001eaecf41e10;  1 drivers
v000001eaecfa9f40_0 .net *"_ivl_98", 47 0, L_000001eaed008de0;  1 drivers
v000001eaecfa9e00_0 .net "adderResult", 31 0, L_000001eaed008340;  1 drivers
v000001eaecfaa9e0_0 .net "address", 31 0, L_000001eaecfad8e0;  1 drivers
v000001eaecfab5c0_0 .net "clk", 0 0, L_000001eaecf42c80;  alias, 1 drivers
v000001eaecfaaa80_0 .var "cycles_consumed", 31 0;
o000001eaecf61888 .functor BUFZ 1, C4<z>; HiZ drive
v000001eaecfaabc0_0 .net "excep_flag", 0 0, o000001eaecf61888;  0 drivers
v000001eaecfa9ea0_0 .net "extImm", 31 0, L_000001eaed009920;  1 drivers
v000001eaecfaa120_0 .net "funct", 5 0, L_000001eaecfac800;  1 drivers
v000001eaecfa9720_0 .net "hlt", 0 0, v000001eaecf3a090_0;  1 drivers
v000001eaecfa9900_0 .net "imm", 15 0, L_000001eaecfac940;  1 drivers
v000001eaecfaa080_0 .net "immediate", 31 0, L_000001eaed008980;  1 drivers
v000001eaecfaac60_0 .net "input_clk", 0 0, v000001eaecfada20_0;  1 drivers
v000001eaecfaad00_0 .net "instruction", 31 0, L_000001eaed009100;  1 drivers
v000001eaecfa9a40_0 .net "memoryReadData", 31 0, v000001eaecfa71e0_0;  1 drivers
v000001eaecfaae40_0 .net "nextPC", 31 0, L_000001eaed008200;  1 drivers
v000001eaecfaa300_0 .net "opcode", 5 0, L_000001eaecfabfe0;  1 drivers
v000001eaecfaaf80_0 .net "rd", 4 0, L_000001eaecfac440;  1 drivers
v000001eaecfa9ae0_0 .net "readData1", 31 0, L_000001eaecf426d0;  1 drivers
v000001eaecfaa1c0_0 .net "readData1_w", 31 0, L_000001eaed00c480;  1 drivers
v000001eaecfac760_0 .net "readData2", 31 0, L_000001eaecf41fd0;  1 drivers
v000001eaecfac300_0 .net "regs0", 31 0, L_000001eaecf41e80;  alias, 1 drivers
v000001eaecfad200_0 .net "regs1", 31 0, L_000001eaecf42820;  alias, 1 drivers
v000001eaecfac6c0_0 .net "regs2", 31 0, L_000001eaecf42740;  alias, 1 drivers
v000001eaecfad5c0_0 .net "regs3", 31 0, L_000001eaecf427b0;  alias, 1 drivers
v000001eaecfac4e0_0 .net "regs4", 31 0, L_000001eaecf422e0;  alias, 1 drivers
v000001eaecfad520_0 .net "regs5", 31 0, L_000001eaecf42200;  alias, 1 drivers
v000001eaecfad0c0_0 .net "rs", 4 0, L_000001eaecfac1c0;  1 drivers
v000001eaecface40_0 .net "rst", 0 0, v000001eaecfabf40_0;  1 drivers
v000001eaecfac580_0 .net "rt", 4 0, L_000001eaecfad480;  1 drivers
v000001eaecfac120_0 .net "shamt", 31 0, L_000001eaecfac620;  1 drivers
v000001eaecfad840_0 .net "wire_instruction", 31 0, L_000001eaecf42580;  1 drivers
v000001eaecfad2a0_0 .net "writeData", 31 0, L_000001eaed00b760;  1 drivers
v000001eaecfacd00_0 .net "zero", 0 0, L_000001eaed00a540;  1 drivers
L_000001eaecfadca0 .part L_000001eaed009100, 26, 6;
L_000001eaecfabfe0 .functor MUXZ 6, L_000001eaecfadca0, L_000001eaecfaff18, L_000001eaecf42350, C4<>;
L_000001eaecfac080 .cmp/eq 6, L_000001eaecfabfe0, L_000001eaecfaffa8;
L_000001eaecfad3e0 .part L_000001eaed009100, 11, 5;
L_000001eaecfacee0 .functor MUXZ 5, L_000001eaecfad3e0, L_000001eaecfafff0, L_000001eaecfac080, C4<>;
L_000001eaecfac440 .functor MUXZ 5, L_000001eaecfacee0, L_000001eaecfaff60, L_000001eaecf42b30, C4<>;
L_000001eaecfacf80 .part L_000001eaed009100, 21, 5;
L_000001eaecfac1c0 .functor MUXZ 5, L_000001eaecfacf80, L_000001eaecfb0038, L_000001eaecf42270, C4<>;
L_000001eaecfaca80 .part L_000001eaed009100, 16, 5;
L_000001eaecfad480 .functor MUXZ 5, L_000001eaecfaca80, L_000001eaecfb0080, L_000001eaecf42190, C4<>;
L_000001eaecfac260 .part L_000001eaed009100, 0, 16;
L_000001eaecfac940 .functor MUXZ 16, L_000001eaecfac260, L_000001eaecfb00c8, L_000001eaecf423c0, C4<>;
L_000001eaecfac3a0 .part L_000001eaed009100, 6, 5;
L_000001eaecfad700 .concat [ 5 32 0 0], L_000001eaecfac3a0, L_000001eaecfb0158;
L_000001eaecfacc60 .functor MUXZ 37, L_000001eaecfad700, L_000001eaecfb0110, L_000001eaecf42510, C4<>;
L_000001eaecfac620 .part L_000001eaecfacc60, 0, 32;
L_000001eaecfad7a0 .part L_000001eaed009100, 0, 6;
L_000001eaecfac800 .functor MUXZ 6, L_000001eaecfad7a0, L_000001eaecfb01a0, L_000001eaecf42660, C4<>;
L_000001eaecfac9e0 .part L_000001eaed009100, 0, 26;
L_000001eaecfacda0 .concat [ 26 32 0 0], L_000001eaecfac9e0, L_000001eaecfb0230;
L_000001eaecfad020 .functor MUXZ 58, L_000001eaecfacda0, L_000001eaecfb01e8, L_000001eaecf41da0, C4<>;
L_000001eaecfad8e0 .part L_000001eaecfad020, 0, 32;
L_000001eaecfad980 .arith/sum 32, v000001eaecfa6ce0_0, L_000001eaecfb0278;
L_000001eaecfadac0 .cmp/eq 6, L_000001eaecfabfe0, L_000001eaecfb02c0;
L_000001eaecfadc00 .cmp/eq 6, L_000001eaecfabfe0, L_000001eaecfb0308;
L_000001eaed008de0 .concat [ 32 16 0 0], L_000001eaecfad8e0, L_000001eaecfb0350;
L_000001eaed0092e0 .concat [ 6 26 0 0], L_000001eaecfabfe0, L_000001eaecfb0398;
L_000001eaed0088e0 .cmp/eq 32, L_000001eaed0092e0, L_000001eaecfb03e0;
L_000001eaed007f80 .cmp/eq 6, L_000001eaecfac800, L_000001eaecfb0428;
L_000001eaed008020 .concat [ 32 16 0 0], L_000001eaecf426d0, L_000001eaecfb0470;
L_000001eaed009560 .concat [ 32 16 0 0], v000001eaecfa6ce0_0, L_000001eaecfb04b8;
L_000001eaed008ca0 .part L_000001eaecfac940, 15, 1;
LS_000001eaed009420_0_0 .concat [ 1 1 1 1], L_000001eaed008ca0, L_000001eaed008ca0, L_000001eaed008ca0, L_000001eaed008ca0;
LS_000001eaed009420_0_4 .concat [ 1 1 1 1], L_000001eaed008ca0, L_000001eaed008ca0, L_000001eaed008ca0, L_000001eaed008ca0;
LS_000001eaed009420_0_8 .concat [ 1 1 1 1], L_000001eaed008ca0, L_000001eaed008ca0, L_000001eaed008ca0, L_000001eaed008ca0;
LS_000001eaed009420_0_12 .concat [ 1 1 1 1], L_000001eaed008ca0, L_000001eaed008ca0, L_000001eaed008ca0, L_000001eaed008ca0;
LS_000001eaed009420_0_16 .concat [ 1 1 1 1], L_000001eaed008ca0, L_000001eaed008ca0, L_000001eaed008ca0, L_000001eaed008ca0;
LS_000001eaed009420_0_20 .concat [ 1 1 1 1], L_000001eaed008ca0, L_000001eaed008ca0, L_000001eaed008ca0, L_000001eaed008ca0;
LS_000001eaed009420_0_24 .concat [ 1 1 1 1], L_000001eaed008ca0, L_000001eaed008ca0, L_000001eaed008ca0, L_000001eaed008ca0;
LS_000001eaed009420_0_28 .concat [ 1 1 1 1], L_000001eaed008ca0, L_000001eaed008ca0, L_000001eaed008ca0, L_000001eaed008ca0;
LS_000001eaed009420_1_0 .concat [ 4 4 4 4], LS_000001eaed009420_0_0, LS_000001eaed009420_0_4, LS_000001eaed009420_0_8, LS_000001eaed009420_0_12;
LS_000001eaed009420_1_4 .concat [ 4 4 4 4], LS_000001eaed009420_0_16, LS_000001eaed009420_0_20, LS_000001eaed009420_0_24, LS_000001eaed009420_0_28;
L_000001eaed009420 .concat [ 16 16 0 0], LS_000001eaed009420_1_0, LS_000001eaed009420_1_4;
L_000001eaed008d40 .concat [ 16 32 0 0], L_000001eaecfac940, L_000001eaed009420;
L_000001eaed0096a0 .arith/sum 48, L_000001eaed009560, L_000001eaed008d40;
L_000001eaed009240 .functor MUXZ 48, L_000001eaed0096a0, L_000001eaed008020, L_000001eaecf424a0, C4<>;
L_000001eaed009060 .functor MUXZ 48, L_000001eaed009240, L_000001eaed008de0, L_000001eaecf41e10, C4<>;
L_000001eaed008340 .part L_000001eaed009060, 0, 32;
L_000001eaed009380 .cmp/eq 2, v000001eaecf9d500_0, L_000001eaecfb0500;
L_000001eaed009e20 .cmp/eq 2, v000001eaecf9d500_0, L_000001eaecfb0548;
L_000001eaed009a60 .cmp/eq 2, v000001eaecf9d500_0, L_000001eaecfb0590;
L_000001eaed009880 .functor MUXZ 32, L_000001eaecfb0620, L_000001eaecfb05d8, L_000001eaed009a60, C4<>;
L_000001eaed0085c0 .functor MUXZ 32, L_000001eaed009880, L_000001eaed008340, L_000001eaed009e20, C4<>;
L_000001eaed008200 .functor MUXZ 32, L_000001eaed0085c0, L_000001eaecfad980, L_000001eaed009380, C4<>;
L_000001eaed009100 .functor MUXZ 32, L_000001eaecf42580, L_000001eaecfb06b0, L_000001eaecf425f0, C4<>;
L_000001eaed008a20 .cmp/eq 6, L_000001eaecfabfe0, L_000001eaecfb0788;
L_000001eaed008700 .cmp/eq 6, L_000001eaecfabfe0, L_000001eaecfb07d0;
L_000001eaed0080c0 .cmp/eq 6, L_000001eaecfabfe0, L_000001eaecfb0818;
L_000001eaed008520 .concat [ 16 16 0 0], L_000001eaecfac940, L_000001eaecfb0860;
L_000001eaed008f20 .part L_000001eaecfac940, 15, 1;
LS_000001eaed008b60_0_0 .concat [ 1 1 1 1], L_000001eaed008f20, L_000001eaed008f20, L_000001eaed008f20, L_000001eaed008f20;
LS_000001eaed008b60_0_4 .concat [ 1 1 1 1], L_000001eaed008f20, L_000001eaed008f20, L_000001eaed008f20, L_000001eaed008f20;
LS_000001eaed008b60_0_8 .concat [ 1 1 1 1], L_000001eaed008f20, L_000001eaed008f20, L_000001eaed008f20, L_000001eaed008f20;
LS_000001eaed008b60_0_12 .concat [ 1 1 1 1], L_000001eaed008f20, L_000001eaed008f20, L_000001eaed008f20, L_000001eaed008f20;
L_000001eaed008b60 .concat [ 4 4 4 4], LS_000001eaed008b60_0_0, LS_000001eaed008b60_0_4, LS_000001eaed008b60_0_8, LS_000001eaed008b60_0_12;
L_000001eaed0094c0 .concat [ 16 16 0 0], L_000001eaecfac940, L_000001eaed008b60;
L_000001eaed009920 .functor MUXZ 32, L_000001eaed0094c0, L_000001eaed008520, L_000001eaecf420b0, C4<>;
L_000001eaed0091a0 .concat [ 6 26 0 0], L_000001eaecfabfe0, L_000001eaecfb08a8;
L_000001eaed008fc0 .cmp/eq 32, L_000001eaed0091a0, L_000001eaecfb08f0;
L_000001eaed0097e0 .cmp/eq 6, L_000001eaecfac800, L_000001eaecfb0938;
L_000001eaed0099c0 .cmp/eq 6, L_000001eaecfac800, L_000001eaecfb0980;
L_000001eaed0087a0 .cmp/eq 6, L_000001eaecfabfe0, L_000001eaecfb09c8;
L_000001eaed008840 .functor MUXZ 32, L_000001eaed009920, L_000001eaecfb0a10, L_000001eaed0087a0, C4<>;
L_000001eaed008980 .functor MUXZ 32, L_000001eaed008840, L_000001eaecfac620, L_000001eaecf42120, C4<>;
L_000001eaed008c00 .concat [ 6 26 0 0], L_000001eaecfabfe0, L_000001eaecfb0a58;
L_000001eaed009b00 .cmp/eq 32, L_000001eaed008c00, L_000001eaecfb0aa0;
L_000001eaed009ba0 .cmp/eq 6, L_000001eaecfac800, L_000001eaecfb0ae8;
L_000001eaed008e80 .cmp/eq 6, L_000001eaecfac800, L_000001eaecfb0b30;
L_000001eaed009ce0 .cmp/eq 6, L_000001eaecfabfe0, L_000001eaecfb0b78;
L_000001eaed00c020 .functor MUXZ 32, L_000001eaecf426d0, v000001eaecfa6ce0_0, L_000001eaed009ce0, C4<>;
L_000001eaed00c480 .functor MUXZ 32, L_000001eaed00c020, L_000001eaecf41fd0, L_000001eaecf429e0, C4<>;
S_000001eaecec4770 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_000001eaecec4520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001eaecf2dfa0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001eaecf42890 .functor NOT 1, v000001eaecf3a9f0_0, C4<0>, C4<0>, C4<0>;
v000001eaecf3ba30_0 .net *"_ivl_0", 0 0, L_000001eaecf42890;  1 drivers
v000001eaecf3abd0_0 .net "in1", 31 0, L_000001eaecf41fd0;  alias, 1 drivers
v000001eaecf3bad0_0 .net "in2", 31 0, L_000001eaed008980;  alias, 1 drivers
v000001eaecf3adb0_0 .net "out", 31 0, L_000001eaed008ac0;  alias, 1 drivers
v000001eaecf39ff0_0 .net "s", 0 0, v000001eaecf3a9f0_0;  alias, 1 drivers
L_000001eaed008ac0 .functor MUXZ 32, L_000001eaed008980, L_000001eaecf41fd0, L_000001eaecf42890, C4<>;
S_000001eaecde69c0 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_000001eaecec4520;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001eaecf5e490 .param/l "RType" 0 4 2, C4<000000>;
P_000001eaecf5e4c8 .param/l "add" 0 4 5, C4<100000>;
P_000001eaecf5e500 .param/l "addi" 0 4 8, C4<001000>;
P_000001eaecf5e538 .param/l "addu" 0 4 5, C4<100001>;
P_000001eaecf5e570 .param/l "and_" 0 4 5, C4<100100>;
P_000001eaecf5e5a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001eaecf5e5e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001eaecf5e618 .param/l "bne" 0 4 10, C4<000101>;
P_000001eaecf5e650 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001eaecf5e688 .param/l "j" 0 4 12, C4<000010>;
P_000001eaecf5e6c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001eaecf5e6f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001eaecf5e730 .param/l "lw" 0 4 8, C4<100011>;
P_000001eaecf5e768 .param/l "nor_" 0 4 5, C4<100111>;
P_000001eaecf5e7a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001eaecf5e7d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001eaecf5e810 .param/l "sgt" 0 4 6, C4<101011>;
P_000001eaecf5e848 .param/l "sll" 0 4 6, C4<000000>;
P_000001eaecf5e880 .param/l "slt" 0 4 5, C4<101010>;
P_000001eaecf5e8b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001eaecf5e8f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001eaecf5e928 .param/l "sub" 0 4 5, C4<100010>;
P_000001eaecf5e960 .param/l "subu" 0 4 5, C4<100011>;
P_000001eaecf5e998 .param/l "sw" 0 4 8, C4<101011>;
P_000001eaecf5e9d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001eaecf5ea08 .param/l "xori" 0 4 8, C4<001110>;
v000001eaecf3a8b0_0 .var "ALUOp", 3 0;
v000001eaecf3a9f0_0 .var "ALUSrc", 0 0;
v000001eaecf3a4f0_0 .var "MemReadEn", 0 0;
v000001eaecf39d70_0 .var "MemWriteEn", 0 0;
v000001eaecf3bb70_0 .var "MemtoReg", 0 0;
v000001eaecf3ac70_0 .var "RegDst", 0 0;
v000001eaecf3aa90_0 .var "RegWriteEn", 0 0;
v000001eaecf3bc10_0 .net "funct", 5 0, L_000001eaecfac800;  alias, 1 drivers
v000001eaecf3a090_0 .var "hlt", 0 0;
v000001eaecf3b5d0_0 .net "opcode", 5 0, L_000001eaecfabfe0;  alias, 1 drivers
v000001eaecf3a130_0 .net "rst", 0 0, v000001eaecfabf40_0;  alias, 1 drivers
E_000001eaecf2e0e0 .event anyedge, v000001eaecf3a130_0, v000001eaecf3b5d0_0, v000001eaecf3bc10_0;
S_000001eaecde6c10 .scope module, "InstMem" "IM" 3 74, 7 1 0, S_000001eaecec4520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001eaecf2e420 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001eaecf42580 .functor BUFZ 32, L_000001eaed009d80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001eaecf3af90_0 .net "Data_Out", 31 0, L_000001eaecf42580;  alias, 1 drivers
v000001eaecf3ae50 .array "InstMem", 0 1023, 31 0;
v000001eaecf39e10_0 .net *"_ivl_0", 31 0, L_000001eaed009d80;  1 drivers
v000001eaecf3aef0_0 .net *"_ivl_3", 9 0, L_000001eaed0083e0;  1 drivers
v000001eaecf3b0d0_0 .net *"_ivl_4", 11 0, L_000001eaed009600;  1 drivers
L_000001eaecfb0668 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001eaecf3b170_0 .net *"_ivl_7", 1 0, L_000001eaecfb0668;  1 drivers
v000001eaecf3a1d0_0 .net "addr", 31 0, v000001eaecfa6ce0_0;  alias, 1 drivers
v000001eaecf0de30_0 .var/i "i", 31 0;
L_000001eaed009d80 .array/port v000001eaecf3ae50, L_000001eaed009600;
L_000001eaed0083e0 .part v000001eaecfa6ce0_0, 0, 10;
L_000001eaed009600 .concat [ 10 2 0 0], L_000001eaed0083e0, L_000001eaecfb0668;
S_000001eaecede4e0 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_000001eaecec4520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000001eaecf426d0 .functor BUFZ 32, L_000001eaed009740, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001eaecf41fd0 .functor BUFZ 32, L_000001eaed008660, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001eaecf9cf60_1 .array/port v000001eaecf9cf60, 1;
L_000001eaecf41e80 .functor BUFZ 32, v000001eaecf9cf60_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001eaecf9cf60_2 .array/port v000001eaecf9cf60, 2;
L_000001eaecf42820 .functor BUFZ 32, v000001eaecf9cf60_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001eaecf9cf60_3 .array/port v000001eaecf9cf60, 3;
L_000001eaecf42740 .functor BUFZ 32, v000001eaecf9cf60_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001eaecf9cf60_4 .array/port v000001eaecf9cf60, 4;
L_000001eaecf427b0 .functor BUFZ 32, v000001eaecf9cf60_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001eaecf9cf60_5 .array/port v000001eaecf9cf60, 5;
L_000001eaecf422e0 .functor BUFZ 32, v000001eaecf9cf60_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001eaecf9cf60_6 .array/port v000001eaecf9cf60, 6;
L_000001eaecf42200 .functor BUFZ 32, v000001eaecf9cf60_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001eaecf9d280_0 .net *"_ivl_0", 31 0, L_000001eaed009740;  1 drivers
v000001eaecf9d6e0_0 .net *"_ivl_10", 6 0, L_000001eaed008160;  1 drivers
L_000001eaecfb0740 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001eaecf9cb00_0 .net *"_ivl_13", 1 0, L_000001eaecfb0740;  1 drivers
v000001eaecf9c600_0 .net *"_ivl_2", 6 0, L_000001eaed0082a0;  1 drivers
L_000001eaecfb06f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001eaecf9c6a0_0 .net *"_ivl_5", 1 0, L_000001eaecfb06f8;  1 drivers
v000001eaecf9d3c0_0 .net *"_ivl_8", 31 0, L_000001eaed008660;  1 drivers
v000001eaecf9c240_0 .net "clk", 0 0, L_000001eaecf42c80;  alias, 1 drivers
v000001eaecf9c420_0 .var/i "i", 31 0;
v000001eaecf9c7e0_0 .net "readData1", 31 0, L_000001eaecf426d0;  alias, 1 drivers
v000001eaecf9daa0_0 .net "readData2", 31 0, L_000001eaecf41fd0;  alias, 1 drivers
v000001eaecf9cc40_0 .net "readRegister1", 4 0, L_000001eaecfac1c0;  alias, 1 drivers
v000001eaecf9c740_0 .net "readRegister2", 4 0, L_000001eaecfad480;  alias, 1 drivers
v000001eaecf9cf60 .array "registers", 31 0, 31 0;
v000001eaecf9cec0_0 .net "regs0", 31 0, L_000001eaecf41e80;  alias, 1 drivers
v000001eaecf9c100_0 .net "regs1", 31 0, L_000001eaecf42820;  alias, 1 drivers
v000001eaecf9d0a0_0 .net "regs2", 31 0, L_000001eaecf42740;  alias, 1 drivers
v000001eaecf9ce20_0 .net "regs3", 31 0, L_000001eaecf427b0;  alias, 1 drivers
v000001eaecf9da00_0 .net "regs4", 31 0, L_000001eaecf422e0;  alias, 1 drivers
v000001eaecf9d780_0 .net "regs5", 31 0, L_000001eaecf42200;  alias, 1 drivers
v000001eaecf9c880_0 .net "rst", 0 0, v000001eaecfabf40_0;  alias, 1 drivers
v000001eaecf9d820_0 .net "we", 0 0, v000001eaecf3aa90_0;  alias, 1 drivers
v000001eaecf9c920_0 .net "writeData", 31 0, L_000001eaed00b760;  alias, 1 drivers
v000001eaecf9dc80_0 .net "writeRegister", 4 0, L_000001eaed008480;  alias, 1 drivers
E_000001eaecf2e620/0 .event negedge, v000001eaecf3a130_0;
E_000001eaecf2e620/1 .event posedge, v000001eaecf9c240_0;
E_000001eaecf2e620 .event/or E_000001eaecf2e620/0, E_000001eaecf2e620/1;
L_000001eaed009740 .array/port v000001eaecf9cf60, L_000001eaed0082a0;
L_000001eaed0082a0 .concat [ 5 2 0 0], L_000001eaecfac1c0, L_000001eaecfb06f8;
L_000001eaed008660 .array/port v000001eaecf9cf60, L_000001eaed008160;
L_000001eaed008160 .concat [ 5 2 0 0], L_000001eaecfad480, L_000001eaecfb0740;
S_000001eaecede770 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_000001eaecede4e0;
 .timescale 0 0;
v000001eaecf0bf90_0 .var/i "i", 31 0;
S_000001eaeceadd60 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_000001eaecec4520;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001eaecf2e7e0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001eaecf42900 .functor NOT 1, v000001eaecf3ac70_0, C4<0>, C4<0>, C4<0>;
v000001eaecf9c9c0_0 .net *"_ivl_0", 0 0, L_000001eaecf42900;  1 drivers
v000001eaecf9c4c0_0 .net "in1", 4 0, L_000001eaecfad480;  alias, 1 drivers
v000001eaecf9cd80_0 .net "in2", 4 0, L_000001eaecfac440;  alias, 1 drivers
v000001eaecf9d1e0_0 .net "out", 4 0, L_000001eaed008480;  alias, 1 drivers
v000001eaecf9d140_0 .net "s", 0 0, v000001eaecf3ac70_0;  alias, 1 drivers
L_000001eaed008480 .functor MUXZ 5, L_000001eaecfac440, L_000001eaecfad480, L_000001eaecf42900, C4<>;
S_000001eaeceadef0 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_000001eaecec4520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001eaecf2e6a0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001eaed00e940 .functor NOT 1, v000001eaecf3bb70_0, C4<0>, C4<0>, C4<0>;
v000001eaecf9ca60_0 .net *"_ivl_0", 0 0, L_000001eaed00e940;  1 drivers
v000001eaecf9d8c0_0 .net "in1", 31 0, v000001eaecf9d960_0;  alias, 1 drivers
v000001eaecf9d000_0 .net "in2", 31 0, v000001eaecfa71e0_0;  alias, 1 drivers
v000001eaecf9dd20_0 .net "out", 31 0, L_000001eaed00b760;  alias, 1 drivers
v000001eaecf9dbe0_0 .net "s", 0 0, v000001eaecf3bb70_0;  alias, 1 drivers
L_000001eaed00b760 .functor MUXZ 32, v000001eaecfa71e0_0, v000001eaecf9d960_0, L_000001eaed00e940, C4<>;
S_000001eaecef6b10 .scope module, "alu" "ALU" 3 99, 9 1 0, S_000001eaecec4520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001eaecef6ca0 .param/l "ADD" 0 9 12, C4<0000>;
P_000001eaecef6cd8 .param/l "AND" 0 9 12, C4<0010>;
P_000001eaecef6d10 .param/l "NOR" 0 9 12, C4<0101>;
P_000001eaecef6d48 .param/l "OR" 0 9 12, C4<0011>;
P_000001eaecef6d80 .param/l "SGT" 0 9 12, C4<0111>;
P_000001eaecef6db8 .param/l "SLL" 0 9 12, C4<1000>;
P_000001eaecef6df0 .param/l "SLT" 0 9 12, C4<0110>;
P_000001eaecef6e28 .param/l "SRL" 0 9 12, C4<1001>;
P_000001eaecef6e60 .param/l "SUB" 0 9 12, C4<0001>;
P_000001eaecef6e98 .param/l "XOR" 0 9 12, C4<0100>;
P_000001eaecef6ed0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001eaecef6f08 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001eaecfb0bc0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eaecf9cba0_0 .net/2u *"_ivl_0", 31 0, L_000001eaecfb0bc0;  1 drivers
v000001eaecf9de60_0 .net "opSel", 3 0, v000001eaecf3a8b0_0;  alias, 1 drivers
v000001eaecf9d460_0 .net "operand1", 31 0, L_000001eaed00c480;  alias, 1 drivers
v000001eaecf9d320_0 .net "operand2", 31 0, L_000001eaed008ac0;  alias, 1 drivers
v000001eaecf9d960_0 .var "result", 31 0;
v000001eaecf9ddc0_0 .net "zero", 0 0, L_000001eaed00a540;  alias, 1 drivers
E_000001eaecf2dea0 .event anyedge, v000001eaecf3a8b0_0, v000001eaecf9d460_0, v000001eaecf3adb0_0;
L_000001eaed00a540 .cmp/eq 32, v000001eaecf9d960_0, L_000001eaecfb0bc0;
S_000001eaecea6a80 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_000001eaecec4520;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000001eaecfa00d0 .param/l "RType" 0 4 2, C4<000000>;
P_000001eaecfa0108 .param/l "add" 0 4 5, C4<100000>;
P_000001eaecfa0140 .param/l "addi" 0 4 8, C4<001000>;
P_000001eaecfa0178 .param/l "addu" 0 4 5, C4<100001>;
P_000001eaecfa01b0 .param/l "and_" 0 4 5, C4<100100>;
P_000001eaecfa01e8 .param/l "andi" 0 4 8, C4<001100>;
P_000001eaecfa0220 .param/l "beq" 0 4 10, C4<000100>;
P_000001eaecfa0258 .param/l "bne" 0 4 10, C4<000101>;
P_000001eaecfa0290 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001eaecfa02c8 .param/l "j" 0 4 12, C4<000010>;
P_000001eaecfa0300 .param/l "jal" 0 4 12, C4<000011>;
P_000001eaecfa0338 .param/l "jr" 0 4 6, C4<001000>;
P_000001eaecfa0370 .param/l "lw" 0 4 8, C4<100011>;
P_000001eaecfa03a8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001eaecfa03e0 .param/l "or_" 0 4 5, C4<100101>;
P_000001eaecfa0418 .param/l "ori" 0 4 8, C4<001101>;
P_000001eaecfa0450 .param/l "sgt" 0 4 6, C4<101011>;
P_000001eaecfa0488 .param/l "sll" 0 4 6, C4<000000>;
P_000001eaecfa04c0 .param/l "slt" 0 4 5, C4<101010>;
P_000001eaecfa04f8 .param/l "slti" 0 4 8, C4<101010>;
P_000001eaecfa0530 .param/l "srl" 0 4 6, C4<000010>;
P_000001eaecfa0568 .param/l "sub" 0 4 5, C4<100010>;
P_000001eaecfa05a0 .param/l "subu" 0 4 5, C4<100011>;
P_000001eaecfa05d8 .param/l "sw" 0 4 8, C4<101011>;
P_000001eaecfa0610 .param/l "xor_" 0 4 5, C4<100110>;
P_000001eaecfa0648 .param/l "xori" 0 4 8, C4<001110>;
v000001eaecf9d500_0 .var "PCsrc", 1 0;
v000001eaecf9cce0_0 .net "excep_flag", 0 0, o000001eaecf61888;  alias, 0 drivers
v000001eaecf9c1a0_0 .net "funct", 5 0, L_000001eaecfac800;  alias, 1 drivers
v000001eaecf9db40_0 .net "opcode", 5 0, L_000001eaecfabfe0;  alias, 1 drivers
v000001eaecf9d5a0_0 .net "operand1", 31 0, L_000001eaecf426d0;  alias, 1 drivers
v000001eaecf9d640_0 .net "operand2", 31 0, L_000001eaed008ac0;  alias, 1 drivers
v000001eaecf9df00_0 .net "rst", 0 0, v000001eaecfabf40_0;  alias, 1 drivers
E_000001eaecf2e460/0 .event anyedge, v000001eaecf3a130_0, v000001eaecf9cce0_0, v000001eaecf3b5d0_0, v000001eaecf9c7e0_0;
E_000001eaecf2e460/1 .event anyedge, v000001eaecf3adb0_0, v000001eaecf3bc10_0;
E_000001eaecf2e460 .event/or E_000001eaecf2e460/0, E_000001eaecf2e460/1;
S_000001eaecea6c10 .scope module, "dataMem" "DM" 3 103, 11 1 0, S_000001eaecec4520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001eaecf9dfa0 .array "DataMem", 0 1023, 31 0;
v000001eaecf9c2e0_0 .net "address", 31 0, v000001eaecf9d960_0;  alias, 1 drivers
v000001eaecf9c380_0 .net "clock", 0 0, L_000001eaecefa340;  1 drivers
v000001eaecf9c560_0 .net "data", 31 0, L_000001eaecf41fd0;  alias, 1 drivers
v000001eaecfa5980_0 .var/i "i", 31 0;
v000001eaecfa71e0_0 .var "q", 31 0;
v000001eaecfa6380_0 .net "rden", 0 0, v000001eaecf3a4f0_0;  alias, 1 drivers
v000001eaecfa5a20_0 .net "wren", 0 0, v000001eaecf39d70_0;  alias, 1 drivers
E_000001eaecf2dc20 .event posedge, v000001eaecf9c380_0;
S_000001eaecedaf40 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_000001eaecec4520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001eaecf2dfe0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001eaecfa6420_0 .net "PCin", 31 0, L_000001eaed008200;  alias, 1 drivers
v000001eaecfa6ce0_0 .var "PCout", 31 0;
v000001eaecfa5c00_0 .net "clk", 0 0, L_000001eaecf42c80;  alias, 1 drivers
v000001eaecfa58e0_0 .net "rst", 0 0, v000001eaecfabf40_0;  alias, 1 drivers
    .scope S_000001eaecea6a80;
T_0 ;
    %wait E_000001eaecf2e460;
    %load/vec4 v000001eaecf9df00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001eaecf9d500_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001eaecf9cce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001eaecf9d500_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001eaecf9db40_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000001eaecf9d5a0_0;
    %load/vec4 v000001eaecf9d640_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000001eaecf9db40_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000001eaecf9d5a0_0;
    %load/vec4 v000001eaecf9d640_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000001eaecf9db40_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000001eaecf9db40_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000001eaecf9db40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000001eaecf9c1a0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001eaecf9d500_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001eaecf9d500_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001eaecedaf40;
T_1 ;
    %wait E_000001eaecf2e620;
    %load/vec4 v000001eaecfa58e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001eaecfa6ce0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001eaecfa6420_0;
    %assign/vec4 v000001eaecfa6ce0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001eaecde6c10;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eaecf0de30_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001eaecf0de30_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001eaecf0de30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eaecf3ae50, 0, 4;
    %load/vec4 v000001eaecf0de30_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eaecf0de30_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546304, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eaecf3ae50, 0, 4;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eaecf3ae50, 0, 4;
    %pushi/vec4 941555713, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eaecf3ae50, 0, 4;
    %pushi/vec4 805634048, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eaecf3ae50, 0, 4;
    %pushi/vec4 2359951360, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eaecf3ae50, 0, 4;
    %pushi/vec4 2360279040, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eaecf3ae50, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eaecf3ae50, 0, 4;
    %pushi/vec4 42125355, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eaecf3ae50, 0, 4;
    %pushi/vec4 390004747, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eaecf3ae50, 0, 4;
    %pushi/vec4 4204576, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eaecf3ae50, 0, 4;
    %pushi/vec4 2360344576, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eaecf3ae50, 0, 4;
    %pushi/vec4 34263083, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eaecf3ae50, 0, 4;
    %pushi/vec4 322961411, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eaecf3ae50, 0, 4;
    %pushi/vec4 33574949, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eaecf3ae50, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eaecf3ae50, 0, 4;
    %pushi/vec4 34592810, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eaecf3ae50, 0, 4;
    %pushi/vec4 325124086, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eaecf3ae50, 0, 4;
    %pushi/vec4 33585184, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eaecf3ae50, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eaecf3ae50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eaecf3ae50, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eaecf3ae50, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eaecf3ae50, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eaecf3ae50, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eaecf3ae50, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001eaecde69c0;
T_3 ;
    %wait E_000001eaecf2e0e0;
    %load/vec4 v000001eaecf3a130_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001eaecf3a090_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001eaecf3a8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001eaecf3a9f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001eaecf3aa90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001eaecf39d70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001eaecf3bb70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001eaecf3a4f0_0, 0;
    %assign/vec4 v000001eaecf3ac70_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001eaecf3a090_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001eaecf3a8b0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001eaecf3a9f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001eaecf3aa90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001eaecf39d70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001eaecf3bb70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001eaecf3a4f0_0, 0, 1;
    %store/vec4 v000001eaecf3ac70_0, 0, 1;
    %load/vec4 v000001eaecf3b5d0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eaecf3a090_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eaecf3ac70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eaecf3aa90_0, 0;
    %load/vec4 v000001eaecf3bc10_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001eaecf3a8b0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001eaecf3a8b0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001eaecf3a8b0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001eaecf3a8b0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001eaecf3a8b0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001eaecf3a8b0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001eaecf3a8b0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001eaecf3a8b0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001eaecf3a8b0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001eaecf3a8b0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eaecf3a9f0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001eaecf3a8b0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eaecf3a9f0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001eaecf3a8b0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001eaecf3a8b0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eaecf3aa90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eaecf3ac70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eaecf3a9f0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eaecf3aa90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eaecf3ac70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eaecf3a9f0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001eaecf3a8b0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eaecf3aa90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eaecf3a9f0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001eaecf3a8b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eaecf3aa90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eaecf3a9f0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001eaecf3a8b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eaecf3aa90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eaecf3a9f0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001eaecf3a8b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eaecf3aa90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eaecf3a9f0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eaecf3a4f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eaecf3aa90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eaecf3a9f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eaecf3bb70_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eaecf39d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eaecf3a9f0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001eaecf3a8b0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001eaecf3a8b0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001eaecede4e0;
T_4 ;
    %wait E_000001eaecf2e620;
    %fork t_1, S_000001eaecede770;
    %jmp t_0;
    .scope S_000001eaecede770;
t_1 ;
    %load/vec4 v000001eaecf9c880_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eaecf0bf90_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001eaecf0bf90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001eaecf0bf90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eaecf9cf60, 0, 4;
    %load/vec4 v000001eaecf0bf90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eaecf0bf90_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001eaecf9d820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001eaecf9c920_0;
    %load/vec4 v000001eaecf9dc80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eaecf9cf60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eaecf9cf60, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001eaecede4e0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001eaecede4e0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eaecf9c420_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001eaecf9c420_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001eaecf9c420_0;
    %ix/getv/s 4, v000001eaecf9c420_0;
    %load/vec4a v000001eaecf9cf60, 4;
    %ix/getv/s 4, v000001eaecf9c420_0;
    %load/vec4a v000001eaecf9cf60, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001eaecf9c420_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eaecf9c420_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001eaecef6b10;
T_6 ;
    %wait E_000001eaecf2dea0;
    %load/vec4 v000001eaecf9de60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001eaecf9d960_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001eaecf9d460_0;
    %load/vec4 v000001eaecf9d320_0;
    %add;
    %assign/vec4 v000001eaecf9d960_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001eaecf9d460_0;
    %load/vec4 v000001eaecf9d320_0;
    %sub;
    %assign/vec4 v000001eaecf9d960_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001eaecf9d460_0;
    %load/vec4 v000001eaecf9d320_0;
    %and;
    %assign/vec4 v000001eaecf9d960_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001eaecf9d460_0;
    %load/vec4 v000001eaecf9d320_0;
    %or;
    %assign/vec4 v000001eaecf9d960_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001eaecf9d460_0;
    %load/vec4 v000001eaecf9d320_0;
    %xor;
    %assign/vec4 v000001eaecf9d960_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001eaecf9d460_0;
    %load/vec4 v000001eaecf9d320_0;
    %or;
    %inv;
    %assign/vec4 v000001eaecf9d960_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001eaecf9d460_0;
    %load/vec4 v000001eaecf9d320_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001eaecf9d960_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001eaecf9d320_0;
    %load/vec4 v000001eaecf9d460_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001eaecf9d960_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001eaecf9d460_0;
    %ix/getv 4, v000001eaecf9d320_0;
    %shiftl 4;
    %assign/vec4 v000001eaecf9d960_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001eaecf9d460_0;
    %ix/getv 4, v000001eaecf9d320_0;
    %shiftr 4;
    %assign/vec4 v000001eaecf9d960_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001eaecea6c10;
T_7 ;
    %wait E_000001eaecf2dc20;
    %load/vec4 v000001eaecfa6380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001eaecf9c2e0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001eaecf9dfa0, 4;
    %assign/vec4 v000001eaecfa71e0_0, 0;
T_7.0 ;
    %load/vec4 v000001eaecfa5a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001eaecf9c560_0;
    %ix/getv 3, v000001eaecf9c2e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eaecf9dfa0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001eaecea6c10;
T_8 ;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eaecf9dfa0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eaecf9dfa0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eaecf9dfa0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eaecf9dfa0, 0, 4;
    %pushi/vec4 32, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eaecf9dfa0, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eaecf9dfa0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eaecf9dfa0, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eaecf9dfa0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eaecf9dfa0, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eaecf9dfa0, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001eaecea6c10;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 28 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eaecfa5980_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001eaecfa5980_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001eaecfa5980_0;
    %load/vec4a v000001eaecf9dfa0, 4;
    %vpi_call 11 30 "$display", "Mem[%d] = %d", &PV<v000001eaecfa5980_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001eaecfa5980_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eaecfa5980_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001eaecec4520;
T_10 ;
    %wait E_000001eaecf2e620;
    %load/vec4 v000001eaecface40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001eaecfaaa80_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001eaecfaaa80_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001eaecfaaa80_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001eaecf44d70;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eaecfada20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eaecfabf40_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001eaecf44d70;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001eaecfada20_0;
    %inv;
    %assign/vec4 v000001eaecfada20_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001eaecf44d70;
T_13 ;
    %vpi_call 2 40 "$dumpfile", "./Max&MinArray/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eaecfabf40_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eaecfabf40_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v000001eaecfadde0_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_vscode_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
