Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : mux_large_dsr
Version: T-2022.03-SP2
Date   : Thu May 15 22:34:47 2025
****************************************


  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:          0.22
  Critical Path Slack:          -0.12
  Critical Path Clk Period:       n/a
  Total Negative Slack:         -0.95
  No. of Violating Paths:        8.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                173
  Buf/Inv Cell Count:              42
  Buf Cell Count:                   3
  Inv Cell Count:                  39
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       173
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      174.496003
  Noncombinational Area:     0.000000
  Buf/Inv Area:             23.408000
  Total Buffer Area:             2.39
  Total Inverter Area:          21.01
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               174.496003
  Design Area:             174.496003


  Design Rules
  -----------------------------------
  Total Number of Nets:           257
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: acf3030

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.03
  Logic Optimization:                  1.27
  Mapping Optimization:                0.95
  -----------------------------------------
  Overall Compile Time:                2.65
  Overall Compile Wall Clock Time:     2.89

  --------------------------------------------------------------------

  Design  WNS: 0.12  TNS: 0.95  Number of Violating Paths: 8


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
