

================================================================
== Vitis HLS Report for 'solve_Pipeline_VITIS_LOOP_122_4'
================================================================
* Date:           Tue Apr  4 19:45:48 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  1.766 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  0.120 us|  0.120 us|    2|    2|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_122_4  |        0|        0|         1|          1|          1|     0|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     383|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        0|      40|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      63|    -|
|Register             |        -|     -|        4|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|        4|     486|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_42_32_1_1_U716  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U717  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  40|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln122_fu_96_p2      |         +|   0|  0|   9|           2|           1|
    |and_ln128_1_fu_208_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln128_2_fu_230_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln128_3_fu_252_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln128_fu_194_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln122_fu_90_p2     |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln124_fu_146_p2    |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln127_1_fu_166_p2  |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln127_fu_152_p2    |      icmp|   0|  0|   8|           2|           3|
    |or_ln127_fu_180_p2      |        or|   0|  0|   2|           1|           1|
    |arr_10_fu_258_p3        |    select|   0|  0|  32|           1|          32|
    |arr_11_fu_266_p3        |    select|   0|  0|  32|           1|          32|
    |arr_1_fu_158_p3         |    select|   0|  0|  32|           1|          32|
    |arr_2_fu_172_p3         |    select|   0|  0|  32|           1|          32|
    |arr_3_fu_186_p3         |    select|   0|  0|  32|           1|          32|
    |arr_5_fu_200_p3         |    select|   0|  0|  32|           1|          32|
    |arr_6_fu_214_p3         |    select|   0|  0|  32|           1|          32|
    |arr_7_fu_222_p3         |    select|   0|  0|  32|           1|          32|
    |arr_8_fu_236_p3         |    select|   0|  0|  32|           1|          32|
    |arr_9_fu_244_p3         |    select|   0|  0|  32|           1|          32|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 383|          55|         364|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_2  |   9|          2|    2|          4|
    |arr_16_out_o          |   9|          2|   32|         64|
    |arr_17_out_o          |   9|          2|   32|         64|
    |arr_18_out_o          |   9|          2|   32|         64|
    |arr_19_out_o          |   9|          2|   32|         64|
    |j_fu_48               |   9|          2|    2|          4|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  63|         14|  133|        266|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |j_fu_48      |  2|   0|    2|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  4|   0|    4|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+---------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  solve_Pipeline_VITIS_LOOP_122_4|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  solve_Pipeline_VITIS_LOOP_122_4|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  solve_Pipeline_VITIS_LOOP_122_4|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  solve_Pipeline_VITIS_LOOP_122_4|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  solve_Pipeline_VITIS_LOOP_122_4|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  solve_Pipeline_VITIS_LOOP_122_4|  return value|
|i_12                 |   in|    2|     ap_none|                             i_12|        scalar|
|icmp_ln128           |   in|    1|     ap_none|                       icmp_ln128|        scalar|
|icmp_ln128_4         |   in|    1|     ap_none|                     icmp_ln128_4|        scalar|
|icmp_ln128_5         |   in|    1|     ap_none|                     icmp_ln128_5|        scalar|
|or_ln128_3           |   in|    1|     ap_none|                       or_ln128_3|        scalar|
|arr_19_out_i         |   in|   32|     ap_ovld|                       arr_19_out|       pointer|
|arr_19_out_o         |  out|   32|     ap_ovld|                       arr_19_out|       pointer|
|arr_19_out_o_ap_vld  |  out|    1|     ap_ovld|                       arr_19_out|       pointer|
|arr_18_out_i         |   in|   32|     ap_ovld|                       arr_18_out|       pointer|
|arr_18_out_o         |  out|   32|     ap_ovld|                       arr_18_out|       pointer|
|arr_18_out_o_ap_vld  |  out|    1|     ap_ovld|                       arr_18_out|       pointer|
|arr_17_out_i         |   in|   32|     ap_ovld|                       arr_17_out|       pointer|
|arr_17_out_o         |  out|   32|     ap_ovld|                       arr_17_out|       pointer|
|arr_17_out_o_ap_vld  |  out|    1|     ap_ovld|                       arr_17_out|       pointer|
|arr_16_out_i         |   in|   32|     ap_ovld|                       arr_16_out|       pointer|
|arr_16_out_o         |  out|   32|     ap_ovld|                       arr_16_out|       pointer|
|arr_16_out_o_ap_vld  |  out|    1|     ap_ovld|                       arr_16_out|       pointer|
+---------------------+-----+-----+------------+---------------------------------+--------------+

