21:04:19.835 -> Starting R4_DMA_Test.ino
21:04:19.835 -> 
21:04:19.835 -> Printing Registers for channel 0
21:04:19.835 -> DMAST : 0x0
21:04:19.835 -> DMSAR : 0x0
21:04:19.835 -> DMDAR : 0x0
21:04:19.835 -> DMCRA : 0x0
21:04:19.835 -> DMCRB : 0x0
21:04:19.835 -> DMTMD : 0x0
21:04:19.835 -> DMINT : 0x0
21:04:19.835 -> DMAMD : 0x0
21:04:19.835 -> DMOFR : 0x0
21:04:19.835 -> DMCNT : 0x0
21:04:19.835 -> DMREQ : 0x0
21:04:19.835 -> DMSTS : 0x0
21:04:19.835 -> 
21:04:19.835 -> Printing Registers for channel 1
21:04:19.835 -> DMAST : 0x0
21:04:19.835 -> DMSAR : 0x0
21:04:19.835 -> DMDAR : 0x0
21:04:19.835 -> DMCRA : 0x0
21:04:19.835 -> DMCRB : 0x0
21:04:19.835 -> DMTMD : 0x0
21:04:19.835 -> DMINT : 0x0
21:04:19.835 -> DMAMD : 0x0
21:04:19.835 -> DMOFR : 0x0
21:04:19.835 -> DMCNT : 0x0
21:04:19.835 -> DMREQ : 0x0
21:04:19.835 -> DMSTS : 0x0
21:04:19.835 -> 
21:04:19.835 -> Printing Registers for channel 2
21:04:19.835 -> DMAST : 0x0
21:04:19.835 -> DMSAR : 0x0
21:04:19.835 -> DMDAR : 0x0
21:04:19.835 -> DMCRA : 0x0
21:04:19.835 -> DMCRB : 0x0
21:04:19.835 -> DMTMD : 0x0
21:04:19.835 -> DMINT : 0x0
21:04:19.835 -> DMAMD : 0x0
21:04:19.835 -> DMOFR : 0x0
21:04:19.835 -> DMCNT : 0x0
21:04:19.835 -> DMREQ : 0x0
21:04:19.835 -> DMSTS : 0x0
21:04:19.835 -> 
21:04:19.835 -> Printing Registers for channel 3
21:04:19.835 -> DMAST : 0x0
21:04:19.835 -> DMSAR : 0x0
21:04:19.835 -> DMDAR : 0x0
21:04:19.835 -> DMCRA : 0x0
21:04:19.835 -> DMCRB : 0x0
21:04:19.835 -> DMTMD : 0x0
21:04:19.835 -> DMINT : 0x0
21:04:19.835 -> DMAMD : 0x0
21:04:19.835 -> DMOFR : 0x0
21:04:19.835 -> DMCNT : 0x0
21:04:19.835 -> DMREQ : 0x0
21:04:19.835 -> DMSTS : 0x0
21:04:19.835 -> End Setup
