{"vcs1":{"timestamp_begin":1700142947.456076052, "rt":8.62, "ut":7.62, "st":0.56}}
{"vcselab":{"timestamp_begin":1700142956.154505916, "rt":1.10, "ut":0.38, "st":0.15}}
{"link":{"timestamp_begin":1700142957.316410097, "rt":0.32, "ut":0.09, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700142946.704810761}
{"VCS_COMP_START_TIME": 1700142946.704810761}
{"VCS_COMP_END_TIME": 1700142965.619509050}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 369608}}
{"stitch_vcselab": {"peak_mem": 240000}}
