//=======================================================
//  This code is generated by Terasic System Builder
//=======================================================

module add4bit(

	input [3:0] a, 
	input [3:0] b, 
	input      ci,
	output [3:0] s,
	output co
	
);



//=======================================================
//  REG/WIRE declarations
//=======================================================

wire [2:0] carry;


//=======================================================
//  Structural coding
//=======================================================



fa fa0(
 .a(a[0]),
 .b(b[0]),
 .ci(ci),
 .s(s[0]),
 .co(carry[0])
 
 );
 
fa fa1(
 .a(a[1]),
 .b(b[1]),
 .ci(carry[0]),
 .s(s[1]),
 .co(carry[1])
 
 );
 
fa fa2(
 .a(a[2]),
 .b(b[2]),
 .ci(carry[1]),
 .s(s[2]),
 .co(carry[2])
 
 );
fa fa3(
 .a(a[3]),
 .b(b[3]),
 .ci(carry[2]),
 .s(s[3]),
 .co(co)
 
 );
endmodule
