// Seed: 1595794800
module module_0 (
    input wire id_0,
    input wand id_1
);
  assign id_3 = id_3 + 1;
  supply0 id_4;
  wor id_5;
  assign id_5 = id_3;
  wand id_6;
  always begin
    if (id_4) id_5 = id_6;
  end
endmodule
module module_1 (
    output wor id_0,
    output supply0 id_1,
    input supply1 id_2,
    input supply1 id_3,
    input wire id_4,
    input supply0 id_5,
    input wire id_6,
    input supply1 id_7,
    input wor id_8,
    input tri0 id_9,
    input uwire id_10,
    input wand id_11
);
  tri1 id_13;
  assign id_1 = 1;
  assign id_1 = id_11;
  supply0 id_14 = 1;
  assign id_0  = 1;
  assign id_13 = 1 <-> id_10;
  tri0  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  =  id_15  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  =  1  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ;
  module_0(
      id_9, id_9
  );
endmodule
