

================================================================
== Vitis HLS Report for 'find_region'
================================================================
* Date:           Mon Sep 19 22:17:38 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        detector_solid
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.098 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  40.000 ns|  40.000 ns|    2|    2|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.43>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%d_read_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_29" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4 'read' 'd_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%d_read_2 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_28" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5 'read' 'd_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%d_read_3 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_27" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 6 'read' 'd_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%d_read_4 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_26" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 7 'read' 'd_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%d_read_5 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_25" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 8 'read' 'd_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%d_read_6 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_24" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 9 'read' 'd_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%d_read_7 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_23" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 10 'read' 'd_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%d_read_15 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 11 'read' 'd_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%bitcast_ln83 = bitcast i32 %d_read_15" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 12 'bitcast' 'bitcast_ln83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln83, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 13 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln83 = trunc i32 %bitcast_ln83" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 14 'trunc' 'trunc_ln83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.55ns)   --->   "%icmp_ln83 = icmp_ne  i8 %tmp, i8 255" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 15 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (2.44ns)   --->   "%icmp_ln83_1 = icmp_eq  i23 %trunc_ln83, i23 0" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 16 'icmp' 'icmp_ln83_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.97ns)   --->   "%or_ln83 = or i1 %icmp_ln83_1, i1 %icmp_ln83" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 17 'or' 'or_ln83' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [2/2] (5.43ns)   --->   "%tmp_s = fcmp_olt  i32 %d_read_15, i32 0" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 18 'fcmp' 'tmp_s' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [2/2] (5.43ns)   --->   "%tmp_23 = fcmp_ogt  i32 %d_read_15, i32 0" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 19 'fcmp' 'tmp_23' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%bitcast_ln83_1 = bitcast i32 %d_read_7" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 20 'bitcast' 'bitcast_ln83_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln83_1, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 21 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln83_1 = trunc i32 %bitcast_ln83_1" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 22 'trunc' 'trunc_ln83_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.55ns)   --->   "%icmp_ln83_2 = icmp_ne  i8 %tmp_24, i8 255" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 23 'icmp' 'icmp_ln83_2' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.44ns)   --->   "%icmp_ln83_3 = icmp_eq  i23 %trunc_ln83_1, i23 0" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 24 'icmp' 'icmp_ln83_3' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.97ns)   --->   "%or_ln83_1 = or i1 %icmp_ln83_3, i1 %icmp_ln83_2" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 25 'or' 'or_ln83_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [2/2] (5.43ns)   --->   "%tmp_25 = fcmp_olt  i32 %d_read_7, i32 0" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 26 'fcmp' 'tmp_25' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [2/2] (5.43ns)   --->   "%tmp_26 = fcmp_ogt  i32 %d_read_7, i32 0" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 27 'fcmp' 'tmp_26' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%bitcast_ln83_2 = bitcast i32 %d_read_6" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 28 'bitcast' 'bitcast_ln83_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln83_2, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 29 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln83_2 = trunc i32 %bitcast_ln83_2" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 30 'trunc' 'trunc_ln83_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.55ns)   --->   "%icmp_ln83_4 = icmp_ne  i8 %tmp_27, i8 255" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 31 'icmp' 'icmp_ln83_4' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.44ns)   --->   "%icmp_ln83_5 = icmp_eq  i23 %trunc_ln83_2, i23 0" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 32 'icmp' 'icmp_ln83_5' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.97ns)   --->   "%or_ln83_2 = or i1 %icmp_ln83_5, i1 %icmp_ln83_4" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 33 'or' 'or_ln83_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [2/2] (5.43ns)   --->   "%tmp_28 = fcmp_olt  i32 %d_read_6, i32 0" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 34 'fcmp' 'tmp_28' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [2/2] (5.43ns)   --->   "%tmp_29 = fcmp_ogt  i32 %d_read_6, i32 0" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 35 'fcmp' 'tmp_29' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%bitcast_ln83_3 = bitcast i32 %d_read_5" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 36 'bitcast' 'bitcast_ln83_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln83_3, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 37 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln83_3 = trunc i32 %bitcast_ln83_3" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 38 'trunc' 'trunc_ln83_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.55ns)   --->   "%icmp_ln83_6 = icmp_ne  i8 %tmp_30, i8 255" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 39 'icmp' 'icmp_ln83_6' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.44ns)   --->   "%icmp_ln83_7 = icmp_eq  i23 %trunc_ln83_3, i23 0" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 40 'icmp' 'icmp_ln83_7' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.97ns)   --->   "%or_ln83_3 = or i1 %icmp_ln83_7, i1 %icmp_ln83_6" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 41 'or' 'or_ln83_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [2/2] (5.43ns)   --->   "%tmp_31 = fcmp_olt  i32 %d_read_5, i32 0" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 42 'fcmp' 'tmp_31' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [2/2] (5.43ns)   --->   "%tmp_32 = fcmp_ogt  i32 %d_read_5, i32 0" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 43 'fcmp' 'tmp_32' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%bitcast_ln83_4 = bitcast i32 %d_read_4" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 44 'bitcast' 'bitcast_ln83_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln83_4, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 45 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln83_4 = trunc i32 %bitcast_ln83_4" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 46 'trunc' 'trunc_ln83_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.55ns)   --->   "%icmp_ln83_8 = icmp_ne  i8 %tmp_33, i8 255" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 47 'icmp' 'icmp_ln83_8' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.44ns)   --->   "%icmp_ln83_9 = icmp_eq  i23 %trunc_ln83_4, i23 0" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 48 'icmp' 'icmp_ln83_9' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.97ns)   --->   "%or_ln83_4 = or i1 %icmp_ln83_9, i1 %icmp_ln83_8" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 49 'or' 'or_ln83_4' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [2/2] (5.43ns)   --->   "%tmp_34 = fcmp_olt  i32 %d_read_4, i32 0" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 50 'fcmp' 'tmp_34' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [2/2] (5.43ns)   --->   "%tmp_35 = fcmp_ogt  i32 %d_read_4, i32 0" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 51 'fcmp' 'tmp_35' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%bitcast_ln83_5 = bitcast i32 %d_read_3" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 52 'bitcast' 'bitcast_ln83_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln83_5, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 53 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln83_5 = trunc i32 %bitcast_ln83_5" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 54 'trunc' 'trunc_ln83_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.55ns)   --->   "%icmp_ln83_10 = icmp_ne  i8 %tmp_36, i8 255" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 55 'icmp' 'icmp_ln83_10' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (2.44ns)   --->   "%icmp_ln83_11 = icmp_eq  i23 %trunc_ln83_5, i23 0" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 56 'icmp' 'icmp_ln83_11' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%bitcast_ln83_6 = bitcast i32 %d_read_2" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 57 'bitcast' 'bitcast_ln83_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln83_6, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 58 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln83_6 = trunc i32 %bitcast_ln83_6" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 59 'trunc' 'trunc_ln83_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.55ns)   --->   "%icmp_ln83_12 = icmp_ne  i8 %tmp_37, i8 255" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 60 'icmp' 'icmp_ln83_12' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (2.44ns)   --->   "%icmp_ln83_13 = icmp_eq  i23 %trunc_ln83_6, i23 0" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 61 'icmp' 'icmp_ln83_13' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%bitcast_ln83_7 = bitcast i32 %d_read_1" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 62 'bitcast' 'bitcast_ln83_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln83_7, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 63 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln83_7 = trunc i32 %bitcast_ln83_7" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 64 'trunc' 'trunc_ln83_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.55ns)   --->   "%icmp_ln83_14 = icmp_ne  i8 %tmp_38, i8 255" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 65 'icmp' 'icmp_ln83_14' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (2.44ns)   --->   "%icmp_ln83_15 = icmp_eq  i23 %trunc_ln83_7, i23 0" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 66 'icmp' 'icmp_ln83_15' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [2/2] (5.43ns)   --->   "%fcmp_ln83 = fcmp_uno  i32 %d_read_2, i32 0" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 67 'fcmp' 'fcmp_ln83' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [2/2] (5.43ns)   --->   "%fcmp_ln83 = fcmp_oeq  i32 %d_read_2, i32 0" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 68 'fcmp' 'fcmp_ln83' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [2/2] (5.43ns)   --->   "%fcmp_ln83 = fcmp_uno  i32 %d_read_3, i32 0" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 69 'fcmp' 'fcmp_ln83' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [2/2] (5.43ns)   --->   "%fcmp_ln83 = fcmp_oeq  i32 %d_read_3, i32 0" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 70 'fcmp' 'fcmp_ln83' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [2/2] (5.43ns)   --->   "%fcmp_ln83 = fcmp_uno  i32 %d_read_1, i32 0" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 71 'fcmp' 'fcmp_ln83' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [2/2] (5.43ns)   --->   "%fcmp_ln83 = fcmp_oeq  i32 %d_read_1, i32 0" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 72 'fcmp' 'fcmp_ln83' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 9.34>
ST_2 : Operation 73 [1/2] (5.43ns)   --->   "%tmp_s = fcmp_olt  i32 %d_read_15, i32 0" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 73 'fcmp' 'tmp_s' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node or_ln83_13)   --->   "%and_ln83 = and i1 %or_ln83, i1 %tmp_s" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 74 'and' 'and_ln83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/2] (5.43ns)   --->   "%tmp_23 = fcmp_ogt  i32 %d_read_15, i32 0" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 75 'fcmp' 'tmp_23' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node or_ln83_12)   --->   "%and_ln83_1 = and i1 %or_ln83, i1 %tmp_23" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 76 'and' 'and_ln83_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/2] (5.43ns)   --->   "%tmp_25 = fcmp_olt  i32 %d_read_7, i32 0" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 77 'fcmp' 'tmp_25' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node or_ln83_13)   --->   "%and_ln83_2 = and i1 %or_ln83_1, i1 %tmp_25" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 78 'and' 'and_ln83_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/2] (5.43ns)   --->   "%tmp_26 = fcmp_ogt  i32 %d_read_7, i32 0" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 79 'fcmp' 'tmp_26' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node or_ln83_15)   --->   "%and_ln83_3 = and i1 %or_ln83_1, i1 %tmp_26" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 80 'and' 'and_ln83_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/2] (5.43ns)   --->   "%tmp_28 = fcmp_olt  i32 %d_read_6, i32 0" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 81 'fcmp' 'tmp_28' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node or_ln83_15)   --->   "%and_ln83_4 = and i1 %or_ln83_2, i1 %tmp_28" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 82 'and' 'and_ln83_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/2] (5.43ns)   --->   "%tmp_29 = fcmp_ogt  i32 %d_read_6, i32 0" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 83 'fcmp' 'tmp_29' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node or_ln83_18)   --->   "%and_ln83_5 = and i1 %or_ln83_2, i1 %tmp_29" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 84 'and' 'and_ln83_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/2] (5.43ns)   --->   "%tmp_31 = fcmp_olt  i32 %d_read_5, i32 0" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 85 'fcmp' 'tmp_31' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node or_ln83_18)   --->   "%and_ln83_6 = and i1 %or_ln83_3, i1 %tmp_31" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 86 'and' 'and_ln83_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/2] (5.43ns)   --->   "%tmp_32 = fcmp_ogt  i32 %d_read_5, i32 0" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 87 'fcmp' 'tmp_32' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node or_ln83_9)   --->   "%and_ln83_7 = and i1 %or_ln83_3, i1 %tmp_32" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 88 'and' 'and_ln83_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/2] (5.43ns)   --->   "%tmp_34 = fcmp_olt  i32 %d_read_4, i32 0" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 89 'fcmp' 'tmp_34' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node or_ln83_12)   --->   "%and_ln83_8 = and i1 %or_ln83_4, i1 %tmp_34" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 90 'and' 'and_ln83_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/2] (5.43ns)   --->   "%tmp_35 = fcmp_ogt  i32 %d_read_4, i32 0" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 91 'fcmp' 'tmp_35' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node or_ln83_9)   --->   "%and_ln83_9 = and i1 %or_ln83_4, i1 %tmp_35" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 92 'and' 'and_ln83_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node or_ln83_8)   --->   "%or_ln83_5 = or i1 %icmp_ln83_11, i1 %icmp_ln83_10" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 93 'or' 'or_ln83_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node and_ln83_10)   --->   "%or_ln83_6 = or i1 %icmp_ln83_13, i1 %icmp_ln83_12" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 94 'or' 'or_ln83_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node and_ln83_12)   --->   "%or_ln83_7 = or i1 %icmp_ln83_15, i1 %icmp_ln83_14" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 95 'or' 'or_ln83_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/2] (5.43ns)   --->   "%fcmp_ln83 = fcmp_uno  i32 %d_read_2, i32 0" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 96 'fcmp' 'fcmp_ln83' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/2] (5.43ns)   --->   "%fcmp_ln83 = fcmp_oeq  i32 %d_read_2, i32 0" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 97 'fcmp' 'fcmp_ln83' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln83_10)   --->   "%xor_ln83 = xor i1 %fcmp_ln83, i1 1" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 98 'xor' 'xor_ln83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node and_ln83_10)   --->   "%xor_ln83 = xor i1 %fcmp_ln83, i1 1" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 99 'xor' 'xor_ln83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node and_ln83_10)   --->   "%and_ln83 = and i1 %xor_ln83, i1 %xor_ln83" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 100 'and' 'and_ln83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln83_10 = and i1 %or_ln83_6, i1 %and_ln83" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 101 'and' 'and_ln83_10' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/2] (5.43ns)   --->   "%fcmp_ln83 = fcmp_uno  i32 %d_read_3, i32 0" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 102 'fcmp' 'fcmp_ln83' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/2] (5.43ns)   --->   "%fcmp_ln83 = fcmp_oeq  i32 %d_read_3, i32 0" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 103 'fcmp' 'fcmp_ln83' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node or_ln83_8)   --->   "%xor_ln83 = xor i1 %fcmp_ln83, i1 1" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 104 'xor' 'xor_ln83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node or_ln83_8)   --->   "%xor_ln83 = xor i1 %fcmp_ln83, i1 1" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 105 'xor' 'xor_ln83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node or_ln83_8)   --->   "%and_ln83 = and i1 %xor_ln83, i1 %xor_ln83" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 106 'and' 'and_ln83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node or_ln83_8)   --->   "%and_ln83_11 = and i1 %or_ln83_5, i1 %and_ln83" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 107 'and' 'and_ln83_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln83_8 = or i1 %and_ln83_11, i1 %and_ln83_10" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 108 'or' 'or_ln83_8' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln83_9 = or i1 %and_ln83_7, i1 %and_ln83_9" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 109 'or' 'or_ln83_9' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node or_ln83_12)   --->   "%or_ln83_10 = or i1 %and_ln83_8, i1 %and_ln83_1" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 110 'or' 'or_ln83_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node or_ln83_12)   --->   "%or_ln83_11 = or i1 %or_ln83_10, i1 %or_ln83_9" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 111 'or' 'or_ln83_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln83_12 = or i1 %or_ln83_11, i1 %or_ln83_8" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 112 'or' 'or_ln83_12' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln83_13 = or i1 %and_ln83_2, i1 %and_ln83" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 113 'or' 'or_ln83_13' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node or_ln83_15)   --->   "%or_ln83_14 = or i1 %and_ln83_4, i1 %and_ln83_3" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 114 'or' 'or_ln83_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln83_15 = or i1 %or_ln83_14, i1 %or_ln83_13" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 115 'or' 'or_ln83_15' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node or_ln83_18)   --->   "%or_ln83_16 = or i1 %and_ln83_6, i1 %and_ln83_5" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 116 'or' 'or_ln83_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/2] (5.43ns)   --->   "%fcmp_ln83 = fcmp_uno  i32 %d_read_1, i32 0" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 117 'fcmp' 'fcmp_ln83' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/2] (5.43ns)   --->   "%fcmp_ln83 = fcmp_oeq  i32 %d_read_1, i32 0" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 118 'fcmp' 'fcmp_ln83' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node and_ln83_12)   --->   "%xor_ln83 = xor i1 %fcmp_ln83, i1 1" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 119 'xor' 'xor_ln83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node and_ln83_12)   --->   "%xor_ln83 = xor i1 %fcmp_ln83, i1 1" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 120 'xor' 'xor_ln83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln83_12)   --->   "%and_ln83 = and i1 %xor_ln83, i1 %xor_ln83" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 121 'and' 'and_ln83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln83_12 = and i1 %or_ln83_7, i1 %and_ln83" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 122 'and' 'and_ln83_12' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node or_ln83_18)   --->   "%or_ln83_17 = or i1 %and_ln83_12, i1 %or_ln83_16" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 123 'or' 'or_ln83_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln83_18 = or i1 %or_ln83_17, i1 %or_ln83_15" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 124 'or' 'or_ln83_18' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.97ns) (out node of the LUT)   --->   "%idx = or i1 %or_ln83_18, i1 %or_ln83_12" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 125 'or' 'idx' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 14.0>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i1 %idx" [detector_solid/abs_solid_detector.cpp:88]   --->   Operation 126 'zext' 'zext_ln88' <Predicate = (!idx)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.99ns)   --->   "%idx_1 = select i1 %idx, i2 3, i2 %zext_ln88" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 127 'select' 'idx_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln63 = sext i2 %idx_1" [detector_solid/abs_solid_detector.cpp:63]   --->   Operation 128 'sext' 'sext_ln63' <Predicate = (idx)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln88_1 = zext i2 %idx_1" [detector_solid/abs_solid_detector.cpp:88]   --->   Operation 129 'zext' 'zext_ln88_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.99ns)   --->   "%idx_2 = select i1 %idx, i3 %sext_ln63, i3 %zext_ln88_1" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 130 'select' 'idx_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln63_1 = sext i3 %idx_2" [detector_solid/abs_solid_detector.cpp:63]   --->   Operation 131 'sext' 'sext_ln63_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node idx_3)   --->   "%select_ln88 = select i1 %idx, i3 4, i3 %zext_ln88_1" [detector_solid/abs_solid_detector.cpp:88]   --->   Operation 132 'select' 'select_ln88' <Predicate = (!idx)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node idx_3)   --->   "%zext_ln88_2 = zext i3 %select_ln88" [detector_solid/abs_solid_detector.cpp:88]   --->   Operation 133 'zext' 'zext_ln88_2' <Predicate = (!idx)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.98ns) (out node of the LUT)   --->   "%idx_3 = select i1 %idx, i4 %sext_ln63_1, i4 %zext_ln88_2" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 134 'select' 'idx_3' <Predicate = (!idx)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node idx_4)   --->   "%trunc_ln63 = trunc i4 %idx_3" [detector_solid/abs_solid_detector.cpp:63]   --->   Operation 135 'trunc' 'trunc_ln63' <Predicate = (!idx)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node idx_4)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %idx_3, i32 3" [detector_solid/abs_solid_detector.cpp:88]   --->   Operation 136 'bitselect' 'tmp_39' <Predicate = (!idx)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node idx_4)   --->   "%or_ln88 = or i1 %tmp_39, i1 %idx" [detector_solid/abs_solid_detector.cpp:88]   --->   Operation 137 'or' 'or_ln88' <Predicate = (!idx)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node idx_4)   --->   "%select_ln88_1 = select i1 %or_ln88, i3 5, i3 %trunc_ln63" [detector_solid/abs_solid_detector.cpp:88]   --->   Operation 138 'select' 'select_ln88_1' <Predicate = (!idx)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node idx_4)   --->   "%zext_ln88_3 = zext i3 %select_ln88_1" [detector_solid/abs_solid_detector.cpp:88]   --->   Operation 139 'zext' 'zext_ln88_3' <Predicate = (!idx)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.98ns) (out node of the LUT)   --->   "%idx_4 = select i1 %idx, i4 %sext_ln63_1, i4 %zext_ln88_3" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 140 'select' 'idx_4' <Predicate = (!idx)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node idx_5)   --->   "%trunc_ln63_1 = trunc i4 %idx_4" [detector_solid/abs_solid_detector.cpp:63]   --->   Operation 141 'trunc' 'trunc_ln63_1' <Predicate = (!idx)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node idx_5)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %idx_4, i32 3" [detector_solid/abs_solid_detector.cpp:88]   --->   Operation 142 'bitselect' 'tmp_40' <Predicate = (!idx)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node idx_5)   --->   "%or_ln88_1 = or i1 %tmp_40, i1 %idx" [detector_solid/abs_solid_detector.cpp:88]   --->   Operation 143 'or' 'or_ln88_1' <Predicate = (!idx)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node idx_5)   --->   "%select_ln88_2 = select i1 %or_ln88_1, i3 6, i3 %trunc_ln63_1" [detector_solid/abs_solid_detector.cpp:88]   --->   Operation 144 'select' 'select_ln88_2' <Predicate = (!idx)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node idx_5)   --->   "%zext_ln88_4 = zext i3 %select_ln88_2" [detector_solid/abs_solid_detector.cpp:88]   --->   Operation 145 'zext' 'zext_ln88_4' <Predicate = (!idx)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.98ns) (out node of the LUT)   --->   "%idx_5 = select i1 %idx, i4 %sext_ln63_1, i4 %zext_ln88_4" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 146 'select' 'idx_5' <Predicate = (!idx)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node idx_6)   --->   "%trunc_ln63_2 = trunc i4 %idx_5" [detector_solid/abs_solid_detector.cpp:63]   --->   Operation 147 'trunc' 'trunc_ln63_2' <Predicate = (!idx)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node idx_6)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %idx_5, i32 3" [detector_solid/abs_solid_detector.cpp:88]   --->   Operation 148 'bitselect' 'tmp_41' <Predicate = (!idx)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node idx_6)   --->   "%or_ln88_2 = or i1 %tmp_41, i1 %idx" [detector_solid/abs_solid_detector.cpp:88]   --->   Operation 149 'or' 'or_ln88_2' <Predicate = (!idx)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node idx_6)   --->   "%select_ln88_3 = select i1 %or_ln88_2, i3 7, i3 %trunc_ln63_2" [detector_solid/abs_solid_detector.cpp:88]   --->   Operation 150 'select' 'select_ln88_3' <Predicate = (!idx)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node idx_6)   --->   "%zext_ln88_5 = zext i3 %select_ln88_3" [detector_solid/abs_solid_detector.cpp:88]   --->   Operation 151 'zext' 'zext_ln88_5' <Predicate = (!idx)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.98ns) (out node of the LUT)   --->   "%idx_6 = select i1 %idx, i4 %sext_ln63_1, i4 %zext_ln88_5" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 152 'select' 'idx_6' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln63_2 = sext i4 %idx_6" [detector_solid/abs_solid_detector.cpp:63]   --->   Operation 153 'sext' 'sext_ln63_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node idx_7)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %idx_6, i32 3" [detector_solid/abs_solid_detector.cpp:88]   --->   Operation 154 'bitselect' 'tmp_42' <Predicate = (!idx)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node idx_7)   --->   "%or_ln88_3 = or i1 %tmp_42, i1 %idx" [detector_solid/abs_solid_detector.cpp:88]   --->   Operation 155 'or' 'or_ln88_3' <Predicate = (!idx)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node idx_7)   --->   "%select_ln88_4 = select i1 %or_ln88_3, i4 8, i4 %idx_6" [detector_solid/abs_solid_detector.cpp:88]   --->   Operation 156 'select' 'select_ln88_4' <Predicate = (!idx)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node idx_7)   --->   "%zext_ln88_6 = zext i4 %select_ln88_4" [detector_solid/abs_solid_detector.cpp:88]   --->   Operation 157 'zext' 'zext_ln88_6' <Predicate = (!idx)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (1.02ns) (out node of the LUT)   --->   "%idx_7 = select i1 %idx, i5 %sext_ln63_2, i5 %zext_ln88_6" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 158 'select' 'idx_7' <Predicate = (!idx)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node idx_8)   --->   "%trunc_ln63_3 = trunc i5 %idx_7" [detector_solid/abs_solid_detector.cpp:63]   --->   Operation 159 'trunc' 'trunc_ln63_3' <Predicate = (!idx)> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node idx_8)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %idx_7, i32 4" [detector_solid/abs_solid_detector.cpp:88]   --->   Operation 160 'bitselect' 'tmp_43' <Predicate = (!idx)> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node idx_8)   --->   "%or_ln88_4 = or i1 %tmp_43, i1 %idx" [detector_solid/abs_solid_detector.cpp:88]   --->   Operation 161 'or' 'or_ln88_4' <Predicate = (!idx)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node idx_8)   --->   "%select_ln88_5 = select i1 %or_ln88_4, i4 9, i4 %trunc_ln63_3" [detector_solid/abs_solid_detector.cpp:88]   --->   Operation 162 'select' 'select_ln88_5' <Predicate = (!idx)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node idx_8)   --->   "%zext_ln88_7 = zext i4 %select_ln88_5" [detector_solid/abs_solid_detector.cpp:88]   --->   Operation 163 'zext' 'zext_ln88_7' <Predicate = (!idx)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (1.02ns) (out node of the LUT)   --->   "%idx_8 = select i1 %idx, i5 %sext_ln63_2, i5 %zext_ln88_7" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 164 'select' 'idx_8' <Predicate = (!idx)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node idx_9)   --->   "%trunc_ln63_4 = trunc i5 %idx_8" [detector_solid/abs_solid_detector.cpp:63]   --->   Operation 165 'trunc' 'trunc_ln63_4' <Predicate = (!idx)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node idx_9)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %idx_8, i32 4" [detector_solid/abs_solid_detector.cpp:88]   --->   Operation 166 'bitselect' 'tmp_44' <Predicate = (!idx)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node idx_9)   --->   "%or_ln88_5 = or i1 %tmp_44, i1 %idx" [detector_solid/abs_solid_detector.cpp:88]   --->   Operation 167 'or' 'or_ln88_5' <Predicate = (!idx)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node idx_9)   --->   "%select_ln88_6 = select i1 %or_ln88_5, i4 10, i4 %trunc_ln63_4" [detector_solid/abs_solid_detector.cpp:88]   --->   Operation 168 'select' 'select_ln88_6' <Predicate = (!idx)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node idx_9)   --->   "%zext_ln88_8 = zext i4 %select_ln88_6" [detector_solid/abs_solid_detector.cpp:88]   --->   Operation 169 'zext' 'zext_ln88_8' <Predicate = (!idx)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (1.02ns) (out node of the LUT)   --->   "%idx_9 = select i1 %idx, i5 %sext_ln63_2, i5 %zext_ln88_8" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 170 'select' 'idx_9' <Predicate = (!idx)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node idx_10)   --->   "%trunc_ln63_5 = trunc i5 %idx_9" [detector_solid/abs_solid_detector.cpp:63]   --->   Operation 171 'trunc' 'trunc_ln63_5' <Predicate = (!idx)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node idx_10)   --->   "%tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %idx_9, i32 4" [detector_solid/abs_solid_detector.cpp:88]   --->   Operation 172 'bitselect' 'tmp_45' <Predicate = (!idx)> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node idx_10)   --->   "%or_ln88_6 = or i1 %tmp_45, i1 %idx" [detector_solid/abs_solid_detector.cpp:88]   --->   Operation 173 'or' 'or_ln88_6' <Predicate = (!idx)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node idx_10)   --->   "%select_ln88_7 = select i1 %or_ln88_6, i4 11, i4 %trunc_ln63_5" [detector_solid/abs_solid_detector.cpp:88]   --->   Operation 174 'select' 'select_ln88_7' <Predicate = (!idx)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node idx_10)   --->   "%zext_ln88_9 = zext i4 %select_ln88_7" [detector_solid/abs_solid_detector.cpp:88]   --->   Operation 175 'zext' 'zext_ln88_9' <Predicate = (!idx)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (1.02ns) (out node of the LUT)   --->   "%idx_10 = select i1 %idx, i5 %sext_ln63_2, i5 %zext_ln88_9" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 176 'select' 'idx_10' <Predicate = (!idx)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node idx_11)   --->   "%trunc_ln63_6 = trunc i5 %idx_10" [detector_solid/abs_solid_detector.cpp:63]   --->   Operation 177 'trunc' 'trunc_ln63_6' <Predicate = (!idx)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node idx_11)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %idx_10, i32 4" [detector_solid/abs_solid_detector.cpp:88]   --->   Operation 178 'bitselect' 'tmp_46' <Predicate = (!idx)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node idx_11)   --->   "%or_ln88_7 = or i1 %tmp_46, i1 %idx" [detector_solid/abs_solid_detector.cpp:88]   --->   Operation 179 'or' 'or_ln88_7' <Predicate = (!idx)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node idx_11)   --->   "%select_ln88_8 = select i1 %or_ln88_7, i4 12, i4 %trunc_ln63_6" [detector_solid/abs_solid_detector.cpp:88]   --->   Operation 180 'select' 'select_ln88_8' <Predicate = (!idx)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node idx_11)   --->   "%zext_ln88_10 = zext i4 %select_ln88_8" [detector_solid/abs_solid_detector.cpp:88]   --->   Operation 181 'zext' 'zext_ln88_10' <Predicate = (!idx)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (1.02ns) (out node of the LUT)   --->   "%idx_11 = select i1 %idx, i5 %sext_ln63_2, i5 %zext_ln88_10" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 182 'select' 'idx_11' <Predicate = (!idx)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node idx_12)   --->   "%trunc_ln63_7 = trunc i5 %idx_11" [detector_solid/abs_solid_detector.cpp:63]   --->   Operation 183 'trunc' 'trunc_ln63_7' <Predicate = (!idx)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node idx_12)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %idx_11, i32 4" [detector_solid/abs_solid_detector.cpp:88]   --->   Operation 184 'bitselect' 'tmp_47' <Predicate = (!idx)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node idx_12)   --->   "%or_ln88_8 = or i1 %tmp_47, i1 %idx" [detector_solid/abs_solid_detector.cpp:88]   --->   Operation 185 'or' 'or_ln88_8' <Predicate = (!idx)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node idx_12)   --->   "%select_ln88_9 = select i1 %or_ln88_8, i4 13, i4 %trunc_ln63_7" [detector_solid/abs_solid_detector.cpp:88]   --->   Operation 186 'select' 'select_ln88_9' <Predicate = (!idx)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node idx_12)   --->   "%zext_ln88_11 = zext i4 %select_ln88_9" [detector_solid/abs_solid_detector.cpp:88]   --->   Operation 187 'zext' 'zext_ln88_11' <Predicate = (!idx)> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (1.02ns) (out node of the LUT)   --->   "%idx_12 = select i1 %idx, i5 %sext_ln63_2, i5 %zext_ln88_11" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 188 'select' 'idx_12' <Predicate = (!idx)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node idx_13)   --->   "%trunc_ln63_8 = trunc i5 %idx_12" [detector_solid/abs_solid_detector.cpp:63]   --->   Operation 189 'trunc' 'trunc_ln63_8' <Predicate = (!idx)> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node idx_13)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %idx_12, i32 4" [detector_solid/abs_solid_detector.cpp:88]   --->   Operation 190 'bitselect' 'tmp_48' <Predicate = (!idx)> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node idx_13)   --->   "%or_ln88_9 = or i1 %tmp_48, i1 %idx" [detector_solid/abs_solid_detector.cpp:88]   --->   Operation 191 'or' 'or_ln88_9' <Predicate = (!idx)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node idx_13)   --->   "%select_ln88_10 = select i1 %or_ln88_9, i4 14, i4 %trunc_ln63_8" [detector_solid/abs_solid_detector.cpp:88]   --->   Operation 192 'select' 'select_ln88_10' <Predicate = (!idx)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node idx_13)   --->   "%zext_ln88_12 = zext i4 %select_ln88_10" [detector_solid/abs_solid_detector.cpp:88]   --->   Operation 193 'zext' 'zext_ln88_12' <Predicate = (!idx)> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (1.02ns) (out node of the LUT)   --->   "%idx_13 = select i1 %idx, i5 %sext_ln63_2, i5 %zext_ln88_12" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 194 'select' 'idx_13' <Predicate = (!idx)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node select_ln83)   --->   "%trunc_ln63_9 = trunc i5 %idx_13" [detector_solid/abs_solid_detector.cpp:63]   --->   Operation 195 'trunc' 'trunc_ln63_9' <Predicate = (!idx)> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node select_ln83)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %idx_13, i32 4" [detector_solid/abs_solid_detector.cpp:88]   --->   Operation 196 'bitselect' 'tmp_49' <Predicate = (!idx)> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node select_ln83)   --->   "%or_ln88_10 = or i1 %tmp_49, i1 %idx" [detector_solid/abs_solid_detector.cpp:88]   --->   Operation 197 'or' 'or_ln88_10' <Predicate = (!idx)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node select_ln83)   --->   "%select_ln88_11 = select i1 %or_ln88_10, i4 15, i4 %trunc_ln63_9" [detector_solid/abs_solid_detector.cpp:88]   --->   Operation 198 'select' 'select_ln88_11' <Predicate = (!idx)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node select_ln83)   --->   "%zext_ln93 = zext i4 %select_ln88_11" [detector_solid/abs_solid_detector.cpp:93]   --->   Operation 199 'zext' 'zext_ln93' <Predicate = (!idx)> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln83 = select i1 %idx, i5 %sext_ln63_2, i5 %zext_ln93" [detector_solid/abs_solid_detector.cpp:83]   --->   Operation 200 'select' 'select_ln83' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%ret_ln93 = ret i5 %select_ln83" [detector_solid/abs_solid_detector.cpp:93]   --->   Operation 201 'ret' 'ret_ln93' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 5.43ns
The critical path consists of the following:
	wire read operation ('d', detector_solid/abs_solid_detector.cpp:62) on port 'd_read' (detector_solid/abs_solid_detector.cpp:62) [16]  (0 ns)
	'fcmp' operation ('tmp_s', detector_solid/abs_solid_detector.cpp:83) [23]  (5.43 ns)

 <State 2>: 9.34ns
The critical path consists of the following:
	'fcmp' operation ('tmp_s', detector_solid/abs_solid_detector.cpp:83) [23]  (5.43 ns)
	'and' operation ('and_ln83', detector_solid/abs_solid_detector.cpp:83) [24]  (0 ns)
	'or' operation ('or_ln83_13', detector_solid/abs_solid_detector.cpp:83) [102]  (0.978 ns)
	'or' operation ('or_ln83_15', detector_solid/abs_solid_detector.cpp:83) [104]  (0.978 ns)
	'or' operation ('or_ln83_18', detector_solid/abs_solid_detector.cpp:83) [113]  (0.978 ns)
	'or' operation ('idx', detector_solid/abs_solid_detector.cpp:83) [114]  (0.978 ns)

 <State 3>: 14.1ns
The critical path consists of the following:
	'select' operation ('idx', detector_solid/abs_solid_detector.cpp:83) [116]  (0.993 ns)
	'select' operation ('idx', detector_solid/abs_solid_detector.cpp:83) [119]  (0.993 ns)
	'select' operation ('idx', detector_solid/abs_solid_detector.cpp:83) [123]  (0.98 ns)
	'select' operation ('select_ln88_1', detector_solid/abs_solid_detector.cpp:88) [127]  (0 ns)
	'select' operation ('idx', detector_solid/abs_solid_detector.cpp:83) [129]  (0.98 ns)
	'select' operation ('select_ln88_2', detector_solid/abs_solid_detector.cpp:88) [133]  (0 ns)
	'select' operation ('idx', detector_solid/abs_solid_detector.cpp:83) [135]  (0.98 ns)
	'select' operation ('select_ln88_3', detector_solid/abs_solid_detector.cpp:88) [139]  (0 ns)
	'select' operation ('idx', detector_solid/abs_solid_detector.cpp:83) [141]  (0.98 ns)
	'select' operation ('idx', detector_solid/abs_solid_detector.cpp:83) [147]  (1.02 ns)
	'select' operation ('select_ln88_5', detector_solid/abs_solid_detector.cpp:88) [151]  (0 ns)
	'select' operation ('idx', detector_solid/abs_solid_detector.cpp:83) [153]  (1.02 ns)
	'select' operation ('select_ln88_6', detector_solid/abs_solid_detector.cpp:88) [157]  (0 ns)
	'select' operation ('idx', detector_solid/abs_solid_detector.cpp:83) [159]  (1.02 ns)
	'or' operation ('or_ln88_6', detector_solid/abs_solid_detector.cpp:88) [162]  (0 ns)
	'select' operation ('select_ln88_7', detector_solid/abs_solid_detector.cpp:88) [163]  (0 ns)
	'select' operation ('idx', detector_solid/abs_solid_detector.cpp:83) [165]  (1.02 ns)
	'or' operation ('or_ln88_7', detector_solid/abs_solid_detector.cpp:88) [168]  (0 ns)
	'select' operation ('select_ln88_8', detector_solid/abs_solid_detector.cpp:88) [169]  (0 ns)
	'select' operation ('idx', detector_solid/abs_solid_detector.cpp:83) [171]  (1.02 ns)
	'select' operation ('select_ln88_9', detector_solid/abs_solid_detector.cpp:88) [175]  (0 ns)
	'select' operation ('idx', detector_solid/abs_solid_detector.cpp:83) [177]  (1.02 ns)
	'select' operation ('select_ln88_10', detector_solid/abs_solid_detector.cpp:88) [181]  (0 ns)
	'select' operation ('idx', detector_solid/abs_solid_detector.cpp:83) [183]  (1.02 ns)
	'select' operation ('select_ln88_11', detector_solid/abs_solid_detector.cpp:88) [187]  (0 ns)
	'select' operation ('select_ln83', detector_solid/abs_solid_detector.cpp:83) [189]  (1.02 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
