Analysis & Synthesis report for sAlgeBCD
Tue Mar 19 19:05:24 2019
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue Mar 19 19:05:24 2019        ;
; Quartus II 32-bit Version          ; 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name                      ; sAlgeBCD                                 ;
; Top-level Entity Name              ; sAlgeBCD                                 ;
; Family                             ; Cyclone IV GX                            ;
; Total logic elements               ; N/A until Partition Merge                ;
;     Total combinational functions  ; N/A until Partition Merge                ;
;     Dedicated logic registers      ; N/A until Partition Merge                ;
; Total registers                    ; N/A until Partition Merge                ;
; Total pins                         ; N/A until Partition Merge                ;
; Total virtual pins                 ; N/A until Partition Merge                ;
; Total memory bits                  ; N/A until Partition Merge                ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                ;
; Total GXB Receiver Channel PCS     ; N/A until Partition Merge                ;
; Total GXB Receiver Channel PMA     ; N/A until Partition Merge                ;
; Total GXB Transmitter Channel PCS  ; N/A until Partition Merge                ;
; Total GXB Transmitter Channel PMA  ; N/A until Partition Merge                ;
; Total PLLs                         ; N/A until Partition Merge                ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CGX30CF23C6     ;                    ;
; Top-level entity name                                                      ; sAlgeBCD           ; sAlgeBCD           ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Tue Mar 19 19:05:22 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sAlgeBCD -c sAlgeBCD
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 0 entities, in source file /users/david soldevila/desktop/ac2lab/soluciones_lab2_ac2/lab2/bcd/suma_algebraica_bcd/componentes_sum_algebraica_pkg/componentes_sum_algebraica_pkg.vhd
    Info (12022): Found design unit 1: componentes_sum_algebraica_pkg
Info (12021): Found 1 design units, including 0 entities, in source file /users/david soldevila/desktop/ac2lab/soluciones_lab2_ac2/lab2/bcd/tipos_ctes_pkg/retardos_bcd_pkg.vhd
    Info (12022): Found design unit 1: retardos_bcd_pkg
Info (12021): Found 1 design units, including 0 entities, in source file /users/david soldevila/desktop/ac2lab/soluciones_lab2_ac2/lab2/bcd/tipos_ctes_pkg/cte_tipos_bcd_pkg.vhd
    Info (12022): Found design unit 1: cte_tipos_bcd_pkg
Info (12021): Found 2 design units, including 1 entities, in source file /users/david soldevila/desktop/ac2lab/soluciones_lab2_ac2/lab2/bcd/suma_algebraica_bcd/sum_n_digitos_algebraica_bcd/codigo/salgebcd.vhd
    Info (12022): Found design unit 1: sAlgeBCD-estructural
    Info (12023): Found entity 1: sAlgeBCD
Info (12021): Found 1 design units, including 0 entities, in source file /users/david soldevila/desktop/ac2lab/soluciones_lab2_ac2/lab2/bcd/suma_algebraica_bcd/componentes/suma_enteros_bcd/componentes_enteros_pkg/componentes_snbcd_pkg.vhd
    Info (12022): Found design unit 1: componentes_snBCD_pkg
Info (12021): Found 1 design units, including 0 entities, in source file /users/david soldevila/desktop/ac2lab/soluciones_lab2_ac2/lab2/bcd/suma_algebraica_bcd/componentes/suma_enteros_bcd/componentes/suma_natu_bcd/componentes/componentes_sum_bcd_pkg/componentes_s1bcd_pkg.vhd
    Info (12022): Found design unit 1: componentes_s1BCD_pkg
Info (12021): Found 1 design units, including 0 entities, in source file /users/david soldevila/desktop/ac2lab/soluciones_lab2_ac2/lab2/bcd/suma_algebraica_bcd/componentes/suma_enteros_bcd/componentes/suma_natu_bcd/componentes/sum_digito_bcd/componentes_dig_bcd_pkg/componentes_digito_bcd_pkg.vhd
    Info (12022): Found design unit 1: componentes_digito_bcd_pkg
Info (12127): Elaborating entity "sAlgeBCD" for the top level hierarchy
Warning (12125): Using design file /users/david soldevila/desktop/ac2lab/soluciones_lab2_ac2/lab2/bcd/suma_algebraica_bcd/componentes/compl9/logica/codigo/compl9.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: compl9-comportamiento
    Info (12023): Found entity 1: compl9
Info (12128): Elaborating entity "compl9" for hierarchy "compl9:\cmp_ndigts:0:cmpl9i"
Warning (12125): Using design file /users/david soldevila/desktop/ac2lab/soluciones_lab2_ac2/lab2/bcd/suma_algebraica_bcd/componentes/suma_enteros_bcd/sum_n_digitos_enteros_bcd/codigo/sentbcd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: sentBCD-estructural
    Info (12023): Found entity 1: sentBCD
Info (12128): Elaborating entity "sentBCD" for hierarchy "sentBCD:sumn"
Warning (12125): Using design file /users/david soldevila/desktop/ac2lab/soluciones_lab2_ac2/lab2/bcd/suma_algebraica_bcd/componentes/suma_enteros_bcd/componentes/suma_natu_bcd/sum_n_digitos_bcd/codigo/snbcd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: snBCD-estructural
    Info (12023): Found entity 1: snBCD
Info (12128): Elaborating entity "snBCD" for hierarchy "sentBCD:sumn|snBCD:sum_n_nat"
Warning (12125): Using design file /users/david soldevila/desktop/ac2lab/soluciones_lab2_ac2/lab2/bcd/suma_algebraica_bcd/componentes/suma_enteros_bcd/componentes/suma_natu_bcd/componentes/sum_digito_bcd/suma_dos_digitos_bcd/codigo/s1bcd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: s1bcd-compor
    Info (12023): Found entity 1: s1bcd
Info (12128): Elaborating entity "s1bcd" for hierarchy "sentBCD:sumn|snBCD:sum_n_nat|s1bcd:\sumador:0:sumi"
Warning (12125): Using design file /users/david soldevila/desktop/ac2lab/soluciones_lab2_ac2/lab2/bcd/suma_algebraica_bcd/componentes/suma_enteros_bcd/componentes/suma_natu_bcd/componentes/sum_digito_bcd/componentes/mayor9/codigo/mayor9.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: mayor9-comportamiento
    Info (12023): Found entity 1: mayor9
Info (12128): Elaborating entity "mayor9" for hierarchy "sentBCD:sumn|snBCD:sum_n_nat|s1bcd:\sumador:0:sumi|mayor9:m9"
Warning (12125): Using design file /users/david soldevila/desktop/ac2lab/soluciones_lab2_ac2/lab2/bcd/suma_algebraica_bcd/componentes/suma_enteros_bcd/componentes/s1bit/codigo/s1bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: s1bit-funcional
    Info (12023): Found entity 1: s1bit
Info (12128): Elaborating entity "s1bit" for hierarchy "sentBCD:sumn|s1bit:sig_car"
Error (12006): Node instance "sum1" instantiates undefined entity "snbits" File: C:/Users/David Soldevila/Desktop/ac2lab/soluciones_lab2_ac2/LAB2/BCD/Suma_algebraica_BCD/COMPONENTES/SUMA_enteros_BCD/COMPONENTES/SUMA_natu_BCD/COMPONENTES/sum_digito_BCD/suma_dos_digitos_BCD/CODIGO/s1bcd.vhd Line: 40
Error (12006): Node instance "sum2" instantiates undefined entity "snbits" File: C:/Users/David Soldevila/Desktop/ac2lab/soluciones_lab2_ac2/LAB2/BCD/Suma_algebraica_BCD/COMPONENTES/SUMA_enteros_BCD/COMPONENTES/SUMA_natu_BCD/COMPONENTES/sum_digito_BCD/suma_dos_digitos_BCD/CODIGO/s1bcd.vhd Line: 41
Error (12006): Node instance "sum1" instantiates undefined entity "snbits" File: C:/Users/David Soldevila/Desktop/ac2lab/soluciones_lab2_ac2/LAB2/BCD/Suma_algebraica_BCD/COMPONENTES/SUMA_enteros_BCD/COMPONENTES/SUMA_natu_BCD/COMPONENTES/sum_digito_BCD/suma_dos_digitos_BCD/CODIGO/s1bcd.vhd Line: 40
Error (12006): Node instance "sum2" instantiates undefined entity "snbits" File: C:/Users/David Soldevila/Desktop/ac2lab/soluciones_lab2_ac2/LAB2/BCD/Suma_algebraica_BCD/COMPONENTES/SUMA_enteros_BCD/COMPONENTES/SUMA_natu_BCD/COMPONENTES/sum_digito_BCD/suma_dos_digitos_BCD/CODIGO/s1bcd.vhd Line: 41
Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 4 errors, 6 warnings
    Error: Peak virtual memory: 422 megabytes
    Error: Processing ended: Tue Mar 19 19:05:24 2019
    Error: Elapsed time: 00:00:02
    Error: Total CPU time (on all processors): 00:00:02


