{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 28 09:14:17 2021 " "Info: Processing started: Thu Oct 28 09:14:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off jk -c jk --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off jk -c jk --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "74112:inst\|8~latch " "Warning: Node \"74112:inst\|8~latch\" is a latch" {  } { { "74112.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "jk.bdf" "" { Schematic "D:/shiyan/JK触发器电路图设计/jk.bdf" { { 176 160 328 192 "CLK" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register 74112:inst\|8~_emulated 74112:inst\|8~_emulated 340.02 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 340.02 MHz between source register \"74112:inst\|8~_emulated\" and destination register \"74112:inst\|8~_emulated\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.322 ns + Longest register register " "Info: + Longest register to register delay is 1.322 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74112:inst\|8~_emulated 1 REG LCFF_X1_Y6_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 1; REG Node = '74112:inst\|8~_emulated'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74112:inst|8~_emulated } "NODE_NAME" } } { "74112.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.206 ns) 0.633 ns 74112:inst\|8~head_lut 2 COMB LCCOMB_X1_Y6_N26 3 " "Info: 2: + IC(0.427 ns) + CELL(0.206 ns) = 0.633 ns; Loc. = LCCOMB_X1_Y6_N26; Fanout = 3; COMB Node = '74112:inst\|8~head_lut'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { 74112:inst|8~_emulated 74112:inst|8~head_lut } "NODE_NAME" } } { "74112.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 1.214 ns 74112:inst\|8~data_lut 3 COMB LCCOMB_X1_Y6_N0 1 " "Info: 3: + IC(0.375 ns) + CELL(0.206 ns) = 1.214 ns; Loc. = LCCOMB_X1_Y6_N0; Fanout = 1; COMB Node = '74112:inst\|8~data_lut'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { 74112:inst|8~head_lut 74112:inst|8~data_lut } "NODE_NAME" } } { "74112.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.322 ns 74112:inst\|8~_emulated 4 REG LCFF_X1_Y6_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.322 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 1; REG Node = '74112:inst\|8~_emulated'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74112:inst|8~data_lut 74112:inst|8~_emulated } "NODE_NAME" } } { "74112.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 39.33 % ) " "Info: Total cell delay = 0.520 ns ( 39.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.802 ns ( 60.67 % ) " "Info: Total interconnect delay = 0.802 ns ( 60.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.322 ns" { 74112:inst|8~_emulated 74112:inst|8~head_lut 74112:inst|8~data_lut 74112:inst|8~_emulated } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.322 ns" { 74112:inst|8~_emulated {} 74112:inst|8~head_lut {} 74112:inst|8~data_lut {} 74112:inst|8~_emulated {} } { 0.000ns 0.427ns 0.375ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.289 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.289 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_21 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "jk.bdf" "" { Schematic "D:/shiyan/JK触发器电路图设计/jk.bdf" { { 176 160 328 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.523 ns) + CELL(0.666 ns) 2.289 ns 74112:inst\|8~_emulated 2 REG LCFF_X1_Y6_N1 1 " "Info: 2: + IC(0.523 ns) + CELL(0.666 ns) = 2.289 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 1; REG Node = '74112:inst\|8~_emulated'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.189 ns" { CLK 74112:inst|8~_emulated } "NODE_NAME" } } { "74112.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 77.15 % ) " "Info: Total cell delay = 1.766 ns ( 77.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.523 ns ( 22.85 % ) " "Info: Total interconnect delay = 0.523 ns ( 22.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { CLK 74112:inst|8~_emulated } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.289 ns" { CLK {} CLK~combout {} 74112:inst|8~_emulated {} } { 0.000ns 0.000ns 0.523ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.289 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.289 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_21 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "jk.bdf" "" { Schematic "D:/shiyan/JK触发器电路图设计/jk.bdf" { { 176 160 328 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.523 ns) + CELL(0.666 ns) 2.289 ns 74112:inst\|8~_emulated 2 REG LCFF_X1_Y6_N1 1 " "Info: 2: + IC(0.523 ns) + CELL(0.666 ns) = 2.289 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 1; REG Node = '74112:inst\|8~_emulated'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.189 ns" { CLK 74112:inst|8~_emulated } "NODE_NAME" } } { "74112.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 77.15 % ) " "Info: Total cell delay = 1.766 ns ( 77.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.523 ns ( 22.85 % ) " "Info: Total interconnect delay = 0.523 ns ( 22.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { CLK 74112:inst|8~_emulated } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.289 ns" { CLK {} CLK~combout {} 74112:inst|8~_emulated {} } { 0.000ns 0.000ns 0.523ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { CLK 74112:inst|8~_emulated } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.289 ns" { CLK {} CLK~combout {} 74112:inst|8~_emulated {} } { 0.000ns 0.000ns 0.523ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74112.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74112.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.322 ns" { 74112:inst|8~_emulated 74112:inst|8~head_lut 74112:inst|8~data_lut 74112:inst|8~_emulated } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.322 ns" { 74112:inst|8~_emulated {} 74112:inst|8~head_lut {} 74112:inst|8~data_lut {} 74112:inst|8~_emulated {} } { 0.000ns 0.427ns 0.375ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { CLK 74112:inst|8~_emulated } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.289 ns" { CLK {} CLK~combout {} 74112:inst|8~_emulated {} } { 0.000ns 0.000ns 0.523ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74112:inst|8~_emulated } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { 74112:inst|8~_emulated {} } {  } {  } "" } } { "74112.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "74112:inst\|8~_emulated RD CLK 6.382 ns register " "Info: tsu for register \"74112:inst\|8~_emulated\" (data pin = \"RD\", clock pin = \"CLK\") is 6.382 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.711 ns + Longest pin register " "Info: + Longest pin to register delay is 8.711 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns RD 1 PIN PIN_134 3 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_134; Fanout = 3; PIN Node = 'RD'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD } "NODE_NAME" } } { "jk.bdf" "" { Schematic "D:/shiyan/JK触发器电路图设计/jk.bdf" { { 160 160 328 176 "RD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.708 ns) + CELL(0.370 ns) 8.022 ns 74112:inst\|8~head_lut 2 COMB LCCOMB_X1_Y6_N26 3 " "Info: 2: + IC(6.708 ns) + CELL(0.370 ns) = 8.022 ns; Loc. = LCCOMB_X1_Y6_N26; Fanout = 3; COMB Node = '74112:inst\|8~head_lut'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.078 ns" { RD 74112:inst|8~head_lut } "NODE_NAME" } } { "74112.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 8.603 ns 74112:inst\|8~data_lut 3 COMB LCCOMB_X1_Y6_N0 1 " "Info: 3: + IC(0.375 ns) + CELL(0.206 ns) = 8.603 ns; Loc. = LCCOMB_X1_Y6_N0; Fanout = 1; COMB Node = '74112:inst\|8~data_lut'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { 74112:inst|8~head_lut 74112:inst|8~data_lut } "NODE_NAME" } } { "74112.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.711 ns 74112:inst\|8~_emulated 4 REG LCFF_X1_Y6_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 8.711 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 1; REG Node = '74112:inst\|8~_emulated'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74112:inst|8~data_lut 74112:inst|8~_emulated } "NODE_NAME" } } { "74112.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 18.69 % ) " "Info: Total cell delay = 1.628 ns ( 18.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.083 ns ( 81.31 % ) " "Info: Total interconnect delay = 7.083 ns ( 81.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.711 ns" { RD 74112:inst|8~head_lut 74112:inst|8~data_lut 74112:inst|8~_emulated } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.711 ns" { RD {} RD~combout {} 74112:inst|8~head_lut {} 74112:inst|8~data_lut {} 74112:inst|8~_emulated {} } { 0.000ns 0.000ns 6.708ns 0.375ns 0.000ns } { 0.000ns 0.944ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74112.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.289 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.289 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_21 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "jk.bdf" "" { Schematic "D:/shiyan/JK触发器电路图设计/jk.bdf" { { 176 160 328 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.523 ns) + CELL(0.666 ns) 2.289 ns 74112:inst\|8~_emulated 2 REG LCFF_X1_Y6_N1 1 " "Info: 2: + IC(0.523 ns) + CELL(0.666 ns) = 2.289 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 1; REG Node = '74112:inst\|8~_emulated'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.189 ns" { CLK 74112:inst|8~_emulated } "NODE_NAME" } } { "74112.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 77.15 % ) " "Info: Total cell delay = 1.766 ns ( 77.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.523 ns ( 22.85 % ) " "Info: Total interconnect delay = 0.523 ns ( 22.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { CLK 74112:inst|8~_emulated } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.289 ns" { CLK {} CLK~combout {} 74112:inst|8~_emulated {} } { 0.000ns 0.000ns 0.523ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.711 ns" { RD 74112:inst|8~head_lut 74112:inst|8~data_lut 74112:inst|8~_emulated } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.711 ns" { RD {} RD~combout {} 74112:inst|8~head_lut {} 74112:inst|8~data_lut {} 74112:inst|8~_emulated {} } { 0.000ns 0.000ns 6.708ns 0.375ns 0.000ns } { 0.000ns 0.944ns 0.370ns 0.206ns 0.108ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { CLK 74112:inst|8~_emulated } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.289 ns" { CLK {} CLK~combout {} 74112:inst|8~_emulated {} } { 0.000ns 0.000ns 0.523ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK QN 74112:inst\|8~_emulated 7.788 ns register " "Info: tco from clock \"CLK\" to destination pin \"QN\" through register \"74112:inst\|8~_emulated\" is 7.788 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.289 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.289 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_21 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "jk.bdf" "" { Schematic "D:/shiyan/JK触发器电路图设计/jk.bdf" { { 176 160 328 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.523 ns) + CELL(0.666 ns) 2.289 ns 74112:inst\|8~_emulated 2 REG LCFF_X1_Y6_N1 1 " "Info: 2: + IC(0.523 ns) + CELL(0.666 ns) = 2.289 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 1; REG Node = '74112:inst\|8~_emulated'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.189 ns" { CLK 74112:inst|8~_emulated } "NODE_NAME" } } { "74112.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 77.15 % ) " "Info: Total cell delay = 1.766 ns ( 77.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.523 ns ( 22.85 % ) " "Info: Total interconnect delay = 0.523 ns ( 22.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { CLK 74112:inst|8~_emulated } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.289 ns" { CLK {} CLK~combout {} 74112:inst|8~_emulated {} } { 0.000ns 0.000ns 0.523ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74112.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.195 ns + Longest register pin " "Info: + Longest register to pin delay is 5.195 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74112:inst\|8~_emulated 1 REG LCFF_X1_Y6_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 1; REG Node = '74112:inst\|8~_emulated'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74112:inst|8~_emulated } "NODE_NAME" } } { "74112.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.206 ns) 0.633 ns 74112:inst\|8~head_lut 2 COMB LCCOMB_X1_Y6_N26 3 " "Info: 2: + IC(0.427 ns) + CELL(0.206 ns) = 0.633 ns; Loc. = LCCOMB_X1_Y6_N26; Fanout = 3; COMB Node = '74112:inst\|8~head_lut'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { 74112:inst|8~_emulated 74112:inst|8~head_lut } "NODE_NAME" } } { "74112.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.316 ns) + CELL(3.246 ns) 5.195 ns QN 3 PIN PIN_42 0 " "Info: 3: + IC(1.316 ns) + CELL(3.246 ns) = 5.195 ns; Loc. = PIN_42; Fanout = 0; PIN Node = 'QN'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.562 ns" { 74112:inst|8~head_lut QN } "NODE_NAME" } } { "jk.bdf" "" { Schematic "D:/shiyan/JK触发器电路图设计/jk.bdf" { { 176 448 624 192 "QN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.452 ns ( 66.45 % ) " "Info: Total cell delay = 3.452 ns ( 66.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.743 ns ( 33.55 % ) " "Info: Total interconnect delay = 1.743 ns ( 33.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.195 ns" { 74112:inst|8~_emulated 74112:inst|8~head_lut QN } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.195 ns" { 74112:inst|8~_emulated {} 74112:inst|8~head_lut {} QN {} } { 0.000ns 0.427ns 1.316ns } { 0.000ns 0.206ns 3.246ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { CLK 74112:inst|8~_emulated } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.289 ns" { CLK {} CLK~combout {} 74112:inst|8~_emulated {} } { 0.000ns 0.000ns 0.523ns } { 0.000ns 1.100ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.195 ns" { 74112:inst|8~_emulated 74112:inst|8~head_lut QN } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.195 ns" { 74112:inst|8~_emulated {} 74112:inst|8~head_lut {} QN {} } { 0.000ns 0.427ns 1.316ns } { 0.000ns 0.206ns 3.246ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "RD QN 12.584 ns Longest " "Info: Longest tpd from source pin \"RD\" to destination pin \"QN\" is 12.584 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns RD 1 PIN PIN_134 3 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_134; Fanout = 3; PIN Node = 'RD'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD } "NODE_NAME" } } { "jk.bdf" "" { Schematic "D:/shiyan/JK触发器电路图设计/jk.bdf" { { 160 160 328 176 "RD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.708 ns) + CELL(0.370 ns) 8.022 ns 74112:inst\|8~head_lut 2 COMB LCCOMB_X1_Y6_N26 3 " "Info: 2: + IC(6.708 ns) + CELL(0.370 ns) = 8.022 ns; Loc. = LCCOMB_X1_Y6_N26; Fanout = 3; COMB Node = '74112:inst\|8~head_lut'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.078 ns" { RD 74112:inst|8~head_lut } "NODE_NAME" } } { "74112.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.316 ns) + CELL(3.246 ns) 12.584 ns QN 3 PIN PIN_42 0 " "Info: 3: + IC(1.316 ns) + CELL(3.246 ns) = 12.584 ns; Loc. = PIN_42; Fanout = 0; PIN Node = 'QN'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.562 ns" { 74112:inst|8~head_lut QN } "NODE_NAME" } } { "jk.bdf" "" { Schematic "D:/shiyan/JK触发器电路图设计/jk.bdf" { { 176 448 624 192 "QN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.560 ns ( 36.24 % ) " "Info: Total cell delay = 4.560 ns ( 36.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.024 ns ( 63.76 % ) " "Info: Total interconnect delay = 8.024 ns ( 63.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.584 ns" { RD 74112:inst|8~head_lut QN } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "12.584 ns" { RD {} RD~combout {} 74112:inst|8~head_lut {} QN {} } { 0.000ns 0.000ns 6.708ns 1.316ns } { 0.000ns 0.944ns 0.370ns 3.246ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "74112:inst\|8~_emulated K CLK 0.458 ns register " "Info: th for register \"74112:inst\|8~_emulated\" (data pin = \"K\", clock pin = \"CLK\") is 0.458 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.289 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.289 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_21 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "jk.bdf" "" { Schematic "D:/shiyan/JK触发器电路图设计/jk.bdf" { { 176 160 328 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.523 ns) + CELL(0.666 ns) 2.289 ns 74112:inst\|8~_emulated 2 REG LCFF_X1_Y6_N1 1 " "Info: 2: + IC(0.523 ns) + CELL(0.666 ns) = 2.289 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 1; REG Node = '74112:inst\|8~_emulated'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.189 ns" { CLK 74112:inst|8~_emulated } "NODE_NAME" } } { "74112.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 77.15 % ) " "Info: Total cell delay = 1.766 ns ( 77.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.523 ns ( 22.85 % ) " "Info: Total interconnect delay = 0.523 ns ( 22.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { CLK 74112:inst|8~_emulated } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.289 ns" { CLK {} CLK~combout {} 74112:inst|8~_emulated {} } { 0.000ns 0.000ns 0.523ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "74112.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.137 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.137 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns K 1 PIN PIN_18 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 1; PIN Node = 'K'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { K } "NODE_NAME" } } { "jk.bdf" "" { Schematic "D:/shiyan/JK触发器电路图设计/jk.bdf" { { 144 160 328 160 "K" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.569 ns) + CELL(0.370 ns) 2.029 ns 74112:inst\|8~data_lut 2 COMB LCCOMB_X1_Y6_N0 1 " "Info: 2: + IC(0.569 ns) + CELL(0.370 ns) = 2.029 ns; Loc. = LCCOMB_X1_Y6_N0; Fanout = 1; COMB Node = '74112:inst\|8~data_lut'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.939 ns" { K 74112:inst|8~data_lut } "NODE_NAME" } } { "74112.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.137 ns 74112:inst\|8~_emulated 3 REG LCFF_X1_Y6_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.137 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 1; REG Node = '74112:inst\|8~_emulated'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74112:inst|8~data_lut 74112:inst|8~_emulated } "NODE_NAME" } } { "74112.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.568 ns ( 73.37 % ) " "Info: Total cell delay = 1.568 ns ( 73.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.569 ns ( 26.63 % ) " "Info: Total interconnect delay = 0.569 ns ( 26.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.137 ns" { K 74112:inst|8~data_lut 74112:inst|8~_emulated } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.137 ns" { K {} K~combout {} 74112:inst|8~data_lut {} 74112:inst|8~_emulated {} } { 0.000ns 0.000ns 0.569ns 0.000ns } { 0.000ns 1.090ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { CLK 74112:inst|8~_emulated } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.289 ns" { CLK {} CLK~combout {} 74112:inst|8~_emulated {} } { 0.000ns 0.000ns 0.523ns } { 0.000ns 1.100ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.137 ns" { K 74112:inst|8~data_lut 74112:inst|8~_emulated } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.137 ns" { K {} K~combout {} 74112:inst|8~data_lut {} 74112:inst|8~_emulated {} } { 0.000ns 0.000ns 0.569ns 0.000ns } { 0.000ns 1.090ns 0.370ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 28 09:14:17 2021 " "Info: Processing ended: Thu Oct 28 09:14:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
