{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 0,
    "design__inferred_latch__count": 0,
    "design__instance__count": 223,
    "design__instance__area": 1570.26,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
    "power__internal__total": 0.0005820406950078905,
    "power__switching__total": 0.0004047637921757996,
    "power__leakage__total": 2.0964976421566917e-09,
    "power__total": 0.000986806582659483,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.20403704303635348,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.20403704303635348,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3513257562090057,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 1.5746591143373205,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.351326,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 0,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.2055383421638625,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.2055383421638625,
    "timing__hold__ws__corner:nom_ss_100C_1v60": 0.9163111084811161,
    "timing__setup__ws__corner:nom_ss_100C_1v60": -0.012701839939364058,
    "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
    "timing__setup__tns__corner:nom_ss_100C_1v60": -0.02881295283916787,
    "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
    "timing__setup__wns__corner:nom_ss_100C_1v60": -0.012701839939364058,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.916311,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 4,
    "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.20318908242173844,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.20318908242173844,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.14651688610410407,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": 2.110242262883278,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.146517,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count": 0,
    "design__max_fanout_violation__count": 0,
    "design__max_cap_violation__count": 0,
    "clock__skew__worst_hold": -0.20274357766493223,
    "clock__skew__worst_setup": 0.20274357766493223,
    "timing__hold__ws": 0.14421561575357666,
    "timing__setup__ws": -0.054145134353088015,
    "timing__hold__tns": 0,
    "timing__setup__tns": -0.19210678036534998,
    "timing__hold__wns": 0,
    "timing__setup__wns": -0.054145134353088015,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 0.144216,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 8,
    "timing__setup_r2r__ws": Infinity,
    "timing__setup_r2r_vio__count": 0,
    "design__die__bbox": "0.0 0.0 80.925 91.645",
    "design__core__bbox": "5.52 10.88 74.98 78.88",
    "design__io": 20,
    "design__die__area": 7416.37,
    "design__core__area": 4723.28,
    "design__instance__count__stdcell": 223,
    "design__instance__area__stdcell": 1570.26,
    "design__instance__count__macros": 0,
    "design__instance__area__macros": 0,
    "design__instance__utilization": 0.33245,
    "design__instance__utilization__stdcell": 0.33245,
    "design__instance__count__class:buffer": 10,
    "design__instance__count__class:inverter": 23,
    "design__instance__count__class:sequential_cell": 12,
    "design__instance__count__class:multi_input_combinational_cell": 90,
    "flow__warnings__count": 1,
    "flow__errors__count": 0,
    "design__instance__count__class:fill_cell": 408,
    "design__instance__count__class:tap_cell": 67,
    "design__power_grid_violation__count__net:VGND": 0,
    "design__power_grid_violation__count__net:VPWR": 0,
    "design__power_grid_violation__count": 0,
    "floorplan__design__io": 18,
    "design__io__hpwl": 568182,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 2580.32,
    "design__violations": 0,
    "design__instance__count__class:timing_repair_buffer": 17,
    "design__instance__count__class:clock_buffer": 4,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__hold_buffer": 0,
    "antenna__violating__nets": 0,
    "antenna__violating__pins": 0,
    "route__antenna_violation__count": 0,
    "antenna_diodes_count": 0,
    "route__net": 167,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 45,
    "route__wirelength__iter:1": 2873,
    "route__drc_errors__iter:2": 6,
    "route__wirelength__iter:2": 2841,
    "route__drc_errors__iter:3": 3,
    "route__wirelength__iter:3": 2853,
    "route__drc_errors__iter:4": 0,
    "route__wirelength__iter:4": 2857,
    "route__drc_errors": 0,
    "route__wirelength": 2857,
    "route__vias": 1109,
    "route__vias__singlecut": 1109,
    "route__vias__multicut": 0,
    "design__disconnected_pin__count": 0,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 146.14,
    "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 1,
    "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 1,
    "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 1,
    "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 0,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.20348949490291043,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.20348949490291043,
    "timing__hold__ws__corner:min_tt_025C_1v80": 0.34746598248800764,
    "timing__setup__ws__corner:min_tt_025C_1v80": 1.5906154621431146,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0,
    "timing__setup__tns__corner:min_tt_025C_1v80": 0,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0,
    "timing__setup__wns__corner:min_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.347466,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:min_tt_025C_1v80": 1,
    "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 0,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.20480318021173952,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.20480318021173952,
    "timing__hold__ws__corner:min_ss_100C_1v60": 0.9077955311079504,
    "timing__setup__ws__corner:min_ss_100C_1v60": 0.023656632877768105,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0,
    "timing__setup__tns__corner:min_ss_100C_1v60": 0,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0,
    "timing__setup__wns__corner:min_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.907796,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:min_ss_100C_1v60": 1,
    "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 0,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.20274357766493223,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.20274357766493223,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 0.14421561575357666,
    "timing__setup__ws__corner:min_ff_n40C_1v95": 2.12036549875272,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.144216,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 1,
    "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 0,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.20451649286309762,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.20451649286309762,
    "timing__hold__ws__corner:max_tt_025C_1v80": 0.3545910332390791,
    "timing__setup__ws__corner:max_tt_025C_1v80": 1.5561854467742968,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0,
    "timing__setup__tns__corner:max_tt_025C_1v80": 0,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0,
    "timing__setup__wns__corner:max_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.354591,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:max_tt_025C_1v80": 1,
    "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 0,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.20605392975108022,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.20605392975108022,
    "timing__hold__ws__corner:max_ss_100C_1v60": 0.9241614957102646,
    "timing__setup__ws__corner:max_ss_100C_1v60": -0.054145134353088015,
    "timing__hold__tns__corner:max_ss_100C_1v60": 0,
    "timing__setup__tns__corner:max_ss_100C_1v60": -0.19210678036534998,
    "timing__hold__wns__corner:max_ss_100C_1v60": 0,
    "timing__setup__wns__corner:max_ss_100C_1v60": -0.054145134353088015,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.924161,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 4,
    "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:max_ss_100C_1v60": 1,
    "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 0,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.20365922025260016,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.20365922025260016,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 0.14835727510849933,
    "timing__setup__ws__corner:max_ff_n40C_1v95": 2.0984914400137047,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.148357,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 1,
    "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count": 1,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79961,
    "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79984,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000391511,
    "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000354773,
    "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000130195,
    "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000354773,
    "design_powergrid__voltage__worst": 0.000354773,
    "design_powergrid__voltage__worst__net:VPWR": 1.79961,
    "design_powergrid__drop__worst": 0.000391511,
    "design_powergrid__drop__worst__net:VPWR": 0.000391511,
    "design_powergrid__voltage__worst__net:VGND": 0.000354773,
    "design_powergrid__drop__worst__net:VGND": 0.000354773,
    "ir__voltage__worst": 1.8,
    "ir__drop__avg": 0.000156,
    "ir__drop__worst": 0.000392,
    "design__xor_difference__count": 0,
    "magic__drc_error__count": 0,
    "klayout__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}