[2021-04-14 17:48:05,457] Running step: step_tidy_up [1/7]
[2021-04-14 17:48:05,560] Running step: step_streamline [2/7]
[2021-04-14 17:48:06,813] /workspace/finn-base/src/finn/transformation/infer_data_layouts.py:119: UserWarning: Assuming 2D input is NC
[2021-04-14 17:48:06,813]   warnings.warn("Assuming 2D input is NC")
[2021-04-14 17:48:06,818] Running step: step_convert_to_hls [3/7]
[2021-04-14 17:48:06,847] /workspace/finn/src/finn/custom_op/fpgadataflow/streamingfclayer_batch.py:577: UserWarning: Clipping some thresholds in
[2021-04-14 17:48:06,847]   warnings.warn("Clipping some thresholds in %s" % self.onnx_node.name)
[2021-04-14 17:48:06,886] Running step: step_create_dataflow_partition [4/7]
[2021-04-14 17:48:06,890] Running step: step_target_fps_parallelization [5/7]
[2021-04-14 17:48:06,909] Running step: step_apply_folding_config [6/7]
[2021-04-14 17:48:06,910] Running step: step_generate_estimate_reports [7/7]
[2021-04-14 17:48:43,271] Running step: step_tidy_up [1/15]
[2021-04-14 17:48:43,364] Running step: step_streamline [2/15]
[2021-04-14 17:48:44,662] Running step: step_convert_to_hls [3/15]
[2021-04-14 17:48:44,727] Running step: step_create_dataflow_partition [4/15]
[2021-04-14 17:48:44,731] Running step: step_target_fps_parallelization [5/15]
[2021-04-14 17:48:44,736] Running step: step_apply_folding_config [6/15]
[2021-04-14 17:48:44,736] Running step: step_generate_estimate_reports [7/15]
[2021-04-14 17:48:44,736] Running step: step_hls_ipgen [8/15]
[2021-04-14 17:51:50,743] Running step: step_set_fifo_depths [9/15]
[2021-04-14 17:51:50,759] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_0
[2021-04-14 17:51:50,759]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-04-14 17:51:50,760] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_1
[2021-04-14 17:51:50,760]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-04-14 17:51:50,760] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_2
[2021-04-14 17:51:50,760]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-04-14 17:51:50,761] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_3
[2021-04-14 17:51:50,761]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-04-14 17:51:50,762] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for Thresholding_Batch_0
[2021-04-14 17:51:50,762]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-04-14 17:51:59,334] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for Thresholding_Batch_0
[2021-04-14 17:51:59,334]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-04-14 17:52:07,466] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_3
[2021-04-14 17:52:07,467]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-04-14 17:52:15,503] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_2
[2021-04-14 17:52:15,503]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-04-14 17:52:23,887] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_1
[2021-04-14 17:52:23,887]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-04-14 17:52:32,280] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_0
[2021-04-14 17:52:32,280]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-04-14 17:52:40,351] /workspace/finn/src/finn/transformation/fpgadataflow/create_stitched_ip.py:66: UserWarning: The chosen frequency may lead to failure due to clock divider
[2021-04-14 17:52:40,351]                 constraints.
[2021-04-14 17:52:40,351]   constraints."""
[2021-04-14 17:53:00,412] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:1513: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,412] %Warning-STMTDLY: Use "/* verilator lint_off STMTDLY */" and lint_on around source to disable this message.
[2021-04-14 17:53:00,412] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:1514: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,412] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:1515: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,412] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4298: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,412] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4299: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,412] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4300: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,412] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4301: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,412] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4302: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,412] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4303: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,412] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4304: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,412] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4305: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,412] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4306: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,412] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4307: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,412] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4308: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,412] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4982: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,412] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:7322: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,412] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:7323: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,412] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:7324: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,412] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:7325: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,412] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:7326: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,412] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:7327: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,412] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:7328: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,412] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:7329: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,412] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:7330: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,412] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:7331: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,412] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:7332: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,412] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:10258: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,412] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:10259: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,412] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:10260: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,412] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:14199: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,412] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:14200: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,413] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:14201: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,413] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:14202: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,413] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:14203: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,413] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:14204: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,413] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:14205: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,413] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:14206: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,413] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:14207: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,413] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:14208: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,413] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:14209: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,413] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:15859: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,413] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:15860: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,413] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:15861: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,413] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:18269: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,413] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:18270: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,413] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:18271: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,413] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:18272: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,413] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:18273: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,413] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:18274: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,413] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:18275: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,413] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:21891: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,413] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:21892: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,413] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:21893: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,413] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:23394: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,413] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:23395: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,413] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:23396: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,413] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:23397: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,413] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:23398: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,413] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:23399: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,413] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:23400: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,413] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:23401: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,413] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:23402: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,413] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:23403: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,413] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:23404: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:00,413] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:13699: Cell has missing pin: awready
[2021-04-14 17:53:00,413] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:13699: Cell has missing pin: wready
[2021-04-14 17:53:00,413] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:13699: Cell has missing pin: bvalid
[2021-04-14 17:53:00,413] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:13699: Cell has missing pin: bresp
[2021-04-14 17:53:00,413] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:13699: Cell has missing pin: arready
[2021-04-14 17:53:00,413] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:13699: Cell has missing pin: rvalid
[2021-04-14 17:53:00,413] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:13699: Cell has missing pin: rresp
[2021-04-14 17:53:00,413] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:13699: Cell has missing pin: rdata
[2021-04-14 17:53:00,413] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:13768: Cell has missing pin: awready
[2021-04-14 17:53:00,413] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:13768: Cell has missing pin: wready
[2021-04-14 17:53:00,413] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:13768: Cell has missing pin: bvalid
[2021-04-14 17:53:00,414] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:13768: Cell has missing pin: bresp
[2021-04-14 17:53:00,414] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:13768: Cell has missing pin: arready
[2021-04-14 17:53:00,414] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:13768: Cell has missing pin: rvalid
[2021-04-14 17:53:00,414] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:13768: Cell has missing pin: rresp
[2021-04-14 17:53:00,414] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:13768: Cell has missing pin: rdata
[2021-04-14 17:53:00,414] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:13837: Cell has missing pin: awready
[2021-04-14 17:53:00,414] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:13837: Cell has missing pin: wready
[2021-04-14 17:53:00,414] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:13837: Cell has missing pin: bvalid
[2021-04-14 17:53:00,414] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:13837: Cell has missing pin: bresp
[2021-04-14 17:53:00,414] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:13837: Cell has missing pin: arready
[2021-04-14 17:53:00,414] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:13837: Cell has missing pin: rvalid
[2021-04-14 17:53:00,414] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:13837: Cell has missing pin: rresp
[2021-04-14 17:53:00,414] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:13837: Cell has missing pin: rdata
[2021-04-14 17:53:00,414] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:13906: Cell has missing pin: awready
[2021-04-14 17:53:00,414] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:13906: Cell has missing pin: wready
[2021-04-14 17:53:00,414] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:13906: Cell has missing pin: bvalid
[2021-04-14 17:53:00,414] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:13906: Cell has missing pin: bresp
[2021-04-14 17:53:00,414] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:13906: Cell has missing pin: arready
[2021-04-14 17:53:00,414] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:13906: Cell has missing pin: rvalid
[2021-04-14 17:53:00,414] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:13906: Cell has missing pin: rresp
[2021-04-14 17:53:00,414] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:13906: Cell has missing pin: rdata
[2021-04-14 17:53:00,414] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:14027: Cell has missing pin: count
[2021-04-14 17:53:00,414] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:14036: Cell has missing pin: count
[2021-04-14 17:53:00,414] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:14045: Cell has missing pin: count
[2021-04-14 17:53:00,414] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:14054: Cell has missing pin: count
[2021-04-14 17:53:00,414] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:14063: Cell has missing pin: count
[2021-04-14 17:53:00,414] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:14072: Cell has missing pin: count
[2021-04-14 17:53:00,414] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:26958: Cell has missing pin: config_rack
[2021-04-14 17:53:00,414] %Warning-IMPLICIT: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:8777: Signal definition not found, creating implicitly: config_ce_r
[2021-04-14 17:53:00,414] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:22489: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'ip_rdata' generates 8 bits.
[2021-04-14 17:53:00,414] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:22070: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:00,414] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17180: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:00,414] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17341: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:00,414] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17493: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_V_fu_3124_p2' generates 6 bits.
[2021-04-14 17:53:00,414] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17495: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_fu_812_p00' generates 12 bits.
[2021-04-14 17:53:00,414] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17497: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'ap_phi_reg_pp0_iter1_p_Val2_s_reg_542' generates 6 bits.
[2021-04-14 17:53:00,414] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17501: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_fu_812_p2' generates 12 bits.
[2021-04-14 17:53:00,414] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17639: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_10_fu_1120_p2' generates 1 bits.
[2021-04-14 17:53:00,414] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17641: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_11_fu_1147_p2' generates 1 bits.
[2021-04-14 17:53:00,414] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17643: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_12_fu_1174_p2' generates 1 bits.
[2021-04-14 17:53:00,414] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17645: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_13_fu_1201_p2' generates 1 bits.
[2021-04-14 17:53:00,414] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17647: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_14_fu_1228_p2' generates 1 bits.
[2021-04-14 17:53:00,414] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17649: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_15_fu_1255_p2' generates 1 bits.
[2021-04-14 17:53:00,414] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17651: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_16_fu_1282_p2' generates 1 bits.
[2021-04-14 17:53:00,415] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17653: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_17_fu_1309_p2' generates 1 bits.
[2021-04-14 17:53:00,415] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17655: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_18_fu_1336_p2' generates 1 bits.
[2021-04-14 17:53:00,415] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17657: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_19_fu_1363_p2' generates 1 bits.
[2021-04-14 17:53:00,415] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17659: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1_fu_877_p2' generates 1 bits.
[2021-04-14 17:53:00,415] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17661: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_20_fu_1390_p2' generates 1 bits.
[2021-04-14 17:53:00,415] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17663: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_21_fu_1417_p2' generates 1 bits.
[2021-04-14 17:53:00,415] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17665: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_22_fu_1444_p2' generates 1 bits.
[2021-04-14 17:53:00,415] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17667: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_23_fu_1471_p2' generates 1 bits.
[2021-04-14 17:53:00,415] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17669: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_24_fu_1498_p2' generates 1 bits.
[2021-04-14 17:53:00,415] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17671: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_25_fu_1525_p2' generates 1 bits.
[2021-04-14 17:53:00,415] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17673: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_26_fu_1552_p2' generates 1 bits.
[2021-04-14 17:53:00,415] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17675: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_27_fu_1579_p2' generates 1 bits.
[2021-04-14 17:53:00,415] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17677: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_28_fu_1606_p2' generates 1 bits.
[2021-04-14 17:53:00,415] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17679: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_29_fu_1633_p2' generates 1 bits.
[2021-04-14 17:53:00,415] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17681: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2_fu_904_p2' generates 1 bits.
[2021-04-14 17:53:00,415] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17683: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_30_fu_1660_p2' generates 1 bits.
[2021-04-14 17:53:00,415] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17685: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_31_fu_1687_p2' generates 1 bits.
[2021-04-14 17:53:00,415] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17687: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_32_fu_1714_p2' generates 1 bits.
[2021-04-14 17:53:00,415] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17689: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_33_fu_1741_p2' generates 1 bits.
[2021-04-14 17:53:00,415] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17691: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_34_fu_1768_p2' generates 1 bits.
[2021-04-14 17:53:00,415] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17693: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_35_fu_1795_p2' generates 1 bits.
[2021-04-14 17:53:00,415] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17695: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_36_fu_1822_p2' generates 1 bits.
[2021-04-14 17:53:00,415] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17697: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_37_fu_1849_p2' generates 1 bits.
[2021-04-14 17:53:00,415] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17699: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_38_fu_1876_p2' generates 1 bits.
[2021-04-14 17:53:00,415] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17701: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_39_fu_1903_p2' generates 1 bits.
[2021-04-14 17:53:00,415] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17703: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_3_fu_931_p2' generates 1 bits.
[2021-04-14 17:53:00,415] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17705: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_40_fu_1930_p2' generates 1 bits.
[2021-04-14 17:53:00,415] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17707: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_41_fu_1957_p2' generates 1 bits.
[2021-04-14 17:53:00,415] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17709: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_42_fu_1984_p2' generates 1 bits.
[2021-04-14 17:53:00,415] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17711: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_43_fu_2011_p2' generates 1 bits.
[2021-04-14 17:53:00,415] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17713: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_44_fu_2038_p2' generates 1 bits.
[2021-04-14 17:53:00,416] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17715: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_45_fu_2065_p2' generates 1 bits.
[2021-04-14 17:53:00,416] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17717: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_46_fu_2092_p2' generates 1 bits.
[2021-04-14 17:53:00,416] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17719: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_47_fu_2119_p2' generates 1 bits.
[2021-04-14 17:53:00,416] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17721: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_48_fu_2146_p2' generates 1 bits.
[2021-04-14 17:53:00,416] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17723: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_49_fu_2173_p2' generates 1 bits.
[2021-04-14 17:53:00,416] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17725: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_4_fu_958_p2' generates 1 bits.
[2021-04-14 17:53:00,416] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17727: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_50_fu_2200_p2' generates 1 bits.
[2021-04-14 17:53:00,416] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17729: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_51_fu_2227_p2' generates 1 bits.
[2021-04-14 17:53:00,416] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17731: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_52_fu_2254_p2' generates 1 bits.
[2021-04-14 17:53:00,416] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17733: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_53_fu_2281_p2' generates 1 bits.
[2021-04-14 17:53:00,416] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17735: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_54_fu_2308_p2' generates 1 bits.
[2021-04-14 17:53:00,416] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17737: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_55_fu_2335_p2' generates 1 bits.
[2021-04-14 17:53:00,416] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17739: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_56_fu_2362_p2' generates 1 bits.
[2021-04-14 17:53:00,416] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17741: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_57_fu_2389_p2' generates 1 bits.
[2021-04-14 17:53:00,416] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17743: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_58_fu_2416_p2' generates 1 bits.
[2021-04-14 17:53:00,416] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17745: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_59_fu_2443_p2' generates 1 bits.
[2021-04-14 17:53:00,416] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17747: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_5_fu_985_p2' generates 1 bits.
[2021-04-14 17:53:00,416] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17749: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_60_fu_2470_p2' generates 1 bits.
[2021-04-14 17:53:00,416] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17751: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_61_fu_2497_p2' generates 1 bits.
[2021-04-14 17:53:00,416] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17753: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_6_fu_1012_p2' generates 1 bits.
[2021-04-14 17:53:00,416] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17755: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_7_fu_1039_p2' generates 1 bits.
[2021-04-14 17:53:00,416] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17757: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_8_fu_1066_p2' generates 1 bits.
[2021-04-14 17:53:00,416] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17759: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_9_fu_1093_p2' generates 1 bits.
[2021-04-14 17:53:00,416] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17761: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_fu_850_p2' generates 1 bits.
[2021-04-14 17:53:00,416] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17763: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_11_fu_2636_p2' generates 3 bits.
[2021-04-14 17:53:00,416] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17765: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_13_fu_2652_p2' generates 4 bits.
[2021-04-14 17:53:00,416] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17767: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_14_fu_2662_p2' generates 2 bits.
[2021-04-14 17:53:00,416] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17769: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_15_fu_2672_p2' generates 2 bits.
[2021-04-14 17:53:00,416] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17771: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_16_fu_2682_p2' generates 3 bits.
[2021-04-14 17:53:00,416] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17773: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_17_fu_2692_p2' generates 2 bits.
[2021-04-14 17:53:00,416] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17775: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_18_fu_2702_p2' generates 2 bits.
[2021-04-14 17:53:00,416] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17777: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_19_fu_2712_p2' generates 3 bits.
[2021-04-14 17:53:00,416] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17779: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_20_fu_2722_p2' generates 4 bits.
[2021-04-14 17:53:00,416] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17781: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_21_fu_2732_p2' generates 2 bits.
[2021-04-14 17:53:00,416] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17783: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1_fu_2540_p2' generates 2 bits.
[2021-04-14 17:53:00,416] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17785: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_22_fu_2742_p2' generates 2 bits.
[2021-04-14 17:53:00,416] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17787: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_23_fu_2752_p2' generates 3 bits.
[2021-04-14 17:53:00,416] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17789: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_24_fu_2762_p2' generates 2 bits.
[2021-04-14 17:53:00,416] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17791: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_25_fu_2772_p2' generates 2 bits.
[2021-04-14 17:53:00,416] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17793: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_26_fu_2782_p2' generates 3 bits.
[2021-04-14 17:53:00,416] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17795: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_27_fu_2792_p2' generates 4 bits.
[2021-04-14 17:53:00,416] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17797: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_29_fu_2808_p2' generates 5 bits.
[2021-04-14 17:53:00,416] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17799: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_30_fu_2818_p2' generates 2 bits.
[2021-04-14 17:53:00,417] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17801: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_31_fu_2828_p2' generates 2 bits.
[2021-04-14 17:53:00,417] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17803: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_32_fu_2838_p2' generates 3 bits.
[2021-04-14 17:53:00,417] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17805: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2_fu_2550_p2' generates 2 bits.
[2021-04-14 17:53:00,417] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17807: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_33_fu_2848_p2' generates 2 bits.
[2021-04-14 17:53:00,417] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17809: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_34_fu_2858_p2' generates 2 bits.
[2021-04-14 17:53:00,417] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17811: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_35_fu_2868_p2' generates 3 bits.
[2021-04-14 17:53:00,417] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17813: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_36_fu_2878_p2' generates 4 bits.
[2021-04-14 17:53:00,417] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17815: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_37_fu_2888_p2' generates 2 bits.
[2021-04-14 17:53:00,417] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17817: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_38_fu_2898_p2' generates 2 bits.
[2021-04-14 17:53:00,417] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17819: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_39_fu_2908_p2' generates 3 bits.
[2021-04-14 17:53:00,417] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17821: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_40_fu_2918_p2' generates 2 bits.
[2021-04-14 17:53:00,417] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17823: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_41_fu_2928_p2' generates 2 bits.
[2021-04-14 17:53:00,417] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17825: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_42_fu_2938_p2' generates 3 bits.
[2021-04-14 17:53:00,417] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17827: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_3_fu_2560_p2' generates 2 bits.
[2021-04-14 17:53:00,417] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17829: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_43_fu_2948_p2' generates 4 bits.
[2021-04-14 17:53:00,417] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17831: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_44_fu_2958_p2' generates 5 bits.
[2021-04-14 17:53:00,417] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17833: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_45_fu_2968_p2' generates 2 bits.
[2021-04-14 17:53:00,417] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17835: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_46_fu_2978_p2' generates 2 bits.
[2021-04-14 17:53:00,417] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17837: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_47_fu_2988_p2' generates 3 bits.
[2021-04-14 17:53:00,417] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17839: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_48_fu_2998_p2' generates 2 bits.
[2021-04-14 17:53:00,417] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17841: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_49_fu_3008_p2' generates 2 bits.
[2021-04-14 17:53:00,417] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17843: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_50_fu_3018_p2' generates 3 bits.
[2021-04-14 17:53:00,417] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17845: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_51_fu_3028_p2' generates 4 bits.
[2021-04-14 17:53:00,417] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17847: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_52_fu_3038_p2' generates 2 bits.
[2021-04-14 17:53:00,417] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17849: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_5_fu_2576_p2' generates 3 bits.
[2021-04-14 17:53:00,417] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17851: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_53_fu_3048_p2' generates 2 bits.
[2021-04-14 17:53:00,417] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17853: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_54_fu_3058_p2' generates 3 bits.
[2021-04-14 17:53:00,417] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17855: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_55_fu_3068_p2' generates 2 bits.
[2021-04-14 17:53:00,417] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17857: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_56_fu_3078_p2' generates 2 bits.
[2021-04-14 17:53:00,417] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17859: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_57_fu_3088_p2' generates 3 bits.
[2021-04-14 17:53:00,417] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17861: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_58_fu_3098_p2' generates 4 bits.
[2021-04-14 17:53:00,417] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17863: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_59_fu_3108_p2' generates 5 bits.
[2021-04-14 17:53:00,417] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17865: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_6_fu_2586_p2' generates 2 bits.
[2021-04-14 17:53:00,417] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17867: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_7_fu_2596_p2' generates 2 bits.
[2021-04-14 17:53:00,417] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17869: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_8_fu_2606_p2' generates 3 bits.
[2021-04-14 17:53:00,417] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17871: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_9_fu_2616_p2' generates 2 bits.
[2021-04-14 17:53:00,417] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17873: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_10_fu_2626_p2' generates 2 bits.
[2021-04-14 17:53:00,417] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:17875: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_62_fu_2524_p2' generates 1 bits.
[2021-04-14 17:53:00,417] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:11849: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:00,417] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12010: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:00,417] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12162: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_V_fu_3369_p2' generates 6 bits.
[2021-04-14 17:53:00,417] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12166: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:00,417] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12168: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:00,418] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12170: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:00,418] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12172: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:00,418] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12174: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:00,418] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12176: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:00,418] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12178: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:00,418] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12180: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:00,418] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12182: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:00,418] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12184: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:00,418] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12186: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2021-04-14 17:53:00,418] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12188: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:00,418] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12190: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:00,418] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12192: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:00,418] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12194: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:00,418] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12196: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:00,418] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12198: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:00,418] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12200: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:00,418] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12202: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:00,418] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12204: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:00,418] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12206: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:00,418] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12208: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2021-04-14 17:53:00,418] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12210: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:00,418] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12212: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:00,418] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12214: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:00,418] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12216: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:00,418] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12218: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:00,418] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12220: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:00,418] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12222: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:00,418] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12224: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:00,418] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12226: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:00,418] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12228: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:00,418] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12230: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2021-04-14 17:53:00,418] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12232: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:00,418] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12234: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:00,418] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12236: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:00,418] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12238: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:00,418] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12240: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:00,418] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12242: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:00,418] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12244: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:00,418] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12246: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:00,418] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12248: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:00,418] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12250: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:00,418] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12252: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2021-04-14 17:53:00,418] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12254: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:00,419] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12256: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:00,419] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12258: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:00,419] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12260: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:00,419] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12262: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:00,419] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12264: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:00,419] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12266: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:00,419] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12268: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:00,419] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12270: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:00,419] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12272: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:00,419] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12274: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2021-04-14 17:53:00,419] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12276: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:00,419] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12278: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:00,419] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12280: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:00,419] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12282: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2021-04-14 17:53:00,419] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12284: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2021-04-14 17:53:00,419] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12286: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2021-04-14 17:53:00,419] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12288: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:00,419] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12290: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2021-04-14 17:53:00,419] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12292: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_fu_1498_p2' generates 12 bits.
[2021-04-14 17:53:00,419] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12296: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,419] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12298: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,419] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12300: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,419] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12302: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,419] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12304: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,419] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12306: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,419] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12308: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,419] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12310: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,419] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12312: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,419] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12314: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,419] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12316: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,419] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12318: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,419] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12320: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,419] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12322: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,419] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12324: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,419] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12326: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,419] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12328: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,419] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12330: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,419] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12332: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,419] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12334: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,419] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12336: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,419] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12338: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,419] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12340: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,419] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12342: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,420] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12344: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,420] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12346: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,420] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12348: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,420] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12350: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,420] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12352: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,420] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12354: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,420] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12356: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,420] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12358: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,420] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12360: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,420] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12362: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,420] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12364: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,420] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12366: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,420] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12368: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,420] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12370: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,420] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12372: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,420] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12374: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,420] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12376: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,420] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12378: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,420] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12380: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,420] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12382: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,420] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12384: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,420] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12386: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,420] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12388: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,420] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12390: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,420] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12392: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,420] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12394: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,420] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12396: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,420] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12398: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,420] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12400: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,420] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12402: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,420] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12404: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,420] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12406: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,420] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12408: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,421] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12410: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,421] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12412: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,421] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12414: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,421] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12416: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,421] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12418: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,421] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12420: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:00,421] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12554: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_9_fu_1709_p2' generates 1 bits.
[2021-04-14 17:53:00,421] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12556: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_10_fu_1729_p2' generates 1 bits.
[2021-04-14 17:53:00,421] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12558: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_11_fu_1749_p2' generates 1 bits.
[2021-04-14 17:53:00,421] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12560: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_12_fu_1769_p2' generates 1 bits.
[2021-04-14 17:53:00,421] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12562: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_13_fu_1789_p2' generates 1 bits.
[2021-04-14 17:53:00,421] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12564: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_14_fu_1809_p2' generates 1 bits.
[2021-04-14 17:53:00,421] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12566: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_15_fu_1829_p2' generates 1 bits.
[2021-04-14 17:53:00,421] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12568: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_16_fu_1849_p2' generates 1 bits.
[2021-04-14 17:53:00,421] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12570: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_17_fu_1869_p2' generates 1 bits.
[2021-04-14 17:53:00,421] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12572: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_18_fu_1889_p2' generates 1 bits.
[2021-04-14 17:53:00,421] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12574: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_fu_1529_p2' generates 1 bits.
[2021-04-14 17:53:00,421] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12576: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_19_fu_1909_p2' generates 1 bits.
[2021-04-14 17:53:00,421] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12578: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_20_fu_1929_p2' generates 1 bits.
[2021-04-14 17:53:00,421] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12580: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_21_fu_1949_p2' generates 1 bits.
[2021-04-14 17:53:00,421] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12582: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_22_fu_1969_p2' generates 1 bits.
[2021-04-14 17:53:00,421] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12584: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_23_fu_1989_p2' generates 1 bits.
[2021-04-14 17:53:00,421] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12586: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_24_fu_2009_p2' generates 1 bits.
[2021-04-14 17:53:00,421] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12588: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_25_fu_2029_p2' generates 1 bits.
[2021-04-14 17:53:00,421] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12590: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_26_fu_2049_p2' generates 1 bits.
[2021-04-14 17:53:00,421] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12592: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_27_fu_2069_p2' generates 1 bits.
[2021-04-14 17:53:00,421] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12594: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_28_fu_2089_p2' generates 1 bits.
[2021-04-14 17:53:00,421] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12596: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1_fu_1549_p2' generates 1 bits.
[2021-04-14 17:53:00,421] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12598: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_29_fu_2109_p2' generates 1 bits.
[2021-04-14 17:53:00,421] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12600: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_30_fu_2129_p2' generates 1 bits.
[2021-04-14 17:53:00,421] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12602: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_31_fu_2149_p2' generates 1 bits.
[2021-04-14 17:53:00,421] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12604: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_32_fu_2169_p2' generates 1 bits.
[2021-04-14 17:53:00,421] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12606: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_33_fu_2189_p2' generates 1 bits.
[2021-04-14 17:53:00,421] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12608: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_34_fu_2209_p2' generates 1 bits.
[2021-04-14 17:53:00,421] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12610: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_35_fu_2229_p2' generates 1 bits.
[2021-04-14 17:53:00,421] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12612: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_36_fu_2249_p2' generates 1 bits.
[2021-04-14 17:53:00,421] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12614: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_37_fu_2269_p2' generates 1 bits.
[2021-04-14 17:53:00,421] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12616: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_38_fu_2289_p2' generates 1 bits.
[2021-04-14 17:53:00,422] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12618: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2_fu_1569_p2' generates 1 bits.
[2021-04-14 17:53:00,422] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12620: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_39_fu_2309_p2' generates 1 bits.
[2021-04-14 17:53:00,422] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12622: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_40_fu_2329_p2' generates 1 bits.
[2021-04-14 17:53:00,422] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12624: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_41_fu_2349_p2' generates 1 bits.
[2021-04-14 17:53:00,422] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12626: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_42_fu_2369_p2' generates 1 bits.
[2021-04-14 17:53:00,422] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12628: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_43_fu_2389_p2' generates 1 bits.
[2021-04-14 17:53:00,422] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12630: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_44_fu_2409_p2' generates 1 bits.
[2021-04-14 17:53:00,422] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12632: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_45_fu_2429_p2' generates 1 bits.
[2021-04-14 17:53:00,422] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12634: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_46_fu_2449_p2' generates 1 bits.
[2021-04-14 17:53:00,422] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12636: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_47_fu_2469_p2' generates 1 bits.
[2021-04-14 17:53:00,422] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12638: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_48_fu_2489_p2' generates 1 bits.
[2021-04-14 17:53:00,422] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12640: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_3_fu_1589_p2' generates 1 bits.
[2021-04-14 17:53:00,422] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12642: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_49_fu_2509_p2' generates 1 bits.
[2021-04-14 17:53:00,422] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12644: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_50_fu_2529_p2' generates 1 bits.
[2021-04-14 17:53:00,422] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12646: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_51_fu_2549_p2' generates 1 bits.
[2021-04-14 17:53:00,422] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12648: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_52_fu_2569_p2' generates 1 bits.
[2021-04-14 17:53:00,422] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12650: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_53_fu_2589_p2' generates 1 bits.
[2021-04-14 17:53:00,422] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12652: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_54_fu_2609_p2' generates 1 bits.
[2021-04-14 17:53:00,422] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12654: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_55_fu_2629_p2' generates 1 bits.
[2021-04-14 17:53:00,422] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12656: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_56_fu_2649_p2' generates 1 bits.
[2021-04-14 17:53:00,422] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12658: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_57_fu_2669_p2' generates 1 bits.
[2021-04-14 17:53:00,422] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12660: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_58_fu_2689_p2' generates 1 bits.
[2021-04-14 17:53:00,422] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12662: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_4_fu_1609_p2' generates 1 bits.
[2021-04-14 17:53:00,422] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12664: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_59_fu_2709_p2' generates 1 bits.
[2021-04-14 17:53:00,422] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12666: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_60_fu_2729_p2' generates 1 bits.
[2021-04-14 17:53:00,422] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12668: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_61_fu_2749_p2' generates 1 bits.
[2021-04-14 17:53:00,422] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12670: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_5_fu_1629_p2' generates 1 bits.
[2021-04-14 17:53:00,422] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12672: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_6_fu_1649_p2' generates 1 bits.
[2021-04-14 17:53:00,422] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12674: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_7_fu_1669_p2' generates 1 bits.
[2021-04-14 17:53:00,422] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12676: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_8_fu_1689_p2' generates 1 bits.
[2021-04-14 17:53:00,422] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12678: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_assign_fu_276' generates 32 bits.
[2021-04-14 17:53:00,422] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12680: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_11_fu_2881_p2' generates 3 bits.
[2021-04-14 17:53:00,422] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12682: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_13_fu_2897_p2' generates 4 bits.
[2021-04-14 17:53:00,422] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12684: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_14_fu_2907_p2' generates 2 bits.
[2021-04-14 17:53:00,422] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12686: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_15_fu_2917_p2' generates 2 bits.
[2021-04-14 17:53:00,422] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12688: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_16_fu_2927_p2' generates 3 bits.
[2021-04-14 17:53:00,422] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12690: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_17_fu_2937_p2' generates 2 bits.
[2021-04-14 17:53:00,422] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12692: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_18_fu_2947_p2' generates 2 bits.
[2021-04-14 17:53:00,422] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12694: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_19_fu_2957_p2' generates 3 bits.
[2021-04-14 17:53:00,423] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12696: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_20_fu_2967_p2' generates 4 bits.
[2021-04-14 17:53:00,423] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12698: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_21_fu_2977_p2' generates 2 bits.
[2021-04-14 17:53:00,423] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12700: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1_fu_2785_p2' generates 2 bits.
[2021-04-14 17:53:00,423] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12702: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_22_fu_2987_p2' generates 2 bits.
[2021-04-14 17:53:00,423] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12704: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_23_fu_2997_p2' generates 3 bits.
[2021-04-14 17:53:00,423] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12706: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_24_fu_3007_p2' generates 2 bits.
[2021-04-14 17:53:00,423] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12708: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_25_fu_3017_p2' generates 2 bits.
[2021-04-14 17:53:00,423] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12710: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_26_fu_3027_p2' generates 3 bits.
[2021-04-14 17:53:00,423] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12712: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_27_fu_3037_p2' generates 4 bits.
[2021-04-14 17:53:00,423] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12714: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_29_fu_3053_p2' generates 5 bits.
[2021-04-14 17:53:00,423] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12716: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_30_fu_3063_p2' generates 2 bits.
[2021-04-14 17:53:00,423] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12718: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_31_fu_3073_p2' generates 2 bits.
[2021-04-14 17:53:00,423] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12720: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_32_fu_3083_p2' generates 3 bits.
[2021-04-14 17:53:00,423] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12722: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2_fu_2795_p2' generates 2 bits.
[2021-04-14 17:53:00,423] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12724: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_33_fu_3093_p2' generates 2 bits.
[2021-04-14 17:53:00,423] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12726: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_34_fu_3103_p2' generates 2 bits.
[2021-04-14 17:53:00,423] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12728: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_35_fu_3113_p2' generates 3 bits.
[2021-04-14 17:53:00,423] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12730: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_36_fu_3123_p2' generates 4 bits.
[2021-04-14 17:53:00,423] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12732: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_37_fu_3133_p2' generates 2 bits.
[2021-04-14 17:53:00,423] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12734: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_38_fu_3143_p2' generates 2 bits.
[2021-04-14 17:53:00,423] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12736: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_39_fu_3153_p2' generates 3 bits.
[2021-04-14 17:53:00,423] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12738: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_40_fu_3163_p2' generates 2 bits.
[2021-04-14 17:53:00,423] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12740: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_41_fu_3173_p2' generates 2 bits.
[2021-04-14 17:53:00,423] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12742: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_42_fu_3183_p2' generates 3 bits.
[2021-04-14 17:53:00,423] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12744: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_3_fu_2805_p2' generates 2 bits.
[2021-04-14 17:53:00,423] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12746: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_43_fu_3193_p2' generates 4 bits.
[2021-04-14 17:53:00,423] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12748: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_44_fu_3203_p2' generates 5 bits.
[2021-04-14 17:53:00,423] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12750: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_45_fu_3213_p2' generates 2 bits.
[2021-04-14 17:53:00,423] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12752: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_46_fu_3223_p2' generates 2 bits.
[2021-04-14 17:53:00,423] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12754: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_47_fu_3233_p2' generates 3 bits.
[2021-04-14 17:53:00,423] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12756: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_48_fu_3243_p2' generates 2 bits.
[2021-04-14 17:53:00,423] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12758: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_49_fu_3253_p2' generates 2 bits.
[2021-04-14 17:53:00,423] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12760: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_50_fu_3263_p2' generates 3 bits.
[2021-04-14 17:53:00,423] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12762: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_51_fu_3273_p2' generates 4 bits.
[2021-04-14 17:53:00,423] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12764: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_52_fu_3283_p2' generates 2 bits.
[2021-04-14 17:53:00,423] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12766: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_5_fu_2821_p2' generates 3 bits.
[2021-04-14 17:53:00,423] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12768: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_53_fu_3293_p2' generates 2 bits.
[2021-04-14 17:53:00,423] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12770: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_54_fu_3303_p2' generates 3 bits.
[2021-04-14 17:53:00,423] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12772: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_55_fu_3313_p2' generates 2 bits.
[2021-04-14 17:53:00,423] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12774: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_56_fu_3323_p2' generates 2 bits.
[2021-04-14 17:53:00,423] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12776: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_57_fu_3333_p2' generates 3 bits.
[2021-04-14 17:53:00,423] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12778: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_58_fu_3343_p2' generates 4 bits.
[2021-04-14 17:53:00,423] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12780: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_59_fu_3353_p2' generates 5 bits.
[2021-04-14 17:53:00,424] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12782: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_6_fu_2831_p2' generates 2 bits.
[2021-04-14 17:53:00,424] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12784: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_7_fu_2841_p2' generates 2 bits.
[2021-04-14 17:53:00,424] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12786: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_8_fu_2851_p2' generates 3 bits.
[2021-04-14 17:53:00,424] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12788: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_9_fu_2861_p2' generates 2 bits.
[2021-04-14 17:53:00,424] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12790: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_10_fu_2871_p2' generates 2 bits.
[2021-04-14 17:53:00,424] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:12792: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_62_fu_2769_p2' generates 1 bits.
[2021-04-14 17:53:00,424] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3240: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:00,424] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3401: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:00,424] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3553: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_V_fu_3675_p2' generates 6 bits.
[2021-04-14 17:53:00,424] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3555: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_fu_1804_p00' generates 12 bits.
[2021-04-14 17:53:00,424] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3557: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'ap_phi_reg_pp0_iter1_p_Val2_s_reg_1231' generates 6 bits.
[2021-04-14 17:53:00,424] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3561: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,424] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3563: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,424] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3565: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,424] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3567: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,424] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3569: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,424] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3571: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,424] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3573: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,424] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3575: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,424] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3577: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,424] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3579: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,424] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3581: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,424] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3583: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,424] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3585: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,424] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3587: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,424] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3589: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,424] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3591: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,424] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3593: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,424] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3595: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,424] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3597: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,424] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3599: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,424] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3601: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,424] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3603: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,425] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3605: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,425] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3607: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,425] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3609: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,425] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3611: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,425] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3613: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,425] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3615: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,425] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3617: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,425] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3619: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,425] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3621: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,425] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3623: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,425] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3625: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,425] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3627: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,425] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3629: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,425] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3631: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,425] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3633: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,425] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3635: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,425] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3637: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,425] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3639: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,425] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3641: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,425] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3643: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,425] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3645: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,425] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3647: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,425] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3649: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,425] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3651: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,425] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3653: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,425] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3655: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,425] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3657: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,425] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3659: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,425] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3661: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,425] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3663: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,425] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3665: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,425] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3667: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,425] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3669: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,425] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3671: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,425] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3673: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,425] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3675: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,425] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3677: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,425] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3679: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,425] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3681: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,425] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3683: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,425] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3685: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:00,426] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3687: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_fu_1804_p2' generates 12 bits.
[2021-04-14 17:53:00,426] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3691: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,426] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3693: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,426] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3695: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,426] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3697: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,426] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3699: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,426] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3701: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,426] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3703: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,426] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3705: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,426] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3707: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,426] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3709: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,426] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3711: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,426] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3713: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,426] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3715: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,426] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3717: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,426] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3719: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,426] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3721: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,426] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3723: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,426] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3725: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,426] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3727: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,426] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3729: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,426] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3731: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,426] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3733: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,426] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3735: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,426] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3737: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,426] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3739: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,426] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3741: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,426] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3743: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,426] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3745: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,426] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3747: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,426] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3749: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,426] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3751: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,426] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3753: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,426] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3755: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,426] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3757: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,426] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3759: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,426] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3761: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,426] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3763: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,426] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3765: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,426] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3767: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,426] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3769: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,426] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3771: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,426] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3773: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,426] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3775: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,427] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3777: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,427] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3779: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,427] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3781: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,427] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3783: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,427] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3785: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,427] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3787: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,427] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3789: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,427] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3791: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,427] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3793: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,427] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3795: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,427] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3797: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,427] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3799: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,427] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3801: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,427] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3803: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,427] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3805: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,427] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3807: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,427] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3809: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,427] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3811: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,427] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3813: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,427] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3815: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:00,427] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3949: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_9_fu_2015_p2' generates 1 bits.
[2021-04-14 17:53:00,427] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3951: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_10_fu_2035_p2' generates 1 bits.
[2021-04-14 17:53:00,427] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3953: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_11_fu_2055_p2' generates 1 bits.
[2021-04-14 17:53:00,427] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3955: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_12_fu_2075_p2' generates 1 bits.
[2021-04-14 17:53:00,427] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3957: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_13_fu_2095_p2' generates 1 bits.
[2021-04-14 17:53:00,427] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3959: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_14_fu_2115_p2' generates 1 bits.
[2021-04-14 17:53:00,427] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3961: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_15_fu_2135_p2' generates 1 bits.
[2021-04-14 17:53:00,427] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3963: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_16_fu_2155_p2' generates 1 bits.
[2021-04-14 17:53:00,427] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3965: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_17_fu_2175_p2' generates 1 bits.
[2021-04-14 17:53:00,427] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3967: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_18_fu_2195_p2' generates 1 bits.
[2021-04-14 17:53:00,427] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3969: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_fu_1835_p2' generates 1 bits.
[2021-04-14 17:53:00,427] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3971: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_19_fu_2215_p2' generates 1 bits.
[2021-04-14 17:53:00,427] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3973: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_20_fu_2235_p2' generates 1 bits.
[2021-04-14 17:53:00,427] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3975: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_21_fu_2255_p2' generates 1 bits.
[2021-04-14 17:53:00,427] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3977: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_22_fu_2275_p2' generates 1 bits.
[2021-04-14 17:53:00,427] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3979: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_23_fu_2295_p2' generates 1 bits.
[2021-04-14 17:53:00,427] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3981: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_24_fu_2315_p2' generates 1 bits.
[2021-04-14 17:53:00,427] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3983: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_25_fu_2335_p2' generates 1 bits.
[2021-04-14 17:53:00,427] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3985: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_26_fu_2355_p2' generates 1 bits.
[2021-04-14 17:53:00,427] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3987: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_27_fu_2375_p2' generates 1 bits.
[2021-04-14 17:53:00,427] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3989: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_28_fu_2395_p2' generates 1 bits.
[2021-04-14 17:53:00,427] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3991: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1_fu_1855_p2' generates 1 bits.
[2021-04-14 17:53:00,427] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3993: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_29_fu_2415_p2' generates 1 bits.
[2021-04-14 17:53:00,427] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3995: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_30_fu_2435_p2' generates 1 bits.
[2021-04-14 17:53:00,428] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3997: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_31_fu_2455_p2' generates 1 bits.
[2021-04-14 17:53:00,428] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:3999: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_32_fu_2475_p2' generates 1 bits.
[2021-04-14 17:53:00,428] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4001: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_33_fu_2495_p2' generates 1 bits.
[2021-04-14 17:53:00,428] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4003: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_34_fu_2515_p2' generates 1 bits.
[2021-04-14 17:53:00,428] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4005: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_35_fu_2535_p2' generates 1 bits.
[2021-04-14 17:53:00,428] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4007: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_36_fu_2555_p2' generates 1 bits.
[2021-04-14 17:53:00,428] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4009: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_37_fu_2575_p2' generates 1 bits.
[2021-04-14 17:53:00,428] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4011: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_38_fu_2595_p2' generates 1 bits.
[2021-04-14 17:53:00,428] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4013: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2_fu_1875_p2' generates 1 bits.
[2021-04-14 17:53:00,428] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4015: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_39_fu_2615_p2' generates 1 bits.
[2021-04-14 17:53:00,428] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4017: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_40_fu_2635_p2' generates 1 bits.
[2021-04-14 17:53:00,428] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4019: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_41_fu_2655_p2' generates 1 bits.
[2021-04-14 17:53:00,428] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4021: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_42_fu_2675_p2' generates 1 bits.
[2021-04-14 17:53:00,428] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4023: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_43_fu_2695_p2' generates 1 bits.
[2021-04-14 17:53:00,428] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4025: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_44_fu_2715_p2' generates 1 bits.
[2021-04-14 17:53:00,428] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4027: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_45_fu_2735_p2' generates 1 bits.
[2021-04-14 17:53:00,428] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4029: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_46_fu_2755_p2' generates 1 bits.
[2021-04-14 17:53:00,428] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4031: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_47_fu_2775_p2' generates 1 bits.
[2021-04-14 17:53:00,428] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4033: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_48_fu_2795_p2' generates 1 bits.
[2021-04-14 17:53:00,428] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4035: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_3_fu_1895_p2' generates 1 bits.
[2021-04-14 17:53:00,428] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4037: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_49_fu_2815_p2' generates 1 bits.
[2021-04-14 17:53:00,428] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4039: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_50_fu_2835_p2' generates 1 bits.
[2021-04-14 17:53:00,428] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4041: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_51_fu_2855_p2' generates 1 bits.
[2021-04-14 17:53:00,428] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4043: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_52_fu_2875_p2' generates 1 bits.
[2021-04-14 17:53:00,428] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4045: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_53_fu_2895_p2' generates 1 bits.
[2021-04-14 17:53:00,428] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4047: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_54_fu_2915_p2' generates 1 bits.
[2021-04-14 17:53:00,428] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4049: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_55_fu_2935_p2' generates 1 bits.
[2021-04-14 17:53:00,428] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4051: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_56_fu_2955_p2' generates 1 bits.
[2021-04-14 17:53:00,428] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4053: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_57_fu_2975_p2' generates 1 bits.
[2021-04-14 17:53:00,428] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4055: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_58_fu_2995_p2' generates 1 bits.
[2021-04-14 17:53:00,428] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4057: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_4_fu_1915_p2' generates 1 bits.
[2021-04-14 17:53:00,428] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4059: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_59_fu_3015_p2' generates 1 bits.
[2021-04-14 17:53:00,428] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4061: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_60_fu_3035_p2' generates 1 bits.
[2021-04-14 17:53:00,428] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4063: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_61_fu_3055_p2' generates 1 bits.
[2021-04-14 17:53:00,428] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4065: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_5_fu_1935_p2' generates 1 bits.
[2021-04-14 17:53:00,428] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4067: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_6_fu_1955_p2' generates 1 bits.
[2021-04-14 17:53:00,428] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4069: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_7_fu_1975_p2' generates 1 bits.
[2021-04-14 17:53:00,428] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4071: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_8_fu_1995_p2' generates 1 bits.
[2021-04-14 17:53:00,428] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4073: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_assign_fu_378' generates 32 bits.
[2021-04-14 17:53:00,428] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4075: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_11_fu_3187_p2' generates 3 bits.
[2021-04-14 17:53:00,428] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4077: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_13_fu_3203_p2' generates 4 bits.
[2021-04-14 17:53:00,428] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4079: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_14_fu_3213_p2' generates 2 bits.
[2021-04-14 17:53:00,428] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4081: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_15_fu_3223_p2' generates 2 bits.
[2021-04-14 17:53:00,428] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4083: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_16_fu_3233_p2' generates 3 bits.
[2021-04-14 17:53:00,429] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4085: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_17_fu_3243_p2' generates 2 bits.
[2021-04-14 17:53:00,429] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4087: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_18_fu_3253_p2' generates 2 bits.
[2021-04-14 17:53:00,429] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4089: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_19_fu_3263_p2' generates 3 bits.
[2021-04-14 17:53:00,429] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4091: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_20_fu_3273_p2' generates 4 bits.
[2021-04-14 17:53:00,429] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4093: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_21_fu_3283_p2' generates 2 bits.
[2021-04-14 17:53:00,429] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4095: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1_fu_3091_p2' generates 2 bits.
[2021-04-14 17:53:00,429] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4097: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_22_fu_3293_p2' generates 2 bits.
[2021-04-14 17:53:00,429] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4099: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_23_fu_3303_p2' generates 3 bits.
[2021-04-14 17:53:00,429] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4101: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_24_fu_3313_p2' generates 2 bits.
[2021-04-14 17:53:00,429] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4103: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_25_fu_3323_p2' generates 2 bits.
[2021-04-14 17:53:00,429] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4105: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_26_fu_3333_p2' generates 3 bits.
[2021-04-14 17:53:00,429] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4107: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_27_fu_3343_p2' generates 4 bits.
[2021-04-14 17:53:00,429] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4109: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_29_fu_3359_p2' generates 5 bits.
[2021-04-14 17:53:00,429] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4111: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_30_fu_3369_p2' generates 2 bits.
[2021-04-14 17:53:00,429] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4113: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_31_fu_3379_p2' generates 2 bits.
[2021-04-14 17:53:00,429] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4115: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_32_fu_3389_p2' generates 3 bits.
[2021-04-14 17:53:00,429] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4117: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2_fu_3101_p2' generates 2 bits.
[2021-04-14 17:53:00,429] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4119: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_33_fu_3399_p2' generates 2 bits.
[2021-04-14 17:53:00,429] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4121: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_34_fu_3409_p2' generates 2 bits.
[2021-04-14 17:53:00,429] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4123: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_35_fu_3419_p2' generates 3 bits.
[2021-04-14 17:53:00,429] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4125: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_36_fu_3429_p2' generates 4 bits.
[2021-04-14 17:53:00,429] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4127: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_37_fu_3439_p2' generates 2 bits.
[2021-04-14 17:53:00,429] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4129: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_38_fu_3449_p2' generates 2 bits.
[2021-04-14 17:53:00,429] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4131: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_39_fu_3459_p2' generates 3 bits.
[2021-04-14 17:53:00,429] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4133: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_40_fu_3469_p2' generates 2 bits.
[2021-04-14 17:53:00,429] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4135: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_41_fu_3479_p2' generates 2 bits.
[2021-04-14 17:53:00,429] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4137: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_42_fu_3489_p2' generates 3 bits.
[2021-04-14 17:53:00,429] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4139: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_3_fu_3111_p2' generates 2 bits.
[2021-04-14 17:53:00,429] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4141: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_43_fu_3499_p2' generates 4 bits.
[2021-04-14 17:53:00,429] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4143: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_44_fu_3509_p2' generates 5 bits.
[2021-04-14 17:53:00,429] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4145: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_45_fu_3519_p2' generates 2 bits.
[2021-04-14 17:53:00,429] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4147: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_46_fu_3529_p2' generates 2 bits.
[2021-04-14 17:53:00,429] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4149: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_47_fu_3539_p2' generates 3 bits.
[2021-04-14 17:53:00,429] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4151: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_48_fu_3549_p2' generates 2 bits.
[2021-04-14 17:53:00,429] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4153: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_49_fu_3559_p2' generates 2 bits.
[2021-04-14 17:53:00,430] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4155: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_50_fu_3569_p2' generates 3 bits.
[2021-04-14 17:53:00,430] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4157: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_51_fu_3579_p2' generates 4 bits.
[2021-04-14 17:53:00,430] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4159: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_52_fu_3589_p2' generates 2 bits.
[2021-04-14 17:53:00,430] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4161: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_5_fu_3127_p2' generates 3 bits.
[2021-04-14 17:53:00,430] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4163: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_53_fu_3599_p2' generates 2 bits.
[2021-04-14 17:53:00,430] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4165: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_54_fu_3609_p2' generates 3 bits.
[2021-04-14 17:53:00,430] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4167: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_55_fu_3619_p2' generates 2 bits.
[2021-04-14 17:53:00,430] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4169: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_56_fu_3629_p2' generates 2 bits.
[2021-04-14 17:53:00,430] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4171: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_57_fu_3639_p2' generates 3 bits.
[2021-04-14 17:53:00,430] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4173: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_58_fu_3649_p2' generates 4 bits.
[2021-04-14 17:53:00,430] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4175: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_59_fu_3659_p2' generates 5 bits.
[2021-04-14 17:53:00,430] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4177: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_6_fu_3137_p2' generates 2 bits.
[2021-04-14 17:53:00,430] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4179: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_7_fu_3147_p2' generates 2 bits.
[2021-04-14 17:53:00,430] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4181: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_8_fu_3157_p2' generates 3 bits.
[2021-04-14 17:53:00,430] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4183: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_9_fu_3167_p2' generates 2 bits.
[2021-04-14 17:53:00,430] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4185: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_10_fu_3177_p2' generates 2 bits.
[2021-04-14 17:53:00,430] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4187: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_62_fu_3075_p2' generates 1 bits.
[2021-04-14 17:53:00,430] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:27048: Output port connection 'ip_addr' expects 11 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2021-04-14 17:53:00,430] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:27048: Output port connection 'ip_addr' expects 8 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2021-04-14 17:53:00,430] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:27048: Output port connection 'ip_addr' expects 4 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2021-04-14 17:53:00,430] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:23652: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:00,430] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:14457: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:00,430] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:7580: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:00,430] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5565: Operator EQ expects 32 or 15 bits on the LHS, but LHS's VARREF 'addr_' generates 14 bits.
[2021-04-14 17:53:00,430] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5617: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 15 bits.
[2021-04-14 17:53:00,430] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5625: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:00,430] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5628: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:00,430] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5641: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:00,430] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5651: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:00,430] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5665: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:00,430] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5672: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:00,430] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5685: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:00,430] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5703: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:00,430] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5717: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:00,430] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5734: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:00,430] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5737: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:00,430] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5055: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:00,430] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5184: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_V_fu_741_p2' generates 5 bits.
[2021-04-14 17:53:00,430] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5200: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_10_fu_559_p2' generates 2 bits.
[2021-04-14 17:53:00,430] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5202: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_11_fu_569_p2' generates 3 bits.
[2021-04-14 17:53:00,430] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5204: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_13_fu_585_p2' generates 4 bits.
[2021-04-14 17:53:00,431] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5206: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_14_fu_595_p2' generates 2 bits.
[2021-04-14 17:53:00,431] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5208: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_15_fu_605_p2' generates 2 bits.
[2021-04-14 17:53:00,431] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5210: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_16_fu_615_p2' generates 3 bits.
[2021-04-14 17:53:00,431] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5212: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_17_fu_625_p2' generates 2 bits.
[2021-04-14 17:53:00,431] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5214: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_18_fu_635_p2' generates 2 bits.
[2021-04-14 17:53:00,431] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5216: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_19_fu_645_p2' generates 3 bits.
[2021-04-14 17:53:00,431] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5218: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_20_fu_655_p2' generates 4 bits.
[2021-04-14 17:53:00,431] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5220: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_29_fu_457_p2' generates 1 bits.
[2021-04-14 17:53:00,431] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5222: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_21_fu_665_p2' generates 2 bits.
[2021-04-14 17:53:00,431] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5224: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_22_fu_675_p2' generates 2 bits.
[2021-04-14 17:53:00,431] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5226: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_23_fu_685_p2' generates 3 bits.
[2021-04-14 17:53:00,431] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5228: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_24_fu_695_p2' generates 2 bits.
[2021-04-14 17:53:00,431] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5230: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_25_fu_705_p2' generates 2 bits.
[2021-04-14 17:53:00,431] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5232: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_26_fu_715_p2' generates 3 bits.
[2021-04-14 17:53:00,431] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5234: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_27_fu_725_p2' generates 4 bits.
[2021-04-14 17:53:00,431] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5236: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1_fu_473_p2' generates 2 bits.
[2021-04-14 17:53:00,431] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5238: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2_fu_483_p2' generates 2 bits.
[2021-04-14 17:53:00,431] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5240: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_3_fu_493_p2' generates 2 bits.
[2021-04-14 17:53:00,431] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5242: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_5_fu_509_p2' generates 3 bits.
[2021-04-14 17:53:00,431] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5244: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_6_fu_519_p2' generates 2 bits.
[2021-04-14 17:53:00,431] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5246: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_7_fu_529_p2' generates 2 bits.
[2021-04-14 17:53:00,431] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5248: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_8_fu_539_p2' generates 3 bits.
[2021-04-14 17:53:00,431] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5250: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_9_fu_549_p2' generates 2 bits.
[2021-04-14 17:53:00,431] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5252: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_14_fu_295_p2' generates 1 bits.
[2021-04-14 17:53:00,431] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5254: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_10_fu_255_p2' generates 1 bits.
[2021-04-14 17:53:00,431] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5256: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_11_fu_265_p2' generates 1 bits.
[2021-04-14 17:53:00,431] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5258: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_12_fu_275_p2' generates 1 bits.
[2021-04-14 17:53:00,431] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5260: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_13_fu_285_p2' generates 1 bits.
[2021-04-14 17:53:00,431] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5262: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_15_fu_317_p2' generates 1 bits.
[2021-04-14 17:53:00,431] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5264: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_16_fu_327_p2' generates 1 bits.
[2021-04-14 17:53:00,431] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5266: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_17_fu_337_p2' generates 1 bits.
[2021-04-14 17:53:00,431] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5268: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_18_fu_347_p2' generates 1 bits.
[2021-04-14 17:53:00,431] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5270: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_19_fu_357_p2' generates 1 bits.
[2021-04-14 17:53:00,431] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5272: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_20_fu_367_p2' generates 1 bits.
[2021-04-14 17:53:00,431] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5274: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_1_fu_145_p2' generates 1 bits.
[2021-04-14 17:53:00,431] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5276: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_21_fu_377_p2' generates 1 bits.
[2021-04-14 17:53:00,431] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5278: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_22_fu_387_p2' generates 1 bits.
[2021-04-14 17:53:00,431] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5280: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_23_fu_397_p2' generates 1 bits.
[2021-04-14 17:53:00,431] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5282: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_24_fu_407_p2' generates 1 bits.
[2021-04-14 17:53:00,431] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5284: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_25_fu_417_p2' generates 1 bits.
[2021-04-14 17:53:00,431] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5286: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_26_fu_427_p2' generates 1 bits.
[2021-04-14 17:53:00,431] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5288: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_27_fu_437_p2' generates 1 bits.
[2021-04-14 17:53:00,431] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5290: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_28_fu_447_p2' generates 1 bits.
[2021-04-14 17:53:00,431] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5292: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_4_fu_305_p3' generates 1 bits.
[2021-04-14 17:53:00,432] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5294: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_2_fu_155_p2' generates 1 bits.
[2021-04-14 17:53:00,432] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5296: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_3_fu_175_p2' generates 1 bits.
[2021-04-14 17:53:00,432] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5298: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_4_fu_185_p2' generates 1 bits.
[2021-04-14 17:53:00,432] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5300: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_5_fu_195_p2' generates 1 bits.
[2021-04-14 17:53:00,432] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5302: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_6_fu_205_p2' generates 1 bits.
[2021-04-14 17:53:00,432] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5304: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_7_fu_225_p2' generates 1 bits.
[2021-04-14 17:53:00,432] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5306: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_8_fu_235_p2' generates 1 bits.
[2021-04-14 17:53:00,432] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5308: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_9_fu_245_p2' generates 1 bits.
[2021-04-14 17:53:00,432] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5310: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_fu_125_p2' generates 1 bits.
[2021-04-14 17:53:00,432] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:4556: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:00,432] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:24540: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-04-14 17:53:00,432] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:21724: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-04-14 17:53:00,432] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:19135: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-04-14 17:53:00,432] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:18562: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-04-14 17:53:00,432] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:18467: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:00,432] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:14940: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-04-14 17:53:00,432] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:8089: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-04-14 17:53:00,432] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5625: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,432] %Warning-COMBDLY: *** See the manual before disabling this,
[2021-04-14 17:53:00,432] %Warning-COMBDLY: else you may end up with different sim results.
[2021-04-14 17:53:00,432] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5626: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,432] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5627: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,432] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5628: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,432] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5629: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,432] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5634: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,432] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5635: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,432] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5636: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,432] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5637: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,432] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5638: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,432] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5641: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,432] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5642: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,432] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5643: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,432] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5644: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,432] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5645: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,432] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5651: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,432] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5652: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,432] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5653: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,432] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5654: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,432] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5655: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,432] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5658: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,432] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5659: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,432] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5660: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,432] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5661: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,432] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5662: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,433] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5665: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,433] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5666: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,433] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5667: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,433] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5668: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,433] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5669: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,433] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5672: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,433] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5673: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,433] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5674: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,433] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5675: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,433] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5676: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,433] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5685: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,433] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5686: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,433] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5687: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,433] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5688: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,433] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5689: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,433] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5692: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,433] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5693: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,433] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5694: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,433] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5697: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,433] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5698: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,433] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5703: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,433] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5704: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,433] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5705: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,433] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5706: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,433] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5707: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,433] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5710: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,433] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5711: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,433] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5712: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,433] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5713: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,433] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5714: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,433] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5717: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,433] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5718: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,433] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5719: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,433] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5720: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,433] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5721: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,433] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5724: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,433] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5725: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,433] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5726: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,433] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5727: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,433] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5728: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,433] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5734: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,433] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5735: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,433] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5736: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,434] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5737: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:00,434] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_lijthyx1/finn_design_wrapper.v:5738: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:02,629] make: Entering directory '/tmp/finn_dev_mtrahms/pyverilator_ipstitched_kg8vpykp'
[2021-04-14 17:53:02,629] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o pyverilator_wrapper.o /tmp/finn_dev_mtrahms/pyverilator_ipstitched_kg8vpykp/pyverilator_wrapper.cpp
[2021-04-14 17:53:02,629] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o verilated.o /usr/share/verilator/include/verilated.cpp
[2021-04-14 17:53:02,629] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp
[2021-04-14 17:53:02,629] /usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vfinn_design_wrapper.cpp > Vfinn_design_wrapper__ALLcls.cpp
[2021-04-14 17:53:02,629] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o Vfinn_design_wrapper__ALLcls.o Vfinn_design_wrapper__ALLcls.cpp
[2021-04-14 17:53:02,629] /usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vfinn_design_wrapper__Trace.cpp Vfinn_design_wrapper__Syms.cpp Vfinn_design_wrapper__Trace__Slow.cpp > Vfinn_design_wrapper__ALLsup.cpp
[2021-04-14 17:53:02,629] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o Vfinn_design_wrapper__ALLsup.o Vfinn_design_wrapper__ALLsup.cpp
[2021-04-14 17:53:02,629]       Archiving Vfinn_design_wrapper__ALL.a ...
[2021-04-14 17:53:02,629] ar r Vfinn_design_wrapper__ALL.a Vfinn_design_wrapper__ALLcls.o Vfinn_design_wrapper__ALLsup.o
[2021-04-14 17:53:02,629] ranlib Vfinn_design_wrapper__ALL.a
[2021-04-14 17:53:02,629] g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o Vfinn_design_wrapper__ALL.a    -o Vfinn_design_wrapper -lm -lstdc++  2>&1 | c++filt
[2021-04-14 17:53:02,629] make: Leaving directory '/tmp/finn_dev_mtrahms/pyverilator_ipstitched_kg8vpykp'
[2021-04-14 17:53:02,629] ar: creating Vfinn_design_wrapper__ALL.a
[2021-04-14 17:53:02,880] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_0
[2021-04-14 17:53:02,881]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-04-14 17:53:02,881] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_1
[2021-04-14 17:53:02,881]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-04-14 17:53:02,882] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_2
[2021-04-14 17:53:02,882]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-04-14 17:53:02,882] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_3
[2021-04-14 17:53:02,882]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-04-14 17:53:02,882] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for Thresholding_Batch_0
[2021-04-14 17:53:02,882]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-04-14 17:53:02,890] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for Thresholding_Batch_0
[2021-04-14 17:53:02,890]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-04-14 17:53:02,890] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_3
[2021-04-14 17:53:02,890]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-04-14 17:53:02,891] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_2
[2021-04-14 17:53:02,891]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-04-14 17:53:02,891] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_1
[2021-04-14 17:53:02,891]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-04-14 17:53:11,485] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_0
[2021-04-14 17:53:11,485]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-04-14 17:53:20,119] Running step: step_create_stitched_ip [10/15]
[2021-04-14 17:53:20,119] /workspace/finn/src/finn/transformation/fpgadataflow/create_stitched_ip.py:66: UserWarning: The chosen frequency may lead to failure due to clock divider
[2021-04-14 17:53:20,119]                 constraints.
[2021-04-14 17:53:20,119]   constraints."""
[2021-04-14 17:53:33,292] Vivado stitched IP written into output_ipstitch_ooc_rtlsim/stitched_ip
[2021-04-14 17:53:33,293] Running step: step_measure_rtlsim_performance [11/15]
[2021-04-14 17:53:33,403] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:181: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:33,403] %Warning-STMTDLY: Use "/* verilator lint_off STMTDLY */" and lint_on around source to disable this message.
[2021-04-14 17:53:33,403] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch_0.v:87: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:33,403] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch_0.v:88: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:33,403] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch_0.v:89: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:33,403] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch_0.v:90: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:33,404] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch_0.v:91: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:33,404] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch_0.v:92: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:33,404] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch_0.v:93: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:33,404] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:254: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:33,404] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:383: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_V_fu_741_p2' generates 5 bits.
[2021-04-14 17:53:33,404] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:399: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_10_fu_559_p2' generates 2 bits.
[2021-04-14 17:53:33,404] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:401: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_11_fu_569_p2' generates 3 bits.
[2021-04-14 17:53:33,404] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:403: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_13_fu_585_p2' generates 4 bits.
[2021-04-14 17:53:33,404] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:405: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_14_fu_595_p2' generates 2 bits.
[2021-04-14 17:53:33,404] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:407: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_15_fu_605_p2' generates 2 bits.
[2021-04-14 17:53:33,404] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:409: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_16_fu_615_p2' generates 3 bits.
[2021-04-14 17:53:33,404] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:411: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_17_fu_625_p2' generates 2 bits.
[2021-04-14 17:53:33,404] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:413: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_18_fu_635_p2' generates 2 bits.
[2021-04-14 17:53:33,404] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:415: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_19_fu_645_p2' generates 3 bits.
[2021-04-14 17:53:33,404] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:417: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_20_fu_655_p2' generates 4 bits.
[2021-04-14 17:53:33,404] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:419: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_29_fu_457_p2' generates 1 bits.
[2021-04-14 17:53:33,404] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:421: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_21_fu_665_p2' generates 2 bits.
[2021-04-14 17:53:33,404] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:423: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_22_fu_675_p2' generates 2 bits.
[2021-04-14 17:53:33,404] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:425: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_23_fu_685_p2' generates 3 bits.
[2021-04-14 17:53:33,404] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:427: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_24_fu_695_p2' generates 2 bits.
[2021-04-14 17:53:33,404] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:429: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_25_fu_705_p2' generates 2 bits.
[2021-04-14 17:53:33,404] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:431: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_26_fu_715_p2' generates 3 bits.
[2021-04-14 17:53:33,404] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:433: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_27_fu_725_p2' generates 4 bits.
[2021-04-14 17:53:33,404] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:435: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1_fu_473_p2' generates 2 bits.
[2021-04-14 17:53:33,404] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:437: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2_fu_483_p2' generates 2 bits.
[2021-04-14 17:53:33,404] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:439: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_3_fu_493_p2' generates 2 bits.
[2021-04-14 17:53:33,404] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:441: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_5_fu_509_p2' generates 3 bits.
[2021-04-14 17:53:33,404] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:443: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_6_fu_519_p2' generates 2 bits.
[2021-04-14 17:53:33,404] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:445: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_7_fu_529_p2' generates 2 bits.
[2021-04-14 17:53:33,404] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:447: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_8_fu_539_p2' generates 3 bits.
[2021-04-14 17:53:33,404] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:449: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_9_fu_549_p2' generates 2 bits.
[2021-04-14 17:53:33,404] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:451: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_14_fu_295_p2' generates 1 bits.
[2021-04-14 17:53:33,404] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:453: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_10_fu_255_p2' generates 1 bits.
[2021-04-14 17:53:33,404] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:455: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_11_fu_265_p2' generates 1 bits.
[2021-04-14 17:53:33,404] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:457: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_12_fu_275_p2' generates 1 bits.
[2021-04-14 17:53:33,404] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:459: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_13_fu_285_p2' generates 1 bits.
[2021-04-14 17:53:33,404] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:461: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_15_fu_317_p2' generates 1 bits.
[2021-04-14 17:53:33,404] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:463: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_16_fu_327_p2' generates 1 bits.
[2021-04-14 17:53:33,404] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:465: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_17_fu_337_p2' generates 1 bits.
[2021-04-14 17:53:33,404] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:467: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_18_fu_347_p2' generates 1 bits.
[2021-04-14 17:53:33,404] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:469: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_19_fu_357_p2' generates 1 bits.
[2021-04-14 17:53:33,404] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:471: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_20_fu_367_p2' generates 1 bits.
[2021-04-14 17:53:33,404] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:473: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_1_fu_145_p2' generates 1 bits.
[2021-04-14 17:53:33,405] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:475: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_21_fu_377_p2' generates 1 bits.
[2021-04-14 17:53:33,405] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:477: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_22_fu_387_p2' generates 1 bits.
[2021-04-14 17:53:33,405] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:479: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_23_fu_397_p2' generates 1 bits.
[2021-04-14 17:53:33,405] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:481: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_24_fu_407_p2' generates 1 bits.
[2021-04-14 17:53:33,405] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:483: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_25_fu_417_p2' generates 1 bits.
[2021-04-14 17:53:33,405] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:485: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_26_fu_427_p2' generates 1 bits.
[2021-04-14 17:53:33,405] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:487: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_27_fu_437_p2' generates 1 bits.
[2021-04-14 17:53:33,405] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:489: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_28_fu_447_p2' generates 1 bits.
[2021-04-14 17:53:33,405] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:491: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_4_fu_305_p3' generates 1 bits.
[2021-04-14 17:53:33,405] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:493: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_2_fu_155_p2' generates 1 bits.
[2021-04-14 17:53:33,405] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:495: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_3_fu_175_p2' generates 1 bits.
[2021-04-14 17:53:33,405] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:497: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_4_fu_185_p2' generates 1 bits.
[2021-04-14 17:53:33,405] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:499: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_5_fu_195_p2' generates 1 bits.
[2021-04-14 17:53:33,405] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:501: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_6_fu_205_p2' generates 1 bits.
[2021-04-14 17:53:33,405] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:503: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_7_fu_225_p2' generates 1 bits.
[2021-04-14 17:53:33,405] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:505: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_8_fu_235_p2' generates 1 bits.
[2021-04-14 17:53:33,405] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:507: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_9_fu_245_p2' generates 1 bits.
[2021-04-14 17:53:33,405] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:509: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_fu_125_p2' generates 1 bits.
[2021-04-14 17:53:33,405] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_Thresholding_Batch_0_adm9ykr9/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch_0.v:285: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:34,856] make: Entering directory '/tmp/finn_dev_mtrahms/pyverilator_Thresholding_Batch_0_zuauf75x'
[2021-04-14 17:53:34,856] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o pyverilator_wrapper.o /tmp/finn_dev_mtrahms/pyverilator_Thresholding_Batch_0_zuauf75x/pyverilator_wrapper.cpp
[2021-04-14 17:53:34,856] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o verilated.o /usr/share/verilator/include/verilated.cpp
[2021-04-14 17:53:34,856] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp
[2021-04-14 17:53:34,856] /usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VThresholding_Batch_0_Thresholding_Batch_0.cpp > VThresholding_Batch_0_Thresholding_Batch_0__ALLcls.cpp
[2021-04-14 17:53:34,856] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o VThresholding_Batch_0_Thresholding_Batch_0__ALLcls.o VThresholding_Batch_0_Thresholding_Batch_0__ALLcls.cpp
[2021-04-14 17:53:34,856] /usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VThresholding_Batch_0_Thresholding_Batch_0__Trace.cpp VThresholding_Batch_0_Thresholding_Batch_0__Syms.cpp VThresholding_Batch_0_Thresholding_Batch_0__Trace__Slow.cpp > VThresholding_Batch_0_Thresholding_Batch_0__ALLsup.cpp
[2021-04-14 17:53:34,856] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o VThresholding_Batch_0_Thresholding_Batch_0__ALLsup.o VThresholding_Batch_0_Thresholding_Batch_0__ALLsup.cpp
[2021-04-14 17:53:34,856]       Archiving VThresholding_Batch_0_Thresholding_Batch_0__ALL.a ...
[2021-04-14 17:53:34,856] ar r VThresholding_Batch_0_Thresholding_Batch_0__ALL.a VThresholding_Batch_0_Thresholding_Batch_0__ALLcls.o VThresholding_Batch_0_Thresholding_Batch_0__ALLsup.o
[2021-04-14 17:53:34,856] ranlib VThresholding_Batch_0_Thresholding_Batch_0__ALL.a
[2021-04-14 17:53:34,856] g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VThresholding_Batch_0_Thresholding_Batch_0__ALL.a    -o VThresholding_Batch_0_Thresholding_Batch_0 -lm -lstdc++  2>&1 | c++filt
[2021-04-14 17:53:34,856] make: Leaving directory '/tmp/finn_dev_mtrahms/pyverilator_Thresholding_Batch_0_zuauf75x'
[2021-04-14 17:53:34,856] ar: creating VThresholding_Batch_0_Thresholding_Batch_0__ALL.a
[2021-04-14 17:53:34,924] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_3_mqwm5ymd/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:90: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:34,925] %Warning-STMTDLY: Use "/* verilator lint_off STMTDLY */" and lint_on around source to disable this message.
[2021-04-14 17:53:34,925] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_3_mqwm5ymd/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:91: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:34,925] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_3_mqwm5ymd/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:92: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:34,925] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_3_mqwm5ymd/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3.v:107: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:34,925] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_3_mqwm5ymd/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3.v:108: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:34,925] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_3_mqwm5ymd/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3.v:109: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:34,925] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_3_mqwm5ymd/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3.v:110: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:34,925] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_3_mqwm5ymd/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3.v:111: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:34,925] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_3_mqwm5ymd/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3.v:112: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:34,925] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_3_mqwm5ymd/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3.v:113: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:34,925] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_3_mqwm5ymd/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3.v:114: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:34,925] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_3_mqwm5ymd/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3.v:115: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:34,925] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_3_mqwm5ymd/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3.v:116: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:34,925] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_3_mqwm5ymd/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3.v:117: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:34,925] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_3_mqwm5ymd/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:269: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:34,925] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_3_mqwm5ymd/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3.v:365: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:36,368] make: Entering directory '/tmp/finn_dev_mtrahms/pyverilator_StreamingFCLayer_Batch_3_fbqid4nl'
[2021-04-14 17:53:36,368] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o pyverilator_wrapper.o /tmp/finn_dev_mtrahms/pyverilator_StreamingFCLayer_Batch_3_fbqid4nl/pyverilator_wrapper.cpp
[2021-04-14 17:53:36,368] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o verilated.o /usr/share/verilator/include/verilated.cpp
[2021-04-14 17:53:36,369] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp
[2021-04-14 17:53:36,369] /usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3.cpp > VStreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3__ALLcls.cpp
[2021-04-14 17:53:36,369] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o VStreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3__ALLcls.o VStreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3__ALLcls.cpp
[2021-04-14 17:53:36,369] /usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3__Trace.cpp VStreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3__Syms.cpp VStreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3__Trace__Slow.cpp > VStreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3__ALLsup.cpp
[2021-04-14 17:53:36,369] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o VStreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3__ALLsup.o VStreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3__ALLsup.cpp
[2021-04-14 17:53:36,369]       Archiving VStreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3__ALL.a ...
[2021-04-14 17:53:36,369] ar r VStreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3__ALL.a VStreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3__ALLcls.o VStreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3__ALLsup.o
[2021-04-14 17:53:36,369] ranlib VStreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3__ALL.a
[2021-04-14 17:53:36,369] g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3__ALL.a    -o VStreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3 -lm -lstdc++  2>&1 | c++filt
[2021-04-14 17:53:36,369] make: Leaving directory '/tmp/finn_dev_mtrahms/pyverilator_StreamingFCLayer_Batch_3_fbqid4nl'
[2021-04-14 17:53:36,369] ar: creating VStreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3__ALL.a
[2021-04-14 17:53:36,560] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2.v:107: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:36,560] %Warning-STMTDLY: Use "/* verilator lint_off STMTDLY */" and lint_on around source to disable this message.
[2021-04-14 17:53:36,560] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2.v:108: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:36,560] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2.v:109: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:36,560] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2.v:110: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:36,560] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2.v:111: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:36,560] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2.v:112: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:36,560] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2.v:113: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:36,560] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2.v:114: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:36,560] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2.v:115: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:36,560] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2.v:116: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:36,560] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2.v:117: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:36,560] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:491: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:36,560] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:492: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:36,560] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:493: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:36,560] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1812: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:36,560] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1973: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:36,560] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2125: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_V_fu_3124_p2' generates 6 bits.
[2021-04-14 17:53:36,560] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2127: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_fu_812_p00' generates 12 bits.
[2021-04-14 17:53:36,560] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2129: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'ap_phi_reg_pp0_iter1_p_Val2_s_reg_542' generates 6 bits.
[2021-04-14 17:53:36,560] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2133: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_fu_812_p2' generates 12 bits.
[2021-04-14 17:53:36,560] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2271: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_10_fu_1120_p2' generates 1 bits.
[2021-04-14 17:53:36,560] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2273: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_11_fu_1147_p2' generates 1 bits.
[2021-04-14 17:53:36,560] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2275: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_12_fu_1174_p2' generates 1 bits.
[2021-04-14 17:53:36,560] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2277: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_13_fu_1201_p2' generates 1 bits.
[2021-04-14 17:53:36,561] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2279: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_14_fu_1228_p2' generates 1 bits.
[2021-04-14 17:53:36,561] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2281: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_15_fu_1255_p2' generates 1 bits.
[2021-04-14 17:53:36,561] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2283: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_16_fu_1282_p2' generates 1 bits.
[2021-04-14 17:53:36,561] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2285: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_17_fu_1309_p2' generates 1 bits.
[2021-04-14 17:53:36,561] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2287: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_18_fu_1336_p2' generates 1 bits.
[2021-04-14 17:53:36,561] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2289: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_19_fu_1363_p2' generates 1 bits.
[2021-04-14 17:53:36,561] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2291: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1_fu_877_p2' generates 1 bits.
[2021-04-14 17:53:36,561] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2293: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_20_fu_1390_p2' generates 1 bits.
[2021-04-14 17:53:36,561] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2295: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_21_fu_1417_p2' generates 1 bits.
[2021-04-14 17:53:36,561] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2297: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_22_fu_1444_p2' generates 1 bits.
[2021-04-14 17:53:36,561] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2299: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_23_fu_1471_p2' generates 1 bits.
[2021-04-14 17:53:36,561] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2301: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_24_fu_1498_p2' generates 1 bits.
[2021-04-14 17:53:36,561] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2303: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_25_fu_1525_p2' generates 1 bits.
[2021-04-14 17:53:36,561] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2305: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_26_fu_1552_p2' generates 1 bits.
[2021-04-14 17:53:36,561] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2307: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_27_fu_1579_p2' generates 1 bits.
[2021-04-14 17:53:36,561] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2309: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_28_fu_1606_p2' generates 1 bits.
[2021-04-14 17:53:36,561] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2311: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_29_fu_1633_p2' generates 1 bits.
[2021-04-14 17:53:36,561] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2313: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2_fu_904_p2' generates 1 bits.
[2021-04-14 17:53:36,561] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2315: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_30_fu_1660_p2' generates 1 bits.
[2021-04-14 17:53:36,561] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2317: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_31_fu_1687_p2' generates 1 bits.
[2021-04-14 17:53:36,561] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2319: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_32_fu_1714_p2' generates 1 bits.
[2021-04-14 17:53:36,561] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2321: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_33_fu_1741_p2' generates 1 bits.
[2021-04-14 17:53:36,561] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2323: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_34_fu_1768_p2' generates 1 bits.
[2021-04-14 17:53:36,561] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2325: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_35_fu_1795_p2' generates 1 bits.
[2021-04-14 17:53:36,561] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2327: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_36_fu_1822_p2' generates 1 bits.
[2021-04-14 17:53:36,561] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2329: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_37_fu_1849_p2' generates 1 bits.
[2021-04-14 17:53:36,561] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2331: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_38_fu_1876_p2' generates 1 bits.
[2021-04-14 17:53:36,561] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2333: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_39_fu_1903_p2' generates 1 bits.
[2021-04-14 17:53:36,561] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2335: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_3_fu_931_p2' generates 1 bits.
[2021-04-14 17:53:36,561] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2337: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_40_fu_1930_p2' generates 1 bits.
[2021-04-14 17:53:36,561] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2339: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_41_fu_1957_p2' generates 1 bits.
[2021-04-14 17:53:36,561] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2341: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_42_fu_1984_p2' generates 1 bits.
[2021-04-14 17:53:36,561] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2343: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_43_fu_2011_p2' generates 1 bits.
[2021-04-14 17:53:36,561] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2345: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_44_fu_2038_p2' generates 1 bits.
[2021-04-14 17:53:36,561] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2347: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_45_fu_2065_p2' generates 1 bits.
[2021-04-14 17:53:36,561] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2349: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_46_fu_2092_p2' generates 1 bits.
[2021-04-14 17:53:36,561] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2351: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_47_fu_2119_p2' generates 1 bits.
[2021-04-14 17:53:36,561] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2353: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_48_fu_2146_p2' generates 1 bits.
[2021-04-14 17:53:36,561] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2355: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_49_fu_2173_p2' generates 1 bits.
[2021-04-14 17:53:36,561] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2357: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_4_fu_958_p2' generates 1 bits.
[2021-04-14 17:53:36,561] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2359: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_50_fu_2200_p2' generates 1 bits.
[2021-04-14 17:53:36,561] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2361: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_51_fu_2227_p2' generates 1 bits.
[2021-04-14 17:53:36,561] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2363: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_52_fu_2254_p2' generates 1 bits.
[2021-04-14 17:53:36,561] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2365: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_53_fu_2281_p2' generates 1 bits.
[2021-04-14 17:53:36,562] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2367: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_54_fu_2308_p2' generates 1 bits.
[2021-04-14 17:53:36,562] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2369: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_55_fu_2335_p2' generates 1 bits.
[2021-04-14 17:53:36,562] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2371: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_56_fu_2362_p2' generates 1 bits.
[2021-04-14 17:53:36,562] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2373: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_57_fu_2389_p2' generates 1 bits.
[2021-04-14 17:53:36,562] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2375: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_58_fu_2416_p2' generates 1 bits.
[2021-04-14 17:53:36,562] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2377: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_59_fu_2443_p2' generates 1 bits.
[2021-04-14 17:53:36,562] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2379: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_5_fu_985_p2' generates 1 bits.
[2021-04-14 17:53:36,562] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2381: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_60_fu_2470_p2' generates 1 bits.
[2021-04-14 17:53:36,562] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2383: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_61_fu_2497_p2' generates 1 bits.
[2021-04-14 17:53:36,562] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2385: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_6_fu_1012_p2' generates 1 bits.
[2021-04-14 17:53:36,562] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2387: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_7_fu_1039_p2' generates 1 bits.
[2021-04-14 17:53:36,562] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2389: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_8_fu_1066_p2' generates 1 bits.
[2021-04-14 17:53:36,562] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2391: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_9_fu_1093_p2' generates 1 bits.
[2021-04-14 17:53:36,562] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2393: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_fu_850_p2' generates 1 bits.
[2021-04-14 17:53:36,562] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2395: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_11_fu_2636_p2' generates 3 bits.
[2021-04-14 17:53:36,562] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2397: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_13_fu_2652_p2' generates 4 bits.
[2021-04-14 17:53:36,562] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2399: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_14_fu_2662_p2' generates 2 bits.
[2021-04-14 17:53:36,562] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2401: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_15_fu_2672_p2' generates 2 bits.
[2021-04-14 17:53:36,562] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2403: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_16_fu_2682_p2' generates 3 bits.
[2021-04-14 17:53:36,562] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2405: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_17_fu_2692_p2' generates 2 bits.
[2021-04-14 17:53:36,562] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2407: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_18_fu_2702_p2' generates 2 bits.
[2021-04-14 17:53:36,562] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2409: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_19_fu_2712_p2' generates 3 bits.
[2021-04-14 17:53:36,562] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2411: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_20_fu_2722_p2' generates 4 bits.
[2021-04-14 17:53:36,562] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2413: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_21_fu_2732_p2' generates 2 bits.
[2021-04-14 17:53:36,562] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2415: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1_fu_2540_p2' generates 2 bits.
[2021-04-14 17:53:36,562] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2417: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_22_fu_2742_p2' generates 2 bits.
[2021-04-14 17:53:36,562] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2419: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_23_fu_2752_p2' generates 3 bits.
[2021-04-14 17:53:36,562] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2421: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_24_fu_2762_p2' generates 2 bits.
[2021-04-14 17:53:36,562] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2423: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_25_fu_2772_p2' generates 2 bits.
[2021-04-14 17:53:36,562] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2425: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_26_fu_2782_p2' generates 3 bits.
[2021-04-14 17:53:36,562] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2427: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_27_fu_2792_p2' generates 4 bits.
[2021-04-14 17:53:36,562] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2429: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_29_fu_2808_p2' generates 5 bits.
[2021-04-14 17:53:36,562] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2431: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_30_fu_2818_p2' generates 2 bits.
[2021-04-14 17:53:36,562] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2433: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_31_fu_2828_p2' generates 2 bits.
[2021-04-14 17:53:36,562] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2435: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_32_fu_2838_p2' generates 3 bits.
[2021-04-14 17:53:36,562] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2437: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2_fu_2550_p2' generates 2 bits.
[2021-04-14 17:53:36,562] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2439: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_33_fu_2848_p2' generates 2 bits.
[2021-04-14 17:53:36,562] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2441: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_34_fu_2858_p2' generates 2 bits.
[2021-04-14 17:53:36,562] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2443: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_35_fu_2868_p2' generates 3 bits.
[2021-04-14 17:53:36,562] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2445: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_36_fu_2878_p2' generates 4 bits.
[2021-04-14 17:53:36,562] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2447: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_37_fu_2888_p2' generates 2 bits.
[2021-04-14 17:53:36,562] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2449: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_38_fu_2898_p2' generates 2 bits.
[2021-04-14 17:53:36,562] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2451: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_39_fu_2908_p2' generates 3 bits.
[2021-04-14 17:53:36,562] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2453: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_40_fu_2918_p2' generates 2 bits.
[2021-04-14 17:53:36,563] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2455: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_41_fu_2928_p2' generates 2 bits.
[2021-04-14 17:53:36,563] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2457: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_42_fu_2938_p2' generates 3 bits.
[2021-04-14 17:53:36,563] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2459: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_3_fu_2560_p2' generates 2 bits.
[2021-04-14 17:53:36,563] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2461: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_43_fu_2948_p2' generates 4 bits.
[2021-04-14 17:53:36,563] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2463: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_44_fu_2958_p2' generates 5 bits.
[2021-04-14 17:53:36,563] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2465: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_45_fu_2968_p2' generates 2 bits.
[2021-04-14 17:53:36,563] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2467: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_46_fu_2978_p2' generates 2 bits.
[2021-04-14 17:53:36,563] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2469: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_47_fu_2988_p2' generates 3 bits.
[2021-04-14 17:53:36,563] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2471: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_48_fu_2998_p2' generates 2 bits.
[2021-04-14 17:53:36,563] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2473: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_49_fu_3008_p2' generates 2 bits.
[2021-04-14 17:53:36,563] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2475: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_50_fu_3018_p2' generates 3 bits.
[2021-04-14 17:53:36,563] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2477: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_51_fu_3028_p2' generates 4 bits.
[2021-04-14 17:53:36,563] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2479: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_52_fu_3038_p2' generates 2 bits.
[2021-04-14 17:53:36,563] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2481: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_5_fu_2576_p2' generates 3 bits.
[2021-04-14 17:53:36,563] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2483: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_53_fu_3048_p2' generates 2 bits.
[2021-04-14 17:53:36,563] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2485: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_54_fu_3058_p2' generates 3 bits.
[2021-04-14 17:53:36,563] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2487: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_55_fu_3068_p2' generates 2 bits.
[2021-04-14 17:53:36,563] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2489: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_56_fu_3078_p2' generates 2 bits.
[2021-04-14 17:53:36,563] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2491: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_57_fu_3088_p2' generates 3 bits.
[2021-04-14 17:53:36,563] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2493: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_58_fu_3098_p2' generates 4 bits.
[2021-04-14 17:53:36,563] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2495: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_59_fu_3108_p2' generates 5 bits.
[2021-04-14 17:53:36,563] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2497: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_6_fu_2586_p2' generates 2 bits.
[2021-04-14 17:53:36,563] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2499: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_7_fu_2596_p2' generates 2 bits.
[2021-04-14 17:53:36,563] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2501: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_8_fu_2606_p2' generates 3 bits.
[2021-04-14 17:53:36,563] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2503: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_9_fu_2616_p2' generates 2 bits.
[2021-04-14 17:53:36,563] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2505: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_10_fu_2626_p2' generates 2 bits.
[2021-04-14 17:53:36,563] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:2507: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_62_fu_2524_p2' generates 1 bits.
[2021-04-14 17:53:36,563] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_2_li1thos2/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2.v:365: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:38,042] make: Entering directory '/tmp/finn_dev_mtrahms/pyverilator_StreamingFCLayer_Batch_2_iozdv0sw'
[2021-04-14 17:53:38,042] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o pyverilator_wrapper.o /tmp/finn_dev_mtrahms/pyverilator_StreamingFCLayer_Batch_2_iozdv0sw/pyverilator_wrapper.cpp
[2021-04-14 17:53:38,042] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o verilated.o /usr/share/verilator/include/verilated.cpp
[2021-04-14 17:53:38,042] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp
[2021-04-14 17:53:38,042] /usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2.cpp > VStreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2__ALLcls.cpp
[2021-04-14 17:53:38,042] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o VStreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2__ALLcls.o VStreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2__ALLcls.cpp
[2021-04-14 17:53:38,042] /usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2__Trace.cpp VStreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2__Syms.cpp VStreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2__Trace__Slow.cpp > VStreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2__ALLsup.cpp
[2021-04-14 17:53:38,042] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o VStreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2__ALLsup.o VStreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2__ALLsup.cpp
[2021-04-14 17:53:38,042]       Archiving VStreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2__ALL.a ...
[2021-04-14 17:53:38,042] ar r VStreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2__ALL.a VStreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2__ALLcls.o VStreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2__ALLsup.o
[2021-04-14 17:53:38,042] ranlib VStreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2__ALL.a
[2021-04-14 17:53:38,042] g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2__ALL.a    -o VStreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2 -lm -lstdc++  2>&1 | c++filt
[2021-04-14 17:53:38,042] make: Leaving directory '/tmp/finn_dev_mtrahms/pyverilator_StreamingFCLayer_Batch_2_iozdv0sw'
[2021-04-14 17:53:38,042] ar: creating VStreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2__ALL.a
[2021-04-14 17:53:38,345] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:699: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:38,345] %Warning-STMTDLY: Use "/* verilator lint_off STMTDLY */" and lint_on around source to disable this message.
[2021-04-14 17:53:38,345] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:700: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:38,345] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:701: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:38,345] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1.v:107: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:38,345] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1.v:108: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:38,345] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1.v:109: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:38,345] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1.v:110: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:38,345] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1.v:111: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:38,345] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1.v:112: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:38,345] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1.v:113: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:38,345] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1.v:114: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:38,345] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1.v:115: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:38,345] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1.v:116: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:38,345] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1.v:117: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:38,345] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2426: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:38,345] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2587: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:38,345] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2739: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_V_fu_3675_p2' generates 6 bits.
[2021-04-14 17:53:38,345] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2741: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_fu_1804_p00' generates 12 bits.
[2021-04-14 17:53:38,345] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2743: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'ap_phi_reg_pp0_iter1_p_Val2_s_reg_1231' generates 6 bits.
[2021-04-14 17:53:38,345] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2747: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,345] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2749: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,345] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2751: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,345] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2753: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,345] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2755: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,345] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2757: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,345] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2759: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,345] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2761: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,346] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2763: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,346] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2765: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,346] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2767: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,346] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2769: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,346] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2771: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,346] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2773: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,346] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2775: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,346] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2777: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,346] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2779: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,346] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2781: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,346] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2783: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,346] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2785: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,346] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2787: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,346] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2789: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,346] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2791: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,346] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2793: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,346] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2795: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,346] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2797: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,346] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2799: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,346] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2801: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,346] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2803: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,346] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2805: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,346] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2807: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,346] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2809: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,346] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2811: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,346] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2813: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,346] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2815: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,346] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2817: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,346] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2819: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,346] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2821: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,346] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2823: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,346] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2825: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,346] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2827: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,346] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2829: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,346] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2831: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,346] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2833: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,346] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2835: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,346] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2837: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,346] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2839: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,346] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2841: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,346] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2843: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,346] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2845: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,346] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2847: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,347] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2849: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,347] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2851: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,347] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2853: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,347] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2855: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,347] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2857: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,347] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2859: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,347] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2861: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,347] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2863: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,347] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2865: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,347] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2867: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,347] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2869: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,347] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2871: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:38,347] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2873: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_fu_1804_p2' generates 12 bits.
[2021-04-14 17:53:38,347] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2877: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,347] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2879: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,347] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2881: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,347] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2883: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,347] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2885: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,347] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2887: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,347] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2889: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,347] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2891: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,347] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2893: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,347] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2895: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,347] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2897: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,347] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2899: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,347] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2901: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,347] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2903: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,347] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2905: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,347] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2907: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,347] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2909: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,347] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2911: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,347] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2913: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,347] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2915: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,347] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2917: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,347] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2919: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,347] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2921: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,347] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2923: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,347] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2925: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,347] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2927: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,347] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2929: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,347] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2931: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,348] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2933: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,348] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2935: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,348] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2937: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,348] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2939: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,348] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2941: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,348] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2943: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,348] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2945: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,348] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2947: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,348] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2949: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,348] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2951: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,348] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2953: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,348] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2955: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,348] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2957: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,348] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2959: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,348] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2961: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,348] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2963: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,348] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2965: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,348] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2967: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,348] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2969: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,348] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2971: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,348] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2973: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,348] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2975: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,348] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2977: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,348] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2979: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,348] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2981: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,348] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2983: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,348] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2985: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,348] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2987: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,348] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2989: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,348] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2991: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,348] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2993: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,348] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2995: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,348] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2997: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,348] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2999: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,348] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3001: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:38,348] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3135: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_9_fu_2015_p2' generates 1 bits.
[2021-04-14 17:53:38,348] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3137: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_10_fu_2035_p2' generates 1 bits.
[2021-04-14 17:53:38,348] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3139: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_11_fu_2055_p2' generates 1 bits.
[2021-04-14 17:53:38,348] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3141: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_12_fu_2075_p2' generates 1 bits.
[2021-04-14 17:53:38,348] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3143: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_13_fu_2095_p2' generates 1 bits.
[2021-04-14 17:53:38,348] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3145: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_14_fu_2115_p2' generates 1 bits.
[2021-04-14 17:53:38,348] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3147: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_15_fu_2135_p2' generates 1 bits.
[2021-04-14 17:53:38,348] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3149: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_16_fu_2155_p2' generates 1 bits.
[2021-04-14 17:53:38,348] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3151: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_17_fu_2175_p2' generates 1 bits.
[2021-04-14 17:53:38,349] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3153: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_18_fu_2195_p2' generates 1 bits.
[2021-04-14 17:53:38,349] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3155: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_fu_1835_p2' generates 1 bits.
[2021-04-14 17:53:38,349] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3157: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_19_fu_2215_p2' generates 1 bits.
[2021-04-14 17:53:38,349] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3159: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_20_fu_2235_p2' generates 1 bits.
[2021-04-14 17:53:38,349] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3161: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_21_fu_2255_p2' generates 1 bits.
[2021-04-14 17:53:38,349] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3163: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_22_fu_2275_p2' generates 1 bits.
[2021-04-14 17:53:38,349] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3165: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_23_fu_2295_p2' generates 1 bits.
[2021-04-14 17:53:38,349] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3167: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_24_fu_2315_p2' generates 1 bits.
[2021-04-14 17:53:38,349] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3169: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_25_fu_2335_p2' generates 1 bits.
[2021-04-14 17:53:38,349] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3171: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_26_fu_2355_p2' generates 1 bits.
[2021-04-14 17:53:38,349] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3173: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_27_fu_2375_p2' generates 1 bits.
[2021-04-14 17:53:38,349] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3175: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_28_fu_2395_p2' generates 1 bits.
[2021-04-14 17:53:38,349] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3177: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1_fu_1855_p2' generates 1 bits.
[2021-04-14 17:53:38,349] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3179: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_29_fu_2415_p2' generates 1 bits.
[2021-04-14 17:53:38,349] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3181: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_30_fu_2435_p2' generates 1 bits.
[2021-04-14 17:53:38,349] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3183: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_31_fu_2455_p2' generates 1 bits.
[2021-04-14 17:53:38,349] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3185: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_32_fu_2475_p2' generates 1 bits.
[2021-04-14 17:53:38,349] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3187: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_33_fu_2495_p2' generates 1 bits.
[2021-04-14 17:53:38,349] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3189: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_34_fu_2515_p2' generates 1 bits.
[2021-04-14 17:53:38,349] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3191: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_35_fu_2535_p2' generates 1 bits.
[2021-04-14 17:53:38,349] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3193: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_36_fu_2555_p2' generates 1 bits.
[2021-04-14 17:53:38,349] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3195: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_37_fu_2575_p2' generates 1 bits.
[2021-04-14 17:53:38,349] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3197: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_38_fu_2595_p2' generates 1 bits.
[2021-04-14 17:53:38,349] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3199: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2_fu_1875_p2' generates 1 bits.
[2021-04-14 17:53:38,349] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3201: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_39_fu_2615_p2' generates 1 bits.
[2021-04-14 17:53:38,349] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3203: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_40_fu_2635_p2' generates 1 bits.
[2021-04-14 17:53:38,349] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3205: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_41_fu_2655_p2' generates 1 bits.
[2021-04-14 17:53:38,349] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3207: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_42_fu_2675_p2' generates 1 bits.
[2021-04-14 17:53:38,349] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3209: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_43_fu_2695_p2' generates 1 bits.
[2021-04-14 17:53:38,349] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3211: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_44_fu_2715_p2' generates 1 bits.
[2021-04-14 17:53:38,349] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3213: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_45_fu_2735_p2' generates 1 bits.
[2021-04-14 17:53:38,349] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3215: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_46_fu_2755_p2' generates 1 bits.
[2021-04-14 17:53:38,349] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3217: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_47_fu_2775_p2' generates 1 bits.
[2021-04-14 17:53:38,349] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3219: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_48_fu_2795_p2' generates 1 bits.
[2021-04-14 17:53:38,349] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3221: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_3_fu_1895_p2' generates 1 bits.
[2021-04-14 17:53:38,349] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3223: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_49_fu_2815_p2' generates 1 bits.
[2021-04-14 17:53:38,350] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3225: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_50_fu_2835_p2' generates 1 bits.
[2021-04-14 17:53:38,350] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3227: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_51_fu_2855_p2' generates 1 bits.
[2021-04-14 17:53:38,350] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3229: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_52_fu_2875_p2' generates 1 bits.
[2021-04-14 17:53:38,350] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3231: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_53_fu_2895_p2' generates 1 bits.
[2021-04-14 17:53:38,350] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3233: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_54_fu_2915_p2' generates 1 bits.
[2021-04-14 17:53:38,350] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3235: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_55_fu_2935_p2' generates 1 bits.
[2021-04-14 17:53:38,350] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3237: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_56_fu_2955_p2' generates 1 bits.
[2021-04-14 17:53:38,350] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3239: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_57_fu_2975_p2' generates 1 bits.
[2021-04-14 17:53:38,350] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3241: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_58_fu_2995_p2' generates 1 bits.
[2021-04-14 17:53:38,350] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3243: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_4_fu_1915_p2' generates 1 bits.
[2021-04-14 17:53:38,350] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3245: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_59_fu_3015_p2' generates 1 bits.
[2021-04-14 17:53:38,350] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3247: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_60_fu_3035_p2' generates 1 bits.
[2021-04-14 17:53:38,350] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3249: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_61_fu_3055_p2' generates 1 bits.
[2021-04-14 17:53:38,350] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3251: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_5_fu_1935_p2' generates 1 bits.
[2021-04-14 17:53:38,350] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3253: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_6_fu_1955_p2' generates 1 bits.
[2021-04-14 17:53:38,350] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3255: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_7_fu_1975_p2' generates 1 bits.
[2021-04-14 17:53:38,350] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3257: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_8_fu_1995_p2' generates 1 bits.
[2021-04-14 17:53:38,350] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3259: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_assign_fu_378' generates 32 bits.
[2021-04-14 17:53:38,350] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3261: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_11_fu_3187_p2' generates 3 bits.
[2021-04-14 17:53:38,350] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3263: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_13_fu_3203_p2' generates 4 bits.
[2021-04-14 17:53:38,350] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3265: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_14_fu_3213_p2' generates 2 bits.
[2021-04-14 17:53:38,350] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3267: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_15_fu_3223_p2' generates 2 bits.
[2021-04-14 17:53:38,350] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3269: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_16_fu_3233_p2' generates 3 bits.
[2021-04-14 17:53:38,350] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3271: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_17_fu_3243_p2' generates 2 bits.
[2021-04-14 17:53:38,350] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3273: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_18_fu_3253_p2' generates 2 bits.
[2021-04-14 17:53:38,350] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3275: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_19_fu_3263_p2' generates 3 bits.
[2021-04-14 17:53:38,350] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3277: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_20_fu_3273_p2' generates 4 bits.
[2021-04-14 17:53:38,350] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3279: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_21_fu_3283_p2' generates 2 bits.
[2021-04-14 17:53:38,350] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3281: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1_fu_3091_p2' generates 2 bits.
[2021-04-14 17:53:38,350] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3283: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_22_fu_3293_p2' generates 2 bits.
[2021-04-14 17:53:38,350] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3285: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_23_fu_3303_p2' generates 3 bits.
[2021-04-14 17:53:38,350] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3287: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_24_fu_3313_p2' generates 2 bits.
[2021-04-14 17:53:38,350] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3289: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_25_fu_3323_p2' generates 2 bits.
[2021-04-14 17:53:38,350] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3291: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_26_fu_3333_p2' generates 3 bits.
[2021-04-14 17:53:38,350] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3293: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_27_fu_3343_p2' generates 4 bits.
[2021-04-14 17:53:38,350] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3295: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_29_fu_3359_p2' generates 5 bits.
[2021-04-14 17:53:38,350] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3297: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_30_fu_3369_p2' generates 2 bits.
[2021-04-14 17:53:38,350] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3299: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_31_fu_3379_p2' generates 2 bits.
[2021-04-14 17:53:38,351] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3301: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_32_fu_3389_p2' generates 3 bits.
[2021-04-14 17:53:38,351] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3303: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2_fu_3101_p2' generates 2 bits.
[2021-04-14 17:53:38,351] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3305: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_33_fu_3399_p2' generates 2 bits.
[2021-04-14 17:53:38,351] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3307: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_34_fu_3409_p2' generates 2 bits.
[2021-04-14 17:53:38,351] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3309: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_35_fu_3419_p2' generates 3 bits.
[2021-04-14 17:53:38,351] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3311: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_36_fu_3429_p2' generates 4 bits.
[2021-04-14 17:53:38,351] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3313: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_37_fu_3439_p2' generates 2 bits.
[2021-04-14 17:53:38,351] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3315: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_38_fu_3449_p2' generates 2 bits.
[2021-04-14 17:53:38,351] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3317: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_39_fu_3459_p2' generates 3 bits.
[2021-04-14 17:53:38,351] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3319: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_40_fu_3469_p2' generates 2 bits.
[2021-04-14 17:53:38,351] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3321: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_41_fu_3479_p2' generates 2 bits.
[2021-04-14 17:53:38,351] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3323: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_42_fu_3489_p2' generates 3 bits.
[2021-04-14 17:53:38,351] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3325: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_3_fu_3111_p2' generates 2 bits.
[2021-04-14 17:53:38,351] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3327: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_43_fu_3499_p2' generates 4 bits.
[2021-04-14 17:53:38,351] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3329: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_44_fu_3509_p2' generates 5 bits.
[2021-04-14 17:53:38,351] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3331: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_45_fu_3519_p2' generates 2 bits.
[2021-04-14 17:53:38,351] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3333: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_46_fu_3529_p2' generates 2 bits.
[2021-04-14 17:53:38,351] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3335: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_47_fu_3539_p2' generates 3 bits.
[2021-04-14 17:53:38,351] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3337: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_48_fu_3549_p2' generates 2 bits.
[2021-04-14 17:53:38,351] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3339: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_49_fu_3559_p2' generates 2 bits.
[2021-04-14 17:53:38,351] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3341: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_50_fu_3569_p2' generates 3 bits.
[2021-04-14 17:53:38,351] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3343: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_51_fu_3579_p2' generates 4 bits.
[2021-04-14 17:53:38,351] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3345: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_52_fu_3589_p2' generates 2 bits.
[2021-04-14 17:53:38,351] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3347: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_5_fu_3127_p2' generates 3 bits.
[2021-04-14 17:53:38,351] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3349: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_53_fu_3599_p2' generates 2 bits.
[2021-04-14 17:53:38,351] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3351: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_54_fu_3609_p2' generates 3 bits.
[2021-04-14 17:53:38,351] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3353: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_55_fu_3619_p2' generates 2 bits.
[2021-04-14 17:53:38,351] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3355: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_56_fu_3629_p2' generates 2 bits.
[2021-04-14 17:53:38,351] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3357: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_57_fu_3639_p2' generates 3 bits.
[2021-04-14 17:53:38,351] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3359: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_58_fu_3649_p2' generates 4 bits.
[2021-04-14 17:53:38,351] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3361: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_59_fu_3659_p2' generates 5 bits.
[2021-04-14 17:53:38,351] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3363: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_6_fu_3137_p2' generates 2 bits.
[2021-04-14 17:53:38,351] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3365: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_7_fu_3147_p2' generates 2 bits.
[2021-04-14 17:53:38,351] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3367: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_8_fu_3157_p2' generates 3 bits.
[2021-04-14 17:53:38,351] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3369: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_9_fu_3167_p2' generates 2 bits.
[2021-04-14 17:53:38,351] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3371: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_10_fu_3177_p2' generates 2 bits.
[2021-04-14 17:53:38,351] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:3373: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_62_fu_3075_p2' generates 1 bits.
[2021-04-14 17:53:38,352] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_1_qlq8236_/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1.v:365: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:39,899] make: Entering directory '/tmp/finn_dev_mtrahms/pyverilator_StreamingFCLayer_Batch_1_d_pseqva'
[2021-04-14 17:53:39,899] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o pyverilator_wrapper.o /tmp/finn_dev_mtrahms/pyverilator_StreamingFCLayer_Batch_1_d_pseqva/pyverilator_wrapper.cpp
[2021-04-14 17:53:39,900] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o verilated.o /usr/share/verilator/include/verilated.cpp
[2021-04-14 17:53:39,900] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp
[2021-04-14 17:53:39,900] /usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1.cpp > VStreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1__ALLcls.cpp
[2021-04-14 17:53:39,900] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o VStreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1__ALLcls.o VStreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1__ALLcls.cpp
[2021-04-14 17:53:39,900] /usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1__Trace.cpp VStreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1__Syms.cpp VStreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1__Trace__Slow.cpp > VStreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1__ALLsup.cpp
[2021-04-14 17:53:39,900] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o VStreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1__ALLsup.o VStreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1__ALLsup.cpp
[2021-04-14 17:53:39,900]       Archiving VStreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1__ALL.a ...
[2021-04-14 17:53:39,900] ar r VStreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1__ALL.a VStreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1__ALLcls.o VStreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1__ALLsup.o
[2021-04-14 17:53:39,900] ranlib VStreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1__ALL.a
[2021-04-14 17:53:39,900] g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1__ALL.a    -o VStreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1 -lm -lstdc++  2>&1 | c++filt
[2021-04-14 17:53:39,900] make: Leaving directory '/tmp/finn_dev_mtrahms/pyverilator_StreamingFCLayer_Batch_1_d_pseqva'
[2021-04-14 17:53:39,900] ar: creating VStreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1__ALL.a
[2021-04-14 17:53:39,951] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:119: Operator EQ expects 32 or 6 bits on the LHS, but LHS's VARREF 'addr_' generates 5 bits.
[2021-04-14 17:53:39,952] %Warning-WIDTH: Use "/* verilator lint_off WIDTH */" and lint_on around source to disable this message.
[2021-04-14 17:53:39,952] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:171: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 6 bits.
[2021-04-14 17:53:39,952] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:179: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:39,952] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:182: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:39,952] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:195: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:39,952] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:205: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:39,952] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:219: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:39,952] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:226: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:39,952] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:239: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:39,952] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:257: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:39,952] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:271: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:39,952] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:288: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:39,952] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:291: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:39,952] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//StreamingFIFO_1.v:32: Output port connection 'count' expects 6 bits on the pin connection, but pin connection's VARREF 'count' generates 5 bits.
[2021-04-14 17:53:39,952] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:179: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,952] %Warning-COMBDLY: *** See the manual before disabling this,
[2021-04-14 17:53:39,952] %Warning-COMBDLY: else you may end up with different sim results.
[2021-04-14 17:53:39,952] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:180: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,952] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:181: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,952] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:182: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,952] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:183: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,952] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:188: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,952] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:189: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,952] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:190: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,952] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:191: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,952] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:192: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,952] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:195: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,952] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:196: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,952] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:197: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,952] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:198: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,952] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:199: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,952] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:205: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,952] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:206: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,952] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:207: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,952] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:208: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,952] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:209: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,952] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:212: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,952] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:213: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,953] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:214: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,953] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:215: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,953] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:216: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,953] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:219: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,953] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:220: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,953] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:221: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,953] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:222: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,953] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:223: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,953] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:226: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,953] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:227: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,953] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:228: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,953] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:229: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,953] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:230: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,953] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:239: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,953] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:240: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,953] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:241: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,953] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:242: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,953] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:243: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,953] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:246: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,953] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:247: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,953] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:248: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,953] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:251: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,953] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:252: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,953] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:257: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,953] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:258: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,953] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:259: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,953] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:260: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,953] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:261: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,953] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:264: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,953] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:265: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,953] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:266: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,953] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:267: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,953] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:268: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,953] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:271: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,953] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:272: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,953] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:273: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,953] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:274: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,953] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:275: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,953] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:278: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,953] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:279: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,953] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:280: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,953] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:281: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,953] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:282: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,953] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:288: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,954] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:289: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,954] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:290: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,954] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:291: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:39,954] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_1_ywuxvubo/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:292: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:41,339] make: Entering directory '/tmp/finn_dev_mtrahms/pyverilator_StreamingFIFO_1_hclchkbj'
[2021-04-14 17:53:41,339] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o pyverilator_wrapper.o /tmp/finn_dev_mtrahms/pyverilator_StreamingFIFO_1_hclchkbj/pyverilator_wrapper.cpp
[2021-04-14 17:53:41,339] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o verilated.o /usr/share/verilator/include/verilated.cpp
[2021-04-14 17:53:41,339] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp
[2021-04-14 17:53:41,339] /usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_1.cpp > VStreamingFIFO_1__ALLcls.cpp
[2021-04-14 17:53:41,339] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o VStreamingFIFO_1__ALLcls.o VStreamingFIFO_1__ALLcls.cpp
[2021-04-14 17:53:41,339] /usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_1__Trace.cpp VStreamingFIFO_1__Syms.cpp VStreamingFIFO_1__Trace__Slow.cpp > VStreamingFIFO_1__ALLsup.cpp
[2021-04-14 17:53:41,339] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o VStreamingFIFO_1__ALLsup.o VStreamingFIFO_1__ALLsup.cpp
[2021-04-14 17:53:41,339]       Archiving VStreamingFIFO_1__ALL.a ...
[2021-04-14 17:53:41,339] ar r VStreamingFIFO_1__ALL.a VStreamingFIFO_1__ALLcls.o VStreamingFIFO_1__ALLsup.o
[2021-04-14 17:53:41,339] ranlib VStreamingFIFO_1__ALL.a
[2021-04-14 17:53:41,339] g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_1__ALL.a    -o VStreamingFIFO_1 -lm -lstdc++  2>&1 | c++filt
[2021-04-14 17:53:41,339] make: Leaving directory '/tmp/finn_dev_mtrahms/pyverilator_StreamingFIFO_1_hclchkbj'
[2021-04-14 17:53:41,339] ar: creating VStreamingFIFO_1__ALL.a
[2021-04-14 17:53:41,628] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0.v:107: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:41,628] %Warning-STMTDLY: Use "/* verilator lint_off STMTDLY */" and lint_on around source to disable this message.
[2021-04-14 17:53:41,628] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0.v:108: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:41,628] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0.v:109: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:41,628] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0.v:110: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:41,628] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0.v:111: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:41,628] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0.v:112: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:41,628] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0.v:113: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:41,628] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0.v:114: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:41,628] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0.v:115: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:41,628] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0.v:116: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:41,628] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0.v:117: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:41,628] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:680: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:41,628] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:681: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:41,628] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:682: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:41,628] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2271: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:41,628] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2432: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:41,628] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2584: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_V_fu_3369_p2' generates 6 bits.
[2021-04-14 17:53:41,628] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2588: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:41,628] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2590: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:41,628] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2592: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:41,628] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2594: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:41,628] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2596: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:41,628] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2598: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:41,628] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2600: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:41,628] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2602: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:41,628] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2604: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:41,628] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2606: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:41,628] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2608: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2021-04-14 17:53:41,628] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2610: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:41,628] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2612: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:41,628] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2614: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:41,628] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2616: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:41,628] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2618: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:41,629] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2620: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:41,629] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2622: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:41,629] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2624: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:41,629] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2626: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:41,629] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2628: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:41,629] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2630: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2021-04-14 17:53:41,629] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2632: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:41,629] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2634: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:41,629] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2636: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:41,629] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2638: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:41,629] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2640: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:41,629] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2642: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:41,629] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2644: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:41,629] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2646: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:41,629] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2648: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:41,629] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2650: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:41,629] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2652: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2021-04-14 17:53:41,629] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2654: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:41,629] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2656: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:41,629] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2658: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:41,629] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2660: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:41,629] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2662: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:41,629] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2664: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:41,629] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2666: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:41,629] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2668: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:41,629] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2670: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:41,629] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2672: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:41,629] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2674: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2021-04-14 17:53:41,629] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2676: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:41,629] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2678: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:41,629] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2680: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:41,629] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2682: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:41,629] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2684: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:41,629] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2686: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:41,629] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2688: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:41,629] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2690: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:41,629] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2692: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:41,629] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2694: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:41,629] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2696: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2021-04-14 17:53:41,629] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2698: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:41,629] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2700: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:41,629] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2702: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:41,629] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2704: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2021-04-14 17:53:41,629] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2706: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2021-04-14 17:53:41,630] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2708: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2021-04-14 17:53:41,630] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2710: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:41,630] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2712: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2021-04-14 17:53:41,630] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2714: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_fu_1498_p2' generates 12 bits.
[2021-04-14 17:53:41,630] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2718: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,630] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2720: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,630] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2722: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,630] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2724: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,630] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2726: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,630] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2728: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,630] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2730: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,630] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2732: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,630] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2734: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,630] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2736: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,630] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2738: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,630] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2740: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,630] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2742: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,630] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2744: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,630] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2746: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,630] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2748: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,630] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2750: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,630] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2752: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,630] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2754: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,630] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2756: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,630] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2758: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,630] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2760: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,630] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2762: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,630] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2764: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,630] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2766: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,630] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2768: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,630] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2770: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,630] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2772: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,630] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2774: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,630] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2776: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,630] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2778: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,630] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2780: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,630] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2782: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,630] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2784: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,630] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2786: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,630] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2788: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,630] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2790: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,630] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2792: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,630] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2794: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,630] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2796: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,630] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2798: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,631] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2800: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,631] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2802: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,631] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2804: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,631] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2806: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,631] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2808: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,631] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2810: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,631] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2812: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,631] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2814: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,631] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2816: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,631] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2818: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,631] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2820: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,631] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2822: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,631] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2824: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,631] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2826: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,631] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2828: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,631] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2830: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,631] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2832: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,631] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2834: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,631] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2836: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,631] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2838: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,631] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2840: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,631] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2842: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:41,631] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2976: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_9_fu_1709_p2' generates 1 bits.
[2021-04-14 17:53:41,631] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2978: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_10_fu_1729_p2' generates 1 bits.
[2021-04-14 17:53:41,631] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2980: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_11_fu_1749_p2' generates 1 bits.
[2021-04-14 17:53:41,631] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2982: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_12_fu_1769_p2' generates 1 bits.
[2021-04-14 17:53:41,631] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2984: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_13_fu_1789_p2' generates 1 bits.
[2021-04-14 17:53:41,631] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2986: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_14_fu_1809_p2' generates 1 bits.
[2021-04-14 17:53:41,631] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2988: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_15_fu_1829_p2' generates 1 bits.
[2021-04-14 17:53:41,631] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2990: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_16_fu_1849_p2' generates 1 bits.
[2021-04-14 17:53:41,631] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2992: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_17_fu_1869_p2' generates 1 bits.
[2021-04-14 17:53:41,631] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2994: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_18_fu_1889_p2' generates 1 bits.
[2021-04-14 17:53:41,631] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2996: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_fu_1529_p2' generates 1 bits.
[2021-04-14 17:53:41,631] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2998: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_19_fu_1909_p2' generates 1 bits.
[2021-04-14 17:53:41,631] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3000: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_20_fu_1929_p2' generates 1 bits.
[2021-04-14 17:53:41,631] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3002: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_21_fu_1949_p2' generates 1 bits.
[2021-04-14 17:53:41,631] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3004: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_22_fu_1969_p2' generates 1 bits.
[2021-04-14 17:53:41,631] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3006: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_23_fu_1989_p2' generates 1 bits.
[2021-04-14 17:53:41,631] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3008: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_24_fu_2009_p2' generates 1 bits.
[2021-04-14 17:53:41,631] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3010: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_25_fu_2029_p2' generates 1 bits.
[2021-04-14 17:53:41,631] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3012: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_26_fu_2049_p2' generates 1 bits.
[2021-04-14 17:53:41,631] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3014: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_27_fu_2069_p2' generates 1 bits.
[2021-04-14 17:53:41,631] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3016: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_28_fu_2089_p2' generates 1 bits.
[2021-04-14 17:53:41,632] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3018: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1_fu_1549_p2' generates 1 bits.
[2021-04-14 17:53:41,632] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3020: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_29_fu_2109_p2' generates 1 bits.
[2021-04-14 17:53:41,632] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3022: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_30_fu_2129_p2' generates 1 bits.
[2021-04-14 17:53:41,632] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3024: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_31_fu_2149_p2' generates 1 bits.
[2021-04-14 17:53:41,632] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3026: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_32_fu_2169_p2' generates 1 bits.
[2021-04-14 17:53:41,632] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3028: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_33_fu_2189_p2' generates 1 bits.
[2021-04-14 17:53:41,632] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3030: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_34_fu_2209_p2' generates 1 bits.
[2021-04-14 17:53:41,632] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3032: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_35_fu_2229_p2' generates 1 bits.
[2021-04-14 17:53:41,632] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3034: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_36_fu_2249_p2' generates 1 bits.
[2021-04-14 17:53:41,632] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3036: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_37_fu_2269_p2' generates 1 bits.
[2021-04-14 17:53:41,632] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3038: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_38_fu_2289_p2' generates 1 bits.
[2021-04-14 17:53:41,632] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3040: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2_fu_1569_p2' generates 1 bits.
[2021-04-14 17:53:41,632] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3042: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_39_fu_2309_p2' generates 1 bits.
[2021-04-14 17:53:41,632] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3044: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_40_fu_2329_p2' generates 1 bits.
[2021-04-14 17:53:41,632] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3046: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_41_fu_2349_p2' generates 1 bits.
[2021-04-14 17:53:41,632] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3048: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_42_fu_2369_p2' generates 1 bits.
[2021-04-14 17:53:41,632] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3050: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_43_fu_2389_p2' generates 1 bits.
[2021-04-14 17:53:41,632] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3052: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_44_fu_2409_p2' generates 1 bits.
[2021-04-14 17:53:41,632] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3054: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_45_fu_2429_p2' generates 1 bits.
[2021-04-14 17:53:41,632] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3056: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_46_fu_2449_p2' generates 1 bits.
[2021-04-14 17:53:41,632] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3058: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_47_fu_2469_p2' generates 1 bits.
[2021-04-14 17:53:41,632] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3060: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_48_fu_2489_p2' generates 1 bits.
[2021-04-14 17:53:41,632] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3062: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_3_fu_1589_p2' generates 1 bits.
[2021-04-14 17:53:41,632] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3064: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_49_fu_2509_p2' generates 1 bits.
[2021-04-14 17:53:41,632] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3066: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_50_fu_2529_p2' generates 1 bits.
[2021-04-14 17:53:41,632] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3068: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_51_fu_2549_p2' generates 1 bits.
[2021-04-14 17:53:41,632] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3070: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_52_fu_2569_p2' generates 1 bits.
[2021-04-14 17:53:41,632] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3072: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_53_fu_2589_p2' generates 1 bits.
[2021-04-14 17:53:41,632] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3074: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_54_fu_2609_p2' generates 1 bits.
[2021-04-14 17:53:41,632] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3076: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_55_fu_2629_p2' generates 1 bits.
[2021-04-14 17:53:41,632] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3078: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_56_fu_2649_p2' generates 1 bits.
[2021-04-14 17:53:41,632] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3080: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_57_fu_2669_p2' generates 1 bits.
[2021-04-14 17:53:41,632] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3082: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_58_fu_2689_p2' generates 1 bits.
[2021-04-14 17:53:41,632] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3084: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_4_fu_1609_p2' generates 1 bits.
[2021-04-14 17:53:41,632] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3086: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_59_fu_2709_p2' generates 1 bits.
[2021-04-14 17:53:41,632] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3088: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_60_fu_2729_p2' generates 1 bits.
[2021-04-14 17:53:41,632] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3090: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_61_fu_2749_p2' generates 1 bits.
[2021-04-14 17:53:41,632] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3092: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_5_fu_1629_p2' generates 1 bits.
[2021-04-14 17:53:41,632] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3094: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_6_fu_1649_p2' generates 1 bits.
[2021-04-14 17:53:41,632] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3096: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_7_fu_1669_p2' generates 1 bits.
[2021-04-14 17:53:41,632] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3098: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_8_fu_1689_p2' generates 1 bits.
[2021-04-14 17:53:41,632] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3100: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_assign_fu_276' generates 32 bits.
[2021-04-14 17:53:41,632] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3102: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_11_fu_2881_p2' generates 3 bits.
[2021-04-14 17:53:41,632] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3104: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_13_fu_2897_p2' generates 4 bits.
[2021-04-14 17:53:41,633] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3106: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_14_fu_2907_p2' generates 2 bits.
[2021-04-14 17:53:41,633] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3108: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_15_fu_2917_p2' generates 2 bits.
[2021-04-14 17:53:41,633] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3110: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_16_fu_2927_p2' generates 3 bits.
[2021-04-14 17:53:41,633] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3112: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_17_fu_2937_p2' generates 2 bits.
[2021-04-14 17:53:41,633] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3114: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_18_fu_2947_p2' generates 2 bits.
[2021-04-14 17:53:41,633] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3116: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_19_fu_2957_p2' generates 3 bits.
[2021-04-14 17:53:41,633] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3118: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_20_fu_2967_p2' generates 4 bits.
[2021-04-14 17:53:41,633] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3120: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_21_fu_2977_p2' generates 2 bits.
[2021-04-14 17:53:41,633] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3122: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1_fu_2785_p2' generates 2 bits.
[2021-04-14 17:53:41,633] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3124: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_22_fu_2987_p2' generates 2 bits.
[2021-04-14 17:53:41,633] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3126: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_23_fu_2997_p2' generates 3 bits.
[2021-04-14 17:53:41,633] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3128: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_24_fu_3007_p2' generates 2 bits.
[2021-04-14 17:53:41,633] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3130: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_25_fu_3017_p2' generates 2 bits.
[2021-04-14 17:53:41,633] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3132: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_26_fu_3027_p2' generates 3 bits.
[2021-04-14 17:53:41,633] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3134: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_27_fu_3037_p2' generates 4 bits.
[2021-04-14 17:53:41,633] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3136: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_29_fu_3053_p2' generates 5 bits.
[2021-04-14 17:53:41,633] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3138: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_30_fu_3063_p2' generates 2 bits.
[2021-04-14 17:53:41,633] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3140: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_31_fu_3073_p2' generates 2 bits.
[2021-04-14 17:53:41,633] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3142: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_32_fu_3083_p2' generates 3 bits.
[2021-04-14 17:53:41,633] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3144: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2_fu_2795_p2' generates 2 bits.
[2021-04-14 17:53:41,633] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3146: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_33_fu_3093_p2' generates 2 bits.
[2021-04-14 17:53:41,633] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3148: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_34_fu_3103_p2' generates 2 bits.
[2021-04-14 17:53:41,633] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3150: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_35_fu_3113_p2' generates 3 bits.
[2021-04-14 17:53:41,633] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3152: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_36_fu_3123_p2' generates 4 bits.
[2021-04-14 17:53:41,633] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3154: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_37_fu_3133_p2' generates 2 bits.
[2021-04-14 17:53:41,633] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3156: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_38_fu_3143_p2' generates 2 bits.
[2021-04-14 17:53:41,633] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3158: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_39_fu_3153_p2' generates 3 bits.
[2021-04-14 17:53:41,633] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3160: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_40_fu_3163_p2' generates 2 bits.
[2021-04-14 17:53:41,633] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3162: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_41_fu_3173_p2' generates 2 bits.
[2021-04-14 17:53:41,633] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3164: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_42_fu_3183_p2' generates 3 bits.
[2021-04-14 17:53:41,633] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3166: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_3_fu_2805_p2' generates 2 bits.
[2021-04-14 17:53:41,633] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3168: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_43_fu_3193_p2' generates 4 bits.
[2021-04-14 17:53:41,633] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3170: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_44_fu_3203_p2' generates 5 bits.
[2021-04-14 17:53:41,633] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3172: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_45_fu_3213_p2' generates 2 bits.
[2021-04-14 17:53:41,633] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3174: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_46_fu_3223_p2' generates 2 bits.
[2021-04-14 17:53:41,633] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3176: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_47_fu_3233_p2' generates 3 bits.
[2021-04-14 17:53:41,633] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3178: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_48_fu_3243_p2' generates 2 bits.
[2021-04-14 17:53:41,633] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3180: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_49_fu_3253_p2' generates 2 bits.
[2021-04-14 17:53:41,633] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3182: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_50_fu_3263_p2' generates 3 bits.
[2021-04-14 17:53:41,633] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3184: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_51_fu_3273_p2' generates 4 bits.
[2021-04-14 17:53:41,633] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3186: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_52_fu_3283_p2' generates 2 bits.
[2021-04-14 17:53:41,633] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3188: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_5_fu_2821_p2' generates 3 bits.
[2021-04-14 17:53:41,633] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3190: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_53_fu_3293_p2' generates 2 bits.
[2021-04-14 17:53:41,633] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3192: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_54_fu_3303_p2' generates 3 bits.
[2021-04-14 17:53:41,634] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3194: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_55_fu_3313_p2' generates 2 bits.
[2021-04-14 17:53:41,634] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3196: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_56_fu_3323_p2' generates 2 bits.
[2021-04-14 17:53:41,634] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3198: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_57_fu_3333_p2' generates 3 bits.
[2021-04-14 17:53:41,634] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3200: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_58_fu_3343_p2' generates 4 bits.
[2021-04-14 17:53:41,634] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3202: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_59_fu_3353_p2' generates 5 bits.
[2021-04-14 17:53:41,634] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3204: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_6_fu_2831_p2' generates 2 bits.
[2021-04-14 17:53:41,634] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3206: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_7_fu_2841_p2' generates 2 bits.
[2021-04-14 17:53:41,634] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3208: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_8_fu_2851_p2' generates 3 bits.
[2021-04-14 17:53:41,634] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3210: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_9_fu_2861_p2' generates 2 bits.
[2021-04-14 17:53:41,634] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3212: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_10_fu_2871_p2' generates 2 bits.
[2021-04-14 17:53:41,634] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:3214: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_62_fu_2769_p2' generates 1 bits.
[2021-04-14 17:53:41,634] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFCLayer_Batch_0_73cf88tt/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0.v:365: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:43,167] make: Entering directory '/tmp/finn_dev_mtrahms/pyverilator_StreamingFCLayer_Batch_0_ya_8i3a4'
[2021-04-14 17:53:43,167] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o pyverilator_wrapper.o /tmp/finn_dev_mtrahms/pyverilator_StreamingFCLayer_Batch_0_ya_8i3a4/pyverilator_wrapper.cpp
[2021-04-14 17:53:43,167] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o verilated.o /usr/share/verilator/include/verilated.cpp
[2021-04-14 17:53:43,168] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp
[2021-04-14 17:53:43,168] /usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0.cpp > VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALLcls.cpp
[2021-04-14 17:53:43,168] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALLcls.o VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALLcls.cpp
[2021-04-14 17:53:43,168] /usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__Trace.cpp VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__Syms.cpp VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__Trace__Slow.cpp > VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALLsup.cpp
[2021-04-14 17:53:43,168] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALLsup.o VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALLsup.cpp
[2021-04-14 17:53:43,168]       Archiving VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALL.a ...
[2021-04-14 17:53:43,168] ar r VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALL.a VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALLcls.o VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALLsup.o
[2021-04-14 17:53:43,168] ranlib VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALL.a
[2021-04-14 17:53:43,168] g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALL.a    -o VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0 -lm -lstdc++  2>&1 | c++filt
[2021-04-14 17:53:43,168] make: Leaving directory '/tmp/finn_dev_mtrahms/pyverilator_StreamingFCLayer_Batch_0_ya_8i3a4'
[2021-04-14 17:53:43,168] ar: creating VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALL.a
[2021-04-14 17:53:43,224] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:119: Operator EQ expects 32 or 6 bits on the LHS, but LHS's VARREF 'addr_' generates 5 bits.
[2021-04-14 17:53:43,224] %Warning-WIDTH: Use "/* verilator lint_off WIDTH */" and lint_on around source to disable this message.
[2021-04-14 17:53:43,224] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:171: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 6 bits.
[2021-04-14 17:53:43,224] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:179: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:43,224] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:182: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:43,224] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:195: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:43,224] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:205: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:43,224] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:219: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:43,224] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:226: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:43,224] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:239: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:43,224] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:257: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:43,224] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:271: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:43,224] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:288: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:43,224] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:291: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:43,224] %Warning-WIDTH: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//StreamingFIFO_0.v:32: Output port connection 'count' expects 6 bits on the pin connection, but pin connection's VARREF 'count' generates 5 bits.
[2021-04-14 17:53:43,224] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:179: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,224] %Warning-COMBDLY: *** See the manual before disabling this,
[2021-04-14 17:53:43,224] %Warning-COMBDLY: else you may end up with different sim results.
[2021-04-14 17:53:43,224] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:180: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,224] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:181: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,225] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:182: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,225] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:183: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,225] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:188: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,225] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:189: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,225] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:190: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,225] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:191: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,225] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:192: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,225] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:195: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,225] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:196: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,225] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:197: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,225] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:198: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,225] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:199: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,225] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:205: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,225] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:206: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,225] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:207: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,225] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:208: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,225] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:209: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,225] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:212: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,225] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:213: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,225] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:214: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,225] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:215: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,225] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:216: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,225] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:219: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,225] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:220: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,225] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:221: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,225] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:222: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,225] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:223: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,225] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:226: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,225] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:227: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,225] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:228: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,225] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:229: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,225] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:230: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,225] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:239: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,225] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:240: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,225] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:241: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,225] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:242: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,225] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:243: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,225] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:246: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,225] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:247: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,225] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:248: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,225] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:251: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,225] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:252: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,225] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:257: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,225] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:258: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,226] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:259: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,226] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:260: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,226] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:261: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,226] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:264: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,226] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:265: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,226] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:266: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,226] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:267: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,226] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:268: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,226] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:271: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,226] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:272: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,226] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:273: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,226] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:274: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,226] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:275: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,226] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:278: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,226] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:279: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,226] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:280: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,226] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:281: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,226] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:282: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,226] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:288: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,226] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:289: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,226] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:290: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,226] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:291: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:43,226] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/code_gen_ipgen_StreamingFIFO_0_xl_srhbu/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:292: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:44,614] make: Entering directory '/tmp/finn_dev_mtrahms/pyverilator_StreamingFIFO_0_t1bqusee'
[2021-04-14 17:53:44,615] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o pyverilator_wrapper.o /tmp/finn_dev_mtrahms/pyverilator_StreamingFIFO_0_t1bqusee/pyverilator_wrapper.cpp
[2021-04-14 17:53:44,615] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o verilated.o /usr/share/verilator/include/verilated.cpp
[2021-04-14 17:53:44,615] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp
[2021-04-14 17:53:44,615] /usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_0.cpp > VStreamingFIFO_0__ALLcls.cpp
[2021-04-14 17:53:44,615] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o VStreamingFIFO_0__ALLcls.o VStreamingFIFO_0__ALLcls.cpp
[2021-04-14 17:53:44,615] /usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_0__Trace.cpp VStreamingFIFO_0__Syms.cpp VStreamingFIFO_0__Trace__Slow.cpp > VStreamingFIFO_0__ALLsup.cpp
[2021-04-14 17:53:44,615] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o VStreamingFIFO_0__ALLsup.o VStreamingFIFO_0__ALLsup.cpp
[2021-04-14 17:53:44,615]       Archiving VStreamingFIFO_0__ALL.a ...
[2021-04-14 17:53:44,615] ar r VStreamingFIFO_0__ALL.a VStreamingFIFO_0__ALLcls.o VStreamingFIFO_0__ALLsup.o
[2021-04-14 17:53:44,615] ranlib VStreamingFIFO_0__ALL.a
[2021-04-14 17:53:44,615] g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_0__ALL.a    -o VStreamingFIFO_0 -lm -lstdc++  2>&1 | c++filt
[2021-04-14 17:53:44,615] make: Leaving directory '/tmp/finn_dev_mtrahms/pyverilator_StreamingFIFO_0_t1bqusee'
[2021-04-14 17:53:44,615] ar: creating VStreamingFIFO_0__ALL.a
[2021-04-14 17:53:45,760] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:2453: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,760] %Warning-STMTDLY: Use "/* verilator lint_off STMTDLY */" and lint_on around source to disable this message.
[2021-04-14 17:53:45,760] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:2454: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,760] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:2455: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,760] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:2456: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,760] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:2457: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,760] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:2458: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,760] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:2459: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,760] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:2460: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,760] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:2461: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,760] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:2462: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,760] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:2463: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,760] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:5553: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,760] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:5554: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,760] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:5555: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,760] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:8685: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,760] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:8686: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,760] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:8687: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,760] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:12228: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,760] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:12229: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,760] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:12230: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,760] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:12231: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,760] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:12232: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,760] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:12233: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,761] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:12234: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,761] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:12235: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,761] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:12236: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,761] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:12237: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,761] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:12238: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,761] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:15255: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,761] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:15256: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,761] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:15257: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,761] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:15258: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,761] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:15259: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,761] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:15260: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,761] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:15261: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,761] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:15262: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,761] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:15263: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,761] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:15264: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,761] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:15265: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,761] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:16295: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,761] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:16296: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,761] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:16297: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,761] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:17868: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,761] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18554: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,761] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18555: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,761] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18556: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,761] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18557: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,761] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18558: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,761] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18559: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,761] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18560: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,761] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18561: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,761] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18562: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,761] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18563: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,761] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18564: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,761] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18980: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,761] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18981: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,761] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18982: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,761] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18983: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,761] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18984: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,761] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18985: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,761] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18986: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,761] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:21117: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,761] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:21118: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,761] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:21119: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 17:53:45,762] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:575: Cell has missing pin: awready
[2021-04-14 17:53:45,762] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:575: Cell has missing pin: wready
[2021-04-14 17:53:45,762] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:575: Cell has missing pin: bvalid
[2021-04-14 17:53:45,762] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:575: Cell has missing pin: bresp
[2021-04-14 17:53:45,762] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:575: Cell has missing pin: arready
[2021-04-14 17:53:45,762] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:575: Cell has missing pin: rvalid
[2021-04-14 17:53:45,762] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:575: Cell has missing pin: rresp
[2021-04-14 17:53:45,762] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:575: Cell has missing pin: rdata
[2021-04-14 17:53:45,762] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:644: Cell has missing pin: awready
[2021-04-14 17:53:45,762] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:644: Cell has missing pin: wready
[2021-04-14 17:53:45,762] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:644: Cell has missing pin: bvalid
[2021-04-14 17:53:45,762] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:644: Cell has missing pin: bresp
[2021-04-14 17:53:45,762] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:644: Cell has missing pin: arready
[2021-04-14 17:53:45,762] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:644: Cell has missing pin: rvalid
[2021-04-14 17:53:45,762] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:644: Cell has missing pin: rresp
[2021-04-14 17:53:45,762] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:644: Cell has missing pin: rdata
[2021-04-14 17:53:45,762] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:713: Cell has missing pin: awready
[2021-04-14 17:53:45,762] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:713: Cell has missing pin: wready
[2021-04-14 17:53:45,762] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:713: Cell has missing pin: bvalid
[2021-04-14 17:53:45,762] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:713: Cell has missing pin: bresp
[2021-04-14 17:53:45,762] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:713: Cell has missing pin: arready
[2021-04-14 17:53:45,762] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:713: Cell has missing pin: rvalid
[2021-04-14 17:53:45,762] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:713: Cell has missing pin: rresp
[2021-04-14 17:53:45,762] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:713: Cell has missing pin: rdata
[2021-04-14 17:53:45,762] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:782: Cell has missing pin: awready
[2021-04-14 17:53:45,762] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:782: Cell has missing pin: wready
[2021-04-14 17:53:45,762] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:782: Cell has missing pin: bvalid
[2021-04-14 17:53:45,762] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:782: Cell has missing pin: bresp
[2021-04-14 17:53:45,762] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:782: Cell has missing pin: arready
[2021-04-14 17:53:45,762] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:782: Cell has missing pin: rvalid
[2021-04-14 17:53:45,762] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:782: Cell has missing pin: rresp
[2021-04-14 17:53:45,762] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:782: Cell has missing pin: rdata
[2021-04-14 17:53:45,762] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:891: Cell has missing pin: count
[2021-04-14 17:53:45,762] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:900: Cell has missing pin: count
[2021-04-14 17:53:45,762] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:3287: Cell has missing pin: config_rack
[2021-04-14 17:53:45,762] %Warning-IMPLICIT: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:24942: Signal definition not found, creating implicitly: config_ce_r
[2021-04-14 17:53:45,762] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:22708: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:45,762] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:22869: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:45,762] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23021: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_V_fu_3369_p2' generates 6 bits.
[2021-04-14 17:53:45,762] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23025: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:45,762] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23027: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:45,762] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23029: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:45,762] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23031: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:45,763] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23033: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:45,763] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23035: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:45,763] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23037: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:45,763] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23039: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:45,763] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23041: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:45,763] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23043: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:45,763] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23045: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2021-04-14 17:53:45,763] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23047: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:45,763] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23049: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:45,763] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23051: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:45,763] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23053: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:45,763] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23055: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:45,763] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23057: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:45,763] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23059: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:45,763] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23061: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:45,763] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23063: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:45,763] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23065: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:45,763] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23067: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2021-04-14 17:53:45,763] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23069: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:45,763] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23071: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:45,763] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23073: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:45,763] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23075: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:45,763] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23077: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:45,763] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23079: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:45,763] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23081: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:45,763] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23083: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:45,763] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23085: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:45,763] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23087: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:45,763] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23089: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2021-04-14 17:53:45,763] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23091: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:45,763] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23093: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:45,763] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23095: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:45,763] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23097: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:45,763] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23099: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:45,763] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23101: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:45,763] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23103: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:45,763] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23105: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:45,763] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23107: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:45,763] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23109: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:45,763] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23111: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2021-04-14 17:53:45,763] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23113: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:45,763] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23115: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:45,763] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23117: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:45,764] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23119: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:45,764] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23121: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:45,764] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23123: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:45,764] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23125: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:45,764] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23127: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:45,764] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23129: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:45,764] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23131: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:45,764] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23133: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2021-04-14 17:53:45,764] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23135: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:45,764] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23137: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:45,764] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23139: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:45,764] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23141: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2021-04-14 17:53:45,764] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23143: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2021-04-14 17:53:45,764] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23145: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2021-04-14 17:53:45,764] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23147: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 17:53:45,764] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23149: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2021-04-14 17:53:45,764] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23151: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_fu_1498_p2' generates 12 bits.
[2021-04-14 17:53:45,764] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23155: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,764] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23157: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,764] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23159: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,764] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23161: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,764] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23163: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,764] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23165: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,764] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23167: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,764] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23169: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,764] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23171: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,764] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23173: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,764] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23175: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,764] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23177: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,764] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23179: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,764] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23181: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,764] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23183: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,764] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23185: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,764] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23187: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,764] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23189: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,764] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23191: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,764] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23193: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,764] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23195: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,764] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23197: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,764] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23199: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,764] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23201: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,764] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23203: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,764] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23205: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,764] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23207: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,765] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23209: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,765] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23211: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,765] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23213: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,765] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23215: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,765] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23217: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,765] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23219: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,765] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23221: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,765] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23223: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,765] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23225: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,765] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23227: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,765] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23229: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,765] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23231: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,765] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23233: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,765] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23235: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,765] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23237: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,765] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23239: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,765] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23241: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,765] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23243: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,765] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23245: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,765] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23247: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,765] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23249: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,765] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23251: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,765] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23253: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,765] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23255: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,765] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23257: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,765] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23259: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,765] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23261: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,765] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23263: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,765] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23265: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,765] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23267: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,765] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23269: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,765] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23271: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,765] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23273: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,765] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23275: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,765] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23277: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,765] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23279: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 17:53:45,765] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23413: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_9_fu_1709_p2' generates 1 bits.
[2021-04-14 17:53:45,765] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23415: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_10_fu_1729_p2' generates 1 bits.
[2021-04-14 17:53:45,765] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23417: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_11_fu_1749_p2' generates 1 bits.
[2021-04-14 17:53:45,765] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23419: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_12_fu_1769_p2' generates 1 bits.
[2021-04-14 17:53:45,765] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23421: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_13_fu_1789_p2' generates 1 bits.
[2021-04-14 17:53:45,765] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23423: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_14_fu_1809_p2' generates 1 bits.
[2021-04-14 17:53:45,765] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23425: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_15_fu_1829_p2' generates 1 bits.
[2021-04-14 17:53:45,765] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23427: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_16_fu_1849_p2' generates 1 bits.
[2021-04-14 17:53:45,766] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23429: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_17_fu_1869_p2' generates 1 bits.
[2021-04-14 17:53:45,766] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23431: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_18_fu_1889_p2' generates 1 bits.
[2021-04-14 17:53:45,766] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23433: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_fu_1529_p2' generates 1 bits.
[2021-04-14 17:53:45,766] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23435: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_19_fu_1909_p2' generates 1 bits.
[2021-04-14 17:53:45,766] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23437: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_20_fu_1929_p2' generates 1 bits.
[2021-04-14 17:53:45,766] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23439: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_21_fu_1949_p2' generates 1 bits.
[2021-04-14 17:53:45,766] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23441: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_22_fu_1969_p2' generates 1 bits.
[2021-04-14 17:53:45,766] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23443: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_23_fu_1989_p2' generates 1 bits.
[2021-04-14 17:53:45,766] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23445: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_24_fu_2009_p2' generates 1 bits.
[2021-04-14 17:53:45,766] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23447: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_25_fu_2029_p2' generates 1 bits.
[2021-04-14 17:53:45,766] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23449: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_26_fu_2049_p2' generates 1 bits.
[2021-04-14 17:53:45,766] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23451: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_27_fu_2069_p2' generates 1 bits.
[2021-04-14 17:53:45,766] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23453: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_28_fu_2089_p2' generates 1 bits.
[2021-04-14 17:53:45,766] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23455: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1_fu_1549_p2' generates 1 bits.
[2021-04-14 17:53:45,766] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23457: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_29_fu_2109_p2' generates 1 bits.
[2021-04-14 17:53:45,766] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23459: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_30_fu_2129_p2' generates 1 bits.
[2021-04-14 17:53:45,766] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23461: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_31_fu_2149_p2' generates 1 bits.
[2021-04-14 17:53:45,766] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23463: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_32_fu_2169_p2' generates 1 bits.
[2021-04-14 17:53:45,766] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23465: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_33_fu_2189_p2' generates 1 bits.
[2021-04-14 17:53:45,766] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23467: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_34_fu_2209_p2' generates 1 bits.
[2021-04-14 17:53:45,766] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23469: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_35_fu_2229_p2' generates 1 bits.
[2021-04-14 17:53:45,766] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23471: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_36_fu_2249_p2' generates 1 bits.
[2021-04-14 17:53:45,766] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23473: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_37_fu_2269_p2' generates 1 bits.
[2021-04-14 17:53:45,766] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23475: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_38_fu_2289_p2' generates 1 bits.
[2021-04-14 17:53:45,766] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23477: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2_fu_1569_p2' generates 1 bits.
[2021-04-14 17:53:45,766] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23479: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_39_fu_2309_p2' generates 1 bits.
[2021-04-14 17:53:45,766] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23481: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_40_fu_2329_p2' generates 1 bits.
[2021-04-14 17:53:45,766] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23483: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_41_fu_2349_p2' generates 1 bits.
[2021-04-14 17:53:45,766] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23485: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_42_fu_2369_p2' generates 1 bits.
[2021-04-14 17:53:45,766] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23487: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_43_fu_2389_p2' generates 1 bits.
[2021-04-14 17:53:45,766] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23489: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_44_fu_2409_p2' generates 1 bits.
[2021-04-14 17:53:45,766] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23491: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_45_fu_2429_p2' generates 1 bits.
[2021-04-14 17:53:45,766] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23493: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_46_fu_2449_p2' generates 1 bits.
[2021-04-14 17:53:45,766] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23495: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_47_fu_2469_p2' generates 1 bits.
[2021-04-14 17:53:45,766] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23497: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_48_fu_2489_p2' generates 1 bits.
[2021-04-14 17:53:45,766] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23499: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_3_fu_1589_p2' generates 1 bits.
[2021-04-14 17:53:45,766] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23501: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_49_fu_2509_p2' generates 1 bits.
[2021-04-14 17:53:45,766] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23503: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_50_fu_2529_p2' generates 1 bits.
[2021-04-14 17:53:45,766] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23505: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_51_fu_2549_p2' generates 1 bits.
[2021-04-14 17:53:45,766] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23507: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_52_fu_2569_p2' generates 1 bits.
[2021-04-14 17:53:45,766] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23509: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_53_fu_2589_p2' generates 1 bits.
[2021-04-14 17:53:45,766] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23511: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_54_fu_2609_p2' generates 1 bits.
[2021-04-14 17:53:45,766] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23513: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_55_fu_2629_p2' generates 1 bits.
[2021-04-14 17:53:45,766] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23515: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_56_fu_2649_p2' generates 1 bits.
[2021-04-14 17:53:45,767] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23517: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_57_fu_2669_p2' generates 1 bits.
[2021-04-14 17:53:45,767] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23519: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_58_fu_2689_p2' generates 1 bits.
[2021-04-14 17:53:45,767] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23521: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_4_fu_1609_p2' generates 1 bits.
[2021-04-14 17:53:45,767] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23523: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_59_fu_2709_p2' generates 1 bits.
[2021-04-14 17:53:45,767] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23525: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_60_fu_2729_p2' generates 1 bits.
[2021-04-14 17:53:45,767] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23527: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_61_fu_2749_p2' generates 1 bits.
[2021-04-14 17:53:45,767] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23529: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_5_fu_1629_p2' generates 1 bits.
[2021-04-14 17:53:45,767] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23531: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_6_fu_1649_p2' generates 1 bits.
[2021-04-14 17:53:45,767] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23533: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_7_fu_1669_p2' generates 1 bits.
[2021-04-14 17:53:45,767] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23535: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_8_fu_1689_p2' generates 1 bits.
[2021-04-14 17:53:45,767] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23537: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_assign_fu_276' generates 32 bits.
[2021-04-14 17:53:45,767] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23539: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_11_fu_2881_p2' generates 3 bits.
[2021-04-14 17:53:45,767] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23541: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_13_fu_2897_p2' generates 4 bits.
[2021-04-14 17:53:45,767] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23543: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_14_fu_2907_p2' generates 2 bits.
[2021-04-14 17:53:45,767] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23545: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_15_fu_2917_p2' generates 2 bits.
[2021-04-14 17:53:45,767] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23547: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_16_fu_2927_p2' generates 3 bits.
[2021-04-14 17:53:45,767] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23549: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_17_fu_2937_p2' generates 2 bits.
[2021-04-14 17:53:45,767] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23551: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_18_fu_2947_p2' generates 2 bits.
[2021-04-14 17:53:45,767] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23553: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_19_fu_2957_p2' generates 3 bits.
[2021-04-14 17:53:45,767] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23555: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_20_fu_2967_p2' generates 4 bits.
[2021-04-14 17:53:45,767] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23557: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_21_fu_2977_p2' generates 2 bits.
[2021-04-14 17:53:45,767] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23559: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1_fu_2785_p2' generates 2 bits.
[2021-04-14 17:53:45,767] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23561: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_22_fu_2987_p2' generates 2 bits.
[2021-04-14 17:53:45,767] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23563: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_23_fu_2997_p2' generates 3 bits.
[2021-04-14 17:53:45,767] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23565: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_24_fu_3007_p2' generates 2 bits.
[2021-04-14 17:53:45,767] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23567: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_25_fu_3017_p2' generates 2 bits.
[2021-04-14 17:53:45,767] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23569: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_26_fu_3027_p2' generates 3 bits.
[2021-04-14 17:53:45,767] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23571: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_27_fu_3037_p2' generates 4 bits.
[2021-04-14 17:53:45,767] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23573: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_29_fu_3053_p2' generates 5 bits.
[2021-04-14 17:53:45,767] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23575: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_30_fu_3063_p2' generates 2 bits.
[2021-04-14 17:53:45,767] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23577: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_31_fu_3073_p2' generates 2 bits.
[2021-04-14 17:53:45,767] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23579: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_32_fu_3083_p2' generates 3 bits.
[2021-04-14 17:53:45,767] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23581: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2_fu_2795_p2' generates 2 bits.
[2021-04-14 17:53:45,767] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23583: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_33_fu_3093_p2' generates 2 bits.
[2021-04-14 17:53:45,768] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23585: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_34_fu_3103_p2' generates 2 bits.
[2021-04-14 17:53:45,768] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23587: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_35_fu_3113_p2' generates 3 bits.
[2021-04-14 17:53:45,768] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23589: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_36_fu_3123_p2' generates 4 bits.
[2021-04-14 17:53:45,768] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23591: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_37_fu_3133_p2' generates 2 bits.
[2021-04-14 17:53:45,768] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23593: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_38_fu_3143_p2' generates 2 bits.
[2021-04-14 17:53:45,768] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23595: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_39_fu_3153_p2' generates 3 bits.
[2021-04-14 17:53:45,768] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23597: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_40_fu_3163_p2' generates 2 bits.
[2021-04-14 17:53:45,768] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23599: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_41_fu_3173_p2' generates 2 bits.
[2021-04-14 17:53:45,768] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23601: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_42_fu_3183_p2' generates 3 bits.
[2021-04-14 17:53:45,768] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23603: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_3_fu_2805_p2' generates 2 bits.
[2021-04-14 17:53:45,768] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23605: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_43_fu_3193_p2' generates 4 bits.
[2021-04-14 17:53:45,768] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23607: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_44_fu_3203_p2' generates 5 bits.
[2021-04-14 17:53:45,768] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23609: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_45_fu_3213_p2' generates 2 bits.
[2021-04-14 17:53:45,768] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23611: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_46_fu_3223_p2' generates 2 bits.
[2021-04-14 17:53:45,768] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23613: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_47_fu_3233_p2' generates 3 bits.
[2021-04-14 17:53:45,768] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23615: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_48_fu_3243_p2' generates 2 bits.
[2021-04-14 17:53:45,768] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23617: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_49_fu_3253_p2' generates 2 bits.
[2021-04-14 17:53:45,768] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23619: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_50_fu_3263_p2' generates 3 bits.
[2021-04-14 17:53:45,768] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23621: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_51_fu_3273_p2' generates 4 bits.
[2021-04-14 17:53:45,768] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23623: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_52_fu_3283_p2' generates 2 bits.
[2021-04-14 17:53:45,768] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23625: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_5_fu_2821_p2' generates 3 bits.
[2021-04-14 17:53:45,768] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23627: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_53_fu_3293_p2' generates 2 bits.
[2021-04-14 17:53:45,768] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23629: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_54_fu_3303_p2' generates 3 bits.
[2021-04-14 17:53:45,768] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23631: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_55_fu_3313_p2' generates 2 bits.
[2021-04-14 17:53:45,768] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23633: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_56_fu_3323_p2' generates 2 bits.
[2021-04-14 17:53:45,768] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23635: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_57_fu_3333_p2' generates 3 bits.
[2021-04-14 17:53:45,768] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23637: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_58_fu_3343_p2' generates 4 bits.
[2021-04-14 17:53:45,768] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23639: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_59_fu_3353_p2' generates 5 bits.
[2021-04-14 17:53:45,768] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23641: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_6_fu_2831_p2' generates 2 bits.
[2021-04-14 17:53:45,768] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23643: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_7_fu_2841_p2' generates 2 bits.
[2021-04-14 17:53:45,768] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23645: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_8_fu_2851_p2' generates 3 bits.
[2021-04-14 17:53:45,768] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23647: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_9_fu_2861_p2' generates 2 bits.
[2021-04-14 17:53:45,768] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23649: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_10_fu_2871_p2' generates 2 bits.
[2021-04-14 17:53:45,768] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23651: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_62_fu_2769_p2' generates 1 bits.
[2021-04-14 17:53:45,768] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:16474: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:45,768] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10412: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:45,768] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10573: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:45,768] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10725: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_V_fu_3675_p2' generates 6 bits.
[2021-04-14 17:53:45,768] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10727: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_fu_1804_p00' generates 12 bits.
[2021-04-14 17:53:45,768] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10729: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'ap_phi_reg_pp0_iter1_p_Val2_s_reg_1231' generates 6 bits.
[2021-04-14 17:53:45,768] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10733: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,769] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10735: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,769] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10737: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,769] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10739: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,769] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10741: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,769] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10743: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,769] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10745: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,769] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10747: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,769] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10749: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,769] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10751: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,769] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10753: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,769] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10755: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,769] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10757: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,769] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10759: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,769] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10761: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,769] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10763: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,769] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10765: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,769] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10767: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,769] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10769: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,769] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10771: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,769] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10773: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,769] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10775: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,769] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10777: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,769] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10779: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,769] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10781: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,769] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10783: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,769] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10785: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,769] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10787: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,769] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10789: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,769] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10791: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,769] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10793: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,769] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10795: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,769] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10797: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,769] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10799: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,769] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10801: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,769] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10803: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,769] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10805: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,769] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10807: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,769] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10809: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,769] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10811: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,769] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10813: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,769] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10815: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,769] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10817: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,769] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10819: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,770] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10821: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,770] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10823: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,770] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10825: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,770] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10827: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,770] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10829: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,770] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10831: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,770] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10833: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,770] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10835: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,770] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10837: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,770] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10839: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,770] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10841: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,770] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10843: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,770] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10845: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,770] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10847: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,770] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10849: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,770] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10851: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,770] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10853: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,770] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10855: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,770] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10857: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 17:53:45,770] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10859: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_fu_1804_p2' generates 12 bits.
[2021-04-14 17:53:45,770] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10863: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,770] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10865: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,770] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10867: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,770] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10869: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,770] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10871: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,770] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10873: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,770] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10875: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,770] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10877: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,770] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10879: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,770] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10881: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,770] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10883: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,770] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10885: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,770] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10887: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,770] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10889: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,770] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10891: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,770] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10893: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,770] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10895: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,770] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10897: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,770] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10899: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,771] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10901: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,771] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10903: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,771] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10905: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,771] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10907: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,771] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10909: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,771] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10911: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,771] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10913: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,771] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10915: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,771] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10917: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,771] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10919: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,771] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10921: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,771] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10923: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,771] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10925: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,771] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10927: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,771] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10929: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,771] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10931: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,771] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10933: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,771] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10935: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,771] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10937: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,771] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10939: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,771] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10941: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,771] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10943: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,771] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10945: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,771] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10947: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,771] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10949: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,771] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10951: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,771] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10953: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,771] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10955: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,771] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10957: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,771] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10959: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,771] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10961: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,771] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10963: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,771] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10965: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,771] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10967: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,771] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10969: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,771] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10971: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,771] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10973: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,771] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10975: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,771] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10977: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,771] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10979: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,771] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10981: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,771] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10983: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,772] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10985: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,772] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:10987: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 17:53:45,772] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11121: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_9_fu_2015_p2' generates 1 bits.
[2021-04-14 17:53:45,772] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11123: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_10_fu_2035_p2' generates 1 bits.
[2021-04-14 17:53:45,772] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11125: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_11_fu_2055_p2' generates 1 bits.
[2021-04-14 17:53:45,772] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11127: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_12_fu_2075_p2' generates 1 bits.
[2021-04-14 17:53:45,772] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11129: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_13_fu_2095_p2' generates 1 bits.
[2021-04-14 17:53:45,772] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11131: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_14_fu_2115_p2' generates 1 bits.
[2021-04-14 17:53:45,772] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11133: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_15_fu_2135_p2' generates 1 bits.
[2021-04-14 17:53:45,772] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11135: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_16_fu_2155_p2' generates 1 bits.
[2021-04-14 17:53:45,772] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11137: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_17_fu_2175_p2' generates 1 bits.
[2021-04-14 17:53:45,772] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11139: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_18_fu_2195_p2' generates 1 bits.
[2021-04-14 17:53:45,772] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11141: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_fu_1835_p2' generates 1 bits.
[2021-04-14 17:53:45,772] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11143: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_19_fu_2215_p2' generates 1 bits.
[2021-04-14 17:53:45,772] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11145: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_20_fu_2235_p2' generates 1 bits.
[2021-04-14 17:53:45,772] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11147: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_21_fu_2255_p2' generates 1 bits.
[2021-04-14 17:53:45,772] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11149: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_22_fu_2275_p2' generates 1 bits.
[2021-04-14 17:53:45,772] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11151: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_23_fu_2295_p2' generates 1 bits.
[2021-04-14 17:53:45,772] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11153: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_24_fu_2315_p2' generates 1 bits.
[2021-04-14 17:53:45,772] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11155: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_25_fu_2335_p2' generates 1 bits.
[2021-04-14 17:53:45,772] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11157: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_26_fu_2355_p2' generates 1 bits.
[2021-04-14 17:53:45,772] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11159: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_27_fu_2375_p2' generates 1 bits.
[2021-04-14 17:53:45,772] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11161: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_28_fu_2395_p2' generates 1 bits.
[2021-04-14 17:53:45,772] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11163: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1_fu_1855_p2' generates 1 bits.
[2021-04-14 17:53:45,772] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11165: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_29_fu_2415_p2' generates 1 bits.
[2021-04-14 17:53:45,772] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11167: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_30_fu_2435_p2' generates 1 bits.
[2021-04-14 17:53:45,772] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11169: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_31_fu_2455_p2' generates 1 bits.
[2021-04-14 17:53:45,772] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11171: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_32_fu_2475_p2' generates 1 bits.
[2021-04-14 17:53:45,772] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11173: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_33_fu_2495_p2' generates 1 bits.
[2021-04-14 17:53:45,772] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11175: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_34_fu_2515_p2' generates 1 bits.
[2021-04-14 17:53:45,772] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11177: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_35_fu_2535_p2' generates 1 bits.
[2021-04-14 17:53:45,772] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11179: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_36_fu_2555_p2' generates 1 bits.
[2021-04-14 17:53:45,772] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11181: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_37_fu_2575_p2' generates 1 bits.
[2021-04-14 17:53:45,772] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11183: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_38_fu_2595_p2' generates 1 bits.
[2021-04-14 17:53:45,772] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11185: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2_fu_1875_p2' generates 1 bits.
[2021-04-14 17:53:45,772] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11187: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_39_fu_2615_p2' generates 1 bits.
[2021-04-14 17:53:45,772] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11189: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_40_fu_2635_p2' generates 1 bits.
[2021-04-14 17:53:45,772] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11191: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_41_fu_2655_p2' generates 1 bits.
[2021-04-14 17:53:45,772] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11193: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_42_fu_2675_p2' generates 1 bits.
[2021-04-14 17:53:45,772] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11195: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_43_fu_2695_p2' generates 1 bits.
[2021-04-14 17:53:45,772] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11197: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_44_fu_2715_p2' generates 1 bits.
[2021-04-14 17:53:45,772] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11199: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_45_fu_2735_p2' generates 1 bits.
[2021-04-14 17:53:45,773] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11201: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_46_fu_2755_p2' generates 1 bits.
[2021-04-14 17:53:45,773] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11203: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_47_fu_2775_p2' generates 1 bits.
[2021-04-14 17:53:45,773] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11205: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_48_fu_2795_p2' generates 1 bits.
[2021-04-14 17:53:45,773] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11207: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_3_fu_1895_p2' generates 1 bits.
[2021-04-14 17:53:45,773] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11209: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_49_fu_2815_p2' generates 1 bits.
[2021-04-14 17:53:45,773] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11211: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_50_fu_2835_p2' generates 1 bits.
[2021-04-14 17:53:45,773] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11213: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_51_fu_2855_p2' generates 1 bits.
[2021-04-14 17:53:45,773] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11215: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_52_fu_2875_p2' generates 1 bits.
[2021-04-14 17:53:45,773] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11217: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_53_fu_2895_p2' generates 1 bits.
[2021-04-14 17:53:45,773] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11219: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_54_fu_2915_p2' generates 1 bits.
[2021-04-14 17:53:45,773] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11221: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_55_fu_2935_p2' generates 1 bits.
[2021-04-14 17:53:45,773] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11223: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_56_fu_2955_p2' generates 1 bits.
[2021-04-14 17:53:45,773] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11225: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_57_fu_2975_p2' generates 1 bits.
[2021-04-14 17:53:45,773] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11227: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_58_fu_2995_p2' generates 1 bits.
[2021-04-14 17:53:45,773] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11229: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_4_fu_1915_p2' generates 1 bits.
[2021-04-14 17:53:45,773] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11231: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_59_fu_3015_p2' generates 1 bits.
[2021-04-14 17:53:45,773] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11233: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_60_fu_3035_p2' generates 1 bits.
[2021-04-14 17:53:45,773] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11235: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_61_fu_3055_p2' generates 1 bits.
[2021-04-14 17:53:45,773] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11237: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_5_fu_1935_p2' generates 1 bits.
[2021-04-14 17:53:45,773] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11239: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_6_fu_1955_p2' generates 1 bits.
[2021-04-14 17:53:45,773] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11241: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_7_fu_1975_p2' generates 1 bits.
[2021-04-14 17:53:45,773] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11243: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_8_fu_1995_p2' generates 1 bits.
[2021-04-14 17:53:45,773] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11245: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_assign_fu_378' generates 32 bits.
[2021-04-14 17:53:45,773] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11247: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_11_fu_3187_p2' generates 3 bits.
[2021-04-14 17:53:45,773] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11249: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_13_fu_3203_p2' generates 4 bits.
[2021-04-14 17:53:45,773] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11251: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_14_fu_3213_p2' generates 2 bits.
[2021-04-14 17:53:45,773] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11253: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_15_fu_3223_p2' generates 2 bits.
[2021-04-14 17:53:45,773] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11255: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_16_fu_3233_p2' generates 3 bits.
[2021-04-14 17:53:45,773] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11257: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_17_fu_3243_p2' generates 2 bits.
[2021-04-14 17:53:45,773] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11259: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_18_fu_3253_p2' generates 2 bits.
[2021-04-14 17:53:45,773] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11261: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_19_fu_3263_p2' generates 3 bits.
[2021-04-14 17:53:45,773] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11263: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_20_fu_3273_p2' generates 4 bits.
[2021-04-14 17:53:45,773] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11265: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_21_fu_3283_p2' generates 2 bits.
[2021-04-14 17:53:45,774] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11267: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1_fu_3091_p2' generates 2 bits.
[2021-04-14 17:53:45,774] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11269: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_22_fu_3293_p2' generates 2 bits.
[2021-04-14 17:53:45,774] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11271: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_23_fu_3303_p2' generates 3 bits.
[2021-04-14 17:53:45,774] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11273: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_24_fu_3313_p2' generates 2 bits.
[2021-04-14 17:53:45,774] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11275: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_25_fu_3323_p2' generates 2 bits.
[2021-04-14 17:53:45,774] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11277: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_26_fu_3333_p2' generates 3 bits.
[2021-04-14 17:53:45,774] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11279: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_27_fu_3343_p2' generates 4 bits.
[2021-04-14 17:53:45,774] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11281: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_29_fu_3359_p2' generates 5 bits.
[2021-04-14 17:53:45,774] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11283: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_30_fu_3369_p2' generates 2 bits.
[2021-04-14 17:53:45,774] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11285: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_31_fu_3379_p2' generates 2 bits.
[2021-04-14 17:53:45,774] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11287: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_32_fu_3389_p2' generates 3 bits.
[2021-04-14 17:53:45,774] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11289: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2_fu_3101_p2' generates 2 bits.
[2021-04-14 17:53:45,774] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11291: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_33_fu_3399_p2' generates 2 bits.
[2021-04-14 17:53:45,774] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11293: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_34_fu_3409_p2' generates 2 bits.
[2021-04-14 17:53:45,774] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11295: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_35_fu_3419_p2' generates 3 bits.
[2021-04-14 17:53:45,774] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11297: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_36_fu_3429_p2' generates 4 bits.
[2021-04-14 17:53:45,774] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11299: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_37_fu_3439_p2' generates 2 bits.
[2021-04-14 17:53:45,774] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11301: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_38_fu_3449_p2' generates 2 bits.
[2021-04-14 17:53:45,774] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11303: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_39_fu_3459_p2' generates 3 bits.
[2021-04-14 17:53:45,774] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11305: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_40_fu_3469_p2' generates 2 bits.
[2021-04-14 17:53:45,774] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11307: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_41_fu_3479_p2' generates 2 bits.
[2021-04-14 17:53:45,774] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11309: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_42_fu_3489_p2' generates 3 bits.
[2021-04-14 17:53:45,774] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11311: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_3_fu_3111_p2' generates 2 bits.
[2021-04-14 17:53:45,774] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11313: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_43_fu_3499_p2' generates 4 bits.
[2021-04-14 17:53:45,774] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11315: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_44_fu_3509_p2' generates 5 bits.
[2021-04-14 17:53:45,774] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11317: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_45_fu_3519_p2' generates 2 bits.
[2021-04-14 17:53:45,774] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11319: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_46_fu_3529_p2' generates 2 bits.
[2021-04-14 17:53:45,774] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11321: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_47_fu_3539_p2' generates 3 bits.
[2021-04-14 17:53:45,774] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11323: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_48_fu_3549_p2' generates 2 bits.
[2021-04-14 17:53:45,774] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11325: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_49_fu_3559_p2' generates 2 bits.
[2021-04-14 17:53:45,774] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11327: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_50_fu_3569_p2' generates 3 bits.
[2021-04-14 17:53:45,774] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11329: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_51_fu_3579_p2' generates 4 bits.
[2021-04-14 17:53:45,775] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11331: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_52_fu_3589_p2' generates 2 bits.
[2021-04-14 17:53:45,775] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11333: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_5_fu_3127_p2' generates 3 bits.
[2021-04-14 17:53:45,775] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11335: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_53_fu_3599_p2' generates 2 bits.
[2021-04-14 17:53:45,775] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11337: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_54_fu_3609_p2' generates 3 bits.
[2021-04-14 17:53:45,775] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11339: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_55_fu_3619_p2' generates 2 bits.
[2021-04-14 17:53:45,775] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11341: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_56_fu_3629_p2' generates 2 bits.
[2021-04-14 17:53:45,775] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11343: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_57_fu_3639_p2' generates 3 bits.
[2021-04-14 17:53:45,775] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11345: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_58_fu_3649_p2' generates 4 bits.
[2021-04-14 17:53:45,775] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11347: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_59_fu_3659_p2' generates 5 bits.
[2021-04-14 17:53:45,775] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11349: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_6_fu_3137_p2' generates 2 bits.
[2021-04-14 17:53:45,775] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11351: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_7_fu_3147_p2' generates 2 bits.
[2021-04-14 17:53:45,775] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11353: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_8_fu_3157_p2' generates 3 bits.
[2021-04-14 17:53:45,775] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11355: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_9_fu_3167_p2' generates 2 bits.
[2021-04-14 17:53:45,775] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11357: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_10_fu_3177_p2' generates 2 bits.
[2021-04-14 17:53:45,775] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:11359: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_62_fu_3075_p2' generates 1 bits.
[2021-04-14 17:53:45,775] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:6874: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:45,775] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7035: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:45,775] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7187: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_V_fu_3124_p2' generates 6 bits.
[2021-04-14 17:53:45,775] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7189: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_fu_812_p00' generates 12 bits.
[2021-04-14 17:53:45,775] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7191: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'ap_phi_reg_pp0_iter1_p_Val2_s_reg_542' generates 6 bits.
[2021-04-14 17:53:45,775] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7195: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_fu_812_p2' generates 12 bits.
[2021-04-14 17:53:45,775] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7333: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_10_fu_1120_p2' generates 1 bits.
[2021-04-14 17:53:45,775] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7335: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_11_fu_1147_p2' generates 1 bits.
[2021-04-14 17:53:45,775] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7337: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_12_fu_1174_p2' generates 1 bits.
[2021-04-14 17:53:45,775] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7339: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_13_fu_1201_p2' generates 1 bits.
[2021-04-14 17:53:45,775] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7341: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_14_fu_1228_p2' generates 1 bits.
[2021-04-14 17:53:45,775] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7343: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_15_fu_1255_p2' generates 1 bits.
[2021-04-14 17:53:45,775] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7345: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_16_fu_1282_p2' generates 1 bits.
[2021-04-14 17:53:45,775] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7347: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_17_fu_1309_p2' generates 1 bits.
[2021-04-14 17:53:45,775] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7349: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_18_fu_1336_p2' generates 1 bits.
[2021-04-14 17:53:45,775] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7351: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_19_fu_1363_p2' generates 1 bits.
[2021-04-14 17:53:45,775] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7353: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1_fu_877_p2' generates 1 bits.
[2021-04-14 17:53:45,775] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7355: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_20_fu_1390_p2' generates 1 bits.
[2021-04-14 17:53:45,775] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7357: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_21_fu_1417_p2' generates 1 bits.
[2021-04-14 17:53:45,775] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7359: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_22_fu_1444_p2' generates 1 bits.
[2021-04-14 17:53:45,775] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7361: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_23_fu_1471_p2' generates 1 bits.
[2021-04-14 17:53:45,775] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7363: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_24_fu_1498_p2' generates 1 bits.
[2021-04-14 17:53:45,775] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7365: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_25_fu_1525_p2' generates 1 bits.
[2021-04-14 17:53:45,775] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7367: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_26_fu_1552_p2' generates 1 bits.
[2021-04-14 17:53:45,775] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7369: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_27_fu_1579_p2' generates 1 bits.
[2021-04-14 17:53:45,776] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7371: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_28_fu_1606_p2' generates 1 bits.
[2021-04-14 17:53:45,776] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7373: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_29_fu_1633_p2' generates 1 bits.
[2021-04-14 17:53:45,776] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7375: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2_fu_904_p2' generates 1 bits.
[2021-04-14 17:53:45,776] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7377: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_30_fu_1660_p2' generates 1 bits.
[2021-04-14 17:53:45,776] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7379: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_31_fu_1687_p2' generates 1 bits.
[2021-04-14 17:53:45,776] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7381: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_32_fu_1714_p2' generates 1 bits.
[2021-04-14 17:53:45,776] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7383: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_33_fu_1741_p2' generates 1 bits.
[2021-04-14 17:53:45,776] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7385: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_34_fu_1768_p2' generates 1 bits.
[2021-04-14 17:53:45,776] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7387: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_35_fu_1795_p2' generates 1 bits.
[2021-04-14 17:53:45,776] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7389: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_36_fu_1822_p2' generates 1 bits.
[2021-04-14 17:53:45,776] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7391: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_37_fu_1849_p2' generates 1 bits.
[2021-04-14 17:53:45,776] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7393: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_38_fu_1876_p2' generates 1 bits.
[2021-04-14 17:53:45,776] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7395: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_39_fu_1903_p2' generates 1 bits.
[2021-04-14 17:53:45,776] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7397: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_3_fu_931_p2' generates 1 bits.
[2021-04-14 17:53:45,776] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7399: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_40_fu_1930_p2' generates 1 bits.
[2021-04-14 17:53:45,776] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7401: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_41_fu_1957_p2' generates 1 bits.
[2021-04-14 17:53:45,776] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7403: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_42_fu_1984_p2' generates 1 bits.
[2021-04-14 17:53:45,776] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7405: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_43_fu_2011_p2' generates 1 bits.
[2021-04-14 17:53:45,776] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7407: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_44_fu_2038_p2' generates 1 bits.
[2021-04-14 17:53:45,776] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7409: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_45_fu_2065_p2' generates 1 bits.
[2021-04-14 17:53:45,776] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7411: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_46_fu_2092_p2' generates 1 bits.
[2021-04-14 17:53:45,776] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7413: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_47_fu_2119_p2' generates 1 bits.
[2021-04-14 17:53:45,776] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7415: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_48_fu_2146_p2' generates 1 bits.
[2021-04-14 17:53:45,776] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7417: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_49_fu_2173_p2' generates 1 bits.
[2021-04-14 17:53:45,776] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7419: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_4_fu_958_p2' generates 1 bits.
[2021-04-14 17:53:45,776] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7421: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_50_fu_2200_p2' generates 1 bits.
[2021-04-14 17:53:45,776] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7423: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_51_fu_2227_p2' generates 1 bits.
[2021-04-14 17:53:45,776] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7425: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_52_fu_2254_p2' generates 1 bits.
[2021-04-14 17:53:45,776] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7427: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_53_fu_2281_p2' generates 1 bits.
[2021-04-14 17:53:45,776] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7429: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_54_fu_2308_p2' generates 1 bits.
[2021-04-14 17:53:45,776] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7431: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_55_fu_2335_p2' generates 1 bits.
[2021-04-14 17:53:45,776] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7433: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_56_fu_2362_p2' generates 1 bits.
[2021-04-14 17:53:45,776] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7435: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_57_fu_2389_p2' generates 1 bits.
[2021-04-14 17:53:45,776] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7437: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_58_fu_2416_p2' generates 1 bits.
[2021-04-14 17:53:45,776] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7439: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_59_fu_2443_p2' generates 1 bits.
[2021-04-14 17:53:45,776] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7441: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_5_fu_985_p2' generates 1 bits.
[2021-04-14 17:53:45,776] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7443: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_60_fu_2470_p2' generates 1 bits.
[2021-04-14 17:53:45,776] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7445: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_61_fu_2497_p2' generates 1 bits.
[2021-04-14 17:53:45,776] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7447: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_6_fu_1012_p2' generates 1 bits.
[2021-04-14 17:53:45,776] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7449: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_7_fu_1039_p2' generates 1 bits.
[2021-04-14 17:53:45,776] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7451: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_8_fu_1066_p2' generates 1 bits.
[2021-04-14 17:53:45,776] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7453: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_9_fu_1093_p2' generates 1 bits.
[2021-04-14 17:53:45,776] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7455: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_fu_850_p2' generates 1 bits.
[2021-04-14 17:53:45,776] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7457: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_11_fu_2636_p2' generates 3 bits.
[2021-04-14 17:53:45,777] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7459: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_13_fu_2652_p2' generates 4 bits.
[2021-04-14 17:53:45,777] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7461: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_14_fu_2662_p2' generates 2 bits.
[2021-04-14 17:53:45,777] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7463: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_15_fu_2672_p2' generates 2 bits.
[2021-04-14 17:53:45,777] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7465: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_16_fu_2682_p2' generates 3 bits.
[2021-04-14 17:53:45,777] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7467: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_17_fu_2692_p2' generates 2 bits.
[2021-04-14 17:53:45,777] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7469: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_18_fu_2702_p2' generates 2 bits.
[2021-04-14 17:53:45,777] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7471: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_19_fu_2712_p2' generates 3 bits.
[2021-04-14 17:53:45,777] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7473: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_20_fu_2722_p2' generates 4 bits.
[2021-04-14 17:53:45,777] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7475: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_21_fu_2732_p2' generates 2 bits.
[2021-04-14 17:53:45,777] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7477: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1_fu_2540_p2' generates 2 bits.
[2021-04-14 17:53:45,777] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7479: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_22_fu_2742_p2' generates 2 bits.
[2021-04-14 17:53:45,777] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7481: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_23_fu_2752_p2' generates 3 bits.
[2021-04-14 17:53:45,777] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7483: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_24_fu_2762_p2' generates 2 bits.
[2021-04-14 17:53:45,777] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7485: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_25_fu_2772_p2' generates 2 bits.
[2021-04-14 17:53:45,777] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7487: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_26_fu_2782_p2' generates 3 bits.
[2021-04-14 17:53:45,777] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7489: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_27_fu_2792_p2' generates 4 bits.
[2021-04-14 17:53:45,777] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7491: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_29_fu_2808_p2' generates 5 bits.
[2021-04-14 17:53:45,777] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7493: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_30_fu_2818_p2' generates 2 bits.
[2021-04-14 17:53:45,777] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7495: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_31_fu_2828_p2' generates 2 bits.
[2021-04-14 17:53:45,777] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7497: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_32_fu_2838_p2' generates 3 bits.
[2021-04-14 17:53:45,777] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7499: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2_fu_2550_p2' generates 2 bits.
[2021-04-14 17:53:45,777] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7501: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_33_fu_2848_p2' generates 2 bits.
[2021-04-14 17:53:45,777] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7503: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_34_fu_2858_p2' generates 2 bits.
[2021-04-14 17:53:45,777] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7505: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_35_fu_2868_p2' generates 3 bits.
[2021-04-14 17:53:45,777] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7507: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_36_fu_2878_p2' generates 4 bits.
[2021-04-14 17:53:45,777] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7509: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_37_fu_2888_p2' generates 2 bits.
[2021-04-14 17:53:45,777] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7511: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_38_fu_2898_p2' generates 2 bits.
[2021-04-14 17:53:45,777] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7513: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_39_fu_2908_p2' generates 3 bits.
[2021-04-14 17:53:45,777] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7515: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_40_fu_2918_p2' generates 2 bits.
[2021-04-14 17:53:45,777] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7517: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_41_fu_2928_p2' generates 2 bits.
[2021-04-14 17:53:45,777] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7519: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_42_fu_2938_p2' generates 3 bits.
[2021-04-14 17:53:45,777] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7521: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_3_fu_2560_p2' generates 2 bits.
[2021-04-14 17:53:45,777] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7523: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_43_fu_2948_p2' generates 4 bits.
[2021-04-14 17:53:45,777] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7525: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_44_fu_2958_p2' generates 5 bits.
[2021-04-14 17:53:45,777] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7527: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_45_fu_2968_p2' generates 2 bits.
[2021-04-14 17:53:45,777] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7529: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_46_fu_2978_p2' generates 2 bits.
[2021-04-14 17:53:45,777] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7531: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_47_fu_2988_p2' generates 3 bits.
[2021-04-14 17:53:45,777] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7533: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_48_fu_2998_p2' generates 2 bits.
[2021-04-14 17:53:45,777] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7535: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_49_fu_3008_p2' generates 2 bits.
[2021-04-14 17:53:45,777] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7537: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_50_fu_3018_p2' generates 3 bits.
[2021-04-14 17:53:45,777] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7539: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_51_fu_3028_p2' generates 4 bits.
[2021-04-14 17:53:45,777] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7541: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_52_fu_3038_p2' generates 2 bits.
[2021-04-14 17:53:45,777] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7543: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_5_fu_2576_p2' generates 3 bits.
[2021-04-14 17:53:45,777] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7545: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_53_fu_3048_p2' generates 2 bits.
[2021-04-14 17:53:45,778] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7547: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_54_fu_3058_p2' generates 3 bits.
[2021-04-14 17:53:45,778] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7549: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_55_fu_3068_p2' generates 2 bits.
[2021-04-14 17:53:45,778] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7551: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_56_fu_3078_p2' generates 2 bits.
[2021-04-14 17:53:45,778] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7553: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_57_fu_3088_p2' generates 3 bits.
[2021-04-14 17:53:45,778] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7555: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_58_fu_3098_p2' generates 4 bits.
[2021-04-14 17:53:45,778] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7557: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_59_fu_3108_p2' generates 5 bits.
[2021-04-14 17:53:45,778] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7559: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_6_fu_2586_p2' generates 2 bits.
[2021-04-14 17:53:45,778] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7561: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_7_fu_2596_p2' generates 2 bits.
[2021-04-14 17:53:45,778] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7563: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_8_fu_2606_p2' generates 3 bits.
[2021-04-14 17:53:45,778] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7565: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_9_fu_2616_p2' generates 2 bits.
[2021-04-14 17:53:45,778] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7567: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_10_fu_2626_p2' generates 2 bits.
[2021-04-14 17:53:45,778] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:7569: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_62_fu_2524_p2' generates 1 bits.
[2021-04-14 17:53:45,778] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:1082: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'ip_rdata' generates 8 bits.
[2021-04-14 17:53:45,778] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18812: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:45,778] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:17941: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:45,778] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18070: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_V_fu_741_p2' generates 5 bits.
[2021-04-14 17:53:45,778] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18086: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_10_fu_559_p2' generates 2 bits.
[2021-04-14 17:53:45,778] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18088: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_11_fu_569_p2' generates 3 bits.
[2021-04-14 17:53:45,778] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18090: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_13_fu_585_p2' generates 4 bits.
[2021-04-14 17:53:45,778] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18092: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_14_fu_595_p2' generates 2 bits.
[2021-04-14 17:53:45,778] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18094: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_15_fu_605_p2' generates 2 bits.
[2021-04-14 17:53:45,778] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18096: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_16_fu_615_p2' generates 3 bits.
[2021-04-14 17:53:45,778] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18098: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_17_fu_625_p2' generates 2 bits.
[2021-04-14 17:53:45,778] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18100: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_18_fu_635_p2' generates 2 bits.
[2021-04-14 17:53:45,778] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18102: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_19_fu_645_p2' generates 3 bits.
[2021-04-14 17:53:45,778] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18104: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_20_fu_655_p2' generates 4 bits.
[2021-04-14 17:53:45,778] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18106: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_29_fu_457_p2' generates 1 bits.
[2021-04-14 17:53:45,778] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18108: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_21_fu_665_p2' generates 2 bits.
[2021-04-14 17:53:45,778] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18110: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_22_fu_675_p2' generates 2 bits.
[2021-04-14 17:53:45,778] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18112: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_23_fu_685_p2' generates 3 bits.
[2021-04-14 17:53:45,778] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18114: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_24_fu_695_p2' generates 2 bits.
[2021-04-14 17:53:45,778] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18116: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_25_fu_705_p2' generates 2 bits.
[2021-04-14 17:53:45,778] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18118: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_26_fu_715_p2' generates 3 bits.
[2021-04-14 17:53:45,778] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18120: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_27_fu_725_p2' generates 4 bits.
[2021-04-14 17:53:45,778] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18122: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1_fu_473_p2' generates 2 bits.
[2021-04-14 17:53:45,778] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18124: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2_fu_483_p2' generates 2 bits.
[2021-04-14 17:53:45,778] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18126: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_3_fu_493_p2' generates 2 bits.
[2021-04-14 17:53:45,778] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18128: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_5_fu_509_p2' generates 3 bits.
[2021-04-14 17:53:45,778] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18130: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_6_fu_519_p2' generates 2 bits.
[2021-04-14 17:53:45,778] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18132: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_7_fu_529_p2' generates 2 bits.
[2021-04-14 17:53:45,778] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18134: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_8_fu_539_p2' generates 3 bits.
[2021-04-14 17:53:45,778] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18136: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_9_fu_549_p2' generates 2 bits.
[2021-04-14 17:53:45,778] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18138: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_14_fu_295_p2' generates 1 bits.
[2021-04-14 17:53:45,778] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18140: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_10_fu_255_p2' generates 1 bits.
[2021-04-14 17:53:45,779] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18142: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_11_fu_265_p2' generates 1 bits.
[2021-04-14 17:53:45,779] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18144: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_12_fu_275_p2' generates 1 bits.
[2021-04-14 17:53:45,779] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18146: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_13_fu_285_p2' generates 1 bits.
[2021-04-14 17:53:45,779] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18148: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_15_fu_317_p2' generates 1 bits.
[2021-04-14 17:53:45,779] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18150: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_16_fu_327_p2' generates 1 bits.
[2021-04-14 17:53:45,779] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18152: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_17_fu_337_p2' generates 1 bits.
[2021-04-14 17:53:45,779] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18154: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_18_fu_347_p2' generates 1 bits.
[2021-04-14 17:53:45,779] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18156: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_19_fu_357_p2' generates 1 bits.
[2021-04-14 17:53:45,779] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18158: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_20_fu_367_p2' generates 1 bits.
[2021-04-14 17:53:45,779] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18160: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_1_fu_145_p2' generates 1 bits.
[2021-04-14 17:53:45,779] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18162: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_21_fu_377_p2' generates 1 bits.
[2021-04-14 17:53:45,779] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18164: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_22_fu_387_p2' generates 1 bits.
[2021-04-14 17:53:45,779] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18166: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_23_fu_397_p2' generates 1 bits.
[2021-04-14 17:53:45,779] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18168: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_24_fu_407_p2' generates 1 bits.
[2021-04-14 17:53:45,779] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18170: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_25_fu_417_p2' generates 1 bits.
[2021-04-14 17:53:45,779] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18172: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_26_fu_427_p2' generates 1 bits.
[2021-04-14 17:53:45,779] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18174: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_27_fu_437_p2' generates 1 bits.
[2021-04-14 17:53:45,779] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18176: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_28_fu_447_p2' generates 1 bits.
[2021-04-14 17:53:45,779] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18178: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_4_fu_305_p3' generates 1 bits.
[2021-04-14 17:53:45,779] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18180: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_2_fu_155_p2' generates 1 bits.
[2021-04-14 17:53:45,779] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18182: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_3_fu_175_p2' generates 1 bits.
[2021-04-14 17:53:45,779] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18184: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_4_fu_185_p2' generates 1 bits.
[2021-04-14 17:53:45,779] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18186: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_5_fu_195_p2' generates 1 bits.
[2021-04-14 17:53:45,779] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18188: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_6_fu_205_p2' generates 1 bits.
[2021-04-14 17:53:45,779] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18190: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_7_fu_225_p2' generates 1 bits.
[2021-04-14 17:53:45,779] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18192: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_8_fu_235_p2' generates 1 bits.
[2021-04-14 17:53:45,779] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18194: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_9_fu_245_p2' generates 1 bits.
[2021-04-14 17:53:45,779] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:18196: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_fu_125_p2' generates 1 bits.
[2021-04-14 17:53:45,779] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:15513: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:45,780] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:13911: Operator EQ expects 32 or 6 bits on the LHS, but LHS's VARREF 'addr_' generates 5 bits.
[2021-04-14 17:53:45,780] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:13963: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 6 bits.
[2021-04-14 17:53:45,780] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:13971: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:45,780] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:13974: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:45,780] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:13987: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:45,780] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:13997: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:45,780] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14011: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:45,780] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14018: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:45,780] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14031: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:45,780] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14049: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:45,780] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14063: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:45,780] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14080: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:45,780] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14083: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:45,780] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:12486: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:45,780] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:3377: Output port connection 'ip_addr' expects 11 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2021-04-14 17:53:45,780] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:3377: Output port connection 'ip_addr' expects 8 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2021-04-14 17:53:45,780] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:3377: Output port connection 'ip_addr' expects 4 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2021-04-14 17:53:45,780] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:2711: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:45,780] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:23868: Output port connection 'count' expects 6 bits on the pin connection, but pin connection's VARREF 'count' generates 5 bits.
[2021-04-14 17:53:45,780] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:19178: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 17:53:45,780] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:15071: Output port connection 'count' expects 6 bits on the pin connection, but pin connection's VARREF 'count' generates 5 bits.
[2021-04-14 17:53:45,780] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:13971: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,780] %Warning-COMBDLY: *** See the manual before disabling this,
[2021-04-14 17:53:45,780] %Warning-COMBDLY: else you may end up with different sim results.
[2021-04-14 17:53:45,780] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:13972: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,780] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:13973: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,780] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:13974: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,780] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:13975: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,780] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:13980: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,780] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:13981: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,780] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:13982: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,780] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:13983: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,780] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:13984: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,780] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:13987: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,780] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:13988: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,780] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:13989: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,780] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:13990: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,780] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:13991: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,780] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:13997: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,780] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:13998: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,780] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:13999: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,780] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14000: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,780] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14001: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,781] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14004: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,781] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14005: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,781] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14006: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,781] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14007: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,781] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14008: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,781] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14011: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,781] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14012: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,781] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14013: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,781] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14014: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,781] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14015: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,781] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14018: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,781] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14019: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,781] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14020: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,781] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14021: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,781] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14022: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,781] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14031: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,781] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14032: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,781] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14033: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,781] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14034: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,781] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14035: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,781] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14038: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,781] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14039: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,781] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14040: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,781] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14043: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,781] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14044: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,781] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14049: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,781] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14050: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,781] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14051: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,781] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14052: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,781] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14053: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,781] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14056: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,781] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14057: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,781] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14058: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,781] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14059: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,781] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14060: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,781] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14063: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,781] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14064: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,781] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14065: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,781] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14066: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,781] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14067: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,781] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14070: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,781] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14071: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,781] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14072: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,781] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14073: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,782] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14074: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,782] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14080: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,782] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14081: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,782] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14082: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,782] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14083: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:45,782] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3s19hkc1/finn_design_wrapper.v:14084: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 17:53:47,561] make: Entering directory '/tmp/finn_dev_mtrahms/pyverilator_ipstitched_osomy75l'
[2021-04-14 17:53:47,561] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o pyverilator_wrapper.o /tmp/finn_dev_mtrahms/pyverilator_ipstitched_osomy75l/pyverilator_wrapper.cpp
[2021-04-14 17:53:47,561] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o verilated.o /usr/share/verilator/include/verilated.cpp
[2021-04-14 17:53:47,561] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp
[2021-04-14 17:53:47,561] /usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vfinn_design_wrapper.cpp > Vfinn_design_wrapper__ALLcls.cpp
[2021-04-14 17:53:47,561] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o Vfinn_design_wrapper__ALLcls.o Vfinn_design_wrapper__ALLcls.cpp
[2021-04-14 17:53:47,561] /usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vfinn_design_wrapper__Trace.cpp Vfinn_design_wrapper__Syms.cpp Vfinn_design_wrapper__Trace__Slow.cpp > Vfinn_design_wrapper__ALLsup.cpp
[2021-04-14 17:53:47,561] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o Vfinn_design_wrapper__ALLsup.o Vfinn_design_wrapper__ALLsup.cpp
[2021-04-14 17:53:47,561]       Archiving Vfinn_design_wrapper__ALL.a ...
[2021-04-14 17:53:47,561] ar r Vfinn_design_wrapper__ALL.a Vfinn_design_wrapper__ALLcls.o Vfinn_design_wrapper__ALLsup.o
[2021-04-14 17:53:47,562] ranlib Vfinn_design_wrapper__ALL.a
[2021-04-14 17:53:47,562] g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o Vfinn_design_wrapper__ALL.a    -o Vfinn_design_wrapper -lm -lstdc++  2>&1 | c++filt
[2021-04-14 17:53:47,562] make: Leaving directory '/tmp/finn_dev_mtrahms/pyverilator_ipstitched_osomy75l'
[2021-04-14 17:53:47,562] ar: creating Vfinn_design_wrapper__ALL.a
[2021-04-14 17:53:47,701] Running step: step_make_pynq_driver [12/15]
[2021-04-14 17:53:47,702] Running step: step_out_of_context_synthesis [13/15]
[2021-04-14 17:58:38,283] ap_clk
[2021-04-14 17:58:38,284] xczu3eg-sbva484-1-e
[2021-04-14 17:58:38,284] 200.000000
[2021-04-14 17:58:38,284] 
[2021-04-14 17:58:38,284] ****** Vivado v2019.1.3 (64-bit)
[2021-04-14 17:58:38,284]   **** SW Build 2644227 on Wed Sep  4 09:44:18 MDT 2019
[2021-04-14 17:58:38,284]   **** IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
[2021-04-14 17:58:38,284]     ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
[2021-04-14 17:58:38,284] 
[2021-04-14 17:58:38,284] source finn_design_wrapper.tcl
[2021-04-14 17:58:38,284] # set fpga_part "xczu3eg-sbva484-1-e"
[2021-04-14 17:58:38,284] # set origin_dir "."
[2021-04-14 17:58:38,284] # if { [info exists ::origin_dir_loc] } {
[2021-04-14 17:58:38,284] #   set origin_dir $::origin_dir_loc
[2021-04-14 17:58:38,284] # }
[2021-04-14 17:58:38,284] # variable script_file
[2021-04-14 17:58:38,284] # set script_file "vivadocompile.tcl"
[2021-04-14 17:58:38,284] # proc help {} {
[2021-04-14 17:58:38,284] #   variable script_file
[2021-04-14 17:58:38,284] #   puts "\nDescription:"
[2021-04-14 17:58:38,284] #   puts "Recreate a Vivado project from this script. The created project will be"
[2021-04-14 17:58:38,284] #   puts "functionally equivalent to the original project for which this script was"
[2021-04-14 17:58:38,284] #   puts "generated. The script contains commands for creating a project, filesets,"
[2021-04-14 17:58:38,284] #   puts "runs, adding/importing sources and setting properties on various objects.\n"
[2021-04-14 17:58:38,284] #   puts "Syntax:"
[2021-04-14 17:58:38,284] #   puts "$script_file"
[2021-04-14 17:58:38,284] #   puts "$script_file -tclargs \[--origin_dir <path>\]"
[2021-04-14 17:58:38,284] #   puts "$script_file -tclargs \[--help\]\n"
[2021-04-14 17:58:38,284] #   puts "Usage:"
[2021-04-14 17:58:38,284] #   puts "Name                   Description"
[2021-04-14 17:58:38,284] #   puts "-------------------------------------------------------------------------"
[2021-04-14 17:58:38,284] #   puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
[2021-04-14 17:58:38,284] #   puts "                       origin_dir path value is \".\", otherwise, the value"
[2021-04-14 17:58:38,284] #   puts "                       that was set with the \"-paths_relative_to\" switch"
[2021-04-14 17:58:38,284] #   puts "                       when this script was generated.\n"
[2021-04-14 17:58:38,284] #   puts "\[--help\]               Print help information for this script"
[2021-04-14 17:58:38,284] #   puts "-------------------------------------------------------------------------\n"
[2021-04-14 17:58:38,284] #   exit 0
[2021-04-14 17:58:38,285] # }
[2021-04-14 17:58:38,285] # if { $::argc > 0 } {
[2021-04-14 17:58:38,285] #   for {set i 0} {$i < [llength $::argc]} {incr i} {
[2021-04-14 17:58:38,285] #     set option [string trim [lindex $::argv $i]]
[2021-04-14 17:58:38,285] #     switch -regexp -- $option {
[2021-04-14 17:58:38,285] #       "--origin_dir" { incr i; set origin_dir [lindex $::argv $i] }
[2021-04-14 17:58:38,285] #       "--help"       { help }
[2021-04-14 17:58:38,285] #       default {
[2021-04-14 17:58:38,285] #         if { [regexp {^-} $option] } {
[2021-04-14 17:58:38,285] #           puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
[2021-04-14 17:58:38,285] #           return 1
[2021-04-14 17:58:38,285] #         }
[2021-04-14 17:58:38,285] #       }
[2021-04-14 17:58:38,285] #     }
[2021-04-14 17:58:38,285] #   }
[2021-04-14 17:58:38,285] # }
[2021-04-14 17:58:38,285] # set orig_proj_dir "[file normalize "$origin_dir/vivadocompile"]"
[2021-04-14 17:58:38,285] # create_project -force vivadocompile ./vivadocompile -part $fpga_part
[2021-04-14 17:58:38,285] # set proj_dir [get_property directory [current_project]]
[2021-04-14 17:58:38,285] # set obj [get_projects vivadocompile]
[2021-04-14 17:58:38,285] # set_property "default_lib" "xil_defaultlib" $obj
[2021-04-14 17:58:38,285] # set_property "sim.ip.auto_export_scripts" "1" $obj
[2021-04-14 17:58:38,285] # set_property "simulator_language" "Mixed" $obj
[2021-04-14 17:58:38,285] # if {[string equal [get_filesets -quiet sources_1] ""]} {
[2021-04-14 17:58:38,285] #   create_fileset -srcset sources_1
[2021-04-14 17:58:38,285] # }
[2021-04-14 17:58:38,285] # set obj [get_filesets sources_1]
[2021-04-14 17:58:38,285] # source sources.tcl
[2021-04-14 17:58:38,285] ## set files [list \
[2021-04-14 17:58:38,285] ## "[file normalize "$origin_dir/dummy_nachiket_fooling_zsh_for_loops.h"]"\
[2021-04-14 17:58:38,285] ## "[file normalize "$origin_dir/Q_srl.v"]"\
[2021-04-14 17:58:38,285] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v"]"\
[2021-04-14 17:58:38,285] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds.v"]"\
[2021-04-14 17:58:38,285] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_1.v"]"\
[2021-04-14 17:58:38,285] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_10.v"]"\
[2021-04-14 17:58:38,285] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_11.v"]"\
[2021-04-14 17:58:38,285] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_12.v"]"\
[2021-04-14 17:58:38,285] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_13.v"]"\
[2021-04-14 17:58:38,285] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_14.v"]"\
[2021-04-14 17:58:38,285] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_15.v"]"\
[2021-04-14 17:58:38,285] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_16.v"]"\
[2021-04-14 17:58:38,285] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_17.v"]"\
[2021-04-14 17:58:38,285] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_18.v"]"\
[2021-04-14 17:58:38,285] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_19.v"]"\
[2021-04-14 17:58:38,286] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_2.v"]"\
[2021-04-14 17:58:38,286] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_20.v"]"\
[2021-04-14 17:58:38,286] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_21.v"]"\
[2021-04-14 17:58:38,286] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_22.v"]"\
[2021-04-14 17:58:38,286] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_23.v"]"\
[2021-04-14 17:58:38,286] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_24.v"]"\
[2021-04-14 17:58:38,286] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_25.v"]"\
[2021-04-14 17:58:38,286] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_26.v"]"\
[2021-04-14 17:58:38,286] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_27.v"]"\
[2021-04-14 17:58:38,286] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_28.v"]"\
[2021-04-14 17:58:38,286] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_29.v"]"\
[2021-04-14 17:58:38,286] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_3.v"]"\
[2021-04-14 17:58:38,286] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_30.v"]"\
[2021-04-14 17:58:38,286] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_31.v"]"\
[2021-04-14 17:58:38,286] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_32.v"]"\
[2021-04-14 17:58:38,286] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_33.v"]"\
[2021-04-14 17:58:38,286] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_34.v"]"\
[2021-04-14 17:58:38,286] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_35.v"]"\
[2021-04-14 17:58:38,286] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_36.v"]"\
[2021-04-14 17:58:38,286] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_37.v"]"\
[2021-04-14 17:58:38,286] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_38.v"]"\
[2021-04-14 17:58:38,286] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_39.v"]"\
[2021-04-14 17:58:38,286] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_4.v"]"\
[2021-04-14 17:58:38,286] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_40.v"]"\
[2021-04-14 17:58:38,286] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_41.v"]"\
[2021-04-14 17:58:38,286] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_42.v"]"\
[2021-04-14 17:58:38,286] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_43.v"]"\
[2021-04-14 17:58:38,286] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_44.v"]"\
[2021-04-14 17:58:38,286] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_45.v"]"\
[2021-04-14 17:58:38,286] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_46.v"]"\
[2021-04-14 17:58:38,286] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_47.v"]"\
[2021-04-14 17:58:38,286] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_48.v"]"\
[2021-04-14 17:58:38,286] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_49.v"]"\
[2021-04-14 17:58:38,286] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_5.v"]"\
[2021-04-14 17:58:38,286] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_50.v"]"\
[2021-04-14 17:58:38,286] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_51.v"]"\
[2021-04-14 17:58:38,286] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_52.v"]"\
[2021-04-14 17:58:38,286] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_53.v"]"\
[2021-04-14 17:58:38,286] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_54.v"]"\
[2021-04-14 17:58:38,286] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_55.v"]"\
[2021-04-14 17:58:38,286] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_56.v"]"\
[2021-04-14 17:58:38,286] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_57.v"]"\
[2021-04-14 17:58:38,286] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_58.v"]"\
[2021-04-14 17:58:38,287] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_59.v"]"\
[2021-04-14 17:58:38,287] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_6.v"]"\
[2021-04-14 17:58:38,287] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_60.v"]"\
[2021-04-14 17:58:38,287] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_61.v"]"\
[2021-04-14 17:58:38,287] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_62.v"]"\
[2021-04-14 17:58:38,287] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_7.v"]"\
[2021-04-14 17:58:38,287] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_8.v"]"\
[2021-04-14 17:58:38,287] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_9.v"]"\
[2021-04-14 17:58:38,287] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0.v"]"\
[2021-04-14 17:58:38,287] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0_mul_6s_6s_12_1_1.v"]"\
[2021-04-14 17:58:38,287] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0_mux_144_6_1_1.v"]"\
[2021-04-14 17:58:38,287] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v"]"\
[2021-04-14 17:58:38,287] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds.v"]"\
[2021-04-14 17:58:38,287] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_1.v"]"\
[2021-04-14 17:58:38,287] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_10.v"]"\
[2021-04-14 17:58:38,287] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_11.v"]"\
[2021-04-14 17:58:38,287] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_12.v"]"\
[2021-04-14 17:58:38,287] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_13.v"]"\
[2021-04-14 17:58:38,287] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_14.v"]"\
[2021-04-14 17:58:38,287] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_15.v"]"\
[2021-04-14 17:58:38,287] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_16.v"]"\
[2021-04-14 17:58:38,287] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_17.v"]"\
[2021-04-14 17:58:38,287] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_18.v"]"\
[2021-04-14 17:58:38,287] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_19.v"]"\
[2021-04-14 17:58:38,287] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_2.v"]"\
[2021-04-14 17:58:38,287] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_20.v"]"\
[2021-04-14 17:58:38,287] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_21.v"]"\
[2021-04-14 17:58:38,287] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_22.v"]"\
[2021-04-14 17:58:38,287] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_23.v"]"\
[2021-04-14 17:58:38,287] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_24.v"]"\
[2021-04-14 17:58:38,287] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_25.v"]"\
[2021-04-14 17:58:38,287] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_26.v"]"\
[2021-04-14 17:58:38,287] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_27.v"]"\
[2021-04-14 17:58:38,287] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_28.v"]"\
[2021-04-14 17:58:38,287] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_29.v"]"\
[2021-04-14 17:58:38,287] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_3.v"]"\
[2021-04-14 17:58:38,287] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_30.v"]"\
[2021-04-14 17:58:38,287] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_31.v"]"\
[2021-04-14 17:58:38,287] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_32.v"]"\
[2021-04-14 17:58:38,287] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_33.v"]"\
[2021-04-14 17:58:38,287] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_34.v"]"\
[2021-04-14 17:58:38,288] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_35.v"]"\
[2021-04-14 17:58:38,288] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_36.v"]"\
[2021-04-14 17:58:38,288] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_37.v"]"\
[2021-04-14 17:58:38,288] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_38.v"]"\
[2021-04-14 17:58:38,288] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_39.v"]"\
[2021-04-14 17:58:38,288] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_4.v"]"\
[2021-04-14 17:58:38,288] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_40.v"]"\
[2021-04-14 17:58:38,288] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_41.v"]"\
[2021-04-14 17:58:38,288] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_42.v"]"\
[2021-04-14 17:58:38,288] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_43.v"]"\
[2021-04-14 17:58:38,288] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_44.v"]"\
[2021-04-14 17:58:38,288] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_45.v"]"\
[2021-04-14 17:58:38,288] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_46.v"]"\
[2021-04-14 17:58:38,288] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_47.v"]"\
[2021-04-14 17:58:38,288] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_48.v"]"\
[2021-04-14 17:58:38,288] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_49.v"]"\
[2021-04-14 17:58:38,288] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_5.v"]"\
[2021-04-14 17:58:38,288] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_50.v"]"\
[2021-04-14 17:58:38,288] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_51.v"]"\
[2021-04-14 17:58:38,288] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_52.v"]"\
[2021-04-14 17:58:38,288] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_53.v"]"\
[2021-04-14 17:58:38,288] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_54.v"]"\
[2021-04-14 17:58:38,288] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_55.v"]"\
[2021-04-14 17:58:38,288] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_56.v"]"\
[2021-04-14 17:58:38,288] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_57.v"]"\
[2021-04-14 17:58:38,288] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_58.v"]"\
[2021-04-14 17:58:38,288] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_59.v"]"\
[2021-04-14 17:58:38,288] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_6.v"]"\
[2021-04-14 17:58:38,288] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_60.v"]"\
[2021-04-14 17:58:38,288] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_61.v"]"\
[2021-04-14 17:58:38,288] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_62.v"]"\
[2021-04-14 17:58:38,288] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_7.v"]"\
[2021-04-14 17:58:38,288] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_8.v"]"\
[2021-04-14 17:58:38,288] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_9.v"]"\
[2021-04-14 17:58:38,288] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1.v"]"\
[2021-04-14 17:58:38,288] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1_mul_6ns_6s_12_1_1.v"]"\
[2021-04-14 17:58:38,288] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1_mux_315_6_1_1.v"]"\
[2021-04-14 17:58:38,288] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v"]"\
[2021-04-14 17:58:38,288] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2.v"]"\
[2021-04-14 17:58:38,288] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mul_6ns_6s_12_1_1.v"]"\
[2021-04-14 17:58:38,288] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_114_6_1_1.v"]"\
[2021-04-14 17:58:38,288] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1.v"]"\
[2021-04-14 17:58:38,288] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v"]"\
[2021-04-14 17:58:38,289] ## "[file normalize "$origin_dir/StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3.v"]"\
[2021-04-14 17:58:38,289] ## "[file normalize "$origin_dir/StreamingFIFO_0.v"]"\
[2021-04-14 17:58:38,289] ## "[file normalize "$origin_dir/StreamingFIFO_1.v"]"\
[2021-04-14 17:58:38,289] ## "[file normalize "$origin_dir/Thresholding_Batch_0_Thresholding_Batch.v"]"\
[2021-04-14 17:58:38,289] ## "[file normalize "$origin_dir/Thresholding_Batch_0_Thresholding_Batch_0.v"]"\
[2021-04-14 17:58:38,289] ## "[file normalize "$origin_dir/axilite_if.v"]"\
[2021-04-14 17:58:38,289] ## "[file normalize "$origin_dir/finn_design.v"]"\
[2021-04-14 17:58:38,289] ## "[file normalize "$origin_dir/finn_design_StreamingFCLayer_Batch_0_0.v"]"\
[2021-04-14 17:58:38,289] ## "[file normalize "$origin_dir/finn_design_StreamingFCLayer_Batch_0_wstrm_0.v"]"\
[2021-04-14 17:58:38,289] ## "[file normalize "$origin_dir/finn_design_StreamingFCLayer_Batch_1_0.v"]"\
[2021-04-14 17:58:38,289] ## "[file normalize "$origin_dir/finn_design_StreamingFCLayer_Batch_1_wstrm_0.v"]"\
[2021-04-14 17:58:38,289] ## "[file normalize "$origin_dir/finn_design_StreamingFCLayer_Batch_2_0.v"]"\
[2021-04-14 17:58:38,289] ## "[file normalize "$origin_dir/finn_design_StreamingFCLayer_Batch_2_wstrm_0.v"]"\
[2021-04-14 17:58:38,289] ## "[file normalize "$origin_dir/finn_design_StreamingFCLayer_Batch_3_0.v"]"\
[2021-04-14 17:58:38,289] ## "[file normalize "$origin_dir/finn_design_StreamingFCLayer_Batch_3_wstrm_0.v"]"\
[2021-04-14 17:58:38,289] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_0_0.v"]"\
[2021-04-14 17:58:38,289] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_1_0.v"]"\
[2021-04-14 17:58:38,289] ## "[file normalize "$origin_dir/finn_design_Thresholding_Batch_0_0.v"]"\
[2021-04-14 17:58:38,289] ## "[file normalize "$origin_dir/finn_design_wrapper.v"]"\
[2021-04-14 17:58:38,289] ## "[file normalize "$origin_dir/memstream.v"]"\
[2021-04-14 17:58:38,289] ## "[file normalize "$origin_dir/memstream_multiblock.v"]"\
[2021-04-14 17:58:38,289] ## "[file normalize "$origin_dir/memstream_singleblock.v"]"\
[2021-04-14 17:58:38,289] ## "[file normalize "$origin_dir/mux.v"]"\
[2021-04-14 17:58:38,289] ## "[file normalize "$origin_dir/ramb18_sdp.v"]"\
[2021-04-14 17:58:38,289] ## "[file normalize "$origin_dir/ramb18_wf_dualport.v"]"\
[2021-04-14 17:58:38,289] ## "[file normalize "$origin_dir/dummy_vhdl_file.vhd"]"\
[2021-04-14 17:58:38,289] ## ]
[2021-04-14 17:58:38,289] ## add_files -norecurse -fileset $obj $files
[2021-04-14 17:58:38,289] # add_files -norecurse -fileset $obj $files
[2021-04-14 17:58:38,289] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/dummy_nachiket_fooling_zsh_for_loops.h' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,289] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/Q_srl.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,289] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,289] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,289] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,289] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_10.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,289] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_11.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,289] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_12.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,289] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_13.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,289] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_14.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,289] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_15.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,289] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_16.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,289] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_17.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,289] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_18.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,289] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_19.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,290] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_2.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,290] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_20.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,290] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_21.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,290] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_22.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,290] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_23.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,290] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_24.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,290] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_25.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,290] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_26.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,290] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_27.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,290] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_28.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,290] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_29.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,290] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_3.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,290] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_30.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,290] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_31.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,290] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_32.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,290] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_33.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,290] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_34.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,290] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_35.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,290] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_36.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,290] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_37.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,290] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_38.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,290] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_39.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,290] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_4.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,290] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_40.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,290] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_41.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,290] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_42.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,290] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_43.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,290] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_44.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,290] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_45.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,290] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_46.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,290] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_47.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,290] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_48.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,290] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_49.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,290] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_5.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,290] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_50.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,290] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_51.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,290] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_52.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,290] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_53.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,290] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_54.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,290] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_55.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,290] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_56.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,290] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_57.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,290] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_58.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,290] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_59.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,291] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_6.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,291] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_60.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,291] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_61.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,291] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_62.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,291] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_7.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,291] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_8.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,291] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_9.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,291] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,291] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0_mul_6s_6s_12_1_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,291] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0_mux_144_6_1_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,291] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,291] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,291] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,291] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_10.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,291] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_11.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,291] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_12.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,291] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_13.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,291] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_14.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,291] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_15.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,291] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_16.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,291] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_17.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,291] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_18.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,291] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_19.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,291] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_2.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,291] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_20.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,291] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_21.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,291] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_22.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,291] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_23.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,291] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_24.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,291] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_25.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,291] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_26.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,291] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_27.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,291] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_28.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,291] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_29.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,291] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_3.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,291] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_30.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,291] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_31.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,291] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_32.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,291] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_33.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,291] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_34.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,291] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/StreamingFCLayer_Batch_1_Matrix_Vector_Activa_threshs_m_thresholds_35.v' cannot be added to the project because it already exists in the project, skipping this file
[2021-04-14 17:58:38,291] INFO: [Common 17-14] Message 'filemgmt 56-12' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
[2021-04-14 17:58:38,291] # source headers.tcl
[2021-04-14 17:58:38,292] ## set file "$origin_dir/dummy_nachiket_fooling_zsh_for_loops.h"
[2021-04-14 17:58:38,292] ## set file [file normalize $file]
[2021-04-14 17:58:38,292] ## set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
[2021-04-14 17:58:38,292] ## set_property "file_type" "Verilog Header" $file_obj
[2021-04-14 17:58:38,292] # set obj [get_filesets sources_1]
[2021-04-14 17:58:38,292] # set_property "top" "$argv" $obj
[2021-04-14 17:58:38,292] # if {[string equal [get_filesets -quiet constrs_1] ""]} {
[2021-04-14 17:58:38,292] #   create_fileset -constrset constrs_1
[2021-04-14 17:58:38,292] # }
[2021-04-14 17:58:38,292] # set obj [get_filesets constrs_1]
[2021-04-14 17:58:38,292] # set file "[file normalize "$origin_dir/$argv.xdc"]"
[2021-04-14 17:58:38,292] # set file_added [add_files -norecurse -fileset $obj $file]
[2021-04-14 17:58:38,292] # set file "$origin_dir/$argv.xdc"
[2021-04-14 17:58:38,292] # set file [file normalize $file]
[2021-04-14 17:58:38,292] # set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
[2021-04-14 17:58:38,292] # set_property "file_type" "XDC" $file_obj
[2021-04-14 17:58:38,292] # set obj [get_filesets constrs_1]
[2021-04-14 17:58:38,292] # if {[string equal [get_filesets -quiet sim_1] ""]} {
[2021-04-14 17:58:38,292] #   create_fileset -simset sim_1
[2021-04-14 17:58:38,292] # }
[2021-04-14 17:58:38,292] # set obj [get_filesets sim_1]
[2021-04-14 17:58:38,292] # set obj [get_filesets sim_1]
[2021-04-14 17:58:38,292] # set_property "top" "$argv" $obj
[2021-04-14 17:58:38,292] # set_property "xelab.nosort" "1" $obj
[2021-04-14 17:58:38,292] # set_property "xelab.unifast" "" $obj
[2021-04-14 17:58:38,292] # set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
[2021-04-14 17:58:38,292] # set_property strategy "Flow_PerfOptimized_high" [get_runs synth_1]
[2021-04-14 17:58:38,292] # set_param synth.elaboration.rodinMoreOptions {rt::set_parameter ignoreVhdlAssertStmts false}
[2021-04-14 17:58:38,292] # set obj [get_runs synth_1]
[2021-04-14 17:58:38,292] # set_property -name {steps.synth_design.args.more options} -value {-mode out_of_context} -objects $obj
[2021-04-14 17:58:38,292] # set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_1]
[2021-04-14 17:58:38,292] # current_run -synthesis [get_runs synth_1]
[2021-04-14 17:58:38,292] # set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
[2021-04-14 17:58:38,292] # set obj [get_runs impl_1]
[2021-04-14 17:58:38,292] # set_property "steps.write_bitstream.args.readback_file" "0" $obj
[2021-04-14 17:58:38,292] # set_property "steps.write_bitstream.args.verbose" "0" $obj
[2021-04-14 17:58:38,292] # current_run -implementation [get_runs impl_1]
[2021-04-14 17:58:38,292] # puts "INFO: Project created:vivadocompile"
[2021-04-14 17:58:38,292] INFO: Project created:vivadocompile
[2021-04-14 17:58:38,292] # launch_runs -jobs 8 impl_1 -to_step route_design
[2021-04-14 17:58:38,292] [Wed Apr 14 17:53:58 2021] Launched synth_1...
[2021-04-14 17:58:38,292] Run output will be captured here: /tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/synth_1/runme.log
[2021-04-14 17:58:38,292] [Wed Apr 14 17:53:58 2021] Launched impl_1...
[2021-04-14 17:58:38,292] Run output will be captured here: /tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/runme.log
[2021-04-14 17:58:38,292] # wait_on_run impl_1
[2021-04-14 17:58:38,293] [Wed Apr 14 17:53:58 2021] Waiting for impl_1 to finish...
[2021-04-14 17:58:38,293] 
[2021-04-14 17:58:38,293] *** Running vivado
[2021-04-14 17:58:38,293]     with args -log finn_design_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source finn_design_wrapper.tcl -notrace
[2021-04-14 17:58:38,293] 
[2021-04-14 17:58:38,293] 
[2021-04-14 17:58:38,293] ****** Vivado v2019.1.3 (64-bit)
[2021-04-14 17:58:38,293]   **** SW Build 2644227 on Wed Sep  4 09:44:18 MDT 2019
[2021-04-14 17:58:38,293]   **** IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
[2021-04-14 17:58:38,293]     ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
[2021-04-14 17:58:38,293] 
[2021-04-14 17:58:38,293] source finn_design_wrapper.tcl -notrace
[2021-04-14 17:58:38,293] Command: link_design -top finn_design_wrapper -part xczu3eg-sbva484-1-e
[2021-04-14 17:58:38,293] Design is defaulting to srcset: sources_1
[2021-04-14 17:58:38,293] Design is defaulting to constrset: constrs_1
[2021-04-14 17:58:38,293] INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
[2021-04-14 17:58:38,293] INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
[2021-04-14 17:58:38,293] INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
[2021-04-14 17:58:38,293] INFO: [Project 1-479] Netlist was created with Vivado 2019.1.3
[2021-04-14 17:58:38,293] INFO: [Project 1-570] Preparing netlist for logic optimization
[2021-04-14 17:58:38,293] Parsing XDC File [/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/finn_design_wrapper.xdc]
[2021-04-14 17:58:38,293] Finished Parsing XDC File [/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/finn_design_wrapper.xdc]
[2021-04-14 17:58:38,293] INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
[2021-04-14 17:58:38,293] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2235.586 ; gain = 0.000 ; free physical = 943 ; free virtual = 9682
[2021-04-14 17:58:38,293] INFO: [Project 1-111] Unisim Transformation Summary:
[2021-04-14 17:58:38,293] No Unisim elements were transformed.
[2021-04-14 17:58:38,293] 
[2021-04-14 17:58:38,293] 7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2021-04-14 17:58:38,293] link_design completed successfully
[2021-04-14 17:58:38,293] link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2235.586 ; gain = 833.422 ; free physical = 944 ; free virtual = 9694
[2021-04-14 17:58:38,293] Command: opt_design
[2021-04-14 17:58:38,293] Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
[2021-04-14 17:58:38,293] INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
[2021-04-14 17:58:38,293] Running DRC as a precondition to command opt_design
[2021-04-14 17:58:38,293] 
[2021-04-14 17:58:38,293] Starting DRC Task
[2021-04-14 17:58:38,293] INFO: [DRC 23-27] Running DRC with 6 threads
[2021-04-14 17:58:38,293] INFO: [Project 1-461] DRC finished with 0 Errors
[2021-04-14 17:58:38,293] INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
[2021-04-14 17:58:38,293] 
[2021-04-14 17:58:38,293] Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2283.586 ; gain = 48.000 ; free physical = 879 ; free virtual = 9621
[2021-04-14 17:58:38,294] 
[2021-04-14 17:58:38,294] Starting Cache Timing Information Task
[2021-04-14 17:58:38,294] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2021-04-14 17:58:38,294] Ending Cache Timing Information Task | Checksum: d2395c11
[2021-04-14 17:58:38,294] 
[2021-04-14 17:58:38,294] Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2499.773 ; gain = 216.188 ; free physical = 766 ; free virtual = 9485
[2021-04-14 17:58:38,294] 
[2021-04-14 17:58:38,294] Starting Logic Optimization Task
[2021-04-14 17:58:38,294] 
[2021-04-14 17:58:38,294] Phase 1 Retarget
[2021-04-14 17:58:38,294] INFO: [Opt 31-138] Pushed 1 inverter(s) to 91 load pin(s).
[2021-04-14 17:58:38,294] INFO: [Opt 31-49] Retargeted 0 cell(s).
[2021-04-14 17:58:38,294] Phase 1 Retarget | Checksum: 10baa761b
[2021-04-14 17:58:38,294] 
[2021-04-14 17:58:38,294] Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2622.617 ; gain = 0.000 ; free physical = 702 ; free virtual = 9337
[2021-04-14 17:58:38,294] INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 4 cells
[2021-04-14 17:58:38,294] 
[2021-04-14 17:58:38,294] Phase 2 Constant propagation
[2021-04-14 17:58:38,294] INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
[2021-04-14 17:58:38,294] Phase 2 Constant propagation | Checksum: 10baa761b
[2021-04-14 17:58:38,294] 
[2021-04-14 17:58:38,294] Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2622.617 ; gain = 0.000 ; free physical = 702 ; free virtual = 9337
[2021-04-14 17:58:38,294] INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
[2021-04-14 17:58:38,294] 
[2021-04-14 17:58:38,294] Phase 3 Sweep
[2021-04-14 17:58:38,294] Phase 3 Sweep | Checksum: 16abefd18
[2021-04-14 17:58:38,294] 
[2021-04-14 17:58:38,294] Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2622.617 ; gain = 0.000 ; free physical = 702 ; free virtual = 9337
[2021-04-14 17:58:38,294] INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
[2021-04-14 17:58:38,294] 
[2021-04-14 17:58:38,294] Phase 4 BUFG optimization
[2021-04-14 17:58:38,294] Phase 4 BUFG optimization | Checksum: 16abefd18
[2021-04-14 17:58:38,294] 
[2021-04-14 17:58:38,294] Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2622.617 ; gain = 0.000 ; free physical = 702 ; free virtual = 9337
[2021-04-14 17:58:38,294] INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
[2021-04-14 17:58:38,294] 
[2021-04-14 17:58:38,294] Phase 5 Shift Register Optimization
[2021-04-14 17:58:38,294] INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
[2021-04-14 17:58:38,294] Phase 5 Shift Register Optimization | Checksum: 16abefd18
[2021-04-14 17:58:38,294] 
[2021-04-14 17:58:38,294] Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2622.617 ; gain = 0.000 ; free physical = 702 ; free virtual = 9337
[2021-04-14 17:58:38,294] INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
[2021-04-14 17:58:38,294] 
[2021-04-14 17:58:38,294] Phase 6 Post Processing Netlist
[2021-04-14 17:58:38,295] Phase 6 Post Processing Netlist | Checksum: 16abefd18
[2021-04-14 17:58:38,295] 
[2021-04-14 17:58:38,295] Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2622.617 ; gain = 0.000 ; free physical = 702 ; free virtual = 9337
[2021-04-14 17:58:38,295] INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
[2021-04-14 17:58:38,295] Opt_design Change Summary
[2021-04-14 17:58:38,295] =========================
[2021-04-14 17:58:38,295] 
[2021-04-14 17:58:38,295] 
[2021-04-14 17:58:38,295] -------------------------------------------------------------------------------------------------------------------------
[2021-04-14 17:58:38,295] |  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
[2021-04-14 17:58:38,295] -------------------------------------------------------------------------------------------------------------------------
[2021-04-14 17:58:38,295] |  Retarget                     |               0  |               4  |                                              0  |
[2021-04-14 17:58:38,295] |  Constant propagation         |               0  |               0  |                                              0  |
[2021-04-14 17:58:38,295] |  Sweep                        |               0  |               0  |                                              0  |
[2021-04-14 17:58:38,295] |  BUFG optimization            |               0  |               0  |                                              0  |
[2021-04-14 17:58:38,295] |  Shift Register Optimization  |               0  |               0  |                                              0  |
[2021-04-14 17:58:38,295] |  Post Processing Netlist      |               0  |               0  |                                              0  |
[2021-04-14 17:58:38,295] -------------------------------------------------------------------------------------------------------------------------
[2021-04-14 17:58:38,295] 
[2021-04-14 17:58:38,295] 
[2021-04-14 17:58:38,295] 
[2021-04-14 17:58:38,295] Starting Connectivity Check Task
[2021-04-14 17:58:38,295] 
[2021-04-14 17:58:38,295] Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2622.617 ; gain = 0.000 ; free physical = 702 ; free virtual = 9337
[2021-04-14 17:58:38,295] Ending Logic Optimization Task | Checksum: ffc4e2e5
[2021-04-14 17:58:38,295] 
[2021-04-14 17:58:38,295] Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2622.617 ; gain = 0.000 ; free physical = 702 ; free virtual = 9337
[2021-04-14 17:58:38,295] 
[2021-04-14 17:58:38,295] Starting Power Optimization Task
[2021-04-14 17:58:38,295] INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
[2021-04-14 17:58:38,295] Ending Power Optimization Task | Checksum: ffc4e2e5
[2021-04-14 17:58:38,295] 
[2021-04-14 17:58:38,295] Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2622.617 ; gain = 0.000 ; free physical = 725 ; free virtual = 9360
[2021-04-14 17:58:38,295] 
[2021-04-14 17:58:38,295] Starting Final Cleanup Task
[2021-04-14 17:58:38,295] Ending Final Cleanup Task | Checksum: ffc4e2e5
[2021-04-14 17:58:38,295] 
[2021-04-14 17:58:38,295] Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2622.617 ; gain = 0.000 ; free physical = 725 ; free virtual = 9360
[2021-04-14 17:58:38,295] 
[2021-04-14 17:58:38,295] Starting Netlist Obfuscation Task
[2021-04-14 17:58:38,295] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2622.617 ; gain = 0.000 ; free physical = 725 ; free virtual = 9360
[2021-04-14 17:58:38,295] Ending Netlist Obfuscation Task | Checksum: ffc4e2e5
[2021-04-14 17:58:38,295] 
[2021-04-14 17:58:38,295] Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2622.617 ; gain = 0.000 ; free physical = 725 ; free virtual = 9360
[2021-04-14 17:58:38,296] INFO: [Common 17-83] Releasing license: Implementation
[2021-04-14 17:58:38,296] 24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2021-04-14 17:58:38,296] opt_design completed successfully
[2021-04-14 17:58:38,296] opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2622.617 ; gain = 387.031 ; free physical = 725 ; free virtual = 9360
[2021-04-14 17:58:38,296] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2622.617 ; gain = 0.000 ; free physical = 725 ; free virtual = 9360
[2021-04-14 17:58:38,296] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2021-04-14 17:58:38,296] INFO: [Timing 38-480] Writing timing data to binary archive.
[2021-04-14 17:58:38,296] INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_opt.dcp' has been generated.
[2021-04-14 17:58:38,296] INFO: [runtcl-4] Executing : report_drc -file finn_design_wrapper_drc_opted.rpt -pb finn_design_wrapper_drc_opted.pb -rpx finn_design_wrapper_drc_opted.rpx
[2021-04-14 17:58:38,296] Command: report_drc -file finn_design_wrapper_drc_opted.rpt -pb finn_design_wrapper_drc_opted.pb -rpx finn_design_wrapper_drc_opted.rpx
[2021-04-14 17:58:38,296] INFO: [IP_Flow 19-234] Refreshing IP repositories
[2021-04-14 17:58:38,296] INFO: [IP_Flow 19-1704] No user IP repositories specified
[2021-04-14 17:58:38,296] INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/mtrahms/Ubuntu_Disk_2/Xilinx/Vivado/2019.1/data/ip'.
[2021-04-14 17:58:38,296] INFO: [DRC 23-27] Running DRC with 6 threads
[2021-04-14 17:58:38,296] INFO: [Coretcl 2-168] The results of DRC are in file /tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_drc_opted.rpt.
[2021-04-14 17:58:38,296] report_drc completed successfully
[2021-04-14 17:58:38,296] Command: place_design
[2021-04-14 17:58:38,296] Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
[2021-04-14 17:58:38,296] INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
[2021-04-14 17:58:38,296] INFO: [DRC 23-27] Running DRC with 6 threads
[2021-04-14 17:58:38,296] INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
[2021-04-14 17:58:38,296] INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
[2021-04-14 17:58:38,296] Running DRC as a precondition to command place_design
[2021-04-14 17:58:38,296] INFO: [DRC 23-27] Running DRC with 6 threads
[2021-04-14 17:58:38,296] INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
[2021-04-14 17:58:38,296] INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
[2021-04-14 17:58:38,296] 
[2021-04-14 17:58:38,296] Starting Placer Task
[2021-04-14 17:58:38,296] INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 6 CPUs
[2021-04-14 17:58:38,296] 
[2021-04-14 17:58:38,296] Phase 1 Placer Initialization
[2021-04-14 17:58:38,296] 
[2021-04-14 17:58:38,296] Phase 1.1 Placer Initialization Netlist Sorting
[2021-04-14 17:58:38,296] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2742.984 ; gain = 0.000 ; free physical = 480 ; free virtual = 9207
[2021-04-14 17:58:38,296] Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 3cf4b04a
[2021-04-14 17:58:38,296] 
[2021-04-14 17:58:38,296] Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2742.984 ; gain = 0.000 ; free physical = 480 ; free virtual = 9207
[2021-04-14 17:58:38,296] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2742.984 ; gain = 0.000 ; free physical = 499 ; free virtual = 9226
[2021-04-14 17:58:38,296] 
[2021-04-14 17:58:38,296] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[2021-04-14 17:58:38,296] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8812d52a
[2021-04-14 17:58:38,296] 
[2021-04-14 17:58:38,296] Time (s): cpu = 00:00:28 ; elapsed = 00:00:44 . Memory (MB): peak = 3914.285 ; gain = 1171.301 ; free physical = 454 ; free virtual = 8400
[2021-04-14 17:58:38,296] 
[2021-04-14 17:58:38,296] Phase 1.3 Build Placer Netlist Model
[2021-04-14 17:58:38,297] Phase 1.3 Build Placer Netlist Model | Checksum: 16a8d33be
[2021-04-14 17:58:38,297] 
[2021-04-14 17:58:38,297] Time (s): cpu = 00:00:29 ; elapsed = 00:00:45 . Memory (MB): peak = 3951.320 ; gain = 1208.336 ; free physical = 464 ; free virtual = 8412
[2021-04-14 17:58:38,297] 
[2021-04-14 17:58:38,297] Phase 1.4 Constrain Clocks/Macros
[2021-04-14 17:58:38,297] Phase 1.4 Constrain Clocks/Macros | Checksum: 16a8d33be
[2021-04-14 17:58:38,297] 
[2021-04-14 17:58:38,297] Time (s): cpu = 00:00:29 ; elapsed = 00:00:45 . Memory (MB): peak = 3951.320 ; gain = 1208.336 ; free physical = 464 ; free virtual = 8412
[2021-04-14 17:58:38,297] Phase 1 Placer Initialization | Checksum: 16a8d33be
[2021-04-14 17:58:38,297] 
[2021-04-14 17:58:38,297] Time (s): cpu = 00:00:29 ; elapsed = 00:00:45 . Memory (MB): peak = 3951.320 ; gain = 1208.336 ; free physical = 464 ; free virtual = 8412
[2021-04-14 17:58:38,297] 
[2021-04-14 17:58:38,297] Phase 2 Global Placement
[2021-04-14 17:58:38,297] 
[2021-04-14 17:58:38,297] Phase 2.1 Floorplanning
[2021-04-14 17:58:38,297] Phase 2.1 Floorplanning | Checksum: 14f1c9c4f
[2021-04-14 17:58:38,297] 
[2021-04-14 17:58:38,297] Time (s): cpu = 00:00:30 ; elapsed = 00:00:45 . Memory (MB): peak = 3951.320 ; gain = 1208.336 ; free physical = 451 ; free virtual = 8399
[2021-04-14 17:58:38,297] 
[2021-04-14 17:58:38,297] Phase 2.2 Global Placement Core
[2021-04-14 17:58:38,297] 
[2021-04-14 17:58:38,297] Phase 2.2.1 Physical Synthesis In Placer
[2021-04-14 17:58:38,297] INFO: [Physopt 32-65] No nets found for high-fanout optimization.
[2021-04-14 17:58:38,297] INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
[2021-04-14 17:58:38,297] INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
[2021-04-14 17:58:38,297] INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
[2021-04-14 17:58:38,297] INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
[2021-04-14 17:58:38,297] INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
[2021-04-14 17:58:38,297] INFO: [Physopt 32-949] No candidate nets found for HD net replication
[2021-04-14 17:58:38,297] INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
[2021-04-14 17:58:38,297] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3959.324 ; gain = 0.000 ; free physical = 445 ; free virtual = 8396
[2021-04-14 17:58:38,297] 
[2021-04-14 17:58:38,297] Summary of Physical Synthesis Optimizations
[2021-04-14 17:58:38,297] ============================================
[2021-04-14 17:58:38,297] 
[2021-04-14 17:58:38,297] 
[2021-04-14 17:58:38,297] ----------------------------------------------------------------------------------------------------------------------------------------
[2021-04-14 17:58:38,297] |  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
[2021-04-14 17:58:38,297] ----------------------------------------------------------------------------------------------------------------------------------------
[2021-04-14 17:58:38,297] |  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
[2021-04-14 17:58:38,298] |  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2021-04-14 17:58:38,298] |  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2021-04-14 17:58:38,298] |  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2021-04-14 17:58:38,298] |  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
[2021-04-14 17:58:38,298] |  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
[2021-04-14 17:58:38,298] ----------------------------------------------------------------------------------------------------------------------------------------
[2021-04-14 17:58:38,298] 
[2021-04-14 17:58:38,298] 
[2021-04-14 17:58:38,298] Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1653fc770
[2021-04-14 17:58:38,298] 
[2021-04-14 17:58:38,298] Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 3959.324 ; gain = 1216.340 ; free physical = 445 ; free virtual = 8396
[2021-04-14 17:58:38,298] Phase 2.2 Global Placement Core | Checksum: ce64b782
[2021-04-14 17:58:38,298] 
[2021-04-14 17:58:38,298] Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 3959.324 ; gain = 1216.340 ; free physical = 444 ; free virtual = 8396
[2021-04-14 17:58:38,298] Phase 2 Global Placement | Checksum: ce64b782
[2021-04-14 17:58:38,298] 
[2021-04-14 17:58:38,298] Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 3959.324 ; gain = 1216.340 ; free physical = 444 ; free virtual = 8396
[2021-04-14 17:58:38,298] 
[2021-04-14 17:58:38,298] Phase 3 Detail Placement
[2021-04-14 17:58:38,298] 
[2021-04-14 17:58:38,298] Phase 3.1 Commit Multi Column Macros
[2021-04-14 17:58:38,298] Phase 3.1 Commit Multi Column Macros | Checksum: d3c727ef
[2021-04-14 17:58:38,298] 
[2021-04-14 17:58:38,298] Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 3959.324 ; gain = 1216.340 ; free physical = 444 ; free virtual = 8395
[2021-04-14 17:58:38,298] 
[2021-04-14 17:58:38,298] Phase 3.2 Commit Most Macros & LUTRAMs
[2021-04-14 17:58:38,298] Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1bf05cb9f
[2021-04-14 17:58:38,298] 
[2021-04-14 17:58:38,298] Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 3959.324 ; gain = 1216.340 ; free physical = 443 ; free virtual = 8394
[2021-04-14 17:58:38,298] 
[2021-04-14 17:58:38,298] Phase 3.3 Area Swap Optimization
[2021-04-14 17:58:38,298] Phase 3.3 Area Swap Optimization | Checksum: 17465d8b2
[2021-04-14 17:58:38,298] 
[2021-04-14 17:58:38,298] Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 3959.324 ; gain = 1216.340 ; free physical = 443 ; free virtual = 8394
[2021-04-14 17:58:38,298] 
[2021-04-14 17:58:38,298] Phase 3.4 Small Shape Clustering
[2021-04-14 17:58:38,298] Phase 3.4 Small Shape Clustering | Checksum: 1e04a59ef
[2021-04-14 17:58:38,298] 
[2021-04-14 17:58:38,298] Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 3959.324 ; gain = 1216.340 ; free physical = 441 ; free virtual = 8392
[2021-04-14 17:58:38,298] 
[2021-04-14 17:58:38,298] Phase 3.5 Flow Legalize Slice Clusters
[2021-04-14 17:58:38,298] Phase 3.5 Flow Legalize Slice Clusters | Checksum: 1f09c5c26
[2021-04-14 17:58:38,298] 
[2021-04-14 17:58:38,298] Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 3959.324 ; gain = 1216.340 ; free physical = 441 ; free virtual = 8392
[2021-04-14 17:58:38,299] 
[2021-04-14 17:58:38,299] Phase 3.6 Slice Area Swap
[2021-04-14 17:58:38,299] Phase 3.6 Slice Area Swap | Checksum: 1cd8c2d85
[2021-04-14 17:58:38,299] 
[2021-04-14 17:58:38,299] Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 3959.324 ; gain = 1216.340 ; free physical = 459 ; free virtual = 8411
[2021-04-14 17:58:38,299] 
[2021-04-14 17:58:38,299] Phase 3.7 Commit Slice Clusters
[2021-04-14 17:58:38,299] Phase 3.7 Commit Slice Clusters | Checksum: 1a4aac65d
[2021-04-14 17:58:38,299] 
[2021-04-14 17:58:38,299] Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 3959.324 ; gain = 1216.340 ; free physical = 463 ; free virtual = 8415
[2021-04-14 17:58:38,299] 
[2021-04-14 17:58:38,299] Phase 3.8 Re-assign LUT pins
[2021-04-14 17:58:38,299] Phase 3.8 Re-assign LUT pins | Checksum: 1f8d8eeb3
[2021-04-14 17:58:38,299] 
[2021-04-14 17:58:38,299] Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 3959.324 ; gain = 1216.340 ; free physical = 463 ; free virtual = 8415
[2021-04-14 17:58:38,299] 
[2021-04-14 17:58:38,299] Phase 3.9 Pipeline Register Optimization
[2021-04-14 17:58:38,299] Phase 3.9 Pipeline Register Optimization | Checksum: 191cec75a
[2021-04-14 17:58:38,299] 
[2021-04-14 17:58:38,299] Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 3959.324 ; gain = 1216.340 ; free physical = 463 ; free virtual = 8415
[2021-04-14 17:58:38,299] Phase 3 Detail Placement | Checksum: 191cec75a
[2021-04-14 17:58:38,299] 
[2021-04-14 17:58:38,299] Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 3959.324 ; gain = 1216.340 ; free physical = 463 ; free virtual = 8415
[2021-04-14 17:58:38,299] 
[2021-04-14 17:58:38,299] Phase 4 Post Placement Optimization and Clean-Up
[2021-04-14 17:58:38,299] 
[2021-04-14 17:58:38,299] Phase 4.1 Post Commit Optimization
[2021-04-14 17:58:38,299] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2021-04-14 17:58:38,299] 
[2021-04-14 17:58:38,299] Phase 4.1.1 Post Placement Optimization
[2021-04-14 17:58:38,299] Post Placement Optimization Initialization | Checksum: 1de7a16c5
[2021-04-14 17:58:38,299] 
[2021-04-14 17:58:38,299] Phase 4.1.1.1 BUFG Insertion
[2021-04-14 17:58:38,299] INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
[2021-04-14 17:58:38,300] Phase 4.1.1.1 BUFG Insertion | Checksum: 1de7a16c5
[2021-04-14 17:58:38,300] 
[2021-04-14 17:58:38,300] Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 3959.324 ; gain = 1216.340 ; free physical = 463 ; free virtual = 8415
[2021-04-14 17:58:38,300] INFO: [Place 30-746] Post Placement Timing Summary WNS=197.664. For the most accurate timing information please run report_timing.
[2021-04-14 17:58:38,300] Phase 4.1.1 Post Placement Optimization | Checksum: 1752a4438
[2021-04-14 17:58:38,300] 
[2021-04-14 17:58:38,300] Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 3959.324 ; gain = 1216.340 ; free physical = 463 ; free virtual = 8415
[2021-04-14 17:58:38,300] Phase 4.1 Post Commit Optimization | Checksum: 1752a4438
[2021-04-14 17:58:38,300] 
[2021-04-14 17:58:38,300] Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 3959.324 ; gain = 1216.340 ; free physical = 463 ; free virtual = 8415
[2021-04-14 17:58:38,300] 
[2021-04-14 17:58:38,300] Phase 4.2 Post Placement Cleanup
[2021-04-14 17:58:38,300] Phase 4.2 Post Placement Cleanup | Checksum: 1752a4438
[2021-04-14 17:58:38,300] 
[2021-04-14 17:58:38,300] Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 3959.324 ; gain = 1216.340 ; free physical = 463 ; free virtual = 8415
[2021-04-14 17:58:38,300] 
[2021-04-14 17:58:38,300] Phase 4.3 Placer Reporting
[2021-04-14 17:58:38,300] Phase 4.3 Placer Reporting | Checksum: 1752a4438
[2021-04-14 17:58:38,300] 
[2021-04-14 17:58:38,300] Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 3959.324 ; gain = 1216.340 ; free physical = 464 ; free virtual = 8415
[2021-04-14 17:58:38,300] 
[2021-04-14 17:58:38,300] Phase 4.4 Final Placement Cleanup
[2021-04-14 17:58:38,300] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3959.324 ; gain = 0.000 ; free physical = 464 ; free virtual = 8415
[2021-04-14 17:58:38,300] Phase 4.4 Final Placement Cleanup | Checksum: 12a0c1f58
[2021-04-14 17:58:38,300] 
[2021-04-14 17:58:38,300] Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 3959.324 ; gain = 1216.340 ; free physical = 464 ; free virtual = 8415
[2021-04-14 17:58:38,300] Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12a0c1f58
[2021-04-14 17:58:38,300] 
[2021-04-14 17:58:38,300] Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 3959.324 ; gain = 1216.340 ; free physical = 464 ; free virtual = 8415
[2021-04-14 17:58:38,300] Ending Placer Task | Checksum: f3d91da5
[2021-04-14 17:58:38,300] 
[2021-04-14 17:58:38,300] Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 3959.324 ; gain = 1216.340 ; free physical = 464 ; free virtual = 8415
[2021-04-14 17:58:38,300] INFO: [Common 17-83] Releasing license: Implementation
[2021-04-14 17:58:38,300] 53 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2021-04-14 17:58:38,300] place_design completed successfully
[2021-04-14 17:58:38,300] place_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 3959.324 ; gain = 1243.090 ; free physical = 481 ; free virtual = 8433
[2021-04-14 17:58:38,300] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3959.324 ; gain = 0.000 ; free physical = 481 ; free virtual = 8433
[2021-04-14 17:58:38,300] INFO: [Timing 38-480] Writing timing data to binary archive.
[2021-04-14 17:58:38,300] Writing placer database...
[2021-04-14 17:58:38,300] Writing XDEF routing.
[2021-04-14 17:58:38,300] Writing XDEF routing logical nets.
[2021-04-14 17:58:38,300] Writing XDEF routing special nets.
[2021-04-14 17:58:38,301] Write XDEF Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3959.324 ; gain = 0.000 ; free physical = 475 ; free virtual = 8431
[2021-04-14 17:58:38,301] INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_placed.dcp' has been generated.
[2021-04-14 17:58:38,301] INFO: [runtcl-4] Executing : report_io -file finn_design_wrapper_io_placed.rpt
[2021-04-14 17:58:38,301] report_io: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3959.324 ; gain = 0.000 ; free physical = 443 ; free virtual = 8395
[2021-04-14 17:58:38,301] INFO: [runtcl-4] Executing : report_utilization -file finn_design_wrapper_utilization_placed.rpt -pb finn_design_wrapper_utilization_placed.pb
[2021-04-14 17:58:38,301] INFO: [runtcl-4] Executing : report_control_sets -verbose -file finn_design_wrapper_control_sets_placed.rpt
[2021-04-14 17:58:38,301] report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3959.324 ; gain = 0.000 ; free physical = 454 ; free virtual = 8406
[2021-04-14 17:58:38,301] Command: route_design
[2021-04-14 17:58:38,301] Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
[2021-04-14 17:58:38,301] INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
[2021-04-14 17:58:38,301] Running DRC as a precondition to command route_design
[2021-04-14 17:58:38,301] INFO: [DRC 23-27] Running DRC with 6 threads
[2021-04-14 17:58:38,301] INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
[2021-04-14 17:58:38,301] INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
[2021-04-14 17:58:38,301] 
[2021-04-14 17:58:38,301] 
[2021-04-14 17:58:38,301] Starting Routing Task
[2021-04-14 17:58:38,301] INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 6 CPUs
[2021-04-14 17:58:38,301] Checksum: PlaceDB: b6e46d5b ConstDB: 0 ShapeSum: 3cf4b04a RouteDB: 0
[2021-04-14 17:58:38,301] 
[2021-04-14 17:58:38,301] Phase 1 Build RT Design
[2021-04-14 17:58:38,301] WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
[2021-04-14 17:58:38,301] WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2021-04-14 17:58:38,301] WARNING: [Route 35-198] Port "m_axis_0_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axis_0_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2021-04-14 17:58:38,301] WARNING: [Route 35-198] Port "s_axis_0_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2021-04-14 17:58:38,301] Phase 1 Build RT Design | Checksum: 5dad87ca
[2021-04-14 17:58:38,301] 
[2021-04-14 17:58:38,301] Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 3959.324 ; gain = 0.000 ; free physical = 256 ; free virtual = 8107
[2021-04-14 17:58:38,301] Post Restoration Checksum: NetGraph: 3d5b40bb NumContArr: 2052470f Constraints: 0 Timing: 0
[2021-04-14 17:58:38,301] 
[2021-04-14 17:58:38,301] Phase 2 Router Initialization
[2021-04-14 17:58:38,301] 
[2021-04-14 17:58:38,301] Phase 2.1 Create Timer
[2021-04-14 17:58:38,301] Phase 2.1 Create Timer | Checksum: 5dad87ca
[2021-04-14 17:58:38,301] 
[2021-04-14 17:58:38,301] Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 3959.324 ; gain = 0.000 ; free physical = 253 ; free virtual = 8088
[2021-04-14 17:58:38,301] 
[2021-04-14 17:58:38,301] Phase 2.2 Fix Topology Constraints
[2021-04-14 17:58:38,301] Phase 2.2 Fix Topology Constraints | Checksum: 5dad87ca
[2021-04-14 17:58:38,301] 
[2021-04-14 17:58:38,301] Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 3959.324 ; gain = 0.000 ; free physical = 220 ; free virtual = 8073
[2021-04-14 17:58:38,301] 
[2021-04-14 17:58:38,302] Phase 2.3 Pre Route Cleanup
[2021-04-14 17:58:38,302] Phase 2.3 Pre Route Cleanup | Checksum: 5dad87ca
[2021-04-14 17:58:38,302] 
[2021-04-14 17:58:38,302] Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 3959.324 ; gain = 0.000 ; free physical = 218 ; free virtual = 8074
[2021-04-14 17:58:38,302] 
[2021-04-14 17:58:38,302] Phase 2.4 Global Clock Net Routing
[2021-04-14 17:58:38,302] Phase 2.4 Global Clock Net Routing | Checksum: 5dad87ca
[2021-04-14 17:58:38,302] 
[2021-04-14 17:58:38,302] Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 3959.324 ; gain = 0.000 ; free physical = 242 ; free virtual = 8072
[2021-04-14 17:58:38,302] 
[2021-04-14 17:58:38,302] Phase 2.5 Update Timing
[2021-04-14 17:58:38,302] Phase 2.5 Update Timing | Checksum: 112c00342
[2021-04-14 17:58:38,302] 
[2021-04-14 17:58:38,302] Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 3959.324 ; gain = 0.000 ; free physical = 209 ; free virtual = 8050
[2021-04-14 17:58:38,302] INFO: [Route 35-416] Intermediate Timing Summary | WNS=197.731| TNS=0.000  | WHS=0.038  | THS=0.000  |
[2021-04-14 17:58:38,302] 
[2021-04-14 17:58:38,302] Phase 2 Router Initialization | Checksum: 10f4b15bc
[2021-04-14 17:58:38,302] 
[2021-04-14 17:58:38,302] Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 3959.324 ; gain = 0.000 ; free physical = 207 ; free virtual = 8049
[2021-04-14 17:58:38,302] 
[2021-04-14 17:58:38,302] Router Utilization Summary
[2021-04-14 17:58:38,302]   Global Vertical Routing Utilization    = 0 %
[2021-04-14 17:58:38,302]   Global Horizontal Routing Utilization  = 0 %
[2021-04-14 17:58:38,302]   Routable Net Status*
[2021-04-14 17:58:38,302]   *Does not include unroutable nets such as driverless and loadless.
[2021-04-14 17:58:38,302]   Run report_route_status for detailed report.
[2021-04-14 17:58:38,302]   Number of Failed Nets               = 938
[2021-04-14 17:58:38,302]     (Failed Nets is the sum of unrouted and partially routed nets)
[2021-04-14 17:58:38,302]   Number of Unrouted Nets             = 704
[2021-04-14 17:58:38,302]   Number of Partially Routed Nets     = 234
[2021-04-14 17:58:38,302]   Number of Node Overlaps             = 0
[2021-04-14 17:58:38,302] 
[2021-04-14 17:58:38,302] 
[2021-04-14 17:58:38,302] Phase 3 Initial Routing
[2021-04-14 17:58:38,302] Phase 3 Initial Routing | Checksum: fbe16674
[2021-04-14 17:58:38,302] 
[2021-04-14 17:58:38,302] Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 3959.324 ; gain = 0.000 ; free physical = 218 ; free virtual = 8069
[2021-04-14 17:58:38,302] 
[2021-04-14 17:58:38,303] Phase 4 Rip-up And Reroute
[2021-04-14 17:58:38,303] 
[2021-04-14 17:58:38,303] Phase 4.1 Global Iteration 0
[2021-04-14 17:58:38,303]  Number of Nodes with overlaps = 41
[2021-04-14 17:58:38,303]  Number of Nodes with overlaps = 0
[2021-04-14 17:58:38,303] INFO: [Route 35-416] Intermediate Timing Summary | WNS=196.949| TNS=0.000  | WHS=0.042  | THS=0.000  |
[2021-04-14 17:58:38,303] 
[2021-04-14 17:58:38,303] Phase 4.1 Global Iteration 0 | Checksum: 1a004f976
[2021-04-14 17:58:38,303] 
[2021-04-14 17:58:38,303] Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 3959.324 ; gain = 0.000 ; free physical = 214 ; free virtual = 8050
[2021-04-14 17:58:38,303] 
[2021-04-14 17:58:38,303] Phase 4.2 Additional Iteration for Hold
[2021-04-14 17:58:38,303] Phase 4.2 Additional Iteration for Hold | Checksum: 1a2ed36f0
[2021-04-14 17:58:38,303] 
[2021-04-14 17:58:38,303] Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 3959.324 ; gain = 0.000 ; free physical = 203 ; free virtual = 8048
[2021-04-14 17:58:38,303] Phase 4 Rip-up And Reroute | Checksum: 1a2ed36f0
[2021-04-14 17:58:38,303] 
[2021-04-14 17:58:38,303] Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 3959.324 ; gain = 0.000 ; free physical = 203 ; free virtual = 8048
[2021-04-14 17:58:38,303] 
[2021-04-14 17:58:38,303] Phase 5 Delay and Skew Optimization
[2021-04-14 17:58:38,303] 
[2021-04-14 17:58:38,303] Phase 5.1 Delay CleanUp
[2021-04-14 17:58:38,303] Phase 5.1 Delay CleanUp | Checksum: 1a2ed36f0
[2021-04-14 17:58:38,303] 
[2021-04-14 17:58:38,303] Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 3959.324 ; gain = 0.000 ; free physical = 203 ; free virtual = 8048
[2021-04-14 17:58:38,303] 
[2021-04-14 17:58:38,303] Phase 5.2 Clock Skew Optimization
[2021-04-14 17:58:38,303] Phase 5.2 Clock Skew Optimization | Checksum: 1a2ed36f0
[2021-04-14 17:58:38,303] 
[2021-04-14 17:58:38,303] Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 3959.324 ; gain = 0.000 ; free physical = 203 ; free virtual = 8048
[2021-04-14 17:58:38,303] Phase 5 Delay and Skew Optimization | Checksum: 1a2ed36f0
[2021-04-14 17:58:38,303] 
[2021-04-14 17:58:38,303] Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 3959.324 ; gain = 0.000 ; free physical = 203 ; free virtual = 8048
[2021-04-14 17:58:38,303] 
[2021-04-14 17:58:38,303] Phase 6 Post Hold Fix
[2021-04-14 17:58:38,303] 
[2021-04-14 17:58:38,303] Phase 6.1 Hold Fix Iter
[2021-04-14 17:58:38,303] 
[2021-04-14 17:58:38,303] Phase 6.1.1 Update Timing
[2021-04-14 17:58:38,303] Phase 6.1.1 Update Timing | Checksum: 1abb793b3
[2021-04-14 17:58:38,303] 
[2021-04-14 17:58:38,303] Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 3959.324 ; gain = 0.000 ; free physical = 202 ; free virtual = 8047
[2021-04-14 17:58:38,304] INFO: [Route 35-416] Intermediate Timing Summary | WNS=196.949| TNS=0.000  | WHS=0.042  | THS=0.000  |
[2021-04-14 17:58:38,304] 
[2021-04-14 17:58:38,304] Phase 6.1 Hold Fix Iter | Checksum: 1abb793b3
[2021-04-14 17:58:38,304] 
[2021-04-14 17:58:38,304] Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 3959.324 ; gain = 0.000 ; free physical = 202 ; free virtual = 8047
[2021-04-14 17:58:38,304] Phase 6 Post Hold Fix | Checksum: 1abb793b3
[2021-04-14 17:58:38,304] 
[2021-04-14 17:58:38,304] Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 3959.324 ; gain = 0.000 ; free physical = 202 ; free virtual = 8047
[2021-04-14 17:58:38,304] 
[2021-04-14 17:58:38,304] Phase 7 Route finalize
[2021-04-14 17:58:38,304] 
[2021-04-14 17:58:38,304] Router Utilization Summary
[2021-04-14 17:58:38,304]   Global Vertical Routing Utilization    = 0.0358781 %
[2021-04-14 17:58:38,304]   Global Horizontal Routing Utilization  = 0.0480201 %
[2021-04-14 17:58:38,304]   Routable Net Status*
[2021-04-14 17:58:38,304]   *Does not include unroutable nets such as driverless and loadless.
[2021-04-14 17:58:38,304]   Run report_route_status for detailed report.
[2021-04-14 17:58:38,304]   Number of Failed Nets               = 0
[2021-04-14 17:58:38,304]     (Failed Nets is the sum of unrouted and partially routed nets)
[2021-04-14 17:58:38,304]   Number of Unrouted Nets             = 0
[2021-04-14 17:58:38,304]   Number of Partially Routed Nets     = 0
[2021-04-14 17:58:38,304]   Number of Node Overlaps             = 0
[2021-04-14 17:58:38,304] 
[2021-04-14 17:58:38,304] Phase 7 Route finalize | Checksum: 1b648c29b
[2021-04-14 17:58:38,304] 
[2021-04-14 17:58:38,304] Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 3959.324 ; gain = 0.000 ; free physical = 200 ; free virtual = 8045
[2021-04-14 17:58:38,304] 
[2021-04-14 17:58:38,304] Phase 8 Verifying routed nets
[2021-04-14 17:58:38,304] 
[2021-04-14 17:58:38,304]  Verification completed successfully
[2021-04-14 17:58:38,304] Phase 8 Verifying routed nets | Checksum: 1b648c29b
[2021-04-14 17:58:38,304] 
[2021-04-14 17:58:38,304] Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 3959.324 ; gain = 0.000 ; free physical = 199 ; free virtual = 8044
[2021-04-14 17:58:38,304] 
[2021-04-14 17:58:38,304] Phase 9 Depositing Routes
[2021-04-14 17:58:38,304] Phase 9 Depositing Routes | Checksum: 1b648c29b
[2021-04-14 17:58:38,304] 
[2021-04-14 17:58:38,304] Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 3959.324 ; gain = 0.000 ; free physical = 219 ; free virtual = 8067
[2021-04-14 17:58:38,304] 
[2021-04-14 17:58:38,304] Phase 10 Post Router Timing
[2021-04-14 17:58:38,304] INFO: [Route 35-57] Estimated Timing Summary | WNS=196.949| TNS=0.000  | WHS=0.042  | THS=0.000  |
[2021-04-14 17:58:38,304] 
[2021-04-14 17:58:38,304] INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
[2021-04-14 17:58:38,304] Phase 10 Post Router Timing | Checksum: 1b648c29b
[2021-04-14 17:58:38,305] 
[2021-04-14 17:58:38,305] Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 3959.324 ; gain = 0.000 ; free physical = 220 ; free virtual = 8068
[2021-04-14 17:58:38,305] INFO: [Route 35-16] Router Completed Successfully
[2021-04-14 17:58:38,305] 
[2021-04-14 17:58:38,305] Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 3959.324 ; gain = 0.000 ; free physical = 254 ; free virtual = 8101
[2021-04-14 17:58:38,305] 
[2021-04-14 17:58:38,305] Routing Is Done.
[2021-04-14 17:58:38,305] INFO: [Common 17-83] Releasing license: Implementation
[2021-04-14 17:58:38,305] 70 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2021-04-14 17:58:38,305] route_design completed successfully
[2021-04-14 17:58:38,305] route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 3959.324 ; gain = 0.000 ; free physical = 250 ; free virtual = 8098
[2021-04-14 17:58:38,305] INFO: [Common 17-600] The following parameters have non-default value.
[2021-04-14 17:58:38,305] general.maxThreads
[2021-04-14 17:58:38,305] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3959.324 ; gain = 0.000 ; free physical = 250 ; free virtual = 8098
[2021-04-14 17:58:38,305] INFO: [Timing 38-480] Writing timing data to binary archive.
[2021-04-14 17:58:38,305] Writing placer database...
[2021-04-14 17:58:38,305] Writing XDEF routing.
[2021-04-14 17:58:38,305] Writing XDEF routing logical nets.
[2021-04-14 17:58:38,305] Writing XDEF routing special nets.
[2021-04-14 17:58:38,305] Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3959.324 ; gain = 0.000 ; free physical = 220 ; free virtual = 8073
[2021-04-14 17:58:38,305] INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_routed.dcp' has been generated.
[2021-04-14 17:58:38,305] INFO: [runtcl-4] Executing : report_drc -file finn_design_wrapper_drc_routed.rpt -pb finn_design_wrapper_drc_routed.pb -rpx finn_design_wrapper_drc_routed.rpx
[2021-04-14 17:58:38,305] Command: report_drc -file finn_design_wrapper_drc_routed.rpt -pb finn_design_wrapper_drc_routed.pb -rpx finn_design_wrapper_drc_routed.rpx
[2021-04-14 17:58:38,305] INFO: [IP_Flow 19-1839] IP Catalog is up to date.
[2021-04-14 17:58:38,305] INFO: [DRC 23-27] Running DRC with 6 threads
[2021-04-14 17:58:38,305] INFO: [Coretcl 2-168] The results of DRC are in file /tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_drc_routed.rpt.
[2021-04-14 17:58:38,305] report_drc completed successfully
[2021-04-14 17:58:38,305] INFO: [runtcl-4] Executing : report_methodology -file finn_design_wrapper_methodology_drc_routed.rpt -pb finn_design_wrapper_methodology_drc_routed.pb -rpx finn_design_wrapper_methodology_drc_routed.rpx
[2021-04-14 17:58:38,305] Command: report_methodology -file finn_design_wrapper_methodology_drc_routed.rpt -pb finn_design_wrapper_methodology_drc_routed.pb -rpx finn_design_wrapper_methodology_drc_routed.rpx
[2021-04-14 17:58:38,305] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2021-04-14 17:58:38,305] WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
[2021-04-14 17:58:38,305] Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
[2021-04-14 17:58:38,305] INFO: [DRC 23-133] Running Methodology with 6 threads
[2021-04-14 17:58:38,305] INFO: [Coretcl 2-1520] The results of Report Methodology are in file /tmp/finn_dev_mtrahms/synth_out_of_context_dx2_bdo1/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_methodology_drc_routed.rpt.
[2021-04-14 17:58:38,305] report_methodology completed successfully
[2021-04-14 17:58:38,305] INFO: [runtcl-4] Executing : report_power -file finn_design_wrapper_power_routed.rpt -pb finn_design_wrapper_power_summary_routed.pb -rpx finn_design_wrapper_power_routed.rpx
[2021-04-14 17:58:38,305] Command: report_power -file finn_design_wrapper_power_routed.rpt -pb finn_design_wrapper_power_summary_routed.pb -rpx finn_design_wrapper_power_routed.rpx
[2021-04-14 17:58:38,305] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2021-04-14 17:58:38,305] Running Vector-less Activity Propagation...
[2021-04-14 17:58:38,305] 
[2021-04-14 17:58:38,305] Finished Running Vector-less Activity Propagation
[2021-04-14 17:58:38,306] 83 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2021-04-14 17:58:38,306] report_power completed successfully
[2021-04-14 17:58:38,306] INFO: [runtcl-4] Executing : report_route_status -file finn_design_wrapper_route_status.rpt -pb finn_design_wrapper_route_status.pb
[2021-04-14 17:58:38,306] INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file finn_design_wrapper_timing_summary_routed.rpt -pb finn_design_wrapper_timing_summary_routed.pb -rpx finn_design_wrapper_timing_summary_routed.rpx -warn_on_violation
[2021-04-14 17:58:38,306] INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
[2021-04-14 17:58:38,306] INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
[2021-04-14 17:58:38,306] INFO: [runtcl-4] Executing : report_incremental_reuse -file finn_design_wrapper_incremental_reuse_routed.rpt
[2021-04-14 17:58:38,306] INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
[2021-04-14 17:58:38,306] INFO: [runtcl-4] Executing : report_clock_utilization -file finn_design_wrapper_clock_utilization_routed.rpt
[2021-04-14 17:58:38,306] INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file finn_design_wrapper_bus_skew_routed.rpt -pb finn_design_wrapper_bus_skew_routed.pb -rpx finn_design_wrapper_bus_skew_routed.rpx
[2021-04-14 17:58:38,306] INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
[2021-04-14 17:58:38,306] INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
[2021-04-14 17:58:38,306] INFO: [Common 17-206] Exiting Vivado at Wed Apr 14 17:57:38 2021...
[2021-04-14 17:58:38,306] [Wed Apr 14 17:57:43 2021] impl_1 finished
[2021-04-14 17:58:38,306] wait_on_run: Time (s): cpu = 00:01:00 ; elapsed = 00:03:45 . Memory (MB): peak = 1418.648 ; gain = 0.000 ; free physical = 2751 ; free virtual = 10576
[2021-04-14 17:58:38,306] # open_run impl_1
[2021-04-14 17:58:38,306] INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
[2021-04-14 17:58:38,306] INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
[2021-04-14 17:58:38,306] INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
[2021-04-14 17:58:38,306] INFO: [Project 1-479] Netlist was created with Vivado 2019.1.3
[2021-04-14 17:58:38,306] INFO: [Project 1-570] Preparing netlist for logic optimization
[2021-04-14 17:58:38,306] INFO: [Timing 38-478] Restoring timing data from binary archive.
[2021-04-14 17:58:38,306] INFO: [Timing 38-479] Binary timing data restore complete.
[2021-04-14 17:58:38,306] INFO: [Project 1-856] Restoring constraints from binary archive.
[2021-04-14 17:58:38,306] INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
[2021-04-14 17:58:38,306]   general.maxThreads
[2021-04-14 17:58:38,306] INFO: [Project 1-853] Binary constraint restore complete.
[2021-04-14 17:58:38,306] Reading XDEF placement.
[2021-04-14 17:58:38,306] Reading placer database...
[2021-04-14 17:58:38,306] Reading XDEF routing.
[2021-04-14 17:58:38,306] Read XDEF File: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2505.070 ; gain = 0.000 ; free physical = 2123 ; free virtual = 9773
[2021-04-14 17:58:38,306] Restored from archive | CPU: 0.170000 secs | Memory: 2.023399 MB |
[2021-04-14 17:58:38,306] Finished XDEF File Restore: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2505.070 ; gain = 0.000 ; free physical = 2123 ; free virtual = 9773
[2021-04-14 17:58:38,306] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2509.039 ; gain = 0.000 ; free physical = 2124 ; free virtual = 9773
[2021-04-14 17:58:38,306] INFO: [Project 1-111] Unisim Transformation Summary:
[2021-04-14 17:58:38,306] No Unisim elements were transformed.
[2021-04-14 17:58:38,306] 
[2021-04-14 17:58:38,306] open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 2509.039 ; gain = 1090.391 ; free physical = 2124 ; free virtual = 9773
[2021-04-14 17:58:38,306] # report_utilization
[2021-04-14 17:58:38,306] Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
[2021-04-14 17:58:38,306] --------------------------------------------------------------------------------------
[2021-04-14 17:58:38,306] | Tool Version : Vivado v.2019.1.3 (lin64) Build 2644227 Wed Sep  4 09:44:18 MDT 2019
[2021-04-14 17:58:38,306] | Date         : Wed Apr 14 17:58:08 2021
[2021-04-14 17:58:38,307] | Host         : finn_dev_mtrahms running 64-bit unknown
[2021-04-14 17:58:38,307] | Command      : report_utilization
[2021-04-14 17:58:38,307] | Design       : finn_design_wrapper
[2021-04-14 17:58:38,307] | Device       : xczu3egsbva484-1
[2021-04-14 17:58:38,307] | Design State : Fully Placed
[2021-04-14 17:58:38,307] --------------------------------------------------------------------------------------
[2021-04-14 17:58:38,307] 
[2021-04-14 17:58:38,307] Utilization Design Information
[2021-04-14 17:58:38,307] 
[2021-04-14 17:58:38,307] Table of Contents
[2021-04-14 17:58:38,307] -----------------
[2021-04-14 17:58:38,307] 1. CLB Logic
[2021-04-14 17:58:38,307] 1.1 Summary of Registers by Type
[2021-04-14 17:58:38,307] 2. CLB Logic Distribution
[2021-04-14 17:58:38,307] 3. BLOCKRAM
[2021-04-14 17:58:38,307] 4. ARITHMETIC
[2021-04-14 17:58:38,307] 5. I/O
[2021-04-14 17:58:38,307] 6. CLOCK
[2021-04-14 17:58:38,307] 7. ADVANCED
[2021-04-14 17:58:38,307] 8. CONFIGURATION
[2021-04-14 17:58:38,307] 9. Primitives
[2021-04-14 17:58:38,307] 10. Black Boxes
[2021-04-14 17:58:38,307] 11. Instantiated Netlists
[2021-04-14 17:58:38,307] 
[2021-04-14 17:58:38,307] 1. CLB Logic
[2021-04-14 17:58:38,307] ------------
[2021-04-14 17:58:38,307] 
[2021-04-14 17:58:38,307] +-------------------------+------+-------+-----------+-------+
[2021-04-14 17:58:38,307] |        Site Type        | Used | Fixed | Available | Util% |
[2021-04-14 17:58:38,307] +-------------------------+------+-------+-----------+-------+
[2021-04-14 17:58:38,307] | CLB LUTs                |  343 |     0 |     70560 |  0.49 |
[2021-04-14 17:58:38,307] |   LUT as Logic          |  343 |     0 |     70560 |  0.49 |
[2021-04-14 17:58:38,307] |   LUT as Memory         |    0 |     0 |     28800 |  0.00 |
[2021-04-14 17:58:38,307] | CLB Registers           |  423 |     0 |    141120 |  0.30 |
[2021-04-14 17:58:38,307] |   Register as Flip Flop |  423 |     0 |    141120 |  0.30 |
[2021-04-14 17:58:38,307] |   Register as Latch     |    0 |     0 |    141120 |  0.00 |
[2021-04-14 17:58:38,307] | CARRY8                  |   60 |     0 |      8820 |  0.68 |
[2021-04-14 17:58:38,307] | F7 Muxes                |    0 |     0 |     35280 |  0.00 |
[2021-04-14 17:58:38,307] | F8 Muxes                |    0 |     0 |     17640 |  0.00 |
[2021-04-14 17:58:38,307] | F9 Muxes                |    0 |     0 |      8820 |  0.00 |
[2021-04-14 17:58:38,307] +-------------------------+------+-------+-----------+-------+
[2021-04-14 17:58:38,307] 
[2021-04-14 17:58:38,307] 
[2021-04-14 17:58:38,307] 1.1 Summary of Registers by Type
[2021-04-14 17:58:38,308] --------------------------------
[2021-04-14 17:58:38,308] 
[2021-04-14 17:58:38,308] +-------+--------------+-------------+--------------+
[2021-04-14 17:58:38,308] | Total | Clock Enable | Synchronous | Asynchronous |
[2021-04-14 17:58:38,308] +-------+--------------+-------------+--------------+
[2021-04-14 17:58:38,308] | 0     |            _ |           - |            - |
[2021-04-14 17:58:38,308] | 0     |            _ |           - |          Set |
[2021-04-14 17:58:38,308] | 0     |            _ |           - |        Reset |
[2021-04-14 17:58:38,308] | 0     |            _ |         Set |            - |
[2021-04-14 17:58:38,308] | 0     |            _ |       Reset |            - |
[2021-04-14 17:58:38,308] | 0     |          Yes |           - |            - |
[2021-04-14 17:58:38,308] | 0     |          Yes |           - |          Set |
[2021-04-14 17:58:38,308] | 0     |          Yes |           - |        Reset |
[2021-04-14 17:58:38,308] | 16    |          Yes |         Set |            - |
[2021-04-14 17:58:38,308] | 407   |          Yes |       Reset |            - |
[2021-04-14 17:58:38,308] +-------+--------------+-------------+--------------+
[2021-04-14 17:58:38,308] 
[2021-04-14 17:58:38,308] 
[2021-04-14 17:58:38,308] 2. CLB Logic Distribution
[2021-04-14 17:58:38,308] -------------------------
[2021-04-14 17:58:38,308] 
[2021-04-14 17:58:38,308] +--------------------------------------------+------+-------+-----------+-------+
[2021-04-14 17:58:38,308] |                  Site Type                 | Used | Fixed | Available | Util% |
[2021-04-14 17:58:38,308] +--------------------------------------------+------+-------+-----------+-------+
[2021-04-14 17:58:38,308] | CLB                                        |  129 |     0 |      8820 |  1.46 |
[2021-04-14 17:58:38,308] |   CLBL                                     |   99 |     0 |           |       |
[2021-04-14 17:58:38,308] |   CLBM                                     |   30 |     0 |           |       |
[2021-04-14 17:58:38,308] | LUT as Logic                               |  343 |     0 |     70560 |  0.49 |
[2021-04-14 17:58:38,308] |   using O5 output only                     |   16 |       |           |       |
[2021-04-14 17:58:38,308] |   using O6 output only                     |  319 |       |           |       |
[2021-04-14 17:58:38,308] |   using O5 and O6                          |    8 |       |           |       |
[2021-04-14 17:58:38,308] | LUT as Memory                              |    0 |     0 |     28800 |  0.00 |
[2021-04-14 17:58:38,308] |   LUT as Distributed RAM                   |    0 |     0 |           |       |
[2021-04-14 17:58:38,308] |   LUT as Shift Register                    |    0 |     0 |           |       |
[2021-04-14 17:58:38,308] | CLB Registers                              |  423 |     0 |    141120 |  0.30 |
[2021-04-14 17:58:38,308] |   Register driven from within the CLB      |  409 |       |           |       |
[2021-04-14 17:58:38,308] |   Register driven from outside the CLB     |   14 |       |           |       |
[2021-04-14 17:58:38,308] |     LUT in front of the register is unused |    7 |       |           |       |
[2021-04-14 17:58:38,308] |     LUT in front of the register is used   |    7 |       |           |       |
[2021-04-14 17:58:38,308] | Unique Control Sets                        |   18 |       |     17640 |  0.10 |
[2021-04-14 17:58:38,308] +--------------------------------------------+------+-------+-----------+-------+
[2021-04-14 17:58:38,308] * Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.
[2021-04-14 17:58:38,308] 
[2021-04-14 17:58:38,308] 
[2021-04-14 17:58:38,309] 3. BLOCKRAM
[2021-04-14 17:58:38,309] -----------
[2021-04-14 17:58:38,309] 
[2021-04-14 17:58:38,309] +----------------+------+-------+-----------+-------+
[2021-04-14 17:58:38,309] |    Site Type   | Used | Fixed | Available | Util% |
[2021-04-14 17:58:38,309] +----------------+------+-------+-----------+-------+
[2021-04-14 17:58:38,309] | Block RAM Tile |    0 |     0 |       216 |  0.00 |
[2021-04-14 17:58:38,309] |   RAMB36/FIFO* |    0 |     0 |       216 |  0.00 |
[2021-04-14 17:58:38,309] |   RAMB18       |    0 |     0 |       432 |  0.00 |
[2021-04-14 17:58:38,309] +----------------+------+-------+-----------+-------+
[2021-04-14 17:58:38,309] * Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2
[2021-04-14 17:58:38,309] 
[2021-04-14 17:58:38,309] 
[2021-04-14 17:58:38,309] 4. ARITHMETIC
[2021-04-14 17:58:38,309] -------------
[2021-04-14 17:58:38,309] 
[2021-04-14 17:58:38,309] +-----------+------+-------+-----------+-------+
[2021-04-14 17:58:38,309] | Site Type | Used | Fixed | Available | Util% |
[2021-04-14 17:58:38,309] +-----------+------+-------+-----------+-------+
[2021-04-14 17:58:38,309] | DSPs      |    0 |     0 |       360 |  0.00 |
[2021-04-14 17:58:38,309] +-----------+------+-------+-----------+-------+
[2021-04-14 17:58:38,309] 
[2021-04-14 17:58:38,309] 
[2021-04-14 17:58:38,309] 5. I/O
[2021-04-14 17:58:38,309] ------
[2021-04-14 17:58:38,309] 
[2021-04-14 17:58:38,309] +------------------+------+-------+-----------+-------+
[2021-04-14 17:58:38,309] |     Site Type    | Used | Fixed | Available | Util% |
[2021-04-14 17:58:38,309] +------------------+------+-------+-----------+-------+
[2021-04-14 17:58:38,309] | Bonded IOB       |    0 |     0 |        82 |  0.00 |
[2021-04-14 17:58:38,309] | HPIOB_M          |    0 |     0 |        26 |  0.00 |
[2021-04-14 17:58:38,309] | HPIOB_S          |    0 |     0 |        26 |  0.00 |
[2021-04-14 17:58:38,309] | HDIOB_M          |    0 |     0 |        12 |  0.00 |
[2021-04-14 17:58:38,309] | HDIOB_S          |    0 |     0 |        12 |  0.00 |
[2021-04-14 17:58:38,309] | HPIOB_SNGL       |    0 |     0 |         6 |  0.00 |
[2021-04-14 17:58:38,309] | HPIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
[2021-04-14 17:58:38,309] | HPIOBDIFFOUTBUF  |    0 |     0 |        72 |  0.00 |
[2021-04-14 17:58:38,309] | HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
[2021-04-14 17:58:38,309] | BITSLICE_CONTROL |    0 |     0 |        24 |  0.00 |
[2021-04-14 17:58:38,309] | BITSLICE_RX_TX   |    0 |     0 |       156 |  0.00 |
[2021-04-14 17:58:38,309] | BITSLICE_TX      |    0 |     0 |        24 |  0.00 |
[2021-04-14 17:58:38,309] | RIU_OR           |    0 |     0 |        12 |  0.00 |
[2021-04-14 17:58:38,309] +------------------+------+-------+-----------+-------+
[2021-04-14 17:58:38,309] 
[2021-04-14 17:58:38,310] 
[2021-04-14 17:58:38,310] 6. CLOCK
[2021-04-14 17:58:38,310] --------
[2021-04-14 17:58:38,310] 
[2021-04-14 17:58:38,310] +----------------------+------+-------+-----------+-------+
[2021-04-14 17:58:38,310] |       Site Type      | Used | Fixed | Available | Util% |
[2021-04-14 17:58:38,310] +----------------------+------+-------+-----------+-------+
[2021-04-14 17:58:38,310] | GLOBAL CLOCK BUFFERs |    0 |     0 |       196 |  0.00 |
[2021-04-14 17:58:38,310] |   BUFGCE             |    0 |     0 |        88 |  0.00 |
[2021-04-14 17:58:38,310] |   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
[2021-04-14 17:58:38,310] |   BUFG_PS            |    0 |     0 |        72 |  0.00 |
[2021-04-14 17:58:38,310] |   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
[2021-04-14 17:58:38,310] | PLL                  |    0 |     0 |         6 |  0.00 |
[2021-04-14 17:58:38,310] | MMCM                 |    0 |     0 |         3 |  0.00 |
[2021-04-14 17:58:38,310] +----------------------+------+-------+-----------+-------+
[2021-04-14 17:58:38,310] * Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.
[2021-04-14 17:58:38,310] 
[2021-04-14 17:58:38,310] 
[2021-04-14 17:58:38,310] 7. ADVANCED
[2021-04-14 17:58:38,310] -----------
[2021-04-14 17:58:38,310] 
[2021-04-14 17:58:38,310] +-----------+------+-------+-----------+-------+
[2021-04-14 17:58:38,310] | Site Type | Used | Fixed | Available | Util% |
[2021-04-14 17:58:38,310] +-----------+------+-------+-----------+-------+
[2021-04-14 17:58:38,310] | PS8       |    0 |     0 |         1 |  0.00 |
[2021-04-14 17:58:38,310] | SYSMONE4  |    0 |     0 |         1 |  0.00 |
[2021-04-14 17:58:38,310] +-----------+------+-------+-----------+-------+
[2021-04-14 17:58:38,310] 
[2021-04-14 17:58:38,310] 
[2021-04-14 17:58:38,310] 8. CONFIGURATION
[2021-04-14 17:58:38,310] ----------------
[2021-04-14 17:58:38,310] 
[2021-04-14 17:58:38,310] +-------------+------+-------+-----------+-------+
[2021-04-14 17:58:38,310] |  Site Type  | Used | Fixed | Available | Util% |
[2021-04-14 17:58:38,310] +-------------+------+-------+-----------+-------+
[2021-04-14 17:58:38,310] | BSCANE2     |    0 |     0 |         4 |  0.00 |
[2021-04-14 17:58:38,310] | DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
[2021-04-14 17:58:38,310] | EFUSE_USR   |    0 |     0 |         1 |  0.00 |
[2021-04-14 17:58:38,310] | FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
[2021-04-14 17:58:38,310] | ICAPE3      |    0 |     0 |         2 |  0.00 |
[2021-04-14 17:58:38,310] | MASTER_JTAG |    0 |     0 |         1 |  0.00 |
[2021-04-14 17:58:38,310] | STARTUPE3   |    0 |     0 |         1 |  0.00 |
[2021-04-14 17:58:38,310] +-------------+------+-------+-----------+-------+
[2021-04-14 17:58:38,310] 
[2021-04-14 17:58:38,311] 
[2021-04-14 17:58:38,311] 9. Primitives
[2021-04-14 17:58:38,311] -------------
[2021-04-14 17:58:38,311] 
[2021-04-14 17:58:38,311] +----------+------+---------------------+
[2021-04-14 17:58:38,311] | Ref Name | Used | Functional Category |
[2021-04-14 17:58:38,311] +----------+------+---------------------+
[2021-04-14 17:58:38,311] | FDRE     |  407 |            Register |
[2021-04-14 17:58:38,311] | LUT4     |  124 |                 CLB |
[2021-04-14 17:58:38,311] | LUT6     |   83 |                 CLB |
[2021-04-14 17:58:38,311] | LUT5     |   73 |                 CLB |
[2021-04-14 17:58:38,311] | CARRY8   |   60 |                 CLB |
[2021-04-14 17:58:38,311] | LUT2     |   31 |                 CLB |
[2021-04-14 17:58:38,311] | LUT3     |   28 |                 CLB |
[2021-04-14 17:58:38,311] | FDSE     |   16 |            Register |
[2021-04-14 17:58:38,311] | LUT1     |   12 |                 CLB |
[2021-04-14 17:58:38,311] +----------+------+---------------------+
[2021-04-14 17:58:38,311] 
[2021-04-14 17:58:38,311] 
[2021-04-14 17:58:38,311] 10. Black Boxes
[2021-04-14 17:58:38,311] ---------------
[2021-04-14 17:58:38,311] 
[2021-04-14 17:58:38,311] +----------+------+
[2021-04-14 17:58:38,311] | Ref Name | Used |
[2021-04-14 17:58:38,311] +----------+------+
[2021-04-14 17:58:38,311] 
[2021-04-14 17:58:38,311] 
[2021-04-14 17:58:38,311] 11. Instantiated Netlists
[2021-04-14 17:58:38,311] -------------------------
[2021-04-14 17:58:38,311] 
[2021-04-14 17:58:38,311] +----------+------+
[2021-04-14 17:58:38,311] | Ref Name | Used |
[2021-04-14 17:58:38,311] +----------+------+
[2021-04-14 17:58:38,311] 
[2021-04-14 17:58:38,311] 
[2021-04-14 17:58:38,311] # report_timing
[2021-04-14 17:58:38,311] INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: max.
[2021-04-14 17:58:38,311] INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
[2021-04-14 17:58:38,311] WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
[2021-04-14 17:58:38,311] Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
[2021-04-14 17:58:38,312] INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
[2021-04-14 17:58:38,312] Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
[2021-04-14 17:58:38,312] -------------------------------------------------------------------------------------------
[2021-04-14 17:58:38,312] | Tool Version      : Vivado v.2019.1.3 (lin64) Build 2644227 Wed Sep  4 09:44:18 MDT 2019
[2021-04-14 17:58:38,312] | Date              : Wed Apr 14 17:58:35 2021
[2021-04-14 17:58:38,312] | Host              : finn_dev_mtrahms running 64-bit unknown
[2021-04-14 17:58:38,312] | Command           : report_timing
[2021-04-14 17:58:38,312] | Design            : finn_design_wrapper
[2021-04-14 17:58:38,312] | Device            : xczu3eg-sbva484
[2021-04-14 17:58:38,312] | Speed File        : -1  PRODUCTION 1.26 06-20-2019
[2021-04-14 17:58:38,312] | Temperature Grade : E
[2021-04-14 17:58:38,312] -------------------------------------------------------------------------------------------
[2021-04-14 17:58:38,312] 
[2021-04-14 17:58:38,312] Timing Report
[2021-04-14 17:58:38,312] 
[2021-04-14 17:58:38,312] Slack (MET) :             196.981ns  (required time - arrival time)
[2021-04-14 17:58:38,312]   Source:                 finn_design_i/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_154/nf_assign_fu_378_reg[11]/C
[2021-04-14 17:58:38,312]                             (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
[2021-04-14 17:58:38,312]   Destination:            finn_design_i/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_154/nf_assign_fu_378_reg[4]/CE
[2021-04-14 17:58:38,312]                             (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
[2021-04-14 17:58:38,312]   Path Group:             ap_clk
[2021-04-14 17:58:38,312]   Path Type:              Setup (Max at Slow Process Corner)
[2021-04-14 17:58:38,312]   Requirement:            200.000ns  (ap_clk rise@200.000ns - ap_clk rise@0.000ns)
[2021-04-14 17:58:38,312]   Data Path Delay:        2.931ns  (logic 0.818ns (27.909%)  route 2.113ns (72.091%))
[2021-04-14 17:58:38,312]   Logic Levels:           5  (LUT5=1 LUT6=4)
[2021-04-14 17:58:38,312]   Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
[2021-04-14 17:58:38,312]     Destination Clock Delay (DCD):    0.025ns = ( 200.025 - 200.000 )
[2021-04-14 17:58:38,312]     Source Clock Delay      (SCD):    0.035ns
[2021-04-14 17:58:38,312]     Clock Pessimism Removal (CPR):    0.000ns
[2021-04-14 17:58:38,312]   Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
[2021-04-14 17:58:38,312]     Total System Jitter     (TSJ):    0.071ns
[2021-04-14 17:58:38,312]     Total Input Jitter      (TIJ):    0.000ns
[2021-04-14 17:58:38,312]     Discrete Jitter          (DJ):    0.000ns
[2021-04-14 17:58:38,312]     Phase Error              (PE):    0.000ns
[2021-04-14 17:58:38,312] 
[2021-04-14 17:58:38,312]     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
[2021-04-14 17:58:38,312]   -------------------------------------------------------------------    -------------------
[2021-04-14 17:58:38,312]                          (clock ap_clk rise edge)     0.000     0.000 r
[2021-04-14 17:58:38,312]                                                       0.000     0.000 r  ap_clk (IN)
[2021-04-14 17:58:38,312]                          net (fo=422, unset)          0.035     0.035    finn_design_i/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_154/ap_clk
[2021-04-14 17:58:38,312]     SLICE_X11Y25         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_154/nf_assign_fu_378_reg[11]/C
[2021-04-14 17:58:38,312]   -------------------------------------------------------------------    -------------------
[2021-04-14 17:58:38,312]     SLICE_X11Y25         FDRE (Prop_DFF_SLICEL_C_Q)
[2021-04-14 17:58:38,312]                                                       0.096     0.131 r  finn_design_i/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_154/nf_assign_fu_378_reg[11]/Q
[2021-04-14 17:58:38,313]                          net (fo=4, routed)           0.368     0.499    finn_design_i/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_154/nf_assign_fu_378_reg[11]
[2021-04-14 17:58:38,313]     SLICE_X12Y25         LUT6 (Prop_H6LUT_SLICEL_I1_O)
[2021-04-14 17:58:38,313]                                                       0.179     0.678 f  finn_design_i/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_154/ap_CS_fsm[2]_i_10/O
[2021-04-14 17:58:38,313]                          net (fo=1, routed)           0.173     0.851    finn_design_i/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_154/ap_CS_fsm[2]_i_10_n_1
[2021-04-14 17:58:38,313]     SLICE_X12Y24         LUT6 (Prop_B6LUT_SLICEL_I5_O)
[2021-04-14 17:58:38,313]                                                       0.100     0.951 f  finn_design_i/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_154/ap_CS_fsm[2]_i_9/O
[2021-04-14 17:58:38,313]                          net (fo=1, routed)           0.220     1.171    finn_design_i/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_154/ap_CS_fsm[2]_i_9_n_1
[2021-04-14 17:58:38,313]     SLICE_X9Y26          LUT6 (Prop_H6LUT_SLICEM_I5_O)
[2021-04-14 17:58:38,313]                                                       0.117     1.288 f  finn_design_i/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_154/ap_CS_fsm[2]_i_3/O
[2021-04-14 17:58:38,313]                          net (fo=5, routed)           0.392     1.680    finn_design_i/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_154/p_51_in
[2021-04-14 17:58:38,313]     SLICE_X12Y28         LUT6 (Prop_C6LUT_SLICEL_I3_O)
[2021-04-14 17:58:38,313]                                                       0.148     1.828 r  finn_design_i/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_154/i_0_reg_1220[8]_i_4/O
[2021-04-14 17:58:38,313]                          net (fo=17, routed)          0.416     2.244    finn_design_i/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_154/grp_Matrix_Vector_Activa_fu_154_weight_V_V_TREADY
[2021-04-14 17:58:38,313]     SLICE_X7Y29          LUT5 (Prop_G6LUT_SLICEL_I4_O)
[2021-04-14 17:58:38,313]                                                       0.178     2.422 r  finn_design_i/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_154/nf_assign_fu_378[0]_i_2/O
[2021-04-14 17:58:38,313]                          net (fo=35, routed)          0.544     2.966    finn_design_i/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_154/nf_assign_fu_3780
[2021-04-14 17:58:38,313]     SLICE_X11Y24         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_154/nf_assign_fu_378_reg[4]/CE
[2021-04-14 17:58:38,313]   -------------------------------------------------------------------    -------------------
[2021-04-14 17:58:38,313] 
[2021-04-14 17:58:38,313]                          (clock ap_clk rise edge)   200.000   200.000 r
[2021-04-14 17:58:38,313]                                                       0.000   200.000 r  ap_clk (IN)
[2021-04-14 17:58:38,313]                          net (fo=422, unset)          0.025   200.025    finn_design_i/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_154/ap_clk
[2021-04-14 17:58:38,313]     SLICE_X11Y24         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_154/nf_assign_fu_378_reg[4]/C
[2021-04-14 17:58:38,313]                          clock pessimism              0.000   200.025
[2021-04-14 17:58:38,313]                          clock uncertainty           -0.035   199.990
[2021-04-14 17:58:38,313]     SLICE_X11Y24         FDRE (Setup_EFF_SLICEL_C_CE)
[2021-04-14 17:58:38,313]                                                      -0.043   199.947    finn_design_i/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_154/nf_assign_fu_378_reg[4]
[2021-04-14 17:58:38,313]   -------------------------------------------------------------------
[2021-04-14 17:58:38,313]                          required time                        199.947
[2021-04-14 17:58:38,313]                          arrival time                          -2.966
[2021-04-14 17:58:38,313]   -------------------------------------------------------------------
[2021-04-14 17:58:38,313]                          slack                                196.981
[2021-04-14 17:58:38,313] 
[2021-04-14 17:58:38,313] 
[2021-04-14 17:58:38,313] 
[2021-04-14 17:58:38,313] 
[2021-04-14 17:58:38,313] report_timing: Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 2956.457 ; gain = 447.418 ; free physical = 1704 ; free virtual = 9358
[2021-04-14 17:58:38,313] # report_power
[2021-04-14 17:58:38,313] Command: report_power
[2021-04-14 17:58:38,314] Running Vector-less Activity Propagation...
[2021-04-14 17:58:38,314] 
[2021-04-14 17:58:38,314] Finished Running Vector-less Activity Propagation
[2021-04-14 17:58:38,314] Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
[2021-04-14 17:58:38,314] ------------------------------------------------------------------------------------------
[2021-04-14 17:58:38,314] | Tool Version     : Vivado v.2019.1.3 (lin64) Build 2644227 Wed Sep  4 09:44:18 MDT 2019
[2021-04-14 17:58:38,314] | Date             : Wed Apr 14 17:58:37 2021
[2021-04-14 17:58:38,314] | Host             : finn_dev_mtrahms running 64-bit unknown
[2021-04-14 17:58:38,314] | Command          : report_power
[2021-04-14 17:58:38,314] | Design           : finn_design_wrapper
[2021-04-14 17:58:38,314] | Device           : xczu3eg-sbva484-1-e
[2021-04-14 17:58:38,314] | Design State     : routed
[2021-04-14 17:58:38,314] | Grade            : extended
[2021-04-14 17:58:38,314] | Process          : typical
[2021-04-14 17:58:38,314] | Characterization : Production
[2021-04-14 17:58:38,314] ------------------------------------------------------------------------------------------
[2021-04-14 17:58:38,314] 
[2021-04-14 17:58:38,314] Power Report
[2021-04-14 17:58:38,314] 
[2021-04-14 17:58:38,314] Table of Contents
[2021-04-14 17:58:38,314] -----------------
[2021-04-14 17:58:38,314] 1. Summary
[2021-04-14 17:58:38,314] 1.1 On-Chip Components
[2021-04-14 17:58:38,314] 1.2 Power Supply Summary
[2021-04-14 17:58:38,314] 1.3 Confidence Level
[2021-04-14 17:58:38,314] 2. Settings
[2021-04-14 17:58:38,314] 2.1 Environment
[2021-04-14 17:58:38,314] 2.2 Clock Constraints
[2021-04-14 17:58:38,314] 3. Detailed Reports
[2021-04-14 17:58:38,314] 3.1 By Hierarchy
[2021-04-14 17:58:38,314] 
[2021-04-14 17:58:38,314] 1. Summary
[2021-04-14 17:58:38,314] ----------
[2021-04-14 17:58:38,314] 
[2021-04-14 17:58:38,314] +--------------------------+--------------+
[2021-04-14 17:58:38,314] | Total On-Chip Power (W)  | 0.221        |
[2021-04-14 17:58:38,314] | Design Power Budget (W)  | Unspecified* |
[2021-04-14 17:58:38,314] | Power Budget Margin (W)  | NA           |
[2021-04-14 17:58:38,314] | Dynamic (W)              | 0.000        |
[2021-04-14 17:58:38,314] | Device Static (W)        | 0.221        |
[2021-04-14 17:58:38,314] | Effective TJA (C/W)      | 2.7          |
[2021-04-14 17:58:38,314] | Max Ambient (C)          | 99.4         |
[2021-04-14 17:58:38,314] | Junction Temperature (C) | 25.6         |
[2021-04-14 17:58:38,314] | Confidence Level         | Medium       |
[2021-04-14 17:58:38,315] | Setting File             | ---          |
[2021-04-14 17:58:38,315] | Simulation Activity File | ---          |
[2021-04-14 17:58:38,315] | Design Nets Matched      | NA           |
[2021-04-14 17:58:38,315] +--------------------------+--------------+
[2021-04-14 17:58:38,315] * Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>
[2021-04-14 17:58:38,315] 
[2021-04-14 17:58:38,315] 
[2021-04-14 17:58:38,315] 1.1 On-Chip Components
[2021-04-14 17:58:38,315] ----------------------
[2021-04-14 17:58:38,315] 
[2021-04-14 17:58:38,315] +----------------+-----------+----------+-----------+-----------------+
[2021-04-14 17:58:38,315] | On-Chip        | Power (W) | Used     | Available | Utilization (%) |
[2021-04-14 17:58:38,315] +----------------+-----------+----------+-----------+-----------------+
[2021-04-14 17:58:38,315] | Clocks         |    <0.001 |        3 |       --- |             --- |
[2021-04-14 17:58:38,315] | CLB Logic      |    <0.001 |      856 |       --- |             --- |
[2021-04-14 17:58:38,315] |   LUT as Logic |    <0.001 |      343 |     70560 |            0.49 |
[2021-04-14 17:58:38,315] |   CARRY8       |    <0.001 |       60 |      8820 |            0.68 |
[2021-04-14 17:58:38,315] |   Register     |    <0.001 |      423 |    141120 |            0.30 |
[2021-04-14 17:58:38,315] |   Others       |     0.000 |       22 |       --- |             --- |
[2021-04-14 17:58:38,315] | Signals        |    <0.001 |      936 |       --- |             --- |
[2021-04-14 17:58:38,315] | Static Power   |     0.221 |          |           |                 |
[2021-04-14 17:58:38,315] | Total          |     0.221 |          |           |                 |
[2021-04-14 17:58:38,315] +----------------+-----------+----------+-----------+-----------------+
[2021-04-14 17:58:38,315] 
[2021-04-14 17:58:38,315] 
[2021-04-14 17:58:38,315] 1.2 Power Supply Summary
[2021-04-14 17:58:38,315] ------------------------
[2021-04-14 17:58:38,315] 
[2021-04-14 17:58:38,315] +-----------------+-------------+-----------+-------------+------------+
[2021-04-14 17:58:38,315] | Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
[2021-04-14 17:58:38,315] +-----------------+-------------+-----------+-------------+------------+
[2021-04-14 17:58:38,315] | Vccint          |       0.850 |     0.044 |       0.000 |      0.044 |
[2021-04-14 17:58:38,315] | Vccint_io       |       0.850 |     0.027 |       0.000 |      0.027 |
[2021-04-14 17:58:38,315] | Vccbram         |       0.850 |     0.001 |       0.000 |      0.001 |
[2021-04-14 17:58:38,315] | Vccaux          |       1.800 |     0.048 |       0.000 |      0.048 |
[2021-04-14 17:58:38,315] | Vccaux_io       |       1.800 |     0.025 |       0.000 |      0.025 |
[2021-04-14 17:58:38,315] | Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |
[2021-04-14 17:58:38,315] | Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |
[2021-04-14 17:58:38,315] | Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |
[2021-04-14 17:58:38,315] | Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |
[2021-04-14 17:58:38,315] | Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |
[2021-04-14 17:58:38,315] | Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |
[2021-04-14 17:58:38,316] | Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |
[2021-04-14 17:58:38,316] | Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |
[2021-04-14 17:58:38,316] | VCC_PSINTFP     |       0.850 |     0.000 |       0.000 |      0.000 |
[2021-04-14 17:58:38,316] | VCC_PSINTLP     |       0.850 |     0.005 |       0.000 |      0.005 |
[2021-04-14 17:58:38,316] | VPS_MGTRAVCC    |       0.850 |     0.000 |       0.000 |      0.000 |
[2021-04-14 17:58:38,316] | VCC_PSINTFP_DDR |       0.850 |     0.000 |       0.000 |      0.000 |
[2021-04-14 17:58:38,316] | VCC_PSPLL       |       1.200 |     0.002 |       0.000 |      0.002 |
[2021-04-14 17:58:38,316] | VPS_MGTRAVTT    |       1.800 |     0.000 |       0.000 |      0.000 |
[2021-04-14 17:58:38,316] | VCCO_PSDDR_504  |       1.200 |     0.000 |       0.000 |      0.000 |
[2021-04-14 17:58:38,316] | VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |
[2021-04-14 17:58:38,316] | VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |
[2021-04-14 17:58:38,316] | VCC_PSDDR_PLL   |       1.800 |     0.000 |       0.000 |      0.000 |
[2021-04-14 17:58:38,316] | VCCO_PSIO0_500  |       3.300 |     0.000 |       0.000 |      0.000 |
[2021-04-14 17:58:38,316] | VCCO_PSIO1_501  |       3.300 |     0.000 |       0.000 |      0.000 |
[2021-04-14 17:58:38,316] | VCCO_PSIO2_502  |       3.300 |     0.000 |       0.000 |      0.000 |
[2021-04-14 17:58:38,316] | VCCO_PSIO3_503  |       3.300 |     0.000 |       0.000 |      0.000 |
[2021-04-14 17:58:38,316] | VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |
[2021-04-14 17:58:38,316] +-----------------+-------------+-----------+-------------+------------+
[2021-04-14 17:58:38,316] 
[2021-04-14 17:58:38,316] 
[2021-04-14 17:58:38,316] 1.3 Confidence Level
[2021-04-14 17:58:38,316] --------------------
[2021-04-14 17:58:38,316] 
[2021-04-14 17:58:38,316] +-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
[2021-04-14 17:58:38,316] | User Input Data             | Confidence | Details                                        | Action                                                                                                     |
[2021-04-14 17:58:38,316] +-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
[2021-04-14 17:58:38,316] | Design implementation state | High       | Design is routed                               |                                                                                                            |
[2021-04-14 17:58:38,316] | Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
[2021-04-14 17:58:38,316] | I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
[2021-04-14 17:58:38,316] | Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
[2021-04-14 17:58:38,316] | Device models               | High       | Device models are Production                   |                                                                                                            |
[2021-04-14 17:58:38,316] |                             |            |                                                |                                                                                                            |
[2021-04-14 17:58:38,316] | Overall confidence level    | Medium     |                                                |                                                                                                            |
[2021-04-14 17:58:38,316] +-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
[2021-04-14 17:58:38,316] 
[2021-04-14 17:58:38,316] 
[2021-04-14 17:58:38,316] 2. Settings
[2021-04-14 17:58:38,316] -----------
[2021-04-14 17:58:38,316] 
[2021-04-14 17:58:38,316] 2.1 Environment
[2021-04-14 17:58:38,316] ---------------
[2021-04-14 17:58:38,316] 
[2021-04-14 17:58:38,316] +-----------------------+--------------------------+
[2021-04-14 17:58:38,316] | Ambient Temp (C)      | 25.0                     |
[2021-04-14 17:58:38,317] | ThetaJA (C/W)         | 2.7                      |
[2021-04-14 17:58:38,317] | Airflow (LFM)         | 250                      |
[2021-04-14 17:58:38,317] | Heat Sink             | medium (Medium Profile)  |
[2021-04-14 17:58:38,317] | ThetaSA (C/W)         | 8.8                      |
[2021-04-14 17:58:38,317] | Board Selection       | medium (10"x10")         |
[2021-04-14 17:58:38,317] | # of Board Layers     | 12to15 (12 to 15 Layers) |
[2021-04-14 17:58:38,317] | Board Temperature (C) | 25.0                     |
[2021-04-14 17:58:38,317] +-----------------------+--------------------------+
[2021-04-14 17:58:38,317] 
[2021-04-14 17:58:38,317] 
[2021-04-14 17:58:38,317] 2.2 Clock Constraints
[2021-04-14 17:58:38,317] ---------------------
[2021-04-14 17:58:38,317] 
[2021-04-14 17:58:38,317] +--------+--------+-----------------+
[2021-04-14 17:58:38,317] | Clock  | Domain | Constraint (ns) |
[2021-04-14 17:58:38,317] +--------+--------+-----------------+
[2021-04-14 17:58:38,317] | ap_clk | ap_clk |           200.0 |
[2021-04-14 17:58:38,317] +--------+--------+-----------------+
[2021-04-14 17:58:38,317] 
[2021-04-14 17:58:38,317] 
[2021-04-14 17:58:38,317] 3. Detailed Reports
[2021-04-14 17:58:38,317] -------------------
[2021-04-14 17:58:38,317] 
[2021-04-14 17:58:38,317] 3.1 By Hierarchy
[2021-04-14 17:58:38,317] ----------------
[2021-04-14 17:58:38,317] 
[2021-04-14 17:58:38,317] +------+-----------+
[2021-04-14 17:58:38,317] | Name | Power (W) |
[2021-04-14 17:58:38,317] +------+-----------+
[2021-04-14 17:58:38,317] 
[2021-04-14 17:58:38,317] 
[2021-04-14 17:58:38,317] 0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2021-04-14 17:58:38,317] report_power completed successfully
[2021-04-14 17:58:38,317] # set util [report_utilization -return_string]
[2021-04-14 17:58:38,317] # set util_lut [exec echo $util | grep LUT | head -n 1 | cut -d| -f3 | tr -d " "]
[2021-04-14 17:58:38,317] # set util_ff [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *.F*E*}]]
[2021-04-14 17:58:38,317] WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_GROUP == DSP}'.
[2021-04-14 17:58:38,317] # set util_dsp [llength [get_cells -hier -filter {PRIMITIVE_GROUP == DSP}]]
[2021-04-14 17:58:38,317] WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_TYPE =~ *BRAM*}'.
[2021-04-14 17:58:38,317] # set util_bram [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *BRAM*}]]
[2021-04-14 17:58:38,317] # set time_wns [get_property SLACK [get_timing_paths]]
[2021-04-14 17:58:38,317] # puts "LUT: $util_lut FF: $util_ff DSP: $util_dsp BRAM: $util_bram"
[2021-04-14 17:58:38,318] LUT: 343 FF: 423 DSP: 0 BRAM: 0
[2021-04-14 17:58:38,318] # set fp [open res.txt w]
[2021-04-14 17:58:38,318] # puts $fp "LUT=$util_lut"
[2021-04-14 17:58:38,318] # puts $fp "FF=$util_ff"
[2021-04-14 17:58:38,318] # puts $fp "DSP=$util_dsp"
[2021-04-14 17:58:38,318] # puts $fp "BRAM=$util_bram"
[2021-04-14 17:58:38,318] # puts $fp "WNS=$time_wns"
[2021-04-14 17:58:38,318] # close $fp
[2021-04-14 17:58:38,318] # exit
[2021-04-14 17:58:38,318] INFO: [Common 17-206] Exiting Vivado at Wed Apr 14 17:58:37 2021...
[2021-04-14 17:58:38,318] /workspace/oh-my-xilinx/vivadoprojgen.sh:29: no matches found: ../*.vhd
[2021-04-14 17:58:38,318] /workspace/oh-my-xilinx/vivadoprojgen.sh:31: no matches found: ../*.h
[2021-04-14 17:58:38,318] /workspace/oh-my-xilinx/vivadoprojgen.sh:32: no matches found: ../*.xdc
[2021-04-14 17:58:38,318] cat: finn_design_wrapper.xdc: input file is output file
[2021-04-14 17:58:38,318] ['LUT', '343']
[2021-04-14 17:58:38,318] ['FF', '423']
[2021-04-14 17:58:38,318] ['DSP', '0']
[2021-04-14 17:58:38,318] ['BRAM', '0']
[2021-04-14 17:58:38,318] ['WNS', '196.981']
[2021-04-14 17:58:38,319] ['']
[2021-04-14 17:58:38,321] Running step: step_synthesize_bitfile [14/15]
[2021-04-14 17:58:38,322] Running step: step_deployment_package [15/15]
[2021-04-14 17:59:13,552] Running step: step_tidy_up [1/15]
[2021-04-14 17:59:13,647] Running step: step_streamline [2/15]
[2021-04-14 17:59:14,912] /workspace/finn-base/src/finn/transformation/infer_data_layouts.py:119: UserWarning: Assuming 2D input is NC
[2021-04-14 17:59:14,913]   warnings.warn("Assuming 2D input is NC")
[2021-04-14 17:59:14,917] Running step: step_convert_to_hls [3/15]
[2021-04-14 17:59:14,940] /workspace/finn/src/finn/custom_op/fpgadataflow/streamingfclayer_batch.py:577: UserWarning: Clipping some thresholds in
[2021-04-14 17:59:14,940]   warnings.warn("Clipping some thresholds in %s" % self.onnx_node.name)
[2021-04-14 17:59:14,981] Running step: step_create_dataflow_partition [4/15]
[2021-04-14 17:59:14,989] Running step: step_target_fps_parallelization [5/15]
[2021-04-14 17:59:14,994] Running step: step_apply_folding_config [6/15]
[2021-04-14 17:59:14,995] Running step: step_generate_estimate_reports [7/15]
[2021-04-14 17:59:14,995] Running step: step_hls_ipgen [8/15]
[2021-04-14 18:01:35,892] Running step: step_set_fifo_depths [9/15]
[2021-04-14 18:01:35,907] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_0
[2021-04-14 18:01:35,907]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-04-14 18:01:35,908] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_1
[2021-04-14 18:01:35,908]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-04-14 18:01:35,908] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_2
[2021-04-14 18:01:35,908]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-04-14 18:01:35,909] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_3
[2021-04-14 18:01:35,909]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-04-14 18:01:35,910] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for Thresholding_Batch_0
[2021-04-14 18:01:35,910]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-04-14 18:01:44,918] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for Thresholding_Batch_0
[2021-04-14 18:01:44,918]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-04-14 18:01:53,516] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_3
[2021-04-14 18:01:53,517]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-04-14 18:02:01,407] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_2
[2021-04-14 18:02:01,407]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-04-14 18:02:10,307] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_1
[2021-04-14 18:02:10,307]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-04-14 18:02:19,248] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_0
[2021-04-14 18:02:19,248]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-04-14 18:02:28,004] /workspace/finn/src/finn/transformation/fpgadataflow/create_stitched_ip.py:66: UserWarning: The chosen frequency may lead to failure due to clock divider
[2021-04-14 18:02:28,004]                 constraints.
[2021-04-14 18:02:28,004]   constraints."""
[2021-04-14 18:02:43,322] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:307: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,322] %Warning-STMTDLY: Use "/* verilator lint_off STMTDLY */" and lint_on around source to disable this message.
[2021-04-14 18:02:43,322] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:308: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,322] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:309: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,322] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:310: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,322] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:311: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,322] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:312: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,322] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:313: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,322] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:314: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,323] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:315: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,323] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:316: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,323] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:317: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,323] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:6129: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,323] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:6130: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,323] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:6131: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,323] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:6132: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,323] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:6133: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,323] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:6134: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,323] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:6135: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,323] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:6136: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,323] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:6137: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,323] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:6138: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,323] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:6139: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,323] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:6664: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,323] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:6665: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,323] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:6666: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,323] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:6667: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,323] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:6668: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,323] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:6669: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,323] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:6670: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,323] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:10496: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,323] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:10497: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,323] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:10498: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,323] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:12441: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,323] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:12442: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,323] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:12443: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,323] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:15123: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,323] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:15124: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,323] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:15125: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,323] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:15126: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,323] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:15127: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,323] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:15128: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,323] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:15129: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,323] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:15130: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,323] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:15131: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,323] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:15132: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,323] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:15133: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,323] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:16587: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,323] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:16588: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,323] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:16589: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,323] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:20190: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,324] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:20191: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,324] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:20192: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,324] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:20193: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,324] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:20194: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,324] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:20195: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,324] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:20196: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,324] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:20197: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,324] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:20198: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,324] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:20199: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,324] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:20200: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,324] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:21997: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,324] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:23332: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,324] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:23333: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,324] %Warning-STMTDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:23334: Unsupported: Ignoring delay on this delayed statement.
[2021-04-14 18:02:43,324] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:5264: Cell has missing pin: config_rack
[2021-04-14 18:02:43,324] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:8155: Cell has missing pin: awready
[2021-04-14 18:02:43,324] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:8155: Cell has missing pin: wready
[2021-04-14 18:02:43,324] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:8155: Cell has missing pin: bvalid
[2021-04-14 18:02:43,324] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:8155: Cell has missing pin: bresp
[2021-04-14 18:02:43,324] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:8155: Cell has missing pin: arready
[2021-04-14 18:02:43,324] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:8155: Cell has missing pin: rvalid
[2021-04-14 18:02:43,324] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:8155: Cell has missing pin: rresp
[2021-04-14 18:02:43,324] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:8155: Cell has missing pin: rdata
[2021-04-14 18:02:43,324] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:8224: Cell has missing pin: awready
[2021-04-14 18:02:43,324] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:8224: Cell has missing pin: wready
[2021-04-14 18:02:43,324] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:8224: Cell has missing pin: bvalid
[2021-04-14 18:02:43,324] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:8224: Cell has missing pin: bresp
[2021-04-14 18:02:43,324] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:8224: Cell has missing pin: arready
[2021-04-14 18:02:43,324] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:8224: Cell has missing pin: rvalid
[2021-04-14 18:02:43,324] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:8224: Cell has missing pin: rresp
[2021-04-14 18:02:43,324] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:8224: Cell has missing pin: rdata
[2021-04-14 18:02:43,324] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:8293: Cell has missing pin: awready
[2021-04-14 18:02:43,324] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:8293: Cell has missing pin: wready
[2021-04-14 18:02:43,324] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:8293: Cell has missing pin: bvalid
[2021-04-14 18:02:43,324] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:8293: Cell has missing pin: bresp
[2021-04-14 18:02:43,324] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:8293: Cell has missing pin: arready
[2021-04-14 18:02:43,324] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:8293: Cell has missing pin: rvalid
[2021-04-14 18:02:43,324] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:8293: Cell has missing pin: rresp
[2021-04-14 18:02:43,324] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:8293: Cell has missing pin: rdata
[2021-04-14 18:02:43,324] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:8362: Cell has missing pin: awready
[2021-04-14 18:02:43,324] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:8362: Cell has missing pin: wready
[2021-04-14 18:02:43,324] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:8362: Cell has missing pin: bvalid
[2021-04-14 18:02:43,324] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:8362: Cell has missing pin: bresp
[2021-04-14 18:02:43,325] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:8362: Cell has missing pin: arready
[2021-04-14 18:02:43,325] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:8362: Cell has missing pin: rvalid
[2021-04-14 18:02:43,325] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:8362: Cell has missing pin: rresp
[2021-04-14 18:02:43,325] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:8362: Cell has missing pin: rdata
[2021-04-14 18:02:43,325] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:8483: Cell has missing pin: count
[2021-04-14 18:02:43,325] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:8492: Cell has missing pin: count
[2021-04-14 18:02:43,325] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:8501: Cell has missing pin: count
[2021-04-14 18:02:43,325] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:8510: Cell has missing pin: count
[2021-04-14 18:02:43,325] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:8519: Cell has missing pin: count
[2021-04-14 18:02:43,325] %Warning-PINMISSING: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:8528: Cell has missing pin: count
[2021-04-14 18:02:43,325] %Warning-IMPLICIT: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14769: Signal definition not found, creating implicitly: config_ce_r
[2021-04-14 18:02:43,325] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25059: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 18:02:43,325] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25220: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 18:02:43,325] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25372: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_V_fu_3675_p2' generates 6 bits.
[2021-04-14 18:02:43,325] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25374: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_fu_1804_p00' generates 12 bits.
[2021-04-14 18:02:43,325] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25376: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'ap_phi_reg_pp0_iter1_p_Val2_s_reg_1231' generates 6 bits.
[2021-04-14 18:02:43,325] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25380: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,325] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25382: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,325] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25384: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,325] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25386: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,325] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25388: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,325] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25390: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,325] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25392: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,325] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25394: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,325] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25396: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,325] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25398: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,325] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25400: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,325] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25402: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,325] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25404: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,325] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25406: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,325] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25408: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,325] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25410: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,325] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25412: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,325] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25414: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,325] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25416: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,325] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25418: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,325] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25420: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,325] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25422: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,325] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25424: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,325] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25426: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,325] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25428: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,325] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25430: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,326] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25432: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,326] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25434: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,326] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25436: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,326] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25438: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,326] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25440: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,326] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25442: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,326] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25444: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,326] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25446: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,326] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25448: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,326] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25450: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,326] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25452: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,326] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25454: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,326] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25456: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,326] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25458: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,326] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25460: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,326] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25462: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,326] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25464: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,326] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25466: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,326] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25468: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,326] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25470: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,326] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25472: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,326] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25474: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,326] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25476: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,326] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25478: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,326] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25480: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,326] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25482: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,326] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25484: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,326] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25486: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,326] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25488: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,326] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25490: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,326] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25492: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,326] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25494: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,326] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25496: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,326] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25498: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,326] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25500: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,326] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25502: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,326] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25504: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-04-14 18:02:43,326] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25506: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_fu_1804_p2' generates 12 bits.
[2021-04-14 18:02:43,326] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25510: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,326] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25512: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,326] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25514: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,326] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25516: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,327] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25518: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,327] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25520: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,327] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25522: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,327] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25524: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,327] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25526: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,327] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25528: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,327] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25530: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,327] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25532: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,327] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25534: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,327] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25536: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,327] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25538: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,327] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25540: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,327] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25542: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,327] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25544: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,327] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25546: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,327] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25548: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,327] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25550: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,327] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25552: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,327] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25554: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,327] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25556: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,327] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25558: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,327] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25560: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,327] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25562: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,327] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25564: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,327] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25566: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,327] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25568: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,327] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25570: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,327] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25572: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,327] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25574: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,327] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25576: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,327] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25578: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,327] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25580: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,327] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25582: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,327] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25584: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,327] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25586: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,327] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25588: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,327] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25590: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,327] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25592: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,327] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25594: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,327] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25596: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,327] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25598: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,327] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25600: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,327] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25602: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,328] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25604: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,328] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25606: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,328] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25608: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,328] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25610: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,328] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25612: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,328] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25614: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,328] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25616: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,328] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25618: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,328] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25620: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,328] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25622: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,328] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25624: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,328] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25626: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,328] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25628: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,328] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25630: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,328] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25632: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,328] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25634: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1695_p1' generates 64 bits.
[2021-04-14 18:02:43,328] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25768: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_9_fu_2015_p2' generates 1 bits.
[2021-04-14 18:02:43,328] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25770: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_10_fu_2035_p2' generates 1 bits.
[2021-04-14 18:02:43,328] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25772: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_11_fu_2055_p2' generates 1 bits.
[2021-04-14 18:02:43,328] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25774: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_12_fu_2075_p2' generates 1 bits.
[2021-04-14 18:02:43,328] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25776: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_13_fu_2095_p2' generates 1 bits.
[2021-04-14 18:02:43,328] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25778: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_14_fu_2115_p2' generates 1 bits.
[2021-04-14 18:02:43,328] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25780: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_15_fu_2135_p2' generates 1 bits.
[2021-04-14 18:02:43,328] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25782: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_16_fu_2155_p2' generates 1 bits.
[2021-04-14 18:02:43,328] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25784: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_17_fu_2175_p2' generates 1 bits.
[2021-04-14 18:02:43,328] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25786: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_18_fu_2195_p2' generates 1 bits.
[2021-04-14 18:02:43,328] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25788: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_fu_1835_p2' generates 1 bits.
[2021-04-14 18:02:43,328] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25790: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_19_fu_2215_p2' generates 1 bits.
[2021-04-14 18:02:43,328] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25792: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_20_fu_2235_p2' generates 1 bits.
[2021-04-14 18:02:43,328] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25794: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_21_fu_2255_p2' generates 1 bits.
[2021-04-14 18:02:43,328] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25796: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_22_fu_2275_p2' generates 1 bits.
[2021-04-14 18:02:43,328] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25798: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_23_fu_2295_p2' generates 1 bits.
[2021-04-14 18:02:43,328] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25800: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_24_fu_2315_p2' generates 1 bits.
[2021-04-14 18:02:43,328] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25802: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_25_fu_2335_p2' generates 1 bits.
[2021-04-14 18:02:43,328] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25804: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_26_fu_2355_p2' generates 1 bits.
[2021-04-14 18:02:43,328] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25806: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_27_fu_2375_p2' generates 1 bits.
[2021-04-14 18:02:43,328] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25808: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_28_fu_2395_p2' generates 1 bits.
[2021-04-14 18:02:43,328] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25810: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1_fu_1855_p2' generates 1 bits.
[2021-04-14 18:02:43,328] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25812: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_29_fu_2415_p2' generates 1 bits.
[2021-04-14 18:02:43,328] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25814: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_30_fu_2435_p2' generates 1 bits.
[2021-04-14 18:02:43,328] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25816: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_31_fu_2455_p2' generates 1 bits.
[2021-04-14 18:02:43,328] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25818: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_32_fu_2475_p2' generates 1 bits.
[2021-04-14 18:02:43,328] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25820: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_33_fu_2495_p2' generates 1 bits.
[2021-04-14 18:02:43,329] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25822: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_34_fu_2515_p2' generates 1 bits.
[2021-04-14 18:02:43,329] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25824: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_35_fu_2535_p2' generates 1 bits.
[2021-04-14 18:02:43,329] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25826: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_36_fu_2555_p2' generates 1 bits.
[2021-04-14 18:02:43,329] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25828: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_37_fu_2575_p2' generates 1 bits.
[2021-04-14 18:02:43,329] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25830: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_38_fu_2595_p2' generates 1 bits.
[2021-04-14 18:02:43,329] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25832: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2_fu_1875_p2' generates 1 bits.
[2021-04-14 18:02:43,329] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25834: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_39_fu_2615_p2' generates 1 bits.
[2021-04-14 18:02:43,329] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25836: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_40_fu_2635_p2' generates 1 bits.
[2021-04-14 18:02:43,329] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25838: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_41_fu_2655_p2' generates 1 bits.
[2021-04-14 18:02:43,329] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25840: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_42_fu_2675_p2' generates 1 bits.
[2021-04-14 18:02:43,329] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25842: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_43_fu_2695_p2' generates 1 bits.
[2021-04-14 18:02:43,329] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25844: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_44_fu_2715_p2' generates 1 bits.
[2021-04-14 18:02:43,329] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25846: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_45_fu_2735_p2' generates 1 bits.
[2021-04-14 18:02:43,329] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25848: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_46_fu_2755_p2' generates 1 bits.
[2021-04-14 18:02:43,329] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25850: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_47_fu_2775_p2' generates 1 bits.
[2021-04-14 18:02:43,329] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25852: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_48_fu_2795_p2' generates 1 bits.
[2021-04-14 18:02:43,329] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25854: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_3_fu_1895_p2' generates 1 bits.
[2021-04-14 18:02:43,329] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25856: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_49_fu_2815_p2' generates 1 bits.
[2021-04-14 18:02:43,329] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25858: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_50_fu_2835_p2' generates 1 bits.
[2021-04-14 18:02:43,329] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25860: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_51_fu_2855_p2' generates 1 bits.
[2021-04-14 18:02:43,329] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25862: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_52_fu_2875_p2' generates 1 bits.
[2021-04-14 18:02:43,329] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25864: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_53_fu_2895_p2' generates 1 bits.
[2021-04-14 18:02:43,329] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25866: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_54_fu_2915_p2' generates 1 bits.
[2021-04-14 18:02:43,329] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25868: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_55_fu_2935_p2' generates 1 bits.
[2021-04-14 18:02:43,329] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25870: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_56_fu_2955_p2' generates 1 bits.
[2021-04-14 18:02:43,329] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25872: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_57_fu_2975_p2' generates 1 bits.
[2021-04-14 18:02:43,329] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25874: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_58_fu_2995_p2' generates 1 bits.
[2021-04-14 18:02:43,329] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25876: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_4_fu_1915_p2' generates 1 bits.
[2021-04-14 18:02:43,329] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25878: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_59_fu_3015_p2' generates 1 bits.
[2021-04-14 18:02:43,329] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25880: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_60_fu_3035_p2' generates 1 bits.
[2021-04-14 18:02:43,329] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25882: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_61_fu_3055_p2' generates 1 bits.
[2021-04-14 18:02:43,329] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25884: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_5_fu_1935_p2' generates 1 bits.
[2021-04-14 18:02:43,329] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25886: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_6_fu_1955_p2' generates 1 bits.
[2021-04-14 18:02:43,329] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25888: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_7_fu_1975_p2' generates 1 bits.
[2021-04-14 18:02:43,329] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25890: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_8_fu_1995_p2' generates 1 bits.
[2021-04-14 18:02:43,329] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25892: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_assign_fu_378' generates 32 bits.
[2021-04-14 18:02:43,329] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25894: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_11_fu_3187_p2' generates 3 bits.
[2021-04-14 18:02:43,329] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25896: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_13_fu_3203_p2' generates 4 bits.
[2021-04-14 18:02:43,329] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25898: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_14_fu_3213_p2' generates 2 bits.
[2021-04-14 18:02:43,329] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25900: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_15_fu_3223_p2' generates 2 bits.
[2021-04-14 18:02:43,329] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25902: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_16_fu_3233_p2' generates 3 bits.
[2021-04-14 18:02:43,329] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25904: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_17_fu_3243_p2' generates 2 bits.
[2021-04-14 18:02:43,329] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25906: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_18_fu_3253_p2' generates 2 bits.
[2021-04-14 18:02:43,330] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25908: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_19_fu_3263_p2' generates 3 bits.
[2021-04-14 18:02:43,330] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25910: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_20_fu_3273_p2' generates 4 bits.
[2021-04-14 18:02:43,330] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25912: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_21_fu_3283_p2' generates 2 bits.
[2021-04-14 18:02:43,330] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25914: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1_fu_3091_p2' generates 2 bits.
[2021-04-14 18:02:43,330] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25916: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_22_fu_3293_p2' generates 2 bits.
[2021-04-14 18:02:43,330] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25918: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_23_fu_3303_p2' generates 3 bits.
[2021-04-14 18:02:43,330] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25920: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_24_fu_3313_p2' generates 2 bits.
[2021-04-14 18:02:43,330] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25922: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_25_fu_3323_p2' generates 2 bits.
[2021-04-14 18:02:43,330] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25924: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_26_fu_3333_p2' generates 3 bits.
[2021-04-14 18:02:43,330] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25926: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_27_fu_3343_p2' generates 4 bits.
[2021-04-14 18:02:43,330] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25928: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_29_fu_3359_p2' generates 5 bits.
[2021-04-14 18:02:43,330] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25930: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_30_fu_3369_p2' generates 2 bits.
[2021-04-14 18:02:43,330] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25932: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_31_fu_3379_p2' generates 2 bits.
[2021-04-14 18:02:43,330] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25934: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_32_fu_3389_p2' generates 3 bits.
[2021-04-14 18:02:43,330] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25936: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2_fu_3101_p2' generates 2 bits.
[2021-04-14 18:02:43,330] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25938: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_33_fu_3399_p2' generates 2 bits.
[2021-04-14 18:02:43,330] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25940: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_34_fu_3409_p2' generates 2 bits.
[2021-04-14 18:02:43,330] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25942: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_35_fu_3419_p2' generates 3 bits.
[2021-04-14 18:02:43,330] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25944: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_36_fu_3429_p2' generates 4 bits.
[2021-04-14 18:02:43,330] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25946: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_37_fu_3439_p2' generates 2 bits.
[2021-04-14 18:02:43,330] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25948: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_38_fu_3449_p2' generates 2 bits.
[2021-04-14 18:02:43,330] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25950: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_39_fu_3459_p2' generates 3 bits.
[2021-04-14 18:02:43,330] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25952: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_40_fu_3469_p2' generates 2 bits.
[2021-04-14 18:02:43,330] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25954: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_41_fu_3479_p2' generates 2 bits.
[2021-04-14 18:02:43,330] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25956: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_42_fu_3489_p2' generates 3 bits.
[2021-04-14 18:02:43,330] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25958: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_3_fu_3111_p2' generates 2 bits.
[2021-04-14 18:02:43,330] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25960: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_43_fu_3499_p2' generates 4 bits.
[2021-04-14 18:02:43,330] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25962: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_44_fu_3509_p2' generates 5 bits.
[2021-04-14 18:02:43,330] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25964: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_45_fu_3519_p2' generates 2 bits.
[2021-04-14 18:02:43,330] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25966: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_46_fu_3529_p2' generates 2 bits.
[2021-04-14 18:02:43,330] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25968: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_47_fu_3539_p2' generates 3 bits.
[2021-04-14 18:02:43,330] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25970: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_48_fu_3549_p2' generates 2 bits.
[2021-04-14 18:02:43,330] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25972: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_49_fu_3559_p2' generates 2 bits.
[2021-04-14 18:02:43,330] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25974: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_50_fu_3569_p2' generates 3 bits.
[2021-04-14 18:02:43,330] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25976: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_51_fu_3579_p2' generates 4 bits.
[2021-04-14 18:02:43,330] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25978: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_52_fu_3589_p2' generates 2 bits.
[2021-04-14 18:02:43,330] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25980: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_5_fu_3127_p2' generates 3 bits.
[2021-04-14 18:02:43,330] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25982: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_53_fu_3599_p2' generates 2 bits.
[2021-04-14 18:02:43,330] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25984: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_54_fu_3609_p2' generates 3 bits.
[2021-04-14 18:02:43,330] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25986: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_55_fu_3619_p2' generates 2 bits.
[2021-04-14 18:02:43,330] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25988: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_56_fu_3629_p2' generates 2 bits.
[2021-04-14 18:02:43,330] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25990: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_57_fu_3639_p2' generates 3 bits.
[2021-04-14 18:02:43,330] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25992: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_58_fu_3649_p2' generates 4 bits.
[2021-04-14 18:02:43,330] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25994: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_59_fu_3659_p2' generates 5 bits.
[2021-04-14 18:02:43,331] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25996: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_6_fu_3137_p2' generates 2 bits.
[2021-04-14 18:02:43,331] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:25998: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_7_fu_3147_p2' generates 2 bits.
[2021-04-14 18:02:43,331] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:26000: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_8_fu_3157_p2' generates 3 bits.
[2021-04-14 18:02:43,331] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:26002: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_9_fu_3167_p2' generates 2 bits.
[2021-04-14 18:02:43,331] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:26004: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_10_fu_3177_p2' generates 2 bits.
[2021-04-14 18:02:43,331] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:26006: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_62_fu_3075_p2' generates 1 bits.
[2021-04-14 18:02:43,331] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18178: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 18:02:43,331] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18339: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 18:02:43,331] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18491: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_V_fu_3369_p2' generates 6 bits.
[2021-04-14 18:02:43,331] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18495: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 18:02:43,331] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18497: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 18:02:43,331] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18499: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 18:02:43,331] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18501: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 18:02:43,331] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18503: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 18:02:43,331] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18505: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 18:02:43,331] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18507: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 18:02:43,331] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18509: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 18:02:43,331] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18511: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 18:02:43,331] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18513: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 18:02:43,331] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18515: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2021-04-14 18:02:43,331] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18517: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 18:02:43,331] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18519: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 18:02:43,331] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18521: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 18:02:43,331] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18523: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 18:02:43,331] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18525: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 18:02:43,331] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18527: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 18:02:43,331] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18529: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 18:02:43,331] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18531: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 18:02:43,331] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18533: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 18:02:43,331] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18535: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 18:02:43,331] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18537: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2021-04-14 18:02:43,331] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18539: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 18:02:43,331] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18541: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 18:02:43,331] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18543: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 18:02:43,331] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18545: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 18:02:43,331] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18547: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 18:02:43,331] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18549: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 18:02:43,331] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18551: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 18:02:43,331] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18553: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 18:02:43,331] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18555: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 18:02:43,331] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18557: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 18:02:43,331] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18559: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2021-04-14 18:02:43,331] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18561: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 18:02:43,332] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18563: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 18:02:43,332] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18565: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 18:02:43,332] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18567: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 18:02:43,332] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18569: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 18:02:43,332] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18571: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 18:02:43,332] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18573: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 18:02:43,332] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18575: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 18:02:43,332] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18577: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 18:02:43,332] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18579: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 18:02:43,332] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18581: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2021-04-14 18:02:43,332] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18583: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 18:02:43,332] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18585: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 18:02:43,332] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18587: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 18:02:43,332] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18589: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 18:02:43,332] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18591: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 18:02:43,332] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18593: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 18:02:43,332] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18595: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 18:02:43,332] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18597: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 18:02:43,332] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18599: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 18:02:43,332] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18601: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 18:02:43,332] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18603: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2021-04-14 18:02:43,332] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18605: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 18:02:43,332] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18607: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 18:02:43,332] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18609: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 18:02:43,332] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18611: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2021-04-14 18:02:43,332] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18613: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2021-04-14 18:02:43,332] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18615: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2021-04-14 18:02:43,332] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18617: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2021-04-14 18:02:43,332] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18619: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2021-04-14 18:02:43,332] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18621: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_fu_1498_p2' generates 12 bits.
[2021-04-14 18:02:43,332] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18625: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,332] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18627: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,332] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18629: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,332] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18631: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,332] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18633: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,332] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18635: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,332] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18637: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,332] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18639: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,332] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18641: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,332] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18643: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,332] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18645: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,332] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18647: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,332] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18649: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,333] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18651: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,333] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18653: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,333] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18655: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,333] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18657: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,333] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18659: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,333] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18661: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,333] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18663: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,333] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18665: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,333] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18667: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,333] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18669: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,333] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18671: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,333] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18673: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,333] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18675: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,333] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18677: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,333] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18679: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,333] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18681: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,333] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18683: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,333] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18685: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,333] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18687: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,333] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18689: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,333] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18691: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,333] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18693: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,333] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18695: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,333] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18697: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,333] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18699: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,333] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18701: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,333] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18703: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,333] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18705: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,333] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18707: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,333] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18709: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,333] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18711: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,333] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18713: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,333] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18715: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,333] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18717: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,333] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18719: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,333] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18721: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,333] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18723: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,333] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18725: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,333] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18727: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,333] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18729: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,333] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18731: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,333] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18733: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,333] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18735: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,334] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18737: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,334] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18739: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,334] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18741: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,334] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18743: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,334] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18745: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,334] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18747: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,334] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18749: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1389_p1' generates 64 bits.
[2021-04-14 18:02:43,334] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18883: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_9_fu_1709_p2' generates 1 bits.
[2021-04-14 18:02:43,334] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18885: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_10_fu_1729_p2' generates 1 bits.
[2021-04-14 18:02:43,334] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18887: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_11_fu_1749_p2' generates 1 bits.
[2021-04-14 18:02:43,334] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18889: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_12_fu_1769_p2' generates 1 bits.
[2021-04-14 18:02:43,334] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18891: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_13_fu_1789_p2' generates 1 bits.
[2021-04-14 18:02:43,334] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18893: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_14_fu_1809_p2' generates 1 bits.
[2021-04-14 18:02:43,334] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18895: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_15_fu_1829_p2' generates 1 bits.
[2021-04-14 18:02:43,334] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18897: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_16_fu_1849_p2' generates 1 bits.
[2021-04-14 18:02:43,334] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18899: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_17_fu_1869_p2' generates 1 bits.
[2021-04-14 18:02:43,334] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18901: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_18_fu_1889_p2' generates 1 bits.
[2021-04-14 18:02:43,334] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18903: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_fu_1529_p2' generates 1 bits.
[2021-04-14 18:02:43,334] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18905: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_19_fu_1909_p2' generates 1 bits.
[2021-04-14 18:02:43,334] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18907: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_20_fu_1929_p2' generates 1 bits.
[2021-04-14 18:02:43,334] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18909: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_21_fu_1949_p2' generates 1 bits.
[2021-04-14 18:02:43,334] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18911: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_22_fu_1969_p2' generates 1 bits.
[2021-04-14 18:02:43,334] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18913: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_23_fu_1989_p2' generates 1 bits.
[2021-04-14 18:02:43,334] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18915: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_24_fu_2009_p2' generates 1 bits.
[2021-04-14 18:02:43,334] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18917: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_25_fu_2029_p2' generates 1 bits.
[2021-04-14 18:02:43,334] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18919: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_26_fu_2049_p2' generates 1 bits.
[2021-04-14 18:02:43,334] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18921: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_27_fu_2069_p2' generates 1 bits.
[2021-04-14 18:02:43,334] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18923: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_28_fu_2089_p2' generates 1 bits.
[2021-04-14 18:02:43,334] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18925: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1_fu_1549_p2' generates 1 bits.
[2021-04-14 18:02:43,334] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18927: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_29_fu_2109_p2' generates 1 bits.
[2021-04-14 18:02:43,334] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18929: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_30_fu_2129_p2' generates 1 bits.
[2021-04-14 18:02:43,334] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18931: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_31_fu_2149_p2' generates 1 bits.
[2021-04-14 18:02:43,334] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18933: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_32_fu_2169_p2' generates 1 bits.
[2021-04-14 18:02:43,334] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18935: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_33_fu_2189_p2' generates 1 bits.
[2021-04-14 18:02:43,334] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18937: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_34_fu_2209_p2' generates 1 bits.
[2021-04-14 18:02:43,334] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18939: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_35_fu_2229_p2' generates 1 bits.
[2021-04-14 18:02:43,334] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18941: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_36_fu_2249_p2' generates 1 bits.
[2021-04-14 18:02:43,334] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18943: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_37_fu_2269_p2' generates 1 bits.
[2021-04-14 18:02:43,334] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18945: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_38_fu_2289_p2' generates 1 bits.
[2021-04-14 18:02:43,334] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18947: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2_fu_1569_p2' generates 1 bits.
[2021-04-14 18:02:43,334] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18949: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_39_fu_2309_p2' generates 1 bits.
[2021-04-14 18:02:43,334] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18951: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_40_fu_2329_p2' generates 1 bits.
[2021-04-14 18:02:43,334] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18953: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_41_fu_2349_p2' generates 1 bits.
[2021-04-14 18:02:43,335] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18955: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_42_fu_2369_p2' generates 1 bits.
[2021-04-14 18:02:43,335] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18957: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_43_fu_2389_p2' generates 1 bits.
[2021-04-14 18:02:43,335] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18959: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_44_fu_2409_p2' generates 1 bits.
[2021-04-14 18:02:43,335] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18961: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_45_fu_2429_p2' generates 1 bits.
[2021-04-14 18:02:43,335] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18963: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_46_fu_2449_p2' generates 1 bits.
[2021-04-14 18:02:43,335] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18965: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_47_fu_2469_p2' generates 1 bits.
[2021-04-14 18:02:43,335] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18967: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_48_fu_2489_p2' generates 1 bits.
[2021-04-14 18:02:43,335] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18969: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_3_fu_1589_p2' generates 1 bits.
[2021-04-14 18:02:43,335] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18971: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_49_fu_2509_p2' generates 1 bits.
[2021-04-14 18:02:43,335] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18973: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_50_fu_2529_p2' generates 1 bits.
[2021-04-14 18:02:43,335] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18975: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_51_fu_2549_p2' generates 1 bits.
[2021-04-14 18:02:43,335] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18977: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_52_fu_2569_p2' generates 1 bits.
[2021-04-14 18:02:43,335] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18979: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_53_fu_2589_p2' generates 1 bits.
[2021-04-14 18:02:43,335] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18981: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_54_fu_2609_p2' generates 1 bits.
[2021-04-14 18:02:43,335] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18983: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_55_fu_2629_p2' generates 1 bits.
[2021-04-14 18:02:43,335] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18985: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_56_fu_2649_p2' generates 1 bits.
[2021-04-14 18:02:43,335] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18987: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_57_fu_2669_p2' generates 1 bits.
[2021-04-14 18:02:43,335] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18989: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_58_fu_2689_p2' generates 1 bits.
[2021-04-14 18:02:43,335] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18991: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_4_fu_1609_p2' generates 1 bits.
[2021-04-14 18:02:43,335] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18993: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_59_fu_2709_p2' generates 1 bits.
[2021-04-14 18:02:43,335] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18995: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_60_fu_2729_p2' generates 1 bits.
[2021-04-14 18:02:43,335] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18997: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_61_fu_2749_p2' generates 1 bits.
[2021-04-14 18:02:43,335] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:18999: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_5_fu_1629_p2' generates 1 bits.
[2021-04-14 18:02:43,335] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19001: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_6_fu_1649_p2' generates 1 bits.
[2021-04-14 18:02:43,335] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19003: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_7_fu_1669_p2' generates 1 bits.
[2021-04-14 18:02:43,335] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19005: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_8_fu_1689_p2' generates 1 bits.
[2021-04-14 18:02:43,335] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19007: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_assign_fu_276' generates 32 bits.
[2021-04-14 18:02:43,335] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19009: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_11_fu_2881_p2' generates 3 bits.
[2021-04-14 18:02:43,335] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19011: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_13_fu_2897_p2' generates 4 bits.
[2021-04-14 18:02:43,335] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19013: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_14_fu_2907_p2' generates 2 bits.
[2021-04-14 18:02:43,335] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19015: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_15_fu_2917_p2' generates 2 bits.
[2021-04-14 18:02:43,335] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19017: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_16_fu_2927_p2' generates 3 bits.
[2021-04-14 18:02:43,335] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19019: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_17_fu_2937_p2' generates 2 bits.
[2021-04-14 18:02:43,335] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19021: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_18_fu_2947_p2' generates 2 bits.
[2021-04-14 18:02:43,335] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19023: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_19_fu_2957_p2' generates 3 bits.
[2021-04-14 18:02:43,335] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19025: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_20_fu_2967_p2' generates 4 bits.
[2021-04-14 18:02:43,335] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19027: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_21_fu_2977_p2' generates 2 bits.
[2021-04-14 18:02:43,335] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19029: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1_fu_2785_p2' generates 2 bits.
[2021-04-14 18:02:43,335] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19031: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_22_fu_2987_p2' generates 2 bits.
[2021-04-14 18:02:43,335] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19033: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_23_fu_2997_p2' generates 3 bits.
[2021-04-14 18:02:43,335] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19035: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_24_fu_3007_p2' generates 2 bits.
[2021-04-14 18:02:43,335] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19037: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_25_fu_3017_p2' generates 2 bits.
[2021-04-14 18:02:43,335] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19039: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_26_fu_3027_p2' generates 3 bits.
[2021-04-14 18:02:43,336] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19041: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_27_fu_3037_p2' generates 4 bits.
[2021-04-14 18:02:43,336] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19043: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_29_fu_3053_p2' generates 5 bits.
[2021-04-14 18:02:43,336] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19045: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_30_fu_3063_p2' generates 2 bits.
[2021-04-14 18:02:43,336] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19047: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_31_fu_3073_p2' generates 2 bits.
[2021-04-14 18:02:43,336] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19049: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_32_fu_3083_p2' generates 3 bits.
[2021-04-14 18:02:43,336] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19051: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2_fu_2795_p2' generates 2 bits.
[2021-04-14 18:02:43,336] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19053: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_33_fu_3093_p2' generates 2 bits.
[2021-04-14 18:02:43,336] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19055: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_34_fu_3103_p2' generates 2 bits.
[2021-04-14 18:02:43,336] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19057: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_35_fu_3113_p2' generates 3 bits.
[2021-04-14 18:02:43,336] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19059: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_36_fu_3123_p2' generates 4 bits.
[2021-04-14 18:02:43,336] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19061: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_37_fu_3133_p2' generates 2 bits.
[2021-04-14 18:02:43,336] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19063: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_38_fu_3143_p2' generates 2 bits.
[2021-04-14 18:02:43,336] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19065: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_39_fu_3153_p2' generates 3 bits.
[2021-04-14 18:02:43,336] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19067: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_40_fu_3163_p2' generates 2 bits.
[2021-04-14 18:02:43,336] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19069: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_41_fu_3173_p2' generates 2 bits.
[2021-04-14 18:02:43,336] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19071: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_42_fu_3183_p2' generates 3 bits.
[2021-04-14 18:02:43,336] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19073: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_3_fu_2805_p2' generates 2 bits.
[2021-04-14 18:02:43,336] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19075: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_43_fu_3193_p2' generates 4 bits.
[2021-04-14 18:02:43,336] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19077: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_44_fu_3203_p2' generates 5 bits.
[2021-04-14 18:02:43,336] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19079: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_45_fu_3213_p2' generates 2 bits.
[2021-04-14 18:02:43,336] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19081: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_46_fu_3223_p2' generates 2 bits.
[2021-04-14 18:02:43,336] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19083: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_47_fu_3233_p2' generates 3 bits.
[2021-04-14 18:02:43,336] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19085: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_48_fu_3243_p2' generates 2 bits.
[2021-04-14 18:02:43,336] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19087: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_49_fu_3253_p2' generates 2 bits.
[2021-04-14 18:02:43,336] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19089: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_50_fu_3263_p2' generates 3 bits.
[2021-04-14 18:02:43,336] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19091: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_51_fu_3273_p2' generates 4 bits.
[2021-04-14 18:02:43,336] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19093: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_52_fu_3283_p2' generates 2 bits.
[2021-04-14 18:02:43,336] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19095: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_5_fu_2821_p2' generates 3 bits.
[2021-04-14 18:02:43,336] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19097: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_53_fu_3293_p2' generates 2 bits.
[2021-04-14 18:02:43,336] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19099: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_54_fu_3303_p2' generates 3 bits.
[2021-04-14 18:02:43,336] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19101: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_55_fu_3313_p2' generates 2 bits.
[2021-04-14 18:02:43,336] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19103: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_56_fu_3323_p2' generates 2 bits.
[2021-04-14 18:02:43,336] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19105: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_57_fu_3333_p2' generates 3 bits.
[2021-04-14 18:02:43,336] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19107: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_58_fu_3343_p2' generates 4 bits.
[2021-04-14 18:02:43,336] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19109: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_59_fu_3353_p2' generates 5 bits.
[2021-04-14 18:02:43,336] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19111: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_6_fu_2831_p2' generates 2 bits.
[2021-04-14 18:02:43,336] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19113: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_7_fu_2841_p2' generates 2 bits.
[2021-04-14 18:02:43,336] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19115: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_8_fu_2851_p2' generates 3 bits.
[2021-04-14 18:02:43,336] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19117: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_9_fu_2861_p2' generates 2 bits.
[2021-04-14 18:02:43,336] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19119: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_10_fu_2871_p2' generates 2 bits.
[2021-04-14 18:02:43,336] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:19121: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_62_fu_2769_p2' generates 1 bits.
[2021-04-14 18:02:43,336] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:13762: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 18:02:43,336] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:13923: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 18:02:43,336] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14075: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_V_fu_3124_p2' generates 6 bits.
[2021-04-14 18:02:43,337] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14077: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_fu_812_p00' generates 12 bits.
[2021-04-14 18:02:43,337] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14079: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'ap_phi_reg_pp0_iter1_p_Val2_s_reg_542' generates 6 bits.
[2021-04-14 18:02:43,337] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14083: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_fu_812_p2' generates 12 bits.
[2021-04-14 18:02:43,337] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14221: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_10_fu_1120_p2' generates 1 bits.
[2021-04-14 18:02:43,337] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14223: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_11_fu_1147_p2' generates 1 bits.
[2021-04-14 18:02:43,337] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14225: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_12_fu_1174_p2' generates 1 bits.
[2021-04-14 18:02:43,337] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14227: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_13_fu_1201_p2' generates 1 bits.
[2021-04-14 18:02:43,337] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14229: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_14_fu_1228_p2' generates 1 bits.
[2021-04-14 18:02:43,337] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14231: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_15_fu_1255_p2' generates 1 bits.
[2021-04-14 18:02:43,337] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14233: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_16_fu_1282_p2' generates 1 bits.
[2021-04-14 18:02:43,337] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14235: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_17_fu_1309_p2' generates 1 bits.
[2021-04-14 18:02:43,337] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14237: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_18_fu_1336_p2' generates 1 bits.
[2021-04-14 18:02:43,337] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14239: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_19_fu_1363_p2' generates 1 bits.
[2021-04-14 18:02:43,337] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14241: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1_fu_877_p2' generates 1 bits.
[2021-04-14 18:02:43,337] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14243: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_20_fu_1390_p2' generates 1 bits.
[2021-04-14 18:02:43,337] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14245: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_21_fu_1417_p2' generates 1 bits.
[2021-04-14 18:02:43,337] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14247: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_22_fu_1444_p2' generates 1 bits.
[2021-04-14 18:02:43,337] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14249: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_23_fu_1471_p2' generates 1 bits.
[2021-04-14 18:02:43,337] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14251: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_24_fu_1498_p2' generates 1 bits.
[2021-04-14 18:02:43,337] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14253: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_25_fu_1525_p2' generates 1 bits.
[2021-04-14 18:02:43,337] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14255: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_26_fu_1552_p2' generates 1 bits.
[2021-04-14 18:02:43,337] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14257: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_27_fu_1579_p2' generates 1 bits.
[2021-04-14 18:02:43,337] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14259: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_28_fu_1606_p2' generates 1 bits.
[2021-04-14 18:02:43,337] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14261: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_29_fu_1633_p2' generates 1 bits.
[2021-04-14 18:02:43,337] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14263: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2_fu_904_p2' generates 1 bits.
[2021-04-14 18:02:43,337] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14265: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_30_fu_1660_p2' generates 1 bits.
[2021-04-14 18:02:43,337] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14267: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_31_fu_1687_p2' generates 1 bits.
[2021-04-14 18:02:43,337] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14269: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_32_fu_1714_p2' generates 1 bits.
[2021-04-14 18:02:43,337] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14271: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_33_fu_1741_p2' generates 1 bits.
[2021-04-14 18:02:43,337] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14273: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_34_fu_1768_p2' generates 1 bits.
[2021-04-14 18:02:43,337] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14275: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_35_fu_1795_p2' generates 1 bits.
[2021-04-14 18:02:43,337] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14277: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_36_fu_1822_p2' generates 1 bits.
[2021-04-14 18:02:43,337] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14279: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_37_fu_1849_p2' generates 1 bits.
[2021-04-14 18:02:43,337] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14281: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_38_fu_1876_p2' generates 1 bits.
[2021-04-14 18:02:43,337] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14283: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_39_fu_1903_p2' generates 1 bits.
[2021-04-14 18:02:43,337] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14285: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_3_fu_931_p2' generates 1 bits.
[2021-04-14 18:02:43,337] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14287: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_40_fu_1930_p2' generates 1 bits.
[2021-04-14 18:02:43,337] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14289: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_41_fu_1957_p2' generates 1 bits.
[2021-04-14 18:02:43,337] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14291: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_42_fu_1984_p2' generates 1 bits.
[2021-04-14 18:02:43,337] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14293: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_43_fu_2011_p2' generates 1 bits.
[2021-04-14 18:02:43,337] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14295: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_44_fu_2038_p2' generates 1 bits.
[2021-04-14 18:02:43,337] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14297: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_45_fu_2065_p2' generates 1 bits.
[2021-04-14 18:02:43,337] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14299: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_46_fu_2092_p2' generates 1 bits.
[2021-04-14 18:02:43,338] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14301: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_47_fu_2119_p2' generates 1 bits.
[2021-04-14 18:02:43,338] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14303: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_48_fu_2146_p2' generates 1 bits.
[2021-04-14 18:02:43,338] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14305: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_49_fu_2173_p2' generates 1 bits.
[2021-04-14 18:02:43,338] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14307: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_4_fu_958_p2' generates 1 bits.
[2021-04-14 18:02:43,338] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14309: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_50_fu_2200_p2' generates 1 bits.
[2021-04-14 18:02:43,338] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14311: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_51_fu_2227_p2' generates 1 bits.
[2021-04-14 18:02:43,338] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14313: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_52_fu_2254_p2' generates 1 bits.
[2021-04-14 18:02:43,338] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14315: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_53_fu_2281_p2' generates 1 bits.
[2021-04-14 18:02:43,338] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14317: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_54_fu_2308_p2' generates 1 bits.
[2021-04-14 18:02:43,338] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14319: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_55_fu_2335_p2' generates 1 bits.
[2021-04-14 18:02:43,338] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14321: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_56_fu_2362_p2' generates 1 bits.
[2021-04-14 18:02:43,338] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14323: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_57_fu_2389_p2' generates 1 bits.
[2021-04-14 18:02:43,338] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14325: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_58_fu_2416_p2' generates 1 bits.
[2021-04-14 18:02:43,338] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14327: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_59_fu_2443_p2' generates 1 bits.
[2021-04-14 18:02:43,338] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14329: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_5_fu_985_p2' generates 1 bits.
[2021-04-14 18:02:43,338] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14331: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_60_fu_2470_p2' generates 1 bits.
[2021-04-14 18:02:43,338] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14333: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_61_fu_2497_p2' generates 1 bits.
[2021-04-14 18:02:43,338] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14335: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_6_fu_1012_p2' generates 1 bits.
[2021-04-14 18:02:43,338] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14337: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_7_fu_1039_p2' generates 1 bits.
[2021-04-14 18:02:43,338] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14339: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_8_fu_1066_p2' generates 1 bits.
[2021-04-14 18:02:43,338] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14341: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_9_fu_1093_p2' generates 1 bits.
[2021-04-14 18:02:43,338] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14343: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_fu_850_p2' generates 1 bits.
[2021-04-14 18:02:43,338] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14345: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_11_fu_2636_p2' generates 3 bits.
[2021-04-14 18:02:43,338] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14347: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_13_fu_2652_p2' generates 4 bits.
[2021-04-14 18:02:43,338] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14349: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_14_fu_2662_p2' generates 2 bits.
[2021-04-14 18:02:43,338] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14351: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_15_fu_2672_p2' generates 2 bits.
[2021-04-14 18:02:43,338] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14353: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_16_fu_2682_p2' generates 3 bits.
[2021-04-14 18:02:43,338] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14355: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_17_fu_2692_p2' generates 2 bits.
[2021-04-14 18:02:43,338] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14357: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_18_fu_2702_p2' generates 2 bits.
[2021-04-14 18:02:43,338] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14359: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_19_fu_2712_p2' generates 3 bits.
[2021-04-14 18:02:43,338] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14361: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_20_fu_2722_p2' generates 4 bits.
[2021-04-14 18:02:43,338] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14363: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_21_fu_2732_p2' generates 2 bits.
[2021-04-14 18:02:43,338] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14365: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1_fu_2540_p2' generates 2 bits.
[2021-04-14 18:02:43,338] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14367: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_22_fu_2742_p2' generates 2 bits.
[2021-04-14 18:02:43,338] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14369: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_23_fu_2752_p2' generates 3 bits.
[2021-04-14 18:02:43,338] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14371: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_24_fu_2762_p2' generates 2 bits.
[2021-04-14 18:02:43,338] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14373: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_25_fu_2772_p2' generates 2 bits.
[2021-04-14 18:02:43,338] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14375: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_26_fu_2782_p2' generates 3 bits.
[2021-04-14 18:02:43,338] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14377: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_27_fu_2792_p2' generates 4 bits.
[2021-04-14 18:02:43,338] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14379: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_29_fu_2808_p2' generates 5 bits.
[2021-04-14 18:02:43,338] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14381: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_30_fu_2818_p2' generates 2 bits.
[2021-04-14 18:02:43,338] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14383: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_31_fu_2828_p2' generates 2 bits.
[2021-04-14 18:02:43,338] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14385: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_32_fu_2838_p2' generates 3 bits.
[2021-04-14 18:02:43,339] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14387: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2_fu_2550_p2' generates 2 bits.
[2021-04-14 18:02:43,339] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14389: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_33_fu_2848_p2' generates 2 bits.
[2021-04-14 18:02:43,339] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14391: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_34_fu_2858_p2' generates 2 bits.
[2021-04-14 18:02:43,339] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14393: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_35_fu_2868_p2' generates 3 bits.
[2021-04-14 18:02:43,339] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14395: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_36_fu_2878_p2' generates 4 bits.
[2021-04-14 18:02:43,339] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14397: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_37_fu_2888_p2' generates 2 bits.
[2021-04-14 18:02:43,339] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14399: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_38_fu_2898_p2' generates 2 bits.
[2021-04-14 18:02:43,339] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14401: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_39_fu_2908_p2' generates 3 bits.
[2021-04-14 18:02:43,339] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14403: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_40_fu_2918_p2' generates 2 bits.
[2021-04-14 18:02:43,339] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14405: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_41_fu_2928_p2' generates 2 bits.
[2021-04-14 18:02:43,339] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14407: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_42_fu_2938_p2' generates 3 bits.
[2021-04-14 18:02:43,339] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14409: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_3_fu_2560_p2' generates 2 bits.
[2021-04-14 18:02:43,339] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14411: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_43_fu_2948_p2' generates 4 bits.
[2021-04-14 18:02:43,339] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14413: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_44_fu_2958_p2' generates 5 bits.
[2021-04-14 18:02:43,339] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14415: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_45_fu_2968_p2' generates 2 bits.
[2021-04-14 18:02:43,339] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14417: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_46_fu_2978_p2' generates 2 bits.
[2021-04-14 18:02:43,339] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14419: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_47_fu_2988_p2' generates 3 bits.
[2021-04-14 18:02:43,339] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14421: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_48_fu_2998_p2' generates 2 bits.
[2021-04-14 18:02:43,339] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14423: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_49_fu_3008_p2' generates 2 bits.
[2021-04-14 18:02:43,339] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14425: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_50_fu_3018_p2' generates 3 bits.
[2021-04-14 18:02:43,339] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14427: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_51_fu_3028_p2' generates 4 bits.
[2021-04-14 18:02:43,339] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14429: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_52_fu_3038_p2' generates 2 bits.
[2021-04-14 18:02:43,339] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14431: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_5_fu_2576_p2' generates 3 bits.
[2021-04-14 18:02:43,339] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14433: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_53_fu_3048_p2' generates 2 bits.
[2021-04-14 18:02:43,339] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14435: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_54_fu_3058_p2' generates 3 bits.
[2021-04-14 18:02:43,339] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14437: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_55_fu_3068_p2' generates 2 bits.
[2021-04-14 18:02:43,339] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14439: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_56_fu_3078_p2' generates 2 bits.
[2021-04-14 18:02:43,339] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14441: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_57_fu_3088_p2' generates 3 bits.
[2021-04-14 18:02:43,339] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14443: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_58_fu_3098_p2' generates 4 bits.
[2021-04-14 18:02:43,339] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14445: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_59_fu_3108_p2' generates 5 bits.
[2021-04-14 18:02:43,339] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14447: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_6_fu_2586_p2' generates 2 bits.
[2021-04-14 18:02:43,339] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14449: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_7_fu_2596_p2' generates 2 bits.
[2021-04-14 18:02:43,339] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14451: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_8_fu_2606_p2' generates 3 bits.
[2021-04-14 18:02:43,339] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14453: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_9_fu_2616_p2' generates 2 bits.
[2021-04-14 18:02:43,339] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14455: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_10_fu_2626_p2' generates 2 bits.
[2021-04-14 18:02:43,339] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:14457: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_62_fu_2524_p2' generates 1 bits.
[2021-04-14 18:02:43,339] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:10675: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 18:02:43,339] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:9409: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'ip_rdata' generates 8 bits.
[2021-04-14 18:02:43,339] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22070: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 18:02:43,339] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22199: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_V_fu_741_p2' generates 5 bits.
[2021-04-14 18:02:43,339] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22215: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_10_fu_559_p2' generates 2 bits.
[2021-04-14 18:02:43,339] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22217: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_11_fu_569_p2' generates 3 bits.
[2021-04-14 18:02:43,339] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22219: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_13_fu_585_p2' generates 4 bits.
[2021-04-14 18:02:43,339] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22221: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_14_fu_595_p2' generates 2 bits.
[2021-04-14 18:02:43,340] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22223: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_15_fu_605_p2' generates 2 bits.
[2021-04-14 18:02:43,340] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22225: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_16_fu_615_p2' generates 3 bits.
[2021-04-14 18:02:43,340] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22227: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_17_fu_625_p2' generates 2 bits.
[2021-04-14 18:02:43,340] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22229: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_18_fu_635_p2' generates 2 bits.
[2021-04-14 18:02:43,340] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22231: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_19_fu_645_p2' generates 3 bits.
[2021-04-14 18:02:43,340] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22233: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_20_fu_655_p2' generates 4 bits.
[2021-04-14 18:02:43,340] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22235: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_29_fu_457_p2' generates 1 bits.
[2021-04-14 18:02:43,340] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22237: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_21_fu_665_p2' generates 2 bits.
[2021-04-14 18:02:43,340] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22239: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_22_fu_675_p2' generates 2 bits.
[2021-04-14 18:02:43,340] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22241: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_23_fu_685_p2' generates 3 bits.
[2021-04-14 18:02:43,340] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22243: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_24_fu_695_p2' generates 2 bits.
[2021-04-14 18:02:43,340] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22245: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_25_fu_705_p2' generates 2 bits.
[2021-04-14 18:02:43,340] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22247: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_26_fu_715_p2' generates 3 bits.
[2021-04-14 18:02:43,340] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22249: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_27_fu_725_p2' generates 4 bits.
[2021-04-14 18:02:43,340] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22251: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1_fu_473_p2' generates 2 bits.
[2021-04-14 18:02:43,340] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22253: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2_fu_483_p2' generates 2 bits.
[2021-04-14 18:02:43,340] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22255: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_3_fu_493_p2' generates 2 bits.
[2021-04-14 18:02:43,340] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22257: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_5_fu_509_p2' generates 3 bits.
[2021-04-14 18:02:43,340] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22259: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_6_fu_519_p2' generates 2 bits.
[2021-04-14 18:02:43,340] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22261: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_7_fu_529_p2' generates 2 bits.
[2021-04-14 18:02:43,340] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22263: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_8_fu_539_p2' generates 3 bits.
[2021-04-14 18:02:43,340] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22265: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_9_fu_549_p2' generates 2 bits.
[2021-04-14 18:02:43,340] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22267: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_14_fu_295_p2' generates 1 bits.
[2021-04-14 18:02:43,340] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22269: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_10_fu_255_p2' generates 1 bits.
[2021-04-14 18:02:43,340] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22271: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_11_fu_265_p2' generates 1 bits.
[2021-04-14 18:02:43,340] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22273: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_12_fu_275_p2' generates 1 bits.
[2021-04-14 18:02:43,340] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22275: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_13_fu_285_p2' generates 1 bits.
[2021-04-14 18:02:43,340] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22277: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_15_fu_317_p2' generates 1 bits.
[2021-04-14 18:02:43,340] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22279: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_16_fu_327_p2' generates 1 bits.
[2021-04-14 18:02:43,340] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22281: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_17_fu_337_p2' generates 1 bits.
[2021-04-14 18:02:43,340] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22283: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_18_fu_347_p2' generates 1 bits.
[2021-04-14 18:02:43,340] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22285: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_19_fu_357_p2' generates 1 bits.
[2021-04-14 18:02:43,340] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22287: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_20_fu_367_p2' generates 1 bits.
[2021-04-14 18:02:43,340] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22289: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_1_fu_145_p2' generates 1 bits.
[2021-04-14 18:02:43,340] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22291: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_21_fu_377_p2' generates 1 bits.
[2021-04-14 18:02:43,340] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22293: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_22_fu_387_p2' generates 1 bits.
[2021-04-14 18:02:43,340] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22295: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_23_fu_397_p2' generates 1 bits.
[2021-04-14 18:02:43,340] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22297: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_24_fu_407_p2' generates 1 bits.
[2021-04-14 18:02:43,340] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22299: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_25_fu_417_p2' generates 1 bits.
[2021-04-14 18:02:43,340] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22301: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_26_fu_427_p2' generates 1 bits.
[2021-04-14 18:02:43,340] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22303: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_27_fu_437_p2' generates 1 bits.
[2021-04-14 18:02:43,340] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22305: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_28_fu_447_p2' generates 1 bits.
[2021-04-14 18:02:43,340] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22307: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_4_fu_305_p3' generates 1 bits.
[2021-04-14 18:02:43,341] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22309: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_2_fu_155_p2' generates 1 bits.
[2021-04-14 18:02:43,341] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22311: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_3_fu_175_p2' generates 1 bits.
[2021-04-14 18:02:43,341] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22313: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_4_fu_185_p2' generates 1 bits.
[2021-04-14 18:02:43,341] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22315: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_5_fu_195_p2' generates 1 bits.
[2021-04-14 18:02:43,341] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22317: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_6_fu_205_p2' generates 1 bits.
[2021-04-14 18:02:43,341] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22319: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_7_fu_225_p2' generates 1 bits.
[2021-04-14 18:02:43,341] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22321: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_8_fu_235_p2' generates 1 bits.
[2021-04-14 18:02:43,341] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22323: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_9_fu_245_p2' generates 1 bits.
[2021-04-14 18:02:43,341] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:22325: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln899_fu_125_p2' generates 1 bits.
[2021-04-14 18:02:43,341] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:20448: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 18:02:43,341] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:15381: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 18:02:43,341] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:6387: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 18:02:43,341] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:5354: Output port connection 'ip_addr' expects 11 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2021-04-14 18:02:43,341] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:5354: Output port connection 'ip_addr' expects 8 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2021-04-14 18:02:43,341] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:5354: Output port connection 'ip_addr' expects 4 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2021-04-14 18:02:43,341] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3658: Operator EQ expects 32 or 15 bits on the LHS, but LHS's VARREF 'addr_' generates 14 bits.
[2021-04-14 18:02:43,341] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3710: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 15 bits.
[2021-04-14 18:02:43,341] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3718: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 18:02:43,341] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3721: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 18:02:43,341] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3734: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 18:02:43,341] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3744: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 18:02:43,341] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3758: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 18:02:43,341] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3765: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 18:02:43,341] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3778: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 18:02:43,341] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3796: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 18:02:43,341] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3810: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 18:02:43,341] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3827: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 18:02:43,341] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3830: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 18:02:43,341] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:565: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 18:02:43,341] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:21805: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-04-14 18:02:43,341] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:20861: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-04-14 18:02:43,341] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:6862: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-04-14 18:02:43,341] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:6500: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-04-14 18:02:43,341] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:5022: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-04-14 18:02:43,341] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:4006: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-04-14 18:02:43,341] %Warning-WIDTH: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:2803: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-04-14 18:02:43,341] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3718: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,341] %Warning-COMBDLY: *** See the manual before disabling this,
[2021-04-14 18:02:43,341] %Warning-COMBDLY: else you may end up with different sim results.
[2021-04-14 18:02:43,341] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3719: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,341] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3720: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,341] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3721: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,341] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3722: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,341] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3727: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,342] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3728: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,342] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3729: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,342] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3730: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,342] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3731: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,342] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3734: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,342] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3735: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,342] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3736: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,342] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3737: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,342] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3738: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,342] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3744: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,342] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3745: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,342] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3746: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,342] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3747: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,342] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3748: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,342] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3751: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,342] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3752: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,342] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3753: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,342] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3754: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,342] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3755: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,342] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3758: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,342] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3759: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,342] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3760: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,342] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3761: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,342] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3762: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,342] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3765: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,342] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3766: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,342] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3767: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,342] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3768: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,342] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3769: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,342] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3778: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,342] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3779: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,342] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3780: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,342] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3781: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,342] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3782: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,342] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3785: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,342] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3786: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,342] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3787: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,342] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3790: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,342] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3791: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,342] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3796: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,342] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3797: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,342] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3798: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,342] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3799: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,342] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3800: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,343] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3803: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,343] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3804: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,343] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3805: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,343] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3806: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,343] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3807: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,343] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3810: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,343] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3811: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,343] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3812: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,343] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3813: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,343] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3814: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,343] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3817: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,343] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3818: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,343] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3819: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,343] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3820: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,343] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3821: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,343] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3827: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,343] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3828: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,343] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3829: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,343] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3830: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:43,343] %Warning-COMBDLY: /tmp/finn_dev_mtrahms/vivado_stitch_proj_3ecwlalv/finn_design_wrapper.v:3831: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-04-14 18:02:45,497] make: Entering directory '/tmp/finn_dev_mtrahms/pyverilator_ipstitched_twhmex4h'
[2021-04-14 18:02:45,498] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o pyverilator_wrapper.o /tmp/finn_dev_mtrahms/pyverilator_ipstitched_twhmex4h/pyverilator_wrapper.cpp
[2021-04-14 18:02:45,498] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o verilated.o /usr/share/verilator/include/verilated.cpp
[2021-04-14 18:02:45,498] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp
[2021-04-14 18:02:45,498] /usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vfinn_design_wrapper.cpp > Vfinn_design_wrapper__ALLcls.cpp
[2021-04-14 18:02:45,498] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o Vfinn_design_wrapper__ALLcls.o Vfinn_design_wrapper__ALLcls.cpp
[2021-04-14 18:02:45,498] /usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vfinn_design_wrapper__Trace.cpp Vfinn_design_wrapper__Syms.cpp Vfinn_design_wrapper__Trace__Slow.cpp > Vfinn_design_wrapper__ALLsup.cpp
[2021-04-14 18:02:45,498] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o Vfinn_design_wrapper__ALLsup.o Vfinn_design_wrapper__ALLsup.cpp
[2021-04-14 18:02:45,498]       Archiving Vfinn_design_wrapper__ALL.a ...
[2021-04-14 18:02:45,498] ar r Vfinn_design_wrapper__ALL.a Vfinn_design_wrapper__ALLcls.o Vfinn_design_wrapper__ALLsup.o
[2021-04-14 18:02:45,498] ranlib Vfinn_design_wrapper__ALL.a
[2021-04-14 18:02:45,498] g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o Vfinn_design_wrapper__ALL.a    -o Vfinn_design_wrapper -lm -lstdc++  2>&1 | c++filt
[2021-04-14 18:02:45,498] make: Leaving directory '/tmp/finn_dev_mtrahms/pyverilator_ipstitched_twhmex4h'
[2021-04-14 18:02:45,498] ar: creating Vfinn_design_wrapper__ALL.a
[2021-04-14 18:02:45,745] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_0
[2021-04-14 18:02:45,745]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-04-14 18:02:45,746] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_1
[2021-04-14 18:02:45,746]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-04-14 18:02:45,746] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_2
[2021-04-14 18:02:45,746]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-04-14 18:02:45,746] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_3
[2021-04-14 18:02:45,746]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-04-14 18:02:45,746] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for Thresholding_Batch_0
[2021-04-14 18:02:45,746]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-04-14 18:02:45,752] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for Thresholding_Batch_0
[2021-04-14 18:02:45,752]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-04-14 18:02:45,753] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_3
[2021-04-14 18:02:45,753]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-04-14 18:02:45,753] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_2
[2021-04-14 18:02:45,753]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-04-14 18:02:45,753] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_1
[2021-04-14 18:02:45,753]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-04-14 18:02:54,785] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_0
[2021-04-14 18:02:54,786]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-04-14 18:03:03,482] Running step: step_create_stitched_ip [10/15]
[2021-04-14 18:03:03,482] Running step: step_measure_rtlsim_performance [11/15]
[2021-04-14 18:03:03,483] Running step: step_make_pynq_driver [12/15]
[2021-04-14 18:03:03,497] PYNQ Python driver written into output_final/driver
[2021-04-14 18:03:03,498] Running step: step_out_of_context_synthesis [13/15]
[2021-04-14 18:03:03,498] Running step: step_synthesize_bitfile [14/15]
[2021-04-14 18:03:03,530] /workspace/finn/src/finn/transformation/fpgadataflow/floorplan.py:105: UserWarning: 9 nodes have no entry in the provided floorplan and no default value was set
[2021-04-14 18:03:03,530]   + "and no default value was set"
[2021-04-14 18:03:29,100] /workspace/finn/src/finn/transformation/fpgadataflow/create_stitched_ip.py:66: UserWarning: The chosen frequency may lead to failure due to clock divider
[2021-04-14 18:03:29,100]                 constraints.
[2021-04-14 18:03:29,100]   constraints."""
[2021-04-14 18:06:40,895] /workspace/finn/src/finn/transformation/fpgadataflow/insert_fifo.py:202: UserWarning: Overriding output FIFO depth to 32
[2021-04-14 18:06:40,895]   warnings.warn("Overriding output FIFO depth to 32")
[2021-04-14 18:06:40,898] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_0
[2021-04-14 18:06:40,898]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-04-14 18:06:40,898] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFCLayer_Batch_0
[2021-04-14 18:06:40,898]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-04-14 18:06:40,899] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_1
[2021-04-14 18:06:40,899]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-04-14 18:06:40,899] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFCLayer_Batch_1
[2021-04-14 18:06:40,899]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-04-14 18:06:40,899] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFCLayer_Batch_2
[2021-04-14 18:06:40,899]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-04-14 18:06:40,899] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFCLayer_Batch_3
[2021-04-14 18:06:40,899]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-04-14 18:06:40,899] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_Thresholding_Batch_0
[2021-04-14 18:06:40,899]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-04-14 18:06:50,177] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_Thresholding_Batch_0
[2021-04-14 18:06:50,177]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-04-14 18:06:50,177] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingFCLayer_Batch_3
[2021-04-14 18:06:50,177]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-04-14 18:06:50,178] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingFCLayer_Batch_2
[2021-04-14 18:06:50,178]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-04-14 18:06:50,178] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingFCLayer_Batch_1
[2021-04-14 18:06:50,178]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-04-14 18:06:50,178] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingFIFO_1
[2021-04-14 18:06:50,178]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-04-14 18:06:50,178] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingFCLayer_Batch_0
[2021-04-14 18:06:50,179]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-04-14 18:06:50,179] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingFIFO_0
[2021-04-14 18:06:50,179]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-04-14 18:06:50,229] /workspace/finn/src/finn/transformation/fpgadataflow/create_stitched_ip.py:66: UserWarning: The chosen frequency may lead to failure due to clock divider
[2021-04-14 18:06:50,229]                 constraints.
[2021-04-14 18:06:50,229]   constraints."""
[2021-04-14 18:22:00,271] /workspace/finn/src/finn/transformation/fpgadataflow/create_stitched_ip.py:66: UserWarning: The chosen frequency may lead to failure due to clock divider
[2021-04-14 18:22:00,271]                 constraints.
[2021-04-14 18:22:00,271]   constraints."""
[2021-04-14 18:42:23,458] Bitfile written into output_final/bitfile
[2021-04-14 18:42:23,459] Running step: step_deployment_package [15/15]
[2021-04-14 21:36:56,618] Invalid alias: The name clear can't be aliased because it is another magic command.
[2021-04-14 21:36:56,618] Invalid alias: The name more can't be aliased because it is another magic command.
[2021-04-14 21:36:56,618] Invalid alias: The name less can't be aliased because it is another magic command.
[2021-04-14 21:36:56,618] Invalid alias: The name man can't be aliased because it is another magic command.
