# compile vhdl design source files
vhdl xil_defaultlib  "../../../MaquinaVenda.srcs/sources_1/new/MaquinaVenda.vhd"
vhdl xil_defaultlib  "../../../MaquinaVenda.srcs/sim_1/new/tb_MaquinaVenda.vhd"

# Do not sort compile order
nosort
