// Seed: 71796040
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  always assign id_1 = 1;
  id_4(
      id_5, id_2 / id_3
  );
endmodule
module module_1 (
    input supply0 id_0,
    output uwire id_1,
    input tri1 id_2,
    output tri0 id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    input  wor  id_0,
    input  tri0 id_1,
    output wor  id_2,
    output tri1 id_3
);
  assign id_3 = -1;
  always $display(1);
  wire id_5, id_6;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6
  );
endmodule
