  At end of instruction 1
    ac    x   sp   pc   t1    q   t2   t3   t4   t5  mar  mdr   ir cvzn
     9    9    C    1    0    9    0    0    0    0    0  201  201 0000 
 memory write::    0->M(   9)
  At end of instruction 2
    ac    x   sp   pc   t1    q   t2   t3   t4   t5  mar  mdr   ir cvzn
     9    9    C    2    0    0    0    0    0    0    9    0  211 1010 
 memory write::    1->M(   9)
  At end of instruction 3
    ac    x   sp   pc   t1    q   t2   t3   t4   t5  mar  mdr   ir cvzn
     A    9    C    3    0    1    0    0    0    0    9    1  220 0000 
 memory write:: 8001->M(   B)
  At end of instruction 4
    ac    x   sp   pc   t1    q   t2   t3   t4   t5  mar  mdr   ir cvzn
     A    9    B    4    C 8001    0    0    0    0    B 8001  232 0001 
 memory write:: 8002->M(   B)
  At end of instruction 5
    ac    x   sp   pc   t1    q   t2   t3   t4   t5  mar  mdr   ir cvzn
     A    9    B    6    1 8002    0    0    0    0    B 8002  240 0001 
 memory write:: 8000->M(   A)
  At end of instruction 6
    ac    x   sp   pc   t1    q   t2   t3   t4   t5  mar  mdr   ir cvzn
     A    9    B    8    1 8000    0    0    0    0    A 8000  250 0101 
