Analysis & Synthesis report for DE2_70_Default
Thu Jun 02 14:11:07 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE2_70_Default|flash_default_tester:flash1|LCD:L|mLCD_ST
 11. State Machine - |DE2_70_Default|flash_default_tester:flash1|LCD:L|LCD_Controller:u0|ST
 12. State Machine - |DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|ST
 13. State Machine - |DE2_70_Default|I2C_AV_Config:u3|mSetup_ST
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated
 20. Source assignments for VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1
 21. Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component
 22. Parameter Settings for User Entity Instance: VGA_Controller:u1
 23. Parameter Settings for User Entity Instance: VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: I2C_AV_Config:u3
 25. Parameter Settings for User Entity Instance: AUDIO_DAC:u4
 26. Parameter Settings for User Entity Instance: flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5
 27. Parameter Settings for User Entity Instance: flash_default_tester:flash1|LCD:L
 28. Parameter Settings for User Entity Instance: flash_default_tester:flash1|LCD:L|LCD_Controller:u0
 29. Parameter Settings for Inferred Entity Instance: three_digit_ss:tds|lpm_divide:Mod0
 30. Parameter Settings for Inferred Entity Instance: three_digit_ss:tds|lpm_divide:Div0
 31. Parameter Settings for Inferred Entity Instance: three_digit_ss:tds|lpm_divide:Mod1
 32. Parameter Settings for Inferred Entity Instance: three_digit_ss:tds|lpm_divide:Div1
 33. Parameter Settings for Inferred Entity Instance: three_digit_ss:tds|lpm_divide:Mod2
 34. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 35. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 36. Parameter Settings for Inferred Entity Instance: lpm_divide:Div3
 37. Parameter Settings for Inferred Entity Instance: lpm_divide:Div4
 38. Parameter Settings for Inferred Entity Instance: lpm_divide:Div5
 39. Parameter Settings for Inferred Entity Instance: lpm_divide:Div2
 40. altpll Parameter Settings by Entity Instance
 41. altsyncram Parameter Settings by Entity Instance
 42. Port Connectivity Checks: "flash_default_tester:flash1|LCD:L"
 43. Port Connectivity Checks: "flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5"
 44. Port Connectivity Checks: "flash_default_tester:flash1|DE2_70_flash_word_tester:tester"
 45. Port Connectivity Checks: "flash_default_tester:flash1"
 46. Port Connectivity Checks: "AUDIO_DAC:u4"
 47. Port Connectivity Checks: "I2C_AV_Config:u3|I2C_Controller:u0"
 48. Port Connectivity Checks: "I2C_AV_Config:u3"
 49. Port Connectivity Checks: "VGA_OSD_RAM:u2|Img_RAM:u0"
 50. Port Connectivity Checks: "VGA_OSD_RAM:u2"
 51. Port Connectivity Checks: "VGA_Controller:u1"
 52. Elapsed Time Per Partition
 53. Analysis & Synthesis Messages
 54. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jun 02 14:11:07 2016           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; DE2_70_Default                                  ;
; Top-level Entity Name              ; DE2_70_Default                                  ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 6,152                                           ;
;     Total combinational functions  ; 6,082                                           ;
;     Dedicated logic registers      ; 510                                             ;
; Total registers                    ; 510                                             ;
; Total pins                         ; 456                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 307,200                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C70F896C6       ;                    ;
; Top-level entity name                                                      ; DE2_70_Default     ; DE2_70_Default     ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation                        ; 1                  ; 1                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                                  ; Library ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; three_digit_ss.v                 ; yes             ; User Verilog HDL File                  ; C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/three_digit_ss.v                ;         ;
; seven_segment.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/seven_segment.v                 ;         ;
; VGA_Audio_PLL.v                  ; yes             ; User Wizard-Generated File             ; C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Audio_PLL.v                 ;         ;
; Reset_Delay.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/Reset_Delay.v                   ;         ;
; LCD_Controller.v                 ; yes             ; User Verilog HDL File                  ; C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/LCD_Controller.v                ;         ;
; LCD.V                            ; yes             ; User Verilog HDL File                  ; C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/LCD.V                           ;         ;
; I2C_Controller.v                 ; yes             ; User Verilog HDL File                  ; C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/I2C_Controller.v                ;         ;
; I2C_AV_Config.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/I2C_AV_Config.v                 ;         ;
; flash_writer.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/flash_writer.v                  ;         ;
; flash_default_tester.v           ; yes             ; User Verilog HDL File                  ; C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/flash_default_tester.v          ;         ;
; Flash_Controller.v               ; yes             ; User Verilog HDL File                  ; C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/Flash_Controller.v              ;         ;
; DE2_70_flash_word_tester.v       ; yes             ; User Verilog HDL File                  ; C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_flash_word_tester.v      ;         ;
; DE2_70_Default.v                 ; yes             ; User Verilog HDL File                  ; C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v                ;         ;
; AUDIO_DAC.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/AUDIO_DAC.v                     ;         ;
; VGA_Controller/VGA_OSD_RAM.v     ; yes             ; User Verilog HDL File                  ; C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v    ;         ;
; VGA_Controller/VGA_Controller.v  ; yes             ; User Verilog HDL File                  ; C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_Controller.v ;         ;
; VGA_Controller/Img_RAM.v         ; yes             ; User Wizard-Generated File             ; C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v        ;         ;
; vga_controller/vga_param.h       ; yes             ; Auto-Found Unspecified File            ; C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/vga_controller/vga_param.h      ;         ;
; flash_command.h                  ; yes             ; Auto-Found Unspecified File            ; C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/flash_command.h                 ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf                                                                                  ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                                                              ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc                                                                             ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                           ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                           ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                                                              ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                       ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                 ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                                                              ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                               ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                                                                  ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                                                                  ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                                                                ;         ;
; db/altsyncram_2c12.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf          ;         ;
; db/altsyncram_tj42.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf          ;         ;
; vga_controller/img_data.hex      ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/vga_controller/img_data.hex     ;         ;
; db/decode_jpa.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/decode_jpa.tdf               ;         ;
; db/mux_3kb.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/mux_3kb.tdf                  ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                              ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc                                                                             ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                         ;         ;
; db/lpm_divide_d6m.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/lpm_divide_d6m.tdf           ;         ;
; db/sign_div_unsign_klh.tdf       ; yes             ; Auto-Generated Megafunction            ; C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/sign_div_unsign_klh.tdf      ;         ;
; db/alt_u_div_a2f.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/alt_u_div_a2f.tdf            ;         ;
; db/add_sub_lkc.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/add_sub_lkc.tdf              ;         ;
; db/add_sub_mkc.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/add_sub_mkc.tdf              ;         ;
; db/lpm_divide_aem.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/lpm_divide_aem.tdf           ;         ;
; db/lpm_divide_dem.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/lpm_divide_dem.tdf           ;         ;
; db/sign_div_unsign_nlh.tdf       ; yes             ; Auto-Generated Megafunction            ; C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/sign_div_unsign_nlh.tdf      ;         ;
; db/alt_u_div_g2f.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/alt_u_div_g2f.tdf            ;         ;
; db/lpm_divide_nto.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/lpm_divide_nto.tdf           ;         ;
; db/abs_divider_4dg.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/abs_divider_4dg.tdf          ;         ;
; db/alt_u_div_k5f.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/alt_u_div_k5f.tdf            ;         ;
; db/lpm_abs_0s9.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/lpm_abs_0s9.tdf              ;         ;
; db/lpm_divide_u7m.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/lpm_divide_u7m.tdf           ;         ;
; db/sign_div_unsign_5nh.tdf       ; yes             ; Auto-Generated Megafunction            ; C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/sign_div_unsign_5nh.tdf      ;         ;
; db/alt_u_div_c5f.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/alt_u_div_c5f.tdf            ;         ;
; db/lpm_divide_rfm.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/lpm_divide_rfm.tdf           ;         ;
; db/lpm_divide_7so.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/lpm_divide_7so.tdf           ;         ;
; db/abs_divider_kbg.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/abs_divider_kbg.tdf          ;         ;
; db/alt_u_div_k2f.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/alt_u_div_k2f.tdf            ;         ;
; db/lpm_abs_gq9.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/lpm_abs_gq9.tdf              ;         ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                  ;
+---------------------------------------------+------------------------------------------------+
; Resource                                    ; Usage                                          ;
+---------------------------------------------+------------------------------------------------+
; Estimated Total logic elements              ; 6,152                                          ;
;                                             ;                                                ;
; Total combinational functions               ; 6082                                           ;
; Logic element usage by number of LUT inputs ;                                                ;
;     -- 4 input functions                    ; 1745                                           ;
;     -- 3 input functions                    ; 2821                                           ;
;     -- <=2 input functions                  ; 1516                                           ;
;                                             ;                                                ;
; Logic elements by mode                      ;                                                ;
;     -- normal mode                          ; 3627                                           ;
;     -- arithmetic mode                      ; 2455                                           ;
;                                             ;                                                ;
; Total registers                             ; 510                                            ;
;     -- Dedicated logic registers            ; 510                                            ;
;     -- I/O registers                        ; 0                                              ;
;                                             ;                                                ;
; I/O pins                                    ; 456                                            ;
; Total memory bits                           ; 307200                                         ;
; Embedded Multiplier 9-bit elements          ; 0                                              ;
; Total PLLs                                  ; 1                                              ;
;     -- PLLs                                 ; 1                                              ;
;                                             ;                                                ;
; Maximum fan-out node                        ; VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 205                                            ;
; Total fan-out                               ; 20801                                          ;
; Average fan-out                             ; 2.92                                           ;
+---------------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                      ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_70_Default                              ; 6082 (539)        ; 510 (141)    ; 307200      ; 0            ; 0       ; 0         ; 456  ; 0            ; |DE2_70_Default                                                                                                                                          ; work         ;
;    |AUDIO_DAC:u4|                            ; 105 (105)         ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|AUDIO_DAC:u4                                                                                                                             ; work         ;
;    |I2C_AV_Config:u3|                        ; 140 (91)          ; 73 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|I2C_AV_Config:u3                                                                                                                         ; work         ;
;       |I2C_Controller:u0|                    ; 49 (49)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|I2C_AV_Config:u3|I2C_Controller:u0                                                                                                       ; work         ;
;    |Reset_Delay:r0|                          ; 34 (34)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|Reset_Delay:r0                                                                                                                           ; work         ;
;    |VGA_Audio_PLL:p1|                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|VGA_Audio_PLL:p1                                                                                                                         ; work         ;
;       |altpll:altpll_component|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|VGA_Audio_PLL:p1|altpll:altpll_component                                                                                                 ; work         ;
;    |VGA_Controller:u1|                       ; 120 (120)         ; 93 (93)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|VGA_Controller:u1                                                                                                                        ; work         ;
;    |VGA_OSD_RAM:u2|                          ; 87 (8)            ; 16 (8)       ; 307200      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|VGA_OSD_RAM:u2                                                                                                                           ; work         ;
;       |Img_RAM:u0|                           ; 79 (0)            ; 8 (0)        ; 307200      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0                                                                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 79 (0)            ; 8 (0)        ; 307200      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component                                                                                ; work         ;
;             |altsyncram_2c12:auto_generated| ; 79 (0)            ; 8 (0)        ; 307200      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated                                                 ; work         ;
;                |altsyncram_tj42:altsyncram1| ; 79 (0)            ; 8 (8)        ; 307200      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1                     ; work         ;
;                   |decode_jpa:decode_a|      ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|decode_jpa:decode_a ; work         ;
;                   |mux_3kb:mux5|             ; 69 (69)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|mux_3kb:mux5        ; work         ;
;    |flash_default_tester:flash1|             ; 271 (0)           ; 142 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|flash_default_tester:flash1                                                                                                              ; work         ;
;       |DE2_70_flash_word_tester:tester|      ; 271 (37)          ; 142 (32)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester                                                                              ; work         ;
;          |Flash_Controller:u5|               ; 87 (87)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5                                                          ; work         ;
;          |flash_writer:f1|                   ; 147 (147)         ; 56 (56)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester|flash_writer:f1                                                              ; work         ;
;    |lpm_divide:Div1|                         ; 852 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|lpm_divide:Div1                                                                                                                          ; work         ;
;       |lpm_divide_nto:auto_generated|        ; 852 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|lpm_divide:Div1|lpm_divide_nto:auto_generated                                                                                            ; work         ;
;          |abs_divider_4dg:divider|           ; 852 (12)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider                                                                    ; work         ;
;             |alt_u_div_k5f:divider|          ; 769 (769)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider                                              ; work         ;
;             |lpm_abs_0s9:my_abs_num|         ; 71 (71)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num                                             ; work         ;
;    |lpm_divide:Div2|                         ; 622 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|lpm_divide:Div2                                                                                                                          ; work         ;
;       |lpm_divide_rfm:auto_generated|        ; 622 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|lpm_divide:Div2|lpm_divide_rfm:auto_generated                                                                                            ; work         ;
;          |sign_div_unsign_5nh:divider|       ; 622 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider                                                                ; work         ;
;             |alt_u_div_c5f:divider|          ; 622 (622)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider                                          ; work         ;
;    |lpm_divide:Div3|                         ; 620 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|lpm_divide:Div3                                                                                                                          ; work         ;
;       |lpm_divide_rfm:auto_generated|        ; 620 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|lpm_divide:Div3|lpm_divide_rfm:auto_generated                                                                                            ; work         ;
;          |sign_div_unsign_5nh:divider|       ; 620 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|lpm_divide:Div3|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider                                                                ; work         ;
;             |alt_u_div_c5f:divider|          ; 620 (620)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|lpm_divide:Div3|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider                                          ; work         ;
;    |lpm_divide:Div4|                         ; 1229 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|lpm_divide:Div4                                                                                                                          ; work         ;
;       |lpm_divide_nto:auto_generated|        ; 1229 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|lpm_divide:Div4|lpm_divide_nto:auto_generated                                                                                            ; work         ;
;          |abs_divider_4dg:divider|           ; 1229 (33)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|lpm_divide:Div4|lpm_divide_nto:auto_generated|abs_divider_4dg:divider                                                                    ; work         ;
;             |alt_u_div_k5f:divider|          ; 1086 (1082)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|lpm_divide:Div4|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider                                              ; work         ;
;                |add_sub_lkc:add_sub_0|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|lpm_divide:Div4|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_lkc:add_sub_0                        ; work         ;
;                |add_sub_mkc:add_sub_1|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|lpm_divide:Div4|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_mkc:add_sub_1                        ; work         ;
;             |lpm_abs_0s9:my_abs_den|         ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|lpm_divide:Div4|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den                                             ; work         ;
;             |lpm_abs_0s9:my_abs_num|         ; 45 (45)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|lpm_divide:Div4|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num                                             ; work         ;
;    |lpm_divide:Div5|                         ; 511 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|lpm_divide:Div5                                                                                                                          ; work         ;
;       |lpm_divide_7so:auto_generated|        ; 511 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|lpm_divide:Div5|lpm_divide_7so:auto_generated                                                                                            ; work         ;
;          |abs_divider_kbg:divider|           ; 511 (62)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|lpm_divide:Div5|lpm_divide_7so:auto_generated|abs_divider_kbg:divider                                                                    ; work         ;
;             |alt_u_div_k2f:divider|          ; 449 (449)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|lpm_divide:Div5|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider                                              ; work         ;
;    |lpm_divide:Mod0|                         ; 602 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|lpm_divide:Mod0                                                                                                                          ; work         ;
;       |lpm_divide_u7m:auto_generated|        ; 602 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|lpm_divide:Mod0|lpm_divide_u7m:auto_generated                                                                                            ; work         ;
;          |sign_div_unsign_5nh:divider|       ; 602 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider                                                                ; work         ;
;             |alt_u_div_c5f:divider|          ; 602 (602)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider                                          ; work         ;
;    |three_digit_ss:tds|                      ; 350 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|three_digit_ss:tds                                                                                                                       ; work         ;
;       |lpm_divide:Div0|                      ; 86 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|three_digit_ss:tds|lpm_divide:Div0                                                                                                       ; work         ;
;          |lpm_divide_aem:auto_generated|     ; 86 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|three_digit_ss:tds|lpm_divide:Div0|lpm_divide_aem:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_klh:divider|    ; 86 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|three_digit_ss:tds|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider                                             ; work         ;
;                |alt_u_div_a2f:divider|       ; 86 (86)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|three_digit_ss:tds|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider                       ; work         ;
;       |lpm_divide:Div1|                      ; 72 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|three_digit_ss:tds|lpm_divide:Div1                                                                                                       ; work         ;
;          |lpm_divide_dem:auto_generated|     ; 72 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|three_digit_ss:tds|lpm_divide:Div1|lpm_divide_dem:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_nlh:divider|    ; 72 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|three_digit_ss:tds|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider                                             ; work         ;
;                |alt_u_div_g2f:divider|       ; 72 (72)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|three_digit_ss:tds|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider                       ; work         ;
;       |lpm_divide:Mod0|                      ; 91 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|three_digit_ss:tds|lpm_divide:Mod0                                                                                                       ; work         ;
;          |lpm_divide_d6m:auto_generated|     ; 91 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|three_digit_ss:tds|lpm_divide:Mod0|lpm_divide_d6m:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_klh:divider|    ; 91 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|three_digit_ss:tds|lpm_divide:Mod0|lpm_divide_d6m:auto_generated|sign_div_unsign_klh:divider                                             ; work         ;
;                |alt_u_div_a2f:divider|       ; 91 (91)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|three_digit_ss:tds|lpm_divide:Mod0|lpm_divide_d6m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider                       ; work         ;
;       |lpm_divide:Mod1|                      ; 58 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|three_digit_ss:tds|lpm_divide:Mod1                                                                                                       ; work         ;
;          |lpm_divide_d6m:auto_generated|     ; 58 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|three_digit_ss:tds|lpm_divide:Mod1|lpm_divide_d6m:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_klh:divider|    ; 58 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|three_digit_ss:tds|lpm_divide:Mod1|lpm_divide_d6m:auto_generated|sign_div_unsign_klh:divider                                             ; work         ;
;                |alt_u_div_a2f:divider|       ; 58 (58)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|three_digit_ss:tds|lpm_divide:Mod1|lpm_divide_d6m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider                       ; work         ;
;       |lpm_divide:Mod2|                      ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|three_digit_ss:tds|lpm_divide:Mod2                                                                                                       ; work         ;
;          |lpm_divide_d6m:auto_generated|     ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|three_digit_ss:tds|lpm_divide:Mod2|lpm_divide_d6m:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_klh:divider|    ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|three_digit_ss:tds|lpm_divide:Mod2|lpm_divide_d6m:auto_generated|sign_div_unsign_klh:divider                                             ; work         ;
;                |alt_u_div_a2f:divider|       ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|three_digit_ss:tds|lpm_divide:Mod2|lpm_divide_d6m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider                       ; work         ;
;       |seven_segment:s1|                     ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|three_digit_ss:tds|seven_segment:s1                                                                                                      ; work         ;
;       |seven_segment:s2|                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|three_digit_ss:tds|seven_segment:s2                                                                                                      ; work         ;
;       |seven_segment:s3|                     ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Default|three_digit_ss:tds|seven_segment:s3                                                                                                      ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-------------------------------+
; Name                                                                                                                            ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                           ;
+---------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-------------------------------+
; VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ALTSYNCRAM ; M4K  ; True Dual Port ; 38400        ; 8            ; 38400        ; 8            ; 307200 ; ./VGA_Controller/Img_DATA.hex ;
+---------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                              ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                           ; IP Include File                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |DE2_70_Default|VGA_Audio_PLL:p1          ; C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Audio_PLL.v          ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0 ; C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |DE2_70_Default|flash_default_tester:flash1|LCD:L|mLCD_ST          ;
+----------------+----------------+----------------+----------------+----------------+
; Name           ; mLCD_ST.000011 ; mLCD_ST.000010 ; mLCD_ST.000001 ; mLCD_ST.000000 ;
+----------------+----------------+----------------+----------------+----------------+
; mLCD_ST.000000 ; 0              ; 0              ; 0              ; 0              ;
; mLCD_ST.000001 ; 0              ; 0              ; 1              ; 1              ;
; mLCD_ST.000010 ; 0              ; 1              ; 0              ; 1              ;
; mLCD_ST.000011 ; 1              ; 0              ; 0              ; 1              ;
+----------------+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------+
; State Machine - |DE2_70_Default|flash_default_tester:flash1|LCD:L|LCD_Controller:u0|ST ;
+-------+-------+-------+-------+--------------------------------------------------------+
; Name  ; ST.11 ; ST.10 ; ST.01 ; ST.00                                                  ;
+-------+-------+-------+-------+--------------------------------------------------------+
; ST.00 ; 0     ; 0     ; 0     ; 0                                                      ;
; ST.01 ; 0     ; 0     ; 1     ; 1                                                      ;
; ST.10 ; 0     ; 1     ; 0     ; 1                                                      ;
; ST.11 ; 1     ; 0     ; 0     ; 1                                                      ;
+-------+-------+-------+-------+--------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|ST                                                       ;
+---------------+----------+---------+---------------+---------------+---------------+-----------+-----------+-----------+-------+-------+-------+-------+-------+---------+
; Name          ; ST.RESET ; ST.READ ; ST.P6_CHP_ERA ; ST.P6_SEC_ERA ; ST.P6_BLK_ERA ; ST.P4_PRG ; ST.P3_DEV ; ST.P3_PRG ; ST.P5 ; ST.P4 ; ST.P3 ; ST.P2 ; ST.P1 ; ST.IDEL ;
+---------------+----------+---------+---------------+---------------+---------------+-----------+-----------+-----------+-------+-------+-------+-------+-------+---------+
; ST.IDEL       ; 0        ; 0       ; 0             ; 0             ; 0             ; 0         ; 0         ; 0         ; 0     ; 0     ; 0     ; 0     ; 0     ; 0       ;
; ST.P1         ; 0        ; 0       ; 0             ; 0             ; 0             ; 0         ; 0         ; 0         ; 0     ; 0     ; 0     ; 0     ; 1     ; 1       ;
; ST.P2         ; 0        ; 0       ; 0             ; 0             ; 0             ; 0         ; 0         ; 0         ; 0     ; 0     ; 0     ; 1     ; 0     ; 1       ;
; ST.P3         ; 0        ; 0       ; 0             ; 0             ; 0             ; 0         ; 0         ; 0         ; 0     ; 0     ; 1     ; 0     ; 0     ; 1       ;
; ST.P4         ; 0        ; 0       ; 0             ; 0             ; 0             ; 0         ; 0         ; 0         ; 0     ; 1     ; 0     ; 0     ; 0     ; 1       ;
; ST.P5         ; 0        ; 0       ; 0             ; 0             ; 0             ; 0         ; 0         ; 0         ; 1     ; 0     ; 0     ; 0     ; 0     ; 1       ;
; ST.P3_PRG     ; 0        ; 0       ; 0             ; 0             ; 0             ; 0         ; 0         ; 1         ; 0     ; 0     ; 0     ; 0     ; 0     ; 1       ;
; ST.P3_DEV     ; 0        ; 0       ; 0             ; 0             ; 0             ; 0         ; 1         ; 0         ; 0     ; 0     ; 0     ; 0     ; 0     ; 1       ;
; ST.P4_PRG     ; 0        ; 0       ; 0             ; 0             ; 0             ; 1         ; 0         ; 0         ; 0     ; 0     ; 0     ; 0     ; 0     ; 1       ;
; ST.P6_BLK_ERA ; 0        ; 0       ; 0             ; 0             ; 1             ; 0         ; 0         ; 0         ; 0     ; 0     ; 0     ; 0     ; 0     ; 1       ;
; ST.P6_SEC_ERA ; 0        ; 0       ; 0             ; 1             ; 0             ; 0         ; 0         ; 0         ; 0     ; 0     ; 0     ; 0     ; 0     ; 1       ;
; ST.P6_CHP_ERA ; 0        ; 0       ; 1             ; 0             ; 0             ; 0         ; 0         ; 0         ; 0     ; 0     ; 0     ; 0     ; 0     ; 1       ;
; ST.READ       ; 0        ; 1       ; 0             ; 0             ; 0             ; 0         ; 0         ; 0         ; 0     ; 0     ; 0     ; 0     ; 0     ; 1       ;
; ST.RESET      ; 1        ; 0       ; 0             ; 0             ; 0             ; 0         ; 0         ; 0         ; 0     ; 0     ; 0     ; 0     ; 0     ; 1       ;
+---------------+----------+---------+---------------+---------------+---------------+-----------+-----------+-----------+-------+-------+-------+-------+-------+---------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |DE2_70_Default|I2C_AV_Config:u3|mSetup_ST        ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Register name                                                                                         ; Reason for Removal                                                                                          ;
+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; flash_default_tester:flash1|FLASH_TEST_tr                                                             ; Stuck at VCC due to stuck port data_in                                                                      ;
; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|CMD_Period[3,4,7..21] ; Stuck at GND due to stuck port data_in                                                                      ;
; AUDIO_DAC:u4|FLASH_Out_Tmp[0..15]                                                                     ; Stuck at GND due to stuck port data_in                                                                      ;
; AUDIO_DAC:u4|FLASH_Out[0..15]                                                                         ; Stuck at GND due to stuck port data_in                                                                      ;
; AUDIO_DAC:u4|SDRAM_Out_Tmp[0..15]                                                                     ; Stuck at GND due to stuck port data_in                                                                      ;
; AUDIO_DAC:u4|SDRAM_Out[0..15]                                                                         ; Stuck at GND due to stuck port data_in                                                                      ;
; AUDIO_DAC:u4|SRAM_Out_Tmp[0..15]                                                                      ; Stuck at GND due to stuck port data_in                                                                      ;
; AUDIO_DAC:u4|SRAM_Out[0..15]                                                                          ; Stuck at GND due to stuck port data_in                                                                      ;
; AUDIO_DAC:u4|LRCK_2X_DIV[0..7]                                                                        ; Lost fanout                                                                                                 ;
; AUDIO_DAC:u4|LRCK_4X_DIV[0..6]                                                                        ; Lost fanout                                                                                                 ;
; AUDIO_DAC:u4|LRCK_2X                                                                                  ; Lost fanout                                                                                                 ;
; AUDIO_DAC:u4|LRCK_4X                                                                                  ; Lost fanout                                                                                                 ;
; AUDIO_DAC:u4|FLASH_Cont[0..19]                                                                        ; Lost fanout                                                                                                 ;
; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|SW[1]                                     ; Stuck at VCC due to stuck port data_in                                                                      ;
; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|RESET                                     ; Stuck at GND due to stuck port data_in                                                                      ;
; I2C_AV_Config:u3|mI2C_DATA[16,17,19,23]                                                               ; Stuck at GND due to stuck port data_in                                                                      ;
; I2C_AV_Config:u3|I2C_Controller:u0|SD[16,17,19,23]                                                    ; Stuck at GND due to stuck port data_in                                                                      ;
; cnt_beat[2..30]                                                                                       ; Merged with cnt_beat[31]                                                                                    ;
; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|WE_CLK_Delay[0]       ; Merged with flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|mCLK            ;
; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|pre_mCLK              ; Merged with flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|WE_CLK_Delay[1] ;
; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|r_DATA[0..14]         ; Merged with flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|r_DATA[15]      ;
; VGA_OSD_RAM:u2|oRed[0..8]                                                                             ; Merged with VGA_OSD_RAM:u2|oRed[9]                                                                          ;
; VGA_OSD_RAM:u2|oGreen[0..9]                                                                           ; Merged with VGA_OSD_RAM:u2|oRed[9]                                                                          ;
; VGA_OSD_RAM:u2|oBlue[0..8]                                                                            ; Merged with VGA_OSD_RAM:u2|oRed[9]                                                                          ;
; VGA_Controller:u1|Cur_Color_R[0..8]                                                                   ; Merged with VGA_Controller:u1|Cur_Color_R[9]                                                                ;
; VGA_Controller:u1|Cur_Color_G[0..9]                                                                   ; Merged with VGA_Controller:u1|Cur_Color_R[9]                                                                ;
; VGA_Controller:u1|Cur_Color_B[0..8]                                                                   ; Merged with VGA_Controller:u1|Cur_Color_R[9]                                                                ;
; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|CMD_Period[6]         ; Merged with flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|CMD_Period[5]   ;
; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|flash_writer:f1|ST_P[5..7]                ; Merged with flash_default_tester:flash1|DE2_70_flash_word_tester:tester|flash_writer:f1|ST_P[4]             ;
; I2C_AV_Config:u3|mI2C_DATA[20,21]                                                                     ; Merged with I2C_AV_Config:u3|mI2C_DATA[18]                                                                  ;
; I2C_AV_Config:u3|I2C_Controller:u0|SD[20,21]                                                          ; Merged with I2C_AV_Config:u3|I2C_Controller:u0|SD[18]                                                       ;
; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|flash_writer:f1|oFLASH_CMD[1]             ; Stuck at GND due to stuck port data_in                                                                      ;
; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|r_CMD[1]              ; Stuck at GND due to stuck port data_in                                                                      ;
; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|Cont_DIV[0]           ; Merged with flash_default_tester:flash1|DE2_70_flash_word_tester:tester|disp_cnt[0]                         ;
; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|flash_writer:f1|delay[0]                  ; Merged with flash_default_tester:flash1|DE2_70_flash_word_tester:tester|disp_cnt[0]                         ;
; I2C_AV_Config:u3|mI2C_DATA[18]                                                                        ; Merged with I2C_AV_Config:u3|mI2C_DATA[22]                                                                  ;
; I2C_AV_Config:u3|I2C_Controller:u0|SD[18]                                                             ; Merged with I2C_AV_Config:u3|I2C_Controller:u0|SD[22]                                                       ;
; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|flash_writer:f1|delay[1]                  ; Merged with flash_default_tester:flash1|DE2_70_flash_word_tester:tester|disp_cnt[1]                         ;
; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|Cont_DIV[1]           ; Merged with flash_default_tester:flash1|DE2_70_flash_word_tester:tester|disp_cnt[1]                         ;
; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|flash_writer:f1|delay[2]                  ; Merged with flash_default_tester:flash1|DE2_70_flash_word_tester:tester|disp_cnt[2]                         ;
; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|Cont_DIV[2]           ; Merged with flash_default_tester:flash1|DE2_70_flash_word_tester:tester|disp_cnt[2]                         ;
; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|flash_writer:f1|delay[3]                  ; Merged with flash_default_tester:flash1|DE2_70_flash_word_tester:tester|disp_cnt[3]                         ;
; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|Cont_DIV[3]           ; Merged with flash_default_tester:flash1|DE2_70_flash_word_tester:tester|disp_cnt[3]                         ;
; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|Cont_DIV[4]           ; Merged with flash_default_tester:flash1|DE2_70_flash_word_tester:tester|disp_cnt[4]                         ;
; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|Cont_DIV[5]           ; Merged with flash_default_tester:flash1|DE2_70_flash_word_tester:tester|disp_cnt[5]                         ;
; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|Cont_DIV[6]           ; Merged with flash_default_tester:flash1|DE2_70_flash_word_tester:tester|disp_cnt[6]                         ;
; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|Cont_DIV[7]           ; Merged with flash_default_tester:flash1|DE2_70_flash_word_tester:tester|disp_cnt[7]                         ;
; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|Cont_DIV[8]           ; Merged with flash_default_tester:flash1|DE2_70_flash_word_tester:tester|disp_cnt[8]                         ;
; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|Cont_DIV[9]           ; Merged with flash_default_tester:flash1|DE2_70_flash_word_tester:tester|disp_cnt[9]                         ;
; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|Cont_DIV[10]          ; Merged with flash_default_tester:flash1|DE2_70_flash_word_tester:tester|disp_cnt[10]                        ;
; cnt_beat[31]                                                                                          ; Lost fanout                                                                                                 ;
; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|oEND                                      ; Stuck at VCC due to stuck port data_in                                                                      ;
; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|error                                     ; Stuck at GND due to stuck port data_in                                                                      ;
; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|flash_writer:f1|ST_P[4]                   ; Stuck at GND due to stuck port data_in                                                                      ;
; flash_default_tester:flash1|timer_1[0..33]                                                            ; Lost fanout                                                                                                 ;
; flash_default_tester:flash1|power_delay[0..25]                                                        ; Lost fanout                                                                                                 ;
; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|OK                                        ; Stuck at GND due to stuck port data_in                                                                      ;
; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|ST[4,5]                                   ; Stuck at GND due to stuck port data_in                                                                      ;
; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|mFinish               ; Lost fanout                                                                                                 ;
; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|Cont_Finish[6..21]    ; Lost fanout                                                                                                 ;
; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|CMD_Period[5]         ; Lost fanout                                                                                                 ;
; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|Cont_Finish[0,3..5]   ; Lost fanout                                                                                                 ;
; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|CMD_Period[0]         ; Lost fanout                                                                                                 ;
; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|Cont_Finish[1]        ; Lost fanout                                                                                                 ;
; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|CMD_Period[1]         ; Lost fanout                                                                                                 ;
; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|Cont_Finish[2]        ; Lost fanout                                                                                                 ;
; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|CMD_Period[2]         ; Lost fanout                                                                                                 ;
; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|ERASE                                     ; Stuck at GND due to stuck port data_in                                                                      ;
; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|SW[0]                                     ; Stuck at GND due to stuck port data_in                                                                      ;
; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|r_DATA[15]            ; Stuck at GND due to stuck port data_in                                                                      ;
; flash_default_tester:flash1|LCD:L|mLCD_ST~6                                                           ; Lost fanout                                                                                                 ;
; flash_default_tester:flash1|LCD:L|mLCD_ST~7                                                           ; Lost fanout                                                                                                 ;
; flash_default_tester:flash1|LCD:L|mLCD_ST~8                                                           ; Lost fanout                                                                                                 ;
; flash_default_tester:flash1|LCD:L|mLCD_ST~9                                                           ; Lost fanout                                                                                                 ;
; flash_default_tester:flash1|LCD:L|mLCD_ST~10                                                          ; Lost fanout                                                                                                 ;
; flash_default_tester:flash1|LCD:L|mLCD_ST~11                                                          ; Lost fanout                                                                                                 ;
; flash_default_tester:flash1|LCD:L|LCD_Controller:u0|ST~8                                              ; Lost fanout                                                                                                 ;
; flash_default_tester:flash1|LCD:L|LCD_Controller:u0|ST~9                                              ; Lost fanout                                                                                                 ;
; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|ST~14                 ; Lost fanout                                                                                                 ;
; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|ST~15                 ; Lost fanout                                                                                                 ;
; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|ST~16                 ; Lost fanout                                                                                                 ;
; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|ST~17                 ; Lost fanout                                                                                                 ;
; I2C_AV_Config:u3|mSetup_ST~9                                                                          ; Lost fanout                                                                                                 ;
; I2C_AV_Config:u3|mSetup_ST~10                                                                         ; Lost fanout                                                                                                 ;
; flash_default_tester:flash1|LCD:L|mDLY[1..17]                                                         ; Lost fanout                                                                                                 ;
; flash_default_tester:flash1|LCD:L|LCD_Controller:u0|oDone                                             ; Lost fanout                                                                                                 ;
; flash_default_tester:flash1|LCD:L|LUT_INDEX[0..5]                                                     ; Lost fanout                                                                                                 ;
; flash_default_tester:flash1|LCD:L|LCD_Controller:u0|mStart                                            ; Lost fanout                                                                                                 ;
; flash_default_tester:flash1|LCD:L|LCD_Controller:u0|Cont[4]                                           ; Lost fanout                                                                                                 ;
; flash_default_tester:flash1|LCD:L|mDLY[0]                                                             ; Lost fanout                                                                                                 ;
; flash_default_tester:flash1|LCD:L|mLCD_Start                                                          ; Lost fanout                                                                                                 ;
; flash_default_tester:flash1|LCD:L|LCD_Controller:u0|preStart                                          ; Lost fanout                                                                                                 ;
; flash_default_tester:flash1|LCD:L|LCD_Controller:u0|Cont[0..3]                                        ; Lost fanout                                                                                                 ;
; flash_default_tester:flash1|LCD:L|mLCD_ST.000000                                                      ; Lost fanout                                                                                                 ;
; flash_default_tester:flash1|LCD:L|mLCD_ST.000001                                                      ; Lost fanout                                                                                                 ;
; flash_default_tester:flash1|LCD:L|mLCD_ST.000010                                                      ; Lost fanout                                                                                                 ;
; flash_default_tester:flash1|LCD:L|mLCD_ST.000011                                                      ; Lost fanout                                                                                                 ;
; flash_default_tester:flash1|LCD:L|LCD_Controller:u0|ST.00                                             ; Lost fanout                                                                                                 ;
; flash_default_tester:flash1|LCD:L|LCD_Controller:u0|ST.01                                             ; Lost fanout                                                                                                 ;
; flash_default_tester:flash1|LCD:L|LCD_Controller:u0|ST.10                                             ; Lost fanout                                                                                                 ;
; Total Number of Removed Registers = 479                                                               ;                                                                                                             ;
+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+
* Table truncated at 100 items. To change the number of removed registers reported, set the "Number of Removed Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                              ;
+-----------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------+
; Register name                                             ; Reason for Removal        ; Registers Removed due to This Register                                                           ;
+-----------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------+
; flash_default_tester:flash1|FLASH_TEST_tr                 ; Stuck at VCC              ; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|SW[1],                               ;
;                                                           ; due to stuck port data_in ; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|RESET,                               ;
;                                                           ;                           ; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|flash_writer:f1|oFLASH_CMD[1],       ;
;                                                           ;                           ; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|r_CMD[1],        ;
;                                                           ;                           ; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|error,                               ;
;                                                           ;                           ; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|flash_writer:f1|ST_P[4],             ;
;                                                           ;                           ; flash_default_tester:flash1|timer_1[33], flash_default_tester:flash1|timer_1[1],                 ;
;                                                           ;                           ; flash_default_tester:flash1|timer_1[0], flash_default_tester:flash1|timer_1[2],                  ;
;                                                           ;                           ; flash_default_tester:flash1|timer_1[3], flash_default_tester:flash1|timer_1[4],                  ;
;                                                           ;                           ; flash_default_tester:flash1|timer_1[5],                                                          ;
;                                                           ;                           ; flash_default_tester:flash1|power_delay[25],                                                     ;
;                                                           ;                           ; flash_default_tester:flash1|power_delay[0],                                                      ;
;                                                           ;                           ; flash_default_tester:flash1|power_delay[1],                                                      ;
;                                                           ;                           ; flash_default_tester:flash1|power_delay[2],                                                      ;
;                                                           ;                           ; flash_default_tester:flash1|power_delay[3],                                                      ;
;                                                           ;                           ; flash_default_tester:flash1|power_delay[4],                                                      ;
;                                                           ;                           ; flash_default_tester:flash1|power_delay[5],                                                      ;
;                                                           ;                           ; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|OK,                                  ;
;                                                           ;                           ; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|ST[4],                               ;
;                                                           ;                           ; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|ST[5],                               ;
;                                                           ;                           ; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|mFinish,         ;
;                                                           ;                           ; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|Cont_Finish[21], ;
;                                                           ;                           ; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|Cont_Finish[20], ;
;                                                           ;                           ; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|Cont_Finish[19], ;
;                                                           ;                           ; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|Cont_Finish[18], ;
;                                                           ;                           ; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|Cont_Finish[17], ;
;                                                           ;                           ; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|ERASE,                               ;
;                                                           ;                           ; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|SW[0],                               ;
;                                                           ;                           ; flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|r_DATA[15],      ;
;                                                           ;                           ; flash_default_tester:flash1|LCD:L|mDLY[17],                                                      ;
;                                                           ;                           ; flash_default_tester:flash1|LCD:L|mDLY[16],                                                      ;
;                                                           ;                           ; flash_default_tester:flash1|LCD:L|mDLY[15],                                                      ;
;                                                           ;                           ; flash_default_tester:flash1|LCD:L|mDLY[14],                                                      ;
;                                                           ;                           ; flash_default_tester:flash1|LCD:L|mDLY[13],                                                      ;
;                                                           ;                           ; flash_default_tester:flash1|LCD:L|mDLY[12],                                                      ;
;                                                           ;                           ; flash_default_tester:flash1|LCD:L|mDLY[11],                                                      ;
;                                                           ;                           ; flash_default_tester:flash1|LCD:L|mDLY[10],                                                      ;
;                                                           ;                           ; flash_default_tester:flash1|LCD:L|mDLY[9],                                                       ;
;                                                           ;                           ; flash_default_tester:flash1|LCD:L|mDLY[8],                                                       ;
;                                                           ;                           ; flash_default_tester:flash1|LCD:L|mDLY[7],                                                       ;
;                                                           ;                           ; flash_default_tester:flash1|LCD:L|mDLY[6],                                                       ;
;                                                           ;                           ; flash_default_tester:flash1|LCD:L|mDLY[5],                                                       ;
;                                                           ;                           ; flash_default_tester:flash1|LCD:L|mDLY[4],                                                       ;
;                                                           ;                           ; flash_default_tester:flash1|LCD:L|mDLY[3],                                                       ;
;                                                           ;                           ; flash_default_tester:flash1|LCD:L|mDLY[1],                                                       ;
;                                                           ;                           ; flash_default_tester:flash1|LCD:L|mDLY[2],                                                       ;
;                                                           ;                           ; flash_default_tester:flash1|LCD:L|LUT_INDEX[5],                                                  ;
;                                                           ;                           ; flash_default_tester:flash1|LCD:L|LUT_INDEX[4],                                                  ;
;                                                           ;                           ; flash_default_tester:flash1|LCD:L|LUT_INDEX[3],                                                  ;
;                                                           ;                           ; flash_default_tester:flash1|LCD:L|mDLY[0],                                                       ;
;                                                           ;                           ; flash_default_tester:flash1|LCD:L|mLCD_Start                                                     ;
; flash_default_tester:flash1|LCD:L|LCD_Controller:u0|ST~8  ; Lost Fanouts              ; flash_default_tester:flash1|LCD:L|LCD_Controller:u0|mStart,                                      ;
;                                                           ;                           ; flash_default_tester:flash1|LCD:L|LCD_Controller:u0|Cont[4],                                     ;
;                                                           ;                           ; flash_default_tester:flash1|LCD:L|LCD_Controller:u0|ST.00,                                       ;
;                                                           ;                           ; flash_default_tester:flash1|LCD:L|LCD_Controller:u0|ST.01,                                       ;
;                                                           ;                           ; flash_default_tester:flash1|LCD:L|LCD_Controller:u0|ST.10,                                       ;
;                                                           ;                           ; flash_default_tester:flash1|LCD:L|LCD_Controller:u0|ST.11                                        ;
; AUDIO_DAC:u4|FLASH_Out_Tmp[15]                            ; Stuck at GND              ; AUDIO_DAC:u4|FLASH_Out[15], AUDIO_DAC:u4|LRCK_2X, AUDIO_DAC:u4|LRCK_4X,                          ;
;                                                           ; due to stuck port data_in ; AUDIO_DAC:u4|FLASH_Cont[0]                                                                       ;
; flash_default_tester:flash1|LCD:L|mLCD_ST~6               ; Lost Fanouts              ; flash_default_tester:flash1|LCD:L|mLCD_ST.000001,                                                ;
;                                                           ;                           ; flash_default_tester:flash1|LCD:L|mLCD_ST.000010                                                 ;
; AUDIO_DAC:u4|FLASH_Out_Tmp[12]                            ; Stuck at GND              ; AUDIO_DAC:u4|FLASH_Out[12]                                                                       ;
;                                                           ; due to stuck port data_in ;                                                                                                  ;
; AUDIO_DAC:u4|FLASH_Out_Tmp[11]                            ; Stuck at GND              ; AUDIO_DAC:u4|FLASH_Out[11]                                                                       ;
;                                                           ; due to stuck port data_in ;                                                                                                  ;
; AUDIO_DAC:u4|FLASH_Out_Tmp[10]                            ; Stuck at GND              ; AUDIO_DAC:u4|FLASH_Out[10]                                                                       ;
;                                                           ; due to stuck port data_in ;                                                                                                  ;
; AUDIO_DAC:u4|FLASH_Out_Tmp[9]                             ; Stuck at GND              ; AUDIO_DAC:u4|FLASH_Out[9]                                                                        ;
;                                                           ; due to stuck port data_in ;                                                                                                  ;
; AUDIO_DAC:u4|FLASH_Out_Tmp[8]                             ; Stuck at GND              ; AUDIO_DAC:u4|FLASH_Out[8]                                                                        ;
;                                                           ; due to stuck port data_in ;                                                                                                  ;
; AUDIO_DAC:u4|FLASH_Out_Tmp[7]                             ; Stuck at GND              ; AUDIO_DAC:u4|FLASH_Out[7]                                                                        ;
;                                                           ; due to stuck port data_in ;                                                                                                  ;
; AUDIO_DAC:u4|FLASH_Out_Tmp[6]                             ; Stuck at GND              ; AUDIO_DAC:u4|FLASH_Out[6]                                                                        ;
;                                                           ; due to stuck port data_in ;                                                                                                  ;
; AUDIO_DAC:u4|FLASH_Out_Tmp[5]                             ; Stuck at GND              ; AUDIO_DAC:u4|FLASH_Out[5]                                                                        ;
;                                                           ; due to stuck port data_in ;                                                                                                  ;
; AUDIO_DAC:u4|FLASH_Out_Tmp[4]                             ; Stuck at GND              ; AUDIO_DAC:u4|FLASH_Out[4]                                                                        ;
;                                                           ; due to stuck port data_in ;                                                                                                  ;
; AUDIO_DAC:u4|FLASH_Out_Tmp[3]                             ; Stuck at GND              ; AUDIO_DAC:u4|FLASH_Out[3]                                                                        ;
;                                                           ; due to stuck port data_in ;                                                                                                  ;
; AUDIO_DAC:u4|FLASH_Out_Tmp[2]                             ; Stuck at GND              ; AUDIO_DAC:u4|FLASH_Out[2]                                                                        ;
;                                                           ; due to stuck port data_in ;                                                                                                  ;
; AUDIO_DAC:u4|FLASH_Out_Tmp[1]                             ; Stuck at GND              ; AUDIO_DAC:u4|FLASH_Out[1]                                                                        ;
;                                                           ; due to stuck port data_in ;                                                                                                  ;
; AUDIO_DAC:u4|FLASH_Out_Tmp[0]                             ; Stuck at GND              ; AUDIO_DAC:u4|FLASH_Out[0]                                                                        ;
;                                                           ; due to stuck port data_in ;                                                                                                  ;
; AUDIO_DAC:u4|SDRAM_Out_Tmp[15]                            ; Stuck at GND              ; AUDIO_DAC:u4|SDRAM_Out[15]                                                                       ;
;                                                           ; due to stuck port data_in ;                                                                                                  ;
; AUDIO_DAC:u4|SDRAM_Out_Tmp[14]                            ; Stuck at GND              ; AUDIO_DAC:u4|SDRAM_Out[14]                                                                       ;
;                                                           ; due to stuck port data_in ;                                                                                                  ;
; AUDIO_DAC:u4|SDRAM_Out_Tmp[13]                            ; Stuck at GND              ; AUDIO_DAC:u4|SDRAM_Out[13]                                                                       ;
;                                                           ; due to stuck port data_in ;                                                                                                  ;
; AUDIO_DAC:u4|SDRAM_Out_Tmp[12]                            ; Stuck at GND              ; AUDIO_DAC:u4|SDRAM_Out[12]                                                                       ;
;                                                           ; due to stuck port data_in ;                                                                                                  ;
; AUDIO_DAC:u4|SDRAM_Out_Tmp[11]                            ; Stuck at GND              ; AUDIO_DAC:u4|SDRAM_Out[11]                                                                       ;
;                                                           ; due to stuck port data_in ;                                                                                                  ;
; AUDIO_DAC:u4|SDRAM_Out_Tmp[10]                            ; Stuck at GND              ; AUDIO_DAC:u4|SDRAM_Out[10]                                                                       ;
;                                                           ; due to stuck port data_in ;                                                                                                  ;
; AUDIO_DAC:u4|SDRAM_Out_Tmp[9]                             ; Stuck at GND              ; AUDIO_DAC:u4|SDRAM_Out[9]                                                                        ;
;                                                           ; due to stuck port data_in ;                                                                                                  ;
; AUDIO_DAC:u4|SDRAM_Out_Tmp[8]                             ; Stuck at GND              ; AUDIO_DAC:u4|SDRAM_Out[8]                                                                        ;
;                                                           ; due to stuck port data_in ;                                                                                                  ;
; AUDIO_DAC:u4|SDRAM_Out_Tmp[7]                             ; Stuck at GND              ; AUDIO_DAC:u4|SDRAM_Out[7]                                                                        ;
;                                                           ; due to stuck port data_in ;                                                                                                  ;
; AUDIO_DAC:u4|SDRAM_Out_Tmp[6]                             ; Stuck at GND              ; AUDIO_DAC:u4|SDRAM_Out[6]                                                                        ;
;                                                           ; due to stuck port data_in ;                                                                                                  ;
; AUDIO_DAC:u4|SDRAM_Out_Tmp[5]                             ; Stuck at GND              ; AUDIO_DAC:u4|SDRAM_Out[5]                                                                        ;
;                                                           ; due to stuck port data_in ;                                                                                                  ;
; AUDIO_DAC:u4|SDRAM_Out_Tmp[4]                             ; Stuck at GND              ; AUDIO_DAC:u4|SDRAM_Out[4]                                                                        ;
;                                                           ; due to stuck port data_in ;                                                                                                  ;
; AUDIO_DAC:u4|SDRAM_Out_Tmp[3]                             ; Stuck at GND              ; AUDIO_DAC:u4|SDRAM_Out[3]                                                                        ;
;                                                           ; due to stuck port data_in ;                                                                                                  ;
; AUDIO_DAC:u4|SDRAM_Out_Tmp[2]                             ; Stuck at GND              ; AUDIO_DAC:u4|SDRAM_Out[2]                                                                        ;
;                                                           ; due to stuck port data_in ;                                                                                                  ;
; AUDIO_DAC:u4|SDRAM_Out_Tmp[1]                             ; Stuck at GND              ; AUDIO_DAC:u4|SDRAM_Out[1]                                                                        ;
;                                                           ; due to stuck port data_in ;                                                                                                  ;
; AUDIO_DAC:u4|SDRAM_Out_Tmp[0]                             ; Stuck at GND              ; AUDIO_DAC:u4|SDRAM_Out[0]                                                                        ;
;                                                           ; due to stuck port data_in ;                                                                                                  ;
; AUDIO_DAC:u4|SRAM_Out_Tmp[15]                             ; Stuck at GND              ; AUDIO_DAC:u4|SRAM_Out[15]                                                                        ;
;                                                           ; due to stuck port data_in ;                                                                                                  ;
; AUDIO_DAC:u4|SRAM_Out_Tmp[14]                             ; Stuck at GND              ; AUDIO_DAC:u4|SRAM_Out[14]                                                                        ;
;                                                           ; due to stuck port data_in ;                                                                                                  ;
; AUDIO_DAC:u4|SRAM_Out_Tmp[13]                             ; Stuck at GND              ; AUDIO_DAC:u4|SRAM_Out[13]                                                                        ;
;                                                           ; due to stuck port data_in ;                                                                                                  ;
; AUDIO_DAC:u4|SRAM_Out_Tmp[12]                             ; Stuck at GND              ; AUDIO_DAC:u4|SRAM_Out[12]                                                                        ;
;                                                           ; due to stuck port data_in ;                                                                                                  ;
; AUDIO_DAC:u4|SRAM_Out_Tmp[11]                             ; Stuck at GND              ; AUDIO_DAC:u4|SRAM_Out[11]                                                                        ;
;                                                           ; due to stuck port data_in ;                                                                                                  ;
; AUDIO_DAC:u4|SRAM_Out_Tmp[10]                             ; Stuck at GND              ; AUDIO_DAC:u4|SRAM_Out[10]                                                                        ;
;                                                           ; due to stuck port data_in ;                                                                                                  ;
; AUDIO_DAC:u4|SRAM_Out_Tmp[9]                              ; Stuck at GND              ; AUDIO_DAC:u4|SRAM_Out[9]                                                                         ;
;                                                           ; due to stuck port data_in ;                                                                                                  ;
; AUDIO_DAC:u4|SRAM_Out_Tmp[8]                              ; Stuck at GND              ; AUDIO_DAC:u4|SRAM_Out[8]                                                                         ;
;                                                           ; due to stuck port data_in ;                                                                                                  ;
; AUDIO_DAC:u4|SRAM_Out_Tmp[7]                              ; Stuck at GND              ; AUDIO_DAC:u4|SRAM_Out[7]                                                                         ;
;                                                           ; due to stuck port data_in ;                                                                                                  ;
; AUDIO_DAC:u4|SRAM_Out_Tmp[6]                              ; Stuck at GND              ; AUDIO_DAC:u4|SRAM_Out[6]                                                                         ;
;                                                           ; due to stuck port data_in ;                                                                                                  ;
; AUDIO_DAC:u4|SRAM_Out_Tmp[5]                              ; Stuck at GND              ; AUDIO_DAC:u4|SRAM_Out[5]                                                                         ;
;                                                           ; due to stuck port data_in ;                                                                                                  ;
; AUDIO_DAC:u4|SRAM_Out_Tmp[4]                              ; Stuck at GND              ; AUDIO_DAC:u4|SRAM_Out[4]                                                                         ;
;                                                           ; due to stuck port data_in ;                                                                                                  ;
; AUDIO_DAC:u4|SRAM_Out_Tmp[3]                              ; Stuck at GND              ; AUDIO_DAC:u4|SRAM_Out[3]                                                                         ;
;                                                           ; due to stuck port data_in ;                                                                                                  ;
; AUDIO_DAC:u4|SRAM_Out_Tmp[2]                              ; Stuck at GND              ; AUDIO_DAC:u4|SRAM_Out[2]                                                                         ;
;                                                           ; due to stuck port data_in ;                                                                                                  ;
; AUDIO_DAC:u4|SRAM_Out_Tmp[1]                              ; Stuck at GND              ; AUDIO_DAC:u4|SRAM_Out[1]                                                                         ;
;                                                           ; due to stuck port data_in ;                                                                                                  ;
; AUDIO_DAC:u4|SRAM_Out_Tmp[0]                              ; Stuck at GND              ; AUDIO_DAC:u4|SRAM_Out[0]                                                                         ;
;                                                           ; due to stuck port data_in ;                                                                                                  ;
; I2C_AV_Config:u3|mI2C_DATA[23]                            ; Stuck at GND              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[23]                                                        ;
;                                                           ; due to stuck port data_in ;                                                                                                  ;
; I2C_AV_Config:u3|mI2C_DATA[19]                            ; Stuck at GND              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[19]                                                        ;
;                                                           ; due to stuck port data_in ;                                                                                                  ;
; I2C_AV_Config:u3|mI2C_DATA[17]                            ; Stuck at GND              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[17]                                                        ;
;                                                           ; due to stuck port data_in ;                                                                                                  ;
; I2C_AV_Config:u3|mI2C_DATA[16]                            ; Stuck at GND              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[16]                                                        ;
;                                                           ; due to stuck port data_in ;                                                                                                  ;
; AUDIO_DAC:u4|FLASH_Out_Tmp[14]                            ; Stuck at GND              ; AUDIO_DAC:u4|FLASH_Out[14]                                                                       ;
;                                                           ; due to stuck port data_in ;                                                                                                  ;
; flash_default_tester:flash1|LCD:L|mLCD_ST~7               ; Lost Fanouts              ; flash_default_tester:flash1|LCD:L|mLCD_ST.000011                                                 ;
; AUDIO_DAC:u4|FLASH_Out_Tmp[13]                            ; Stuck at GND              ; AUDIO_DAC:u4|FLASH_Out[13]                                                                       ;
;                                                           ; due to stuck port data_in ;                                                                                                  ;
; flash_default_tester:flash1|LCD:L|LCD_Controller:u0|oDone ; Lost Fanouts              ; flash_default_tester:flash1|LCD:L|LCD_Controller:u0|preStart                                     ;
+-----------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 510   ;
; Number of registers using Synchronous Clear  ; 131   ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 95    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 210   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; bpm_o[5]                               ; 15      ;
; bpm_o[4]                               ; 15      ;
; bpm_o[3]                               ; 14      ;
; bpm_o[2]                               ; 12      ;
; Total number of inverted registers = 4 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; 3:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|r_ADDR[5]       ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester|flash_writer:f1|addr_read[18]       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_70_Default|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4]                                                ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|Cont_Finish[1]  ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|Start_Delay[10] ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_70_Default|flash_default_tester:flash1|LCD:L|LUT_INDEX[3]                                                  ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|CMD_Period[5]   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_70_Default|flash_default_tester:flash1|LCD:L|LCD_Controller:u0|mStart                                      ;
; 5:1                ; 18 bits   ; 54 LEs        ; 18 LEs               ; 36 LEs                 ; Yes        ; |DE2_70_Default|flash_default_tester:flash1|LCD:L|mDLY[6]                                                       ;
; 32:1               ; 3 bits    ; 63 LEs        ; 9 LEs                ; 54 LEs                 ; Yes        ; |DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester|flash_writer:f1|oFLASH_CMD[3]       ;
; 34:1               ; 3 bits    ; 66 LEs        ; 33 LEs               ; 33 LEs                 ; Yes        ; |DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester|flash_writer:f1|ST_P[1]             ;
; 34:1               ; 22 bits   ; 484 LEs       ; 22 LEs               ; 462 LEs                ; Yes        ; |DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester|flash_writer:f1|addr_prog[12]       ;
; 65:1               ; 2 bits    ; 86 LEs        ; 12 LEs               ; 74 LEs                 ; Yes        ; |DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester|ST[4]                               ;
; 67:1               ; 3 bits    ; 132 LEs       ; 69 LEs               ; 63 LEs                 ; Yes        ; |DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester|ST[0]                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |DE2_70_Default|bpm_o                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_70_Default|flash_default_tester:flash1|LCD:L|mLCD_ST                                                       ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |DE2_70_Default|bpm_o                                                                                           ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |DE2_70_Default|bpm_o                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|Selector38      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|Selector37      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|Selector39      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |DE2_70_Default|flash_default_tester:flash1|LCD:L|mLCD_ST                                                       ;
; 10:1               ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; No         ; |DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|ST              ;
; 10:1               ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; No         ; |DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|ST              ;
; 16:1               ; 2 bits    ; 20 LEs        ; 6 LEs                ; 14 LEs                 ; No         ; |DE2_70_Default|flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|ST              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component ;
+-------------------------------+--------------------+----------------------------------+
; Parameter Name                ; Value              ; Type                             ;
+-------------------------------+--------------------+----------------------------------+
; OPERATION_MODE                ; SOURCE_SYNCHRONOUS ; Untyped                          ;
; PLL_TYPE                      ; AUTO               ; Untyped                          ;
; LPM_HINT                      ; UNUSED             ; Untyped                          ;
; QUALIFY_CONF_DONE             ; OFF                ; Untyped                          ;
; COMPENSATE_CLOCK              ; CLK0               ; Untyped                          ;
; SCAN_CHAIN                    ; LONG               ; Untyped                          ;
; PRIMARY_CLOCK                 ; INCLK0             ; Untyped                          ;
; INCLK0_INPUT_FREQUENCY        ; 37037              ; Signed Integer                   ;
; INCLK1_INPUT_FREQUENCY        ; 0                  ; Untyped                          ;
; GATE_LOCK_SIGNAL              ; NO                 ; Untyped                          ;
; GATE_LOCK_COUNTER             ; 0                  ; Untyped                          ;
; LOCK_HIGH                     ; 1                  ; Untyped                          ;
; LOCK_LOW                      ; 1                  ; Untyped                          ;
; VALID_LOCK_MULTIPLIER         ; 1                  ; Untyped                          ;
; INVALID_LOCK_MULTIPLIER       ; 5                  ; Untyped                          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                ; Untyped                          ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                ; Untyped                          ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                ; Untyped                          ;
; SKIP_VCO                      ; OFF                ; Untyped                          ;
; SWITCH_OVER_COUNTER           ; 0                  ; Untyped                          ;
; SWITCH_OVER_TYPE              ; AUTO               ; Untyped                          ;
; FEEDBACK_SOURCE               ; EXTCLK0            ; Untyped                          ;
; BANDWIDTH                     ; 0                  ; Untyped                          ;
; BANDWIDTH_TYPE                ; AUTO               ; Untyped                          ;
; SPREAD_FREQUENCY              ; 0                  ; Untyped                          ;
; DOWN_SPREAD                   ; 0                  ; Untyped                          ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                ; Untyped                          ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                ; Untyped                          ;
; CLK9_MULTIPLY_BY              ; 0                  ; Untyped                          ;
; CLK8_MULTIPLY_BY              ; 0                  ; Untyped                          ;
; CLK7_MULTIPLY_BY              ; 0                  ; Untyped                          ;
; CLK6_MULTIPLY_BY              ; 0                  ; Untyped                          ;
; CLK5_MULTIPLY_BY              ; 1                  ; Untyped                          ;
; CLK4_MULTIPLY_BY              ; 1                  ; Untyped                          ;
; CLK3_MULTIPLY_BY              ; 1                  ; Untyped                          ;
; CLK2_MULTIPLY_BY              ; 14                 ; Signed Integer                   ;
; CLK1_MULTIPLY_BY              ; 2                  ; Signed Integer                   ;
; CLK0_MULTIPLY_BY              ; 14                 ; Signed Integer                   ;
; CLK9_DIVIDE_BY                ; 0                  ; Untyped                          ;
; CLK8_DIVIDE_BY                ; 0                  ; Untyped                          ;
; CLK7_DIVIDE_BY                ; 0                  ; Untyped                          ;
; CLK6_DIVIDE_BY                ; 0                  ; Untyped                          ;
; CLK5_DIVIDE_BY                ; 1                  ; Untyped                          ;
; CLK4_DIVIDE_BY                ; 1                  ; Untyped                          ;
; CLK3_DIVIDE_BY                ; 1                  ; Untyped                          ;
; CLK2_DIVIDE_BY                ; 15                 ; Signed Integer                   ;
; CLK1_DIVIDE_BY                ; 3                  ; Signed Integer                   ;
; CLK0_DIVIDE_BY                ; 15                 ; Signed Integer                   ;
; CLK9_PHASE_SHIFT              ; 0                  ; Untyped                          ;
; CLK8_PHASE_SHIFT              ; 0                  ; Untyped                          ;
; CLK7_PHASE_SHIFT              ; 0                  ; Untyped                          ;
; CLK6_PHASE_SHIFT              ; 0                  ; Untyped                          ;
; CLK5_PHASE_SHIFT              ; 0                  ; Untyped                          ;
; CLK4_PHASE_SHIFT              ; 0                  ; Untyped                          ;
; CLK3_PHASE_SHIFT              ; 0                  ; Untyped                          ;
; CLK2_PHASE_SHIFT              ; -9921              ; Untyped                          ;
; CLK1_PHASE_SHIFT              ; 0                  ; Untyped                          ;
; CLK0_PHASE_SHIFT              ; 0                  ; Untyped                          ;
; CLK5_TIME_DELAY               ; 0                  ; Untyped                          ;
; CLK4_TIME_DELAY               ; 0                  ; Untyped                          ;
; CLK3_TIME_DELAY               ; 0                  ; Untyped                          ;
; CLK2_TIME_DELAY               ; 0                  ; Untyped                          ;
; CLK1_TIME_DELAY               ; 0                  ; Untyped                          ;
; CLK0_TIME_DELAY               ; 0                  ; Untyped                          ;
; CLK9_DUTY_CYCLE               ; 50                 ; Untyped                          ;
; CLK8_DUTY_CYCLE               ; 50                 ; Untyped                          ;
; CLK7_DUTY_CYCLE               ; 50                 ; Untyped                          ;
; CLK6_DUTY_CYCLE               ; 50                 ; Untyped                          ;
; CLK5_DUTY_CYCLE               ; 50                 ; Untyped                          ;
; CLK4_DUTY_CYCLE               ; 50                 ; Untyped                          ;
; CLK3_DUTY_CYCLE               ; 50                 ; Untyped                          ;
; CLK2_DUTY_CYCLE               ; 50                 ; Signed Integer                   ;
; CLK1_DUTY_CYCLE               ; 50                 ; Signed Integer                   ;
; CLK0_DUTY_CYCLE               ; 50                 ; Signed Integer                   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; LOCK_WINDOW_UI                ;  0.05              ; Untyped                          ;
; LOCK_WINDOW_UI_BITS           ; UNUSED             ; Untyped                          ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED             ; Untyped                          ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED             ; Untyped                          ;
; DPA_MULTIPLY_BY               ; 0                  ; Untyped                          ;
; DPA_DIVIDE_BY                 ; 1                  ; Untyped                          ;
; DPA_DIVIDER                   ; 0                  ; Untyped                          ;
; EXTCLK3_MULTIPLY_BY           ; 1                  ; Untyped                          ;
; EXTCLK2_MULTIPLY_BY           ; 1                  ; Untyped                          ;
; EXTCLK1_MULTIPLY_BY           ; 1                  ; Untyped                          ;
; EXTCLK0_MULTIPLY_BY           ; 1                  ; Untyped                          ;
; EXTCLK3_DIVIDE_BY             ; 1                  ; Untyped                          ;
; EXTCLK2_DIVIDE_BY             ; 1                  ; Untyped                          ;
; EXTCLK1_DIVIDE_BY             ; 1                  ; Untyped                          ;
; EXTCLK0_DIVIDE_BY             ; 1                  ; Untyped                          ;
; EXTCLK3_PHASE_SHIFT           ; 0                  ; Untyped                          ;
; EXTCLK2_PHASE_SHIFT           ; 0                  ; Untyped                          ;
; EXTCLK1_PHASE_SHIFT           ; 0                  ; Untyped                          ;
; EXTCLK0_PHASE_SHIFT           ; 0                  ; Untyped                          ;
; EXTCLK3_TIME_DELAY            ; 0                  ; Untyped                          ;
; EXTCLK2_TIME_DELAY            ; 0                  ; Untyped                          ;
; EXTCLK1_TIME_DELAY            ; 0                  ; Untyped                          ;
; EXTCLK0_TIME_DELAY            ; 0                  ; Untyped                          ;
; EXTCLK3_DUTY_CYCLE            ; 50                 ; Untyped                          ;
; EXTCLK2_DUTY_CYCLE            ; 50                 ; Untyped                          ;
; EXTCLK1_DUTY_CYCLE            ; 50                 ; Untyped                          ;
; EXTCLK0_DUTY_CYCLE            ; 50                 ; Untyped                          ;
; VCO_MULTIPLY_BY               ; 0                  ; Untyped                          ;
; VCO_DIVIDE_BY                 ; 0                  ; Untyped                          ;
; SCLKOUT0_PHASE_SHIFT          ; 0                  ; Untyped                          ;
; SCLKOUT1_PHASE_SHIFT          ; 0                  ; Untyped                          ;
; VCO_MIN                       ; 0                  ; Untyped                          ;
; VCO_MAX                       ; 0                  ; Untyped                          ;
; VCO_CENTER                    ; 0                  ; Untyped                          ;
; PFD_MIN                       ; 0                  ; Untyped                          ;
; PFD_MAX                       ; 0                  ; Untyped                          ;
; M_INITIAL                     ; 0                  ; Untyped                          ;
; M                             ; 0                  ; Untyped                          ;
; N                             ; 1                  ; Untyped                          ;
; M2                            ; 1                  ; Untyped                          ;
; N2                            ; 1                  ; Untyped                          ;
; SS                            ; 1                  ; Untyped                          ;
; C0_HIGH                       ; 0                  ; Untyped                          ;
; C1_HIGH                       ; 0                  ; Untyped                          ;
; C2_HIGH                       ; 0                  ; Untyped                          ;
; C3_HIGH                       ; 0                  ; Untyped                          ;
; C4_HIGH                       ; 0                  ; Untyped                          ;
; C5_HIGH                       ; 0                  ; Untyped                          ;
; C6_HIGH                       ; 0                  ; Untyped                          ;
; C7_HIGH                       ; 0                  ; Untyped                          ;
; C8_HIGH                       ; 0                  ; Untyped                          ;
; C9_HIGH                       ; 0                  ; Untyped                          ;
; C0_LOW                        ; 0                  ; Untyped                          ;
; C1_LOW                        ; 0                  ; Untyped                          ;
; C2_LOW                        ; 0                  ; Untyped                          ;
; C3_LOW                        ; 0                  ; Untyped                          ;
; C4_LOW                        ; 0                  ; Untyped                          ;
; C5_LOW                        ; 0                  ; Untyped                          ;
; C6_LOW                        ; 0                  ; Untyped                          ;
; C7_LOW                        ; 0                  ; Untyped                          ;
; C8_LOW                        ; 0                  ; Untyped                          ;
; C9_LOW                        ; 0                  ; Untyped                          ;
; C0_INITIAL                    ; 0                  ; Untyped                          ;
; C1_INITIAL                    ; 0                  ; Untyped                          ;
; C2_INITIAL                    ; 0                  ; Untyped                          ;
; C3_INITIAL                    ; 0                  ; Untyped                          ;
; C4_INITIAL                    ; 0                  ; Untyped                          ;
; C5_INITIAL                    ; 0                  ; Untyped                          ;
; C6_INITIAL                    ; 0                  ; Untyped                          ;
; C7_INITIAL                    ; 0                  ; Untyped                          ;
; C8_INITIAL                    ; 0                  ; Untyped                          ;
; C9_INITIAL                    ; 0                  ; Untyped                          ;
; C0_MODE                       ; BYPASS             ; Untyped                          ;
; C1_MODE                       ; BYPASS             ; Untyped                          ;
; C2_MODE                       ; BYPASS             ; Untyped                          ;
; C3_MODE                       ; BYPASS             ; Untyped                          ;
; C4_MODE                       ; BYPASS             ; Untyped                          ;
; C5_MODE                       ; BYPASS             ; Untyped                          ;
; C6_MODE                       ; BYPASS             ; Untyped                          ;
; C7_MODE                       ; BYPASS             ; Untyped                          ;
; C8_MODE                       ; BYPASS             ; Untyped                          ;
; C9_MODE                       ; BYPASS             ; Untyped                          ;
; C0_PH                         ; 0                  ; Untyped                          ;
; C1_PH                         ; 0                  ; Untyped                          ;
; C2_PH                         ; 0                  ; Untyped                          ;
; C3_PH                         ; 0                  ; Untyped                          ;
; C4_PH                         ; 0                  ; Untyped                          ;
; C5_PH                         ; 0                  ; Untyped                          ;
; C6_PH                         ; 0                  ; Untyped                          ;
; C7_PH                         ; 0                  ; Untyped                          ;
; C8_PH                         ; 0                  ; Untyped                          ;
; C9_PH                         ; 0                  ; Untyped                          ;
; L0_HIGH                       ; 1                  ; Untyped                          ;
; L1_HIGH                       ; 1                  ; Untyped                          ;
; G0_HIGH                       ; 1                  ; Untyped                          ;
; G1_HIGH                       ; 1                  ; Untyped                          ;
; G2_HIGH                       ; 1                  ; Untyped                          ;
; G3_HIGH                       ; 1                  ; Untyped                          ;
; E0_HIGH                       ; 1                  ; Untyped                          ;
; E1_HIGH                       ; 1                  ; Untyped                          ;
; E2_HIGH                       ; 1                  ; Untyped                          ;
; E3_HIGH                       ; 1                  ; Untyped                          ;
; L0_LOW                        ; 1                  ; Untyped                          ;
; L1_LOW                        ; 1                  ; Untyped                          ;
; G0_LOW                        ; 1                  ; Untyped                          ;
; G1_LOW                        ; 1                  ; Untyped                          ;
; G2_LOW                        ; 1                  ; Untyped                          ;
; G3_LOW                        ; 1                  ; Untyped                          ;
; E0_LOW                        ; 1                  ; Untyped                          ;
; E1_LOW                        ; 1                  ; Untyped                          ;
; E2_LOW                        ; 1                  ; Untyped                          ;
; E3_LOW                        ; 1                  ; Untyped                          ;
; L0_INITIAL                    ; 1                  ; Untyped                          ;
; L1_INITIAL                    ; 1                  ; Untyped                          ;
; G0_INITIAL                    ; 1                  ; Untyped                          ;
; G1_INITIAL                    ; 1                  ; Untyped                          ;
; G2_INITIAL                    ; 1                  ; Untyped                          ;
; G3_INITIAL                    ; 1                  ; Untyped                          ;
; E0_INITIAL                    ; 1                  ; Untyped                          ;
; E1_INITIAL                    ; 1                  ; Untyped                          ;
; E2_INITIAL                    ; 1                  ; Untyped                          ;
; E3_INITIAL                    ; 1                  ; Untyped                          ;
; L0_MODE                       ; BYPASS             ; Untyped                          ;
; L1_MODE                       ; BYPASS             ; Untyped                          ;
; G0_MODE                       ; BYPASS             ; Untyped                          ;
; G1_MODE                       ; BYPASS             ; Untyped                          ;
; G2_MODE                       ; BYPASS             ; Untyped                          ;
; G3_MODE                       ; BYPASS             ; Untyped                          ;
; E0_MODE                       ; BYPASS             ; Untyped                          ;
; E1_MODE                       ; BYPASS             ; Untyped                          ;
; E2_MODE                       ; BYPASS             ; Untyped                          ;
; E3_MODE                       ; BYPASS             ; Untyped                          ;
; L0_PH                         ; 0                  ; Untyped                          ;
; L1_PH                         ; 0                  ; Untyped                          ;
; G0_PH                         ; 0                  ; Untyped                          ;
; G1_PH                         ; 0                  ; Untyped                          ;
; G2_PH                         ; 0                  ; Untyped                          ;
; G3_PH                         ; 0                  ; Untyped                          ;
; E0_PH                         ; 0                  ; Untyped                          ;
; E1_PH                         ; 0                  ; Untyped                          ;
; E2_PH                         ; 0                  ; Untyped                          ;
; E3_PH                         ; 0                  ; Untyped                          ;
; M_PH                          ; 0                  ; Untyped                          ;
; C1_USE_CASC_IN                ; OFF                ; Untyped                          ;
; C2_USE_CASC_IN                ; OFF                ; Untyped                          ;
; C3_USE_CASC_IN                ; OFF                ; Untyped                          ;
; C4_USE_CASC_IN                ; OFF                ; Untyped                          ;
; C5_USE_CASC_IN                ; OFF                ; Untyped                          ;
; C6_USE_CASC_IN                ; OFF                ; Untyped                          ;
; C7_USE_CASC_IN                ; OFF                ; Untyped                          ;
; C8_USE_CASC_IN                ; OFF                ; Untyped                          ;
; C9_USE_CASC_IN                ; OFF                ; Untyped                          ;
; CLK0_COUNTER                  ; G0                 ; Untyped                          ;
; CLK1_COUNTER                  ; G0                 ; Untyped                          ;
; CLK2_COUNTER                  ; G0                 ; Untyped                          ;
; CLK3_COUNTER                  ; G0                 ; Untyped                          ;
; CLK4_COUNTER                  ; G0                 ; Untyped                          ;
; CLK5_COUNTER                  ; G0                 ; Untyped                          ;
; CLK6_COUNTER                  ; E0                 ; Untyped                          ;
; CLK7_COUNTER                  ; E1                 ; Untyped                          ;
; CLK8_COUNTER                  ; E2                 ; Untyped                          ;
; CLK9_COUNTER                  ; E3                 ; Untyped                          ;
; L0_TIME_DELAY                 ; 0                  ; Untyped                          ;
; L1_TIME_DELAY                 ; 0                  ; Untyped                          ;
; G0_TIME_DELAY                 ; 0                  ; Untyped                          ;
; G1_TIME_DELAY                 ; 0                  ; Untyped                          ;
; G2_TIME_DELAY                 ; 0                  ; Untyped                          ;
; G3_TIME_DELAY                 ; 0                  ; Untyped                          ;
; E0_TIME_DELAY                 ; 0                  ; Untyped                          ;
; E1_TIME_DELAY                 ; 0                  ; Untyped                          ;
; E2_TIME_DELAY                 ; 0                  ; Untyped                          ;
; E3_TIME_DELAY                 ; 0                  ; Untyped                          ;
; M_TIME_DELAY                  ; 0                  ; Untyped                          ;
; N_TIME_DELAY                  ; 0                  ; Untyped                          ;
; EXTCLK3_COUNTER               ; E3                 ; Untyped                          ;
; EXTCLK2_COUNTER               ; E2                 ; Untyped                          ;
; EXTCLK1_COUNTER               ; E1                 ; Untyped                          ;
; EXTCLK0_COUNTER               ; E0                 ; Untyped                          ;
; ENABLE0_COUNTER               ; L0                 ; Untyped                          ;
; ENABLE1_COUNTER               ; L0                 ; Untyped                          ;
; CHARGE_PUMP_CURRENT           ; 2                  ; Untyped                          ;
; LOOP_FILTER_R                 ;  1.000000          ; Untyped                          ;
; LOOP_FILTER_C                 ; 5                  ; Untyped                          ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999               ; Untyped                          ;
; LOOP_FILTER_R_BITS            ; 9999               ; Untyped                          ;
; LOOP_FILTER_C_BITS            ; 9999               ; Untyped                          ;
; VCO_POST_SCALE                ; 0                  ; Untyped                          ;
; CLK2_OUTPUT_FREQUENCY         ; 0                  ; Untyped                          ;
; CLK1_OUTPUT_FREQUENCY         ; 0                  ; Untyped                          ;
; CLK0_OUTPUT_FREQUENCY         ; 0                  ; Untyped                          ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II         ; Untyped                          ;
; PORT_CLKENA0                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLKENA1                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLKENA2                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLKENA3                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLKENA4                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLKENA5                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_EXTCLK0                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_EXTCLK1                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_EXTCLK2                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_EXTCLK3                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLKBAD0                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLKBAD1                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLK0                     ; PORT_USED          ; Untyped                          ;
; PORT_CLK1                     ; PORT_USED          ; Untyped                          ;
; PORT_CLK2                     ; PORT_USED          ; Untyped                          ;
; PORT_CLK3                     ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLK4                     ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLK5                     ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLK6                     ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLK7                     ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLK8                     ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLK9                     ; PORT_UNUSED        ; Untyped                          ;
; PORT_SCANDATA                 ; PORT_UNUSED        ; Untyped                          ;
; PORT_SCANDATAOUT              ; PORT_UNUSED        ; Untyped                          ;
; PORT_SCANDONE                 ; PORT_UNUSED        ; Untyped                          ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLKLOSS                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_INCLK1                   ; PORT_UNUSED        ; Untyped                          ;
; PORT_INCLK0                   ; PORT_USED          ; Untyped                          ;
; PORT_FBIN                     ; PORT_UNUSED        ; Untyped                          ;
; PORT_PLLENA                   ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLKSWITCH                ; PORT_UNUSED        ; Untyped                          ;
; PORT_ARESET                   ; PORT_USED          ; Untyped                          ;
; PORT_PFDENA                   ; PORT_UNUSED        ; Untyped                          ;
; PORT_SCANCLK                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_SCANACLR                 ; PORT_UNUSED        ; Untyped                          ;
; PORT_SCANREAD                 ; PORT_UNUSED        ; Untyped                          ;
; PORT_SCANWRITE                ; PORT_UNUSED        ; Untyped                          ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_LOCKED                   ; PORT_UNUSED        ; Untyped                          ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED        ; Untyped                          ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_PHASEDONE                ; PORT_UNUSED        ; Untyped                          ;
; PORT_PHASESTEP                ; PORT_UNUSED        ; Untyped                          ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED        ; Untyped                          ;
; PORT_SCANCLKENA               ; PORT_UNUSED        ; Untyped                          ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED        ; Untyped                          ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY  ; Untyped                          ;
; M_TEST_SOURCE                 ; 5                  ; Untyped                          ;
; C0_TEST_SOURCE                ; 5                  ; Untyped                          ;
; C1_TEST_SOURCE                ; 5                  ; Untyped                          ;
; C2_TEST_SOURCE                ; 5                  ; Untyped                          ;
; C3_TEST_SOURCE                ; 5                  ; Untyped                          ;
; C4_TEST_SOURCE                ; 5                  ; Untyped                          ;
; C5_TEST_SOURCE                ; 5                  ; Untyped                          ;
; C6_TEST_SOURCE                ; 5                  ; Untyped                          ;
; C7_TEST_SOURCE                ; 5                  ; Untyped                          ;
; C8_TEST_SOURCE                ; 5                  ; Untyped                          ;
; C9_TEST_SOURCE                ; 5                  ; Untyped                          ;
; CBXI_PARAMETER                ; NOTHING            ; Untyped                          ;
; VCO_FREQUENCY_CONTROL         ; AUTO               ; Untyped                          ;
; VCO_PHASE_SHIFT_STEP          ; 0                  ; Untyped                          ;
; WIDTH_CLOCK                   ; 6                  ; Untyped                          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                  ; Untyped                          ;
; USING_FBMIMICBIDIR_PORT       ; OFF                ; Untyped                          ;
; DEVICE_FAMILY                 ; Cyclone II         ; Untyped                          ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED             ; Untyped                          ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                ; Untyped                          ;
; AUTO_CARRY_CHAINS             ; ON                 ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS          ; OFF                ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS           ; ON                 ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS        ; OFF                ; IGNORE_CASCADE                   ;
+-------------------------------+--------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller:u1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; H_SYNC_CYC     ; 96    ; Signed Integer                        ;
; H_SYNC_BACK    ; 48    ; Signed Integer                        ;
; H_SYNC_ACT     ; 640   ; Signed Integer                        ;
; H_SYNC_FRONT   ; 16    ; Signed Integer                        ;
; H_SYNC_TOTAL   ; 800   ; Signed Integer                        ;
; V_SYNC_CYC     ; 2     ; Signed Integer                        ;
; V_SYNC_BACK    ; 32    ; Signed Integer                        ;
; V_SYNC_ACT     ; 480   ; Signed Integer                        ;
; V_SYNC_FRONT   ; 11    ; Signed Integer                        ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                        ;
; X_START        ; 148   ; Signed Integer                        ;
; Y_START        ; 34    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+-----------------------------------+
; Parameter Name                     ; Value                         ; Type                              ;
+------------------------------------+-------------------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                           ;
; OPERATION_MODE                     ; DUAL_PORT                     ; Untyped                           ;
; WIDTH_A                            ; 8                             ; Signed Integer                    ;
; WIDTHAD_A                          ; 16                            ; Signed Integer                    ;
; NUMWORDS_A                         ; 38400                         ; Signed Integer                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                           ;
; WIDTH_B                            ; 8                             ; Signed Integer                    ;
; WIDTHAD_B                          ; 16                            ; Signed Integer                    ;
; NUMWORDS_B                         ; 38400                         ; Signed Integer                    ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                           ;
; OUTDATA_REG_B                      ; CLOCK1                        ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; M4K                           ; Untyped                           ;
; BYTE_SIZE                          ; 8                             ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                           ;
; INIT_FILE                          ; ./VGA_Controller/Img_DATA.hex ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_B                        ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                        ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                        ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone II                    ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_2c12               ; Untyped                           ;
+------------------------------------+-------------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_AV_Config:u3 ;
+----------------+----------+-----------------------------------+
; Parameter Name ; Value    ; Type                              ;
+----------------+----------+-----------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                    ;
; I2C_Freq       ; 20000    ; Signed Integer                    ;
; LUT_SIZE       ; 51       ; Signed Integer                    ;
; Dummy_DATA     ; 0        ; Signed Integer                    ;
; SET_LIN_L      ; 1        ; Signed Integer                    ;
; SET_LIN_R      ; 2        ; Signed Integer                    ;
; SET_HEAD_L     ; 3        ; Signed Integer                    ;
; SET_HEAD_R     ; 4        ; Signed Integer                    ;
; A_PATH_CTRL    ; 5        ; Signed Integer                    ;
; D_PATH_CTRL    ; 6        ; Signed Integer                    ;
; POWER_ON       ; 7        ; Signed Integer                    ;
; SET_FORMAT     ; 8        ; Signed Integer                    ;
; SAMPLE_CTRL    ; 9        ; Signed Integer                    ;
; SET_ACTIVE     ; 10       ; Signed Integer                    ;
; SET_VIDEO      ; 11       ; Signed Integer                    ;
+----------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_DAC:u4 ;
+------------------+----------+-----------------------------+
; Parameter Name   ; Value    ; Type                        ;
+------------------+----------+-----------------------------+
; REF_CLK          ; 18432000 ; Signed Integer              ;
; SAMPLE_RATE      ; 48000    ; Signed Integer              ;
; DATA_WIDTH       ; 16       ; Signed Integer              ;
; CHANNEL_NUM      ; 2        ; Signed Integer              ;
; SIN_SAMPLE_DATA  ; 48       ; Signed Integer              ;
; FLASH_DATA_NUM   ; 1048576  ; Signed Integer              ;
; SDRAM_DATA_NUM   ; 4194304  ; Signed Integer              ;
; SRAM_DATA_NUM    ; 262144   ; Signed Integer              ;
; FLASH_ADDR_WIDTH ; 20       ; Signed Integer              ;
; SDRAM_ADDR_WIDTH ; 22       ; Signed Integer              ;
; SRAM_ADDR_WIDTH  ; 18       ; Signed Integer              ;
; FLASH_DATA_WIDTH ; 8        ; Signed Integer              ;
; SDRAM_DATA_WIDTH ; 16       ; Signed Integer              ;
; SRAM_DATA_WIDTH  ; 16       ; Signed Integer              ;
; SIN_SANPLE       ; 0        ; Signed Integer              ;
; FLASH_DATA       ; 1        ; Signed Integer              ;
; SDRAM_DATA       ; 2        ; Signed Integer              ;
; SRAM_DATA        ; 3        ; Signed Integer              ;
+------------------+----------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; CMD_READ       ; 0000  ; Unsigned Binary                                                                                     ;
; CMD_WRITE      ; 0001  ; Unsigned Binary                                                                                     ;
; CMD_BLK_ERA    ; 0010  ; Unsigned Binary                                                                                     ;
; CMD_SEC_ERA    ; 0011  ; Unsigned Binary                                                                                     ;
; CMD_CHP_ERA    ; 0100  ; Unsigned Binary                                                                                     ;
; CMD_ENTRY_ID   ; 0101  ; Unsigned Binary                                                                                     ;
; CMD_RESET      ; 0110  ; Unsigned Binary                                                                                     ;
; PER_READ       ; 1     ; Signed Integer                                                                                      ;
; PER_WRITE      ; 100   ; Signed Integer                                                                                      ;
; PER_BLK_ERA    ; 6     ; Signed Integer                                                                                      ;
; PER_SEC_ERA    ; 6     ; Signed Integer                                                                                      ;
; PER_CHP_ERA    ; 5     ; Signed Integer                                                                                      ;
; PER_ENTRY_ID   ; 3     ; Signed Integer                                                                                      ;
; PER_RESET      ; 6     ; Signed Integer                                                                                      ;
; IDEL           ; 0     ; Signed Integer                                                                                      ;
; P1             ; 1     ; Signed Integer                                                                                      ;
; P2             ; 2     ; Signed Integer                                                                                      ;
; P3             ; 3     ; Signed Integer                                                                                      ;
; P4             ; 4     ; Signed Integer                                                                                      ;
; P5             ; 5     ; Signed Integer                                                                                      ;
; P3_PRG         ; 6     ; Signed Integer                                                                                      ;
; P3_DEV         ; 7     ; Signed Integer                                                                                      ;
; P4_PRG         ; 8     ; Signed Integer                                                                                      ;
; P6_BLK_ERA     ; 9     ; Signed Integer                                                                                      ;
; P6_SEC_ERA     ; 10    ; Signed Integer                                                                                      ;
; P6_CHP_ERA     ; 11    ; Signed Integer                                                                                      ;
; READ           ; 12    ; Signed Integer                                                                                      ;
; RESET          ; 13    ; Signed Integer                                                                                      ;
; CLK_Divide     ; 8     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flash_default_tester:flash1|LCD:L ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; LCD_INTIAL     ; 0     ; Signed Integer                                        ;
; LCD_LINE1      ; 5     ; Signed Integer                                        ;
; LCD_CH_LINE    ; 21    ; Signed Integer                                        ;
; LCD_LINE2      ; 22    ; Signed Integer                                        ;
; LUT_SIZE       ; 39    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flash_default_tester:flash1|LCD:L|LCD_Controller:u0 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; CLK_Divide     ; 16    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: three_digit_ss:tds|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_d6m ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: three_digit_ss:tds|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_aem ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: three_digit_ss:tds|lpm_divide:Mod1 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_d6m ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: three_digit_ss:tds|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                   ;
; LPM_WIDTHD             ; 7              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_dem ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: three_digit_ss:tds|lpm_divide:Mod2 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_d6m ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 32             ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_nto ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 10             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_u7m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 10             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_rfm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div4 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 32             ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_nto ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div5 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 5              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_7so ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 10             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_rfm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                             ;
+-------------------------------+------------------------------------------+
; Name                          ; Value                                    ;
+-------------------------------+------------------------------------------+
; Number of entity instances    ; 1                                        ;
; Entity Instance               ; VGA_Audio_PLL:p1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; SOURCE_SYNCHRONOUS                       ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
+-------------------------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                      ;
+-------------------------------------------+-----------------------------------------------------------+
; Name                                      ; Value                                                     ;
+-------------------------------------------+-----------------------------------------------------------+
; Number of entity instances                ; 1                                                         ;
; Entity Instance                           ; VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                 ;
;     -- WIDTH_A                            ; 8                                                         ;
;     -- NUMWORDS_A                         ; 38400                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                              ;
;     -- WIDTH_B                            ; 8                                                         ;
;     -- NUMWORDS_B                         ; 38400                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
+-------------------------------------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "flash_default_tester:flash1|LCD:L"                                                                                                                                                      ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; txt1[7..6] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; txt1[4]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; txt1[1]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; txt2[7]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; txt3[7]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; txt4[2..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; txt4[7]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; txt4[4]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; txt5[7]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; txt6[7]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; txt6[4]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; txt7[7..6] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; txt7[4]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; txt7[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; keded      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; keded[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; index      ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; value      ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5"                             ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; iRST_n   ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; oDATA    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; FL_RST_n ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "flash_default_tester:flash1|DE2_70_flash_word_tester:tester"                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; flash_addr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "flash_default_tester:flash1"                                                                                                                                                                  ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iBUSSW          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iBUSSW[-1]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; iTRIKEY         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iTRIKEY[-1]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; oFLASH_A        ; Output ; Warning  ; Output or bidir port (26 bits) is wider than the port expression (22 bits) it drives; bit(s) "oFLASH_A[25..22]" have no fanouts                                                    ;
; oLCD_ON         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; oLCD_BLON       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; LCD_D           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; oLCD_RW         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; oLCD_EN         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; oLCD_RS         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; iLCD_ON_1       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iLCD_ON_1[-1]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; iLCD_BLON_1     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iLCD_BLON_1[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; LCD_D_1         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; LCD_D_1[7..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; iLCD_RW_1       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iLCD_RW_1[-1]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; iLCD_EN_1       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iLCD_EN_1[-1]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; iLCD_RS_1       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iLCD_RS_1[-1]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; TIME_OUT        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; oSTATUS         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; oEND            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; oERASE_STATUS   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; PROG            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; READ            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; ERASE           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RESET           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; VERIFY_TIME     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO_DAC:u4"                                                                                                                                              ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                             ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; iSrc_Select ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "iSrc_Select[1..1]" will be connected to GND. ;
; oFLASH_ADDR ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                            ;
; iFLASH_DATA ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.        ;
; oSDRAM_ADDR ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                            ;
; iSDRAM_DATA ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.        ;
; oSRAM_ADDR  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                            ;
; iSRAM_DATA  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.        ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_AV_Config:u3|I2C_Controller:u0"                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_AV_Config:u3"                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iRST_N     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iRST_N[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_OSD_RAM:u2|Img_RAM:u0"                                                                                                                                                             ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data      ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "data[7..1]" will be connected to GND.                                       ;
; wraddress ; Input ; Warning  ; Input port expression (19 bits) is wider than the input port (16 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_OSD_RAM:u2"                                                                                                                                                                            ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                             ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iVGA_ADDR    ; Input ; Warning  ; Input port expression (20 bits) is wider than the input port (19 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; iON_R        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iON_R[9..0]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; iON_G        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iON_G[9..0]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; iON_B        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iON_B[9..0]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; iOFF_R       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iOFF_R[9..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; iOFF_G       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iOFF_G[9..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; iOFF_B       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iOFF_B[8..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; iOFF_B[9]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; iWR_DATA     ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; iWR_ADDR     ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; iWR_EN       ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; iWR_CLK      ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Controller:u1"                                                                                                                                           ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; iCursor_RGB_EN[2..0] ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; iCursor_RGB_EN[3]    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; oAddress[19]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; iCursor_X            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; iCursor_Y            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; iCursor_R            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; iCursor_G            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; iCursor_B            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; oCoord_X             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; oCoord_Y             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:14     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Jun 02 14:10:46 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_70_Default -c DE2_70_Default
Info (12021): Found 1 design units, including 1 entities, in source file three_digit_ss.v
    Info (12023): Found entity 1: three_digit_ss
Info (12021): Found 1 design units, including 1 entities, in source file seven_segment.v
    Info (12023): Found entity 1: seven_segment
Info (12021): Found 1 design units, including 1 entities, in source file vga_audio_pll.v
    Info (12023): Found entity 1: VGA_Audio_PLL
Info (12021): Found 1 design units, including 1 entities, in source file seg7_lut_8.v
    Info (12023): Found entity 1: SEG7_LUT_8
Info (12021): Found 1 design units, including 1 entities, in source file seg7_lut.v
    Info (12023): Found entity 1: SEG7_LUT
Info (12021): Found 1 design units, including 1 entities, in source file reset_delay.v
    Info (12023): Found entity 1: Reset_Delay
Info (12021): Found 1 design units, including 1 entities, in source file lcd_test.v
    Info (12023): Found entity 1: LCD_TEST
Info (12021): Found 1 design units, including 1 entities, in source file lcd_controller.v
    Info (12023): Found entity 1: LCD_Controller
Info (12021): Found 1 design units, including 1 entities, in source file lcd.v
    Info (12023): Found entity 1: LCD
Info (12021): Found 1 design units, including 1 entities, in source file i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller
Info (12021): Found 1 design units, including 1 entities, in source file i2c_av_config.v
    Info (12023): Found entity 1: I2C_AV_Config
Info (12021): Found 1 design units, including 1 entities, in source file flash_writer.v
    Info (12023): Found entity 1: flash_writer
Warning (10275): Verilog HDL Module Instantiation warning at flash_default_tester.v(199): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file flash_default_tester.v
    Info (12023): Found entity 1: flash_default_tester
Info (12021): Found 1 design units, including 1 entities, in source file flash_controller.v
    Info (12023): Found entity 1: Flash_Controller
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_flash_word_tester.v
    Info (12023): Found entity 1: DE2_70_flash_word_tester
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_default.v
    Info (12023): Found entity 1: DE2_70_Default
Info (12021): Found 1 design units, including 1 entities, in source file audio_dac.v
    Info (12023): Found entity 1: AUDIO_DAC
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller/vga_osd_ram.v
    Info (12023): Found entity 1: VGA_OSD_RAM
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller/vga_controller.v
    Info (12023): Found entity 1: VGA_Controller
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller/img_ram.v
    Info (12023): Found entity 1: Img_RAM
Warning (10037): Verilog HDL or VHDL warning at DE2_70_Default.v(473): conditional expression evaluates to a constant
Info (12127): Elaborating entity "DE2_70_Default" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at DE2_70_Default.v(617): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at DE2_70_Default.v(628): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at DE2_70_Default.v(643): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at DE2_70_Default.v(645): truncated value with size 32 to match size of target (10)
Warning (10034): Output port "oDRAM0_A" at DE2_70_Default.v(252) has no driver
Warning (10034): Output port "oDRAM1_A" at DE2_70_Default.v(253) has no driver
Warning (10034): Output port "oDRAM0_BA" at DE2_70_Default.v(266) has no driver
Warning (10034): Output port "oDRAM1_BA" at DE2_70_Default.v(267) has no driver
Warning (10034): Output port "oSRAM_A" at DE2_70_Default.v(286) has no driver
Warning (10034): Output port "oSRAM_BE_N" at DE2_70_Default.v(290) has no driver
Warning (10034): Output port "oOTG_A" at DE2_70_Default.v(300) has no driver
Warning (10034): Output port "oUART_TXD" at DE2_70_Default.v(243) has no driver
Warning (10034): Output port "oUART_CTS" at DE2_70_Default.v(245) has no driver
Warning (10034): Output port "oIRDA_TXD" at DE2_70_Default.v(248) has no driver
Warning (10034): Output port "oDRAM0_LDQM0" at DE2_70_Default.v(254) has no driver
Warning (10034): Output port "oDRAM1_LDQM0" at DE2_70_Default.v(255) has no driver
Warning (10034): Output port "oDRAM0_UDQM1" at DE2_70_Default.v(256) has no driver
Warning (10034): Output port "oDRAM1_UDQM1" at DE2_70_Default.v(257) has no driver
Warning (10034): Output port "oDRAM0_WE_N" at DE2_70_Default.v(258) has no driver
Warning (10034): Output port "oDRAM1_WE_N" at DE2_70_Default.v(259) has no driver
Warning (10034): Output port "oDRAM0_CAS_N" at DE2_70_Default.v(260) has no driver
Warning (10034): Output port "oDRAM1_CAS_N" at DE2_70_Default.v(261) has no driver
Warning (10034): Output port "oDRAM0_RAS_N" at DE2_70_Default.v(262) has no driver
Warning (10034): Output port "oDRAM1_RAS_N" at DE2_70_Default.v(263) has no driver
Warning (10034): Output port "oDRAM0_CS_N" at DE2_70_Default.v(264) has no driver
Warning (10034): Output port "oDRAM1_CS_N" at DE2_70_Default.v(265) has no driver
Warning (10034): Output port "oDRAM0_CLK" at DE2_70_Default.v(268) has no driver
Warning (10034): Output port "oDRAM1_CLK" at DE2_70_Default.v(269) has no driver
Warning (10034): Output port "oDRAM0_CKE" at DE2_70_Default.v(270) has no driver
Warning (10034): Output port "oDRAM1_CKE" at DE2_70_Default.v(271) has no driver
Warning (10034): Output port "oSRAM_ADSC_N" at DE2_70_Default.v(287) has no driver
Warning (10034): Output port "oSRAM_ADSP_N" at DE2_70_Default.v(288) has no driver
Warning (10034): Output port "oSRAM_ADV_N" at DE2_70_Default.v(289) has no driver
Warning (10034): Output port "oSRAM_CE1_N" at DE2_70_Default.v(291) has no driver
Warning (10034): Output port "oSRAM_CE2" at DE2_70_Default.v(292) has no driver
Warning (10034): Output port "oSRAM_CE3_N" at DE2_70_Default.v(293) has no driver
Warning (10034): Output port "oSRAM_CLK" at DE2_70_Default.v(294) has no driver
Warning (10034): Output port "oSRAM_GW_N" at DE2_70_Default.v(295) has no driver
Warning (10034): Output port "oSRAM_OE_N" at DE2_70_Default.v(296) has no driver
Warning (10034): Output port "oSRAM_WE_N" at DE2_70_Default.v(297) has no driver
Warning (10034): Output port "oOTG_CS_N" at DE2_70_Default.v(301) has no driver
Warning (10034): Output port "oOTG_OE_N" at DE2_70_Default.v(302) has no driver
Warning (10034): Output port "oOTG_WE_N" at DE2_70_Default.v(303) has no driver
Warning (10034): Output port "oOTG_RESET_N" at DE2_70_Default.v(304) has no driver
Warning (10034): Output port "oOTG_DACK0_N" at DE2_70_Default.v(311) has no driver
Warning (10034): Output port "oOTG_DACK1_N" at DE2_70_Default.v(312) has no driver
Warning (10034): Output port "oENET_CMD" at DE2_70_Default.v(339) has no driver
Warning (10034): Output port "oENET_CS_N" at DE2_70_Default.v(340) has no driver
Warning (10034): Output port "oENET_IOW_N" at DE2_70_Default.v(341) has no driver
Warning (10034): Output port "oENET_IOR_N" at DE2_70_Default.v(342) has no driver
Warning (10034): Output port "oENET_RESET_N" at DE2_70_Default.v(343) has no driver
Warning (10034): Output port "oENET_CLK" at DE2_70_Default.v(345) has no driver
Warning (10665): Bidirectional port "AUD_DACLRCK" at DE2_70_Default.v(349) has a one-way connection to bidirectional port "AUD_ADCLRCK"
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:r0"
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)
Info (12128): Elaborating entity "VGA_Audio_PLL" for hierarchy "VGA_Audio_PLL:p1"
Info (12128): Elaborating entity "altpll" for hierarchy "VGA_Audio_PLL:p1|altpll:altpll_component"
Warning (287013): Variable or input pin "configupdate" is defined but never used.
Info (12130): Elaborated megafunction instantiation "VGA_Audio_PLL:p1|altpll:altpll_component"
Info (12133): Instantiated megafunction "VGA_Audio_PLL:p1|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "15"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "14"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "3"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "15"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "14"
    Info (12134): Parameter "clk2_phase_shift" = "-9921"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "37037"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "SOURCE_SYNCHRONOUS"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:u1"
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(94): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(95): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(96): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(155): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(181): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(199): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(202): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(205): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "VGA_OSD_RAM" for hierarchy "VGA_OSD_RAM:u2"
Info (12128): Elaborating entity "Img_RAM" for hierarchy "VGA_OSD_RAM:u2|Img_RAM:u0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "./VGA_Controller/Img_DATA.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_B"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "38400"
    Info (12134): Parameter "numwords_b" = "38400"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2c12.tdf
    Info (12023): Found entity 1: altsyncram_2c12
Info (12128): Elaborating entity "altsyncram_2c12" for hierarchy "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tj42.tdf
    Info (12023): Found entity 1: altsyncram_tj42
Info (12128): Elaborating entity "altsyncram_tj42" for hierarchy "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1"
Warning (287013): Variable or input pin "clocken1" is defined but never used.
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jpa.tdf
    Info (12023): Found entity 1: decode_jpa
Info (12128): Elaborating entity "decode_jpa" for hierarchy "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|decode_jpa:decode3"
Info (12128): Elaborating entity "decode_jpa" for hierarchy "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|decode_jpa:decode_a"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_3kb.tdf
    Info (12023): Found entity 1: mux_3kb
Info (12128): Elaborating entity "mux_3kb" for hierarchy "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|mux_3kb:mux5"
Info (12128): Elaborating entity "I2C_AV_Config" for hierarchy "I2C_AV_Config:u3"
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(55): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(106): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_AV_Config:u3|I2C_Controller:u0"
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "AUDIO_DAC" for hierarchy "AUDIO_DAC:u4"
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(92): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(117): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(125): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(133): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(146): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(160): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(196): truncated value with size 32 to match size of target (22)
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(227): truncated value with size 32 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(256): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "flash_default_tester" for hierarchy "flash_default_tester:flash1"
Warning (10036): Verilog HDL or VHDL warning at flash_default_tester.v(149): object "rn" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at flash_default_tester.v(88): truncated value with size 32 to match size of target (26)
Info (12128): Elaborating entity "DE2_70_flash_word_tester" for hierarchy "flash_default_tester:flash1|DE2_70_flash_word_tester:tester"
Warning (10230): Verilog HDL assignment warning at DE2_70_flash_word_tester.v(74): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at DE2_70_flash_word_tester.v(78): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at DE2_70_flash_word_tester.v(87): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at DE2_70_flash_word_tester.v(90): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at DE2_70_flash_word_tester.v(98): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at DE2_70_flash_word_tester.v(101): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at DE2_70_flash_word_tester.v(110): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at DE2_70_flash_word_tester.v(113): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at DE2_70_flash_word_tester.v(119): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at DE2_70_flash_word_tester.v(124): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at DE2_70_flash_word_tester.v(129): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at DE2_70_flash_word_tester.v(134): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at DE2_70_flash_word_tester.v(144): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at DE2_70_flash_word_tester.v(152): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at DE2_70_flash_word_tester.v(156): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at DE2_70_flash_word_tester.v(160): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at DE2_70_flash_word_tester.v(165): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at DE2_70_flash_word_tester.v(170): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at DE2_70_flash_word_tester.v(179): truncated value with size 32 to match size of target (6)
Warning (10034): Output port "oFLASH_A[25..22]" at DE2_70_flash_word_tester.v(15) has no driver
Info (12128): Elaborating entity "flash_writer" for hierarchy "flash_default_tester:flash1|DE2_70_flash_word_tester:tester|flash_writer:f1"
Info (10264): Verilog HDL Case Statement information at flash_writer.v(26): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at flash_writer.v(81): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at flash_writer.v(91): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at flash_writer.v(96): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at flash_writer.v(100): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at flash_writer.v(108): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at flash_writer.v(116): truncated value with size 32 to match size of target (22)
Warning (10230): Verilog HDL assignment warning at flash_writer.v(122): truncated value with size 32 to match size of target (22)
Warning (10230): Verilog HDL assignment warning at flash_writer.v(158): truncated value with size 32 to match size of target (22)
Warning (10230): Verilog HDL assignment warning at flash_writer.v(170): truncated value with size 32 to match size of target (22)
Warning (10230): Verilog HDL assignment warning at flash_writer.v(178): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at flash_writer.v(182): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "Flash_Controller" for hierarchy "flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5"
Warning (10036): Verilog HDL or VHDL warning at Flash_Controller.v(29): object "preStart" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at Flash_Controller.v(106): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at Flash_Controller.v(157): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at Flash_Controller.v(253): truncated value with size 32 to match size of target (22)
Warning (10230): Verilog HDL assignment warning at Flash_Controller.v(265): truncated value with size 32 to match size of target (22)
Warning (10230): Verilog HDL assignment warning at Flash_Controller.v(266): truncated value with size 32 to match size of target (22)
Warning (10230): Verilog HDL assignment warning at Flash_Controller.v(267): truncated value with size 32 to match size of target (22)
Warning (10230): Verilog HDL assignment warning at Flash_Controller.v(268): truncated value with size 32 to match size of target (22)
Warning (10230): Verilog HDL assignment warning at Flash_Controller.v(269): truncated value with size 32 to match size of target (22)
Warning (10230): Verilog HDL assignment warning at Flash_Controller.v(270): truncated value with size 32 to match size of target (22)
Warning (10230): Verilog HDL assignment warning at Flash_Controller.v(271): truncated value with size 32 to match size of target (22)
Info (12128): Elaborating entity "LCD" for hierarchy "flash_default_tester:flash1|LCD:L"
Warning (10230): Verilog HDL assignment warning at LCD.V(69): truncated value with size 32 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at LCD.V(77): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "LCD_Controller" for hierarchy "flash_default_tester:flash1|LCD:L|LCD_Controller:u0"
Warning (10230): Verilog HDL assignment warning at LCD_Controller.v(66): truncated value with size 32 to match size of target (5)
Info (12128): Elaborating entity "three_digit_ss" for hierarchy "three_digit_ss:tds"
Warning (10230): Verilog HDL assignment warning at three_digit_ss.v(10): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at three_digit_ss.v(11): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at three_digit_ss.v(12): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "seven_segment" for hierarchy "three_digit_ss:tds|seven_segment:s1"
Warning (10230): Verilog HDL assignment warning at seven_segment.v(7): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at seven_segment.v(8): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at seven_segment.v(9): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at seven_segment.v(10): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at seven_segment.v(11): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at seven_segment.v(12): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at seven_segment.v(13): truncated value with size 32 to match size of target (1)
Info (278001): Inferred 11 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "three_digit_ss:tds|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "three_digit_ss:tds|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "three_digit_ss:tds|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "three_digit_ss:tds|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "three_digit_ss:tds|Mod2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div4"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div5"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div2"
Info (12130): Elaborated megafunction instantiation "three_digit_ss:tds|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "three_digit_ss:tds|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_d6m.tdf
    Info (12023): Found entity 1: lpm_divide_d6m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info (12023): Found entity 1: sign_div_unsign_klh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a2f.tdf
    Info (12023): Found entity 1: alt_u_div_a2f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info (12023): Found entity 1: add_sub_lkc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info (12023): Found entity 1: add_sub_mkc
Info (12130): Elaborated megafunction instantiation "three_digit_ss:tds|lpm_divide:Div0"
Info (12133): Instantiated megafunction "three_digit_ss:tds|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_aem.tdf
    Info (12023): Found entity 1: lpm_divide_aem
Info (12130): Elaborated megafunction instantiation "three_digit_ss:tds|lpm_divide:Div1"
Info (12133): Instantiated megafunction "three_digit_ss:tds|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_dem.tdf
    Info (12023): Found entity 1: lpm_divide_dem
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf
    Info (12023): Found entity 1: alt_u_div_g2f
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div1"
Info (12133): Instantiated megafunction "lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_nto.tdf
    Info (12023): Found entity 1: lpm_divide_nto
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf
    Info (12023): Found entity 1: alt_u_div_k5f
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf
    Info (12023): Found entity 1: lpm_abs_0s9
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod0"
Info (12133): Instantiated megafunction "lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_u7m.tdf
    Info (12023): Found entity 1: lpm_divide_u7m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_5nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_c5f.tdf
    Info (12023): Found entity 1: alt_u_div_c5f
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div3"
Info (12133): Instantiated megafunction "lpm_divide:Div3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_rfm.tdf
    Info (12023): Found entity 1: lpm_divide_rfm
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div4"
Info (12133): Instantiated megafunction "lpm_divide:Div4" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div5"
Info (12133): Instantiated megafunction "lpm_divide:Div5" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_7so.tdf
    Info (12023): Found entity 1: lpm_divide_7so
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf
    Info (12023): Found entity 1: abs_divider_kbg
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf
    Info (12023): Found entity 1: alt_u_div_k2f
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_gq9.tdf
    Info (12023): Found entity 1: lpm_abs_gq9
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div2"
Info (12133): Instantiated megafunction "lpm_divide:Div2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Warning (12241): 9 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 124 buffer(s)
    Info (13016): Ignored 124 CARRY_SUM buffer(s)
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "oI2C_SCLK" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "oAUD_DACDAT" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "oAUD_XCK" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_DACLRCK" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_BCLK" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "SRAM_DPA[0]" has no driver
    Warning (13040): Bidir "SRAM_DPA[1]" has no driver
    Warning (13040): Bidir "SRAM_DPA[2]" has no driver
    Warning (13040): Bidir "SRAM_DPA[3]" has no driver
    Warning (13040): Bidir "PS2_KBDAT" has no driver
    Warning (13040): Bidir "PS2_KBCLK" has no driver
    Warning (13040): Bidir "PS2_MSDAT" has no driver
    Warning (13040): Bidir "PS2_MSCLK" has no driver
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "SD_DAT3" is fed by VCC
Warning (13027): Removed fan-outs from the following always-disabled I/O buffers
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "oI2C_SCLK" to the node "oI2C_SCLK"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "oAUD_DACDAT" to the node "oAUD_DACDAT"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "oAUD_XCK" to the node "oAUD_XCK"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[0]" to the node "DRAM_DQ[0]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[1]" to the node "DRAM_DQ[1]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[2]" to the node "DRAM_DQ[2]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[3]" to the node "DRAM_DQ[3]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[4]" to the node "DRAM_DQ[4]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[5]" to the node "DRAM_DQ[5]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[6]" to the node "DRAM_DQ[6]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[7]" to the node "DRAM_DQ[7]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[8]" to the node "DRAM_DQ[8]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[9]" to the node "DRAM_DQ[9]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[10]" to the node "DRAM_DQ[10]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[11]" to the node "DRAM_DQ[11]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[12]" to the node "DRAM_DQ[12]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[13]" to the node "DRAM_DQ[13]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[14]" to the node "DRAM_DQ[14]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[15]" to the node "DRAM_DQ[15]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[16]" to the node "DRAM_DQ[16]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[17]" to the node "DRAM_DQ[17]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[18]" to the node "DRAM_DQ[18]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[19]" to the node "DRAM_DQ[19]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[20]" to the node "DRAM_DQ[20]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[21]" to the node "DRAM_DQ[21]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[22]" to the node "DRAM_DQ[22]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[23]" to the node "DRAM_DQ[23]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[24]" to the node "DRAM_DQ[24]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[25]" to the node "DRAM_DQ[25]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[26]" to the node "DRAM_DQ[26]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[27]" to the node "DRAM_DQ[27]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[28]" to the node "DRAM_DQ[28]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[29]" to the node "DRAM_DQ[29]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[30]" to the node "DRAM_DQ[30]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[31]" to the node "DRAM_DQ[31]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[0]" to the node "SRAM_DQ[0]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[1]" to the node "SRAM_DQ[1]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[2]" to the node "SRAM_DQ[2]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[3]" to the node "SRAM_DQ[3]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[4]" to the node "SRAM_DQ[4]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[5]" to the node "SRAM_DQ[5]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[6]" to the node "SRAM_DQ[6]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[7]" to the node "SRAM_DQ[7]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[8]" to the node "SRAM_DQ[8]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[9]" to the node "SRAM_DQ[9]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[10]" to the node "SRAM_DQ[10]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[11]" to the node "SRAM_DQ[11]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[12]" to the node "SRAM_DQ[12]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[13]" to the node "SRAM_DQ[13]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[14]" to the node "SRAM_DQ[14]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[15]" to the node "SRAM_DQ[15]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[16]" to the node "SRAM_DQ[16]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[17]" to the node "SRAM_DQ[17]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[18]" to the node "SRAM_DQ[18]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[19]" to the node "SRAM_DQ[19]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[20]" to the node "SRAM_DQ[20]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[21]" to the node "SRAM_DQ[21]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[22]" to the node "SRAM_DQ[22]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[23]" to the node "SRAM_DQ[23]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[24]" to the node "SRAM_DQ[24]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[25]" to the node "SRAM_DQ[25]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[26]" to the node "SRAM_DQ[26]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[27]" to the node "SRAM_DQ[27]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[28]" to the node "SRAM_DQ[28]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[29]" to the node "SRAM_DQ[29]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[30]" to the node "SRAM_DQ[30]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[31]" to the node "SRAM_DQ[31]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SD_DAT" to the node "SD_DAT"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SD_DAT" to the node "SD_DAT"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SD_DAT3" to the node "SD_DAT3"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "I2C_SDAT" to the node "I2C_SDAT"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "AUD_ADCLRCK" to the node "AUD_ADCLRCK"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "AUD_DACLRCK" to the node "AUD_DACLRCK"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "AUD_BCLK" to the node "AUD_BCLK"
Warning (13044): Always-enabled tri-state buffer(s) removed
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "AUD_CTRL_CLK" to the node "oAUD_XCK" into a wire
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "AUD_CTRL_CLK" to the node "AUDIO_DAC:u4|LRCK_1X" into an OR gate
Info (13060): One or more bidirs are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "AUD_DACLRCK" is moved to its source
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "SD_DAT3~synth"
    Warning (13010): Node "AUD_ADCLRCK~synth"
    Warning (13010): Node "AUD_DACLRCK~synth"
    Warning (13010): Node "AUD_BCLK~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "oUART_TXD" is stuck at GND
    Warning (13410): Pin "oUART_CTS" is stuck at GND
    Warning (13410): Pin "oIRDA_TXD" is stuck at GND
    Warning (13410): Pin "oDRAM0_A[0]" is stuck at GND
    Warning (13410): Pin "oDRAM0_A[1]" is stuck at GND
    Warning (13410): Pin "oDRAM0_A[2]" is stuck at GND
    Warning (13410): Pin "oDRAM0_A[3]" is stuck at GND
    Warning (13410): Pin "oDRAM0_A[4]" is stuck at GND
    Warning (13410): Pin "oDRAM0_A[5]" is stuck at GND
    Warning (13410): Pin "oDRAM0_A[6]" is stuck at GND
    Warning (13410): Pin "oDRAM0_A[7]" is stuck at GND
    Warning (13410): Pin "oDRAM0_A[8]" is stuck at GND
    Warning (13410): Pin "oDRAM0_A[9]" is stuck at GND
    Warning (13410): Pin "oDRAM0_A[10]" is stuck at GND
    Warning (13410): Pin "oDRAM0_A[11]" is stuck at GND
    Warning (13410): Pin "oDRAM0_A[12]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[0]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[1]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[2]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[3]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[4]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[5]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[6]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[7]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[8]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[9]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[10]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[11]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[12]" is stuck at GND
    Warning (13410): Pin "oDRAM0_LDQM0" is stuck at GND
    Warning (13410): Pin "oDRAM1_LDQM0" is stuck at GND
    Warning (13410): Pin "oDRAM0_UDQM1" is stuck at GND
    Warning (13410): Pin "oDRAM1_UDQM1" is stuck at GND
    Warning (13410): Pin "oDRAM0_WE_N" is stuck at GND
    Warning (13410): Pin "oDRAM1_WE_N" is stuck at GND
    Warning (13410): Pin "oDRAM0_CAS_N" is stuck at GND
    Warning (13410): Pin "oDRAM1_CAS_N" is stuck at GND
    Warning (13410): Pin "oDRAM0_RAS_N" is stuck at GND
    Warning (13410): Pin "oDRAM1_RAS_N" is stuck at GND
    Warning (13410): Pin "oDRAM0_CS_N" is stuck at GND
    Warning (13410): Pin "oDRAM1_CS_N" is stuck at GND
    Warning (13410): Pin "oDRAM0_BA[0]" is stuck at GND
    Warning (13410): Pin "oDRAM0_BA[1]" is stuck at GND
    Warning (13410): Pin "oDRAM1_BA[0]" is stuck at GND
    Warning (13410): Pin "oDRAM1_BA[1]" is stuck at GND
    Warning (13410): Pin "oDRAM0_CLK" is stuck at GND
    Warning (13410): Pin "oDRAM1_CLK" is stuck at GND
    Warning (13410): Pin "oDRAM0_CKE" is stuck at GND
    Warning (13410): Pin "oDRAM1_CKE" is stuck at GND
    Warning (13410): Pin "oFLASH_RST_N" is stuck at VCC
    Warning (13410): Pin "oFLASH_WP_N" is stuck at VCC
    Warning (13410): Pin "oFLASH_BYTE_N" is stuck at VCC
    Warning (13410): Pin "oSRAM_A[0]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[1]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[2]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[3]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[4]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[5]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[6]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[7]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[8]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[9]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[10]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[11]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[12]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[13]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[14]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[15]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[16]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[17]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[18]" is stuck at GND
    Warning (13410): Pin "oSRAM_ADSC_N" is stuck at GND
    Warning (13410): Pin "oSRAM_ADSP_N" is stuck at GND
    Warning (13410): Pin "oSRAM_ADV_N" is stuck at GND
    Warning (13410): Pin "oSRAM_BE_N[0]" is stuck at GND
    Warning (13410): Pin "oSRAM_BE_N[1]" is stuck at GND
    Warning (13410): Pin "oSRAM_BE_N[2]" is stuck at GND
    Warning (13410): Pin "oSRAM_BE_N[3]" is stuck at GND
    Warning (13410): Pin "oSRAM_CE1_N" is stuck at GND
    Warning (13410): Pin "oSRAM_CE2" is stuck at GND
    Warning (13410): Pin "oSRAM_CE3_N" is stuck at GND
    Warning (13410): Pin "oSRAM_CLK" is stuck at GND
    Warning (13410): Pin "oSRAM_GW_N" is stuck at GND
    Warning (13410): Pin "oSRAM_OE_N" is stuck at GND
    Warning (13410): Pin "oSRAM_WE_N" is stuck at GND
    Warning (13410): Pin "oOTG_A[0]" is stuck at GND
    Warning (13410): Pin "oOTG_A[1]" is stuck at GND
    Warning (13410): Pin "oOTG_CS_N" is stuck at GND
    Warning (13410): Pin "oOTG_OE_N" is stuck at GND
    Warning (13410): Pin "oOTG_WE_N" is stuck at GND
    Warning (13410): Pin "oOTG_RESET_N" is stuck at GND
    Warning (13410): Pin "oOTG_DACK0_N" is stuck at GND
    Warning (13410): Pin "oOTG_DACK1_N" is stuck at GND
    Warning (13410): Pin "oVGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "oENET_CMD" is stuck at GND
    Warning (13410): Pin "oENET_CS_N" is stuck at GND
    Warning (13410): Pin "oENET_IOW_N" is stuck at GND
    Warning (13410): Pin "oENET_IOR_N" is stuck at GND
    Warning (13410): Pin "oENET_RESET_N" is stuck at GND
    Warning (13410): Pin "oENET_CLK" is stuck at GND
    Warning (13410): Pin "oTD1_RESET_N" is stuck at VCC
    Warning (13410): Pin "oTD2_RESET_N" is stuck at VCC
Info (17049): 213 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "three_digit_ss:tds|lpm_divide:Mod1|lpm_divide_d6m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_9_result_int[0]~0"
    Info (17048): Logic cell "three_digit_ss:tds|lpm_divide:Mod1|lpm_divide_d6m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_6_result_int[0]~10"
    Info (17048): Logic cell "three_digit_ss:tds|lpm_divide:Mod1|lpm_divide_d6m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_7_result_int[0]~10"
    Info (17048): Logic cell "three_digit_ss:tds|lpm_divide:Mod1|lpm_divide_d6m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_8_result_int[0]~10"
    Info (17048): Logic cell "three_digit_ss:tds|lpm_divide:Mod2|lpm_divide_d6m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_9_result_int[0]~10"
    Info (17048): Logic cell "lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[0]~14"
    Info (17048): Logic cell "lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[0]~18"
    Info (17048): Logic cell "lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[0]~20"
    Info (17048): Logic cell "lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[0]~22"
    Info (17048): Logic cell "lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[0]~22"
    Info (17048): Logic cell "lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_12_result_int[0]~22"
    Info (17048): Logic cell "lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_14_result_int[0]~22"
    Info (17048): Logic cell "lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_16_result_int[0]~22"
    Info (17048): Logic cell "lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_17_result_int[0]~22"
    Info (17048): Logic cell "lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_18_result_int[0]~22"
    Info (17048): Logic cell "lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_19_result_int[0]~22"
    Info (17048): Logic cell "lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_25_result_int[0]~22"
    Info (17048): Logic cell "lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_26_result_int[0]~22"
    Info (17048): Logic cell "lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_27_result_int[0]~22"
    Info (17048): Logic cell "lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_28_result_int[0]~22"
    Info (17048): Logic cell "lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_29_result_int[0]~22"
    Info (17048): Logic cell "lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_30_result_int[0]~22"
    Info (17048): Logic cell "lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[0]~14"
    Info (17048): Logic cell "lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[0]~18"
Info (144001): Generated suppressed messages file C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a5" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a13" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a29" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a21" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a53" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a37" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a61" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a45" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a77" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a69" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a78" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a70" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a6" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a14" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a30" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a22" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a46" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a38" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a62" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a54" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a76" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a68" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a4" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a12" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a28" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a20" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a52" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a36" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a60" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a44" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a23" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a7" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a31" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a15" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a55" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a39" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a63" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a47" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a79" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a71" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a74" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a66" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a2" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a10" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a26" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a18" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a42" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a34" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a58" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a50" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a73" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a65" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a1" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a9" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a25" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a17" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a33" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a41" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a57" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a49" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a72" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a64" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a0" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a8" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a24" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a16" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a32" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a40" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a56" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a48" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a75" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a67" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a43" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a35" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a59" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a51" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a3" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a19" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a27" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a11" has a port clk1 that is stuck at GND
Warning (21074): Design contains 55 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "iCLK_50_2"
    Warning (15610): No output dependent on input pin "iCLK_50_3"
    Warning (15610): No output dependent on input pin "iCLK_50_4"
    Warning (15610): No output dependent on input pin "iEXT_CLOCK"
    Warning (15610): No output dependent on input pin "iSW[0]"
    Warning (15610): No output dependent on input pin "iSW[1]"
    Warning (15610): No output dependent on input pin "iSW[2]"
    Warning (15610): No output dependent on input pin "iSW[3]"
    Warning (15610): No output dependent on input pin "iSW[4]"
    Warning (15610): No output dependent on input pin "iSW[5]"
    Warning (15610): No output dependent on input pin "iSW[6]"
    Warning (15610): No output dependent on input pin "iSW[7]"
    Warning (15610): No output dependent on input pin "iSW[8]"
    Warning (15610): No output dependent on input pin "iSW[9]"
    Warning (15610): No output dependent on input pin "iSW[10]"
    Warning (15610): No output dependent on input pin "iSW[11]"
    Warning (15610): No output dependent on input pin "iSW[12]"
    Warning (15610): No output dependent on input pin "iSW[13]"
    Warning (15610): No output dependent on input pin "iSW[14]"
    Warning (15610): No output dependent on input pin "iSW[15]"
    Warning (15610): No output dependent on input pin "iSW[16]"
    Warning (15610): No output dependent on input pin "iUART_RXD"
    Warning (15610): No output dependent on input pin "iUART_RTS"
    Warning (15610): No output dependent on input pin "iOTG_INT0"
    Warning (15610): No output dependent on input pin "iOTG_INT1"
    Warning (15610): No output dependent on input pin "iOTG_DREQ0"
    Warning (15610): No output dependent on input pin "iOTG_DREQ1"
    Warning (15610): No output dependent on input pin "iENET_INT"
    Warning (15610): No output dependent on input pin "iAUD_ADCDAT"
    Warning (15610): No output dependent on input pin "iTD1_D[0]"
    Warning (15610): No output dependent on input pin "iTD1_D[1]"
    Warning (15610): No output dependent on input pin "iTD1_D[2]"
    Warning (15610): No output dependent on input pin "iTD1_D[3]"
    Warning (15610): No output dependent on input pin "iTD1_D[4]"
    Warning (15610): No output dependent on input pin "iTD1_D[5]"
    Warning (15610): No output dependent on input pin "iTD1_D[6]"
    Warning (15610): No output dependent on input pin "iTD1_D[7]"
    Warning (15610): No output dependent on input pin "iTD1_HS"
    Warning (15610): No output dependent on input pin "iTD1_VS"
    Warning (15610): No output dependent on input pin "iTD2_CLK27"
    Warning (15610): No output dependent on input pin "iTD2_D[0]"
    Warning (15610): No output dependent on input pin "iTD2_D[1]"
    Warning (15610): No output dependent on input pin "iTD2_D[2]"
    Warning (15610): No output dependent on input pin "iTD2_D[3]"
    Warning (15610): No output dependent on input pin "iTD2_D[4]"
    Warning (15610): No output dependent on input pin "iTD2_D[5]"
    Warning (15610): No output dependent on input pin "iTD2_D[6]"
    Warning (15610): No output dependent on input pin "iTD2_D[7]"
    Warning (15610): No output dependent on input pin "iTD2_HS"
    Warning (15610): No output dependent on input pin "iTD2_VS"
    Warning (15610): No output dependent on input pin "GPIO_CLKIN_N0"
    Warning (15610): No output dependent on input pin "GPIO_CLKIN_P0"
    Warning (15610): No output dependent on input pin "GPIO_CLKIN_N1"
    Warning (15610): No output dependent on input pin "GPIO_CLKIN_P1"
    Warning (15610): No output dependent on input pin "iIRDA_RXD"
Info (21057): Implemented 6728 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 68 input pins
    Info (21059): Implemented 191 output pins
    Info (21060): Implemented 197 bidirectional pins
    Info (21061): Implemented 6191 logic cells
    Info (21064): Implemented 80 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 478 warnings
    Info: Peak virtual memory: 605 megabytes
    Info: Processing ended: Thu Jun 02 14:11:07 2016
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:21


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.map.smsg.


