$date
	Sat Oct 12 20:21:31 2024
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module task3 $end
$var reg 8 ! a [7:0] $end
$var reg 8 " b [7:0] $end
$var reg 8 # c [7:0] $end
$var reg 1 $ clk $end
$var reg 1 % rst $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
0$
bx #
bx "
bx !
$end
#10
b1 "
b0 !
1$
#20
0$
#30
b10 #
1$
#40
0$
#50
1$
#60
0%
0$
#70
b0 "
b1 !
1$
#80
0$
#90
b1 "
b1 #
1$
#100
0$
#110
b0 "
b10 #
b10 !
1$
#120
0$
#130
b10 "
b1 #
1$
#140
0$
#150
b1 "
b11 #
b100 !
1$
#160
0$
#170
b101 "
b10 #
b101 !
1$
