ARM GAS  C:\Users\flynn\AppData\Local\Temp\ccqJebju.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32l0xx_it.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.NMI_Handler,"ax",%progbits
  18              		.align	1
  19              		.global	NMI_Handler
  20              		.syntax unified
  21              		.code	16
  22              		.thumb_func
  24              	NMI_Handler:
  25              	.LFB40:
  26              		.file 1 "Core/Src/stm32l0xx_it.c"
   1:Core/Src/stm32l0xx_it.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32l0xx_it.c **** /**
   3:Core/Src/stm32l0xx_it.c ****   ******************************************************************************
   4:Core/Src/stm32l0xx_it.c ****   * @file    stm32l0xx_it.c
   5:Core/Src/stm32l0xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Core/Src/stm32l0xx_it.c ****   ******************************************************************************
   7:Core/Src/stm32l0xx_it.c ****   * @attention
   8:Core/Src/stm32l0xx_it.c ****   *
   9:Core/Src/stm32l0xx_it.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/stm32l0xx_it.c ****   * All rights reserved.</center></h2>
  11:Core/Src/stm32l0xx_it.c ****   *
  12:Core/Src/stm32l0xx_it.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/stm32l0xx_it.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/stm32l0xx_it.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/stm32l0xx_it.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/stm32l0xx_it.c ****   *
  17:Core/Src/stm32l0xx_it.c ****   ******************************************************************************
  18:Core/Src/stm32l0xx_it.c ****   */
  19:Core/Src/stm32l0xx_it.c **** /* USER CODE END Header */
  20:Core/Src/stm32l0xx_it.c **** 
  21:Core/Src/stm32l0xx_it.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32l0xx_it.c **** #include "main.h"
  23:Core/Src/stm32l0xx_it.c **** #include "stm32l0xx_it.h"
  24:Core/Src/stm32l0xx_it.c **** /* Private includes ----------------------------------------------------------*/
  25:Core/Src/stm32l0xx_it.c **** /* USER CODE BEGIN Includes */
  26:Core/Src/stm32l0xx_it.c **** /* USER CODE END Includes */
  27:Core/Src/stm32l0xx_it.c **** 
  28:Core/Src/stm32l0xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32l0xx_it.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32l0xx_it.c **** 
  31:Core/Src/stm32l0xx_it.c **** /* USER CODE END TD */
  32:Core/Src/stm32l0xx_it.c **** 
ARM GAS  C:\Users\flynn\AppData\Local\Temp\ccqJebju.s 			page 2


  33:Core/Src/stm32l0xx_it.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32l0xx_it.c **** /* USER CODE BEGIN PD */
  35:Core/Src/stm32l0xx_it.c **** 
  36:Core/Src/stm32l0xx_it.c **** /* USER CODE END PD */
  37:Core/Src/stm32l0xx_it.c **** 
  38:Core/Src/stm32l0xx_it.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32l0xx_it.c **** /* USER CODE BEGIN PM */
  40:Core/Src/stm32l0xx_it.c **** 
  41:Core/Src/stm32l0xx_it.c **** /* USER CODE END PM */
  42:Core/Src/stm32l0xx_it.c **** 
  43:Core/Src/stm32l0xx_it.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32l0xx_it.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32l0xx_it.c **** 
  46:Core/Src/stm32l0xx_it.c **** /* USER CODE END PV */
  47:Core/Src/stm32l0xx_it.c **** 
  48:Core/Src/stm32l0xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32l0xx_it.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32l0xx_it.c **** 
  51:Core/Src/stm32l0xx_it.c **** /* USER CODE END PFP */
  52:Core/Src/stm32l0xx_it.c **** 
  53:Core/Src/stm32l0xx_it.c **** /* Private user code ---------------------------------------------------------*/
  54:Core/Src/stm32l0xx_it.c **** /* USER CODE BEGIN 0 */
  55:Core/Src/stm32l0xx_it.c **** 
  56:Core/Src/stm32l0xx_it.c **** /* USER CODE END 0 */
  57:Core/Src/stm32l0xx_it.c **** 
  58:Core/Src/stm32l0xx_it.c **** /* External variables --------------------------------------------------------*/
  59:Core/Src/stm32l0xx_it.c **** extern UART_HandleTypeDef huart2;
  60:Core/Src/stm32l0xx_it.c **** /* USER CODE BEGIN EV */
  61:Core/Src/stm32l0xx_it.c **** 
  62:Core/Src/stm32l0xx_it.c **** /* USER CODE END EV */
  63:Core/Src/stm32l0xx_it.c **** 
  64:Core/Src/stm32l0xx_it.c **** /******************************************************************************/
  65:Core/Src/stm32l0xx_it.c **** /*           Cortex-M0+ Processor Interruption and Exception Handlers          */
  66:Core/Src/stm32l0xx_it.c **** /******************************************************************************/
  67:Core/Src/stm32l0xx_it.c **** /**
  68:Core/Src/stm32l0xx_it.c ****   * @brief This function handles Non maskable Interrupt.
  69:Core/Src/stm32l0xx_it.c ****   */
  70:Core/Src/stm32l0xx_it.c **** void NMI_Handler(void)
  71:Core/Src/stm32l0xx_it.c **** {
  27              		.loc 1 71 1 view -0
  28              		.cfi_startproc
  29              		@ Volatile: function does not return.
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33              	.L2:
  72:Core/Src/stm32l0xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  73:Core/Src/stm32l0xx_it.c **** 
  74:Core/Src/stm32l0xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  75:Core/Src/stm32l0xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  76:Core/Src/stm32l0xx_it.c ****   while (1)
  34              		.loc 1 76 3 discriminator 1 view .LVU1
  77:Core/Src/stm32l0xx_it.c ****   {
  78:Core/Src/stm32l0xx_it.c ****   }
  35              		.loc 1 78 3 discriminator 1 view .LVU2
  76:Core/Src/stm32l0xx_it.c ****   {
  36              		.loc 1 76 9 discriminator 1 view .LVU3
ARM GAS  C:\Users\flynn\AppData\Local\Temp\ccqJebju.s 			page 3


  37 0000 FEE7     		b	.L2
  38              		.cfi_endproc
  39              	.LFE40:
  41              		.section	.text.HardFault_Handler,"ax",%progbits
  42              		.align	1
  43              		.global	HardFault_Handler
  44              		.syntax unified
  45              		.code	16
  46              		.thumb_func
  48              	HardFault_Handler:
  49              	.LFB41:
  79:Core/Src/stm32l0xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  80:Core/Src/stm32l0xx_it.c **** }
  81:Core/Src/stm32l0xx_it.c **** 
  82:Core/Src/stm32l0xx_it.c **** /**
  83:Core/Src/stm32l0xx_it.c ****   * @brief This function handles Hard fault interrupt.
  84:Core/Src/stm32l0xx_it.c ****   */
  85:Core/Src/stm32l0xx_it.c **** void HardFault_Handler(void)
  86:Core/Src/stm32l0xx_it.c **** {
  50              		.loc 1 86 1 view -0
  51              		.cfi_startproc
  52              		@ Volatile: function does not return.
  53              		@ args = 0, pretend = 0, frame = 0
  54              		@ frame_needed = 0, uses_anonymous_args = 0
  55              		@ link register save eliminated.
  56              	.L4:
  87:Core/Src/stm32l0xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  88:Core/Src/stm32l0xx_it.c **** 
  89:Core/Src/stm32l0xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  90:Core/Src/stm32l0xx_it.c ****   while (1)
  57              		.loc 1 90 3 discriminator 1 view .LVU5
  91:Core/Src/stm32l0xx_it.c ****   {
  92:Core/Src/stm32l0xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  93:Core/Src/stm32l0xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
  94:Core/Src/stm32l0xx_it.c ****   }
  58              		.loc 1 94 3 discriminator 1 view .LVU6
  90:Core/Src/stm32l0xx_it.c ****   {
  59              		.loc 1 90 9 discriminator 1 view .LVU7
  60 0000 FEE7     		b	.L4
  61              		.cfi_endproc
  62              	.LFE41:
  64              		.section	.text.SVC_Handler,"ax",%progbits
  65              		.align	1
  66              		.global	SVC_Handler
  67              		.syntax unified
  68              		.code	16
  69              		.thumb_func
  71              	SVC_Handler:
  72              	.LFB42:
  95:Core/Src/stm32l0xx_it.c **** }
  96:Core/Src/stm32l0xx_it.c **** 
  97:Core/Src/stm32l0xx_it.c **** /**
  98:Core/Src/stm32l0xx_it.c ****   * @brief This function handles System service call via SWI instruction.
  99:Core/Src/stm32l0xx_it.c ****   */
 100:Core/Src/stm32l0xx_it.c **** void SVC_Handler(void)
 101:Core/Src/stm32l0xx_it.c **** {
  73              		.loc 1 101 1 view -0
ARM GAS  C:\Users\flynn\AppData\Local\Temp\ccqJebju.s 			page 4


  74              		.cfi_startproc
  75              		@ args = 0, pretend = 0, frame = 0
  76              		@ frame_needed = 0, uses_anonymous_args = 0
  77              		@ link register save eliminated.
 102:Core/Src/stm32l0xx_it.c ****   /* USER CODE BEGIN SVC_IRQn 0 */
 103:Core/Src/stm32l0xx_it.c **** 
 104:Core/Src/stm32l0xx_it.c ****   /* USER CODE END SVC_IRQn 0 */
 105:Core/Src/stm32l0xx_it.c ****   /* USER CODE BEGIN SVC_IRQn 1 */
 106:Core/Src/stm32l0xx_it.c **** 
 107:Core/Src/stm32l0xx_it.c ****   /* USER CODE END SVC_IRQn 1 */
 108:Core/Src/stm32l0xx_it.c **** }
  78              		.loc 1 108 1 view .LVU9
  79              		@ sp needed
  80 0000 7047     		bx	lr
  81              		.cfi_endproc
  82              	.LFE42:
  84              		.section	.text.PendSV_Handler,"ax",%progbits
  85              		.align	1
  86              		.global	PendSV_Handler
  87              		.syntax unified
  88              		.code	16
  89              		.thumb_func
  91              	PendSV_Handler:
  92              	.LFB43:
 109:Core/Src/stm32l0xx_it.c **** 
 110:Core/Src/stm32l0xx_it.c **** /**
 111:Core/Src/stm32l0xx_it.c ****   * @brief This function handles Pendable request for system service.
 112:Core/Src/stm32l0xx_it.c ****   */
 113:Core/Src/stm32l0xx_it.c **** void PendSV_Handler(void)
 114:Core/Src/stm32l0xx_it.c **** {
  93              		.loc 1 114 1 view -0
  94              		.cfi_startproc
  95              		@ args = 0, pretend = 0, frame = 0
  96              		@ frame_needed = 0, uses_anonymous_args = 0
  97              		@ link register save eliminated.
 115:Core/Src/stm32l0xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 0 */
 116:Core/Src/stm32l0xx_it.c **** 
 117:Core/Src/stm32l0xx_it.c ****   /* USER CODE END PendSV_IRQn 0 */
 118:Core/Src/stm32l0xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 1 */
 119:Core/Src/stm32l0xx_it.c **** 
 120:Core/Src/stm32l0xx_it.c ****   /* USER CODE END PendSV_IRQn 1 */
 121:Core/Src/stm32l0xx_it.c **** }
  98              		.loc 1 121 1 view .LVU11
  99              		@ sp needed
 100 0000 7047     		bx	lr
 101              		.cfi_endproc
 102              	.LFE43:
 104              		.section	.text.SysTick_Handler,"ax",%progbits
 105              		.align	1
 106              		.global	SysTick_Handler
 107              		.syntax unified
 108              		.code	16
 109              		.thumb_func
 111              	SysTick_Handler:
 112              	.LFB44:
 122:Core/Src/stm32l0xx_it.c **** 
 123:Core/Src/stm32l0xx_it.c **** /**
ARM GAS  C:\Users\flynn\AppData\Local\Temp\ccqJebju.s 			page 5


 124:Core/Src/stm32l0xx_it.c ****   * @brief This function handles System tick timer.
 125:Core/Src/stm32l0xx_it.c ****   */
 126:Core/Src/stm32l0xx_it.c **** void SysTick_Handler(void)
 127:Core/Src/stm32l0xx_it.c **** {
 113              		.loc 1 127 1 view -0
 114              		.cfi_startproc
 115              		@ args = 0, pretend = 0, frame = 0
 116              		@ frame_needed = 0, uses_anonymous_args = 0
 117 0000 10B5     		push	{r4, lr}
 118              	.LCFI0:
 119              		.cfi_def_cfa_offset 8
 120              		.cfi_offset 4, -8
 121              		.cfi_offset 14, -4
 128:Core/Src/stm32l0xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 0 */
 129:Core/Src/stm32l0xx_it.c **** 
 130:Core/Src/stm32l0xx_it.c ****   /* USER CODE END SysTick_IRQn 0 */
 131:Core/Src/stm32l0xx_it.c ****   HAL_IncTick();
 122              		.loc 1 131 3 view .LVU13
 123 0002 FFF7FEFF 		bl	HAL_IncTick
 124              	.LVL0:
 132:Core/Src/stm32l0xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 1 */
 133:Core/Src/stm32l0xx_it.c **** 
 134:Core/Src/stm32l0xx_it.c ****   /* USER CODE END SysTick_IRQn 1 */
 135:Core/Src/stm32l0xx_it.c **** }
 125              		.loc 1 135 1 is_stmt 0 view .LVU14
 126              		@ sp needed
 127 0006 10BD     		pop	{r4, pc}
 128              		.cfi_endproc
 129              	.LFE44:
 131              		.section	.text.USART2_IRQHandler,"ax",%progbits
 132              		.align	1
 133              		.global	USART2_IRQHandler
 134              		.syntax unified
 135              		.code	16
 136              		.thumb_func
 138              	USART2_IRQHandler:
 139              	.LFB45:
 136:Core/Src/stm32l0xx_it.c **** 
 137:Core/Src/stm32l0xx_it.c **** /******************************************************************************/
 138:Core/Src/stm32l0xx_it.c **** /* STM32L0xx Peripheral Interrupt Handlers                                    */
 139:Core/Src/stm32l0xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 140:Core/Src/stm32l0xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 141:Core/Src/stm32l0xx_it.c **** /* please refer to the startup file (startup_stm32l0xx.s).                    */
 142:Core/Src/stm32l0xx_it.c **** /******************************************************************************/
 143:Core/Src/stm32l0xx_it.c **** 
 144:Core/Src/stm32l0xx_it.c **** /**
 145:Core/Src/stm32l0xx_it.c ****   * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI li
 146:Core/Src/stm32l0xx_it.c ****   */
 147:Core/Src/stm32l0xx_it.c **** void USART2_IRQHandler(void)
 148:Core/Src/stm32l0xx_it.c **** {
 140              		.loc 1 148 1 is_stmt 1 view -0
 141              		.cfi_startproc
 142              		@ args = 0, pretend = 0, frame = 0
 143              		@ frame_needed = 0, uses_anonymous_args = 0
 144 0000 10B5     		push	{r4, lr}
 145              	.LCFI1:
 146              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\flynn\AppData\Local\Temp\ccqJebju.s 			page 6


 147              		.cfi_offset 4, -8
 148              		.cfi_offset 14, -4
 149:Core/Src/stm32l0xx_it.c ****   /* USER CODE BEGIN USART2_IRQn 0 */
 150:Core/Src/stm32l0xx_it.c **** 
 151:Core/Src/stm32l0xx_it.c ****   /* USER CODE END USART2_IRQn 0 */
 152:Core/Src/stm32l0xx_it.c ****   HAL_UART_IRQHandler(&huart2);
 149              		.loc 1 152 3 view .LVU16
 150 0002 0248     		ldr	r0, .L9
 151 0004 FFF7FEFF 		bl	HAL_UART_IRQHandler
 152              	.LVL1:
 153:Core/Src/stm32l0xx_it.c ****   /* USER CODE BEGIN USART2_IRQn 1 */
 154:Core/Src/stm32l0xx_it.c **** 
 155:Core/Src/stm32l0xx_it.c ****   /* USER CODE END USART2_IRQn 1 */
 156:Core/Src/stm32l0xx_it.c **** }
 153              		.loc 1 156 1 is_stmt 0 view .LVU17
 154              		@ sp needed
 155 0008 10BD     		pop	{r4, pc}
 156              	.L10:
 157 000a C046     		.align	2
 158              	.L9:
 159 000c 00000000 		.word	huart2
 160              		.cfi_endproc
 161              	.LFE45:
 163              		.text
 164              	.Letext0:
 165              		.file 2 "f:\\toolchains\\gnu_arm\\10 2021.10\\arm-none-eabi\\include\\machine\\_default_types.h"
 166              		.file 3 "f:\\toolchains\\gnu_arm\\10 2021.10\\arm-none-eabi\\include\\sys\\_stdint.h"
 167              		.file 4 "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l031xx.h"
 168              		.file 5 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_def.h"
 169              		.file 6 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_dma.h"
 170              		.file 7 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_uart.h"
 171              		.file 8 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal.h"
ARM GAS  C:\Users\flynn\AppData\Local\Temp\ccqJebju.s 			page 7


DEFINED SYMBOLS
                            *ABS*:00000000 stm32l0xx_it.c
C:\Users\flynn\AppData\Local\Temp\ccqJebju.s:18     .text.NMI_Handler:00000000 $t
C:\Users\flynn\AppData\Local\Temp\ccqJebju.s:24     .text.NMI_Handler:00000000 NMI_Handler
C:\Users\flynn\AppData\Local\Temp\ccqJebju.s:42     .text.HardFault_Handler:00000000 $t
C:\Users\flynn\AppData\Local\Temp\ccqJebju.s:48     .text.HardFault_Handler:00000000 HardFault_Handler
C:\Users\flynn\AppData\Local\Temp\ccqJebju.s:65     .text.SVC_Handler:00000000 $t
C:\Users\flynn\AppData\Local\Temp\ccqJebju.s:71     .text.SVC_Handler:00000000 SVC_Handler
C:\Users\flynn\AppData\Local\Temp\ccqJebju.s:85     .text.PendSV_Handler:00000000 $t
C:\Users\flynn\AppData\Local\Temp\ccqJebju.s:91     .text.PendSV_Handler:00000000 PendSV_Handler
C:\Users\flynn\AppData\Local\Temp\ccqJebju.s:105    .text.SysTick_Handler:00000000 $t
C:\Users\flynn\AppData\Local\Temp\ccqJebju.s:111    .text.SysTick_Handler:00000000 SysTick_Handler
C:\Users\flynn\AppData\Local\Temp\ccqJebju.s:132    .text.USART2_IRQHandler:00000000 $t
C:\Users\flynn\AppData\Local\Temp\ccqJebju.s:138    .text.USART2_IRQHandler:00000000 USART2_IRQHandler
C:\Users\flynn\AppData\Local\Temp\ccqJebju.s:159    .text.USART2_IRQHandler:0000000c $d

UNDEFINED SYMBOLS
HAL_IncTick
HAL_UART_IRQHandler
huart2
