Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Mar 10 16:58:29 2025
| Host         : Boston_Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file milestone_1_control_sets_placed.rpt
| Design       : milestone_1
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    31 |
|    Minimum number of control sets                        |    31 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   175 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    31 |
| >= 0 to < 4        |    19 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           22 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |              45 |           13 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |              32 |            8 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+------------------------------+-------------------------------+------------------+----------------+--------------+
|          Clock Signal          |         Enable Signal        |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------+------------------------------+-------------------------------+------------------+----------------+--------------+
|  count_rset_reg/G0             |                              |                               |                1 |              1 |         1.00 |
|  disp_select_reg[1]/G0         |                              |                               |                1 |              1 |         1.00 |
|  ff1/CLK                       | ff0/last_triggers[0]_i_1_n_0 |                               |                1 |              1 |         1.00 |
| ~ff1/CLK                       |                              |                               |                1 |              1 |         1.00 |
|  ff0/FSM_onehot_state_reg[1]_1 |                              | ff0/FSM_onehot_state_reg[1]_2 |                1 |              1 |         1.00 |
|  ff2/ff1/tick_1                |                              |                               |                1 |              1 |         1.00 |
| ~ff2/ff1/tick_1                |                              |                               |                1 |              1 |         1.00 |
|  ff2/ff0/tick_0                |                              |                               |                1 |              1 |         1.00 |
| ~ff2/ff0/tick_0                |                              |                               |                1 |              1 |         1.00 |
|  ff2/ff2/tick_2                |                              |                               |                1 |              1 |         1.00 |
| ~ff2/ff2/tick_2                |                              |                               |                1 |              1 |         1.00 |
|  ff2/ff3/tick_3                |                              |                               |                1 |              1 |         1.00 |
| ~ff2/ff3/tick_3                |                              |                               |                1 |              1 |         1.00 |
|  ff2/ff4/tick_4                |                              |                               |                1 |              1 |         1.00 |
| ~ff2/ff4/tick_4                |                              |                               |                1 |              1 |         1.00 |
|  ff2/ff5/tick_5                |                              |                               |                1 |              1 |         1.00 |
| ~ff2/ff5/tick_5                |                              |                               |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG           |                              |                               |                2 |              2 |         1.00 |
|  ff7/LED_OBUF[0]               |                              | ff6/count[1]_i_2_n_0          |                1 |              3 |         3.00 |
|  ff1/CLK                       | count_en                     | count_rset_reg/Q              |                1 |              4 |         4.00 |
|  ff2/ff1/tick_1                | count_en                     | count_rset_reg/Q              |                1 |              4 |         4.00 |
|  ff2/ff0/tick_0                | count_en                     | count_rset_reg/Q              |                1 |              4 |         4.00 |
|  ff2/ff2/tick_2                | count_en                     | count_rset_reg/Q              |                1 |              4 |         4.00 |
|  ff2/ff3/tick_3                | count_en                     | count_rset_reg/Q              |                1 |              4 |         4.00 |
|  ff2/ff4/tick_4                | count_en                     | count_rset_reg/Q              |                1 |              4 |         4.00 |
|  ff2/ff5/tick_5                | count_en                     | count_rset_reg/Q              |                1 |              4 |         4.00 |
|  ff2/ff6/tick_reg__0_0         | count_en                     | count_rset_reg/Q              |                1 |              4 |         4.00 |
|  ff2/ff7/E[0]                  |                              |                               |                3 |              7 |         2.33 |
|  ff1/CLK                       |                              |                               |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG           |                              | ff1/clear                     |                5 |             17 |         3.40 |
|  CLK100MHZ_IBUF_BUFG           |                              | ff7/count[0]_i_1__0_n_0       |                7 |             27 |         3.86 |
+--------------------------------+------------------------------+-------------------------------+------------------+----------------+--------------+


