-- Structural VAMS generated by gnetlist
-- Secondary unit

ARCHITECTURE default_architecture OF default_entity IS
	unknown Vdd1 	:  unknown;
	unknown GND 	:  unknown;
	unknown LVH 	:  unknown;
	unknown i 	:  unknown;
	unknown p 	:  unknown;
	unknown m 	:  unknown;
BEGIN
-- Architecture statement part
 
  A1 : ENTITY model
	GENERIC MAP (
			file => ./models/openIP_5.cir, 
			model-name => unknown_LVD, 
			device => model)
;
 
  Cm : ENTITY CAPACITOR
	GENERIC MAP (
			footprint => 0402, 
			device => CAPACITOR, 
			value => 20p, 
			symversion => 0.1)
	PORT MAP (	1 => m,
			2 => GND);
 
  Cp : ENTITY CAPACITOR
	GENERIC MAP (
			footprint => 0402, 
			value => 20p, 
			symversion => 0.1)
	PORT MAP (	1 => p,
			2 => GND);
 
  Rlp : ENTITY RESISTOR
	GENERIC MAP (
			footprint => 0402, 
			value => 1meg)
	PORT MAP (	1 => p,
			2 => Vdd1);
 
  Rlm : ENTITY RESISTOR
	GENERIC MAP (
			footprint => 0402, 
			value => 500k)
	PORT MAP (	1 => m,
			2 => GND);
 
  Vdd : ENTITY VOLTAGE_SOURCE
	GENERIC MAP (
			value => DC 3.3V)
	PORT MAP (	1 => Vdd1,
			2 => GND);
 
  V1 : ENTITY VOLTAGE_SOURCE
	GENERIC MAP (
			value => pulse 3.3 0 1u 10p 10p 1.25u 2.5u)
	PORT MAP (	1 => i,
			2 => GND);
 
  Rt : ENTITY RESISTOR
	GENERIC MAP (
			footprint => 0402, 
			value => 1k)
	PORT MAP (	1 => p,
			2 => m);
 
  Rb : ENTITY RESISTOR
	GENERIC MAP (
			footprint => 0402, 
			device => RESISTOR, 
			value => 5.6k)
	PORT MAP (	1 => GND,
			2 => LVH);
 
  M1 : ENTITY PMOS_TRANSISTOR
	GENERIC MAP (
			m => 36, 
			l => 3u, 
			w => 3u, 
			model-name => pch)
	PORT MAP (	3 => Vdd1,
			4 => Vdd1,
			1 => LVH,
			2 => LVH);
 
  X1 : ENTITY LVD
	GENERIC MAP (
			model-name => unknown_LVD)
	PORT MAP (	4 => m,
			5 => p,
			1 => i,
			3 => LVH,
			2 => GND,
			6 => Vdd1,
			7 => GND);
END ARCHITECTURE default_architecture;
