/*
 * Copyright (c) 2010-2019, NVIDIA CORPORATION.  All rights reserved.
 *
 * SPDX-License-Identifier: BSD-2-Clause-Patent
 */
#ifndef _TEGRA_CLOCK_H_
#define _TEGRA_CLOCK_H_

// CLK_RST_CONTROLLER_OSC_CTRL_0
#define OSC_FREQ_SHIFT          28
#define OSC_FREQ_MASK           (0xF << OSC_FREQ_SHIFT)

#endif /* _TEGRA_CLOCK_H_ */