Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Markazi.co/Desktop/Computer architecture Lab/PipelineMIPS/decode_stage_test_isim_beh.exe -prj C:/Users/Markazi.co/Desktop/Computer architecture Lab/PipelineMIPS/decode_stage_test_beh.prj work.decode_stage_test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Markazi.co/Desktop/Computer architecture Lab/PipelineMIPS/register_file.v" into library work
Analyzing Verilog file "C:/Users/Markazi.co/Desktop/Computer architecture Lab/PipelineMIPS/decode.v" into library work
Analyzing Verilog file "C:/Users/Markazi.co/Desktop/Computer architecture Lab/PipelineMIPS/decode_stage_test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/Markazi.co/Desktop/Computer architecture Lab/PipelineMIPS/decode.v" Line 43: Size mismatch in connection of port <write_data>. Formal port size is 16-bit while actual signal size is 3-bit.
Completed static elaboration
Compiling module register_file
Compiling module decode
Compiling module decode_stage_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 4 Verilog Units
Built simulation executable C:/Users/Markazi.co/Desktop/Computer architecture Lab/PipelineMIPS/decode_stage_test_isim_beh.exe
Fuse Memory Usage: 27548 KB
Fuse CPU Usage: 281 ms
