Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 41091effe5974297abf1e1a1496df3bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'userval' [C:/Users/krahn/Desktop/WeGotDefinedOutput/NewNewPhase2/Phase 2.srcs/sources_1/new/Memory.vhd:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.MUX2to1 [mux2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.Memory [memory_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionModule [instructionmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.MDR [mdr_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2to1_5bit [mux2to1_5bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2to1_8bit [mux2to1_8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.AReg [areg_default]
Compiling architecture behavioral of entity xil_defaultlib.BReg [breg_default]
Compiling architecture behavioral of entity xil_defaultlib.MuxSrcA [muxsrca_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX [mux_default]
Compiling architecture behavioral of entity xil_defaultlib.FullAdder [fulladder_default]
Compiling architecture structural of entity xil_defaultlib.ArithmeticUnit [arithmeticunit_default]
Compiling architecture structural of entity xil_defaultlib.ALU_Structural_OneBit [alu_structural_onebit_default]
Compiling architecture behavioral of entity xil_defaultlib.FullAdder16 [fulladder16_default]
Compiling architecture behavioral of entity xil_defaultlib.Compliment2s [compliment2s_default]
Compiling architecture structural of entity xil_defaultlib.ALU_Structural [alu_structural_default]
Compiling architecture behavioral of entity xil_defaultlib.ALUControl [alucontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.ALUReg [alureg_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux3to1 [mux3to1_default]
Compiling architecture behavioral of entity xil_defaultlib.LogicMapping [logicmapping_default]
Compiling architecture behavioral of entity xil_defaultlib.Incrementer [incrementer_default]
Compiling architecture behavioral of entity xil_defaultlib.IncrMUX [incrmux_default]
Compiling architecture behavioral of entity xil_defaultlib.MicrocodeStore [microcodestore_default]
Compiling architecture behavioral of entity xil_defaultlib.MicroProgramCounter [microprogramcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.MPControl [mpcontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftLeftTop [shiftlefttop_default]
Compiling architecture behavioral of entity xil_defaultlib.signExtend [signextend_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftLeftBottom [shiftleftbottom_default]
Compiling architecture behavioral of entity xil_defaultlib.FourToOneMux [fourtoonemux_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.processor_tb
Built simulation snapshot processor_tb_behav
