Using setup-synopsys from S17
Assuming your OS is amd64
You are now set up to run the synopsys tools.

Working directory is /research/ece/lnis/USERS/boston/CryptoHW/NB_multiplier/montgomery/synthesis

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP3 for linux64 - Apr 18, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
### This is the script for optimizing the verilog
#----------------------------------------------------------------------#
#                        DESIGN DEFINITION                             #
#----------------------------------------------------------------------#
set design_name  montgomery
montgomery
set design_dir   "./../rtl"
./../rtl
### EDIT $design_name.cstr.tcl for timing and other constraints!
############## technology files #########################
### can include multiple .db files in string.
### Utah
#set lib_name  "UofU_Digital_v1_2"
#set lib_db    "UofU_Digital_v1_2.db"
#set lib_dir   "/uusoc/facility/cad_common/local/Cadence/lib/UofU_Digital_v1_2/"
### set lib_pdb   physical db defs
## UWashington 130nm:
#set lib_name  "static184cg_1.5V_25C"
#set lib_db    "static184cg_1.5V_25C.db"
#set lib_dir   "/uusoc/facility/cad_common/local/Cadence/lib/cg_lib13_v096/"
##set lib_pdb   physical db defs
## Artisan 130nm:
#set lib_name  "typical"
#set lib_db    "typical.db"
#set lib_dir   "/uusoc/facility/cad_common/IBM/Artisan/8RF-1.2v/aci/sc-x/synopsys/"
#set lib_pdb   "bm13svt_8lm_2thick_3rf.pdb"
## Artisan 65nm:
set lib_name  "scadv12_cmos10sf_rvt_tt_1p0v_25c"
scadv12_cmos10sf_rvt_tt_1p0v_25c
set lib_db    "scadv12_cmos10sf_rvt_tt_1p0v_25c.db"
scadv12_cmos10sf_rvt_tt_1p0v_25c.db
set lib_dir   "/uusoc/facility/cad_common/Artisan/GF/cmos65g/aci/sc-adv12/synopsys"
/uusoc/facility/cad_common/Artisan/GF/cmos65g/aci/sc-adv12/synopsys
##set lib_pdb
############# custom library files #############################
#set custom_cells ../lib/custom-cells.v
#set custom_seq   ../lib/custom-sequentials.v
################################################
#            DC configuration variables
# Milkyway related variables
set mw_design_library $design_name.mw
montgomery.mw
#set mw_power_net   VDD
#set mw_ground_net  VSS
set mw_logic1_net  VDD
VDD
set mw_logic0_net  VSS
VSS
set mw_power_port  VDD
VDD
set mw_ground_port VSS
VSS
# db and cache configuration
set cache_read  {}
set cache_write {}
set allow_newer_db_files       true
true
set write_compressed_db_files  true
true
set sh_source_uses_search_path true
true
#################################################
# Define checkpoint function
proc checkpoint {name} {
  echo "CPU-$name: [cputime -self -child]"
  echo "MEM-$name: [mem]"
  echo "CLK-$name: [clock seconds]"
}
#----------------------------------------------------------------------#
#                             DESIGN SETUP                             #
#----------------------------------------------------------------------#
set search_path [concat  . $design_dir $lib_dir $search_path]
. ./../rtl /uusoc/facility/cad_common/Artisan/GF/cmos65g/aci/sc-adv12/synopsys . /uusoc/facility/cad_common/Synopsys/SYN-S17/libraries/syn /uusoc/facility/cad_common/Synopsys/SYN-S17/minpower/syn /uusoc/facility/cad_common/Synopsys/SYN-S17/dw/syn_ver /uusoc/facility/cad_common/Synopsys/SYN-S17/dw/sim_ver
set search_path "$search_path ${synopsys_root}/libraries/syn"
. ./../rtl /uusoc/facility/cad_common/Artisan/GF/cmos65g/aci/sc-adv12/synopsys . /uusoc/facility/cad_common/Synopsys/SYN-S17/libraries/syn /uusoc/facility/cad_common/Synopsys/SYN-S17/minpower/syn /uusoc/facility/cad_common/Synopsys/SYN-S17/dw/syn_ver /uusoc/facility/cad_common/Synopsys/SYN-S17/dw/sim_ver /uusoc/facility/cad_common/Synopsys/SYN-S17/libraries/syn
set search_path "$search_path ${synopsys_root}/dw/sim_ver"
. ./../rtl /uusoc/facility/cad_common/Artisan/GF/cmos65g/aci/sc-adv12/synopsys . /uusoc/facility/cad_common/Synopsys/SYN-S17/libraries/syn /uusoc/facility/cad_common/Synopsys/SYN-S17/minpower/syn /uusoc/facility/cad_common/Synopsys/SYN-S17/dw/syn_ver /uusoc/facility/cad_common/Synopsys/SYN-S17/dw/sim_ver /uusoc/facility/cad_common/Synopsys/SYN-S17/libraries/syn /uusoc/facility/cad_common/Synopsys/SYN-S17/dw/sim_ver
################################################################
# DC library definitions
set local_link_library [list ]
set target_library $lib_db
scadv12_cmos10sf_rvt_tt_1p0v_25c.db
set synthetic_library "dw_foundation.sldb"
dw_foundation.sldb
set link_library [concat * $lib_db $synthetic_library]
* scadv12_cmos10sf_rvt_tt_1p0v_25c.db dw_foundation.sldb
if [info exists lib_pdb] {
    set physical_library $lib_pdb
} else {
    set physical_library [list ]
}
set symbol_library [list ]
################################################################
if [info exists dc_shell_mode] {
    set suppress_errors "$suppress_errors TRANS-1 TIM-111 TIM-164 OPT-109 UID-101 TIM-134 DDB-74"
}
 TRANS-1 TIM-111 TIM-164 OPT-109 UID-101 TIM-134 DDB-74
checkpoint setup
CPU-setup: 1
MEM-setup: 49912
CLK-setup: 1652051124
#----------------------------------------------------------------------#
#                        READ VERILOG NETLIST                          #
#----------------------------------------------------------------------#
read_verilog -rtl $design_name.v
Loading db file '/uusoc/facility/cad_common/Artisan/GF/cmos65g/aci/sc-adv12/synopsys/scadv12_cmos10sf_rvt_tt_1p0v_25c.db'
Loading db file '/uusoc/facility/cad_common/Synopsys/SYN-S17/libraries/syn/dw_foundation.sldb'
Loading db file '/uusoc/facility/cad_common/Synopsys/SYN-S17/libraries/syn/gtech.db'
Loading db file '/uusoc/facility/cad_common/Synopsys/SYN-S17/libraries/syn/standard.sldb'
  Loading link library 'scadv12_cmos10sf_rvt_tt_1p0v_25c'
  Loading link library 'gtech'
Loading verilog file '/research/ece/lnis/USERS/boston/CryptoHW/NB_multiplier/montgomery/rtl/montgomery.v'
Running PRESTO HDLC
Compiling source file /research/ece/lnis/USERS/boston/CryptoHW/NB_multiplier/montgomery/rtl/montgomery.v
Presto compilation completed successfully.
Current design is now '/research/ece/lnis/USERS/boston/CryptoHW/NB_multiplier/montgomery/rtl/montgomery.db:montgomery'
Loaded 4 designs.
Current design is 'montgomery'.
montgomery mult_5bit_mod2 mult_6bit_mod2_q2 mult_6bit_mod2_g2
## Read custom library cells if any
if [info exists custom_cells] {
    read_verilog -rtl $custom_cells
}
if [info exists custom_seq] {
    read_verilog -rtl $custom_seq
}
# read in the design constraints
source $design_name.cstr.tcl
Current design is 'montgomery'.
Using operating conditions 'tt_1p0v_25c' found in library 'scadv12_cmos10sf_rvt_tt_1p0v_25c'.
## analyze and elaborate only necessary for VHDL:
## use something like this:
#analyze -format vhdl -lib WORK [ list $design_name.v $custom_cells ]
#elaborate $design_name -lib WORK -update
#uniquify
checkpoint read
CPU-read: 2
MEM-read: 218288
CLK-read: 1652051126
# current_design $design_name
# set_attribute event_delay_buf size_only true
report_attribute
 
****************************************
Report : Attribute
Design : montgomery
Version: M-2016.12-SP3
Date   : Sun May  8 17:05:26 2022
****************************************

Design          Object             Type      Attribute Name            Value
--------------------------------------------------------------------------------
montgomery      montgomery         design    max_fanout                64.000000
montgomery      montgomery         design    wire_load_model_mode      segmented
montgomery      montgomery         design    temperature_from_min_lib  25.000000
montgomery      montgomery         design    temperature_from_max_lib  25.000000
montgomery      montgomery         design    design_voltage_unit       1000.000000
montgomery      montgomery         design    design_current_unit       1.000000
montgomery      montgomery         design    design_power_unit         0.001000
montgomery      montgomery         design    design_resistance_unit    1.000000
montgomery      montgomery         design    design_cap_unit           1.000000
montgomery      montgomery         design    design_time_unit          1.000000
montgomery      montgomery         design    scan_state_route_serial   false
montgomery      montgomery         design    scan_state_route_clocks   false
montgomery      montgomery         design    scan_state_route_enables  false
montgomery      montgomery         design    scan_state_type           1
montgomery      montgomery         design    min_wire_load_selection_type
                                                                       0
montgomery      montgomery         design    wire_load_selection_type  1
montgomery      montgomery         design    hdl_library               WORK
montgomery      montgomery         design    hdl_template              montgomery
montgomery      montgomery         design    hdl_canonical_default_params
montgomery      montgomery         design    hdl_default_parameters    
montgomery      montgomery         design    hdl_canonical_params      
montgomery      montgomery         design    hdl_parameters            
montgomery      montgomery         design    link_design_libraries     WORK
montgomery      montgomery         design    presto_gtech_count        8
montgomery      mult0              cell      array_ref                 0
montgomery      mult1              cell      array_ref                 0
montgomery      mult2              cell      array_ref                 0
montgomery      A[0]               net       net_original_name         A[0]
montgomery      A[1]               net       net_original_name         A[1]
montgomery      A[2]               net       net_original_name         A[2]
montgomery      A[3]               net       net_original_name         A[3]
montgomery      A[4]               net       net_original_name         A[4]
montgomery      B[0]               net       net_original_name         B[0]
montgomery      B[1]               net       net_original_name         B[1]
montgomery      B[2]               net       net_original_name         B[2]
montgomery      B[3]               net       net_original_name         B[3]
montgomery      B[4]               net       net_original_name         B[4]
montgomery      Z[0]               net       net_original_name         Z[0]
montgomery      Z[1]               net       net_original_name         Z[1]
montgomery      Z[2]               net       net_original_name         Z[2]
montgomery      Z[3]               net       net_original_name         Z[3]
montgomery      Z[4]               net       net_original_name         Z[4]
montgomery      g1[0]              net       net_original_name         g1[0]
montgomery      g1[0]              net       net_merge_attr            mult0_o[0]
montgomery      g1[1]              net       net_original_name         g1[1]
montgomery      g1[1]              net       net_merge_attr            mult0_o[1]
montgomery      g1[2]              net       net_original_name         g1[2]
montgomery      g1[2]              net       net_merge_attr            mult0_o[2]
montgomery      g1[3]              net       net_original_name         g1[3]
montgomery      g1[3]              net       net_merge_attr            mult0_o[3]
montgomery      g1[4]              net       net_original_name         g1[4]
montgomery      g1[4]              net       net_merge_attr            mult0_o[4]
montgomery      g2[0]              net       net_original_name         g2[0]
montgomery      g2[1]              net       net_original_name         g2[1]
montgomery      g2[2]              net       net_original_name         g2[2]
montgomery      g2[3]              net       net_original_name         g2[3]
montgomery      g2[4]              net       net_original_name         g2[4]
montgomery      mult1_o[0]         net       net_original_name         mult1_o[0]
montgomery      mult1_o[1]         net       net_original_name         mult1_o[1]
montgomery      mult1_o[2]         net       net_original_name         mult1_o[2]
montgomery      mult1_o[3]         net       net_original_name         mult1_o[3]
montgomery      mult1_o[4]         net       net_original_name         mult1_o[4]
montgomery      mult1_o[5]         net       net_original_name         mult1_o[5]
montgomery      q1[0]              net       net_original_name         q1[0]
montgomery      q1[0]              net       net_merge_attr            mult0_o[5]
montgomery      q1[1]              net       net_original_name         q1[1]
montgomery      q1[1]              net       net_merge_attr            mult0_o[6]
montgomery      q1[2]              net       net_original_name         q1[2]
montgomery      q1[2]              net       net_merge_attr            mult0_o[7]
montgomery      q1[3]              net       net_original_name         q1[3]
montgomery      q1[3]              net       net_merge_attr            mult0_o[8]
montgomery      q1[4]              net       net_original_name         q1[4]
montgomery      q1[4]              net       net_merge_attr            mult0_o[9]
montgomery      q1[5]              net       net_original_name         q1[5]
montgomery      q1[5]              net       net_merge_attr            mult0_o[10]
montgomery      mult0/*Logic0*     net       net_merge_attr            Z[9] Z[10]
montgomery      mult0/A[0]         net       net_original_name         A[0]
montgomery      mult0/A[1]         net       net_original_name         A[1]
montgomery      mult0/A[2]         net       net_original_name         A[2]
montgomery      mult0/A[3]         net       net_original_name         A[3]
montgomery      mult0/A[4]         net       net_original_name         A[4]
montgomery      mult0/B[0]         net       net_original_name         B[0]
montgomery      mult0/B[1]         net       net_original_name         B[1]
montgomery      mult0/B[2]         net       net_original_name         B[2]
montgomery      mult0/B[3]         net       net_original_name         B[3]
montgomery      mult0/B[4]         net       net_original_name         B[4]
montgomery      mult0/Z[0]         net       net_original_name         Z[0]
montgomery      mult0/Z[1]         net       net_original_name         Z[1]
montgomery      mult0/Z[2]         net       net_original_name         Z[2]
montgomery      mult0/Z[3]         net       net_original_name         Z[3]
montgomery      mult0/Z[4]         net       net_original_name         Z[4]
montgomery      mult0/Z[5]         net       net_original_name         Z[5]
montgomery      mult0/Z[6]         net       net_original_name         Z[6]
montgomery      mult0/Z[7]         net       net_original_name         Z[7]
montgomery      mult0/Z[8]         net       net_original_name         Z[8]
montgomery      mult1/B[0]         net       net_original_name         B[0]
montgomery      mult1/B[1]         net       net_original_name         B[1]
montgomery      mult1/B[2]         net       net_original_name         B[2]
montgomery      mult1/Z[0]         net       net_original_name         Z[0]
montgomery      mult1/Z[1]         net       net_original_name         Z[1]
montgomery      mult1/Z[2]         net       net_original_name         Z[2]
montgomery      mult1/Z[3]         net       net_original_name         Z[3]
montgomery      mult1/Z[3]         net       net_merge_attr            B[3]
montgomery      mult1/Z[4]         net       net_original_name         Z[4]
montgomery      mult1/Z[4]         net       net_merge_attr            B[4]
montgomery      mult1/Z[5]         net       net_original_name         Z[5]
montgomery      mult1/Z[5]         net       net_merge_attr            B[5]
montgomery      mult2/B[2]         net       net_original_name         B[2]
montgomery      mult2/B[3]         net       net_original_name         B[3]
montgomery      mult2/B[4]         net       net_original_name         B[4]
montgomery      mult2/Z[0]         net       net_original_name         Z[0]
montgomery      mult2/Z[0]         net       net_merge_attr            B[0]
montgomery      mult2/Z[1]         net       net_original_name         Z[1]
montgomery      mult2/Z[1]         net       net_merge_attr            B[1]
montgomery      mult2/Z[2]         net       net_original_name         Z[2]
montgomery      mult2/Z[3]         net       net_original_name         Z[3]
montgomery      mult2/Z[4]         net       net_original_name         Z[4]
montgomery      Z[0]               port      load                      0.009269
montgomery      Z[1]               port      load                      0.009269
montgomery      Z[2]               port      load                      0.009269
montgomery      Z[3]               port      load                      0.009269
montgomery      Z[4]               port      load                      0.009269

1
#----------------------------------------------------------------------#
#                                 WRITE                                #
#----------------------------------------------------------------------#
current_design $design_name
Current design is 'montgomery'.
{montgomery}
link

  Linking design 'montgomery'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (4 designs)               /research/ece/lnis/USERS/boston/CryptoHW/NB_multiplier/montgomery/rtl/montgomery.db, etc
  scadv12_cmos10sf_rvt_tt_1p0v_25c (library)
                              /uusoc/facility/cad_common/Artisan/GF/cmos65g/aci/sc-adv12/synopsys/scadv12_cmos10sf_rvt_tt_1p0v_25c.db
  dw_foundation.sldb (library)
                              /uusoc/facility/cad_common/Synopsys/SYN-S17/libraries/syn/dw_foundation.sldb

1
write_sdc $design_name.rtlopt.sdc
1
write -format ddc -hierarchy -output $design_name.rtlopt.ddc
Writing ddc file 'montgomery.rtlopt.ddc'.
1
write -format verilog -hierarchy -output $design_name.rtlopt.v
Writing verilog file '/research/ece/lnis/USERS/boston/CryptoHW/NB_multiplier/montgomery/synthesis/montgomery.rtlopt.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
checkpoint write
CPU-write: 2
MEM-write: 218288
CLK-write: 1652051126
exit

Thank you...
