---
title: Zeljko Zilic
---
**[Home](Home "Home") \* [People](People "People") \* Zeljko Zilic**



[](http://www.iml.ece.mcgill.ca/people/professors/zilic/index.php) Zeljko Zilic <a id="cite-note-1" href="#cite-ref-1">[1]</a>
**Zeljko Zilic**,  

a [Croatian Canadian](https://en.wikipedia.org/wiki/Croatian_Canadians) electrical engineer and computer scientist, and associate professor at [McGill University](McGill_University "McGill University"). 
He holds a [B. Eng](https://en.wikipedia.org/wiki/Bachelor_of_Engineering) from [University of Zagreb](https://en.wikipedia.org/wiki/University_of_Zagreb) and received his Ph.D. and M.Sc. from the [University of Toronto](University_of_Toronto "University of Toronto"). His research interests covers [logic synthesis](https://en.wikipedia.org/wiki/Logic_synthesis), testing, verification and debug [FPGA](FPGA "FPGA"), [embedded](https://en.wikipedia.org/wiki/Embedded_system), [wireless](https://en.wikipedia.org/wiki/Wireless) and [multiprocessor](https://en.wikipedia.org/wiki/Multiprocessing) systems as well as [algebraic](https://en.wikipedia.org/wiki/Symbolic_computation), [combinatorial](https://en.wikipedia.org/wiki/Combinatorics) and [quantum algorithms](https://en.wikipedia.org/wiki/Quantum_computer) <a id="cite-note-2" href="#cite-ref-2">[2]</a>. 



### 1990 ...


* Zeljko Zilic, [Zvonko Vranesic](Zvonko_Vranesic "Zvonko Vranesic") (**1993**). *[Current-Mode CMOS Galois Field Circuits](https://ieeexplore.ieee.org/document/289552/)*. [ISMVL 1993](https://dblp.uni-trier.de/db/conf/ismvl/ismvl1993.html)
* Zeljko Zilic, [Zvonko Vranesic](Zvonko_Vranesic "Zvonko Vranesic") (**1995**). *[A Multiple-Valued Reed-Muller Transform for Incompletely Specified Functions](https://ieeexplore.ieee.org/document/403717/)*. [IEEE Transactions on Computers](IEEE#TOC "IEEE"), Vol. 44, No. 8 <a id="cite-note-5" href="#cite-ref-5">[5]</a>
* Zeljko Zilic, [Zvonko Vranesic](Zvonko_Vranesic "Zvonko Vranesic") (**1996**). *[Using BDDs to Design ULMs for FPGAs](https://www.computer.org/csdl/proceedings/fpga/1996/2576/00/25760024-abs.html)*. [FPGA 1996](https://dblp.uni-trier.de/db/conf/fpga/fpga96.html)
* [Ante Grbić](https://www.linkedin.com/in/ante-grbi%C4%87-0657665b/), [Stephen Brown](http://www.eecg.toronto.edu/%7Ebrown/), [Steve Caranci](https://dblp.uni-trier.de/pers/hd/c/Caranci:S=), [Robin Grindley](https://www.linkedin.com/in/robin-grindley-47550/), [Mitchell Gusat](https://dblp.uni-trier.de/pers/hd/g/Gusat:Mitchell), [Guy Lemieux](http://www.ece.ubc.ca/~lemieux/), [K. Loveless](https://dblp.uni-trier.de/pers/hd/l/Loveless:K=), [Naraig Manjikian](http://my.ece.queensu.ca/people/N-Manjikian/index.html), [Sinisa Srbljic](https://www.linkedin.com/in/sinisasrbljic/), [Michael Stumm](https://www.genealogy.math.ndsu.nodak.edu/id.php?id=67137), [Zvonko Vranesic](Zvonko_Vranesic "Zvonko Vranesic"), Zeljko Zilic (**1998**). *[Design and Implementation of the NUMAchine Multiprocessor](https://ieeexplore.ieee.org/document/724441/)*. [DAC 1998](https://dblp.uni-trier.de/db/conf/dac/dac98.html), [pdf](http://www.eecg.toronto.edu/parallel/parallel/docs/dac98.pdf) <a id="cite-note-6" href="#cite-ref-6">[6]</a>


### 2000 ...


* [Robin Grindley](https://www.linkedin.com/in/robin-grindley-47550/), [Tarek Abdelrahman](http://www.eecg.toronto.edu/~tsa/), [Stephen Brown](http://www.eecg.toronto.edu/%7Ebrown/), [Steve Caranci](https://dblp.uni-trier.de/pers/hd/c/Caranci:S=), [D. DeVries](https://dblp.uni-trier.de/pers/hd/d/DeVries:D=), [Benjamin Gamsa](https://www.genealogy.math.ndsu.nodak.edu/id.php?id=67177), [Ante Grbić](https://www.linkedin.com/in/ante-grbi%C4%87-0657665b/), [Mitchell Gusat](https://dblp.uni-trier.de/pers/hd/g/Gusat:Mitchell), [R. Ho](https://dblp.uni-trier.de/pers/hd/h/Ho:R=), [Orran Krieger](https://www.genealogy.math.ndsu.nodak.edu/id.php?id=99397), [Guy Lemieux](http://www.ece.ubc.ca/~lemieux/), [K. Loveless](https://dblp.uni-trier.de/pers/hd/l/Loveless:K=), [Naraig Manjikian](http://my.ece.queensu.ca/people/N-Manjikian/index.html), [P. McHardy](https://dblp.uni-trier.de/pers/hd/m/McHardy:P=), [Sinisa Srbljic](https://www.linkedin.com/in/sinisasrbljic/), [Michael Stumm](https://www.genealogy.math.ndsu.nodak.edu/id.php?id=67137), [Zvonko Vranesic](Zvonko_Vranesic "Zvonko Vranesic"), Zeljko Zilic (**2000**). *The NUMAchine Multiprocessor*. [ICPP 2000](https://dblp.uni-trier.de/db/conf/icpp/icpp2000.html), [pdf](http://www.eecg.toronto.edu/parallel/parallel/docs/icpp00.pdf)
* [Marc Boulé](Marc_Boul%C3%A9 "Marc Boulé"), Zeljko Zilic (**2002**). *An FPGA Move Generator for the Game of Chess*. [McGill University](McGill_University "McGill University")
* [Marc Boulé](Marc_Boul%C3%A9 "Marc Boulé"), Zeljko Zilic (**2002**). *An FPGA Move Generator for the Game of Chess*. [ICGA Journal, Vol. 25, No. 2](ICGA_Journal#25_2 "ICGA Journal")
* [Marc Boulé](Marc_Boul%C3%A9 "Marc Boulé"), Zeljko Zilic (**2003**). *FPGA Hardware Acceleration: From Chess Playing to Automated Theorem Proving*. poster presentation, Micronet 2003
* Zeljko Zilic (**2009**). *[Designing and Using FPGAs beyond Classical Binary Logic: Opportunities in Nano-Scale Integration Age](https://www.semanticscholar.org/paper/Designing-and-Using-FPGAs-beyond-Classical-Binary-Zilic/c63e05fc673821d5dc8e471e2849105bc22526f6)*. [ISMVL 2009](https://dblp.uni-trier.de/db/conf/ismvl/ismvl2009.html)


### 2010 ...


* [Jason G. Tong](https://dblp.uni-trier.de/pers/hd/t/Tong:Jason_G=), [Marc Boulé](Marc_Boul%C3%A9 "Marc Boulé"), Zeljko Zilic (**2010**). *Defining and Providing Coverage for Assertion-Based Dynamic Verification*. [Journal of Electronic Testing](https://link.springer.com/journal/10836), Vol. 26
* [Edin Kadric](https://dblp.uni-trier.de/pers/hd/k/Kadric:Edin), [Naraig Manjikian](http://my.ece.queensu.ca/people/N-Manjikian/index.html), Zeljko Zilic (**2012**). *[An FPGA implementation for a high-speed optical link with a PCIe interface](https://www.semanticscholar.org/paper/An-FPGA-implementation-for-a-high-speed-optical-a-Kadric-Manjikian/403966143ae4ded89f519214124761d667821a11)*. [SoCC 2012](https://dblp.uni-trier.de/db/conf/socc/socc2012.html)
* [Jason G. Tong](https://dblp.uni-trier.de/pers/hd/t/Tong:Jason_G=), [Marc Boulé](Marc_Boul%C3%A9 "Marc Boulé"), Zeljko Zilic (**2016**). *Accelerating assertion assessment using GPUs*. [HLDVT 2016](https://dblp.uni-trier.de/db/conf/hldvt/hldvt2016.html)


## External Links


* [Zeljko Zilic MACS Page](http://www.ece.mcgill.ca/~zzilic/)
* [Zilic, Z., Ph.D., P. Eng.](http://www.iml.ece.mcgill.ca/people/professors/zilic/index.php) within Integrated Microsystems Laboratory of [McGill University](McGill_University "McGill University")


## References


1. <a id="cite-ref-1" href="#cite-note-1">↑</a> [Zilic, Z., Ph.D., P. Eng.](http://www.iml.ece.mcgill.ca/people/professors/zilic/index.php) within Integrated Microsystems Laboratory of [McGill University](McGill_University "McGill University")
2. <a id="cite-ref-2" href="#cite-note-2">↑</a> [Zilic, Z., Ph.D., P. Eng. - Research Interests](http://www.iml.ece.mcgill.ca/people/professors/zilic/index.php#interests)
3. <a id="cite-ref-3" href="#cite-note-3">↑</a> [Zeljko Zilic - Publications](http://www.iml.ece.mcgill.ca/people/professors/zilic/publications.php)
4. <a id="cite-ref-4" href="#cite-note-4">↑</a> [dblp: Zeljko Zilic](https://dblp.uni-trier.de/pers/hd/z/Zilic:Zeljko)
5. <a id="cite-ref-5" href="#cite-note-5">↑</a> [Reed–Muller code from Wikipedia](https://en.wikipedia.org/wiki/Reed%E2%80%93Muller_code)
6. <a id="cite-ref-6" href="#cite-note-6">↑</a> [Documentation on the NUMAchine Multiprocessor](http://www.eecg.toronto.edu/parallel/parallel/numadocs.html)

**[Up one level](People "People")**







 
