# compile vhdl design source files
vhdl xil_defaultlib  "../../../Homework3_DBenusovich.srcs/sources_1/new/Memory_3.vhd"
vhdl xil_defaultlib  "../../../Homework3_DBenusovich.srcs/sources_1/new/FIFO.vhd"
vhdl xil_defaultlib  "../../../Homework3_DBenusovich.srcs/sim_FIFO/new/FIFO_tb.vhd"

# Do not sort compile order
nosort
