#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2009.vpi";
S_0000028705ed4610 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000028705ed4270 .scope package, "pkg_rv32_types" "pkg_rv32_types" 3 9;
 .timescale 0 0;
P_0000028705eaee60 .param/l "ALEN" 0 3 15, +C4<00000000000000000000000000100000>;
P_0000028705eaee98 .param/l "IRQ_VECTOR" 0 3 21, C4<00000000000000000000000100000000>;
P_0000028705eaeed0 .param/l "MEM_DEPTH" 0 3 16, +C4<00000000000000000100000000000000>;
P_0000028705eaef08 .param/l "REG_ADDR_W" 0 3 17, +C4<00000000000000000000000000000101>;
P_0000028705eaef40 .param/l "RESET_VECTOR" 0 3 20, C4<00000000000000000000000000000000>;
P_0000028705eaef78 .param/l "XLEN" 0 3 14, +C4<00000000000000000000000000100000>;
enum0000028705cd9080 .enum4 (3)
   "WB_ALU" 3'b000,
   "WB_MEM" 3'b001,
   "WB_PC4" 3'b010,
   "WB_IMM" 3'b011,
   "WB_MEXT" 3'b100
 ;
enum0000028705e81310 .enum4 (7)
   "OP_LUI" 7'b0110111,
   "OP_AUIPC" 7'b0010111,
   "OP_JAL" 7'b1101111,
   "OP_JALR" 7'b1100111,
   "OP_BRANCH" 7'b1100011,
   "OP_LOAD" 7'b0000011,
   "OP_STORE" 7'b0100011,
   "OP_IMM" 7'b0010011,
   "OP_REG" 7'b0110011,
   "OP_FENCE" 7'b0001111,
   "OP_SYSTEM" 7'b1110011
 ;
enum0000028705e83ee0 .enum4 (4)
   "ALU_ADD" 4'b0000,
   "ALU_SUB" 4'b0001,
   "ALU_AND" 4'b0010,
   "ALU_OR" 4'b0011,
   "ALU_XOR" 4'b0100,
   "ALU_SLL" 4'b0101,
   "ALU_SRL" 4'b0110,
   "ALU_SRA" 4'b0111,
   "ALU_SLT" 4'b1000,
   "ALU_SLTU" 4'b1001,
   "ALU_PASS_B" 4'b1010
 ;
enum0000028705e6cce0 .enum4 (3)
   "M_MUL" 3'b000,
   "M_MULH" 3'b001,
   "M_MULHSU" 3'b010,
   "M_MULHU" 3'b011,
   "M_DIV" 3'b100,
   "M_DIVU" 3'b101,
   "M_REM" 3'b110,
   "M_REMU" 3'b111
 ;
enum0000028705cd8fe0 .enum4 (3)
   "IMM_I" 3'b000,
   "IMM_S" 3'b001,
   "IMM_B" 3'b010,
   "IMM_U" 3'b011,
   "IMM_J" 3'b100
 ;
enum0000028705cd9120 .enum4 (2)
   "PC_PLUS4" 2'b00,
   "PC_BRANCH" 2'b01,
   "PC_JUMP" 2'b10,
   "PC_IRQ" 2'b11
 ;
enum0000028705cd9a70 .enum4 (2)
   "AHB_IDLE" 2'b00,
   "AHB_BUSY" 2'b01,
   "AHB_NONSEQ" 2'b10,
   "AHB_SEQ" 2'b11
 ;
enum0000028705cd9b10 .enum4 (1)
   "AHB_OKAY" 1'b0,
   "AHB_ERROR" 1'b1
 ;
enum0000028705cd91c0 .enum4 (3)
   "MEM_BYTE" 3'b000,
   "MEM_HALF" 3'b001,
   "MEM_WORD" 3'b010,
   "MEM_BYTE_U" 3'b100,
   "MEM_HALF_U" 3'b101
 ;
enum0000028705cd9bb0 .enum4 (3)
   "AHB_SIZE_BYTE" 3'b000,
   "AHB_SIZE_HALF" 3'b001,
   "AHB_SIZE_WORD" 3'b010
 ;
S_0000028705ed5670 .scope module, "rv32_tb" "rv32_tb" 4 58;
 .timescale -9 -12;
v0000028705f43e00_0 .var "clk", 0 0;
v0000028705f45020_0 .var "dma_addr", 31 0;
v0000028705f44f80_0 .net "dma_grant", 0 0, L_0000028705ead750;  1 drivers
v0000028705f43ea0_0 .net "dma_rdata", 31 0, L_0000028705eadc90;  1 drivers
v0000028705f44c60_0 .var "dma_req", 0 0;
v0000028705f450c0_0 .var "dma_wdata", 31 0;
v0000028705f45160_0 .var "dma_we", 0 0;
v0000028705f45200_0 .var/2s "fail_count", 31 0;
v0000028705f455c0_0 .var "irq", 0 0;
v0000028705f443a0_0 .var/2s "pass_count", 31 0;
v0000028705f45340_0 .var "rst_n", 0 0;
S_0000028705edebd0 .scope task, "check_reg" "check_reg" 4 164, 4 164 0, S_0000028705ed5670;
 .timescale -9 -12;
v0000028705ebbed0_0 .var "actual", 31 0;
v0000028705eba990_0 .var "expected", 31 0;
v0000028705ebb6b0_0 .var/str "name";
v0000028705ebbf70_0 .var/2s "reg_num", 31 0;
TD_rv32_tb.check_reg ;
    %load/vec4 v0000028705ebbf70_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028705ebbed0_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000028705ebbf70_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000028705f41140, 4;
    %store/vec4 v0000028705ebbed0_0, 0, 32;
T_0.1 ;
    %load/vec4 v0000028705ebbed0_0;
    %load/vec4 v0000028705eba990_0;
    %cmp/e;
    %jmp/0xz  T_0.2, 6;
    %vpi_call/w 4 172 "$display", "[PASS] %s : x%0d = 0x%08h", v0000028705ebb6b0_0, v0000028705ebbf70_0, v0000028705ebbed0_0 {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000028705f443a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000028705f443a0_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %vpi_call/w 4 175 "$error", "[FAIL] %s : x%0d = 0x%08h, expected 0x%08h", v0000028705ebb6b0_0, v0000028705ebbf70_0, v0000028705ebbed0_0, v0000028705eba990_0 {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000028705f45200_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000028705f45200_0, 0, 32;
T_0.3 ;
    %end;
S_0000028705ee43d0 .scope task, "load_program" "load_program" 4 100, 4 100 0, S_0000028705ed5670;
 .timescale -9 -12;
TD_rv32_tb.load_program ;
    %pushi/vec4 5243027, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028705f45700, 4, 0;
    %pushi/vec4 10486035, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028705f45700, 4, 0;
    %pushi/vec4 2130355, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028705f45700, 4, 0;
    %pushi/vec4 1075872307, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028705f45700, 4, 0;
    %pushi/vec4 2159283, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028705f45700, 4, 0;
    %pushi/vec4 2155315, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028705f45700, 4, 0;
    %pushi/vec4 2147251, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028705f45700, 4, 0;
    %pushi/vec4 2139187, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028705f45700, 4, 0;
    %pushi/vec4 2143411, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028705f45700, 4, 0;
    %pushi/vec4 3183891, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028705f45700, 4, 0;
    %pushi/vec4 1136019, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028705f45700, 4, 0;
    %pushi/vec4 305419831, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028705f45700, 4, 0;
    %pushi/vec4 540024867, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028705f45700, 4, 0;
    %pushi/vec4 1073751683, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028705f45700, 4, 0;
    %pushi/vec4 14058595, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028705f45700, 4, 0;
    %pushi/vec4 267388691, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028705f45700, 4, 0;
    %pushi/vec4 69207955, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028705f45700, 4, 0;
    %pushi/vec4 8388847, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028705f45700, 4, 0;
    %pushi/vec4 267389075, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028705f45700, 4, 0;
    %pushi/vec4 89131283, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028705f45700, 4, 0;
    %pushi/vec4 35686835, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028705f45700, 4, 0;
    %pushi/vec4 4293921299, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028705f45700, 4, 0;
    %pushi/vec4 34687667, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028705f45700, 4, 0;
    %pushi/vec4 34695987, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028705f45700, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028705f45700, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028705f45700, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028705f45700, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028705f45700, 4, 0;
    %end;
S_0000028705ee4560 .scope module, "u_soc" "rv32_soc_top" 4 78, 5 15 0, S_0000028705ed5670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "irq";
    .port_info 3 /INPUT 1 "dma_req";
    .port_info 4 /INPUT 32 "dma_addr";
    .port_info 5 /INPUT 32 "dma_wdata";
    .port_info 6 /INPUT 1 "dma_we";
    .port_info 7 /OUTPUT 32 "dma_rdata";
    .port_info 8 /OUTPUT 1 "dma_grant";
L_0000028705ead6e0 .functor BUFZ 1, v0000028705f44c60_0, C4<0>, C4<0>, C4<0>;
L_0000028705ead750 .functor BUFZ 1, v0000028705f44c60_0, C4<0>, C4<0>, C4<0>;
L_0000028705ead980 .functor BUFZ 32, L_0000028705f8dce0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000028705eada60 .functor BUFZ 32, L_0000028705ead980, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000028705eadc90 .functor BUFZ 32, L_0000028705ead980, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028705f448a0_0 .net "HADDR", 31 0, v0000028705ebb4d0_0;  1 drivers
L_0000028705f45c60 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000028705f44760_0 .net "HBURST", 2 0, L_0000028705f45c60;  1 drivers
L_0000028705f45ca8 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0000028705f439a0_0 .net "HPROT", 3 0, L_0000028705f45ca8;  1 drivers
v0000028705f43b80_0 .net "HRDATA", 31 0, L_0000028705eada60;  1 drivers
L_0000028705f45d80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000028705f444e0_0 .net "HREADY", 0 0, L_0000028705f45d80;  1 drivers
L_0000028705f45dc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028705f45520_0 .net "HRESP", 0 0, L_0000028705f45dc8;  1 drivers
v0000028705f43900_0 .net "HSIZE", 2 0, v0000028705ebc010_0;  1 drivers
v0000028705f44800_0 .net "HTRANS", 1 0, v0000028705ebb390_0;  1 drivers
v0000028705f452a0_0 .net "HWDATA", 31 0, L_0000028705eadc20;  1 drivers
v0000028705f43c20_0 .net "HWRITE", 0 0, v0000028705ebb570_0;  1 drivers
v0000028705f446c0_0 .net *"_ivl_10", 31 0, L_0000028705f8dce0;  1 drivers
v0000028705f44580_0 .net *"_ivl_12", 15 0, L_0000028705f8e000;  1 drivers
L_0000028705f45d38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028705f44bc0_0 .net *"_ivl_15", 1 0, L_0000028705f45d38;  1 drivers
L_0000028705f45cf0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000028705f43a40_0 .net/2u *"_ivl_6", 2 0, L_0000028705f45cf0;  1 drivers
v0000028705f43ae0_0 .net "active_size", 2 0, L_0000028705f8df60;  1 drivers
v0000028705f44940_0 .net "clk", 0 0, v0000028705f43e00_0;  1 drivers
v0000028705f441c0_0 .net "dma_addr", 31 0, v0000028705f45020_0;  1 drivers
v0000028705f44620_0 .net "dma_grant", 0 0, L_0000028705ead750;  alias, 1 drivers
v0000028705f43cc0_0 .net "dma_rdata", 31 0, L_0000028705eadc90;  alias, 1 drivers
v0000028705f449e0_0 .net "dma_req", 0 0, v0000028705f44c60_0;  1 drivers
v0000028705f44a80_0 .net "dma_stall", 0 0, L_0000028705ead6e0;  1 drivers
v0000028705f43d60_0 .net "dma_wdata", 31 0, v0000028705f450c0_0;  1 drivers
v0000028705f44d00_0 .net "dma_we", 0 0, v0000028705f45160_0;  1 drivers
v0000028705f44da0_0 .net "irq", 0 0, v0000028705f455c0_0;  1 drivers
v0000028705f44ee0_0 .var "mem_addr", 31 0;
v0000028705f44080_0 .net "mem_rdata", 31 0, L_0000028705ead980;  1 drivers
v0000028705f44300_0 .var "mem_wdata", 31 0;
v0000028705f44b20_0 .var "mem_we", 0 0;
v0000028705f44260_0 .net "rst_n", 0 0, v0000028705f45340_0;  1 drivers
v0000028705f45700 .array "sram", 16383 0, 31 0;
v0000028705f44120_0 .net "word_addr", 13 0, L_0000028705f8efa0;  1 drivers
E_0000028705ed7500/0 .event anyedge, v0000028705f449e0_0, v0000028705f441c0_0, v0000028705f43d60_0, v0000028705f44d00_0;
E_0000028705ed7500/1 .event anyedge, v0000028705ebb4d0_0, v0000028705ebb430_0, v0000028705ebb570_0, v0000028705ebb390_0;
E_0000028705ed7500 .event/or E_0000028705ed7500/0, E_0000028705ed7500/1;
L_0000028705f8efa0 .part v0000028705f44ee0_0, 2, 14;
L_0000028705f8df60 .functor MUXZ 3, v0000028705ebc010_0, L_0000028705f45cf0, v0000028705f44c60_0, C4<>;
L_0000028705f8dce0 .array/port v0000028705f45700, L_0000028705f8e000;
L_0000028705f8e000 .concat [ 14 2 0 0], L_0000028705f8efa0, L_0000028705f45d38;
S_0000028705e5b480 .scope module, "u_core" "rv32_core" 5 60, 6 54 0, S_0000028705ee4560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "irq";
    .port_info 3 /INPUT 1 "dma_stall";
    .port_info 4 /OUTPUT 32 "HADDR";
    .port_info 5 /OUTPUT 3 "HSIZE";
    .port_info 6 /OUTPUT 2 "HTRANS";
    .port_info 7 /OUTPUT 1 "HWRITE";
    .port_info 8 /OUTPUT 32 "HWDATA";
    .port_info 9 /OUTPUT 3 "HBURST";
    .port_info 10 /OUTPUT 4 "HPROT";
    .port_info 11 /INPUT 32 "HRDATA";
    .port_info 12 /INPUT 1 "HREADY";
    .port_info 13 /INPUT 1 "HRESP";
L_0000028705ead7c0 .functor OR 1, L_0000028705ead6e0, L_0000028705ead910, C4<0>, C4<0>;
v0000028705f42390_0 .net "HADDR", 31 0, v0000028705ebb4d0_0;  alias, 1 drivers
v0000028705f43510_0 .net "HBURST", 2 0, L_0000028705f45c60;  alias, 1 drivers
v0000028705f433d0_0 .net "HPROT", 3 0, L_0000028705f45ca8;  alias, 1 drivers
v0000028705f41990_0 .net "HRDATA", 31 0, L_0000028705eada60;  alias, 1 drivers
v0000028705f43650_0 .net "HREADY", 0 0, L_0000028705f45d80;  alias, 1 drivers
v0000028705f42430_0 .net "HRESP", 0 0, L_0000028705f45dc8;  alias, 1 drivers
v0000028705f42570_0 .net "HSIZE", 2 0, v0000028705ebc010_0;  alias, 1 drivers
v0000028705f41850_0 .net "HTRANS", 1 0, v0000028705ebb390_0;  alias, 1 drivers
v0000028705f42cf0_0 .net "HWDATA", 31 0, L_0000028705eadc20;  alias, 1 drivers
v0000028705f42f70_0 .net "HWRITE", 0 0, v0000028705ebb570_0;  alias, 1 drivers
L_0000028705f45828 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0000028705f41b70_0 .net/2u *"_ivl_10", 6 0, L_0000028705f45828;  1 drivers
v0000028705f41df0_0 .net *"_ivl_9", 6 0, L_0000028705f43fe0;  1 drivers
v0000028705f421b0_0 .net "alu_op", 3 0, v0000028705f3e410_0;  1 drivers
v0000028705f429d0_0 .net "alu_operand_a", 31 0, L_0000028705f8f220;  1 drivers
v0000028705f41c10_0 .net "alu_operand_b", 31 0, L_0000028705f8ebe0;  1 drivers
v0000028705f41e90_0 .net "alu_result", 31 0, v0000028705f3dfb0_0;  1 drivers
v0000028705f42a70_0 .net "alu_src_sel", 0 0, v0000028705f3d970_0;  1 drivers
v0000028705f435b0_0 .net "alu_zero", 0 0, L_0000028705f8ed20;  1 drivers
v0000028705f42b10_0 .net "branch_en", 0 0, v0000028705f3d830_0;  1 drivers
v0000028705f436f0_0 .net "branch_taken", 0 0, v0000028705f3e050_0;  1 drivers
v0000028705f42bb0_0 .var "branch_target", 31 0;
v0000028705f424d0_0 .net "bus_stall", 0 0, L_0000028705ead910;  1 drivers
v0000028705f43150_0 .net "clk", 0 0, v0000028705f43e00_0;  alias, 1 drivers
v0000028705f418f0_0 .net "data_rdata", 31 0, L_0000028705ead8a0;  1 drivers
v0000028705f42c50_0 .net "dma_stall", 0 0, L_0000028705ead6e0;  alias, 1 drivers
v0000028705f42d90_0 .net "imm_type", 2 0, v0000028705f3f270_0;  1 drivers
v0000028705f42750_0 .net "imm_val", 31 0, v0000028705f3e690_0;  1 drivers
v0000028705f41f30_0 .net "instruction", 31 0, L_0000028705ead590;  1 drivers
v0000028705f427f0_0 .net "irq", 0 0, v0000028705f455c0_0;  alias, 1 drivers
v0000028705f430b0_0 .net "is_auipc", 0 0, L_0000028705f45660;  1 drivers
v0000028705f42890_0 .net "is_jalr", 0 0, v0000028705f3f090_0;  1 drivers
v0000028705f42610_0 .net "jump", 0 0, v0000028705f3dc90_0;  1 drivers
v0000028705f426b0_0 .net "m_op", 2 0, v0000028705f3ddd0_0;  1 drivers
v0000028705f41a30_0 .net "m_result", 31 0, v0000028705f3fca0_0;  1 drivers
v0000028705f41fd0_0 .net "m_valid", 0 0, v0000028705f3de70_0;  1 drivers
v0000028705f43330_0 .var "mem_load_data", 31 0;
v0000028705f41ad0_0 .net "mem_read", 0 0, v0000028705f3e230_0;  1 drivers
v0000028705f41cb0_0 .net "mem_size", 2 0, v0000028705f3df10_0;  1 drivers
v0000028705f42e30_0 .net "mem_write", 0 0, v0000028705f3eff0_0;  1 drivers
v0000028705f41d50_0 .net "pc_out", 31 0, v0000028705f402e0_0;  1 drivers
v0000028705f42930_0 .net "pc_plus4", 31 0, L_0000028705f8ec80;  1 drivers
v0000028705f42070_0 .var "pc_src", 1 0;
v0000028705f42110_0 .net "rd_addr", 4 0, L_0000028705f45480;  1 drivers
v0000028705f42250_0 .var "rd_data", 31 0;
v0000028705f422f0_0 .net "reg_write", 0 0, v0000028705f3e550_0;  1 drivers
v0000028705f42ed0_0 .net "rs1_addr", 4 0, L_0000028705f43f40;  1 drivers
v0000028705f43010_0 .net "rs1_data", 31 0, L_0000028705f8e460;  1 drivers
v0000028705f431f0_0 .net "rs2_addr", 4 0, L_0000028705f453e0;  1 drivers
v0000028705f43290_0 .net "rs2_data", 31 0, L_0000028705f8dec0;  1 drivers
v0000028705f44e40_0 .net "rst_n", 0 0, v0000028705f45340_0;  alias, 1 drivers
v0000028705f43860_0 .net "stall", 0 0, L_0000028705ead7c0;  1 drivers
v0000028705f44440_0 .net "wb_sel", 2 0, v0000028705f3e870_0;  1 drivers
E_0000028705ed7240/0 .event anyedge, v0000028705f3e870_0, v0000028705f3da10_0, v0000028705f43330_0, v0000028705f3fd40_0;
E_0000028705ed7240/1 .event anyedge, v0000028705f3e690_0, v0000028705f3fca0_0;
E_0000028705ed7240 .event/or E_0000028705ed7240/0, E_0000028705ed7240/1;
E_0000028705ed6f80 .event anyedge, v0000028705f3f450_0, v0000028705f3f590_0;
E_0000028705ed7bc0 .event anyedge, v0000028705f3f090_0, v0000028705f3e0f0_0, v0000028705f3e690_0, v0000028705f3e9b0_0;
E_0000028705ed7280 .event anyedge, v0000028705f427f0_0, v0000028705f3dc90_0, v0000028705f3e370_0, v0000028705f3e050_0;
L_0000028705f43f40 .part L_0000028705ead590, 15, 5;
L_0000028705f453e0 .part L_0000028705ead590, 20, 5;
L_0000028705f45480 .part L_0000028705ead590, 7, 5;
L_0000028705f43fe0 .part L_0000028705ead590, 0, 7;
L_0000028705f45660 .cmp/eq 7, L_0000028705f43fe0, L_0000028705f45828;
L_0000028705f8f220 .functor MUXZ 32, L_0000028705f8e460, v0000028705f402e0_0, L_0000028705f45660, C4<>;
L_0000028705f8ebe0 .functor MUXZ 32, L_0000028705f8dec0, v0000028705f3e690_0, v0000028705f3d970_0, C4<>;
L_0000028705f8f360 .part L_0000028705ead590, 12, 3;
S_0000028705e5b700 .scope module, "u_ahb" "rv32_ahb_lite_master" 6 288, 7 29 0, S_0000028705e5b480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "instr_addr";
    .port_info 3 /INPUT 32 "data_addr";
    .port_info 4 /INPUT 32 "data_wdata";
    .port_info 5 /INPUT 1 "data_read";
    .port_info 6 /INPUT 1 "data_write";
    .port_info 7 /INPUT 3 "data_size";
    .port_info 8 /OUTPUT 32 "instr_rdata";
    .port_info 9 /OUTPUT 32 "data_rdata";
    .port_info 10 /OUTPUT 1 "bus_stall";
    .port_info 11 /OUTPUT 32 "HADDR";
    .port_info 12 /OUTPUT 3 "HSIZE";
    .port_info 13 /OUTPUT 2 "HTRANS";
    .port_info 14 /OUTPUT 1 "HWRITE";
    .port_info 15 /OUTPUT 32 "HWDATA";
    .port_info 16 /OUTPUT 3 "HBURST";
    .port_info 17 /OUTPUT 4 "HPROT";
    .port_info 18 /INPUT 32 "HRDATA";
    .port_info 19 /INPUT 1 "HREADY";
    .port_info 20 /INPUT 1 "HRESP";
L_0000028705ead520 .functor OR 1, v0000028705f3e230_0, v0000028705f3eff0_0, C4<0>, C4<0>;
L_0000028705eadc20 .functor BUFZ 32, L_0000028705f8dec0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000028705ead590 .functor BUFZ 32, L_0000028705eada60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000028705ead8a0 .functor BUFZ 32, L_0000028705eada60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000028705ead910 .functor NOT 1, L_0000028705f45d80, C4<0>, C4<0>, C4<0>;
v0000028705ebb4d0_0 .var "HADDR", 31 0;
v0000028705eba710_0 .net "HBURST", 2 0, L_0000028705f45c60;  alias, 1 drivers
v0000028705ebb070_0 .net "HPROT", 3 0, L_0000028705f45ca8;  alias, 1 drivers
v0000028705ebbd90_0 .net "HRDATA", 31 0, L_0000028705eada60;  alias, 1 drivers
v0000028705ebbe30_0 .net "HREADY", 0 0, L_0000028705f45d80;  alias, 1 drivers
v0000028705ebb2f0_0 .net "HRESP", 0 0, L_0000028705f45dc8;  alias, 1 drivers
v0000028705ebc010_0 .var "HSIZE", 2 0;
v0000028705ebb390_0 .var "HTRANS", 1 0;
v0000028705ebb430_0 .net "HWDATA", 31 0, L_0000028705eadc20;  alias, 1 drivers
v0000028705ebb570_0 .var "HWRITE", 0 0;
v0000028705ebc0b0_0 .net "bus_stall", 0 0, L_0000028705ead910;  alias, 1 drivers
v0000028705ebb610_0 .net "clk", 0 0, v0000028705f43e00_0;  alias, 1 drivers
v0000028705f3d8d0_0 .net "data_access", 0 0, L_0000028705ead520;  1 drivers
v0000028705f3da10_0 .net "data_addr", 31 0, v0000028705f3dfb0_0;  alias, 1 drivers
v0000028705f3f590_0 .net "data_rdata", 31 0, L_0000028705ead8a0;  alias, 1 drivers
v0000028705f3e910_0 .net "data_read", 0 0, v0000028705f3e230_0;  alias, 1 drivers
v0000028705f3f450_0 .net "data_size", 2 0, v0000028705f3df10_0;  alias, 1 drivers
v0000028705f3e2d0_0 .net "data_wdata", 31 0, L_0000028705f8dec0;  alias, 1 drivers
v0000028705f3f4f0_0 .net "data_write", 0 0, v0000028705f3eff0_0;  alias, 1 drivers
v0000028705f3e9b0_0 .net "instr_addr", 31 0, v0000028705f402e0_0;  alias, 1 drivers
v0000028705f3e7d0_0 .net "instr_rdata", 31 0, L_0000028705ead590;  alias, 1 drivers
v0000028705f3f310_0 .net "rst_n", 0 0, v0000028705f45340_0;  alias, 1 drivers
E_0000028705ed6ec0/0 .event anyedge, v0000028705f3d8d0_0, v0000028705f3da10_0, v0000028705f3f4f0_0, v0000028705f3f450_0;
E_0000028705ed6ec0/1 .event anyedge, v0000028705f3e9b0_0;
E_0000028705ed6ec0 .event/or E_0000028705ed6ec0/0, E_0000028705ed6ec0/1;
S_0000028705dff940 .scope module, "u_alu" "rv32_alu" 6 261, 8 26 0, S_0000028705e5b480;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "alu_op";
    .port_info 1 /INPUT 32 "operand_a";
    .port_info 2 /INPUT 32 "operand_b";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero_flag";
L_0000028705f45b40 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028705f3dd30_0 .net/2u *"_ivl_2", 31 0, L_0000028705f45b40;  1 drivers
v0000028705f3dab0_0 .net "alu_op", 3 0, v0000028705f3e410_0;  alias, 1 drivers
v0000028705f3ec30_0 .net "operand_a", 31 0, L_0000028705f8f220;  alias, 1 drivers
v0000028705f3f630_0 .net "operand_b", 31 0, L_0000028705f8ebe0;  alias, 1 drivers
v0000028705f3dfb0_0 .var "result", 31 0;
v0000028705f3f130_0 .net "shamt", 4 0, L_0000028705f8da60;  1 drivers
v0000028705f3e5f0_0 .net "zero_flag", 0 0, L_0000028705f8ed20;  alias, 1 drivers
E_0000028705ed7d00 .event anyedge, v0000028705f3dab0_0, v0000028705f3ec30_0, v0000028705f3f630_0, v0000028705f3f130_0;
L_0000028705f8da60 .part L_0000028705f8ebe0, 0, 5;
L_0000028705f8ed20 .cmp/eq 32, v0000028705f3dfb0_0, L_0000028705f45b40;
S_0000028705dffad0 .scope module, "u_branch" "rv32_branch_unit" 6 279, 9 12 0, S_0000028705e5b480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch_en";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 32 "rs1_data";
    .port_info 3 /INPUT 32 "rs2_data";
    .port_info 4 /OUTPUT 1 "branch_taken";
v0000028705f3e370_0 .net "branch_en", 0 0, v0000028705f3d830_0;  alias, 1 drivers
v0000028705f3e050_0 .var "branch_taken", 0 0;
v0000028705f3f3b0_0 .net "funct3", 2 0, L_0000028705f8f360;  1 drivers
v0000028705f3e0f0_0 .net "rs1_data", 31 0, L_0000028705f8e460;  alias, 1 drivers
v0000028705f3e190_0 .net/s "rs1_signed", 31 0, L_0000028705f8e460;  alias, 1 drivers
v0000028705f3db50_0 .net "rs2_data", 31 0, L_0000028705f8dec0;  alias, 1 drivers
v0000028705f3ef50_0 .net/s "rs2_signed", 31 0, L_0000028705f8dec0;  alias, 1 drivers
E_0000028705ed7e80 .event anyedge, v0000028705f3e370_0, v0000028705f3f3b0_0, v0000028705f3e0f0_0, v0000028705f3e2d0_0;
S_0000028705df93b0 .scope module, "u_ctrl" "rv32_control_unit" 6 223, 10 23 0, S_0000028705e5b480;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 1 "reg_write";
    .port_info 2 /OUTPUT 1 "mem_read";
    .port_info 3 /OUTPUT 1 "mem_write";
    .port_info 4 /OUTPUT 1 "alu_src";
    .port_info 5 /OUTPUT 4 "alu_op";
    .port_info 6 /OUTPUT 3 "wb_sel";
    .port_info 7 /OUTPUT 1 "branch_en";
    .port_info 8 /OUTPUT 1 "jump";
    .port_info 9 /OUTPUT 1 "is_jalr";
    .port_info 10 /OUTPUT 3 "imm_type";
    .port_info 11 /OUTPUT 3 "mem_size";
    .port_info 12 /OUTPUT 1 "m_valid";
    .port_info 13 /OUTPUT 3 "m_op";
v0000028705f3e410_0 .var "alu_op", 3 0;
v0000028705f3d970_0 .var "alu_src", 0 0;
v0000028705f3d830_0 .var "branch_en", 0 0;
v0000028705f3dbf0_0 .net "funct3", 2 0, L_0000028705f8dba0;  1 drivers
v0000028705f3f1d0_0 .net "funct7", 6 0, L_0000028705f8e820;  1 drivers
v0000028705f3f270_0 .var "imm_type", 2 0;
v0000028705f3f6d0_0 .net "instruction", 31 0, L_0000028705ead590;  alias, 1 drivers
v0000028705f3f090_0 .var "is_jalr", 0 0;
v0000028705f3dc90_0 .var "jump", 0 0;
v0000028705f3ddd0_0 .var "m_op", 2 0;
v0000028705f3de70_0 .var "m_valid", 0 0;
v0000028705f3e230_0 .var "mem_read", 0 0;
v0000028705f3df10_0 .var "mem_size", 2 0;
v0000028705f3eff0_0 .var "mem_write", 0 0;
v0000028705f3e4b0_0 .net "opcode", 6 0, L_0000028705f8dc40;  1 drivers
v0000028705f3e550_0 .var "reg_write", 0 0;
v0000028705f3e870_0 .var "wb_sel", 2 0;
E_0000028705ed7700 .event anyedge, v0000028705f3e4b0_0, v0000028705f3dbf0_0, v0000028705f3f1d0_0;
L_0000028705f8dc40 .part L_0000028705ead590, 0, 7;
L_0000028705f8dba0 .part L_0000028705ead590, 12, 3;
L_0000028705f8e820 .part L_0000028705ead590, 25, 7;
S_0000028705df9630 .scope module, "u_immgen" "rv32_imm_gen" 6 254, 11 12 0, S_0000028705e5b480;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /INPUT 3 "imm_type";
    .port_info 2 /OUTPUT 32 "imm_out";
v0000028705f3e690_0 .var "imm_out", 31 0;
v0000028705f3e730_0 .net "imm_type", 2 0, v0000028705f3f270_0;  alias, 1 drivers
v0000028705f3ea50_0 .net "instruction", 31 0, L_0000028705ead590;  alias, 1 drivers
E_0000028705ed7740 .event anyedge, v0000028705f3f270_0, v0000028705f3e7d0_0;
S_0000028705e10f30 .scope module, "u_mext" "rv32_m_extension" 6 270, 12 31 0, S_0000028705e5b480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "m_valid";
    .port_info 1 /INPUT 3 "m_op";
    .port_info 2 /INPUT 32 "operand_a";
    .port_info 3 /INPUT 32 "operand_b";
    .port_info 4 /OUTPUT 32 "m_result";
v0000028705f3eaf0_0 .net/s *"_ivl_0", 63 0, L_0000028705f8f0e0;  1 drivers
v0000028705f3eb90_0 .net *"_ivl_10", 32 0, L_0000028705f8ef00;  1 drivers
v0000028705f3ecd0_0 .net/s *"_ivl_12", 63 0, L_0000028705f8f040;  1 drivers
v0000028705f3eeb0_0 .net *"_ivl_16", 63 0, L_0000028705f8f180;  1 drivers
L_0000028705f45bd0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028705f3ed70_0 .net *"_ivl_19", 31 0, L_0000028705f45bd0;  1 drivers
v0000028705f3ee10_0 .net/s *"_ivl_2", 63 0, L_0000028705f8e8c0;  1 drivers
v0000028705f3f840_0 .net *"_ivl_20", 63 0, L_0000028705f8edc0;  1 drivers
L_0000028705f45c18 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028705f40ce0_0 .net *"_ivl_23", 31 0, L_0000028705f45c18;  1 drivers
v0000028705f407e0_0 .net/s *"_ivl_6", 63 0, L_0000028705f8de20;  1 drivers
L_0000028705f45b88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028705f3f8e0_0 .net/2u *"_ivl_8", 0 0, L_0000028705f45b88;  1 drivers
v0000028705f404c0_0 .net/s "a_signed", 31 0, L_0000028705f8e460;  alias, 1 drivers
v0000028705f40880_0 .net/s "b_signed", 31 0, L_0000028705f8dec0;  alias, 1 drivers
v0000028705f40a60_0 .net "m_op", 2 0, v0000028705f3ddd0_0;  alias, 1 drivers
v0000028705f3fca0_0 .var "m_result", 31 0;
v0000028705f3fe80_0 .net "m_valid", 0 0, v0000028705f3de70_0;  alias, 1 drivers
v0000028705f3ffc0_0 .net/s "mul_ss", 63 0, L_0000028705f8e280;  1 drivers
v0000028705f3ff20_0 .net/s "mul_su", 63 0, L_0000028705f8f400;  1 drivers
v0000028705f3fac0_0 .net "mul_uu", 63 0, L_0000028705f8e320;  1 drivers
v0000028705f40b00_0 .net "operand_a", 31 0, L_0000028705f8e460;  alias, 1 drivers
v0000028705f40240_0 .net "operand_b", 31 0, L_0000028705f8dec0;  alias, 1 drivers
E_0000028705ed7c00/0 .event anyedge, v0000028705f3de70_0, v0000028705f3ddd0_0, v0000028705f3ffc0_0, v0000028705f3ff20_0;
E_0000028705ed7c00/1 .event anyedge, v0000028705f3fac0_0, v0000028705f3e2d0_0, v0000028705f3e0f0_0;
E_0000028705ed7c00 .event/or E_0000028705ed7c00/0, E_0000028705ed7c00/1;
L_0000028705f8f0e0 .extend/s 64, L_0000028705f8e460;
L_0000028705f8e8c0 .extend/s 64, L_0000028705f8dec0;
L_0000028705f8e280 .arith/mult 64, L_0000028705f8f0e0, L_0000028705f8e8c0;
L_0000028705f8de20 .extend/s 64, L_0000028705f8e460;
L_0000028705f8ef00 .concat [ 32 1 0 0], L_0000028705f8dec0, L_0000028705f45b88;
L_0000028705f8f040 .extend/s 64, L_0000028705f8ef00;
L_0000028705f8f400 .arith/mult 64, L_0000028705f8de20, L_0000028705f8f040;
L_0000028705f8f180 .concat [ 32 32 0 0], L_0000028705f8e460, L_0000028705f45bd0;
L_0000028705f8edc0 .concat [ 32 32 0 0], L_0000028705f8dec0, L_0000028705f45c18;
L_0000028705f8e320 .arith/mult 64, L_0000028705f8f180, L_0000028705f8edc0;
S_0000028705e110c0 .scope module, "u_pc" "rv32_pc" 6 211, 13 24 0, S_0000028705e5b480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 2 "pc_src";
    .port_info 3 /INPUT 32 "branch_target";
    .port_info 4 /INPUT 32 "irq_vector";
    .port_info 5 /INPUT 1 "stall";
    .port_info 6 /OUTPUT 32 "pc_out";
    .port_info 7 /OUTPUT 32 "pc_plus4";
L_0000028705f45870 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000028705f3fa20_0 .net/2u *"_ivl_0", 31 0, L_0000028705f45870;  1 drivers
v0000028705f413c0_0 .net "branch_target", 31 0, v0000028705f42bb0_0;  1 drivers
v0000028705f40100_0 .net "clk", 0 0, v0000028705f43e00_0;  alias, 1 drivers
L_0000028705f458b8 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0000028705f41500_0 .net "irq_vector", 31 0, L_0000028705f458b8;  1 drivers
v0000028705f40060_0 .var "pc_next", 31 0;
v0000028705f402e0_0 .var "pc_out", 31 0;
v0000028705f3fd40_0 .net "pc_plus4", 31 0, L_0000028705f8ec80;  alias, 1 drivers
v0000028705f3fde0_0 .net "pc_src", 1 0, v0000028705f42070_0;  1 drivers
v0000028705f40920_0 .net "rst_n", 0 0, v0000028705f45340_0;  alias, 1 drivers
v0000028705f411e0_0 .net "stall", 0 0, L_0000028705ead7c0;  alias, 1 drivers
E_0000028705ed7180 .event posedge, v0000028705ebb610_0;
E_0000028705ed7a80 .event anyedge, v0000028705f3fde0_0, v0000028705f3fd40_0, v0000028705f413c0_0, v0000028705f41500_0;
L_0000028705f8ec80 .arith/sum 32, v0000028705f402e0_0, L_0000028705f45870;
S_0000028705e043b0 .scope module, "u_regfile" "rv32_register_file" 6 241, 14 25 0, S_0000028705e5b480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "rs1_addr";
    .port_info 3 /OUTPUT 32 "rs1_data";
    .port_info 4 /INPUT 5 "rs2_addr";
    .port_info 5 /OUTPUT 32 "rs2_data";
    .port_info 6 /INPUT 1 "wr_en";
    .port_info 7 /INPUT 5 "rd_addr";
    .port_info 8 /INPUT 32 "rd_data";
L_0000028705f45900 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000028705f41460_0 .net/2u *"_ivl_0", 4 0, L_0000028705f45900;  1 drivers
L_0000028705f45990 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028705f3fc00_0 .net *"_ivl_11", 1 0, L_0000028705f45990;  1 drivers
L_0000028705f459d8 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0000028705f40ec0_0 .net/2u *"_ivl_12", 6 0, L_0000028705f459d8;  1 drivers
v0000028705f40f60_0 .net *"_ivl_14", 6 0, L_0000028705f8d9c0;  1 drivers
L_0000028705f45a20 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000028705f41000_0 .net/2u *"_ivl_18", 4 0, L_0000028705f45a20;  1 drivers
v0000028705f40740_0 .net *"_ivl_2", 0 0, L_0000028705f8f2c0;  1 drivers
v0000028705f401a0_0 .net *"_ivl_20", 0 0, L_0000028705f8e780;  1 drivers
L_0000028705f45a68 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028705f3f980_0 .net/2u *"_ivl_22", 31 0, L_0000028705f45a68;  1 drivers
v0000028705f40380_0 .net *"_ivl_24", 31 0, L_0000028705f8e3c0;  1 drivers
v0000028705f40420_0 .net *"_ivl_26", 6 0, L_0000028705f8dd80;  1 drivers
L_0000028705f45ab0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028705f410a0_0 .net *"_ivl_29", 1 0, L_0000028705f45ab0;  1 drivers
L_0000028705f45af8 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0000028705f40560_0 .net/2u *"_ivl_30", 6 0, L_0000028705f45af8;  1 drivers
v0000028705f409c0_0 .net *"_ivl_32", 6 0, L_0000028705f8e5a0;  1 drivers
L_0000028705f45948 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028705f40600_0 .net/2u *"_ivl_4", 31 0, L_0000028705f45948;  1 drivers
v0000028705f406a0_0 .net *"_ivl_6", 31 0, L_0000028705f8f4a0;  1 drivers
v0000028705f40ba0_0 .net *"_ivl_8", 6 0, L_0000028705f8e1e0;  1 drivers
v0000028705f416e0_0 .net "clk", 0 0, v0000028705f43e00_0;  alias, 1 drivers
v0000028705f40c40_0 .net "rd_addr", 4 0, L_0000028705f45480;  alias, 1 drivers
v0000028705f40d80_0 .net "rd_data", 31 0, v0000028705f42250_0;  1 drivers
v0000028705f41140 .array "reg_file", 1 31, 31 0;
v0000028705f40e20_0 .net "rs1_addr", 4 0, L_0000028705f43f40;  alias, 1 drivers
v0000028705f41280_0 .net "rs1_data", 31 0, L_0000028705f8e460;  alias, 1 drivers
v0000028705f41320_0 .net "rs2_addr", 4 0, L_0000028705f453e0;  alias, 1 drivers
v0000028705f415a0_0 .net "rs2_data", 31 0, L_0000028705f8dec0;  alias, 1 drivers
v0000028705f41640_0 .net "rst_n", 0 0, v0000028705f45340_0;  alias, 1 drivers
v0000028705f43470_0 .net "wr_en", 0 0, v0000028705f3e550_0;  alias, 1 drivers
L_0000028705f8f2c0 .cmp/eq 5, L_0000028705f43f40, L_0000028705f45900;
L_0000028705f8f4a0 .array/port v0000028705f41140, L_0000028705f8d9c0;
L_0000028705f8e1e0 .concat [ 5 2 0 0], L_0000028705f43f40, L_0000028705f45990;
L_0000028705f8d9c0 .arith/sub 7, L_0000028705f8e1e0, L_0000028705f459d8;
L_0000028705f8e460 .functor MUXZ 32, L_0000028705f8f4a0, L_0000028705f45948, L_0000028705f8f2c0, C4<>;
L_0000028705f8e780 .cmp/eq 5, L_0000028705f453e0, L_0000028705f45a20;
L_0000028705f8e3c0 .array/port v0000028705f41140, L_0000028705f8e5a0;
L_0000028705f8dd80 .concat [ 5 2 0 0], L_0000028705f453e0, L_0000028705f45ab0;
L_0000028705f8e5a0 .arith/sub 7, L_0000028705f8dd80, L_0000028705f45af8;
L_0000028705f8dec0 .functor MUXZ 32, L_0000028705f8e3c0, L_0000028705f45a68, L_0000028705f8e780, C4<>;
    .scope S_0000028705e110c0;
T_2 ;
    %wait E_0000028705ed7a80;
    %load/vec4 v0000028705f3fde0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %load/vec4 v0000028705f3fd40_0;
    %store/vec4 v0000028705f40060_0, 0, 32;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v0000028705f3fd40_0;
    %store/vec4 v0000028705f40060_0, 0, 32;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v0000028705f413c0_0;
    %store/vec4 v0000028705f40060_0, 0, 32;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0000028705f413c0_0;
    %store/vec4 v0000028705f40060_0, 0, 32;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0000028705f41500_0;
    %store/vec4 v0000028705f40060_0, 0, 32;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000028705e110c0;
T_3 ;
    %wait E_0000028705ed7180;
    %load/vec4 v0000028705f40920_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028705f402e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000028705f411e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000028705f40060_0;
    %assign/vec4 v0000028705f402e0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000028705df93b0;
T_4 ;
    %wait E_0000028705ed7700;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028705f3e550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028705f3e230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028705f3eff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028705f3d970_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000028705f3e410_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028705f3e870_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028705f3d830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028705f3dc90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028705f3f090_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028705f3f270_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000028705f3df10_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028705f3de70_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028705f3ddd0_0, 0, 3;
    %load/vec4 v0000028705f3e4b0_0;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 7;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %jmp T_4.12;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028705f3e550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028705f3d970_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000028705f3e410_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028705f3e870_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000028705f3f270_0, 0, 3;
    %jmp T_4.12;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028705f3e550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028705f3d970_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000028705f3e410_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028705f3e870_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000028705f3f270_0, 0, 3;
    %jmp T_4.12;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028705f3e550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028705f3dc90_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000028705f3e870_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000028705f3f270_0, 0, 3;
    %jmp T_4.12;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028705f3e550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028705f3dc90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028705f3f090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028705f3d970_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000028705f3e410_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000028705f3e870_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028705f3f270_0, 0, 3;
    %jmp T_4.12;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028705f3d830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028705f3d970_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000028705f3e410_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000028705f3f270_0, 0, 3;
    %jmp T_4.12;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028705f3e550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028705f3e230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028705f3d970_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000028705f3e410_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000028705f3e870_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028705f3f270_0, 0, 3;
    %load/vec4 v0000028705f3dbf0_0;
    %store/vec4 v0000028705f3df10_0, 0, 3;
    %jmp T_4.12;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028705f3eff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028705f3d970_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000028705f3e410_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000028705f3f270_0, 0, 3;
    %load/vec4 v0000028705f3dbf0_0;
    %store/vec4 v0000028705f3df10_0, 0, 3;
    %jmp T_4.12;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028705f3e550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028705f3d970_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028705f3f270_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028705f3e870_0, 0, 3;
    %load/vec4 v0000028705f3dbf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000028705f3e410_0, 0, 4;
    %jmp T_4.22;
T_4.13 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000028705f3e410_0, 0, 4;
    %jmp T_4.22;
T_4.14 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000028705f3e410_0, 0, 4;
    %jmp T_4.22;
T_4.15 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000028705f3e410_0, 0, 4;
    %jmp T_4.22;
T_4.16 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000028705f3e410_0, 0, 4;
    %jmp T_4.22;
T_4.17 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000028705f3e410_0, 0, 4;
    %jmp T_4.22;
T_4.18 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000028705f3e410_0, 0, 4;
    %jmp T_4.22;
T_4.19 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000028705f3e410_0, 0, 4;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v0000028705f3f1d0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.23, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000028705f3e410_0, 0, 4;
    %jmp T_4.24;
T_4.23 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000028705f3e410_0, 0, 4;
T_4.24 ;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %jmp T_4.12;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028705f3e550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028705f3d970_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028705f3e870_0, 0, 3;
    %load/vec4 v0000028705f3f1d0_0;
    %cmpi/e 1, 0, 7;
    %jmp/0xz  T_4.25, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028705f3de70_0, 0, 1;
    %load/vec4 v0000028705f3dbf0_0;
    %store/vec4 v0000028705f3ddd0_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000028705f3e870_0, 0, 3;
    %jmp T_4.26;
T_4.25 ;
    %load/vec4 v0000028705f3dbf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000028705f3e410_0, 0, 4;
    %jmp T_4.36;
T_4.27 ;
    %load/vec4 v0000028705f3f1d0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.37, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000028705f3e410_0, 0, 4;
    %jmp T_4.38;
T_4.37 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000028705f3e410_0, 0, 4;
T_4.38 ;
    %jmp T_4.36;
T_4.28 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000028705f3e410_0, 0, 4;
    %jmp T_4.36;
T_4.29 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000028705f3e410_0, 0, 4;
    %jmp T_4.36;
T_4.30 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000028705f3e410_0, 0, 4;
    %jmp T_4.36;
T_4.31 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000028705f3e410_0, 0, 4;
    %jmp T_4.36;
T_4.32 ;
    %load/vec4 v0000028705f3f1d0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.39, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000028705f3e410_0, 0, 4;
    %jmp T_4.40;
T_4.39 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000028705f3e410_0, 0, 4;
T_4.40 ;
    %jmp T_4.36;
T_4.33 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000028705f3e410_0, 0, 4;
    %jmp T_4.36;
T_4.34 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000028705f3e410_0, 0, 4;
    %jmp T_4.36;
T_4.36 ;
    %pop/vec4 1;
T_4.26 ;
    %jmp T_4.12;
T_4.9 ;
    %jmp T_4.12;
T_4.10 ;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000028705e043b0;
T_5 ;
    %wait E_0000028705ed7180;
    %load/vec4 v0000028705f43470_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0000028705f40c40_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000028705f40d80_0;
    %load/vec4 v0000028705f40c40_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028705f41140, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000028705df9630;
T_6 ;
    %wait E_0000028705ed7740;
    %load/vec4 v0000028705f3e730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028705f3e690_0, 0, 32;
    %jmp T_6.6;
T_6.0 ;
    %load/vec4 v0000028705f3ea50_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000028705f3ea50_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000028705f3e690_0, 0, 32;
    %jmp T_6.6;
T_6.1 ;
    %load/vec4 v0000028705f3ea50_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000028705f3ea50_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000028705f3ea50_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000028705f3e690_0, 0, 32;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0000028705f3ea50_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0000028705f3ea50_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000028705f3ea50_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000028705f3ea50_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000028705f3ea50_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000028705f3e690_0, 0, 32;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v0000028705f3ea50_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0000028705f3e690_0, 0, 32;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v0000028705f3ea50_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0000028705f3ea50_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000028705f3ea50_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000028705f3ea50_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000028705f3ea50_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000028705f3e690_0, 0, 32;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000028705dff940;
T_7 ;
    %wait E_0000028705ed7d00;
    %load/vec4 v0000028705f3dab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028705f3dfb0_0, 0, 32;
    %jmp T_7.12;
T_7.0 ;
    %load/vec4 v0000028705f3ec30_0;
    %load/vec4 v0000028705f3f630_0;
    %add;
    %store/vec4 v0000028705f3dfb0_0, 0, 32;
    %jmp T_7.12;
T_7.1 ;
    %load/vec4 v0000028705f3ec30_0;
    %load/vec4 v0000028705f3f630_0;
    %sub;
    %store/vec4 v0000028705f3dfb0_0, 0, 32;
    %jmp T_7.12;
T_7.2 ;
    %load/vec4 v0000028705f3ec30_0;
    %load/vec4 v0000028705f3f630_0;
    %and;
    %store/vec4 v0000028705f3dfb0_0, 0, 32;
    %jmp T_7.12;
T_7.3 ;
    %load/vec4 v0000028705f3ec30_0;
    %load/vec4 v0000028705f3f630_0;
    %or;
    %store/vec4 v0000028705f3dfb0_0, 0, 32;
    %jmp T_7.12;
T_7.4 ;
    %load/vec4 v0000028705f3ec30_0;
    %load/vec4 v0000028705f3f630_0;
    %xor;
    %store/vec4 v0000028705f3dfb0_0, 0, 32;
    %jmp T_7.12;
T_7.5 ;
    %load/vec4 v0000028705f3ec30_0;
    %ix/getv 4, v0000028705f3f130_0;
    %shiftl 4;
    %store/vec4 v0000028705f3dfb0_0, 0, 32;
    %jmp T_7.12;
T_7.6 ;
    %load/vec4 v0000028705f3ec30_0;
    %ix/getv 4, v0000028705f3f130_0;
    %shiftr 4;
    %store/vec4 v0000028705f3dfb0_0, 0, 32;
    %jmp T_7.12;
T_7.7 ;
    %load/vec4 v0000028705f3ec30_0;
    %ix/getv 4, v0000028705f3f130_0;
    %shiftr/s 4;
    %store/vec4 v0000028705f3dfb0_0, 0, 32;
    %jmp T_7.12;
T_7.8 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000028705f3ec30_0;
    %load/vec4 v0000028705f3f630_0;
    %cmp/s;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000028705f3dfb0_0, 0, 32;
    %jmp T_7.12;
T_7.9 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000028705f3ec30_0;
    %load/vec4 v0000028705f3f630_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000028705f3dfb0_0, 0, 32;
    %jmp T_7.12;
T_7.10 ;
    %load/vec4 v0000028705f3f630_0;
    %store/vec4 v0000028705f3dfb0_0, 0, 32;
    %jmp T_7.12;
T_7.12 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000028705e10f30;
T_8 ;
    %wait E_0000028705ed7c00;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028705f3fca0_0, 0, 32;
    %load/vec4 v0000028705f3fe80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000028705f40a60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028705f3fca0_0, 0, 32;
    %jmp T_8.11;
T_8.2 ;
    %load/vec4 v0000028705f3ffc0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0000028705f3fca0_0, 0, 32;
    %jmp T_8.11;
T_8.3 ;
    %load/vec4 v0000028705f3ffc0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0000028705f3fca0_0, 0, 32;
    %jmp T_8.11;
T_8.4 ;
    %load/vec4 v0000028705f3ff20_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0000028705f3fca0_0, 0, 32;
    %jmp T_8.11;
T_8.5 ;
    %load/vec4 v0000028705f3fac0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0000028705f3fca0_0, 0, 32;
    %jmp T_8.11;
T_8.6 ;
    %load/vec4 v0000028705f40240_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.12, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000028705f3fca0_0, 0, 32;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v0000028705f40b00_0;
    %cmpi/e 2147483648, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_8.16, 4;
    %load/vec4 v0000028705f40240_0;
    %pushi/vec4 4294967295, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.14, 8;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0000028705f3fca0_0, 0, 32;
    %jmp T_8.15;
T_8.14 ;
    %load/vec4 v0000028705f40b00_0;
    %load/vec4 v0000028705f40240_0;
    %div/s;
    %store/vec4 v0000028705f3fca0_0, 0, 32;
T_8.15 ;
T_8.13 ;
    %jmp T_8.11;
T_8.7 ;
    %load/vec4 v0000028705f40240_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.17, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000028705f3fca0_0, 0, 32;
    %jmp T_8.18;
T_8.17 ;
    %load/vec4 v0000028705f40b00_0;
    %load/vec4 v0000028705f40240_0;
    %div;
    %store/vec4 v0000028705f3fca0_0, 0, 32;
T_8.18 ;
    %jmp T_8.11;
T_8.8 ;
    %load/vec4 v0000028705f40240_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.19, 4;
    %load/vec4 v0000028705f40b00_0;
    %store/vec4 v0000028705f3fca0_0, 0, 32;
    %jmp T_8.20;
T_8.19 ;
    %load/vec4 v0000028705f40b00_0;
    %cmpi/e 2147483648, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_8.23, 4;
    %load/vec4 v0000028705f40240_0;
    %pushi/vec4 4294967295, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.21, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028705f3fca0_0, 0, 32;
    %jmp T_8.22;
T_8.21 ;
    %load/vec4 v0000028705f40b00_0;
    %load/vec4 v0000028705f40240_0;
    %mod/s;
    %store/vec4 v0000028705f3fca0_0, 0, 32;
T_8.22 ;
T_8.20 ;
    %jmp T_8.11;
T_8.9 ;
    %load/vec4 v0000028705f40240_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.24, 4;
    %load/vec4 v0000028705f40b00_0;
    %store/vec4 v0000028705f3fca0_0, 0, 32;
    %jmp T_8.25;
T_8.24 ;
    %load/vec4 v0000028705f40b00_0;
    %load/vec4 v0000028705f40240_0;
    %mod;
    %store/vec4 v0000028705f3fca0_0, 0, 32;
T_8.25 ;
    %jmp T_8.11;
T_8.11 ;
    %pop/vec4 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000028705dffad0;
T_9 ;
    %wait E_0000028705ed7e80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028705f3e050_0, 0, 1;
    %load/vec4 v0000028705f3e370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0000028705f3f3b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028705f3e050_0, 0, 1;
    %jmp T_9.9;
T_9.2 ;
    %load/vec4 v0000028705f3e0f0_0;
    %load/vec4 v0000028705f3db50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000028705f3e050_0, 0, 1;
    %jmp T_9.9;
T_9.3 ;
    %load/vec4 v0000028705f3e0f0_0;
    %load/vec4 v0000028705f3db50_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0000028705f3e050_0, 0, 1;
    %jmp T_9.9;
T_9.4 ;
    %load/vec4 v0000028705f3e190_0;
    %load/vec4 v0000028705f3ef50_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v0000028705f3e050_0, 0, 1;
    %jmp T_9.9;
T_9.5 ;
    %load/vec4 v0000028705f3ef50_0;
    %load/vec4 v0000028705f3e190_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0000028705f3e050_0, 0, 1;
    %jmp T_9.9;
T_9.6 ;
    %load/vec4 v0000028705f3e0f0_0;
    %load/vec4 v0000028705f3db50_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0000028705f3e050_0, 0, 1;
    %jmp T_9.9;
T_9.7 ;
    %load/vec4 v0000028705f3db50_0;
    %load/vec4 v0000028705f3e0f0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0000028705f3e050_0, 0, 1;
    %jmp T_9.9;
T_9.9 ;
    %pop/vec4 1;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000028705e5b700;
T_10 ;
    %wait E_0000028705ed6ec0;
    %load/vec4 v0000028705f3d8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000028705f3da10_0;
    %store/vec4 v0000028705ebb4d0_0, 0, 32;
    %load/vec4 v0000028705f3f4f0_0;
    %store/vec4 v0000028705ebb570_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000028705ebb390_0, 0, 2;
    %load/vec4 v0000028705f3f450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000028705ebc010_0, 0, 3;
    %jmp T_10.7;
T_10.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028705ebc010_0, 0, 3;
    %jmp T_10.7;
T_10.3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028705ebc010_0, 0, 3;
    %jmp T_10.7;
T_10.4 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000028705ebc010_0, 0, 3;
    %jmp T_10.7;
T_10.5 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000028705ebc010_0, 0, 3;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000028705f3e9b0_0;
    %store/vec4 v0000028705ebb4d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028705ebb570_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000028705ebb390_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000028705ebc010_0, 0, 3;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000028705e5b480;
T_11 ;
    %wait E_0000028705ed7280;
    %load/vec4 v0000028705f427f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000028705f42070_0, 0, 2;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000028705f42610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000028705f42070_0, 0, 2;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0000028705f42b10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.6, 9;
    %load/vec4 v0000028705f436f0_0;
    %and;
T_11.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028705f42070_0, 0, 2;
    %jmp T_11.5;
T_11.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028705f42070_0, 0, 2;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000028705e5b480;
T_12 ;
    %wait E_0000028705ed7bc0;
    %load/vec4 v0000028705f42890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0000028705f43010_0;
    %load/vec4 v0000028705f42750_0;
    %add;
    %pushi/vec4 4294967294, 0, 32;
    %and;
    %store/vec4 v0000028705f42bb0_0, 0, 32;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000028705f41d50_0;
    %load/vec4 v0000028705f42750_0;
    %add;
    %store/vec4 v0000028705f42bb0_0, 0, 32;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000028705e5b480;
T_13 ;
    %wait E_0000028705ed6f80;
    %load/vec4 v0000028705f41cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %load/vec4 v0000028705f418f0_0;
    %store/vec4 v0000028705f43330_0, 0, 32;
    %jmp T_13.6;
T_13.0 ;
    %load/vec4 v0000028705f418f0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0000028705f418f0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000028705f43330_0, 0, 32;
    %jmp T_13.6;
T_13.1 ;
    %load/vec4 v0000028705f418f0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0000028705f418f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000028705f43330_0, 0, 32;
    %jmp T_13.6;
T_13.2 ;
    %load/vec4 v0000028705f418f0_0;
    %store/vec4 v0000028705f43330_0, 0, 32;
    %jmp T_13.6;
T_13.3 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000028705f418f0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000028705f43330_0, 0, 32;
    %jmp T_13.6;
T_13.4 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000028705f418f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000028705f43330_0, 0, 32;
    %jmp T_13.6;
T_13.6 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000028705e5b480;
T_14 ;
    %wait E_0000028705ed7240;
    %load/vec4 v0000028705f44440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %load/vec4 v0000028705f41e90_0;
    %store/vec4 v0000028705f42250_0, 0, 32;
    %jmp T_14.6;
T_14.0 ;
    %load/vec4 v0000028705f41e90_0;
    %store/vec4 v0000028705f42250_0, 0, 32;
    %jmp T_14.6;
T_14.1 ;
    %load/vec4 v0000028705f43330_0;
    %store/vec4 v0000028705f42250_0, 0, 32;
    %jmp T_14.6;
T_14.2 ;
    %load/vec4 v0000028705f42930_0;
    %store/vec4 v0000028705f42250_0, 0, 32;
    %jmp T_14.6;
T_14.3 ;
    %load/vec4 v0000028705f42750_0;
    %store/vec4 v0000028705f42250_0, 0, 32;
    %jmp T_14.6;
T_14.4 ;
    %load/vec4 v0000028705f41a30_0;
    %store/vec4 v0000028705f42250_0, 0, 32;
    %jmp T_14.6;
T_14.6 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000028705ee4560;
T_15 ;
    %wait E_0000028705ed7500;
    %load/vec4 v0000028705f449e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0000028705f441c0_0;
    %store/vec4 v0000028705f44ee0_0, 0, 32;
    %load/vec4 v0000028705f43d60_0;
    %store/vec4 v0000028705f44300_0, 0, 32;
    %load/vec4 v0000028705f44d00_0;
    %store/vec4 v0000028705f44b20_0, 0, 1;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000028705f448a0_0;
    %store/vec4 v0000028705f44ee0_0, 0, 32;
    %load/vec4 v0000028705f452a0_0;
    %store/vec4 v0000028705f44300_0, 0, 32;
    %load/vec4 v0000028705f43c20_0;
    %load/vec4 v0000028705f44800_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0000028705f44b20_0, 0, 1;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000028705ee4560;
T_16 ;
    %wait E_0000028705ed7180;
    %load/vec4 v0000028705f44b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0000028705f43ae0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %load/vec4 v0000028705f44300_0;
    %load/vec4 v0000028705f44120_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028705f45700, 0, 4;
    %jmp T_16.5;
T_16.2 ;
    %load/vec4 v0000028705f44ee0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %jmp T_16.10;
T_16.6 ;
    %load/vec4 v0000028705f44300_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000028705f44120_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028705f45700, 0, 4;
    %jmp T_16.10;
T_16.7 ;
    %load/vec4 v0000028705f44300_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000028705f44120_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000028705f45700, 4, 5;
    %jmp T_16.10;
T_16.8 ;
    %load/vec4 v0000028705f44300_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000028705f44120_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000028705f45700, 4, 5;
    %jmp T_16.10;
T_16.9 ;
    %load/vec4 v0000028705f44300_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000028705f44120_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000028705f45700, 4, 5;
    %jmp T_16.10;
T_16.10 ;
    %pop/vec4 1;
    %jmp T_16.5;
T_16.3 ;
    %load/vec4 v0000028705f44ee0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.11, 8;
    %load/vec4 v0000028705f44300_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0000028705f44120_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000028705f45700, 4, 5;
    %jmp T_16.12;
T_16.11 ;
    %load/vec4 v0000028705f44300_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0000028705f44120_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028705f45700, 0, 4;
T_16.12 ;
    %jmp T_16.5;
T_16.5 ;
    %pop/vec4 1;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000028705ed5670;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028705f43e00_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0000028705ed5670;
T_18 ;
    %delay 5000, 0;
    %load/vec4 v0000028705f43e00_0;
    %inv;
    %store/vec4 v0000028705f43e00_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0000028705ed5670;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028705f443a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028705f45200_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028705f455c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028705f44c60_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028705f45020_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028705f450c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028705f45160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028705f45340_0, 0, 1;
    %wait E_0000028705ed7180;
    %wait E_0000028705ed7180;
    %fork TD_rv32_tb.load_program, S_0000028705ee43d0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028705f45340_0, 0, 1;
    %pushi/vec4 40, 0, 32;
T_19.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_19.1, 5;
    %jmp/1 T_19.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000028705ed7180;
    %jmp T_19.0;
T_19.1 ;
    %pop/vec4 1;
    %vpi_call/w 4 213 "$display", "\012========================================" {0 0 0};
    %vpi_call/w 4 214 "$display", "  RV32IM SoC \342\200\224 Self-Check Results" {0 0 0};
    %vpi_call/w 4 215 "$display", "========================================\012" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000028705ebbf70_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000028705eba990_0, 0, 32;
    %pushi/str "ADDI x1, x0, 5";
    %store/str v0000028705ebb6b0_0;
    %fork TD_rv32_tb.check_reg, S_0000028705edebd0;
    %join;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000028705ebbf70_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000028705eba990_0, 0, 32;
    %pushi/str "ADDI x2, x0, 10";
    %store/str v0000028705ebb6b0_0;
    %fork TD_rv32_tb.check_reg, S_0000028705edebd0;
    %join;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000028705ebbf70_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0000028705eba990_0, 0, 32;
    %pushi/str "ADD  x3, x1, x2";
    %store/str v0000028705ebb6b0_0;
    %fork TD_rv32_tb.check_reg, S_0000028705edebd0;
    %join;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000028705ebbf70_0, 0, 32;
    %pushi/vec4 4294967291, 0, 32;
    %store/vec4 v0000028705eba990_0, 0, 32;
    %pushi/str "SUB  x4, x1, x2";
    %store/str v0000028705ebb6b0_0;
    %fork TD_rv32_tb.check_reg, S_0000028705edebd0;
    %join;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000028705ebbf70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028705eba990_0, 0, 32;
    %pushi/str "AND  x5, x1, x2";
    %store/str v0000028705ebb6b0_0;
    %fork TD_rv32_tb.check_reg, S_0000028705edebd0;
    %join;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0000028705ebbf70_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0000028705eba990_0, 0, 32;
    %pushi/str "OR   x6, x1, x2";
    %store/str v0000028705ebb6b0_0;
    %fork TD_rv32_tb.check_reg, S_0000028705edebd0;
    %join;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0000028705ebbf70_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0000028705eba990_0, 0, 32;
    %pushi/str "XOR  x7, x1, x2";
    %store/str v0000028705ebb6b0_0;
    %fork TD_rv32_tb.check_reg, S_0000028705edebd0;
    %join;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0000028705ebbf70_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000028705eba990_0, 0, 32;
    %pushi/str "SLT  x8, x1, x2";
    %store/str v0000028705ebb6b0_0;
    %fork TD_rv32_tb.check_reg, S_0000028705edebd0;
    %join;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0000028705ebbf70_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000028705eba990_0, 0, 32;
    %pushi/str "SLTU x9, x1, x2";
    %store/str v0000028705ebb6b0_0;
    %fork TD_rv32_tb.check_reg, S_0000028705edebd0;
    %join;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000028705ebbf70_0, 0, 32;
    %pushi/vec4 40, 0, 32;
    %store/vec4 v0000028705eba990_0, 0, 32;
    %pushi/str "SLLI x10, x1, 3";
    %store/str v0000028705ebb6b0_0;
    %fork TD_rv32_tb.check_reg, S_0000028705edebd0;
    %join;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v0000028705ebbf70_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000028705eba990_0, 0, 32;
    %pushi/str "SRLI x11, x2, 1";
    %store/str v0000028705ebb6b0_0;
    %fork TD_rv32_tb.check_reg, S_0000028705edebd0;
    %join;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0000028705ebbf70_0, 0, 32;
    %pushi/vec4 305418240, 0, 32;
    %store/vec4 v0000028705eba990_0, 0, 32;
    %pushi/str "LUI  x12, 0x12345";
    %store/str v0000028705ebb6b0_0;
    %fork TD_rv32_tb.check_reg, S_0000028705edebd0;
    %join;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v0000028705ebbf70_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0000028705eba990_0, 0, 32;
    %pushi/str "LW   x13, 0x400(x0)";
    %store/str v0000028705ebb6b0_0;
    %fork TD_rv32_tb.check_reg, S_0000028705edebd0;
    %join;
    %pushi/vec4 14, 0, 32;
    %store/vec4 v0000028705ebbf70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028705eba990_0, 0, 32;
    %pushi/str "BEQ  skip: x14 unwritten";
    %store/str v0000028705ebb6b0_0;
    %fork TD_rv32_tb.check_reg, S_0000028705edebd0;
    %join;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0000028705ebbf70_0, 0, 32;
    %pushi/vec4 66, 0, 32;
    %store/vec4 v0000028705eba990_0, 0, 32;
    %pushi/str "ADDI x15, x0, 0x42";
    %store/str v0000028705ebb6b0_0;
    %fork TD_rv32_tb.check_reg, S_0000028705edebd0;
    %join;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0000028705ebbf70_0, 0, 32;
    %pushi/vec4 72, 0, 32;
    %store/vec4 v0000028705eba990_0, 0, 32;
    %pushi/str "JAL  x16, +8 (link)";
    %store/str v0000028705ebb6b0_0;
    %fork TD_rv32_tb.check_reg, S_0000028705edebd0;
    %join;
    %pushi/vec4 17, 0, 32;
    %store/vec4 v0000028705ebbf70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028705eba990_0, 0, 32;
    %pushi/str "JAL  skip: x17 unwritten";
    %store/str v0000028705ebb6b0_0;
    %fork TD_rv32_tb.check_reg, S_0000028705edebd0;
    %join;
    %pushi/vec4 18, 0, 32;
    %store/vec4 v0000028705ebbf70_0, 0, 32;
    %pushi/vec4 85, 0, 32;
    %store/vec4 v0000028705eba990_0, 0, 32;
    %pushi/str "ADDI x18, x0, 0x55";
    %store/str v0000028705ebb6b0_0;
    %fork TD_rv32_tb.check_reg, S_0000028705edebd0;
    %join;
    %pushi/vec4 19, 0, 32;
    %store/vec4 v0000028705ebbf70_0, 0, 32;
    %pushi/vec4 50, 0, 32;
    %store/vec4 v0000028705eba990_0, 0, 32;
    %pushi/str "MUL  x19, x1, x2  (5*10=50)";
    %store/str v0000028705ebb6b0_0;
    %fork TD_rv32_tb.check_reg, S_0000028705edebd0;
    %join;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0000028705ebbf70_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000028705eba990_0, 0, 32;
    %pushi/str "ADDI x20, x0, -1";
    %store/str v0000028705ebb6b0_0;
    %fork TD_rv32_tb.check_reg, S_0000028705edebd0;
    %join;
    %pushi/vec4 21, 0, 32;
    %store/vec4 v0000028705ebbf70_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000028705eba990_0, 0, 32;
    %pushi/str "DIV  x21, x2, x1  (10/5=2)";
    %store/str v0000028705ebb6b0_0;
    %fork TD_rv32_tb.check_reg, S_0000028705edebd0;
    %join;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0000028705ebbf70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028705eba990_0, 0, 32;
    %pushi/str "REM  x22, x2, x1  (10%5=0)";
    %store/str v0000028705ebb6b0_0;
    %fork TD_rv32_tb.check_reg, S_0000028705edebd0;
    %join;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028705f45700, 4;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_19.2, 6;
    %vpi_call/w 4 259 "$display", "[PASS] MEM[0x400] = 0x%08h", &A<v0000028705f45700, 256> {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000028705f443a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000028705f443a0_0, 0, 32;
    %jmp T_19.3;
T_19.2 ;
    %vpi_call/w 4 262 "$error", "[FAIL] MEM[0x400] = 0x%08h, expected 0x0000000F", &A<v0000028705f45700, 256> {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000028705f45200_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000028705f45200_0, 0, 32;
T_19.3 ;
    %vpi_call/w 4 269 "$display", "\012========================================" {0 0 0};
    %load/vec4 v0000028705f45200_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.4, 4;
    %vpi_call/w 4 271 "$display", "  *** ALL %0d TESTS PASSED ***", v0000028705f443a0_0 {0 0 0};
    %jmp T_19.5;
T_19.4 ;
    %vpi_call/w 4 273 "$display", "  *** %0d PASSED, %0d FAILED ***", v0000028705f443a0_0, v0000028705f45200_0 {0 0 0};
T_19.5 ;
    %vpi_call/w 4 274 "$display", "========================================\012" {0 0 0};
    %vpi_call/w 4 276 "$finish" {0 0 0};
    %end;
    .thread T_19;
    .scope S_0000028705ed5670;
T_20 ;
    %delay 5000000, 0;
    %vpi_call/w 4 282 "$error", "TIMEOUT: Simulation exceeded 5000 ns" {0 0 0};
    %vpi_call/w 4 283 "$finish" {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "-";
    "rtl/pkg_rv32_types.sv";
    "tb/rv32_tb.sv";
    "rtl/rv32_soc_top.sv";
    "rtl/rv32_core.sv";
    "rtl/rv32_ahb_lite_master.sv";
    "rtl/rv32_alu.sv";
    "rtl/rv32_branch_unit.sv";
    "rtl/rv32_control_unit.sv";
    "rtl/rv32_imm_gen.sv";
    "rtl/rv32_m_extension.sv";
    "rtl/rv32_pc.sv";
    "rtl/rv32_register_file.sv";
