# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Mealy_num6.vhdl" \
"../../../../Mealy_num6.srcs/sim_1/new/testbench_Mealy.vhd" \

# Do not sort compile order
nosort
