// Seed: 1515127107
module module_0 #(
    parameter id_2  = 32'd78,
    parameter id_4  = 32'd67,
    parameter id_5  = 32'd1,
    parameter id_6  = 32'd97,
    parameter id_65 = 32'd2,
    parameter id_69 = 32'd17,
    parameter id_74 = 32'd92
);
  reg id_1;
  assign id_1 = -1 ? ~id_1 : 1;
  parameter id_2 = 1;
  always_ff @(*) begin : LABEL_0
    id_1 <= id_1;
    if (-1) begin : LABEL_1
      $unsigned(id_2);
      ;
    end else if (-1) begin : LABEL_2
      disable id_3;
    end
  end
  assign id_1 = id_1;
  parameter id_4 = id_2 - 1'h0;
  assign id_1 = id_1;
  logic [7:0]
      _id_5,
      _id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      id_42,
      id_43,
      id_44,
      id_45,
      id_46,
      id_47,
      id_48,
      id_49,
      id_50,
      id_51,
      id_52,
      id_53,
      id_54,
      id_55,
      id_56,
      id_57,
      id_58,
      id_59,
      id_60,
      id_61,
      id_62,
      id_63,
      id_64,
      _id_65,
      id_66,
      id_67,
      id_68,
      _id_69,
      id_70,
      id_71;
  wire id_72;
  assign id_42 = id_57[-1 : id_65];
  int id_73;
  assign id_61[""] = id_13;
  parameter id_74 = id_4;
  if (-1) begin : LABEL_3
    logic [id_65 : id_5  &  id_69] id_75;
  end else begin : LABEL_4
    defparam id_4.id_74 = id_74 == id_2;
    assign id_48[1] = 1'b0;
    genvar id_76;
    defparam id_4.id_2 = 1;
  end
endmodule
module module_0 #(
    parameter id_2 = 32'd97
) (
    id_1,
    module_1,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  module_0 modCall_1 ();
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire _id_2;
  output wire id_1;
  wire  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  [  id_2  :  -1  ]  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ;
endmodule
