vendor_name = ModelSim
source_file = 1, E:/verilog/px_rv32_SoC/bram_1/px_rv32_soc.mif
source_file = 1, E:/verilog/px_rv32_SoC/rtl/px_rv32.v
source_file = 1, E:/verilog/px_rv32_SoC/rtl/iu.v
source_file = 1, E:/verilog/px_rv32_SoC/rtl/exu.v
source_file = 1, E:/verilog/px_rv32_SoC/rtl/csr_gpr.v
source_file = 1, E:/verilog/px_rv32_SoC/rtl/biu.v
source_file = 1, E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v
source_file = 1, E:/verilog/px_rv32_SoC/rtl/biu8.v
source_file = 1, E:/verilog/px_rv32_SoC/rtl/bus_martix.v
source_file = 1, E:/verilog/px_rv32_SoC/rtl/port_sel.v
source_file = 1, E:/verilog/px_rv32_SoC/rtl/px_spi.v
source_file = 1, E:/verilog/px_rv32_SoC/rtl/rom.qip
source_file = 1, E:/verilog/px_rv32_SoC/rtl/rom.v
source_file = 1, E:/verilog/px_rv32_SoC/rtl/ram.qip
source_file = 1, E:/verilog/px_rv32_SoC/rtl/ram.v
source_file = 1, E:/verilog/px_rv32_SoC/rtl/mtime.v
source_file = 1, E:/verilog/px_rv32_SoC/rtl/mtimecmp.v
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, E:/verilog/px_rv32_SoC/par/db/altsyncram_iha1.tdf
source_file = 1, E:/verilog/px_rv32_SoC/par/db/altsyncram_5hf1.tdf
source_file = 1, E:/verilog/px_rv32_SoC/par/db/altsyncram_mcc1.tdf
design_name = px_rv32_soc
instance = comp, \p0[0]~output , p0[0]~output, px_rv32_soc, 1
instance = comp, \p0[1]~output , p0[1]~output, px_rv32_soc, 1
instance = comp, \p0[2]~output , p0[2]~output, px_rv32_soc, 1
instance = comp, \p0[3]~output , p0[3]~output, px_rv32_soc, 1
instance = comp, \p0[4]~output , p0[4]~output, px_rv32_soc, 1
instance = comp, \p0[5]~output , p0[5]~output, px_rv32_soc, 1
instance = comp, \p0[6]~output , p0[6]~output, px_rv32_soc, 1
instance = comp, \p0[7]~output , p0[7]~output, px_rv32_soc, 1
instance = comp, \p1[0]~output , p1[0]~output, px_rv32_soc, 1
instance = comp, \p1[1]~output , p1[1]~output, px_rv32_soc, 1
instance = comp, \p1[2]~output , p1[2]~output, px_rv32_soc, 1
instance = comp, \p1[3]~output , p1[3]~output, px_rv32_soc, 1
instance = comp, \p1[4]~output , p1[4]~output, px_rv32_soc, 1
instance = comp, \p1[5]~output , p1[5]~output, px_rv32_soc, 1
instance = comp, \p1[6]~output , p1[6]~output, px_rv32_soc, 1
instance = comp, \p1[7]~output , p1[7]~output, px_rv32_soc, 1
instance = comp, \p2[0]~output , p2[0]~output, px_rv32_soc, 1
instance = comp, \p2[1]~output , p2[1]~output, px_rv32_soc, 1
instance = comp, \p2[2]~output , p2[2]~output, px_rv32_soc, 1
instance = comp, \p2[3]~output , p2[3]~output, px_rv32_soc, 1
instance = comp, \p2[4]~output , p2[4]~output, px_rv32_soc, 1
instance = comp, \p2[5]~output , p2[5]~output, px_rv32_soc, 1
instance = comp, \p2[6]~output , p2[6]~output, px_rv32_soc, 1
instance = comp, \p2[7]~output , p2[7]~output, px_rv32_soc, 1
instance = comp, \statu[0]~output , statu[0]~output, px_rv32_soc, 1
instance = comp, \statu[1]~output , statu[1]~output, px_rv32_soc, 1
instance = comp, \statu[2]~output , statu[2]~output, px_rv32_soc, 1
instance = comp, \statu_biu[0]~output , statu_biu[0]~output, px_rv32_soc, 1
instance = comp, \statu_biu[1]~output , statu_biu[1]~output, px_rv32_soc, 1
instance = comp, \statu_biu[2]~output , statu_biu[2]~output, px_rv32_soc, 1
instance = comp, \statu_biu[3]~output , statu_biu[3]~output, px_rv32_soc, 1
instance = comp, \ext_int_acc_o~output , ext_int_acc_o~output, px_rv32_soc, 1
instance = comp, \timer_int_acc_o~output , timer_int_acc_o~output, px_rv32_soc, 1
instance = comp, \soft_int_acc_o~output , soft_int_acc_o~output, px_rv32_soc, 1
instance = comp, \pc_jmp~output , pc_jmp~output, px_rv32_soc, 1
instance = comp, \clk~input , clk~input, px_rv32_soc, 1
instance = comp, \px_rv32|iu|Equal0~2 , px_rv32|iu|Equal0~2, px_rv32_soc, 1
instance = comp, \rst_n~input , rst_n~input, px_rv32_soc, 1
instance = comp, \px_rv32|iu|Equal0~3 , px_rv32|iu|Equal0~3, px_rv32_soc, 1
instance = comp, \p2[6]~input , p2[6]~input, px_rv32_soc, 1
instance = comp, \port2|data[6] , port2|data[6], px_rv32_soc, 1
instance = comp, \px_rv32|iu|Equal0~4 , px_rv32|iu|Equal0~4, px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[0]~32 , mtime|mtimerh_i[0]~32, px_rv32_soc, 1
instance = comp, \px_rv32|exu|jmp~6 , px_rv32|exu|jmp~6, px_rv32_soc, 1
instance = comp, \px_rv32|iu|Equal5~1 , px_rv32|iu|Equal5~1, px_rv32_soc, 1
instance = comp, \px_rv32|iu|sltiu~0 , px_rv32|iu|sltiu~0, px_rv32_soc, 1
instance = comp, \p0[3]~input , p0[3]~input, px_rv32_soc, 1
instance = comp, \port0|data[3] , port0|data[3], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[3]~23 , bus_martix|data_i_cpu[3]~23, px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[1]~34 , mtime|mtimerh_i[1]~34, px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[2]~36 , mtime|mtimerh_i[2]~36, px_rv32_soc, 1
instance = comp, \px_rv32|iu|Equal18~1 , px_rv32|iu|Equal18~1, px_rv32_soc, 1
instance = comp, \px_rv32|exu|always0~7 , px_rv32|exu|always0~7, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~12 , px_rv32|exu|data_out~12, px_rv32_soc, 1
instance = comp, \px_rv32|iu|Equal18~3 , px_rv32|iu|Equal18~3, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~34 , px_rv32|exu|data_out~34, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~35 , px_rv32|exu|data_out~35, px_rv32_soc, 1
instance = comp, \px_rv32|iu|Equal13~0 , px_rv32|iu|Equal13~0, px_rv32_soc, 1
instance = comp, \px_rv32|iu|Equal0~1 , px_rv32|iu|Equal0~1, px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[0]~32 , mtime|mtimerl_i[0]~32, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc[20]~104 , px_rv32|csr_gpr|pc[20]~104, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus~10 , px_rv32|csr_gpr|mstatus~10, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtvec[0]~feeder , px_rv32|csr_gpr|mtvec[0]~feeder, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|always0~0 , px_rv32|csr_gpr|always0~0, px_rv32_soc, 1
instance = comp, \px_rv32|biu|Equal37~2 , px_rv32|biu|Equal37~2, px_rv32_soc, 1
instance = comp, \px_rv32|biu|always1~4 , px_rv32|biu|always1~4, px_rv32_soc, 1
instance = comp, \px_rv32|biu|statu_biu[2]~33 , px_rv32|biu|statu_biu[2]~33, px_rv32_soc, 1
instance = comp, \px_rv32|biu|always1~5 , px_rv32|biu|always1~5, px_rv32_soc, 1
instance = comp, \px_rv32|iu|r8~0 , px_rv32|iu|r8~0, px_rv32_soc, 1
instance = comp, \px_rv32|iu|r8~1 , px_rv32|iu|r8~1, px_rv32_soc, 1
instance = comp, \px_rv32|biu|statu_biu[2]~36 , px_rv32|biu|statu_biu[2]~36, px_rv32_soc, 1
instance = comp, \px_rv32|biu|statu_biu~18 , px_rv32|biu|statu_biu~18, px_rv32_soc, 1
instance = comp, \px_rv32|biu|statu_biu~19 , px_rv32|biu|statu_biu~19, px_rv32_soc, 1
instance = comp, \px_rv32|biu|statu_biu~20 , px_rv32|biu|statu_biu~20, px_rv32_soc, 1
instance = comp, \px_rv32|biu|statu_biu~21 , px_rv32|biu|statu_biu~21, px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr~1 , px_rv32|biu|addr~1, px_rv32_soc, 1
instance = comp, \px_rv32|biu|statu_biu[2]~24 , px_rv32|biu|statu_biu[2]~24, px_rv32_soc, 1
instance = comp, \px_rv32|biu|statu_biu[2]~23 , px_rv32|biu|statu_biu[2]~23, px_rv32_soc, 1
instance = comp, \rdy_rom~1 , rdy_rom~1, px_rv32_soc, 1
instance = comp, \rdy_ram~0 , rdy_ram~0, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out[7]~10 , px_rv32|biu|data_out[7]~10, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out[7]~8 , px_rv32|biu|data_out[7]~8, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[8]~61 , px_rv32|csr_gpr|data_gpr[8]~61, px_rv32_soc, 1
instance = comp, \px_rv32|iu|Equal18~4 , px_rv32|iu|Equal18~4, px_rv32_soc, 1
instance = comp, \bus_martix|Equal4~0 , bus_martix|Equal4~0, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[3]~1 , px_rv32|exu|data_out[3]~1, px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[2]~36 , mtime|mtimerl_i[2]~36, px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[3]~38 , mtime|mtimerl_i[3]~38, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[3]~16 , px_rv32|biu|data_o[3]~16, px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[3] , mtime|mtimerl_i[3], px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[4]~40 , mtime|mtimerl_i[4]~40, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[4]~10 , px_rv32|biu|data_o[4]~10, px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[4] , mtime|mtimerl_i[4], px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[5]~42 , mtime|mtimerl_i[5]~42, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[5]~13 , px_rv32|biu|data_o[5]~13, px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[5] , mtime|mtimerl_i[5], px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[6]~44 , mtime|mtimerl_i[6]~44, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[11]~9 , px_rv32|exu|data_out[11]~9, px_rv32_soc, 1
instance = comp, \p2[5]~input , p2[5]~input, px_rv32_soc, 1
instance = comp, \port2|data[5] , port2|data[5], px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr~34 , px_rv32|biu|addr~34, px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr[0]~36 , px_rv32|biu|addr[0]~36, px_rv32_soc, 1
instance = comp, \px_rv32|biu|l8~0 , px_rv32|biu|l8~0, px_rv32_soc, 1
instance = comp, \px_rv32|biu|l8~1 , px_rv32|biu|l8~1, px_rv32_soc, 1
instance = comp, \px_rv32|iu|Equal0~5 , px_rv32|iu|Equal0~5, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus~0 , px_rv32|csr_gpr|mstatus~0, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc[0]~2 , px_rv32|csr_gpr|pc[0]~2, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc~3 , px_rv32|csr_gpr|mepc~3, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[23]~23 , px_rv32|biu|data_o[23]~23, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i~14 , mtimecmp|mtimecmpl_i~14, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[24]~63 , px_rv32|exu|data_out[24]~63, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_1_bypass[6] , px_rv32|csr_gpr|gpr_rtl_1_bypass[6], px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins[23]~feeder , px_rv32|biu|ins[23]~feeder, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins[23] , px_rv32|biu|ins[23], px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins~21 , px_rv32|biu|ins~21, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_1_bypass[8] , px_rv32|csr_gpr|gpr_rtl_1_bypass[8], px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[13]~19 , px_rv32|biu|data_o[13]~19, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[9]~59 , px_rv32|biu|data_o[9]~59, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmph_i~10 , mtimecmp|mtimecmph_i~10, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i[30]~2 , mtimecmp|mtimecmpl_i[30]~2, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i[9] , mtimecmp|mtimecmpl_i[9], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[9]~144 , bus_martix|data_i_cpu[9]~144, px_rv32_soc, 1
instance = comp, \p1[1]~input , p1[1]~input, px_rv32_soc, 1
instance = comp, \port1|data[1] , port1|data[1], px_rv32_soc, 1
instance = comp, \px_rv32|biu|l8~2 , px_rv32|biu|l8~2, px_rv32_soc, 1
instance = comp, \px_rv32|biu|h32~0 , px_rv32|biu|h32~0, px_rv32_soc, 1
instance = comp, \px_rv32|iu|Equal18~0 , px_rv32|iu|Equal18~0, px_rv32_soc, 1
instance = comp, \px_rv32|biu|h24~0 , px_rv32|biu|h24~0, px_rv32_soc, 1
instance = comp, \bus_martix|wr_ram0 , bus_martix|wr_ram0, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[7]~57 , px_rv32|csr_gpr|data_gpr[7]~57, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_0_bypass[18] , px_rv32|csr_gpr|gpr_rtl_0_bypass[18], px_rv32_soc, 1
instance = comp, \px_rv32|iu|Equal11~0 , px_rv32|iu|Equal11~0, px_rv32_soc, 1
instance = comp, \px_rv32|exu|always0~2 , px_rv32|exu|always0~2, px_rv32_soc, 1
instance = comp, \px_rv32|exu|always0~3 , px_rv32|exu|always0~3, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[24]~14 , px_rv32|exu|data_out[24]~14, px_rv32_soc, 1
instance = comp, \px_rv32|iu|gpr_wr_en~2 , px_rv32|iu|gpr_wr_en~2, px_rv32_soc, 1
instance = comp, \px_rv32|iu|statu~13 , px_rv32|iu|statu~13, px_rv32_soc, 1
instance = comp, \px_rv32|iu|gpr_wr_en~3 , px_rv32|iu|gpr_wr_en~3, px_rv32_soc, 1
instance = comp, \px_rv32|iu|gpr_wr_en~1 , px_rv32|iu|gpr_wr_en~1, px_rv32_soc, 1
instance = comp, \px_rv32|iu|Equal17~0 , px_rv32|iu|Equal17~0, px_rv32_soc, 1
instance = comp, \px_rv32|iu|gpr_wr_en~0 , px_rv32|iu|gpr_wr_en~0, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[2]~13 , px_rv32|exu|data_out[2]~13, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[16]~51 , px_rv32|biu|data_o[16]~51, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmph_i~12 , mtimecmp|mtimecmph_i~12, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i[7] , mtimecmp|mtimecmpl_i[7], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[7]~136 , bus_martix|data_i_cpu[7]~136, px_rv32_soc, 1
instance = comp, \px_rv32|biu|l8~3 , px_rv32|biu|l8~3, px_rv32_soc, 1
instance = comp, \bus_martix|wr_ram3 , bus_martix|wr_ram3, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[24]~37 , px_rv32|biu|data_o[24]~37, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[24]~3 , px_rv32|biu|data_o[24]~3, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[24]~4 , px_rv32|biu|data_o[24]~4, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[24]~38 , px_rv32|biu|data_o[24]~38, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[25]~39 , px_rv32|biu|data_o[25]~39, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[25]~40 , px_rv32|biu|data_o[25]~40, px_rv32_soc, 1
instance = comp, \px_rv32|iu|ori , px_rv32|iu|ori, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[8]~61 , px_rv32|biu|data_o[8]~61, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmph_i~11 , mtimecmp|mtimecmph_i~11, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i[8] , mtimecmp|mtimecmpl_i[8], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[8]~140 , bus_martix|data_i_cpu[8]~140, px_rv32_soc, 1
instance = comp, \bus_martix|addr[5]~5 , bus_martix|addr[5]~5, px_rv32_soc, 1
instance = comp, \bus_martix|addr[6]~6 , bus_martix|addr[6]~6, px_rv32_soc, 1
instance = comp, \bus_martix|addr[7]~7 , bus_martix|addr[7]~7, px_rv32_soc, 1
instance = comp, \bus_martix|addr[8]~8 , bus_martix|addr[8]~8, px_rv32_soc, 1
instance = comp, \bus_martix|addr[9]~9 , bus_martix|addr[9]~9, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus~16 , px_rv32|csr_gpr|mstatus~16, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtvec[13]~feeder , px_rv32|csr_gpr|mtvec[13]~feeder, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtvec[13] , px_rv32|csr_gpr|mtvec[13], px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i~12 , mtimecmp|mtimecmpl_i~12, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i~13 , mtimecmp|mtimecmpl_i~13, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i[24] , mtimecmp|mtimecmpl_i[24], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[24]~81 , bus_martix|data_i_cpu[24]~81, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[24]~85 , bus_martix|data_i_cpu[24]~85, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins~22 , px_rv32|biu|ins~22, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins[24] , px_rv32|biu|ins[24], px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add5~22 , px_rv32|exu|Add5~22, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add5~24 , px_rv32|exu|Add5~24, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add5~26 , px_rv32|exu|Add5~26, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add4~16 , px_rv32|exu|Add4~16, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add4~18 , px_rv32|exu|Add4~18, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add4~20 , px_rv32|exu|Add4~20, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add4~22 , px_rv32|exu|Add4~22, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add4~24 , px_rv32|exu|Add4~24, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add4~26 , px_rv32|exu|Add4~26, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[14]~43 , px_rv32|csr_gpr|data_gpr[14]~43, px_rv32_soc, 1
instance = comp, \rom|altsyncram_component|auto_generated|ram_block1a21 , rom|altsyncram_component|auto_generated|ram_block1a21, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[1]~35 , px_rv32|biu|data_o[1]~35, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[7]~63 , px_rv32|biu|data_o[7]~63, px_rv32_soc, 1
instance = comp, \ram_0|altsyncram_component|auto_generated|ram_block1a0 , ram_0|altsyncram_component|auto_generated|ram_block1a0, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[30]~103 , bus_martix|data_i_cpu[30]~103, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[30]~5 , px_rv32|biu|data_o[30]~5, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[30]~6 , px_rv32|biu|data_o[30]~6, px_rv32_soc, 1
instance = comp, \port_sel0|selreg[6]~feeder , port_sel0|selreg[6]~feeder, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus~24 , px_rv32|csr_gpr|mstatus~24, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtvec[18]~feeder , px_rv32|csr_gpr|mtvec[18]~feeder, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtvec[18] , px_rv32|csr_gpr|mtvec[18], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc~20 , px_rv32|csr_gpr|mepc~20, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc[18] , px_rv32|csr_gpr|mepc[18], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus~11 , px_rv32|csr_gpr|mstatus~11, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtvec[1] , px_rv32|csr_gpr|mtvec[1], px_rv32_soc, 1
instance = comp, \px_rv32|iu|ret~0 , px_rv32|iu|ret~0, px_rv32_soc, 1
instance = comp, \px_rv32|iu|ret~1 , px_rv32|iu|ret~1, px_rv32_soc, 1
instance = comp, \px_rv32|iu|ebreak , px_rv32|iu|ebreak, px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[3]~38 , mtime|mtimerh_i[3]~38, px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[4]~40 , mtime|mtimerh_i[4]~40, px_rv32_soc, 1
instance = comp, \bus_martix|wrtimeh_n~0 , bus_martix|wrtimeh_n~0, px_rv32_soc, 1
instance = comp, \mtime|Equal0~5 , mtime|Equal0~5, px_rv32_soc, 1
instance = comp, \mtime|Equal0~7 , mtime|Equal0~7, px_rv32_soc, 1
instance = comp, \mtime|Equal0~6 , mtime|Equal0~6, px_rv32_soc, 1
instance = comp, \mtime|Equal0~8 , mtime|Equal0~8, px_rv32_soc, 1
instance = comp, \mtime|Equal0~9 , mtime|Equal0~9, px_rv32_soc, 1
instance = comp, \mtime|Equal0~2 , mtime|Equal0~2, px_rv32_soc, 1
instance = comp, \mtime|Equal0~1 , mtime|Equal0~1, px_rv32_soc, 1
instance = comp, \mtime|Equal0~3 , mtime|Equal0~3, px_rv32_soc, 1
instance = comp, \mtime|Equal0~0 , mtime|Equal0~0, px_rv32_soc, 1
instance = comp, \mtime|Equal0~4 , mtime|Equal0~4, px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[23]~46 , mtime|mtimerh_i[23]~46, px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[4] , mtime|mtimerh_i[4], px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[5]~42 , mtime|mtimerh_i[5]~42, px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[5] , mtime|mtimerh_i[5], px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[6]~44 , mtime|mtimerh_i[6]~44, px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[6] , mtime|mtimerh_i[6], px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[7]~47 , mtime|mtimerh_i[7]~47, px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[7] , mtime|mtimerh_i[7], px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[8]~49 , mtime|mtimerh_i[8]~49, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[8]~62 , px_rv32|biu|data_o[8]~62, px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[8] , mtime|mtimerh_i[8], px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[9]~51 , mtime|mtimerh_i[9]~51, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[9]~60 , px_rv32|biu|data_o[9]~60, px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[9] , mtime|mtimerh_i[9], px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[10]~53 , mtime|mtimerh_i[10]~53, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[10]~57 , px_rv32|biu|data_o[10]~57, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[10]~58 , px_rv32|biu|data_o[10]~58, px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[10] , mtime|mtimerh_i[10], px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[11]~55 , mtime|mtimerh_i[11]~55, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[11]~55 , px_rv32|biu|data_o[11]~55, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[11]~56 , px_rv32|biu|data_o[11]~56, px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[11] , mtime|mtimerh_i[11], px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[12]~57 , mtime|mtimerh_i[12]~57, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[12]~20 , px_rv32|biu|data_o[12]~20, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[12]~22 , px_rv32|biu|data_o[12]~22, px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[12] , mtime|mtimerh_i[12], px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[13]~59 , mtime|mtimerh_i[13]~59, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[13]~27 , px_rv32|biu|data_o[13]~27, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[13]~28 , px_rv32|biu|data_o[13]~28, px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[13] , mtime|mtimerh_i[13], px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[14]~61 , mtime|mtimerh_i[14]~61, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[14]~31 , px_rv32|biu|data_o[14]~31, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[14]~32 , px_rv32|biu|data_o[14]~32, px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[14] , mtime|mtimerh_i[14], px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[15]~63 , mtime|mtimerh_i[15]~63, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[15]~53 , px_rv32|biu|data_o[15]~53, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[15]~54 , px_rv32|biu|data_o[15]~54, px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[15] , mtime|mtimerh_i[15], px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[16]~65 , mtime|mtimerh_i[16]~65, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[23]~24 , px_rv32|biu|data_o[23]~24, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[16]~52 , px_rv32|biu|data_o[16]~52, px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[16] , mtime|mtimerh_i[16], px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[17]~67 , mtime|mtimerh_i[17]~67, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[17]~49 , px_rv32|biu|data_o[17]~49, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[26]~60 , px_rv32|csr_gpr|data_gpr[26]~60, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i~21 , mtimecmp|mtimecmpl_i~21, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i[17] , mtimecmp|mtimecmpl_i[17], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[17]~115 , bus_martix|data_i_cpu[17]~115, px_rv32_soc, 1
instance = comp, \rom|altsyncram_component|auto_generated|ram_block1a17 , rom|altsyncram_component|auto_generated|ram_block1a17, px_rv32_soc, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|ram_block1a0 , ram_1|altsyncram_component|auto_generated|ram_block1a0, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[17]~117 , bus_martix|data_i_cpu[17]~117, px_rv32_soc, 1
instance = comp, \p2[1]~input , p2[1]~input, px_rv32_soc, 1
instance = comp, \port2|data[1]~feeder , port2|data[1]~feeder, px_rv32_soc, 1
instance = comp, \port2|data[1] , port2|data[1], px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmph_i[12]~0 , mtimecmp|mtimecmph_i[12]~0, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmph_i[17] , mtimecmp|mtimecmph_i[17], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[17]~116 , bus_martix|data_i_cpu[17]~116, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[17]~118 , bus_martix|data_i_cpu[17]~118, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out~49 , px_rv32|biu|data_out~49, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out[31]~15 , px_rv32|biu|data_out[31]~15, px_rv32_soc, 1
instance = comp, \px_rv32|iu|Equal18~5 , px_rv32|iu|Equal18~5, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out[31]~30 , px_rv32|biu|data_out[31]~30, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out[31]~31 , px_rv32|biu|data_out[31]~31, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out[17] , px_rv32|biu|data_out[17], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[17]~37 , px_rv32|csr_gpr|data_gpr[17]~37, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[17]~38 , px_rv32|csr_gpr|data_gpr[17]~38, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_1_bypass[28] , px_rv32|csr_gpr|gpr_rtl_1_bypass[28], px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i[25] , mtimecmp|mtimecmpl_i[25], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[25]~68 , bus_martix|data_i_cpu[25]~68, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[9]~153 , bus_martix|data_i_cpu[9]~153, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out~17 , px_rv32|biu|data_out~17, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[17]~119 , bus_martix|data_i_cpu[17]~119, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out~18 , px_rv32|biu|data_out~18, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out~19 , px_rv32|biu|data_out~19, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out[7]~14 , px_rv32|biu|data_out[7]~14, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out[7]~13 , px_rv32|biu|data_out[7]~13, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out[7]~16 , px_rv32|biu|data_out[7]~16, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out[1] , px_rv32|biu|data_out[1], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[1]~5 , px_rv32|csr_gpr|data_gpr[1]~5, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[26]~8 , px_rv32|biu|data_o[26]~8, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmph_i~6 , mtimecmp|mtimecmph_i~6, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i[26] , mtimecmp|mtimecmpl_i[26], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[26]~72 , bus_martix|data_i_cpu[26]~72, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out~23 , px_rv32|biu|data_out~23, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out~24 , px_rv32|biu|data_out~24, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out~25 , px_rv32|biu|data_out~25, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out[2] , px_rv32|biu|data_out[2], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[2]~7 , px_rv32|csr_gpr|data_gpr[2]~7, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out~55 , px_rv32|biu|data_out~55, px_rv32_soc, 1
instance = comp, \rom|altsyncram_component|auto_generated|ram_block1a28 , rom|altsyncram_component|auto_generated|ram_block1a28, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[29]~66 , bus_martix|data_i_cpu[29]~66, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmph_i[29] , mtimecmp|mtimecmph_i[29], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[29]~65 , bus_martix|data_i_cpu[29]~65, px_rv32_soc, 1
instance = comp, \port_sel0|selreg[5] , port_sel0|selreg[5], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[29]~67 , bus_martix|data_i_cpu[29]~67, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out~52 , px_rv32|biu|data_out~52, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out~56 , px_rv32|biu|data_out~56, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out[5] , px_rv32|biu|data_out[5], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[5]~59 , px_rv32|csr_gpr|data_gpr[5]~59, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out~53 , px_rv32|biu|data_out~53, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out~54 , px_rv32|biu|data_out~54, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out[6] , px_rv32|biu|data_out[6], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[6]~58 , px_rv32|csr_gpr|data_gpr[6]~58, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out~20 , px_rv32|biu|data_out~20, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out[8]~0 , px_rv32|biu|data_out[8]~0, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[8]~154 , bus_martix|data_i_cpu[8]~154, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out[8]~35 , px_rv32|biu|data_out[8]~35, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out[8] , px_rv32|biu|data_out[8], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[8]~55 , px_rv32|csr_gpr|data_gpr[8]~55, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[8]~56 , px_rv32|csr_gpr|data_gpr[8]~56, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[9]~53 , px_rv32|csr_gpr|data_gpr[9]~53, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out[9]~1 , px_rv32|biu|data_out[9]~1, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out[9] , px_rv32|biu|data_out[9], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[9]~54 , px_rv32|csr_gpr|data_gpr[9]~54, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[10]~51 , px_rv32|csr_gpr|data_gpr[10]~51, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out[10]~2 , px_rv32|biu|data_out[10]~2, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out[10] , px_rv32|biu|data_out[10], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[10]~52 , px_rv32|csr_gpr|data_gpr[10]~52, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out[11]~3 , px_rv32|biu|data_out[11]~3, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out[11] , px_rv32|biu|data_out[11], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[11]~49 , px_rv32|csr_gpr|data_gpr[11]~49, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[11]~50 , px_rv32|csr_gpr|data_gpr[11]~50, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[13]~45 , px_rv32|csr_gpr|data_gpr[13]~45, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out[13]~5 , px_rv32|biu|data_out[13]~5, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out[13] , px_rv32|biu|data_out[13], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[13]~46 , px_rv32|csr_gpr|data_gpr[13]~46, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[15]~41 , px_rv32|csr_gpr|data_gpr[15]~41, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[15]~42 , px_rv32|csr_gpr|data_gpr[15]~42, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmph_i[16] , mtimecmp|mtimecmph_i[16], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[16]~111 , bus_martix|data_i_cpu[16]~111, px_rv32_soc, 1
instance = comp, \p2[0]~input , p2[0]~input, px_rv32_soc, 1
instance = comp, \port2|data[0]~feeder , port2|data[0]~feeder, px_rv32_soc, 1
instance = comp, \port2|data[0] , port2|data[0], px_rv32_soc, 1
instance = comp, \rom|altsyncram_component|auto_generated|ram_block1a15 , rom|altsyncram_component|auto_generated|ram_block1a15, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[16]~112 , bus_martix|data_i_cpu[16]~112, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[16]~113 , bus_martix|data_i_cpu[16]~113, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out~50 , px_rv32|biu|data_out~50, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out[16] , px_rv32|biu|data_out[16], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[16]~39 , px_rv32|csr_gpr|data_gpr[16]~39, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[16]~40 , px_rv32|csr_gpr|data_gpr[16]~40, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_0_bypass[29] , px_rv32|csr_gpr|gpr_rtl_0_bypass[29], px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins[15] , px_rv32|biu|ins[15], px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins~27 , px_rv32|biu|ins~27, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins[16] , px_rv32|biu|ins[16], px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins~28 , px_rv32|biu|ins~28, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins[17] , px_rv32|biu|ins[17], px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins~29 , px_rv32|biu|ins~29, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out~47 , px_rv32|biu|data_out~47, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out[19] , px_rv32|biu|data_out[19], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[19]~33 , px_rv32|csr_gpr|data_gpr[19]~33, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_1_bypass[30] , px_rv32|csr_gpr|gpr_rtl_1_bypass[30], px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[20]~25 , px_rv32|biu|data_o[20]~25, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out~45 , px_rv32|biu|data_out~45, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out[21] , px_rv32|biu|data_out[21], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[21]~29 , px_rv32|csr_gpr|data_gpr[21]~29, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[21]~30 , px_rv32|csr_gpr|data_gpr[21]~30, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_0_bypass[32] , px_rv32|csr_gpr|gpr_rtl_0_bypass[32], px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out~41 , px_rv32|biu|data_out~41, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out[25] , px_rv32|biu|data_out[25], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[25]~21 , px_rv32|csr_gpr|data_gpr[25]~21, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[25]~22 , px_rv32|csr_gpr|data_gpr[25]~22, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out~40 , px_rv32|biu|data_out~40, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out[26] , px_rv32|biu|data_out[26], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[26]~19 , px_rv32|csr_gpr|data_gpr[26]~19, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[26]~20 , px_rv32|csr_gpr|data_gpr[26]~20, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[24]~65 , px_rv32|exu|data_out[24]~65, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out~37 , px_rv32|biu|data_out~37, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out[29] , px_rv32|biu|data_out[29], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[29]~13 , px_rv32|csr_gpr|data_gpr[29]~13, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[29]~14 , px_rv32|csr_gpr|data_gpr[29]~14, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out~36 , px_rv32|biu|data_out~36, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out[30] , px_rv32|biu|data_out[30], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[30]~11 , px_rv32|csr_gpr|data_gpr[30]~11, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[30]~12 , px_rv32|csr_gpr|data_gpr[30]~12, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~232 , px_rv32|exu|data_out~232, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_0_bypass[42] , px_rv32|csr_gpr|gpr_rtl_0_bypass[42], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_0|auto_generated|ram_block1a0 , px_rv32|csr_gpr|gpr_rtl_0|auto_generated|ram_block1a0, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs1[31]~0 , px_rv32|csr_gpr|rs1[31]~0, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_1_bypass[42] , px_rv32|csr_gpr|gpr_rtl_1_bypass[42], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_1|auto_generated|ram_block1a0 , px_rv32|csr_gpr|gpr_rtl_1|auto_generated|ram_block1a0, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs2[31]~5 , px_rv32|csr_gpr|rs2[31]~5, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~143 , px_rv32|exu|data~143, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_0_bypass[41] , px_rv32|csr_gpr|gpr_rtl_0_bypass[41], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs1[30]~1 , px_rv32|csr_gpr|rs1[30]~1, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_0_bypass[40] , px_rv32|csr_gpr|gpr_rtl_0_bypass[40], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs1[29]~2 , px_rv32|csr_gpr|rs1[29]~2, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_1_bypass[40] , px_rv32|csr_gpr|gpr_rtl_1_bypass[40], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs2[29]~7 , px_rv32|csr_gpr|rs2[29]~7, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~71 , px_rv32|exu|data~71, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_1_bypass[39] , px_rv32|csr_gpr|gpr_rtl_1_bypass[39], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs2[28]~8 , px_rv32|csr_gpr|rs2[28]~8, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~72 , px_rv32|exu|data~72, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~73 , px_rv32|exu|data~73, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_0_bypass[37] , px_rv32|csr_gpr|gpr_rtl_0_bypass[37], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs1[26]~5 , px_rv32|csr_gpr|rs1[26]~5, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_1_bypass[37]~feeder , px_rv32|csr_gpr|gpr_rtl_1_bypass[37]~feeder, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_1_bypass[37] , px_rv32|csr_gpr|gpr_rtl_1_bypass[37], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs2[26]~10 , px_rv32|csr_gpr|rs2[26]~10, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~74 , px_rv32|exu|data~74, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_0_bypass[36] , px_rv32|csr_gpr|gpr_rtl_0_bypass[36], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs1[25]~6 , px_rv32|csr_gpr|rs1[25]~6, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_1_bypass[36] , px_rv32|csr_gpr|gpr_rtl_1_bypass[36], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs2[25]~11 , px_rv32|csr_gpr|rs2[25]~11, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~75 , px_rv32|exu|data~75, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_0_bypass[35] , px_rv32|csr_gpr|gpr_rtl_0_bypass[35], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs1[24]~7 , px_rv32|csr_gpr|rs1[24]~7, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_0_bypass[34] , px_rv32|csr_gpr|gpr_rtl_0_bypass[34], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs1[23]~8 , px_rv32|csr_gpr|rs1[23]~8, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_0_bypass[33] , px_rv32|csr_gpr|gpr_rtl_0_bypass[33], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs1[22]~9 , px_rv32|csr_gpr|rs1[22]~9, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_1_bypass[32] , px_rv32|csr_gpr|gpr_rtl_1_bypass[32], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs2[21]~15 , px_rv32|csr_gpr|rs2[21]~15, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~79 , px_rv32|exu|data~79, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_0_bypass[31] , px_rv32|csr_gpr|gpr_rtl_0_bypass[31], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs1[20]~11 , px_rv32|csr_gpr|rs1[20]~11, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_1_bypass[31] , px_rv32|csr_gpr|gpr_rtl_1_bypass[31], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs2[20]~16 , px_rv32|csr_gpr|rs2[20]~16, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~80 , px_rv32|exu|data~80, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_0_bypass[30] , px_rv32|csr_gpr|gpr_rtl_0_bypass[30], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs1[19]~12 , px_rv32|csr_gpr|rs1[19]~12, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_1_bypass[29] , px_rv32|csr_gpr|gpr_rtl_1_bypass[29], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs2[18]~18 , px_rv32|csr_gpr|rs2[18]~18, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~82 , px_rv32|exu|data~82, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_0_bypass[28] , px_rv32|csr_gpr|gpr_rtl_0_bypass[28], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs1[17]~14 , px_rv32|csr_gpr|rs1[17]~14, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_1_bypass[27] , px_rv32|csr_gpr|gpr_rtl_1_bypass[27], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs2[16]~20 , px_rv32|csr_gpr|rs2[16]~20, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~84 , px_rv32|exu|data~84, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_0_bypass[26] , px_rv32|csr_gpr|gpr_rtl_0_bypass[26], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs1[15]~16 , px_rv32|csr_gpr|rs1[15]~16, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_1_bypass[26] , px_rv32|csr_gpr|gpr_rtl_1_bypass[26], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs2[15]~21 , px_rv32|csr_gpr|rs2[15]~21, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~85 , px_rv32|exu|data~85, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_0_bypass[24] , px_rv32|csr_gpr|gpr_rtl_0_bypass[24], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs1[13]~18 , px_rv32|csr_gpr|rs1[13]~18, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~60 , px_rv32|exu|data~60, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_1_bypass[23] , px_rv32|csr_gpr|gpr_rtl_1_bypass[23], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs2[12]~24 , px_rv32|csr_gpr|rs2[12]~24, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~61 , px_rv32|exu|data~61, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~62 , px_rv32|exu|data~62, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_1_bypass[21] , px_rv32|csr_gpr|gpr_rtl_1_bypass[21], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs2[10]~26 , px_rv32|csr_gpr|rs2[10]~26, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~63 , px_rv32|exu|data~63, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_0_bypass[21] , px_rv32|csr_gpr|gpr_rtl_0_bypass[21], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs1[10]~21 , px_rv32|csr_gpr|rs1[10]~21, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_1_bypass[20] , px_rv32|csr_gpr|gpr_rtl_1_bypass[20], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs2[9]~27 , px_rv32|csr_gpr|rs2[9]~27, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~64 , px_rv32|exu|data~64, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_0_bypass[20] , px_rv32|csr_gpr|gpr_rtl_0_bypass[20], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs1[9]~22 , px_rv32|csr_gpr|rs1[9]~22, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_1_bypass[19] , px_rv32|csr_gpr|gpr_rtl_1_bypass[19], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs2[8]~28 , px_rv32|csr_gpr|rs2[8]~28, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~65 , px_rv32|exu|data~65, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_0_bypass[19] , px_rv32|csr_gpr|gpr_rtl_0_bypass[19], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs1[8]~23 , px_rv32|csr_gpr|rs1[8]~23, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_1_bypass[18] , px_rv32|csr_gpr|gpr_rtl_1_bypass[18], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs2[7]~29 , px_rv32|csr_gpr|rs2[7]~29, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~66 , px_rv32|exu|data~66, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_1_bypass[17] , px_rv32|csr_gpr|gpr_rtl_1_bypass[17], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs2[6]~30 , px_rv32|csr_gpr|rs2[6]~30, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~57 , px_rv32|exu|data~57, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_0_bypass[17] , px_rv32|csr_gpr|gpr_rtl_0_bypass[17], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs1[6]~25 , px_rv32|csr_gpr|rs1[6]~25, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_0_bypass[16] , px_rv32|csr_gpr|gpr_rtl_0_bypass[16], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs1[5]~26 , px_rv32|csr_gpr|rs1[5]~26, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_1_bypass[16] , px_rv32|csr_gpr|gpr_rtl_1_bypass[16], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs2[5]~31 , px_rv32|csr_gpr|rs2[5]~31, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~58 , px_rv32|exu|data~58, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_1_bypass[15] , px_rv32|csr_gpr|gpr_rtl_1_bypass[15], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs2[4]~4 , px_rv32|csr_gpr|rs2[4]~4, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~53 , px_rv32|exu|data~53, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_1_bypass[14] , px_rv32|csr_gpr|gpr_rtl_1_bypass[14], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs2[3]~0 , px_rv32|csr_gpr|rs2[3]~0, px_rv32_soc, 1
instance = comp, \px_rv32|iu|imm12~0 , px_rv32|iu|imm12~0, px_rv32_soc, 1
instance = comp, \px_rv32|iu|imm12[3]~2 , px_rv32|iu|imm12[3]~2, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~11 , px_rv32|exu|data~11, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_0_bypass[13] , px_rv32|csr_gpr|gpr_rtl_0_bypass[13], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs1[2]~29 , px_rv32|csr_gpr|rs1[2]~29, px_rv32_soc, 1
instance = comp, \px_rv32|iu|imm12[2]~3 , px_rv32|iu|imm12[2]~3, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_1_bypass[13] , px_rv32|csr_gpr|gpr_rtl_1_bypass[13], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs2[2]~3 , px_rv32|csr_gpr|rs2[2]~3, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~12 , px_rv32|exu|data~12, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_0_bypass[12]~feeder , px_rv32|csr_gpr|gpr_rtl_0_bypass[12]~feeder, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_0_bypass[12] , px_rv32|csr_gpr|gpr_rtl_0_bypass[12], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs1[1]~30 , px_rv32|csr_gpr|rs1[1]~30, px_rv32_soc, 1
instance = comp, \px_rv32|iu|imm12[1]~4 , px_rv32|iu|imm12[1]~4, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_1_bypass[12] , px_rv32|csr_gpr|gpr_rtl_1_bypass[12], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs2[1]~1 , px_rv32|csr_gpr|rs2[1]~1, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~13 , px_rv32|exu|data~13, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_0_bypass[11] , px_rv32|csr_gpr|gpr_rtl_0_bypass[11], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs1[0]~31 , px_rv32|csr_gpr|rs1[0]~31, px_rv32_soc, 1
instance = comp, \px_rv32|iu|imm12[0]~5 , px_rv32|iu|imm12[0]~5, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_1_bypass[11] , px_rv32|csr_gpr|gpr_rtl_1_bypass[11], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs2[0]~2 , px_rv32|csr_gpr|rs2[0]~2, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~14 , px_rv32|exu|data~14, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add0~0 , px_rv32|exu|Add0~0, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add0~2 , px_rv32|exu|Add0~2, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add0~4 , px_rv32|exu|Add0~4, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add0~6 , px_rv32|exu|Add0~6, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add0~8 , px_rv32|exu|Add0~8, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add0~10 , px_rv32|exu|Add0~10, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add0~12 , px_rv32|exu|Add0~12, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add0~14 , px_rv32|exu|Add0~14, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add0~16 , px_rv32|exu|Add0~16, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add0~18 , px_rv32|exu|Add0~18, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add0~20 , px_rv32|exu|Add0~20, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add0~22 , px_rv32|exu|Add0~22, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add0~24 , px_rv32|exu|Add0~24, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add0~26 , px_rv32|exu|Add0~26, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add0~28 , px_rv32|exu|Add0~28, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add0~30 , px_rv32|exu|Add0~30, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add0~32 , px_rv32|exu|Add0~32, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add0~34 , px_rv32|exu|Add0~34, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add0~36 , px_rv32|exu|Add0~36, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add0~38 , px_rv32|exu|Add0~38, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add0~40 , px_rv32|exu|Add0~40, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add0~42 , px_rv32|exu|Add0~42, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add0~44 , px_rv32|exu|Add0~44, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add0~46 , px_rv32|exu|Add0~46, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add0~48 , px_rv32|exu|Add0~48, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add0~50 , px_rv32|exu|Add0~50, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add0~52 , px_rv32|exu|Add0~52, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add0~54 , px_rv32|exu|Add0~54, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add0~56 , px_rv32|exu|Add0~56, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add0~58 , px_rv32|exu|Add0~58, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add0~60 , px_rv32|exu|Add0~60, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add0~62 , px_rv32|exu|Add0~62, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~172 , px_rv32|exu|data~172, px_rv32_soc, 1
instance = comp, \px_rv32|iu|andi , px_rv32|iu|andi, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~155 , px_rv32|exu|data~155, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~7 , px_rv32|exu|data~7, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~153 , px_rv32|exu|data~153, px_rv32_soc, 1
instance = comp, \px_rv32|iu|Equal18~6 , px_rv32|iu|Equal18~6, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~9 , px_rv32|exu|data~9, px_rv32_soc, 1
instance = comp, \px_rv32|iu|xori , px_rv32|iu|xori, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~151 , px_rv32|exu|data~151, px_rv32_soc, 1
instance = comp, \px_rv32|exu|always0~4 , px_rv32|exu|always0~4, px_rv32_soc, 1
instance = comp, \px_rv32|exu|always0~5 , px_rv32|exu|always0~5, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~99 , px_rv32|csr_gpr|pc~99, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add6~0 , px_rv32|exu|Add6~0, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add6~2 , px_rv32|exu|Add6~2, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add6~4 , px_rv32|exu|Add6~4, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add6~6 , px_rv32|exu|Add6~6, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add6~8 , px_rv32|exu|Add6~8, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add6~10 , px_rv32|exu|Add6~10, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add6~12 , px_rv32|exu|Add6~12, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add6~14 , px_rv32|exu|Add6~14, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add6~16 , px_rv32|exu|Add6~16, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add6~18 , px_rv32|exu|Add6~18, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add6~20 , px_rv32|exu|Add6~20, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add6~22 , px_rv32|exu|Add6~22, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add6~24 , px_rv32|exu|Add6~24, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add6~26 , px_rv32|exu|Add6~26, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add6~28 , px_rv32|exu|Add6~28, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add6~30 , px_rv32|exu|Add6~30, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add6~32 , px_rv32|exu|Add6~32, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add6~34 , px_rv32|exu|Add6~34, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add6~36 , px_rv32|exu|Add6~36, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add6~38 , px_rv32|exu|Add6~38, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add6~40 , px_rv32|exu|Add6~40, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add6~42 , px_rv32|exu|Add6~42, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add6~44 , px_rv32|exu|Add6~44, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add6~46 , px_rv32|exu|Add6~46, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add6~48 , px_rv32|exu|Add6~48, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add6~50 , px_rv32|exu|Add6~50, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add6~52 , px_rv32|exu|Add6~52, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add6~54 , px_rv32|exu|Add6~54, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add6~56 , px_rv32|exu|Add6~56, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add6~58 , px_rv32|exu|Add6~58, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add6~60 , px_rv32|exu|Add6~60, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add5~28 , px_rv32|exu|Add5~28, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add5~30 , px_rv32|exu|Add5~30, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add4~28 , px_rv32|exu|Add4~28, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add4~30 , px_rv32|exu|Add4~30, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Equal7~0 , px_rv32|csr_gpr|Equal7~0, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause~14 , px_rv32|csr_gpr|mcause~14, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|always0~1 , px_rv32|csr_gpr|always0~1, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause[0]~1 , px_rv32|csr_gpr|mcause[0]~1, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause[0]~2 , px_rv32|csr_gpr|mcause[0]~2, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause[16] , px_rv32|csr_gpr|mcause[16], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus~22 , px_rv32|csr_gpr|mstatus~22, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtvec[16] , px_rv32|csr_gpr|mtvec[16], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mscratch[16]~feeder , px_rv32|csr_gpr|mscratch[16]~feeder, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Equal10~0 , px_rv32|csr_gpr|Equal10~0, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mie~1 , px_rv32|csr_gpr|mie~1, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mscratch[2]~0 , px_rv32|csr_gpr|mscratch[2]~0, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mscratch[16] , px_rv32|csr_gpr|mscratch[16], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus[19]~8 , px_rv32|csr_gpr|mstatus[19]~8, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus[16] , px_rv32|csr_gpr|mstatus[16], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~61 , px_rv32|csr_gpr|csr~61, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~0 , px_rv32|csr_gpr|csr~0, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mie[27]~2 , px_rv32|csr_gpr|mie[27]~2, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mie[16] , px_rv32|csr_gpr|mie[16], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~62 , px_rv32|csr_gpr|csr~62, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~63 , px_rv32|csr_gpr|csr~63, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins_addr_mis_st~0 , px_rv32|biu|ins_addr_mis_st~0, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins_addr_mis_st , px_rv32|biu|ins_addr_mis_st, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins_addr_mis , px_rv32|biu|ins_addr_mis, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[16]~16 , px_rv32|csr_gpr|mtval[16]~16, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[11]~32 , px_rv32|csr_gpr|mtval[11]~32, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[11]~34 , px_rv32|csr_gpr|mtval[11]~34, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ill_ins_judge~2 , px_rv32|biu|ill_ins_judge~2, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ill_ins_judge~3 , px_rv32|biu|ill_ins_judge~3, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ill_ins_judge~0 , px_rv32|biu|ill_ins_judge~0, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ill_ins_judge~7 , px_rv32|biu|ill_ins_judge~7, px_rv32_soc, 1
instance = comp, \p0[1]~input , p0[1]~input, px_rv32_soc, 1
instance = comp, \port0|data[1] , port0|data[1], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu~41 , bus_martix|data_i_cpu~41, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i~10 , mtimecmp|mtimecmpl_i~10, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmph_i[1] , mtimecmp|mtimecmph_i[1], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[1]~40 , bus_martix|data_i_cpu[1]~40, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i~11 , mtimecmp|mtimecmpl_i~11, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmph_i[0] , mtimecmp|mtimecmph_i[0], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[0]~43 , bus_martix|data_i_cpu[0]~43, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i[0]~feeder , mtimecmp|mtimecmpl_i[0]~feeder, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i[0] , mtimecmp|mtimecmpl_i[0], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[0]~42 , bus_martix|data_i_cpu[0]~42, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[31]~41 , px_rv32|biu|data_o[31]~41, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[31]~42 , px_rv32|biu|data_o[31]~42, px_rv32_soc, 1
instance = comp, \ram_3|altsyncram_component|auto_generated|ram_block1a0 , ram_3|altsyncram_component|auto_generated|ram_block1a0, px_rv32_soc, 1
instance = comp, \rom|altsyncram_component|auto_generated|ram_block1a0 , rom|altsyncram_component|auto_generated|ram_block1a0, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[0]~45 , bus_martix|data_i_cpu[0]~45, px_rv32_soc, 1
instance = comp, \p0[0]~input , p0[0]~input, px_rv32_soc, 1
instance = comp, \port0|data[0] , port0|data[0], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu~44 , bus_martix|data_i_cpu~44, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ill_ins_judge~4 , px_rv32|biu|ill_ins_judge~4, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[1]~46 , bus_martix|data_i_cpu[1]~46, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i[1] , mtimecmp|mtimecmpl_i[1], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[1]~47 , bus_martix|data_i_cpu[1]~47, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ill_ins_judge~5 , px_rv32|biu|ill_ins_judge~5, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ill_ins_judge~6 , px_rv32|biu|ill_ins_judge~6, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ill_ins_judge~8 , px_rv32|biu|ill_ins_judge~8, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ill_ins_judge~9 , px_rv32|biu|ill_ins_judge~9, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ill_ins_judge~1 , px_rv32|biu|ill_ins_judge~1, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ill_ins_judge~14 , px_rv32|biu|ill_ins_judge~14, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ill_ins_judge~15 , px_rv32|biu|ill_ins_judge~15, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ill_ins_judge~10 , px_rv32|biu|ill_ins_judge~10, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ill_ins_st~0 , px_rv32|biu|ill_ins_st~0, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ill_ins_st , px_rv32|biu|ill_ins_st, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~2 , px_rv32|csr_gpr|Add0~2, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ill_ins_judge~11 , px_rv32|biu|ill_ins_judge~11, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ill_ins_judge~12 , px_rv32|biu|ill_ins_judge~12, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ill_ins_judge~13 , px_rv32|biu|ill_ins_judge~13, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~3 , px_rv32|csr_gpr|Add0~3, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[11]~33 , px_rv32|csr_gpr|mtval[11]~33, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[11]~35 , px_rv32|csr_gpr|mtval[11]~35, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[16] , px_rv32|csr_gpr|mtval[16], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc~16 , px_rv32|csr_gpr|mepc~16, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc[16] , px_rv32|csr_gpr|mepc[16], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~60 , px_rv32|csr_gpr|csr~60, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~64 , px_rv32|csr_gpr|csr~64, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out[2]~11 , px_rv32|exu|addr_csr_out[2]~11, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr~3 , px_rv32|exu|addr_csr~3, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr~2 , px_rv32|exu|addr_csr~2, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr~4 , px_rv32|exu|addr_csr~4, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out[25]~12 , px_rv32|exu|addr_csr_out[25]~12, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add7~0 , px_rv32|exu|Add7~0, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add7~2 , px_rv32|exu|Add7~2, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add7~4 , px_rv32|exu|Add7~4, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add7~6 , px_rv32|exu|Add7~6, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add7~8 , px_rv32|exu|Add7~8, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add7~10 , px_rv32|exu|Add7~10, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add7~12 , px_rv32|exu|Add7~12, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add7~14 , px_rv32|exu|Add7~14, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add7~16 , px_rv32|exu|Add7~16, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add7~18 , px_rv32|exu|Add7~18, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add7~20 , px_rv32|exu|Add7~20, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add7~22 , px_rv32|exu|Add7~22, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add7~24 , px_rv32|exu|Add7~24, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add7~26 , px_rv32|exu|Add7~26, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add7~28 , px_rv32|exu|Add7~28, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add7~30 , px_rv32|exu|Add7~30, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add7~32 , px_rv32|exu|Add7~32, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~79 , px_rv32|exu|addr_csr_out~79, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~80 , px_rv32|exu|addr_csr_out~80, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~81 , px_rv32|exu|addr_csr_out~81, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~82 , px_rv32|exu|addr_csr_out~82, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~83 , px_rv32|exu|addr_csr_out~83, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out[2]~22 , px_rv32|exu|addr_csr_out[2]~22, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out[16] , px_rv32|exu|addr_csr_out[16], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus~23 , px_rv32|csr_gpr|mstatus~23, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtvec[17] , px_rv32|csr_gpr|mtvec[17], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~53 , px_rv32|csr_gpr|Add0~53, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus~15 , px_rv32|csr_gpr|mstatus~15, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtvec[15] , px_rv32|csr_gpr|mtvec[15], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~50 , px_rv32|csr_gpr|Add0~50, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~26 , px_rv32|csr_gpr|Add0~26, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~27 , px_rv32|csr_gpr|Add0~27, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus~17 , px_rv32|csr_gpr|mstatus~17, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtvec[12]~feeder , px_rv32|csr_gpr|mtvec[12]~feeder, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtvec[12] , px_rv32|csr_gpr|mtvec[12], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~28 , px_rv32|csr_gpr|Add0~28, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus~18 , px_rv32|csr_gpr|mstatus~18, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtvec[11] , px_rv32|csr_gpr|mtvec[11], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~29 , px_rv32|csr_gpr|Add0~29, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus~19 , px_rv32|csr_gpr|mstatus~19, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtvec[10] , px_rv32|csr_gpr|mtvec[10], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~30 , px_rv32|csr_gpr|Add0~30, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus~20 , px_rv32|csr_gpr|mstatus~20, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtvec[9] , px_rv32|csr_gpr|mtvec[9], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~31 , px_rv32|csr_gpr|Add0~31, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus~21 , px_rv32|csr_gpr|mstatus~21, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtvec[8] , px_rv32|csr_gpr|mtvec[8], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~32 , px_rv32|csr_gpr|Add0~32, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mie~0 , px_rv32|csr_gpr|mie~0, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtvec[7] , px_rv32|csr_gpr|mtvec[7], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~33 , px_rv32|csr_gpr|Add0~33, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus~9 , px_rv32|csr_gpr|mstatus~9, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtvec[6] , px_rv32|csr_gpr|mtvec[6], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~23 , px_rv32|csr_gpr|Add0~23, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus~7 , px_rv32|csr_gpr|mstatus~7, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtvec[5]~feeder , px_rv32|csr_gpr|mtvec[5]~feeder, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtvec[5] , px_rv32|csr_gpr|mtvec[5], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~8 , px_rv32|csr_gpr|Add0~8, px_rv32_soc, 1
instance = comp, \px_rv32|iu|ecall~0 , px_rv32|iu|ecall~0, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~6 , px_rv32|csr_gpr|Add0~6, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~7 , px_rv32|csr_gpr|Add0~7, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~101 , px_rv32|csr_gpr|Add0~101, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~9 , px_rv32|csr_gpr|Add0~9, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus~12 , px_rv32|csr_gpr|mstatus~12, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtvec[4]~feeder , px_rv32|csr_gpr|mtvec[4]~feeder, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtvec[4] , px_rv32|csr_gpr|mtvec[4], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~10 , px_rv32|csr_gpr|Add0~10, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus~4 , px_rv32|csr_gpr|mstatus~4, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus~5 , px_rv32|csr_gpr|mstatus~5, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus~6 , px_rv32|csr_gpr|mstatus~6, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus[7] , px_rv32|csr_gpr|mstatus[7], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus~2 , px_rv32|csr_gpr|mstatus~2, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out[2]~31 , px_rv32|exu|addr_csr_out[2]~31, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out[2]~32 , px_rv32|exu|addr_csr_out[2]~32, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mie~3 , px_rv32|csr_gpr|mie~3, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtvec[3]~feeder , px_rv32|csr_gpr|mtvec[3]~feeder, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtvec[3] , px_rv32|csr_gpr|mtvec[3], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc~6 , px_rv32|csr_gpr|mepc~6, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc[3] , px_rv32|csr_gpr|mepc[3], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~12 , px_rv32|csr_gpr|Add0~12, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause~5 , px_rv32|csr_gpr|mcause~5, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause[2] , px_rv32|csr_gpr|mcause[2], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc~7 , px_rv32|csr_gpr|mepc~7, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc[2] , px_rv32|csr_gpr|mepc[2], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[2]~2 , px_rv32|csr_gpr|mtval[2]~2, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[2] , px_rv32|csr_gpr|mtval[2], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~16 , px_rv32|csr_gpr|csr~16, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mie[2] , px_rv32|csr_gpr|mie[2], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~18 , px_rv32|csr_gpr|csr~18, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mscratch[2]~feeder , px_rv32|csr_gpr|mscratch[2]~feeder, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mscratch[2] , px_rv32|csr_gpr|mscratch[2], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus[2] , px_rv32|csr_gpr|mstatus[2], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~17 , px_rv32|csr_gpr|csr~17, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~19 , px_rv32|csr_gpr|csr~19, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~20 , px_rv32|csr_gpr|csr~20, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~180 , px_rv32|exu|addr_csr_out~180, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~28 , px_rv32|exu|addr_csr_out~28, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add4~0 , px_rv32|exu|Add4~0, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add4~2 , px_rv32|exu|Add4~2, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~36 , px_rv32|exu|addr_csr_out~36, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add5~0 , px_rv32|exu|Add5~0, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add5~2 , px_rv32|exu|Add5~2, px_rv32_soc, 1
instance = comp, \px_rv32|iu|Equal15~2 , px_rv32|iu|Equal15~2, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~37 , px_rv32|exu|addr_csr_out~37, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~38 , px_rv32|exu|addr_csr_out~38, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~39 , px_rv32|exu|addr_csr_out~39, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out[2] , px_rv32|exu|addr_csr_out[2], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus~13 , px_rv32|csr_gpr|mstatus~13, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtvec[2] , px_rv32|csr_gpr|mtvec[2], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~14 , px_rv32|csr_gpr|Add0~14, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~13 , px_rv32|csr_gpr|Add0~13, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~15 , px_rv32|csr_gpr|Add0~15, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~17 , px_rv32|csr_gpr|Add0~17, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~17 , px_rv32|csr_gpr|pc~17, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~18 , px_rv32|csr_gpr|pc~18, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~19 , px_rv32|csr_gpr|pc~19, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc[20]~13 , px_rv32|csr_gpr|pc[20]~13, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc[3] , px_rv32|csr_gpr|pc[3], px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add5~4 , px_rv32|exu|Add5~4, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~30 , px_rv32|exu|addr_csr_out~30, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add4~4 , px_rv32|exu|Add4~4, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~29 , px_rv32|exu|addr_csr_out~29, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~33 , px_rv32|exu|addr_csr_out~33, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause~4 , px_rv32|csr_gpr|mcause~4, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause[3] , px_rv32|csr_gpr|mcause[3], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mscratch[3] , px_rv32|csr_gpr|mscratch[3], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~12 , px_rv32|csr_gpr|csr~12, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mie[3]~feeder , px_rv32|csr_gpr|mie[3]~feeder, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mie[3] , px_rv32|csr_gpr|mie[3], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~13 , px_rv32|csr_gpr|csr~13, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~14 , px_rv32|csr_gpr|csr~14, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[3]~3 , px_rv32|csr_gpr|mtval[3]~3, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[3] , px_rv32|csr_gpr|mtval[3], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~11 , px_rv32|csr_gpr|csr~11, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~15 , px_rv32|csr_gpr|csr~15, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~179 , px_rv32|exu|addr_csr_out~179, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~35 , px_rv32|exu|addr_csr_out~35, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out[3] , px_rv32|exu|addr_csr_out[3], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus~1 , px_rv32|csr_gpr|mstatus~1, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus~3 , px_rv32|csr_gpr|mstatus~3, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus[3] , px_rv32|csr_gpr|mstatus[3], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mie[7]~feeder , px_rv32|csr_gpr|mie[7]~feeder, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mie[7] , px_rv32|csr_gpr|mie[7], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|timer_int_acc_o~0 , px_rv32|csr_gpr|timer_int_acc_o~0, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause_encoder[0]~0 , px_rv32|csr_gpr|mcause_encoder[0]~0, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~11 , px_rv32|csr_gpr|Add0~11, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~19 , px_rv32|csr_gpr|Add0~19, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~21 , px_rv32|csr_gpr|Add0~21, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~24 , px_rv32|csr_gpr|Add0~24, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~34 , px_rv32|csr_gpr|Add0~34, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~36 , px_rv32|csr_gpr|Add0~36, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~38 , px_rv32|csr_gpr|Add0~38, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~40 , px_rv32|csr_gpr|Add0~40, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~42 , px_rv32|csr_gpr|Add0~42, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~44 , px_rv32|csr_gpr|Add0~44, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~46 , px_rv32|csr_gpr|Add0~46, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~48 , px_rv32|csr_gpr|Add0~48, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~51 , px_rv32|csr_gpr|Add0~51, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~54 , px_rv32|csr_gpr|Add0~54, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~47 , px_rv32|csr_gpr|pc~47, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~48 , px_rv32|csr_gpr|pc~48, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~49 , px_rv32|csr_gpr|pc~49, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc[16] , px_rv32|csr_gpr|pc[16], px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add4~32 , px_rv32|exu|Add4~32, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause~15 , px_rv32|csr_gpr|mcause~15, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause[17] , px_rv32|csr_gpr|mcause[17], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[17]~17 , px_rv32|csr_gpr|mtval[17]~17, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[17] , px_rv32|csr_gpr|mtval[17], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc~17 , px_rv32|csr_gpr|mepc~17, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc[17] , px_rv32|csr_gpr|mepc[17], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~65 , px_rv32|csr_gpr|csr~65, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mie[17] , px_rv32|csr_gpr|mie[17], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~67 , px_rv32|csr_gpr|csr~67, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus[17] , px_rv32|csr_gpr|mstatus[17], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mscratch[17]~feeder , px_rv32|csr_gpr|mscratch[17]~feeder, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mscratch[17] , px_rv32|csr_gpr|mscratch[17], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~66 , px_rv32|csr_gpr|csr~66, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~68 , px_rv32|csr_gpr|csr~68, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~69 , px_rv32|csr_gpr|csr~69, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add7~34 , px_rv32|exu|Add7~34, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~84 , px_rv32|exu|addr_csr_out~84, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~85 , px_rv32|exu|addr_csr_out~85, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add5~32 , px_rv32|exu|Add5~32, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~86 , px_rv32|exu|addr_csr_out~86, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~87 , px_rv32|exu|addr_csr_out~87, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~88 , px_rv32|exu|addr_csr_out~88, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out[17] , px_rv32|exu|addr_csr_out[17], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~56 , px_rv32|csr_gpr|Add0~56, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~57 , px_rv32|csr_gpr|Add0~57, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~50 , px_rv32|csr_gpr|pc~50, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~51 , px_rv32|csr_gpr|pc~51, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~52 , px_rv32|csr_gpr|pc~52, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc[17] , px_rv32|csr_gpr|pc[17], px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add4~34 , px_rv32|exu|Add4~34, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add4~36 , px_rv32|exu|Add4~36, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add5~34 , px_rv32|exu|Add5~34, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add5~36 , px_rv32|exu|Add5~36, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause~19 , px_rv32|csr_gpr|mcause~19, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause[19] , px_rv32|csr_gpr|mcause[19], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[19]~19 , px_rv32|csr_gpr|mtval[19]~19, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[19] , px_rv32|csr_gpr|mtval[19], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc~21 , px_rv32|csr_gpr|mepc~21, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc[19] , px_rv32|csr_gpr|mepc[19], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~85 , px_rv32|csr_gpr|csr~85, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus~25 , px_rv32|csr_gpr|mstatus~25, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mscratch[19] , px_rv32|csr_gpr|mscratch[19], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus[19] , px_rv32|csr_gpr|mstatus[19], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~86 , px_rv32|csr_gpr|csr~86, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtvec[19] , px_rv32|csr_gpr|mtvec[19], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mie[19] , px_rv32|csr_gpr|mie[19], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~87 , px_rv32|csr_gpr|csr~87, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~88 , px_rv32|csr_gpr|csr~88, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~89 , px_rv32|csr_gpr|csr~89, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add7~36 , px_rv32|exu|Add7~36, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add7~38 , px_rv32|exu|Add7~38, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~104 , px_rv32|exu|addr_csr_out~104, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~105 , px_rv32|exu|addr_csr_out~105, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~106 , px_rv32|exu|addr_csr_out~106, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~107 , px_rv32|exu|addr_csr_out~107, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~108 , px_rv32|exu|addr_csr_out~108, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out[19] , px_rv32|exu|addr_csr_out[19], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus~26 , px_rv32|csr_gpr|mstatus~26, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtvec[20]~feeder , px_rv32|csr_gpr|mtvec[20]~feeder, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtvec[20] , px_rv32|csr_gpr|mtvec[20], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~62 , px_rv32|csr_gpr|Add0~62, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~59 , px_rv32|csr_gpr|Add0~59, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~60 , px_rv32|csr_gpr|Add0~60, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~63 , px_rv32|csr_gpr|Add0~63, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~62 , px_rv32|csr_gpr|pc~62, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~63 , px_rv32|csr_gpr|pc~63, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~64 , px_rv32|csr_gpr|pc~64, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc[19] , px_rv32|csr_gpr|pc[19], px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add5~38 , px_rv32|exu|Add5~38, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add4~38 , px_rv32|exu|Add4~38, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mie[20] , px_rv32|csr_gpr|mie[20], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~92 , px_rv32|csr_gpr|csr~92, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus[20] , px_rv32|csr_gpr|mstatus[20], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mscratch[20] , px_rv32|csr_gpr|mscratch[20], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~91 , px_rv32|csr_gpr|csr~91, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~93 , px_rv32|csr_gpr|csr~93, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause~20 , px_rv32|csr_gpr|mcause~20, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause[20] , px_rv32|csr_gpr|mcause[20], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[20]~20 , px_rv32|csr_gpr|mtval[20]~20, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[20] , px_rv32|csr_gpr|mtval[20], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc~22 , px_rv32|csr_gpr|mepc~22, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc[20] , px_rv32|csr_gpr|mepc[20], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~90 , px_rv32|csr_gpr|csr~90, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~94 , px_rv32|csr_gpr|csr~94, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add7~40 , px_rv32|exu|Add7~40, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~109 , px_rv32|exu|addr_csr_out~109, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~110 , px_rv32|exu|addr_csr_out~110, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~111 , px_rv32|exu|addr_csr_out~111, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~112 , px_rv32|exu|addr_csr_out~112, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~113 , px_rv32|exu|addr_csr_out~113, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out[20] , px_rv32|exu|addr_csr_out[20], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus~27 , px_rv32|csr_gpr|mstatus~27, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtvec[21]~feeder , px_rv32|csr_gpr|mtvec[21]~feeder, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtvec[21] , px_rv32|csr_gpr|mtvec[21], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~65 , px_rv32|csr_gpr|Add0~65, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~66 , px_rv32|csr_gpr|Add0~66, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~65 , px_rv32|csr_gpr|pc~65, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~66 , px_rv32|csr_gpr|pc~66, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~67 , px_rv32|csr_gpr|pc~67, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc[20] , px_rv32|csr_gpr|pc[20], px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add4~40 , px_rv32|exu|Add4~40, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add5~40 , px_rv32|exu|Add5~40, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause~21 , px_rv32|csr_gpr|mcause~21, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause[21] , px_rv32|csr_gpr|mcause[21], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mscratch[21] , px_rv32|csr_gpr|mscratch[21], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus[21] , px_rv32|csr_gpr|mstatus[21], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~96 , px_rv32|csr_gpr|csr~96, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mie[21]~feeder , px_rv32|csr_gpr|mie[21]~feeder, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mie[21] , px_rv32|csr_gpr|mie[21], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~97 , px_rv32|csr_gpr|csr~97, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~98 , px_rv32|csr_gpr|csr~98, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc~23 , px_rv32|csr_gpr|mepc~23, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc[21] , px_rv32|csr_gpr|mepc[21], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[21]~21 , px_rv32|csr_gpr|mtval[21]~21, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[21] , px_rv32|csr_gpr|mtval[21], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~95 , px_rv32|csr_gpr|csr~95, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~99 , px_rv32|csr_gpr|csr~99, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add7~42 , px_rv32|exu|Add7~42, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~114 , px_rv32|exu|addr_csr_out~114, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~115 , px_rv32|exu|addr_csr_out~115, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~116 , px_rv32|exu|addr_csr_out~116, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~117 , px_rv32|exu|addr_csr_out~117, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~118 , px_rv32|exu|addr_csr_out~118, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out[21] , px_rv32|exu|addr_csr_out[21], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus~28 , px_rv32|csr_gpr|mstatus~28, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtvec[22] , px_rv32|csr_gpr|mtvec[22], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~68 , px_rv32|csr_gpr|Add0~68, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~69 , px_rv32|csr_gpr|Add0~69, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~68 , px_rv32|csr_gpr|pc~68, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~69 , px_rv32|csr_gpr|pc~69, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~70 , px_rv32|csr_gpr|pc~70, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc[21] , px_rv32|csr_gpr|pc[21], px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add4~42 , px_rv32|exu|Add4~42, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add4~44 , px_rv32|exu|Add4~44, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add5~42 , px_rv32|exu|Add5~42, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add5~44 , px_rv32|exu|Add5~44, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause~23 , px_rv32|csr_gpr|mcause~23, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause[23] , px_rv32|csr_gpr|mcause[23], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus~29 , px_rv32|csr_gpr|mstatus~29, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mie[23]~feeder , px_rv32|csr_gpr|mie[23]~feeder, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mie[23] , px_rv32|csr_gpr|mie[23], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~107 , px_rv32|csr_gpr|csr~107, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtvec[23] , px_rv32|csr_gpr|mtvec[23], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mscratch[23]~feeder , px_rv32|csr_gpr|mscratch[23]~feeder, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mscratch[23] , px_rv32|csr_gpr|mscratch[23], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus[23] , px_rv32|csr_gpr|mstatus[23], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~106 , px_rv32|csr_gpr|csr~106, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~108 , px_rv32|csr_gpr|csr~108, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc~25 , px_rv32|csr_gpr|mepc~25, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc[23] , px_rv32|csr_gpr|mepc[23], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[23]~23 , px_rv32|csr_gpr|mtval[23]~23, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[23] , px_rv32|csr_gpr|mtval[23], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~105 , px_rv32|csr_gpr|csr~105, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~109 , px_rv32|csr_gpr|csr~109, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add7~44 , px_rv32|exu|Add7~44, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add7~46 , px_rv32|exu|Add7~46, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~124 , px_rv32|exu|addr_csr_out~124, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~125 , px_rv32|exu|addr_csr_out~125, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~126 , px_rv32|exu|addr_csr_out~126, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~127 , px_rv32|exu|addr_csr_out~127, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~128 , px_rv32|exu|addr_csr_out~128, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out[23] , px_rv32|exu|addr_csr_out[23], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus~30 , px_rv32|csr_gpr|mstatus~30, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtvec[24] , px_rv32|csr_gpr|mtvec[24], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~74 , px_rv32|csr_gpr|Add0~74, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~71 , px_rv32|csr_gpr|Add0~71, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~72 , px_rv32|csr_gpr|Add0~72, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~75 , px_rv32|csr_gpr|Add0~75, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~74 , px_rv32|csr_gpr|pc~74, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~75 , px_rv32|csr_gpr|pc~75, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~76 , px_rv32|csr_gpr|pc~76, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc[23] , px_rv32|csr_gpr|pc[23], px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add5~46 , px_rv32|exu|Add5~46, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add4~46 , px_rv32|exu|Add4~46, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause~24 , px_rv32|csr_gpr|mcause~24, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause[24] , px_rv32|csr_gpr|mcause[24], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[24]~24 , px_rv32|csr_gpr|mtval[24]~24, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[24] , px_rv32|csr_gpr|mtval[24], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc~26 , px_rv32|csr_gpr|mepc~26, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc[24] , px_rv32|csr_gpr|mepc[24], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~110 , px_rv32|csr_gpr|csr~110, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mscratch[24]~feeder , px_rv32|csr_gpr|mscratch[24]~feeder, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mscratch[24] , px_rv32|csr_gpr|mscratch[24], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus[24] , px_rv32|csr_gpr|mstatus[24], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~111 , px_rv32|csr_gpr|csr~111, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mie[24] , px_rv32|csr_gpr|mie[24], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~112 , px_rv32|csr_gpr|csr~112, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~113 , px_rv32|csr_gpr|csr~113, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~114 , px_rv32|csr_gpr|csr~114, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add7~48 , px_rv32|exu|Add7~48, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~129 , px_rv32|exu|addr_csr_out~129, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~130 , px_rv32|exu|addr_csr_out~130, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~131 , px_rv32|exu|addr_csr_out~131, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~132 , px_rv32|exu|addr_csr_out~132, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~133 , px_rv32|exu|addr_csr_out~133, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out[24] , px_rv32|exu|addr_csr_out[24], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus~31 , px_rv32|csr_gpr|mstatus~31, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtvec[25] , px_rv32|csr_gpr|mtvec[25], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~77 , px_rv32|csr_gpr|Add0~77, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~78 , px_rv32|csr_gpr|Add0~78, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~77 , px_rv32|csr_gpr|pc~77, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~78 , px_rv32|csr_gpr|pc~78, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~79 , px_rv32|csr_gpr|pc~79, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc[24] , px_rv32|csr_gpr|pc[24], px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add4~48 , px_rv32|exu|Add4~48, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add5~48 , px_rv32|exu|Add5~48, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc~27 , px_rv32|csr_gpr|mepc~27, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc[25] , px_rv32|csr_gpr|mepc[25], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[25]~25 , px_rv32|csr_gpr|mtval[25]~25, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[25] , px_rv32|csr_gpr|mtval[25], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~115 , px_rv32|csr_gpr|csr~115, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause~25 , px_rv32|csr_gpr|mcause~25, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause[25] , px_rv32|csr_gpr|mcause[25], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mie[25]~feeder , px_rv32|csr_gpr|mie[25]~feeder, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mie[25] , px_rv32|csr_gpr|mie[25], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~117 , px_rv32|csr_gpr|csr~117, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus[25] , px_rv32|csr_gpr|mstatus[25], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mscratch[25]~feeder , px_rv32|csr_gpr|mscratch[25]~feeder, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mscratch[25] , px_rv32|csr_gpr|mscratch[25], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~116 , px_rv32|csr_gpr|csr~116, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~118 , px_rv32|csr_gpr|csr~118, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~119 , px_rv32|csr_gpr|csr~119, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add7~50 , px_rv32|exu|Add7~50, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~134 , px_rv32|exu|addr_csr_out~134, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~135 , px_rv32|exu|addr_csr_out~135, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~136 , px_rv32|exu|addr_csr_out~136, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~137 , px_rv32|exu|addr_csr_out~137, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~138 , px_rv32|exu|addr_csr_out~138, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out[25] , px_rv32|exu|addr_csr_out[25], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus~32 , px_rv32|csr_gpr|mstatus~32, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtvec[26] , px_rv32|csr_gpr|mtvec[26], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~80 , px_rv32|csr_gpr|Add0~80, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~81 , px_rv32|csr_gpr|Add0~81, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~80 , px_rv32|csr_gpr|pc~80, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~81 , px_rv32|csr_gpr|pc~81, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~82 , px_rv32|csr_gpr|pc~82, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc[25] , px_rv32|csr_gpr|pc[25], px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add5~50 , px_rv32|exu|Add5~50, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add4~50 , px_rv32|exu|Add4~50, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[26]~26 , px_rv32|csr_gpr|mtval[26]~26, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[26] , px_rv32|csr_gpr|mtval[26], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc~28 , px_rv32|csr_gpr|mepc~28, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc[26] , px_rv32|csr_gpr|mepc[26], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~120 , px_rv32|csr_gpr|csr~120, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause~26 , px_rv32|csr_gpr|mcause~26, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause[26] , px_rv32|csr_gpr|mcause[26], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus[26] , px_rv32|csr_gpr|mstatus[26], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mscratch[26]~feeder , px_rv32|csr_gpr|mscratch[26]~feeder, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mscratch[26] , px_rv32|csr_gpr|mscratch[26], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~121 , px_rv32|csr_gpr|csr~121, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mie[26] , px_rv32|csr_gpr|mie[26], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~122 , px_rv32|csr_gpr|csr~122, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~123 , px_rv32|csr_gpr|csr~123, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~124 , px_rv32|csr_gpr|csr~124, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add7~52 , px_rv32|exu|Add7~52, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~139 , px_rv32|exu|addr_csr_out~139, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~140 , px_rv32|exu|addr_csr_out~140, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~141 , px_rv32|exu|addr_csr_out~141, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~142 , px_rv32|exu|addr_csr_out~142, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~143 , px_rv32|exu|addr_csr_out~143, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out[26] , px_rv32|exu|addr_csr_out[26], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus~33 , px_rv32|csr_gpr|mstatus~33, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtvec[27] , px_rv32|csr_gpr|mtvec[27], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~83 , px_rv32|csr_gpr|Add0~83, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~84 , px_rv32|csr_gpr|Add0~84, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~83 , px_rv32|csr_gpr|pc~83, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~84 , px_rv32|csr_gpr|pc~84, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~85 , px_rv32|csr_gpr|pc~85, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc[26] , px_rv32|csr_gpr|pc[26], px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add5~52 , px_rv32|exu|Add5~52, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add5~54 , px_rv32|exu|Add5~54, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add4~52 , px_rv32|exu|Add4~52, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add4~54 , px_rv32|exu|Add4~54, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[28]~28 , px_rv32|csr_gpr|mtval[28]~28, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[28] , px_rv32|csr_gpr|mtval[28], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc~30 , px_rv32|csr_gpr|mepc~30, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc[28] , px_rv32|csr_gpr|mepc[28], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~130 , px_rv32|csr_gpr|csr~130, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause~28 , px_rv32|csr_gpr|mcause~28, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause[28] , px_rv32|csr_gpr|mcause[28], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus~34 , px_rv32|csr_gpr|mstatus~34, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mie[28] , px_rv32|csr_gpr|mie[28], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~132 , px_rv32|csr_gpr|csr~132, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtvec[28] , px_rv32|csr_gpr|mtvec[28], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mscratch[28] , px_rv32|csr_gpr|mscratch[28], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus[28] , px_rv32|csr_gpr|mstatus[28], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~131 , px_rv32|csr_gpr|csr~131, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~133 , px_rv32|csr_gpr|csr~133, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~134 , px_rv32|csr_gpr|csr~134, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add7~54 , px_rv32|exu|Add7~54, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add7~56 , px_rv32|exu|Add7~56, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~149 , px_rv32|exu|addr_csr_out~149, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~150 , px_rv32|exu|addr_csr_out~150, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~151 , px_rv32|exu|addr_csr_out~151, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~152 , px_rv32|exu|addr_csr_out~152, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~153 , px_rv32|exu|addr_csr_out~153, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out[28] , px_rv32|exu|addr_csr_out[28], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus~35 , px_rv32|csr_gpr|mstatus~35, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtvec[29] , px_rv32|csr_gpr|mtvec[29], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~89 , px_rv32|csr_gpr|Add0~89, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~86 , px_rv32|csr_gpr|Add0~86, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~87 , px_rv32|csr_gpr|Add0~87, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~90 , px_rv32|csr_gpr|Add0~90, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~89 , px_rv32|csr_gpr|pc~89, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~90 , px_rv32|csr_gpr|pc~90, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~91 , px_rv32|csr_gpr|pc~91, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc[28] , px_rv32|csr_gpr|pc[28], px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add4~56 , px_rv32|exu|Add4~56, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add5~56 , px_rv32|exu|Add5~56, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause~29 , px_rv32|csr_gpr|mcause~29, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause[29] , px_rv32|csr_gpr|mcause[29], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[29]~29 , px_rv32|csr_gpr|mtval[29]~29, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[29] , px_rv32|csr_gpr|mtval[29], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc~31 , px_rv32|csr_gpr|mepc~31, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc[29] , px_rv32|csr_gpr|mepc[29], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~135 , px_rv32|csr_gpr|csr~135, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mie[29] , px_rv32|csr_gpr|mie[29], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~137 , px_rv32|csr_gpr|csr~137, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mscratch[29]~feeder , px_rv32|csr_gpr|mscratch[29]~feeder, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mscratch[29] , px_rv32|csr_gpr|mscratch[29], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus[29] , px_rv32|csr_gpr|mstatus[29], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~136 , px_rv32|csr_gpr|csr~136, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~138 , px_rv32|csr_gpr|csr~138, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~139 , px_rv32|csr_gpr|csr~139, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add7~58 , px_rv32|exu|Add7~58, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~154 , px_rv32|exu|addr_csr_out~154, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~155 , px_rv32|exu|addr_csr_out~155, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~156 , px_rv32|exu|addr_csr_out~156, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~157 , px_rv32|exu|addr_csr_out~157, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~158 , px_rv32|exu|addr_csr_out~158, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out[29] , px_rv32|exu|addr_csr_out[29], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus~36 , px_rv32|csr_gpr|mstatus~36, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtvec[30] , px_rv32|csr_gpr|mtvec[30], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~92 , px_rv32|csr_gpr|Add0~92, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~93 , px_rv32|csr_gpr|Add0~93, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~92 , px_rv32|csr_gpr|pc~92, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~93 , px_rv32|csr_gpr|pc~93, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~94 , px_rv32|csr_gpr|pc~94, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc[29] , px_rv32|csr_gpr|pc[29], px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add5~58 , px_rv32|exu|Add5~58, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause~30 , px_rv32|csr_gpr|mcause~30, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause[30] , px_rv32|csr_gpr|mcause[30], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc~32 , px_rv32|csr_gpr|mepc~32, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc[30] , px_rv32|csr_gpr|mepc[30], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[30]~30 , px_rv32|csr_gpr|mtval[30]~30, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[30] , px_rv32|csr_gpr|mtval[30], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~140 , px_rv32|csr_gpr|csr~140, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mscratch[30] , px_rv32|csr_gpr|mscratch[30], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus[30] , px_rv32|csr_gpr|mstatus[30], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~141 , px_rv32|csr_gpr|csr~141, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mie[30] , px_rv32|csr_gpr|mie[30], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~142 , px_rv32|csr_gpr|csr~142, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~143 , px_rv32|csr_gpr|csr~143, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~144 , px_rv32|csr_gpr|csr~144, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~159 , px_rv32|exu|addr_csr_out~159, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add7~60 , px_rv32|exu|Add7~60, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~160 , px_rv32|exu|addr_csr_out~160, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~161 , px_rv32|exu|addr_csr_out~161, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add4~58 , px_rv32|exu|Add4~58, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~162 , px_rv32|exu|addr_csr_out~162, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~163 , px_rv32|exu|addr_csr_out~163, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out[30] , px_rv32|exu|addr_csr_out[30], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus~37 , px_rv32|csr_gpr|mstatus~37, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtvec[31] , px_rv32|csr_gpr|mtvec[31], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~95 , px_rv32|csr_gpr|Add0~95, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~96 , px_rv32|csr_gpr|Add0~96, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~95 , px_rv32|csr_gpr|pc~95, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~96 , px_rv32|csr_gpr|pc~96, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~97 , px_rv32|csr_gpr|pc~97, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc[30] , px_rv32|csr_gpr|pc[30], px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add4~60 , px_rv32|exu|Add4~60, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add5~60 , px_rv32|exu|Add5~60, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause~31 , px_rv32|csr_gpr|mcause~31, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause[31] , px_rv32|csr_gpr|mcause[31], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[31]~31 , px_rv32|csr_gpr|mtval[31]~31, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[31] , px_rv32|csr_gpr|mtval[31], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~145 , px_rv32|csr_gpr|csr~145, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mscratch[31] , px_rv32|csr_gpr|mscratch[31], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus[31] , px_rv32|csr_gpr|mstatus[31], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~146 , px_rv32|csr_gpr|csr~146, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mie[31] , px_rv32|csr_gpr|mie[31], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~147 , px_rv32|csr_gpr|csr~147, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~148 , px_rv32|csr_gpr|csr~148, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~149 , px_rv32|csr_gpr|csr~149, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add7~62 , px_rv32|exu|Add7~62, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~164 , px_rv32|exu|addr_csr_out~164, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~165 , px_rv32|exu|addr_csr_out~165, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~166 , px_rv32|exu|addr_csr_out~166, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~167 , px_rv32|exu|addr_csr_out~167, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~168 , px_rv32|exu|addr_csr_out~168, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out[31] , px_rv32|exu|addr_csr_out[31], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc~33 , px_rv32|csr_gpr|mepc~33, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc[31] , px_rv32|csr_gpr|mepc[31], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~100 , px_rv32|csr_gpr|pc~100, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~101 , px_rv32|csr_gpr|pc~101, px_rv32_soc, 1
instance = comp, \px_rv32|exu|jmp~7 , px_rv32|exu|jmp~7, px_rv32_soc, 1
instance = comp, \px_rv32|iu|Equal14~2 , px_rv32|iu|Equal14~2, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~4 , px_rv32|exu|data~4, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Equal0~8 , px_rv32|exu|Equal0~8, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Equal0~7 , px_rv32|exu|Equal0~7, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Equal0~6 , px_rv32|exu|Equal0~6, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Equal0~5 , px_rv32|exu|Equal0~5, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Equal0~9 , px_rv32|exu|Equal0~9, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Equal0~13 , px_rv32|exu|Equal0~13, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Equal0~10 , px_rv32|exu|Equal0~10, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Equal0~12 , px_rv32|exu|Equal0~12, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Equal0~11 , px_rv32|exu|Equal0~11, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Equal0~14 , px_rv32|exu|Equal0~14, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Equal0~17 , px_rv32|exu|Equal0~17, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Equal0~16 , px_rv32|exu|Equal0~16, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Equal0~18 , px_rv32|exu|Equal0~18, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Equal0~15 , px_rv32|exu|Equal0~15, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Equal0~19 , px_rv32|exu|Equal0~19, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Equal0~2 , px_rv32|exu|Equal0~2, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Equal0~0 , px_rv32|exu|Equal0~0, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Equal0~1 , px_rv32|exu|Equal0~1, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Equal0~3 , px_rv32|exu|Equal0~3, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Equal0~4 , px_rv32|exu|Equal0~4, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Equal0~20 , px_rv32|exu|Equal0~20, px_rv32_soc, 1
instance = comp, \px_rv32|iu|Equal18~7 , px_rv32|iu|Equal18~7, px_rv32_soc, 1
instance = comp, \px_rv32|exu|jmp~2 , px_rv32|exu|jmp~2, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan2~1 , px_rv32|exu|LessThan2~1, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan2~3 , px_rv32|exu|LessThan2~3, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan2~5 , px_rv32|exu|LessThan2~5, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan2~7 , px_rv32|exu|LessThan2~7, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan2~9 , px_rv32|exu|LessThan2~9, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan2~11 , px_rv32|exu|LessThan2~11, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan2~13 , px_rv32|exu|LessThan2~13, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan2~15 , px_rv32|exu|LessThan2~15, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan2~17 , px_rv32|exu|LessThan2~17, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan2~19 , px_rv32|exu|LessThan2~19, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan2~21 , px_rv32|exu|LessThan2~21, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan2~23 , px_rv32|exu|LessThan2~23, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan2~25 , px_rv32|exu|LessThan2~25, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan2~27 , px_rv32|exu|LessThan2~27, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan2~29 , px_rv32|exu|LessThan2~29, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan2~31 , px_rv32|exu|LessThan2~31, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan2~33 , px_rv32|exu|LessThan2~33, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan2~35 , px_rv32|exu|LessThan2~35, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan2~37 , px_rv32|exu|LessThan2~37, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan2~39 , px_rv32|exu|LessThan2~39, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan2~41 , px_rv32|exu|LessThan2~41, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan2~43 , px_rv32|exu|LessThan2~43, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan2~45 , px_rv32|exu|LessThan2~45, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan2~47 , px_rv32|exu|LessThan2~47, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan2~49 , px_rv32|exu|LessThan2~49, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan2~51 , px_rv32|exu|LessThan2~51, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan2~53 , px_rv32|exu|LessThan2~53, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan2~55 , px_rv32|exu|LessThan2~55, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan2~57 , px_rv32|exu|LessThan2~57, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan2~59 , px_rv32|exu|LessThan2~59, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan2~61 , px_rv32|exu|LessThan2~61, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan2~62 , px_rv32|exu|LessThan2~62, px_rv32_soc, 1
instance = comp, \px_rv32|exu|jmp~0 , px_rv32|exu|jmp~0, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan1~1 , px_rv32|exu|LessThan1~1, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan1~3 , px_rv32|exu|LessThan1~3, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan1~5 , px_rv32|exu|LessThan1~5, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan1~7 , px_rv32|exu|LessThan1~7, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan1~9 , px_rv32|exu|LessThan1~9, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan1~11 , px_rv32|exu|LessThan1~11, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan1~13 , px_rv32|exu|LessThan1~13, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan1~15 , px_rv32|exu|LessThan1~15, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan1~17 , px_rv32|exu|LessThan1~17, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan1~19 , px_rv32|exu|LessThan1~19, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan1~21 , px_rv32|exu|LessThan1~21, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan1~23 , px_rv32|exu|LessThan1~23, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan1~25 , px_rv32|exu|LessThan1~25, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan1~27 , px_rv32|exu|LessThan1~27, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan1~29 , px_rv32|exu|LessThan1~29, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan1~31 , px_rv32|exu|LessThan1~31, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan1~33 , px_rv32|exu|LessThan1~33, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan1~35 , px_rv32|exu|LessThan1~35, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan1~37 , px_rv32|exu|LessThan1~37, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan1~39 , px_rv32|exu|LessThan1~39, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan1~41 , px_rv32|exu|LessThan1~41, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan1~43 , px_rv32|exu|LessThan1~43, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan1~45 , px_rv32|exu|LessThan1~45, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan1~47 , px_rv32|exu|LessThan1~47, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan1~49 , px_rv32|exu|LessThan1~49, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan1~51 , px_rv32|exu|LessThan1~51, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan1~53 , px_rv32|exu|LessThan1~53, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan1~55 , px_rv32|exu|LessThan1~55, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan1~57 , px_rv32|exu|LessThan1~57, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan1~59 , px_rv32|exu|LessThan1~59, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan1~61 , px_rv32|exu|LessThan1~61, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan1~62 , px_rv32|exu|LessThan1~62, px_rv32_soc, 1
instance = comp, \px_rv32|exu|jmp~1 , px_rv32|exu|jmp~1, px_rv32_soc, 1
instance = comp, \px_rv32|exu|jmp~3 , px_rv32|exu|jmp~3, px_rv32_soc, 1
instance = comp, \px_rv32|exu|jmp~4 , px_rv32|exu|jmp~4, px_rv32_soc, 1
instance = comp, \px_rv32|exu|jmp~5 , px_rv32|exu|jmp~5, px_rv32_soc, 1
instance = comp, \px_rv32|exu|jmp~8 , px_rv32|exu|jmp~8, px_rv32_soc, 1
instance = comp, \px_rv32|exu|jmp , px_rv32|exu|jmp, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~102 , px_rv32|csr_gpr|pc~102, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~98 , px_rv32|csr_gpr|pc~98, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~98 , px_rv32|csr_gpr|Add0~98, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~99 , px_rv32|csr_gpr|Add0~99, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~103 , px_rv32|csr_gpr|pc~103, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc[31] , px_rv32|csr_gpr|pc[31], px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add1~0 , px_rv32|exu|Add1~0, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add1~2 , px_rv32|exu|Add1~2, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add1~4 , px_rv32|exu|Add1~4, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add1~6 , px_rv32|exu|Add1~6, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add1~8 , px_rv32|exu|Add1~8, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add1~10 , px_rv32|exu|Add1~10, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add1~12 , px_rv32|exu|Add1~12, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add1~14 , px_rv32|exu|Add1~14, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add1~16 , px_rv32|exu|Add1~16, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add1~18 , px_rv32|exu|Add1~18, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add1~20 , px_rv32|exu|Add1~20, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add1~22 , px_rv32|exu|Add1~22, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add1~24 , px_rv32|exu|Add1~24, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add1~26 , px_rv32|exu|Add1~26, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add1~28 , px_rv32|exu|Add1~28, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add1~30 , px_rv32|exu|Add1~30, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add1~32 , px_rv32|exu|Add1~32, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add1~34 , px_rv32|exu|Add1~34, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add1~36 , px_rv32|exu|Add1~36, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add1~38 , px_rv32|exu|Add1~38, px_rv32_soc, 1
instance = comp, \px_rv32|iu|sltu_~0 , px_rv32|iu|sltu_~0, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add3~0 , px_rv32|exu|Add3~0, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add3~2 , px_rv32|exu|Add3~2, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add3~4 , px_rv32|exu|Add3~4, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add3~6 , px_rv32|exu|Add3~6, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add3~8 , px_rv32|exu|Add3~8, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add3~10 , px_rv32|exu|Add3~10, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add3~12 , px_rv32|exu|Add3~12, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add3~14 , px_rv32|exu|Add3~14, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add3~16 , px_rv32|exu|Add3~16, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add3~18 , px_rv32|exu|Add3~18, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add3~20 , px_rv32|exu|Add3~20, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add3~22 , px_rv32|exu|Add3~22, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add3~24 , px_rv32|exu|Add3~24, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add3~26 , px_rv32|exu|Add3~26, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add3~28 , px_rv32|exu|Add3~28, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add3~30 , px_rv32|exu|Add3~30, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add3~32 , px_rv32|exu|Add3~32, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add3~34 , px_rv32|exu|Add3~34, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add3~36 , px_rv32|exu|Add3~36, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add3~38 , px_rv32|exu|Add3~38, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add3~40 , px_rv32|exu|Add3~40, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add3~42 , px_rv32|exu|Add3~42, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add3~44 , px_rv32|exu|Add3~44, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add3~46 , px_rv32|exu|Add3~46, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add3~48 , px_rv32|exu|Add3~48, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add3~50 , px_rv32|exu|Add3~50, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add3~52 , px_rv32|exu|Add3~52, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add3~54 , px_rv32|exu|Add3~54, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add3~56 , px_rv32|exu|Add3~56, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add3~58 , px_rv32|exu|Add3~58, px_rv32_soc, 1
instance = comp, \px_rv32|iu|statu~2 , px_rv32|iu|statu~2, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~144 , px_rv32|exu|data~144, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~20 , px_rv32|exu|data~20, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~145 , px_rv32|exu|data~145, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~146 , px_rv32|exu|data~146, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add2~0 , px_rv32|exu|Add2~0, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add2~2 , px_rv32|exu|Add2~2, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add2~4 , px_rv32|exu|Add2~4, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add2~6 , px_rv32|exu|Add2~6, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add2~8 , px_rv32|exu|Add2~8, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add2~10 , px_rv32|exu|Add2~10, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add2~12 , px_rv32|exu|Add2~12, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add2~14 , px_rv32|exu|Add2~14, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add2~16 , px_rv32|exu|Add2~16, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add2~18 , px_rv32|exu|Add2~18, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add2~20 , px_rv32|exu|Add2~20, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add2~22 , px_rv32|exu|Add2~22, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add2~24 , px_rv32|exu|Add2~24, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add2~26 , px_rv32|exu|Add2~26, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add2~28 , px_rv32|exu|Add2~28, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add2~30 , px_rv32|exu|Add2~30, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add2~32 , px_rv32|exu|Add2~32, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add2~34 , px_rv32|exu|Add2~34, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add2~36 , px_rv32|exu|Add2~36, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add2~38 , px_rv32|exu|Add2~38, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add2~40 , px_rv32|exu|Add2~40, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add2~42 , px_rv32|exu|Add2~42, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add2~44 , px_rv32|exu|Add2~44, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add2~46 , px_rv32|exu|Add2~46, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add2~48 , px_rv32|exu|Add2~48, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add2~50 , px_rv32|exu|Add2~50, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add2~52 , px_rv32|exu|Add2~52, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add2~54 , px_rv32|exu|Add2~54, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add2~56 , px_rv32|exu|Add2~56, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add2~58 , px_rv32|exu|Add2~58, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add2~60 , px_rv32|exu|Add2~60, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add2~62 , px_rv32|exu|Add2~62, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~147 , px_rv32|exu|data~147, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~148 , px_rv32|exu|data~148, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~149 , px_rv32|exu|data~149, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~150 , px_rv32|exu|data~150, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~152 , px_rv32|exu|data~152, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~154 , px_rv32|exu|data~154, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~156 , px_rv32|exu|data~156, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~233 , px_rv32|exu|data_out~233, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~234 , px_rv32|exu|data_out~234, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~235 , px_rv32|exu|data_out~235, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[31] , px_rv32|exu|data_out[31], px_rv32_soc, 1
instance = comp, \rom|altsyncram_component|auto_generated|ram_block1a27 , rom|altsyncram_component|auto_generated|ram_block1a27, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[31]~58 , bus_martix|data_i_cpu[31]~58, px_rv32_soc, 1
instance = comp, \port_sel0|selreg[7]~feeder , port_sel0|selreg[7]~feeder, px_rv32_soc, 1
instance = comp, \port_sel0|selreg[7] , port_sel0|selreg[7], px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmph_i~1 , mtimecmp|mtimecmph_i~1, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmph_i[31] , mtimecmp|mtimecmph_i[31], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[31]~57 , bus_martix|data_i_cpu[31]~57, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[31]~59 , bus_martix|data_i_cpu[31]~59, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out~29 , px_rv32|biu|data_out~29, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out[31] , px_rv32|biu|data_out[31], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[31]~9 , px_rv32|csr_gpr|data_gpr[31]~9, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[31]~10 , px_rv32|csr_gpr|data_gpr[31]~10, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_1_bypass[38] , px_rv32|csr_gpr|gpr_rtl_1_bypass[38], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs2[27]~9 , px_rv32|csr_gpr|rs2[27]~9, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~113 , px_rv32|exu|data~113, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~115 , px_rv32|exu|data~115, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~114 , px_rv32|exu|data~114, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[24]~64 , px_rv32|exu|data_out[24]~64, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[2]~19 , px_rv32|exu|data_out[2]~19, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause~27 , px_rv32|csr_gpr|mcause~27, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause[27] , px_rv32|csr_gpr|mcause[27], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mie[27] , px_rv32|csr_gpr|mie[27], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~127 , px_rv32|csr_gpr|csr~127, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mscratch[27] , px_rv32|csr_gpr|mscratch[27], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus[27] , px_rv32|csr_gpr|mstatus[27], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~126 , px_rv32|csr_gpr|csr~126, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~128 , px_rv32|csr_gpr|csr~128, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[27]~27 , px_rv32|csr_gpr|mtval[27]~27, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[27] , px_rv32|csr_gpr|mtval[27], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc~29 , px_rv32|csr_gpr|mepc~29, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc[27] , px_rv32|csr_gpr|mepc[27], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~125 , px_rv32|csr_gpr|csr~125, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~129 , px_rv32|csr_gpr|csr~129, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~151 , px_rv32|exu|data_out~151, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~152 , px_rv32|exu|data_out~152, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~153 , px_rv32|exu|data_out~153, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~154 , px_rv32|exu|data_out~154, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~155 , px_rv32|exu|data_out~155, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~156 , px_rv32|exu|data_out~156, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~157 , px_rv32|exu|data_out~157, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~158 , px_rv32|exu|data_out~158, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~159 , px_rv32|exu|data_out~159, px_rv32_soc, 1
instance = comp, \px_rv32|exu|statu_exu~4 , px_rv32|exu|statu_exu~4, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[2]~30 , px_rv32|exu|data_out[2]~30, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[27] , px_rv32|exu|data_out[27], px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmph_i~5 , mtimecmp|mtimecmph_i~5, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmph_i[27] , mtimecmp|mtimecmph_i[27], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[27]~53 , bus_martix|data_i_cpu[27]~53, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i[27] , mtimecmp|mtimecmpl_i[27], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[27]~52 , bus_martix|data_i_cpu[27]~52, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[27]~130 , bus_martix|data_i_cpu[27]~130, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out~39 , px_rv32|biu|data_out~39, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out[27] , px_rv32|biu|data_out[27], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[27]~17 , px_rv32|csr_gpr|data_gpr[27]~17, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[27]~18 , px_rv32|csr_gpr|data_gpr[27]~18, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_1_bypass[34] , px_rv32|csr_gpr|gpr_rtl_1_bypass[34], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs2[23]~13 , px_rv32|csr_gpr|rs2[23]~13, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~77 , px_rv32|exu|data~77, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~159 , px_rv32|exu|data~159, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~157 , px_rv32|exu|data~157, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~158 , px_rv32|exu|data~158, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~236 , px_rv32|exu|data_out~236, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~237 , px_rv32|exu|data_out~237, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~238 , px_rv32|exu|data_out~238, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~239 , px_rv32|exu|data_out~239, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~240 , px_rv32|exu|data_out~240, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~241 , px_rv32|exu|data_out~241, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~242 , px_rv32|exu|data_out~242, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~243 , px_rv32|exu|data_out~243, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~244 , px_rv32|exu|data_out~244, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[23] , px_rv32|exu|data_out[23], px_rv32_soc, 1
instance = comp, \p2[7]~input , p2[7]~input, px_rv32_soc, 1
instance = comp, \port2|data[7]~feeder , port2|data[7]~feeder, px_rv32_soc, 1
instance = comp, \port2|data[7] , port2|data[7], px_rv32_soc, 1
instance = comp, \rom|altsyncram_component|auto_generated|ram_block1a23 , rom|altsyncram_component|auto_generated|ram_block1a23, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[23]~78 , bus_martix|data_i_cpu[23]~78, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmph_i[23] , mtimecmp|mtimecmph_i[23], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[23]~77 , bus_martix|data_i_cpu[23]~77, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[23]~79 , bus_martix|data_i_cpu[23]~79, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out~43 , px_rv32|biu|data_out~43, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out[23] , px_rv32|biu|data_out[23], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[23]~25 , px_rv32|csr_gpr|data_gpr[23]~25, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[23]~26 , px_rv32|csr_gpr|data_gpr[23]~26, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_1_bypass[33]~feeder , px_rv32|csr_gpr|gpr_rtl_1_bypass[33]~feeder, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_1_bypass[33] , px_rv32|csr_gpr|gpr_rtl_1_bypass[33], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs2[22]~14 , px_rv32|csr_gpr|rs2[22]~14, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~78 , px_rv32|exu|data~78, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~122 , px_rv32|exu|data~122, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~124 , px_rv32|exu|data~124, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~123 , px_rv32|exu|data~123, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause~22 , px_rv32|csr_gpr|mcause~22, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause[22] , px_rv32|csr_gpr|mcause[22], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc~24 , px_rv32|csr_gpr|mepc~24, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc[22] , px_rv32|csr_gpr|mepc[22], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[22]~22 , px_rv32|csr_gpr|mtval[22]~22, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[22] , px_rv32|csr_gpr|mtval[22], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~100 , px_rv32|csr_gpr|csr~100, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mscratch[22] , px_rv32|csr_gpr|mscratch[22], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus[22] , px_rv32|csr_gpr|mstatus[22], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~101 , px_rv32|csr_gpr|csr~101, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mie[22] , px_rv32|csr_gpr|mie[22], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~102 , px_rv32|csr_gpr|csr~102, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~103 , px_rv32|csr_gpr|csr~103, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~104 , px_rv32|csr_gpr|csr~104, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~178 , px_rv32|exu|data_out~178, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~179 , px_rv32|exu|data_out~179, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~180 , px_rv32|exu|data_out~180, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~181 , px_rv32|exu|data_out~181, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~182 , px_rv32|exu|data_out~182, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~183 , px_rv32|exu|data_out~183, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~184 , px_rv32|exu|data_out~184, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~185 , px_rv32|exu|data_out~185, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~186 , px_rv32|exu|data_out~186, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[22] , px_rv32|exu|data_out[22], px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[22]~33 , px_rv32|biu|data_o[22]~33, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i~16 , mtimecmp|mtimecmpl_i~16, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i[22] , mtimecmp|mtimecmpl_i[22], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[22]~86 , bus_martix|data_i_cpu[22]~86, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out~44 , px_rv32|biu|data_out~44, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out[22] , px_rv32|biu|data_out[22], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[22]~27 , px_rv32|csr_gpr|data_gpr[22]~27, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[22]~28 , px_rv32|csr_gpr|data_gpr[22]~28, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs1[21]~10 , px_rv32|csr_gpr|rs1[21]~10, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~121 , px_rv32|exu|data~121, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~119 , px_rv32|exu|data~119, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~120 , px_rv32|exu|data~120, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~171 , px_rv32|exu|data_out~171, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~169 , px_rv32|exu|data_out~169, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~170 , px_rv32|exu|data_out~170, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~172 , px_rv32|exu|data_out~172, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~173 , px_rv32|exu|data_out~173, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~174 , px_rv32|exu|data_out~174, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~175 , px_rv32|exu|data_out~175, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~176 , px_rv32|exu|data_out~176, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~177 , px_rv32|exu|data_out~177, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[21] , px_rv32|exu|data_out[21], px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~116 , px_rv32|exu|data~116, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~118 , px_rv32|exu|data~118, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~117 , px_rv32|exu|data~117, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~160 , px_rv32|exu|data_out~160, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~161 , px_rv32|exu|data_out~161, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~162 , px_rv32|exu|data_out~162, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~163 , px_rv32|exu|data_out~163, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~164 , px_rv32|exu|data_out~164, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~165 , px_rv32|exu|data_out~165, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~166 , px_rv32|exu|data_out~166, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~167 , px_rv32|exu|data_out~167, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~168 , px_rv32|exu|data_out~168, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[20] , px_rv32|exu|data_out[20], px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i~18 , mtimecmp|mtimecmpl_i~18, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmph_i[20] , mtimecmp|mtimecmph_i[20], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[20]~92 , bus_martix|data_i_cpu[20]~92, px_rv32_soc, 1
instance = comp, \p2[4]~input , p2[4]~input, px_rv32_soc, 1
instance = comp, \port2|data[4]~feeder , port2|data[4]~feeder, px_rv32_soc, 1
instance = comp, \port2|data[4] , port2|data[4], px_rv32_soc, 1
instance = comp, \rom|altsyncram_component|auto_generated|ram_block1a20 , rom|altsyncram_component|auto_generated|ram_block1a20, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[20]~93 , bus_martix|data_i_cpu[20]~93, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[20]~94 , bus_martix|data_i_cpu[20]~94, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i[20] , mtimecmp|mtimecmpl_i[20], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[20]~91 , bus_martix|data_i_cpu[20]~91, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out~46 , px_rv32|biu|data_out~46, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out[20] , px_rv32|biu|data_out[20], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[20]~31 , px_rv32|csr_gpr|data_gpr[20]~31, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[20]~32 , px_rv32|csr_gpr|data_gpr[20]~32, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs2[19]~17 , px_rv32|csr_gpr|rs2[19]~17, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~81 , px_rv32|exu|data~81, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~160 , px_rv32|exu|data~160, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~162 , px_rv32|exu|data~162, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~161 , px_rv32|exu|data~161, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~247 , px_rv32|exu|data_out~247, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~245 , px_rv32|exu|data_out~245, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~246 , px_rv32|exu|data_out~246, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~248 , px_rv32|exu|data_out~248, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~249 , px_rv32|exu|data_out~249, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~250 , px_rv32|exu|data_out~250, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~251 , px_rv32|exu|data_out~251, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~252 , px_rv32|exu|data_out~252, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~253 , px_rv32|exu|data_out~253, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[19] , px_rv32|exu|data_out[19], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[19]~34 , px_rv32|csr_gpr|data_gpr[19]~34, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs1[18]~13 , px_rv32|csr_gpr|rs1[18]~13, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~163 , px_rv32|exu|data~163, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~165 , px_rv32|exu|data~165, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~164 , px_rv32|exu|data~164, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[18]~18 , px_rv32|csr_gpr|mtval[18]~18, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[18] , px_rv32|csr_gpr|mtval[18], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~80 , px_rv32|csr_gpr|csr~80, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause~18 , px_rv32|csr_gpr|mcause~18, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause[18] , px_rv32|csr_gpr|mcause[18], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mie[18] , px_rv32|csr_gpr|mie[18], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~82 , px_rv32|csr_gpr|csr~82, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mscratch[18] , px_rv32|csr_gpr|mscratch[18], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus[18] , px_rv32|csr_gpr|mstatus[18], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~81 , px_rv32|csr_gpr|csr~81, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~83 , px_rv32|csr_gpr|csr~83, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~84 , px_rv32|csr_gpr|csr~84, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~254 , px_rv32|exu|data_out~254, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~255 , px_rv32|exu|data_out~255, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~256 , px_rv32|exu|data_out~256, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~257 , px_rv32|exu|data_out~257, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~258 , px_rv32|exu|data_out~258, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~259 , px_rv32|exu|data_out~259, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~260 , px_rv32|exu|data_out~260, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~261 , px_rv32|exu|data_out~261, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~262 , px_rv32|exu|data_out~262, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[18] , px_rv32|exu|data_out[18], px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[18]~47 , px_rv32|biu|data_o[18]~47, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i~20 , mtimecmp|mtimecmpl_i~20, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i[18] , mtimecmp|mtimecmpl_i[18], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[18]~120 , bus_martix|data_i_cpu[18]~120, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out~48 , px_rv32|biu|data_out~48, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out[18] , px_rv32|biu|data_out[18], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[18]~35 , px_rv32|csr_gpr|data_gpr[18]~35, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[18]~36 , px_rv32|csr_gpr|data_gpr[18]~36, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs2[17]~19 , px_rv32|csr_gpr|rs2[17]~19, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~83 , px_rv32|exu|data~83, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~166 , px_rv32|exu|data~166, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~168 , px_rv32|exu|data~168, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~167 , px_rv32|exu|data~167, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~265 , px_rv32|exu|data_out~265, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~263 , px_rv32|exu|data_out~263, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~264 , px_rv32|exu|data_out~264, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~266 , px_rv32|exu|data_out~266, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~267 , px_rv32|exu|data_out~267, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~268 , px_rv32|exu|data_out~268, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~269 , px_rv32|exu|data_out~269, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~270 , px_rv32|exu|data_out~270, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~271 , px_rv32|exu|data_out~271, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[17] , px_rv32|exu|data_out[17], px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[17]~50 , px_rv32|biu|data_o[17]~50, px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[17] , mtime|mtimerh_i[17], px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[18]~69 , mtime|mtimerh_i[18]~69, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[18]~48 , px_rv32|biu|data_o[18]~48, px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[18] , mtime|mtimerh_i[18], px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[19]~71 , mtime|mtimerh_i[19]~71, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[19]~45 , px_rv32|biu|data_o[19]~45, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[19]~46 , px_rv32|biu|data_o[19]~46, px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[19] , mtime|mtimerh_i[19], px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[20]~73 , mtime|mtimerh_i[20]~73, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[20]~26 , px_rv32|biu|data_o[20]~26, px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[20] , mtime|mtimerh_i[20], px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[21]~75 , mtime|mtimerh_i[21]~75, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[21]~29 , px_rv32|biu|data_o[21]~29, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[21]~30 , px_rv32|biu|data_o[21]~30, px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[21] , mtime|mtimerh_i[21], px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[22]~77 , mtime|mtimerh_i[22]~77, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[22]~34 , px_rv32|biu|data_o[22]~34, px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[22] , mtime|mtimerh_i[22], px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[23]~79 , mtime|mtimerh_i[23]~79, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[23]~44 , px_rv32|biu|data_o[23]~44, px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[23] , mtime|mtimerh_i[23], px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[24]~81 , mtime|mtimerh_i[24]~81, px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[24] , mtime|mtimerh_i[24], px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[25]~83 , mtime|mtimerh_i[25]~83, px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[25] , mtime|mtimerh_i[25], px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[26]~85 , mtime|mtimerh_i[26]~85, px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[26] , mtime|mtimerh_i[26], px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[27]~87 , mtime|mtimerh_i[27]~87, px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[27] , mtime|mtimerh_i[27], px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[28]~89 , mtime|mtimerh_i[28]~89, px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[28] , mtime|mtimerh_i[28], px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[29]~91 , mtime|mtimerh_i[29]~91, px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[29] , mtime|mtimerh_i[29], px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[30]~93 , mtime|mtimerh_i[30]~93, px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[30] , mtime|mtimerh_i[30], px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[31]~95 , mtime|mtimerh_i[31]~95, px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[31] , mtime|mtimerh_i[31], px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmph_i[30] , mtimecmp|mtimecmph_i[30], px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmph_i~4 , mtimecmp|mtimecmph_i~4, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmph_i[28] , mtimecmp|mtimecmph_i[28], px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmph_i[26] , mtimecmp|mtimecmph_i[26], px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmph_i[24] , mtimecmp|mtimecmph_i[24], px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmph_i[22] , mtimecmp|mtimecmph_i[22], px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i~17 , mtimecmp|mtimecmpl_i~17, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmph_i[21] , mtimecmp|mtimecmph_i[21], px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i~19 , mtimecmp|mtimecmpl_i~19, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmph_i[19] , mtimecmp|mtimecmph_i[19], px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmph_i[18] , mtimecmp|mtimecmph_i[18], px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i~23 , mtimecmp|mtimecmpl_i~23, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmph_i[15] , mtimecmp|mtimecmph_i[15], px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmph_i[14] , mtimecmp|mtimecmph_i[14], px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i~8 , mtimecmp|mtimecmpl_i~8, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmph_i[13] , mtimecmp|mtimecmph_i[13], px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i~7 , mtimecmp|mtimecmpl_i~7, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmph_i[12] , mtimecmp|mtimecmph_i[12], px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmph_i~8 , mtimecmp|mtimecmph_i~8, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmph_i[11] , mtimecmp|mtimecmph_i[11], px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmph_i~9 , mtimecmp|mtimecmph_i~9, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmph_i[10] , mtimecmp|mtimecmph_i[10], px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmph_i[9] , mtimecmp|mtimecmph_i[9], px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmph_i[8] , mtimecmp|mtimecmph_i[8], px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmph_i[7] , mtimecmp|mtimecmph_i[7], px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i~1 , mtimecmp|mtimecmpl_i~1, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmph_i[6] , mtimecmp|mtimecmph_i[6], px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i~5 , mtimecmp|mtimecmpl_i~5, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmph_i[5] , mtimecmp|mtimecmph_i[5], px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i~6 , mtimecmp|mtimecmpl_i~6, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmph_i[3] , mtimecmp|mtimecmph_i[3], px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i~3 , mtimecmp|mtimecmpl_i~3, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmph_i[2] , mtimecmp|mtimecmph_i[2], px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i[31] , mtimecmp|mtimecmpl_i[31], px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i[28] , mtimecmp|mtimecmpl_i[28], px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i[21] , mtimecmp|mtimecmpl_i[21], px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i[19] , mtimecmp|mtimecmpl_i[19], px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i[15] , mtimecmp|mtimecmpl_i[15], px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i[13] , mtimecmp|mtimecmpl_i[13], px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i[12]~feeder , mtimecmp|mtimecmpl_i[12]~feeder, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i[12] , mtimecmp|mtimecmpl_i[12], px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i[11] , mtimecmp|mtimecmpl_i[11], px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i[10] , mtimecmp|mtimecmpl_i[10], px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i[6] , mtimecmp|mtimecmpl_i[6], px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i[5] , mtimecmp|mtimecmpl_i[5], px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i[4] , mtimecmp|mtimecmpl_i[4], px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i[3] , mtimecmp|mtimecmpl_i[3], px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i[2] , mtimecmp|mtimecmpl_i[2], px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~1 , mtimecmp|LessThan0~1, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~3 , mtimecmp|LessThan0~3, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~5 , mtimecmp|LessThan0~5, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~7 , mtimecmp|LessThan0~7, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~9 , mtimecmp|LessThan0~9, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~11 , mtimecmp|LessThan0~11, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~13 , mtimecmp|LessThan0~13, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~15 , mtimecmp|LessThan0~15, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~17 , mtimecmp|LessThan0~17, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~19 , mtimecmp|LessThan0~19, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~21 , mtimecmp|LessThan0~21, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~23 , mtimecmp|LessThan0~23, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~25 , mtimecmp|LessThan0~25, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~27 , mtimecmp|LessThan0~27, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~29 , mtimecmp|LessThan0~29, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~31 , mtimecmp|LessThan0~31, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~33 , mtimecmp|LessThan0~33, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~35 , mtimecmp|LessThan0~35, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~37 , mtimecmp|LessThan0~37, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~39 , mtimecmp|LessThan0~39, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~41 , mtimecmp|LessThan0~41, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~43 , mtimecmp|LessThan0~43, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~45 , mtimecmp|LessThan0~45, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~47 , mtimecmp|LessThan0~47, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~49 , mtimecmp|LessThan0~49, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~51 , mtimecmp|LessThan0~51, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~53 , mtimecmp|LessThan0~53, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~55 , mtimecmp|LessThan0~55, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~57 , mtimecmp|LessThan0~57, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~59 , mtimecmp|LessThan0~59, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~61 , mtimecmp|LessThan0~61, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~63 , mtimecmp|LessThan0~63, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~65 , mtimecmp|LessThan0~65, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~67 , mtimecmp|LessThan0~67, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~69 , mtimecmp|LessThan0~69, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~71 , mtimecmp|LessThan0~71, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~73 , mtimecmp|LessThan0~73, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~75 , mtimecmp|LessThan0~75, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~77 , mtimecmp|LessThan0~77, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~79 , mtimecmp|LessThan0~79, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~81 , mtimecmp|LessThan0~81, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~83 , mtimecmp|LessThan0~83, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~85 , mtimecmp|LessThan0~85, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~87 , mtimecmp|LessThan0~87, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~89 , mtimecmp|LessThan0~89, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~91 , mtimecmp|LessThan0~91, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~93 , mtimecmp|LessThan0~93, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~95 , mtimecmp|LessThan0~95, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~97 , mtimecmp|LessThan0~97, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~99 , mtimecmp|LessThan0~99, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~101 , mtimecmp|LessThan0~101, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~103 , mtimecmp|LessThan0~103, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~105 , mtimecmp|LessThan0~105, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~107 , mtimecmp|LessThan0~107, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~109 , mtimecmp|LessThan0~109, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~111 , mtimecmp|LessThan0~111, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~113 , mtimecmp|LessThan0~113, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~115 , mtimecmp|LessThan0~115, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~117 , mtimecmp|LessThan0~117, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~119 , mtimecmp|LessThan0~119, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~121 , mtimecmp|LessThan0~121, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~123 , mtimecmp|LessThan0~123, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~125 , mtimecmp|LessThan0~125, px_rv32_soc, 1
instance = comp, \mtimecmp|LessThan0~126 , mtimecmp|LessThan0~126, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mip[7] , px_rv32|csr_gpr|mip[7], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~4 , px_rv32|csr_gpr|Add0~4, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Add0~5 , px_rv32|csr_gpr|Add0~5, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~6 , px_rv32|csr_gpr|pc~6, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc[20]~7 , px_rv32|csr_gpr|pc[20]~7, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~59 , px_rv32|csr_gpr|pc~59, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~60 , px_rv32|csr_gpr|pc~60, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~61 , px_rv32|csr_gpr|pc~61, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc[18] , px_rv32|csr_gpr|pc[18], px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~99 , px_rv32|exu|addr_csr_out~99, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~100 , px_rv32|exu|addr_csr_out~100, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~101 , px_rv32|exu|addr_csr_out~101, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~102 , px_rv32|exu|addr_csr_out~102, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~103 , px_rv32|exu|addr_csr_out~103, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out[18] , px_rv32|exu|addr_csr_out[18], px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr~20 , px_rv32|biu|addr~20, px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr[18] , px_rv32|biu|addr[18], px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr~22 , px_rv32|biu|addr~22, px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr[20] , px_rv32|biu|addr[20], px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr~21 , px_rv32|biu|addr~21, px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr[19] , px_rv32|biu|addr[19], px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr~23 , px_rv32|biu|addr~23, px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr[21] , px_rv32|biu|addr[21], px_rv32_soc, 1
instance = comp, \bus_martix|Equal0~5 , bus_martix|Equal0~5, px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr~31 , px_rv32|biu|addr~31, px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr[29] , px_rv32|biu|addr[29], px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr~30 , px_rv32|biu|addr~30, px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr[28] , px_rv32|biu|addr[28], px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr~28 , px_rv32|biu|addr~28, px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr[26] , px_rv32|biu|addr[26], px_rv32_soc, 1
instance = comp, \bus_martix|Equal0~7 , bus_martix|Equal0~7, px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr~25 , px_rv32|biu|addr~25, px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr[23] , px_rv32|biu|addr[23], px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr~27 , px_rv32|biu|addr~27, px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr[25] , px_rv32|biu|addr[25], px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr~26 , px_rv32|biu|addr~26, px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr[24] , px_rv32|biu|addr[24], px_rv32_soc, 1
instance = comp, \bus_martix|Equal0~6 , bus_martix|Equal0~6, px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr~33 , px_rv32|biu|addr~33, px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr[31] , px_rv32|biu|addr[31], px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr~32 , px_rv32|biu|addr~32, px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr[30] , px_rv32|biu|addr[30], px_rv32_soc, 1
instance = comp, \bus_martix|Equal0~8 , bus_martix|Equal0~8, px_rv32_soc, 1
instance = comp, \bus_martix|Equal0~9 , bus_martix|Equal0~9, px_rv32_soc, 1
instance = comp, \bus_martix|h32_p~3 , bus_martix|h32_p~3, px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr~17 , px_rv32|biu|addr~17, px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr[17] , px_rv32|biu|addr[17], px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr~16 , px_rv32|biu|addr~16, px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr[16] , px_rv32|biu|addr[16], px_rv32_soc, 1
instance = comp, \bus_martix|Equal0~4 , bus_martix|Equal0~4, px_rv32_soc, 1
instance = comp, \bus_martix|Equal0~0 , bus_martix|Equal0~0, px_rv32_soc, 1
instance = comp, \bus_martix|Equal0~1 , bus_martix|Equal0~1, px_rv32_soc, 1
instance = comp, \bus_martix|Equal0~2 , bus_martix|Equal0~2, px_rv32_soc, 1
instance = comp, \bus_martix|h32_p~2 , bus_martix|h32_p~2, px_rv32_soc, 1
instance = comp, \port_sel0|selreg[6] , port_sel0|selreg[6], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[30]~102 , bus_martix|data_i_cpu[30]~102, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[30]~104 , bus_martix|data_i_cpu[30]~104, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out~51 , px_rv32|biu|data_out~51, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out[14]~6 , px_rv32|biu|data_out[14]~6, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out[14] , px_rv32|biu|data_out[14], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[14]~44 , px_rv32|csr_gpr|data_gpr[14]~44, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_0_bypass[25] , px_rv32|csr_gpr|gpr_rtl_0_bypass[25], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs1[14]~17 , px_rv32|csr_gpr|rs1[14]~17, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause~7 , px_rv32|csr_gpr|mcause~7, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause[14] , px_rv32|csr_gpr|mcause[14], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[14]~14 , px_rv32|csr_gpr|mtval[14]~14, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[14] , px_rv32|csr_gpr|mtval[14], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc~9 , px_rv32|csr_gpr|mepc~9, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc[14] , px_rv32|csr_gpr|mepc[14], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~26 , px_rv32|csr_gpr|csr~26, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mscratch[14]~feeder , px_rv32|csr_gpr|mscratch[14]~feeder, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mscratch[14] , px_rv32|csr_gpr|mscratch[14], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus[14] , px_rv32|csr_gpr|mstatus[14], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~27 , px_rv32|csr_gpr|csr~27, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mie[14] , px_rv32|csr_gpr|mie[14], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~28 , px_rv32|csr_gpr|csr~28, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~29 , px_rv32|csr_gpr|csr~29, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~30 , px_rv32|csr_gpr|csr~30, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~44 , px_rv32|exu|addr_csr_out~44, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~45 , px_rv32|exu|addr_csr_out~45, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~46 , px_rv32|exu|addr_csr_out~46, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~47 , px_rv32|exu|addr_csr_out~47, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~48 , px_rv32|exu|addr_csr_out~48, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out[14] , px_rv32|exu|addr_csr_out[14], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus~14 , px_rv32|csr_gpr|mstatus~14, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtvec[14]~feeder , px_rv32|csr_gpr|mtvec[14]~feeder, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtvec[14] , px_rv32|csr_gpr|mtvec[14], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc~10 , px_rv32|csr_gpr|mepc~10, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc[13] , px_rv32|csr_gpr|mepc[13], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~29 , px_rv32|csr_gpr|pc~29, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~30 , px_rv32|csr_gpr|pc~30, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~31 , px_rv32|csr_gpr|pc~31, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc[13] , px_rv32|csr_gpr|pc[13], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause~8 , px_rv32|csr_gpr|mcause~8, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause[13] , px_rv32|csr_gpr|mcause[13], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus[13] , px_rv32|csr_gpr|mstatus[13], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mscratch[13]~feeder , px_rv32|csr_gpr|mscratch[13]~feeder, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mscratch[13] , px_rv32|csr_gpr|mscratch[13], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~32 , px_rv32|csr_gpr|csr~32, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mie[13]~feeder , px_rv32|csr_gpr|mie[13]~feeder, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mie[13] , px_rv32|csr_gpr|mie[13], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~33 , px_rv32|csr_gpr|csr~33, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~34 , px_rv32|csr_gpr|csr~34, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[13]~13 , px_rv32|csr_gpr|mtval[13]~13, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[13] , px_rv32|csr_gpr|mtval[13], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~31 , px_rv32|csr_gpr|csr~31, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~35 , px_rv32|csr_gpr|csr~35, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~49 , px_rv32|exu|addr_csr_out~49, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~50 , px_rv32|exu|addr_csr_out~50, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~51 , px_rv32|exu|addr_csr_out~51, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~52 , px_rv32|exu|addr_csr_out~52, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~53 , px_rv32|exu|addr_csr_out~53, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out[13] , px_rv32|exu|addr_csr_out[13], px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr~10 , px_rv32|biu|addr~10, px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr[13] , px_rv32|biu|addr[13], px_rv32_soc, 1
instance = comp, \bus_martix|addr[11]~11 , bus_martix|addr[11]~11, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[18]~122 , bus_martix|data_i_cpu[18]~122, px_rv32_soc, 1
instance = comp, \p2[2]~input , p2[2]~input, px_rv32_soc, 1
instance = comp, \port2|data[2]~feeder , port2|data[2]~feeder, px_rv32_soc, 1
instance = comp, \port2|data[2] , port2|data[2], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[18]~121 , bus_martix|data_i_cpu[18]~121, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[18]~123 , bus_martix|data_i_cpu[18]~123, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[18]~124 , bus_martix|data_i_cpu[18]~124, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins~30 , px_rv32|biu|ins~30, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins[18] , px_rv32|biu|ins[18], px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add5~6 , px_rv32|exu|Add5~6, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add5~8 , px_rv32|exu|Add5~8, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add5~10 , px_rv32|exu|Add5~10, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add5~12 , px_rv32|exu|Add5~12, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add5~14 , px_rv32|exu|Add5~14, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add5~16 , px_rv32|exu|Add5~16, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add5~18 , px_rv32|exu|Add5~18, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause~10 , px_rv32|csr_gpr|mcause~10, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause[10] , px_rv32|csr_gpr|mcause[10], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc~12 , px_rv32|csr_gpr|mepc~12, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc[10] , px_rv32|csr_gpr|mepc[10], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[10]~10 , px_rv32|csr_gpr|mtval[10]~10, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[10] , px_rv32|csr_gpr|mtval[10], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~41 , px_rv32|csr_gpr|csr~41, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mie[10] , px_rv32|csr_gpr|mie[10], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~43 , px_rv32|csr_gpr|csr~43, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mscratch[10]~feeder , px_rv32|csr_gpr|mscratch[10]~feeder, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mscratch[10] , px_rv32|csr_gpr|mscratch[10], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus[10] , px_rv32|csr_gpr|mstatus[10], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~42 , px_rv32|csr_gpr|csr~42, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~44 , px_rv32|csr_gpr|csr~44, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~45 , px_rv32|csr_gpr|csr~45, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~59 , px_rv32|exu|addr_csr_out~59, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~60 , px_rv32|exu|addr_csr_out~60, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~61 , px_rv32|exu|addr_csr_out~61, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~62 , px_rv32|exu|addr_csr_out~62, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~63 , px_rv32|exu|addr_csr_out~63, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out[10] , px_rv32|exu|addr_csr_out[10], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~35 , px_rv32|csr_gpr|pc~35, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~36 , px_rv32|csr_gpr|pc~36, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~37 , px_rv32|csr_gpr|pc~37, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc[10] , px_rv32|csr_gpr|pc[10], px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add5~20 , px_rv32|exu|Add5~20, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause~16 , px_rv32|csr_gpr|mcause~16, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause[12] , px_rv32|csr_gpr|mcause[12], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[12]~12 , px_rv32|csr_gpr|mtval[12]~12, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[12] , px_rv32|csr_gpr|mtval[12], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc~18 , px_rv32|csr_gpr|mepc~18, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc[12] , px_rv32|csr_gpr|mepc[12], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~70 , px_rv32|csr_gpr|csr~70, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mie[12] , px_rv32|csr_gpr|mie[12], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~72 , px_rv32|csr_gpr|csr~72, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus[12] , px_rv32|csr_gpr|mstatus[12], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mscratch[12] , px_rv32|csr_gpr|mscratch[12], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~71 , px_rv32|csr_gpr|csr~71, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~73 , px_rv32|csr_gpr|csr~73, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~74 , px_rv32|csr_gpr|csr~74, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~89 , px_rv32|exu|addr_csr_out~89, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~90 , px_rv32|exu|addr_csr_out~90, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~91 , px_rv32|exu|addr_csr_out~91, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~92 , px_rv32|exu|addr_csr_out~92, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~93 , px_rv32|exu|addr_csr_out~93, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out[12] , px_rv32|exu|addr_csr_out[12], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~53 , px_rv32|csr_gpr|pc~53, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~54 , px_rv32|csr_gpr|pc~54, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~55 , px_rv32|csr_gpr|pc~55, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc[12] , px_rv32|csr_gpr|pc[12], px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr~18 , px_rv32|biu|addr~18, px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr[12] , px_rv32|biu|addr[12], px_rv32_soc, 1
instance = comp, \bus_martix|addr[10]~10 , bus_martix|addr[10]~10, px_rv32_soc, 1
instance = comp, \rom|altsyncram_component|auto_generated|ram_block1a7 , rom|altsyncram_component|auto_generated|ram_block1a7, px_rv32_soc, 1
instance = comp, \px_rv32|biu|l16~0 , px_rv32|biu|l16~0, px_rv32_soc, 1
instance = comp, \bus_martix|wr_ram2 , bus_martix|wr_ram2, px_rv32_soc, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|ram_block1a0 , ram_2|altsyncram_component|auto_generated|ram_block1a0, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[8]~142 , bus_martix|data_i_cpu[8]~142, px_rv32_soc, 1
instance = comp, \p1[0]~input , p1[0]~input, px_rv32_soc, 1
instance = comp, \port1|data[0]~feeder , port1|data[0]~feeder, px_rv32_soc, 1
instance = comp, \port1|data[0] , port1|data[0], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[8]~141 , bus_martix|data_i_cpu[8]~141, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[8]~143 , bus_martix|data_i_cpu[8]~143, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins~33 , px_rv32|biu|ins~33, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins[2]~5 , px_rv32|biu|ins[2]~5, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins[8] , px_rv32|biu|ins[8], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_1_bypass[24] , px_rv32|csr_gpr|gpr_rtl_1_bypass[24], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs2[13]~23 , px_rv32|csr_gpr|rs2[13]~23, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~104 , px_rv32|exu|data~104, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~105 , px_rv32|exu|data~105, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~129 , px_rv32|exu|data_out~129, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~127 , px_rv32|exu|data_out~127, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~128 , px_rv32|exu|data_out~128, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~130 , px_rv32|exu|data_out~130, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~131 , px_rv32|exu|data_out~131, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~106 , px_rv32|exu|data~106, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~132 , px_rv32|exu|data_out~132, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~133 , px_rv32|exu|data_out~133, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~134 , px_rv32|exu|data_out~134, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~135 , px_rv32|exu|data_out~135, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[13] , px_rv32|exu|data_out[13], px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[29]~14 , px_rv32|biu|data_o[29]~14, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[29]~15 , px_rv32|biu|data_o[29]~15, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[7]~138 , bus_martix|data_i_cpu[7]~138, px_rv32_soc, 1
instance = comp, \p0[7]~input , p0[7]~input, px_rv32_soc, 1
instance = comp, \port0|data[7] , port0|data[7], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[7]~137 , bus_martix|data_i_cpu[7]~137, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[7]~139 , bus_martix|data_i_cpu[7]~139, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins~32 , px_rv32|biu|ins~32, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins[7] , px_rv32|biu|ins[7], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_0_bypass[27] , px_rv32|csr_gpr|gpr_rtl_0_bypass[27], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs1[16]~15 , px_rv32|csr_gpr|rs1[16]~15, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~169 , px_rv32|exu|data~169, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~171 , px_rv32|exu|data~171, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~170 , px_rv32|exu|data~170, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~272 , px_rv32|exu|data_out~272, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~273 , px_rv32|exu|data_out~273, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~274 , px_rv32|exu|data_out~274, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~275 , px_rv32|exu|data_out~275, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~276 , px_rv32|exu|data_out~276, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~277 , px_rv32|exu|data_out~277, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~278 , px_rv32|exu|data_out~278, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~279 , px_rv32|exu|data_out~279, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~280 , px_rv32|exu|data_out~280, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[16] , px_rv32|exu|data_out[16], px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i~22 , mtimecmp|mtimecmpl_i~22, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i[16] , mtimecmp|mtimecmpl_i[16], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[16]~110 , bus_martix|data_i_cpu[16]~110, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[16]~114 , bus_martix|data_i_cpu[16]~114, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out~21 , px_rv32|biu|data_out~21, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[0]~48 , bus_martix|data_i_cpu[0]~48, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out~22 , px_rv32|biu|data_out~22, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out[0] , px_rv32|biu|data_out[0], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[0]~6 , px_rv32|csr_gpr|data_gpr[0]~6, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_1_bypass[41] , px_rv32|csr_gpr|gpr_rtl_1_bypass[41], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs2[30]~6 , px_rv32|csr_gpr|rs2[30]~6, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~70 , px_rv32|exu|data~70, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~88 , px_rv32|exu|data~88, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~86 , px_rv32|exu|data~86, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~87 , px_rv32|exu|data~87, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~79 , px_rv32|exu|data_out~79, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~80 , px_rv32|exu|data_out~80, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~81 , px_rv32|exu|data_out~81, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~82 , px_rv32|exu|data_out~82, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~83 , px_rv32|exu|data_out~83, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~84 , px_rv32|exu|data_out~84, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~85 , px_rv32|exu|data_out~85, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~86 , px_rv32|exu|data_out~86, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~87 , px_rv32|exu|data_out~87, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[30] , px_rv32|exu|data_out[30], px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmph_i~2 , mtimecmp|mtimecmph_i~2, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i[30] , mtimecmp|mtimecmpl_i[30], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[30]~101 , bus_martix|data_i_cpu[30]~101, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins~26 , px_rv32|biu|ins~26, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins[30] , px_rv32|biu|ins[30], px_rv32_soc, 1
instance = comp, \px_rv32|iu|sub_~0 , px_rv32|iu|sub_~0, px_rv32_soc, 1
instance = comp, \px_rv32|iu|gpr_wr_en~4 , px_rv32|iu|gpr_wr_en~4, px_rv32_soc, 1
instance = comp, \px_rv32|iu|gpr_wr_en~5 , px_rv32|iu|gpr_wr_en~5, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|always2~0 , px_rv32|csr_gpr|always2~0, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs1[7]~24 , px_rv32|csr_gpr|rs1[7]~24, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add4~6 , px_rv32|exu|Add4~6, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add4~8 , px_rv32|exu|Add4~8, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add4~10 , px_rv32|exu|Add4~10, px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add4~12 , px_rv32|exu|Add4~12, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mscratch[7] , px_rv32|csr_gpr|mscratch[7], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr[7]~48 , px_rv32|csr_gpr|csr[7]~48, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause~11 , px_rv32|csr_gpr|mcause~11, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause[7] , px_rv32|csr_gpr|mcause[7], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr[7]~46 , px_rv32|csr_gpr|csr[7]~46, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr[7]~49 , px_rv32|csr_gpr|csr[7]~49, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[7]~7 , px_rv32|csr_gpr|mtval[7]~7, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[7] , px_rv32|csr_gpr|mtval[7], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc~13 , px_rv32|csr_gpr|mepc~13, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc[7] , px_rv32|csr_gpr|mepc[7], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr[7]~47 , px_rv32|csr_gpr|csr[7]~47, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr[7] , px_rv32|csr_gpr|csr[7], px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~64 , px_rv32|exu|addr_csr_out~64, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~65 , px_rv32|exu|addr_csr_out~65, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~66 , px_rv32|exu|addr_csr_out~66, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~67 , px_rv32|exu|addr_csr_out~67, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~68 , px_rv32|exu|addr_csr_out~68, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out[7] , px_rv32|exu|addr_csr_out[7], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~38 , px_rv32|csr_gpr|pc~38, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~39 , px_rv32|csr_gpr|pc~39, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~40 , px_rv32|csr_gpr|pc~40, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc[7] , px_rv32|csr_gpr|pc[7], px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr~13 , px_rv32|biu|addr~13, px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr[7] , px_rv32|biu|addr[7], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[24]~83 , bus_martix|data_i_cpu[24]~83, px_rv32_soc, 1
instance = comp, \port_sel0|selreg[0] , port_sel0|selreg[0], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[24]~82 , bus_martix|data_i_cpu[24]~82, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[24]~84 , bus_martix|data_i_cpu[24]~84, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out~42 , px_rv32|biu|data_out~42, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out[24] , px_rv32|biu|data_out[24], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[24]~23 , px_rv32|csr_gpr|data_gpr[24]~23, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[24]~24 , px_rv32|csr_gpr|data_gpr[24]~24, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_1_bypass[35] , px_rv32|csr_gpr|gpr_rtl_1_bypass[35], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs2[24]~12 , px_rv32|csr_gpr|rs2[24]~12, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~76 , px_rv32|exu|data~76, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~130 , px_rv32|exu|data~130, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~128 , px_rv32|exu|data~128, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~129 , px_rv32|exu|data~129, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~193 , px_rv32|exu|data_out~193, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~194 , px_rv32|exu|data_out~194, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~195 , px_rv32|exu|data_out~195, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~196 , px_rv32|exu|data_out~196, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~197 , px_rv32|exu|data_out~197, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~198 , px_rv32|exu|data_out~198, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~199 , px_rv32|exu|data_out~199, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~200 , px_rv32|exu|data_out~200, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~201 , px_rv32|exu|data_out~201, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[24] , px_rv32|exu|data_out[24], px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~134 , px_rv32|exu|data~134, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~136 , px_rv32|exu|data~136, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~135 , px_rv32|exu|data~135, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~210 , px_rv32|exu|data_out~210, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~208 , px_rv32|exu|data_out~208, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~209 , px_rv32|exu|data_out~209, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~211 , px_rv32|exu|data_out~211, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~212 , px_rv32|exu|data_out~212, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~213 , px_rv32|exu|data_out~213, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~214 , px_rv32|exu|data_out~214, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~215 , px_rv32|exu|data_out~215, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~216 , px_rv32|exu|data_out~216, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[25] , px_rv32|exu|data_out[25], px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmph_i~7 , mtimecmp|mtimecmph_i~7, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmph_i[25] , mtimecmp|mtimecmph_i[25], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[25]~69 , bus_martix|data_i_cpu[25]~69, px_rv32_soc, 1
instance = comp, \port_sel0|selreg[1] , port_sel0|selreg[1], px_rv32_soc, 1
instance = comp, \rom|altsyncram_component|auto_generated|ram_block1a25 , rom|altsyncram_component|auto_generated|ram_block1a25, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[25]~70 , bus_martix|data_i_cpu[25]~70, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[25]~71 , bus_martix|data_i_cpu[25]~71, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins~19 , px_rv32|biu|ins~19, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins[25] , px_rv32|biu|ins[25], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause~3 , px_rv32|csr_gpr|mcause~3, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause[6] , px_rv32|csr_gpr|mcause[6], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mscratch[6]~feeder , px_rv32|csr_gpr|mscratch[6]~feeder, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mscratch[6] , px_rv32|csr_gpr|mscratch[6], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus[6] , px_rv32|csr_gpr|mstatus[6], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~7 , px_rv32|csr_gpr|csr~7, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mie[6] , px_rv32|csr_gpr|mie[6], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~8 , px_rv32|csr_gpr|csr~8, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~9 , px_rv32|csr_gpr|csr~9, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[6]~6 , px_rv32|csr_gpr|mtval[6]~6, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[6] , px_rv32|csr_gpr|mtval[6], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc~5 , px_rv32|csr_gpr|mepc~5, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc[6] , px_rv32|csr_gpr|mepc[6], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~6 , px_rv32|csr_gpr|csr~6, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~10 , px_rv32|csr_gpr|csr~10, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~23 , px_rv32|exu|addr_csr_out~23, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~24 , px_rv32|exu|addr_csr_out~24, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~25 , px_rv32|exu|addr_csr_out~25, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~26 , px_rv32|exu|addr_csr_out~26, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~27 , px_rv32|exu|addr_csr_out~27, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out[6] , px_rv32|exu|addr_csr_out[6], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~14 , px_rv32|csr_gpr|pc~14, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~15 , px_rv32|csr_gpr|pc~15, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~16 , px_rv32|csr_gpr|pc~16, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc[6] , px_rv32|csr_gpr|pc[6], px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr~5 , px_rv32|biu|addr~5, px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr[6] , px_rv32|biu|addr[6], px_rv32_soc, 1
instance = comp, \bus_martix|addr[4]~4 , bus_martix|addr[4]~4, px_rv32_soc, 1
instance = comp, \rom|altsyncram_component|auto_generated|ram_block1a9 , rom|altsyncram_component|auto_generated|ram_block1a9, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[9]~146 , bus_martix|data_i_cpu[9]~146, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[9]~145 , bus_martix|data_i_cpu[9]~145, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[9]~147 , bus_martix|data_i_cpu[9]~147, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins~34 , px_rv32|biu|ins~34, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins[9] , px_rv32|biu|ins[9], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_1_bypass[5] , px_rv32|csr_gpr|gpr_rtl_1_bypass[5], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_1_bypass[7] , px_rv32|csr_gpr|gpr_rtl_1_bypass[7], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr~1 , px_rv32|csr_gpr|gpr~1, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_1_bypass[0] , px_rv32|csr_gpr|gpr_rtl_1_bypass[0], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_1_bypass[9] , px_rv32|csr_gpr|gpr_rtl_1_bypass[9], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_1_bypass[10] , px_rv32|csr_gpr|gpr_rtl_1_bypass[10], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr~2 , px_rv32|csr_gpr|gpr~2, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_1_bypass[4] , px_rv32|csr_gpr|gpr_rtl_1_bypass[4], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_1_bypass[2] , px_rv32|csr_gpr|gpr_rtl_1_bypass[2], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_1_bypass[1] , px_rv32|csr_gpr|gpr_rtl_1_bypass[1], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_1_bypass[3] , px_rv32|csr_gpr|gpr_rtl_1_bypass[3], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr~0 , px_rv32|csr_gpr|gpr~0, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr~3 , px_rv32|csr_gpr|gpr~3, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_1_bypass[25] , px_rv32|csr_gpr|gpr_rtl_1_bypass[25], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs2[14]~22 , px_rv32|csr_gpr|rs2[14]~22, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~59 , px_rv32|exu|data~59, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~69 , px_rv32|exu|data~69, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~67 , px_rv32|exu|data~67, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~68 , px_rv32|exu|data~68, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~67 , px_rv32|exu|data_out~67, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~68 , px_rv32|exu|data_out~68, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~69 , px_rv32|exu|data_out~69, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~70 , px_rv32|exu|data_out~70, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~71 , px_rv32|exu|data_out~71, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~72 , px_rv32|exu|data_out~72, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~73 , px_rv32|exu|data_out~73, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~74 , px_rv32|exu|data_out~74, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~78 , px_rv32|exu|data_out~78, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[14] , px_rv32|exu|data_out[14], px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~142 , px_rv32|exu|data~142, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~140 , px_rv32|exu|data~140, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~141 , px_rv32|exu|data~141, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~225 , px_rv32|exu|data_out~225, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc~11 , px_rv32|csr_gpr|mepc~11, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc[15] , px_rv32|csr_gpr|mepc[15], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[15]~15 , px_rv32|csr_gpr|mtval[15]~15, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[15] , px_rv32|csr_gpr|mtval[15], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~36 , px_rv32|csr_gpr|csr~36, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause~9 , px_rv32|csr_gpr|mcause~9, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause[15] , px_rv32|csr_gpr|mcause[15], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mie[15] , px_rv32|csr_gpr|mie[15], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~38 , px_rv32|csr_gpr|csr~38, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus[15] , px_rv32|csr_gpr|mstatus[15], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mscratch[15] , px_rv32|csr_gpr|mscratch[15], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~37 , px_rv32|csr_gpr|csr~37, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~39 , px_rv32|csr_gpr|csr~39, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~40 , px_rv32|csr_gpr|csr~40, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~223 , px_rv32|exu|data_out~223, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~224 , px_rv32|exu|data_out~224, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~226 , px_rv32|exu|data_out~226, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~227 , px_rv32|exu|data_out~227, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~228 , px_rv32|exu|data_out~228, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~229 , px_rv32|exu|data_out~229, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~230 , px_rv32|exu|data_out~230, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~231 , px_rv32|exu|data_out~231, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[15] , px_rv32|exu|data_out[15], px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[23]~43 , px_rv32|biu|data_o[23]~43, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i~15 , mtimecmp|mtimecmpl_i~15, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i[23] , mtimecmp|mtimecmpl_i[23], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[23]~76 , bus_martix|data_i_cpu[23]~76, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[23]~80 , bus_martix|data_i_cpu[23]~80, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out~32 , px_rv32|biu|data_out~32, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out[15]~7 , px_rv32|biu|data_out[15]~7, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out[15] , px_rv32|biu|data_out[15], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[28]~15 , px_rv32|csr_gpr|data_gpr[28]~15, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out~38 , px_rv32|biu|data_out~38, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out[28] , px_rv32|biu|data_out[28], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[28]~16 , px_rv32|csr_gpr|data_gpr[28]~16, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_0_bypass[39] , px_rv32|csr_gpr|gpr_rtl_0_bypass[39], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs1[28]~3 , px_rv32|csr_gpr|rs1[28]~3, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~100 , px_rv32|exu|data~100, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~98 , px_rv32|exu|data~98, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~99 , px_rv32|exu|data~99, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~112 , px_rv32|exu|data_out~112, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~113 , px_rv32|exu|data_out~113, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~114 , px_rv32|exu|data_out~114, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~115 , px_rv32|exu|data_out~115, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~116 , px_rv32|exu|data_out~116, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~117 , px_rv32|exu|data_out~117, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~118 , px_rv32|exu|data_out~118, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~119 , px_rv32|exu|data_out~119, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~120 , px_rv32|exu|data_out~120, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[28] , px_rv32|exu|data_out[28], px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~107 , px_rv32|exu|data~107, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~109 , px_rv32|exu|data~109, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~108 , px_rv32|exu|data~108, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~138 , px_rv32|exu|data_out~138, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~136 , px_rv32|exu|data_out~136, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~137 , px_rv32|exu|data_out~137, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~139 , px_rv32|exu|data_out~139, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~140 , px_rv32|exu|data_out~140, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~141 , px_rv32|exu|data_out~141, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~142 , px_rv32|exu|data_out~142, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~143 , px_rv32|exu|data_out~143, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~144 , px_rv32|exu|data_out~144, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[29] , px_rv32|exu|data_out[29], px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmph_i~3 , mtimecmp|mtimecmph_i~3, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i[29] , mtimecmp|mtimecmpl_i[29], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[29]~64 , bus_martix|data_i_cpu[29]~64, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins~18 , px_rv32|biu|ins~18, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins[29] , px_rv32|biu|ins[29], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Equal3~0 , px_rv32|csr_gpr|Equal3~0, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Equal1~0 , px_rv32|csr_gpr|Equal1~0, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Equal3~1 , px_rv32|csr_gpr|Equal3~1, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Equal6~1 , px_rv32|csr_gpr|Equal6~1, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc[12]~1 , px_rv32|csr_gpr|mepc[12]~1, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc[12]~2 , px_rv32|csr_gpr|mepc[12]~2, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc[1] , px_rv32|csr_gpr|mepc[1], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~5 , px_rv32|csr_gpr|pc~5, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc[0]~4 , px_rv32|csr_gpr|pc[0]~4, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc[1] , px_rv32|csr_gpr|pc[1], px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr[1]~35 , px_rv32|biu|addr[1]~35, px_rv32_soc, 1
instance = comp, \px_rv32|biu|h24~1 , px_rv32|biu|h24~1, px_rv32_soc, 1
instance = comp, \px_rv32|biu|h24 , px_rv32|biu|h24, px_rv32_soc, 1
instance = comp, \bus_martix|wr_ram1 , bus_martix|wr_ram1, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[21]~98 , bus_martix|data_i_cpu[21]~98, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[21]~99 , bus_martix|data_i_cpu[21]~99, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[21]~96 , bus_martix|data_i_cpu[21]~96, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[21]~97 , bus_martix|data_i_cpu[21]~97, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[21]~100 , bus_martix|data_i_cpu[21]~100, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins~25 , px_rv32|biu|ins~25, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins[21] , px_rv32|biu|ins[21], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Equal1~1 , px_rv32|csr_gpr|Equal1~1, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_1_bypass[22] , px_rv32|csr_gpr|gpr_rtl_1_bypass[22], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs2[11]~25 , px_rv32|csr_gpr|rs2[11]~25, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~110 , px_rv32|exu|data~110, px_rv32_soc, 1
instance = comp, \px_rv32|iu|gpr_wr_en~6 , px_rv32|iu|gpr_wr_en~6, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[2]~15 , px_rv32|exu|data_out[2]~15, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~111 , px_rv32|exu|data~111, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[2]~16 , px_rv32|exu|data_out[2]~16, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[2]~17 , px_rv32|exu|data_out[2]~17, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~112 , px_rv32|exu|data~112, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[2]~18 , px_rv32|exu|data_out[2]~18, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[11]~11 , px_rv32|csr_gpr|mtval[11]~11, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[11] , px_rv32|csr_gpr|mtval[11], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc~19 , px_rv32|csr_gpr|mepc~19, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc[11] , px_rv32|csr_gpr|mepc[11], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~75 , px_rv32|csr_gpr|csr~75, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause~17 , px_rv32|csr_gpr|mcause~17, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause[11] , px_rv32|csr_gpr|mcause[11], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mie[11] , px_rv32|csr_gpr|mie[11], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~77 , px_rv32|csr_gpr|csr~77, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mscratch[11] , px_rv32|csr_gpr|mscratch[11], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus[11] , px_rv32|csr_gpr|mstatus[11], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~76 , px_rv32|csr_gpr|csr~76, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~78 , px_rv32|csr_gpr|csr~78, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~79 , px_rv32|csr_gpr|csr~79, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~145 , px_rv32|exu|data_out~145, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~146 , px_rv32|exu|data_out~146, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~147 , px_rv32|exu|data_out~147, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~148 , px_rv32|exu|data_out~148, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~149 , px_rv32|exu|data_out~149, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~150 , px_rv32|exu|data_out~150, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[2]~26 , px_rv32|exu|data_out[2]~26, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[2]~27 , px_rv32|exu|data_out[2]~27, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[2]~28 , px_rv32|exu|data_out[2]~28, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[2]~29 , px_rv32|exu|data_out[2]~29, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[11] , px_rv32|exu|data_out[11], px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[10]~8 , px_rv32|exu|data_out[10]~8, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~89 , px_rv32|exu|data~89, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~88 , px_rv32|exu|data_out~88, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~89 , px_rv32|exu|data_out~89, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~90 , px_rv32|exu|data_out~90, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~91 , px_rv32|exu|data~91, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~91 , px_rv32|exu|data_out~91, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~90 , px_rv32|exu|data~90, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~92 , px_rv32|exu|data_out~92, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~93 , px_rv32|exu|data_out~93, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[10] , px_rv32|exu|data_out[10], px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[9]~7 , px_rv32|exu|data_out[9]~7, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~131 , px_rv32|exu|data~131, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~132 , px_rv32|exu|data~132, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~133 , px_rv32|exu|data~133, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc~15 , px_rv32|csr_gpr|mepc~15, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc[9] , px_rv32|csr_gpr|mepc[9], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[9]~9 , px_rv32|csr_gpr|mtval[9]~9, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[9] , px_rv32|csr_gpr|mtval[9], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~55 , px_rv32|csr_gpr|csr~55, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mie[9]~feeder , px_rv32|csr_gpr|mie[9]~feeder, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mie[9] , px_rv32|csr_gpr|mie[9], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~57 , px_rv32|csr_gpr|csr~57, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mscratch[9]~feeder , px_rv32|csr_gpr|mscratch[9]~feeder, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mscratch[9] , px_rv32|csr_gpr|mscratch[9], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus[9] , px_rv32|csr_gpr|mstatus[9], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~56 , px_rv32|csr_gpr|csr~56, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~58 , px_rv32|csr_gpr|csr~58, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause~13 , px_rv32|csr_gpr|mcause~13, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause[9] , px_rv32|csr_gpr|mcause[9], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~59 , px_rv32|csr_gpr|csr~59, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~202 , px_rv32|exu|data_out~202, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~203 , px_rv32|exu|data_out~203, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~204 , px_rv32|exu|data_out~204, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~205 , px_rv32|exu|data_out~205, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~206 , px_rv32|exu|data_out~206, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~207 , px_rv32|exu|data_out~207, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[9] , px_rv32|exu|data_out[9], px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[8]~6 , px_rv32|exu|data_out[8]~6, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~125 , px_rv32|exu|data~125, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~127 , px_rv32|exu|data~127, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause~12 , px_rv32|csr_gpr|mcause~12, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause[8] , px_rv32|csr_gpr|mcause[8], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[8]~8 , px_rv32|csr_gpr|mtval[8]~8, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[8] , px_rv32|csr_gpr|mtval[8], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~50 , px_rv32|csr_gpr|csr~50, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus[8] , px_rv32|csr_gpr|mstatus[8], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mscratch[8]~feeder , px_rv32|csr_gpr|mscratch[8]~feeder, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mscratch[8] , px_rv32|csr_gpr|mscratch[8], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~51 , px_rv32|csr_gpr|csr~51, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mie[8] , px_rv32|csr_gpr|mie[8], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~52 , px_rv32|csr_gpr|csr~52, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~53 , px_rv32|csr_gpr|csr~53, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~54 , px_rv32|csr_gpr|csr~54, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~187 , px_rv32|exu|data_out~187, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~188 , px_rv32|exu|data_out~188, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~189 , px_rv32|exu|data_out~189, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~190 , px_rv32|exu|data_out~190, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~126 , px_rv32|exu|data~126, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~191 , px_rv32|exu|data_out~191, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~192 , px_rv32|exu|data_out~192, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[8] , px_rv32|exu|data_out[8], px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[7]~5 , px_rv32|exu|data_out[7]~5, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~137 , px_rv32|exu|data~137, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~138 , px_rv32|exu|data~138, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~139 , px_rv32|exu|data~139, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~217 , px_rv32|exu|data_out~217, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~218 , px_rv32|exu|data_out~218, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~219 , px_rv32|exu|data_out~219, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~220 , px_rv32|exu|data_out~220, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~221 , px_rv32|exu|data_out~221, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~222 , px_rv32|exu|data_out~222, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[7] , px_rv32|exu|data_out[7], px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[6]~4 , px_rv32|exu|data_out[6]~4, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~54 , px_rv32|exu|data~54, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~55 , px_rv32|exu|data~55, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~56 , px_rv32|exu|data~56, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~57 , px_rv32|exu|data_out~57, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~58 , px_rv32|exu|data_out~58, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~59 , px_rv32|exu|data_out~59, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~60 , px_rv32|exu|data_out~60, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~61 , px_rv32|exu|data_out~61, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~62 , px_rv32|exu|data_out~62, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[6] , px_rv32|exu|data_out[6], px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[6]~2 , px_rv32|biu|data_o[6]~2, px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[6] , mtime|mtimerl_i[6], px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[7]~46 , mtime|mtimerl_i[7]~46, px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[7] , mtime|mtimerl_i[7], px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[8]~48 , mtime|mtimerl_i[8]~48, px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[8] , mtime|mtimerl_i[8], px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[9]~50 , mtime|mtimerl_i[9]~50, px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[9] , mtime|mtimerl_i[9], px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[10]~52 , mtime|mtimerl_i[10]~52, px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[10] , mtime|mtimerl_i[10], px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[11]~54 , mtime|mtimerl_i[11]~54, px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[11] , mtime|mtimerl_i[11], px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[12]~56 , mtime|mtimerl_i[12]~56, px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[12] , mtime|mtimerl_i[12], px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[13]~58 , mtime|mtimerl_i[13]~58, px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[13] , mtime|mtimerl_i[13], px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[14]~60 , mtime|mtimerl_i[14]~60, px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[14] , mtime|mtimerl_i[14], px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[15]~62 , mtime|mtimerl_i[15]~62, px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[15] , mtime|mtimerl_i[15], px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[16]~64 , mtime|mtimerl_i[16]~64, px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[16] , mtime|mtimerl_i[16], px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[17]~66 , mtime|mtimerl_i[17]~66, px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[17] , mtime|mtimerl_i[17], px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[18]~68 , mtime|mtimerl_i[18]~68, px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[18] , mtime|mtimerl_i[18], px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[19]~70 , mtime|mtimerl_i[19]~70, px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[19] , mtime|mtimerl_i[19], px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[20]~72 , mtime|mtimerl_i[20]~72, px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[20] , mtime|mtimerl_i[20], px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[21]~74 , mtime|mtimerl_i[21]~74, px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[21] , mtime|mtimerl_i[21], px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[22]~76 , mtime|mtimerl_i[22]~76, px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[22] , mtime|mtimerl_i[22], px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[23]~78 , mtime|mtimerl_i[23]~78, px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[23] , mtime|mtimerl_i[23], px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[24]~80 , mtime|mtimerl_i[24]~80, px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[24] , mtime|mtimerl_i[24], px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[25]~82 , mtime|mtimerl_i[25]~82, px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[25] , mtime|mtimerl_i[25], px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[26]~84 , mtime|mtimerl_i[26]~84, px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[26] , mtime|mtimerl_i[26], px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[27]~86 , mtime|mtimerl_i[27]~86, px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[27] , mtime|mtimerl_i[27], px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[28]~88 , mtime|mtimerl_i[28]~88, px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[28] , mtime|mtimerl_i[28], px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[29]~90 , mtime|mtimerl_i[29]~90, px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[29] , mtime|mtimerl_i[29], px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[30]~92 , mtime|mtimerl_i[30]~92, px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[30] , mtime|mtimerl_i[30], px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[31]~94 , mtime|mtimerl_i[31]~94, px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[31] , mtime|mtimerl_i[31], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[31]~56 , bus_martix|data_i_cpu[31]~56, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins~16 , px_rv32|biu|ins~16, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins[31] , px_rv32|biu|ins[31], px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~119 , px_rv32|exu|addr_csr_out~119, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~120 , px_rv32|exu|addr_csr_out~120, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~121 , px_rv32|exu|addr_csr_out~121, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~122 , px_rv32|exu|addr_csr_out~122, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~123 , px_rv32|exu|addr_csr_out~123, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out[22] , px_rv32|exu|addr_csr_out[22], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~71 , px_rv32|csr_gpr|pc~71, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~72 , px_rv32|csr_gpr|pc~72, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~73 , px_rv32|csr_gpr|pc~73, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc[22] , px_rv32|csr_gpr|pc[22], px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr~24 , px_rv32|biu|addr~24, px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr[22] , px_rv32|biu|addr[22], px_rv32_soc, 1
instance = comp, \bus_martix|Equal1~1 , bus_martix|Equal1~1, px_rv32_soc, 1
instance = comp, \bus_martix|Equal1~0 , bus_martix|Equal1~0, px_rv32_soc, 1
instance = comp, \bus_martix|Equal1~3 , bus_martix|Equal1~3, px_rv32_soc, 1
instance = comp, \bus_martix|Equal2~0 , bus_martix|Equal2~0, px_rv32_soc, 1
instance = comp, \bus_martix|Equal2~1 , bus_martix|Equal2~1, px_rv32_soc, 1
instance = comp, \rom|altsyncram_component|auto_generated|ram_block1a11 , rom|altsyncram_component|auto_generated|ram_block1a11, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[11]~133 , bus_martix|data_i_cpu[11]~133, px_rv32_soc, 1
instance = comp, \p1[3]~input , p1[3]~input, px_rv32_soc, 1
instance = comp, \port1|data[3] , port1|data[3], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[11]~134 , bus_martix|data_i_cpu[11]~134, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[11]~131 , bus_martix|data_i_cpu[11]~131, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[11]~135 , bus_martix|data_i_cpu[11]~135, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out~9 , px_rv32|biu|data_out~9, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out~11 , px_rv32|biu|data_out~11, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out~12 , px_rv32|biu|data_out~12, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out[3] , px_rv32|biu|data_out[3], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[3]~4 , px_rv32|csr_gpr|data_gpr[3]~4, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_0_bypass[14] , px_rv32|csr_gpr|gpr_rtl_0_bypass[14], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs1[3]~28 , px_rv32|csr_gpr|rs1[3]~28, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~5 , px_rv32|exu|data~5, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~8 , px_rv32|exu|data~8, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~10 , px_rv32|exu|data~10, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~20 , px_rv32|exu|data_out~20, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~21 , px_rv32|exu|data_out~21, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~22 , px_rv32|exu|data_out~22, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~23 , px_rv32|exu|data_out~23, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~24 , px_rv32|exu|data_out~24, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~25 , px_rv32|exu|data_out~25, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[3] , px_rv32|exu|data_out[3], px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[27]~17 , px_rv32|biu|data_o[27]~17, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[27]~18 , px_rv32|biu|data_o[27]~18, px_rv32_soc, 1
instance = comp, \port_sel0|selreg[3] , port_sel0|selreg[3], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[27]~54 , bus_martix|data_i_cpu[27]~54, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[27]~55 , bus_martix|data_i_cpu[27]~55, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins~15 , px_rv32|biu|ins~15, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins[27] , px_rv32|biu|ins[27], px_rv32_soc, 1
instance = comp, \px_rv32|exu|Add4~14 , px_rv32|exu|Add4~14, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~74 , px_rv32|exu|addr_csr_out~74, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~75 , px_rv32|exu|addr_csr_out~75, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~76 , px_rv32|exu|addr_csr_out~76, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~77 , px_rv32|exu|addr_csr_out~77, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~78 , px_rv32|exu|addr_csr_out~78, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out[9] , px_rv32|exu|addr_csr_out[9], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~44 , px_rv32|csr_gpr|pc~44, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~45 , px_rv32|csr_gpr|pc~45, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~46 , px_rv32|csr_gpr|pc~46, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc[9] , px_rv32|csr_gpr|pc[9], px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr~15 , px_rv32|biu|addr~15, px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr[9] , px_rv32|biu|addr[9], px_rv32_soc, 1
instance = comp, \bus_martix|rdy_cpu~2 , bus_martix|rdy_cpu~2, px_rv32_soc, 1
instance = comp, \bus_martix|rdy_cpu~1 , bus_martix|rdy_cpu~1, px_rv32_soc, 1
instance = comp, \bus_martix|rdy_cpu~3 , bus_martix|rdy_cpu~3, px_rv32_soc, 1
instance = comp, \bus_martix|Equal4~1 , bus_martix|Equal4~1, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[11]~132 , bus_martix|data_i_cpu[11]~132, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins~36 , px_rv32|biu|ins~36, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins[11] , px_rv32|biu|ins[11], px_rv32_soc, 1
instance = comp, \px_rv32|iu|imm12[4]~1 , px_rv32|iu|imm12[4]~1, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause~0 , px_rv32|csr_gpr|mcause~0, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause[5] , px_rv32|csr_gpr|mcause[5], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[5]~5 , px_rv32|csr_gpr|mtval[5]~5, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[5] , px_rv32|csr_gpr|mtval[5], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc~4 , px_rv32|csr_gpr|mepc~4, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc[5] , px_rv32|csr_gpr|mepc[5], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~1 , px_rv32|csr_gpr|csr~1, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mscratch[5] , px_rv32|csr_gpr|mscratch[5], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus[5] , px_rv32|csr_gpr|mstatus[5], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~2 , px_rv32|csr_gpr|csr~2, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mie[5] , px_rv32|csr_gpr|mie[5], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~3 , px_rv32|csr_gpr|csr~3, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~4 , px_rv32|csr_gpr|csr~4, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~5 , px_rv32|csr_gpr|csr~5, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~14 , px_rv32|exu|addr_csr_out~14, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~15 , px_rv32|exu|addr_csr_out~15, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~16 , px_rv32|exu|addr_csr_out~16, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~17 , px_rv32|exu|addr_csr_out~17, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~21 , px_rv32|exu|addr_csr_out~21, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out[5] , px_rv32|exu|addr_csr_out[5], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~9 , px_rv32|csr_gpr|pc~9, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~10 , px_rv32|csr_gpr|pc~10, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~12 , px_rv32|csr_gpr|pc~12, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc[5] , px_rv32|csr_gpr|pc[5], px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr~2 , px_rv32|biu|addr~2, px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr[5] , px_rv32|biu|addr[5], px_rv32_soc, 1
instance = comp, \bus_martix|addr[3]~3 , bus_martix|addr[3]~3, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[15]~107 , bus_martix|data_i_cpu[15]~107, px_rv32_soc, 1
instance = comp, \p1[7]~input , p1[7]~input, px_rv32_soc, 1
instance = comp, \port1|data[7] , port1|data[7], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[15]~106 , bus_martix|data_i_cpu[15]~106, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[15]~108 , bus_martix|data_i_cpu[15]~108, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[15]~105 , bus_martix|data_i_cpu[15]~105, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[15]~109 , bus_martix|data_i_cpu[15]~109, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[7]~155 , bus_martix|data_i_cpu[7]~155, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out~33 , px_rv32|biu|data_out~33, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out~34 , px_rv32|biu|data_out~34, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out[7] , px_rv32|biu|data_out[7], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[12]~47 , px_rv32|csr_gpr|data_gpr[12]~47, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[20]~95 , bus_martix|data_i_cpu[20]~95, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out[12]~4 , px_rv32|biu|data_out[12]~4, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out[12] , px_rv32|biu|data_out[12], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[12]~48 , px_rv32|csr_gpr|data_gpr[12]~48, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_0_bypass[23] , px_rv32|csr_gpr|gpr_rtl_0_bypass[23], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs1[12]~19 , px_rv32|csr_gpr|rs1[12]~19, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~97 , px_rv32|exu|data~97, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~95 , px_rv32|exu|data~95, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~96 , px_rv32|exu|data~96, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~103 , px_rv32|exu|data_out~103, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~104 , px_rv32|exu|data_out~104, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~105 , px_rv32|exu|data_out~105, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~106 , px_rv32|exu|data_out~106, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~107 , px_rv32|exu|data_out~107, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~108 , px_rv32|exu|data_out~108, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~109 , px_rv32|exu|data_out~109, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~110 , px_rv32|exu|data_out~110, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~111 , px_rv32|exu|data_out~111, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[12] , px_rv32|exu|data_out[12], px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[28]~11 , px_rv32|biu|data_o[28]~11, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[28]~12 , px_rv32|biu|data_o[28]~12, px_rv32_soc, 1
instance = comp, \port_sel0|selreg[4]~feeder , port_sel0|selreg[4]~feeder, px_rv32_soc, 1
instance = comp, \port_sel0|selreg[4] , port_sel0|selreg[4], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[28]~61 , bus_martix|data_i_cpu[28]~61, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[28]~62 , bus_martix|data_i_cpu[28]~62, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[28]~63 , bus_martix|data_i_cpu[28]~63, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out~26 , px_rv32|biu|data_out~26, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out~27 , px_rv32|biu|data_out~27, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out~28 , px_rv32|biu|data_out~28, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_out[4] , px_rv32|biu|data_out[4], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|data_gpr[4]~8 , px_rv32|csr_gpr|data_gpr[4]~8, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_0_bypass[15] , px_rv32|csr_gpr|gpr_rtl_0_bypass[15], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs1[4]~27 , px_rv32|csr_gpr|rs1[4]~27, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~41 , px_rv32|exu|addr_csr_out~41, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~40 , px_rv32|exu|addr_csr_out~40, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~42 , px_rv32|exu|addr_csr_out~42, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause~6 , px_rv32|csr_gpr|mcause~6, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause[4] , px_rv32|csr_gpr|mcause[4], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[4]~4 , px_rv32|csr_gpr|mtval[4]~4, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[4] , px_rv32|csr_gpr|mtval[4], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc~8 , px_rv32|csr_gpr|mepc~8, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc[4] , px_rv32|csr_gpr|mepc[4], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~21 , px_rv32|csr_gpr|csr~21, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mie[4] , px_rv32|csr_gpr|mie[4], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~23 , px_rv32|csr_gpr|csr~23, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus[4] , px_rv32|csr_gpr|mstatus[4], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mscratch[4]~feeder , px_rv32|csr_gpr|mscratch[4]~feeder, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mscratch[4] , px_rv32|csr_gpr|mscratch[4], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~22 , px_rv32|csr_gpr|csr~22, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~24 , px_rv32|csr_gpr|csr~24, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~25 , px_rv32|csr_gpr|csr~25, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~181 , px_rv32|exu|addr_csr_out~181, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~43 , px_rv32|exu|addr_csr_out~43, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out[4] , px_rv32|exu|addr_csr_out[4], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~23 , px_rv32|csr_gpr|pc~23, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~24 , px_rv32|csr_gpr|pc~24, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~25 , px_rv32|csr_gpr|pc~25, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc[4] , px_rv32|csr_gpr|pc[4], px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr~8 , px_rv32|biu|addr~8, px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr[4] , px_rv32|biu|addr[4], px_rv32_soc, 1
instance = comp, \bus_martix|addr[2]~2 , bus_martix|addr[2]~2, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[10]~151 , bus_martix|data_i_cpu[10]~151, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[10]~149 , bus_martix|data_i_cpu[10]~149, px_rv32_soc, 1
instance = comp, \p1[2]~input , p1[2]~input, px_rv32_soc, 1
instance = comp, \port1|data[2] , port1|data[2], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu~150 , bus_martix|data_i_cpu~150, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[10]~148 , bus_martix|data_i_cpu[10]~148, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[10]~152 , bus_martix|data_i_cpu[10]~152, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins~35 , px_rv32|biu|ins~35, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins[10] , px_rv32|biu|ins[10], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_0_bypass[7]~feeder , px_rv32|csr_gpr|gpr_rtl_0_bypass[7]~feeder, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_0_bypass[7] , px_rv32|csr_gpr|gpr_rtl_0_bypass[7], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_0_bypass[8]~feeder , px_rv32|csr_gpr|gpr_rtl_0_bypass[8]~feeder, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_0_bypass[8] , px_rv32|csr_gpr|gpr_rtl_0_bypass[8], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_0_bypass[6] , px_rv32|csr_gpr|gpr_rtl_0_bypass[6], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_0_bypass[5]~feeder , px_rv32|csr_gpr|gpr_rtl_0_bypass[5]~feeder, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_0_bypass[5] , px_rv32|csr_gpr|gpr_rtl_0_bypass[5], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr~5 , px_rv32|csr_gpr|gpr~5, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_0_bypass[9]~feeder , px_rv32|csr_gpr|gpr_rtl_0_bypass[9]~feeder, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_0_bypass[9] , px_rv32|csr_gpr|gpr_rtl_0_bypass[9], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_0_bypass[10] , px_rv32|csr_gpr|gpr_rtl_0_bypass[10], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_0_bypass[0] , px_rv32|csr_gpr|gpr_rtl_0_bypass[0], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr~6 , px_rv32|csr_gpr|gpr~6, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_0_bypass[3]~feeder , px_rv32|csr_gpr|gpr_rtl_0_bypass[3]~feeder, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_0_bypass[3] , px_rv32|csr_gpr|gpr_rtl_0_bypass[3], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_0_bypass[4]~feeder , px_rv32|csr_gpr|gpr_rtl_0_bypass[4]~feeder, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_0_bypass[4] , px_rv32|csr_gpr|gpr_rtl_0_bypass[4], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_0_bypass[2] , px_rv32|csr_gpr|gpr_rtl_0_bypass[2], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_0_bypass[1] , px_rv32|csr_gpr|gpr_rtl_0_bypass[1], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr~4 , px_rv32|csr_gpr|gpr~4, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr~7 , px_rv32|csr_gpr|gpr~7, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_0_bypass[38] , px_rv32|csr_gpr|gpr_rtl_0_bypass[38], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs1[27]~4 , px_rv32|csr_gpr|rs1[27]~4, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~144 , px_rv32|exu|addr_csr_out~144, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~145 , px_rv32|exu|addr_csr_out~145, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~146 , px_rv32|exu|addr_csr_out~146, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~147 , px_rv32|exu|addr_csr_out~147, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~148 , px_rv32|exu|addr_csr_out~148, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out[27] , px_rv32|exu|addr_csr_out[27], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~86 , px_rv32|csr_gpr|pc~86, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~87 , px_rv32|csr_gpr|pc~87, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~88 , px_rv32|csr_gpr|pc~88, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc[27] , px_rv32|csr_gpr|pc[27], px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr~29 , px_rv32|biu|addr~29, px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr[27] , px_rv32|biu|addr[27], px_rv32_soc, 1
instance = comp, \bus_martix|Equal1~2 , bus_martix|Equal1~2, px_rv32_soc, 1
instance = comp, \bus_martix|Equal1~4 , bus_martix|Equal1~4, px_rv32_soc, 1
instance = comp, \bus_martix|Equal1~5 , bus_martix|Equal1~5, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[19]~128 , bus_martix|data_i_cpu[19]~128, px_rv32_soc, 1
instance = comp, \p2[3]~input , p2[3]~input, px_rv32_soc, 1
instance = comp, \port2|data[3] , port2|data[3], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu~127 , bus_martix|data_i_cpu~127, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[19]~126 , bus_martix|data_i_cpu[19]~126, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[19]~125 , bus_martix|data_i_cpu[19]~125, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[19]~129 , bus_martix|data_i_cpu[19]~129, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins~31 , px_rv32|biu|ins~31, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins[19] , px_rv32|biu|ins[19], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Equal0~0 , px_rv32|csr_gpr|Equal0~0, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Equal0~1 , px_rv32|csr_gpr|Equal0~1, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|gpr_rtl_0_bypass[22] , px_rv32|csr_gpr|gpr_rtl_0_bypass[22], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|rs1[11]~20 , px_rv32|csr_gpr|rs1[11]~20, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~94 , px_rv32|exu|addr_csr_out~94, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~95 , px_rv32|exu|addr_csr_out~95, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~96 , px_rv32|exu|addr_csr_out~96, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~97 , px_rv32|exu|addr_csr_out~97, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~98 , px_rv32|exu|addr_csr_out~98, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out[11] , px_rv32|exu|addr_csr_out[11], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~56 , px_rv32|csr_gpr|pc~56, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~57 , px_rv32|csr_gpr|pc~57, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~58 , px_rv32|csr_gpr|pc~58, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc[11] , px_rv32|csr_gpr|pc[11], px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr~19 , px_rv32|biu|addr~19, px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr[11] , px_rv32|biu|addr[11], px_rv32_soc, 1
instance = comp, \bus_martix|rdy_cpu~4 , bus_martix|rdy_cpu~4, px_rv32_soc, 1
instance = comp, \bus_martix|rdy_cpu~5 , bus_martix|rdy_cpu~5, px_rv32_soc, 1
instance = comp, \bus_martix|rdy_cpu~6 , bus_martix|rdy_cpu~6, px_rv32_soc, 1
instance = comp, \px_rv32|iu|statu~9 , px_rv32|iu|statu~9, px_rv32_soc, 1
instance = comp, \px_rv32|biu|statu_biu[2]~34 , px_rv32|biu|statu_biu[2]~34, px_rv32_soc, 1
instance = comp, \px_rv32|biu|statu_biu[2]~25 , px_rv32|biu|statu_biu[2]~25, px_rv32_soc, 1
instance = comp, \px_rv32|biu|statu_biu[1]~26 , px_rv32|biu|statu_biu[1]~26, px_rv32_soc, 1
instance = comp, \px_rv32|biu|statu_biu[1] , px_rv32|biu|statu_biu[1], px_rv32_soc, 1
instance = comp, \px_rv32|biu|Equal37~1 , px_rv32|biu|Equal37~1, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins~37 , px_rv32|biu|ins~37, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins~24 , px_rv32|biu|ins~24, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins[20] , px_rv32|biu|ins[20], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Equal4~0 , px_rv32|csr_gpr|Equal4~0, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Equal4~1 , px_rv32|csr_gpr|Equal4~1, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtvec[1]~0 , px_rv32|csr_gpr|mtvec[1]~0, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtvec[0] , px_rv32|csr_gpr|mtvec[0], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc[20]~8 , px_rv32|csr_gpr|pc[20]~8, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~20 , px_rv32|csr_gpr|pc~20, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~21 , px_rv32|csr_gpr|pc~21, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~22 , px_rv32|csr_gpr|pc~22, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc[2] , px_rv32|csr_gpr|pc[2], px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr~7 , px_rv32|biu|addr~7, px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr[2] , px_rv32|biu|addr[2], px_rv32_soc, 1
instance = comp, \bus_martix|Equal3~0 , bus_martix|Equal3~0, px_rv32_soc, 1
instance = comp, \bus_martix|wrtimel_n~0 , bus_martix|wrtimel_n~0, px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[0] , mtime|mtimerl_i[0], px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[1]~34 , mtime|mtimerl_i[1]~34, px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[1] , mtime|mtimerl_i[1], px_rv32_soc, 1
instance = comp, \mtime|mtimerl_i[2] , mtime|mtimerl_i[2], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[2]~5 , bus_martix|data_i_cpu[2]~5, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[2]~6 , bus_martix|data_i_cpu[2]~6, px_rv32_soc, 1
instance = comp, \rom|altsyncram_component|auto_generated|ram_block1a2 , rom|altsyncram_component|auto_generated|ram_block1a2, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[2]~7 , bus_martix|data_i_cpu[2]~7, px_rv32_soc, 1
instance = comp, \p0[2]~input , p0[2]~input, px_rv32_soc, 1
instance = comp, \port0|data[2] , port0|data[2], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[2]~8 , bus_martix|data_i_cpu[2]~8, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[2]~9 , bus_martix|data_i_cpu[2]~9, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins~10 , px_rv32|biu|ins~10, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins[2] , px_rv32|biu|ins[2], px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins~8 , px_rv32|biu|ins~8, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins[0] , px_rv32|biu|ins[0], px_rv32_soc, 1
instance = comp, \px_rv32|iu|Equal14~3 , px_rv32|iu|Equal14~3, px_rv32_soc, 1
instance = comp, \px_rv32|iu|Equal14~4 , px_rv32|iu|Equal14~4, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out[25]~10 , px_rv32|exu|addr_csr_out[25]~10, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr~6 , px_rv32|exu|addr_csr~6, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause~33 , px_rv32|csr_gpr|mcause~33, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause[0] , px_rv32|csr_gpr|mcause[0], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[0]~0 , px_rv32|csr_gpr|mtval[0]~0, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[0] , px_rv32|csr_gpr|mtval[0], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc~0 , px_rv32|csr_gpr|mepc~0, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc[0] , px_rv32|csr_gpr|mepc[0], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~155 , px_rv32|csr_gpr|csr~155, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mie[0] , px_rv32|csr_gpr|mie[0], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~157 , px_rv32|csr_gpr|csr~157, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mscratch[0] , px_rv32|csr_gpr|mscratch[0], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus[0] , px_rv32|csr_gpr|mstatus[0], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~156 , px_rv32|csr_gpr|csr~156, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~158 , px_rv32|csr_gpr|csr~158, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~159 , px_rv32|csr_gpr|csr~159, px_rv32_soc, 1
instance = comp, \px_rv32|exu|WideNor0~6 , px_rv32|exu|WideNor0~6, px_rv32_soc, 1
instance = comp, \px_rv32|exu|WideNor0~7 , px_rv32|exu|WideNor0~7, px_rv32_soc, 1
instance = comp, \px_rv32|exu|WideNor0~8 , px_rv32|exu|WideNor0~8, px_rv32_soc, 1
instance = comp, \px_rv32|exu|WideNor0~5 , px_rv32|exu|WideNor0~5, px_rv32_soc, 1
instance = comp, \px_rv32|exu|WideNor0~9 , px_rv32|exu|WideNor0~9, px_rv32_soc, 1
instance = comp, \px_rv32|exu|WideNor0~3 , px_rv32|exu|WideNor0~3, px_rv32_soc, 1
instance = comp, \px_rv32|exu|WideNor0~0 , px_rv32|exu|WideNor0~0, px_rv32_soc, 1
instance = comp, \px_rv32|exu|WideNor0~1 , px_rv32|exu|WideNor0~1, px_rv32_soc, 1
instance = comp, \px_rv32|exu|WideNor0~2 , px_rv32|exu|WideNor0~2, px_rv32_soc, 1
instance = comp, \px_rv32|exu|WideNor0~4 , px_rv32|exu|WideNor0~4, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr~5 , px_rv32|exu|addr_csr~5, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr~7 , px_rv32|exu|addr_csr~7, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~174 , px_rv32|exu|addr_csr_out~174, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~175 , px_rv32|exu|addr_csr_out~175, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~173 , px_rv32|exu|addr_csr_out~173, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~176 , px_rv32|exu|addr_csr_out~176, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~177 , px_rv32|exu|addr_csr_out~177, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~178 , px_rv32|exu|addr_csr_out~178, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out[0] , px_rv32|exu|addr_csr_out[0], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~3 , px_rv32|csr_gpr|pc~3, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc[0] , px_rv32|csr_gpr|pc[0], px_rv32_soc, 1
instance = comp, \px_rv32|biu|statu_biu~17 , px_rv32|biu|statu_biu~17, px_rv32_soc, 1
instance = comp, \px_rv32|biu|statu_biu~29 , px_rv32|biu|statu_biu~29, px_rv32_soc, 1
instance = comp, \px_rv32|biu|statu_biu~30 , px_rv32|biu|statu_biu~30, px_rv32_soc, 1
instance = comp, \px_rv32|biu|statu_biu~31 , px_rv32|biu|statu_biu~31, px_rv32_soc, 1
instance = comp, \px_rv32|biu|statu_biu[3] , px_rv32|biu|statu_biu[3], px_rv32_soc, 1
instance = comp, \px_rv32|biu|Equal37~0 , px_rv32|biu|Equal37~0, px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr~6 , px_rv32|biu|addr~6, px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr[3] , px_rv32|biu|addr[3], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[28]~60 , bus_martix|data_i_cpu[28]~60, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins~17 , px_rv32|biu|ins~17, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins[28] , px_rv32|biu|ins[28], px_rv32_soc, 1
instance = comp, \px_rv32|iu|Equal9~0 , px_rv32|iu|Equal9~0, px_rv32_soc, 1
instance = comp, \px_rv32|iu|Equal9~2 , px_rv32|iu|Equal9~2, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~6 , px_rv32|exu|data~6, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~281 , px_rv32|exu|data_out~281, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~42 , px_rv32|exu|data_out~42, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~43 , px_rv32|exu|data_out~43, px_rv32_soc, 1
instance = comp, \px_rv32|iu|sltiu~1 , px_rv32|iu|sltiu~1, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~37 , px_rv32|exu|data_out~37, px_rv32_soc, 1
instance = comp, \px_rv32|iu|slti , px_rv32|iu|slti, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan0~0 , px_rv32|exu|LessThan0~0, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan0~1 , px_rv32|exu|LessThan0~1, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan0~2 , px_rv32|exu|LessThan0~2, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan0~22 , px_rv32|exu|LessThan0~22, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan0~20 , px_rv32|exu|LessThan0~20, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan0~21 , px_rv32|exu|LessThan0~21, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan0~6 , px_rv32|exu|LessThan0~6, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan0~7 , px_rv32|exu|LessThan0~7, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan0~8 , px_rv32|exu|LessThan0~8, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan0~9 , px_rv32|exu|LessThan0~9, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan0~10 , px_rv32|exu|LessThan0~10, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan0~18 , px_rv32|exu|LessThan0~18, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan0~12 , px_rv32|exu|LessThan0~12, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan0~14 , px_rv32|exu|LessThan0~14, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan0~13 , px_rv32|exu|LessThan0~13, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan0~15 , px_rv32|exu|LessThan0~15, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan0~16 , px_rv32|exu|LessThan0~16, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan0~11 , px_rv32|exu|LessThan0~11, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan0~17 , px_rv32|exu|LessThan0~17, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan0~26 , px_rv32|exu|LessThan0~26, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan0~27 , px_rv32|exu|LessThan0~27, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan0~24 , px_rv32|exu|LessThan0~24, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan0~25 , px_rv32|exu|LessThan0~25, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan0~3 , px_rv32|exu|LessThan0~3, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan0~4 , px_rv32|exu|LessThan0~4, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan0~5 , px_rv32|exu|LessThan0~5, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan0~19 , px_rv32|exu|LessThan0~19, px_rv32_soc, 1
instance = comp, \px_rv32|exu|LessThan0~23 , px_rv32|exu|LessThan0~23, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~38 , px_rv32|exu|data_out~38, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~39 , px_rv32|exu|data_out~39, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~45 , px_rv32|exu|data~45, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~46 , px_rv32|exu|data~46, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~43 , px_rv32|exu|data~43, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~41 , px_rv32|exu|data~41, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~39 , px_rv32|exu|data~39, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~15 , px_rv32|exu|data~15, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~31 , px_rv32|exu|data~31, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~32 , px_rv32|exu|data~32, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~33 , px_rv32|exu|data~33, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~34 , px_rv32|exu|data~34, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~35 , px_rv32|exu|data~35, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~36 , px_rv32|exu|data~36, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~37 , px_rv32|exu|data~37, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~38 , px_rv32|exu|data~38, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~40 , px_rv32|exu|data~40, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~42 , px_rv32|exu|data~42, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~44 , px_rv32|exu|data~44, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~40 , px_rv32|exu|data_out~40, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~41 , px_rv32|exu|data_out~41, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~44 , px_rv32|exu|data_out~44, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[0] , px_rv32|exu|data_out[0], px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~31 , px_rv32|exu|data_out~31, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~29 , px_rv32|exu|data~29, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~27 , px_rv32|exu|data~27, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~23 , px_rv32|exu|data~23, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~16 , px_rv32|exu|data~16, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~17 , px_rv32|exu|data~17, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~18 , px_rv32|exu|data~18, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[1]~1 , px_rv32|csr_gpr|mtval[1]~1, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mtval[1] , px_rv32|csr_gpr|mtval[1], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~150 , px_rv32|csr_gpr|csr~150, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause~32 , px_rv32|csr_gpr|mcause~32, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mcause[1] , px_rv32|csr_gpr|mcause[1], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mie[1] , px_rv32|csr_gpr|mie[1], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~152 , px_rv32|csr_gpr|csr~152, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mscratch[1] , px_rv32|csr_gpr|mscratch[1], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mstatus[1] , px_rv32|csr_gpr|mstatus[1], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~151 , px_rv32|csr_gpr|csr~151, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~153 , px_rv32|csr_gpr|csr~153, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|csr~154 , px_rv32|csr_gpr|csr~154, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~19 , px_rv32|exu|data~19, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~21 , px_rv32|exu|data~21, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~22 , px_rv32|exu|data~22, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~24 , px_rv32|exu|data~24, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~25 , px_rv32|exu|data~25, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~26 , px_rv32|exu|data~26, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~28 , px_rv32|exu|data~28, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~30 , px_rv32|exu|data~30, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~32 , px_rv32|exu|data_out~32, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~33 , px_rv32|exu|data_out~33, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~36 , px_rv32|exu|data_out~36, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[1] , px_rv32|exu|data_out[1], px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[2]~0 , px_rv32|exu|data_out[2]~0, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~47 , px_rv32|exu|data~47, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~48 , px_rv32|exu|data~48, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~49 , px_rv32|exu|data~49, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~45 , px_rv32|exu|data_out~45, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~46 , px_rv32|exu|data_out~46, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~47 , px_rv32|exu|data_out~47, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~48 , px_rv32|exu|data_out~48, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~49 , px_rv32|exu|data_out~49, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~50 , px_rv32|exu|data_out~50, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[2] , px_rv32|exu|data_out[2], px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[2]~7 , px_rv32|biu|data_o[2]~7, px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[2] , mtime|mtimerh_i[2], px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[3] , mtime|mtimerh_i[3], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[3]~21 , bus_martix|data_i_cpu[3]~21, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[3]~20 , bus_martix|data_i_cpu[3]~20, px_rv32_soc, 1
instance = comp, \rom|altsyncram_component|auto_generated|ram_block1a3 , rom|altsyncram_component|auto_generated|ram_block1a3, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[3]~22 , bus_martix|data_i_cpu[3]~22, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[3]~24 , bus_martix|data_i_cpu[3]~24, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins~11 , px_rv32|biu|ins~11, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins[3] , px_rv32|biu|ins[3], px_rv32_soc, 1
instance = comp, \px_rv32|iu|Equal12~0 , px_rv32|iu|Equal12~0, px_rv32_soc, 1
instance = comp, \px_rv32|iu|Equal12~1 , px_rv32|iu|Equal12~1, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[24]~66 , px_rv32|exu|data_out[24]~66, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[24]~75 , px_rv32|exu|data_out[24]~75, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[24]~76 , px_rv32|exu|data_out[24]~76, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[24]~77 , px_rv32|exu|data_out[24]~77, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~92 , px_rv32|exu|data~92, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~94 , px_rv32|exu|data~94, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~93 , px_rv32|exu|data~93, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~94 , px_rv32|exu|data_out~94, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~95 , px_rv32|exu|data_out~95, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~96 , px_rv32|exu|data_out~96, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~97 , px_rv32|exu|data_out~97, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~98 , px_rv32|exu|data_out~98, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~99 , px_rv32|exu|data_out~99, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~100 , px_rv32|exu|data_out~100, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~101 , px_rv32|exu|data_out~101, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~102 , px_rv32|exu|data_out~102, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[26] , px_rv32|exu|data_out[26], px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[26]~9 , px_rv32|biu|data_o[26]~9, px_rv32_soc, 1
instance = comp, \port_sel0|selreg[2] , port_sel0|selreg[2], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[26]~74 , bus_martix|data_i_cpu[26]~74, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[26]~73 , bus_martix|data_i_cpu[26]~73, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[26]~75 , bus_martix|data_i_cpu[26]~75, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins~20 , px_rv32|biu|ins~20, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins[26] , px_rv32|biu|ins[26], px_rv32_soc, 1
instance = comp, \px_rv32|iu|Equal9~1 , px_rv32|iu|Equal9~1, px_rv32_soc, 1
instance = comp, \px_rv32|exu|always0~9 , px_rv32|exu|always0~9, px_rv32_soc, 1
instance = comp, \px_rv32|exu|rdy_exu~1 , px_rv32|exu|rdy_exu~1, px_rv32_soc, 1
instance = comp, \px_rv32|exu|rdy_exu~0 , px_rv32|exu|rdy_exu~0, px_rv32_soc, 1
instance = comp, \px_rv32|exu|rdy_exu~2 , px_rv32|exu|rdy_exu~2, px_rv32_soc, 1
instance = comp, \px_rv32|exu|shift_count[0]~5 , px_rv32|exu|shift_count[0]~5, px_rv32_soc, 1
instance = comp, \px_rv32|exu|shift_count~7 , px_rv32|exu|shift_count~7, px_rv32_soc, 1
instance = comp, \px_rv32|exu|shift_count[4]~8 , px_rv32|exu|shift_count[4]~8, px_rv32_soc, 1
instance = comp, \px_rv32|exu|always0~6 , px_rv32|exu|always0~6, px_rv32_soc, 1
instance = comp, \px_rv32|exu|shift_count[4]~9 , px_rv32|exu|shift_count[4]~9, px_rv32_soc, 1
instance = comp, \px_rv32|exu|shift_count[0] , px_rv32|exu|shift_count[0], px_rv32_soc, 1
instance = comp, \px_rv32|exu|shift_count[1]~10 , px_rv32|exu|shift_count[1]~10, px_rv32_soc, 1
instance = comp, \px_rv32|exu|shift_count~12 , px_rv32|exu|shift_count~12, px_rv32_soc, 1
instance = comp, \px_rv32|exu|shift_count[1] , px_rv32|exu|shift_count[1], px_rv32_soc, 1
instance = comp, \px_rv32|exu|shift_count[2]~13 , px_rv32|exu|shift_count[2]~13, px_rv32_soc, 1
instance = comp, \px_rv32|exu|shift_count~15 , px_rv32|exu|shift_count~15, px_rv32_soc, 1
instance = comp, \px_rv32|exu|shift_count[2] , px_rv32|exu|shift_count[2], px_rv32_soc, 1
instance = comp, \px_rv32|exu|shift_count[3]~16 , px_rv32|exu|shift_count[3]~16, px_rv32_soc, 1
instance = comp, \px_rv32|exu|shift_count~18 , px_rv32|exu|shift_count~18, px_rv32_soc, 1
instance = comp, \px_rv32|exu|shift_count[3] , px_rv32|exu|shift_count[3], px_rv32_soc, 1
instance = comp, \px_rv32|exu|shift_count[4]~19 , px_rv32|exu|shift_count[4]~19, px_rv32_soc, 1
instance = comp, \px_rv32|exu|shift_count~21 , px_rv32|exu|shift_count~21, px_rv32_soc, 1
instance = comp, \px_rv32|exu|shift_count[4] , px_rv32|exu|shift_count[4], px_rv32_soc, 1
instance = comp, \px_rv32|exu|Equal4~0 , px_rv32|exu|Equal4~0, px_rv32_soc, 1
instance = comp, \px_rv32|exu|statu_exu~2 , px_rv32|exu|statu_exu~2, px_rv32_soc, 1
instance = comp, \px_rv32|exu|statu_exu~3 , px_rv32|exu|statu_exu~3, px_rv32_soc, 1
instance = comp, \px_rv32|exu|statu_exu , px_rv32|exu|statu_exu, px_rv32_soc, 1
instance = comp, \px_rv32|exu|always0~8 , px_rv32|exu|always0~8, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[5]~3 , px_rv32|exu|data_out[5]~3, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~101 , px_rv32|exu|data~101, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~102 , px_rv32|exu|data~102, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~103 , px_rv32|exu|data~103, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~121 , px_rv32|exu|data_out~121, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~122 , px_rv32|exu|data_out~122, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~123 , px_rv32|exu|data_out~123, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~124 , px_rv32|exu|data_out~124, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~125 , px_rv32|exu|data_out~125, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~126 , px_rv32|exu|data_out~126, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[5] , px_rv32|exu|data_out[5], px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[4]~2 , px_rv32|exu|data_out[4]~2, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~50 , px_rv32|exu|data~50, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~51 , px_rv32|exu|data~51, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data~52 , px_rv32|exu|data~52, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~51 , px_rv32|exu|data_out~51, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~52 , px_rv32|exu|data_out~52, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~53 , px_rv32|exu|data_out~53, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~54 , px_rv32|exu|data_out~54, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~55 , px_rv32|exu|data_out~55, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out~56 , px_rv32|exu|data_out~56, px_rv32_soc, 1
instance = comp, \px_rv32|exu|data_out[4] , px_rv32|exu|data_out[4], px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i~4 , mtimecmp|mtimecmpl_i~4, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmph_i[4] , mtimecmp|mtimecmph_i[4], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[4]~11 , bus_martix|data_i_cpu[4]~11, px_rv32_soc, 1
instance = comp, \rom|altsyncram_component|auto_generated|ram_block1a4 , rom|altsyncram_component|auto_generated|ram_block1a4, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[4]~12 , bus_martix|data_i_cpu[4]~12, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[4]~10 , bus_martix|data_i_cpu[4]~10, px_rv32_soc, 1
instance = comp, \p0[4]~input , p0[4]~input, px_rv32_soc, 1
instance = comp, \port0|data[4] , port0|data[4], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[4]~13 , bus_martix|data_i_cpu[4]~13, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[4]~14 , bus_martix|data_i_cpu[4]~14, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins~13 , px_rv32|biu|ins~13, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins[4] , px_rv32|biu|ins[4], px_rv32_soc, 1
instance = comp, \px_rv32|iu|Equal22~0 , px_rv32|iu|Equal22~0, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[22]~1 , px_rv32|biu|data_o[22]~1, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[15]~21 , px_rv32|biu|data_o[15]~21, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i~9 , mtimecmp|mtimecmpl_i~9, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i[14] , mtimecmp|mtimecmpl_i[14], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[14]~35 , bus_martix|data_i_cpu[14]~35, px_rv32_soc, 1
instance = comp, \rom|altsyncram_component|auto_generated|ram_block1a13 , rom|altsyncram_component|auto_generated|ram_block1a13, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[14]~37 , bus_martix|data_i_cpu[14]~37, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[14]~36 , bus_martix|data_i_cpu[14]~36, px_rv32_soc, 1
instance = comp, \p1[6]~input , p1[6]~input, px_rv32_soc, 1
instance = comp, \port1|data[6] , port1|data[6], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[14]~38 , bus_martix|data_i_cpu[14]~38, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[14]~39 , bus_martix|data_i_cpu[14]~39, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins~6 , px_rv32|biu|ins~6, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins[14] , px_rv32|biu|ins[14], px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~34 , px_rv32|exu|addr_csr_out~34, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~170 , px_rv32|exu|addr_csr_out~170, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~169 , px_rv32|exu|addr_csr_out~169, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~171 , px_rv32|exu|addr_csr_out~171, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~182 , px_rv32|exu|addr_csr_out~182, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~172 , px_rv32|exu|addr_csr_out~172, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out[1] , px_rv32|exu|addr_csr_out[1], px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[0]~0 , px_rv32|biu|data_o[0]~0, px_rv32_soc, 1
instance = comp, \mtimecmp|mtimecmpl_i~0 , mtimecmp|mtimecmpl_i~0, px_rv32_soc, 1
instance = comp, \px_rv32|biu|data_o[0]~36 , px_rv32|biu|data_o[0]~36, px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[0] , mtime|mtimerh_i[0], px_rv32_soc, 1
instance = comp, \mtime|mtimerh_i[1] , mtime|mtimerh_i[1], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[1]~50 , bus_martix|data_i_cpu[1]~50, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[1]~49 , bus_martix|data_i_cpu[1]~49, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[1]~51 , bus_martix|data_i_cpu[1]~51, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins~9 , px_rv32|biu|ins~9, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins[1] , px_rv32|biu|ins[1], px_rv32_soc, 1
instance = comp, \px_rv32|iu|Equal5~0 , px_rv32|iu|Equal5~0, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out[2]~8 , px_rv32|exu|addr_csr_out[2]~8, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out[25]~9 , px_rv32|exu|addr_csr_out[25]~9, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~54 , px_rv32|exu|addr_csr_out~54, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~55 , px_rv32|exu|addr_csr_out~55, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~56 , px_rv32|exu|addr_csr_out~56, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~57 , px_rv32|exu|addr_csr_out~57, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~58 , px_rv32|exu|addr_csr_out~58, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out[15] , px_rv32|exu|addr_csr_out[15], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~32 , px_rv32|csr_gpr|pc~32, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~33 , px_rv32|csr_gpr|pc~33, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~34 , px_rv32|csr_gpr|pc~34, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc[15] , px_rv32|csr_gpr|pc[15], px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr~11 , px_rv32|biu|addr~11, px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr[15] , px_rv32|biu|addr[15], px_rv32_soc, 1
instance = comp, \bus_martix|addr[1]~1 , bus_martix|addr[1]~1, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[13]~32 , bus_martix|data_i_cpu[13]~32, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[13]~31 , bus_martix|data_i_cpu[13]~31, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[13]~30 , bus_martix|data_i_cpu[13]~30, px_rv32_soc, 1
instance = comp, \p1[5]~input , p1[5]~input, px_rv32_soc, 1
instance = comp, \port1|data[5] , port1|data[5], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[13]~33 , bus_martix|data_i_cpu[13]~33, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[13]~34 , bus_martix|data_i_cpu[13]~34, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins~4 , px_rv32|biu|ins~4, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins[13] , px_rv32|biu|ins[13], px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out[25]~13 , px_rv32|exu|addr_csr_out[25]~13, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out[25]~18 , px_rv32|exu|addr_csr_out[25]~18, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out[25]~19 , px_rv32|exu|addr_csr_out[25]~19, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out[25]~20 , px_rv32|exu|addr_csr_out[25]~20, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~69 , px_rv32|exu|addr_csr_out~69, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~70 , px_rv32|exu|addr_csr_out~70, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~71 , px_rv32|exu|addr_csr_out~71, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~72 , px_rv32|exu|addr_csr_out~72, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out~73 , px_rv32|exu|addr_csr_out~73, px_rv32_soc, 1
instance = comp, \px_rv32|exu|addr_csr_out[8] , px_rv32|exu|addr_csr_out[8], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc~14 , px_rv32|csr_gpr|mepc~14, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|mepc[8] , px_rv32|csr_gpr|mepc[8], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~41 , px_rv32|csr_gpr|pc~41, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~42 , px_rv32|csr_gpr|pc~42, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~43 , px_rv32|csr_gpr|pc~43, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc[8] , px_rv32|csr_gpr|pc[8], px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr~14 , px_rv32|biu|addr~14, px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr[8] , px_rv32|biu|addr[8], px_rv32_soc, 1
instance = comp, \bus_martix|Equal0~3 , bus_martix|Equal0~3, px_rv32_soc, 1
instance = comp, \bus_martix|Equal0~10 , bus_martix|Equal0~10, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[22]~88 , bus_martix|data_i_cpu[22]~88, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[22]~87 , bus_martix|data_i_cpu[22]~87, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[22]~89 , bus_martix|data_i_cpu[22]~89, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[22]~90 , bus_martix|data_i_cpu[22]~90, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins~23 , px_rv32|biu|ins~23, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins[22] , px_rv32|biu|ins[22], px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|Equal6~0 , px_rv32|csr_gpr|Equal6~0, px_rv32_soc, 1
instance = comp, \px_rv32|iu|ret~2 , px_rv32|iu|ret~2, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc[20]~11 , px_rv32|csr_gpr|pc[20]~11, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~26 , px_rv32|csr_gpr|pc~26, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~27 , px_rv32|csr_gpr|pc~27, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc~28 , px_rv32|csr_gpr|pc~28, px_rv32_soc, 1
instance = comp, \px_rv32|csr_gpr|pc[14] , px_rv32|csr_gpr|pc[14], px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr~9 , px_rv32|biu|addr~9, px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr[14] , px_rv32|biu|addr[14], px_rv32_soc, 1
instance = comp, \bus_martix|addr[0]~0 , bus_martix|addr[0]~0, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[12]~27 , bus_martix|data_i_cpu[12]~27, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[12]~26 , bus_martix|data_i_cpu[12]~26, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[12]~25 , bus_martix|data_i_cpu[12]~25, px_rv32_soc, 1
instance = comp, \p1[4]~input , p1[4]~input, px_rv32_soc, 1
instance = comp, \port1|data[4] , port1|data[4], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[12]~28 , bus_martix|data_i_cpu[12]~28, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[12]~29 , bus_martix|data_i_cpu[12]~29, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins~7 , px_rv32|biu|ins~7, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins[12] , px_rv32|biu|ins[12], px_rv32_soc, 1
instance = comp, \px_rv32|iu|Equal18~2 , px_rv32|iu|Equal18~2, px_rv32_soc, 1
instance = comp, \px_rv32|biu|statu_biu~12 , px_rv32|biu|statu_biu~12, px_rv32_soc, 1
instance = comp, \px_rv32|biu|statu_biu~13 , px_rv32|biu|statu_biu~13, px_rv32_soc, 1
instance = comp, \px_rv32|biu|statu_biu~14 , px_rv32|biu|statu_biu~14, px_rv32_soc, 1
instance = comp, \px_rv32|biu|statu_biu~15 , px_rv32|biu|statu_biu~15, px_rv32_soc, 1
instance = comp, \px_rv32|biu|statu_biu~16 , px_rv32|biu|statu_biu~16, px_rv32_soc, 1
instance = comp, \px_rv32|biu|statu_biu~32 , px_rv32|biu|statu_biu~32, px_rv32_soc, 1
instance = comp, \px_rv32|biu|statu_biu[0] , px_rv32|biu|statu_biu[0], px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr~3 , px_rv32|biu|addr~3, px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr~0 , px_rv32|biu|addr~0, px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr~4 , px_rv32|biu|addr~4, px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr~12 , px_rv32|biu|addr~12, px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr[10] , px_rv32|biu|addr[10], px_rv32_soc, 1
instance = comp, \bus_martix|rdy_cpu~0 , bus_martix|rdy_cpu~0, px_rv32_soc, 1
instance = comp, \bus_martix|Equal6~0 , bus_martix|Equal6~0, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[5]~16 , bus_martix|data_i_cpu[5]~16, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[5]~17 , bus_martix|data_i_cpu[5]~17, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[5]~15 , bus_martix|data_i_cpu[5]~15, px_rv32_soc, 1
instance = comp, \p0[5]~input , p0[5]~input, px_rv32_soc, 1
instance = comp, \port0|data[5] , port0|data[5], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[5]~18 , bus_martix|data_i_cpu[5]~18, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[5]~19 , bus_martix|data_i_cpu[5]~19, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins~12 , px_rv32|biu|ins~12, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins[5] , px_rv32|biu|ins[5], px_rv32_soc, 1
instance = comp, \px_rv32|iu|Equal26~0 , px_rv32|iu|Equal26~0, px_rv32_soc, 1
instance = comp, \px_rv32|biu|rd_n~1 , px_rv32|biu|rd_n~1, px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr~37 , px_rv32|biu|addr~37, px_rv32_soc, 1
instance = comp, \px_rv32|biu|rd_n~2 , px_rv32|biu|rd_n~2, px_rv32_soc, 1
instance = comp, \px_rv32|biu|rd_n~3 , px_rv32|biu|rd_n~3, px_rv32_soc, 1
instance = comp, \px_rv32|biu|rd_n~0 , px_rv32|biu|rd_n~0, px_rv32_soc, 1
instance = comp, \rdy_rom~0 , rdy_rom~0, px_rv32_soc, 1
instance = comp, \bus_martix|rd_n_p , bus_martix|rd_n_p, px_rv32_soc, 1
instance = comp, \bus_martix|rd_n_p~clkctrl , bus_martix|rd_n_p~clkctrl, px_rv32_soc, 1
instance = comp, \p0[6]~input , p0[6]~input, px_rv32_soc, 1
instance = comp, \port0|data[6] , port0|data[6], px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[6]~3 , bus_martix|data_i_cpu[6]~3, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[6]~1 , bus_martix|data_i_cpu[6]~1, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[6]~0 , bus_martix|data_i_cpu[6]~0, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[6]~2 , bus_martix|data_i_cpu[6]~2, px_rv32_soc, 1
instance = comp, \bus_martix|data_i_cpu[6]~4 , bus_martix|data_i_cpu[6]~4, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins~14 , px_rv32|biu|ins~14, px_rv32_soc, 1
instance = comp, \px_rv32|biu|ins[6] , px_rv32|biu|ins[6], px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr_mis_judge~0 , px_rv32|biu|addr_mis_judge~0, px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr_mis_judge~1 , px_rv32|biu|addr_mis_judge~1, px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr_mis_st~0 , px_rv32|biu|addr_mis_st~0, px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr_mis_st , px_rv32|biu|addr_mis_st, px_rv32_soc, 1
instance = comp, \px_rv32|biu|addr_mis , px_rv32|biu|addr_mis, px_rv32_soc, 1
instance = comp, \px_rv32|iu|statu~7 , px_rv32|iu|statu~7, px_rv32_soc, 1
instance = comp, \px_rv32|exu|rdy_exu~3 , px_rv32|exu|rdy_exu~3, px_rv32_soc, 1
instance = comp, \px_rv32|iu|statu~8 , px_rv32|iu|statu~8, px_rv32_soc, 1
instance = comp, \px_rv32|iu|statu[1] , px_rv32|iu|statu[1], px_rv32_soc, 1
instance = comp, \px_rv32|iu|statu~10 , px_rv32|iu|statu~10, px_rv32_soc, 1
instance = comp, \px_rv32|iu|statu~11 , px_rv32|iu|statu~11, px_rv32_soc, 1
instance = comp, \px_rv32|iu|statu~12 , px_rv32|iu|statu~12, px_rv32_soc, 1
instance = comp, \px_rv32|iu|statu[2] , px_rv32|iu|statu[2], px_rv32_soc, 1
instance = comp, \px_rv32|iu|Equal0~0 , px_rv32|iu|Equal0~0, px_rv32_soc, 1
instance = comp, \px_rv32|iu|statu~5 , px_rv32|iu|statu~5, px_rv32_soc, 1
instance = comp, \px_rv32|iu|statu~3 , px_rv32|iu|statu~3, px_rv32_soc, 1
instance = comp, \px_rv32|iu|statu~4 , px_rv32|iu|statu~4, px_rv32_soc, 1
instance = comp, \px_rv32|iu|statu~6 , px_rv32|iu|statu~6, px_rv32_soc, 1
instance = comp, \px_rv32|iu|statu[0] , px_rv32|iu|statu[0], px_rv32_soc, 1
instance = comp, \px_rv32|biu|statu_biu[2]~22 , px_rv32|biu|statu_biu[2]~22, px_rv32_soc, 1
instance = comp, \px_rv32|biu|statu_biu~27 , px_rv32|biu|statu_biu~27, px_rv32_soc, 1
instance = comp, \px_rv32|biu|statu_biu~35 , px_rv32|biu|statu_biu~35, px_rv32_soc, 1
instance = comp, \px_rv32|biu|statu_biu[2]~28 , px_rv32|biu|statu_biu[2]~28, px_rv32_soc, 1
instance = comp, \px_rv32|biu|statu_biu[2] , px_rv32|biu|statu_biu[2], px_rv32_soc, 1
instance = comp, \px_rv32|biu|wr_n~2 , px_rv32|biu|wr_n~2, px_rv32_soc, 1
instance = comp, \px_rv32|biu|wr_n~3 , px_rv32|biu|wr_n~3, px_rv32_soc, 1
instance = comp, \px_rv32|biu|wr_n~1 , px_rv32|biu|wr_n~1, px_rv32_soc, 1
instance = comp, \px_rv32|biu|wr_n~0 , px_rv32|biu|wr_n~0, px_rv32_soc, 1
instance = comp, \bus_martix|wr_n_p , bus_martix|wr_n_p, px_rv32_soc, 1
instance = comp, \bus_martix|wr_n_p~clkctrl , bus_martix|wr_n_p~clkctrl, px_rv32_soc, 1
instance = comp, \port0|data_p[0]~feeder , port0|data_p[0]~feeder, px_rv32_soc, 1
instance = comp, \bus_martix|l8_p~0 , bus_martix|l8_p~0, px_rv32_soc, 1
instance = comp, \bus_martix|l8_p~1 , bus_martix|l8_p~1, px_rv32_soc, 1
instance = comp, \port0|data_p[0] , port0|data_p[0], px_rv32_soc, 1
instance = comp, \port0|data_p[1]~feeder , port0|data_p[1]~feeder, px_rv32_soc, 1
instance = comp, \port0|data_p[1] , port0|data_p[1], px_rv32_soc, 1
instance = comp, \port0|data_p[2] , port0|data_p[2], px_rv32_soc, 1
instance = comp, \port0|data_p[3]~feeder , port0|data_p[3]~feeder, px_rv32_soc, 1
instance = comp, \port0|data_p[3] , port0|data_p[3], px_rv32_soc, 1
instance = comp, \port0|data_p[4]~feeder , port0|data_p[4]~feeder, px_rv32_soc, 1
instance = comp, \port0|data_p[4] , port0|data_p[4], px_rv32_soc, 1
instance = comp, \port0|data_p[5]~feeder , port0|data_p[5]~feeder, px_rv32_soc, 1
instance = comp, \port0|data_p[5] , port0|data_p[5], px_rv32_soc, 1
instance = comp, \port0|data_p[6] , port0|data_p[6], px_rv32_soc, 1
instance = comp, \port0|data_p[7]~feeder , port0|data_p[7]~feeder, px_rv32_soc, 1
instance = comp, \port0|data_p[7] , port0|data_p[7], px_rv32_soc, 1
instance = comp, \bus_martix|l16_p~3 , bus_martix|l16_p~3, px_rv32_soc, 1
instance = comp, \bus_martix|l16_p~2 , bus_martix|l16_p~2, px_rv32_soc, 1
instance = comp, \port1|data_p[0] , port1|data_p[0], px_rv32_soc, 1
instance = comp, \port1|data_p[1] , port1|data_p[1], px_rv32_soc, 1
instance = comp, \port1|data_p[2]~feeder , port1|data_p[2]~feeder, px_rv32_soc, 1
instance = comp, \port1|data_p[2] , port1|data_p[2], px_rv32_soc, 1
instance = comp, \port1|data_p[3]~feeder , port1|data_p[3]~feeder, px_rv32_soc, 1
instance = comp, \port1|data_p[3] , port1|data_p[3], px_rv32_soc, 1
instance = comp, \port1|data_p[4]~feeder , port1|data_p[4]~feeder, px_rv32_soc, 1
instance = comp, \port1|data_p[4] , port1|data_p[4], px_rv32_soc, 1
instance = comp, \port1|data_p[5] , port1|data_p[5], px_rv32_soc, 1
instance = comp, \port1|data_p[6]~feeder , port1|data_p[6]~feeder, px_rv32_soc, 1
instance = comp, \port1|data_p[6] , port1|data_p[6], px_rv32_soc, 1
instance = comp, \port1|data_p[7]~feeder , port1|data_p[7]~feeder, px_rv32_soc, 1
instance = comp, \port1|data_p[7] , port1|data_p[7], px_rv32_soc, 1
instance = comp, \port2|data_p[0]~feeder , port2|data_p[0]~feeder, px_rv32_soc, 1
instance = comp, \bus_martix|h24_p~0 , bus_martix|h24_p~0, px_rv32_soc, 1
instance = comp, \bus_martix|h24_p~1 , bus_martix|h24_p~1, px_rv32_soc, 1
instance = comp, \port2|data_p[0] , port2|data_p[0], px_rv32_soc, 1
instance = comp, \port2|data_p[1]~feeder , port2|data_p[1]~feeder, px_rv32_soc, 1
instance = comp, \port2|data_p[1] , port2|data_p[1], px_rv32_soc, 1
instance = comp, \port2|data_p[2]~feeder , port2|data_p[2]~feeder, px_rv32_soc, 1
instance = comp, \port2|data_p[2] , port2|data_p[2], px_rv32_soc, 1
instance = comp, \port2|data_p[3]~feeder , port2|data_p[3]~feeder, px_rv32_soc, 1
instance = comp, \port2|data_p[3] , port2|data_p[3], px_rv32_soc, 1
instance = comp, \port2|data_p[4]~feeder , port2|data_p[4]~feeder, px_rv32_soc, 1
instance = comp, \port2|data_p[4] , port2|data_p[4], px_rv32_soc, 1
instance = comp, \port2|data_p[5]~feeder , port2|data_p[5]~feeder, px_rv32_soc, 1
instance = comp, \port2|data_p[5] , port2|data_p[5], px_rv32_soc, 1
instance = comp, \port2|data_p[6]~feeder , port2|data_p[6]~feeder, px_rv32_soc, 1
instance = comp, \port2|data_p[6] , port2|data_p[6], px_rv32_soc, 1
instance = comp, \port2|data_p[7] , port2|data_p[7], px_rv32_soc, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
