// Seed: 3043417582
module module_0 (
    input uwire id_0,
    output supply1 id_1,
    input tri id_2,
    input wand id_3
);
  reg id_5;
  assign id_5 = ~id_2 + "" - id_2;
  wor id_6;
  always begin : LABEL_0
    id_5 <= -1'h0;
  end
  assign id_6 = -1;
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    output uwire id_2,
    input supply0 id_3,
    input tri id_4,
    input tri id_5,
    output supply1 id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_5,
      id_1
  );
  parameter id_9 = 1 ? 1 : 1;
endmodule
