0.7
2020.2
May 22 2024
19:03:11
C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/RTL/CORDIC_pipeline.v,1744893297,verilog,,C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/TESTBED/testbench.v,,CORDIC_pipeline;single_stage,,,,,,,,
C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/TESTBED/testbench.v,1744891938,verilog,,,,clk_gen;testbench,,,,,,,,
C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/VIVADO/DSP_in_VLSI_HW4_pipeline_v1/DSP_in_VLSI_HW4_pipeline_v1.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
