#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Tue Jun 21 16:43:11 2016
# Process ID: 20408
# Current directory: /home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/project.runs/synth_1
# Command line: vivado -log doImgProc.vds -mode batch -messageDb vivado.pb -notrace -source doImgProc.tcl
# Log file: /home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/project.runs/synth_1/doImgProc.vds
# Journal file: /home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/project.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source doImgProc.tcl -notrace
Command: synth_design -top doImgProc -part xc7z020clg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20644 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1052.051 ; gain = 145.078 ; free physical = 153 ; free virtual = 13785
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'doImgProc' [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc.vhd:77]
	Parameter C_S_AXI_CRTL_BUS_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_CRTL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_KERNEL_BUS_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_KERNEL_BUS_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc.vhd:137]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'doImgProc_CRTL_BUS_s_axi' declared at '/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc_CRTL_BUS_s_axi.vhd:12' bound to instance 'doImgProc_CRTL_BUS_s_axi_U' of component 'doImgProc_CRTL_BUS_s_axi' [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc.vhd:508]
INFO: [Synth 8-638] synthesizing module 'doImgProc_CRTL_BUS_s_axi' [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc_CRTL_BUS_s_axi.vhd:72]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'doImgProc_CRTL_BUS_s_axi' (1#1) [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc_CRTL_BUS_s_axi.vhd:72]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'doImgProc_KERNEL_BUS_s_axi' declared at '/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc_KERNEL_BUS_s_axi.vhd:12' bound to instance 'doImgProc_KERNEL_BUS_s_axi_U' of component 'doImgProc_KERNEL_BUS_s_axi' [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc.vhd:540]
INFO: [Synth 8-638] synthesizing module 'doImgProc_KERNEL_BUS_s_axi' [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc_KERNEL_BUS_s_axi.vhd:54]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'doImgProc_KERNEL_BUS_s_axi_ram' declared at '/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc_KERNEL_BUS_s_axi.vhd:325' bound to instance 'int_kernel' of component 'doImgProc_KERNEL_BUS_s_axi_ram' [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc_KERNEL_BUS_s_axi.vhd:126]
INFO: [Synth 8-638] synthesizing module 'doImgProc_KERNEL_BUS_s_axi_ram' [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc_KERNEL_BUS_s_axi.vhd:348]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'doImgProc_KERNEL_BUS_s_axi_ram' (2#1) [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc_KERNEL_BUS_s_axi.vhd:348]
INFO: [Synth 8-256] done synthesizing module 'doImgProc_KERNEL_BUS_s_axi' (3#1) [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc_KERNEL_BUS_s_axi.vhd:54]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'doImgProc_lineBuff_val_0' declared at '/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc_lineBuff_val_0.vhd:102' bound to instance 'lineBuff_val_0_U' of component 'doImgProc_lineBuff_val_0' [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc.vhd:569]
INFO: [Synth 8-638] synthesizing module 'doImgProc_lineBuff_val_0' [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc_lineBuff_val_0.vhd:120]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'doImgProc_lineBuff_val_0_ram' declared at '/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc_lineBuff_val_0.vhd:13' bound to instance 'doImgProc_lineBuff_val_0_ram_U' of component 'doImgProc_lineBuff_val_0_ram' [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc_lineBuff_val_0.vhd:137]
INFO: [Synth 8-638] synthesizing module 'doImgProc_lineBuff_val_0_ram' [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc_lineBuff_val_0.vhd:34]
	Parameter mem_type bound to: block - type: string 
	Parameter dwidth bound to: 8 - type: integer 
	Parameter awidth bound to: 9 - type: integer 
	Parameter mem_size bound to: 512 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'doImgProc_lineBuff_val_0_ram' (4#1) [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc_lineBuff_val_0.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'doImgProc_lineBuff_val_0' (5#1) [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc_lineBuff_val_0.vhd:120]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'doImgProc_lineBuff_val_0' declared at '/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc_lineBuff_val_0.vhd:102' bound to instance 'lineBuff_val_1_U' of component 'doImgProc_lineBuff_val_0' [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc.vhd:586]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'doImgProc_lineBuff_val_0' declared at '/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc_lineBuff_val_0.vhd:102' bound to instance 'lineBuff_val_2_U' of component 'doImgProc_lineBuff_val_0' [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc.vhd:603]
INFO: [Synth 8-256] done synthesizing module 'doImgProc' (6#1) [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc.vhd:77]
WARNING: [Synth 8-3331] design doImgProc_lineBuff_val_0 has unconnected port reset
WARNING: [Synth 8-3331] design doImgProc has unconnected port inStream_TLAST[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1093.496 ; gain = 186.523 ; free physical = 136 ; free virtual = 13740
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1093.496 ; gain = 186.523 ; free physical = 143 ; free virtual = 13746
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc.xdc]
Finished Parsing XDC File [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1440.070 ; gain = 0.004 ; free physical = 132 ; free virtual = 13626
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1440.070 ; gain = 533.098 ; free physical = 131 ; free virtual = 13626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1440.070 ; gain = 533.098 ; free physical = 131 ; free virtual = 13626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1440.070 ; gain = 533.098 ; free physical = 131 ; free virtual = 13626
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "AWREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BVALID" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RVALID_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'waddr_reg' and it is trimmed from '5' to '4' bits. [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc_KERNEL_BUS_s_axi.vhd:201]
INFO: [Synth 8-5544] ROM "AWREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BVALID" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'lineBuff_val_2_addr_reg_1319_reg[8:0]' into 'lineBuff_val_1_addr_reg_1314_reg[8:0]' [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc.vhd:821]
WARNING: [Synth 8-3936] Found unconnected internal register 'col_assign_1_0_2_reg_1396_reg' and it is trimmed from '32' to '9' bits. [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc.vhd:787]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_1224_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_562_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "sel_tmp2_fu_544_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sel_tmp5_fu_550_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sel_tmp8_fu_556_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exitcond_fu_1224_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_562_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "sel_tmp2_fu_544_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sel_tmp5_fu_550_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sel_tmp8_fu_556_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1440.070 ; gain = 533.098 ; free physical = 120 ; free virtual = 13615
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 9     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 7     
	                8 Bit    Registers := 32    
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 33    
+---RAMs : 
	               4K Bit         RAMs := 3     
	               96 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   6 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   3 Input     11 Bit        Muxes := 1     
	  12 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 21    
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module doImgProc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 7     
	                8 Bit    Registers := 26    
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   3 Input     11 Bit        Muxes := 1     
	  12 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 21    
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module doImgProc_CRTL_BUS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module doImgProc_KERNEL_BUS_s_axi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               96 Bit         RAMs := 1     
Module doImgProc_KERNEL_BUS_s_axi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module doImgProc_lineBuff_val_0_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1440.070 ; gain = 533.098 ; free physical = 119 ; free virtual = 13615
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'reg_527_reg[7:0]' into 'reg_527_reg[7:0]' [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc.vhd:850]
INFO: [Synth 8-4471] merging register 'reg_540_reg[7:0]' into 'reg_540_reg[7:0]' [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc.vhd:866]
INFO: [Synth 8-4471] merging register 'reg_531_reg[7:0]' into 'reg_531_reg[7:0]' [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc.vhd:858]
INFO: [Synth 8-4471] merging register 'reg_527_reg[7:0]' into 'reg_527_reg[7:0]' [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc.vhd:850]
INFO: [Synth 8-4471] merging register 'reg_531_reg[7:0]' into 'reg_531_reg[7:0]' [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc.vhd:858]
INFO: [Synth 8-4471] merging register 'reg_540_reg[7:0]' into 'reg_540_reg[7:0]' [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc.vhd:866]
INFO: [Synth 8-4471] merging register 'reg_531_reg[7:0]' into 'reg_531_reg[7:0]' [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc.vhd:858]
INFO: [Synth 8-4471] merging register 'reg_531_reg[7:0]' into 'reg_531_reg[7:0]' [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc.vhd:858]
INFO: [Synth 8-5546] ROM "exitcond1_fu_562_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "sel_tmp8_fu_556_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sel_tmp2_fu_544_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sel_tmp5_fu_550_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design doImgProc has unconnected port inStream_TLAST[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1440.070 ; gain = 533.098 ; free physical = 136 ; free virtual = 13632
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1440.070 ; gain = 533.098 ; free physical = 136 ; free virtual = 13632

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-3971] The signal int_kernel/gen_write[1].mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                    | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|doImgProc_KERNEL_BUS_s_axi_ram | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|doImgProc_lineBuff_val_0_ram   | ram_reg              | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|doImgProc_lineBuff_val_0_ram   | ram_reg              | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|doImgProc_lineBuff_val_0_ram   | ram_reg              | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'tmp_s_reg_1309_reg[0]' (FDE) to 'lineBuff_val_1_addr_reg_1314_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_s_reg_1309_reg[1]' (FDE) to 'lineBuff_val_1_addr_reg_1314_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_s_reg_1309_reg[2]' (FDE) to 'lineBuff_val_1_addr_reg_1314_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_s_reg_1309_reg[3]' (FDE) to 'lineBuff_val_1_addr_reg_1314_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_s_reg_1309_reg[4]' (FDE) to 'lineBuff_val_1_addr_reg_1314_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_s_reg_1309_reg[5]' (FDE) to 'lineBuff_val_1_addr_reg_1314_reg[5]'
INFO: [Synth 8-3886] merging instance 'tmp_s_reg_1309_reg[6]' (FDE) to 'lineBuff_val_1_addr_reg_1314_reg[6]'
INFO: [Synth 8-3886] merging instance 'tmp_s_reg_1309_reg[7]' (FDE) to 'lineBuff_val_1_addr_reg_1314_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_s_reg_1309_reg[8]' (FDE) to 'lineBuff_val_1_addr_reg_1314_reg[8]'
INFO: [Synth 8-3886] merging instance 'doImgProc_KERNEL_BUS_s_axi_U/rstate_reg[1]' (FDSE) to 'doImgProc_KERNEL_BUS_s_axi_U/rstate_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (doImgProc_KERNEL_BUS_s_axi_U/\wstate_reg[2] )
INFO: [Synth 8-3886] merging instance 'doImgProc_CRTL_BUS_s_axi_U/rstate_reg[1]' (FDSE) to 'doImgProc_CRTL_BUS_s_axi_U/rstate_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (doImgProc_CRTL_BUS_s_axi_U/\wstate_reg[2] )
INFO: [Synth 8-3886] merging instance 'tmp_9_reg_1695_reg[0]' (FDE) to 'valOutput_reg_1685_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_9_reg_1695_reg[1]' (FDE) to 'valOutput_reg_1685_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_9_reg_1695_reg[2]' (FDE) to 'valOutput_reg_1685_reg[5]'
INFO: [Synth 8-3886] merging instance 'tmp_9_reg_1695_reg[3]' (FDE) to 'valOutput_reg_1685_reg[6]'
INFO: [Synth 8-3886] merging instance 'tmp_9_reg_1695_reg[4]' (FDE) to 'valOutput_reg_1685_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_9_reg_1695_reg[5]' (FDE) to 'valOutput_reg_1685_reg[8]'
INFO: [Synth 8-3886] merging instance 'tmp_9_reg_1695_reg[6]' (FDE) to 'valOutput_reg_1685_reg[9]'
INFO: [Synth 8-3886] merging instance 'valOutput_reg_1685_reg[10]' (FDE) to 'tmp_9_reg_1695_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_9_reg_1695_reg[8]' (FDE) to 'valOutput_reg_1685_reg[11]'
INFO: [Synth 8-3886] merging instance 'tmp_9_reg_1695_reg[9]' (FDE) to 'valOutput_reg_1685_reg[12]'
INFO: [Synth 8-3886] merging instance 'tmp_9_reg_1695_reg[10]' (FDE) to 'valOutput_reg_1685_reg[13]'
INFO: [Synth 8-3886] merging instance 'tmp_9_reg_1695_reg[11]' (FDE) to 'valOutput_reg_1685_reg[14]'
INFO: [Synth 8-3886] merging instance 'valOutput_reg_1685_reg[15]' (FDE) to 'tmp_6_reg_1690_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_9_reg_1695_reg[12]' (FDE) to 'tmp_6_reg_1690_reg[0]'
WARNING: [Synth 8-3332] Sequential element (wstate_reg[2]) is unused and will be removed from module doImgProc_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (rstate_reg[1]) is unused and will be removed from module doImgProc_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (wstate_reg[2]) is unused and will be removed from module doImgProc_KERNEL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (rstate_reg[1]) is unused and will be removed from module doImgProc_KERNEL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (waddr_reg[1]) is unused and will be removed from module doImgProc_KERNEL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (waddr_reg[0]) is unused and will be removed from module doImgProc_KERNEL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[31]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[30]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[29]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[28]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[27]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[26]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[25]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[24]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[23]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[22]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[21]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[20]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[19]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[18]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[17]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[16]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[15]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[14]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[13]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[12]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[11]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[10]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[9]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_2_reg_1436_reg[31]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_2_reg_1436_reg[30]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_2_reg_1436_reg[29]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_2_reg_1436_reg[28]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_2_reg_1436_reg[27]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_2_reg_1436_reg[26]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_2_reg_1436_reg[25]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_2_reg_1436_reg[24]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_2_reg_1436_reg[23]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_2_reg_1436_reg[22]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_2_reg_1436_reg[21]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_2_reg_1436_reg[20]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_2_reg_1436_reg[19]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_2_reg_1436_reg[18]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_2_reg_1436_reg[17]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_2_reg_1436_reg[16]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_2_reg_1436_reg[15]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_2_reg_1436_reg[14]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_2_reg_1436_reg[13]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_2_reg_1436_reg[12]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_2_reg_1436_reg[11]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_2_reg_1436_reg[10]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_2_reg_1436_reg[9]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_reg_493_reg[31]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_reg_493_reg[30]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_reg_493_reg[29]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_reg_493_reg[28]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_reg_493_reg[27]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_reg_493_reg[26]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_reg_493_reg[25]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_reg_493_reg[24]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_reg_493_reg[23]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_reg_493_reg[22]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_reg_493_reg[21]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_reg_493_reg[20]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_reg_493_reg[19]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_reg_493_reg[18]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_reg_493_reg[17]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_reg_493_reg[16]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_reg_493_reg[15]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_reg_493_reg[14]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_reg_493_reg[13]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_reg_493_reg[12]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_reg_493_reg[11]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_reg_493_reg[10]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_reg_493_reg[9]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_9_reg_1695_reg[0]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_9_reg_1695_reg[1]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_9_reg_1695_reg[2]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_9_reg_1695_reg[3]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_9_reg_1695_reg[4]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_9_reg_1695_reg[5]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_9_reg_1695_reg[6]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (valOutput_reg_1685_reg[10]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_9_reg_1695_reg[8]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_9_reg_1695_reg[9]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_9_reg_1695_reg[10]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_9_reg_1695_reg[11]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (valOutput_reg_1685_reg[15]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_9_reg_1695_reg[12]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[0]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[1]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[2]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[3]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[4]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[5]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[6]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[7]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[8]) is unused and will be removed from module doImgProc.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1440.074 ; gain = 533.102 ; free physical = 150 ; free virtual = 13597
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1440.074 ; gain = 533.102 ; free physical = 150 ; free virtual = 13597

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1440.074 ; gain = 533.102 ; free physical = 200 ; free virtual = 13655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1440.074 ; gain = 533.102 ; free physical = 188 ; free virtual = 13643
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance lineBuff_val_0_U/doImgProc_lineBuff_val_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance lineBuff_val_0_U/doImgProc_lineBuff_val_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance lineBuff_val_1_U/doImgProc_lineBuff_val_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance lineBuff_val_1_U/doImgProc_lineBuff_val_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance lineBuff_val_2_U/doImgProc_lineBuff_val_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance lineBuff_val_2_U/doImgProc_lineBuff_val_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1459.309 ; gain = 552.336 ; free physical = 165 ; free virtual = 13621
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1459.309 ; gain = 552.336 ; free physical = 165 ; free virtual = 13621

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1459.309 ; gain = 552.336 ; free physical = 165 ; free virtual = 13621
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1459.309 ; gain = 552.336 ; free physical = 165 ; free virtual = 13621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1459.309 ; gain = 552.336 ; free physical = 165 ; free virtual = 13621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1459.309 ; gain = 552.336 ; free physical = 165 ; free virtual = 13620
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1459.309 ; gain = 552.336 ; free physical = 165 ; free virtual = 13620
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1459.309 ; gain = 552.336 ; free physical = 165 ; free virtual = 13620
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1459.309 ; gain = 552.336 ; free physical = 165 ; free virtual = 13620
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   197|
|2     |LUT1     |    33|
|3     |LUT2     |   264|
|4     |LUT3     |   387|
|5     |LUT4     |   394|
|6     |LUT5     |   307|
|7     |LUT6     |   388|
|8     |MUXF7    |     8|
|9     |RAMB18E1 |     3|
|10    |RAMB36E1 |     1|
|11    |FDRE     |   911|
|12    |FDSE     |     4|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------------+-------------------------------+------+
|      |Instance                           |Module                         |Cells |
+------+-----------------------------------+-------------------------------+------+
|1     |top                                |                               |  2897|
|2     |  doImgProc_CRTL_BUS_s_axi_U       |doImgProc_CRTL_BUS_s_axi       |   172|
|3     |  doImgProc_KERNEL_BUS_s_axi_U     |doImgProc_KERNEL_BUS_s_axi     |   129|
|4     |    int_kernel                     |doImgProc_KERNEL_BUS_s_axi_ram |    40|
|5     |  lineBuff_val_0_U                 |doImgProc_lineBuff_val_0       |    20|
|6     |    doImgProc_lineBuff_val_0_ram_U |doImgProc_lineBuff_val_0_ram_3 |    20|
|7     |  lineBuff_val_1_U                 |doImgProc_lineBuff_val_0_0     |     2|
|8     |    doImgProc_lineBuff_val_0_ram_U |doImgProc_lineBuff_val_0_ram_2 |     2|
|9     |  lineBuff_val_2_U                 |doImgProc_lineBuff_val_0_1     |    40|
|10    |    doImgProc_lineBuff_val_0_ram_U |doImgProc_lineBuff_val_0_ram   |    40|
+------+-----------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1459.309 ; gain = 552.336 ; free physical = 165 ; free virtual = 13620
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 101 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1459.309 ; gain = 118.680 ; free physical = 164 ; free virtual = 13620
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1459.316 ; gain = 552.344 ; free physical = 164 ; free virtual = 13620
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 201 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'doImgProc' is not ideal for floorplanning, since the cellview 'doImgProc' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
107 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1459.316 ; gain = 477.844 ; free physical = 164 ; free virtual = 13622
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1491.328 ; gain = 0.000 ; free physical = 163 ; free virtual = 13621
INFO: [Common 17-206] Exiting Vivado at Tue Jun 21 16:43:57 2016...
