$date
	Sun Oct 23 03:05:46 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#369936
b1101 !
1"
#369938
b1101 &
b1101 %
1$
#369939
0"
#369942
b101000 &
b101000 %
#369946
b10100 &
b10100 %
#369950
b1010 &
b1010 %
#369954
b101 &
b101 %
#369958
b10000 &
b10000 %
#369962
b1000 &
b1000 %
#369966
b100 &
b100 %
#369970
b10 &
b10 %
#369974
b1 &
1#
b1 %
#369978
b0 &
b0 %
0#
0$
#1376740
b10 !
1"
#1376742
b10 &
b10 %
1$
#1376743
0"
#1376746
b1 &
b1 %
1#
#1376750
b0 &
0#
b0 %
0$
#2395593
b11 !
1"
#2395594
b11 &
b11 %
1$
#2395595
0"
#2395598
b1010 &
b1010 %
#2395602
b101 &
b101 %
#2395606
b10000 &
b10000 %
#2395610
b1000 &
b1000 %
#2395614
b100 &
b100 %
#2395618
b10 &
b10 %
#2395622
b1 &
1#
b1 %
#2395626
b0 &
b0 %
0#
0$
#4500012
