module instruction_mem(clk, pc, instruction);
input clk;
input[31:0] pc;
output reg[31:0] instruction;

reg[7:0] storage[255:0];

initial begin
$readmemh("input.txt", storage);
end

always@(posedge clk) begin
	instruction[31:24] = storage[pc];
	instruction[23:16] = storage[pc + 1];
	instruction[15:8] = storage[pc + 2];
	instruction[7:0] = storage[pc + 3];
end

endmodule

