Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,70
design__inferred_latch__count,0
design__instance__count,7351
design__instance__area,98547.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.01152558159083128
power__switching__total,0.010335331782698631
power__leakage__total,0.00001089422767108772
power__total,0.02187180705368519
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.35799167421525824
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.35796736033033133
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.1121919255919626
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.788365617324542
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.112192
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,14.788365
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.5159327555658535
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.5095435329007386
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6258121975544229
timing__setup__ws__corner:nom_slow_1p08V_125C,7.953956829420556
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.625812
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,7.953957
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.4182043441029781
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.4156041461946161
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3027806424616576
timing__setup__ws__corner:nom_typ_1p20V_25C,12.26505509648449
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.302781
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,12.265055
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.35799167421525824
clock__skew__worst_setup,0.35796736033033133
timing__hold__ws,0.1121919255919626
timing__setup__ws,7.953956829420556
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.112192
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,7.953957
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 854.4 313.74
design__core__bbox,2.88 3.78 851.52 309.96
design__io,45
design__die__area,268059
design__core__area,259837
design__instance__count__stdcell,7351
design__instance__area__stdcell,98547.3
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.379267
design__instance__utilization__stdcell,0.379267
design__rows,81
design__rows:CoreSite,81
design__sites,143208
design__sites:CoreSite,143208
design__instance__count__class:inverter,277
design__instance__area__class:inverter,1554.94
design__instance__count__class:sequential_cell,492
design__instance__area__class:sequential_cell,23209.8
design__instance__count__class:multi_input_combinational_cell,5346
design__instance__area__class:multi_input_combinational_cell,57322.3
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,1104
design__instance__area__class:timing_repair_buffer,15275.4
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,173182
design__violations,0
design__instance__count__class:clock_buffer,99
design__instance__area__class:clock_buffer,881.798
design__instance__count__class:clock_inverter,31
design__instance__area__class:clock_inverter,292.118
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,632
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
antenna_diodes_count,2
design__instance__count__class:antenna_cell,2
design__instance__area__class:antenna_cell,10.8864
route__net,7819
route__net__special,2
route__drc_errors__iter:0,5505
route__wirelength__iter:0,196090
route__drc_errors__iter:1,2807
route__wirelength__iter:1,194247
route__drc_errors__iter:2,2827
route__wirelength__iter:2,193790
route__drc_errors__iter:3,454
route__wirelength__iter:3,192178
route__drc_errors__iter:4,156
route__wirelength__iter:4,192083
route__drc_errors__iter:5,60
route__wirelength__iter:5,191979
route__drc_errors__iter:6,18
route__wirelength__iter:6,191971
route__drc_errors__iter:7,6
route__wirelength__iter:7,191977
route__drc_errors__iter:8,0
route__wirelength__iter:8,191984
route__drc_errors,0
route__wirelength,191984
route__vias,48003
route__vias__singlecut,48003
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,801.66
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,381
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,381
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,381
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,381
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19988
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19997
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0001245
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00014297
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000255695
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00014297
design_powergrid__voltage__worst,0.00014297
design_powergrid__voltage__worst__net:VPWR,1.19988
design_powergrid__drop__worst,0.00014297
design_powergrid__drop__worst__net:VPWR,0.0001245
design_powergrid__voltage__worst__net:VGND,0.00014297
design_powergrid__drop__worst__net:VGND,0.00014297
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000293000000000000006858229262274306847757543437182903289794921875
ir__drop__worst,0.000125000000000000002602085213965210641617886722087860107421875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
