#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Mon Dec 26 04:47:14 2016
# Process ID: 15524
# Current directory: E:/Vivado_Projects/MarbleMazeGame/MarbleMazeGame.runs/synth_1
# Command line: vivado.exe -log MarbleMazeGame.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MarbleMazeGame.tcl
# Log file: E:/Vivado_Projects/MarbleMazeGame/MarbleMazeGame.runs/synth_1/MarbleMazeGame.vds
# Journal file: E:/Vivado_Projects/MarbleMazeGame/MarbleMazeGame.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source MarbleMazeGame.tcl -notrace
Command: synth_design -top MarbleMazeGame -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21856 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 293.523 ; gain = 83.445
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MarbleMazeGame' [E:/Vivado_Projects/MarbleMazeGame/MarbleMazeGame.srcs/sources_1/new/MarbleMazeGame.sv:23]
INFO: [Synth 8-638] synthesizing module 'FrameLoader' [E:/Vivado_Projects/MarbleMazeGame/MarbleMazeGame.srcs/sources_1/new/FrameLoader.sv:23]
INFO: [Synth 8-638] synthesizing module 'SPI_StateMachine' [E:/Vivado_Projects/MarbleMazeGame/MarbleMazeGame.srcs/sources_1/new/SPI_StateMachine.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Vivado_Projects/MarbleMazeGame/MarbleMazeGame.srcs/sources_1/new/SPI_StateMachine.sv:42]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Vivado_Projects/MarbleMazeGame/MarbleMazeGame.srcs/sources_1/new/SPI_StateMachine.sv:82]
WARNING: [Synth 8-87] always_comb on 'nextS_reg' did not result in combinational logic [E:/Vivado_Projects/MarbleMazeGame/MarbleMazeGame.srcs/sources_1/new/SPI_StateMachine.sv:43]
WARNING: [Synth 8-87] always_comb on 'mosi_reg' did not result in combinational logic [E:/Vivado_Projects/MarbleMazeGame/MarbleMazeGame.srcs/sources_1/new/SPI_StateMachine.sv:83]
WARNING: [Synth 8-87] always_comb on 'load_reg' did not result in combinational logic [E:/Vivado_Projects/MarbleMazeGame/MarbleMazeGame.srcs/sources_1/new/SPI_StateMachine.sv:83]
INFO: [Synth 8-256] done synthesizing module 'SPI_StateMachine' (1#1) [E:/Vivado_Projects/MarbleMazeGame/MarbleMazeGame.srcs/sources_1/new/SPI_StateMachine.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Vivado_Projects/MarbleMazeGame/MarbleMazeGame.srcs/sources_1/new/FrameLoader.sv:77]
WARNING: [Synth 8-87] always_comb on 'address2_reg' did not result in combinational logic [E:/Vivado_Projects/MarbleMazeGame/MarbleMazeGame.srcs/sources_1/new/FrameLoader.sv:64]
WARNING: [Synth 8-87] always_comb on 'data2_reg' did not result in combinational logic [E:/Vivado_Projects/MarbleMazeGame/MarbleMazeGame.srcs/sources_1/new/FrameLoader.sv:64]
WARNING: [Synth 8-87] always_comb on 'address1_reg' did not result in combinational logic [E:/Vivado_Projects/MarbleMazeGame/MarbleMazeGame.srcs/sources_1/new/FrameLoader.sv:64]
WARNING: [Synth 8-87] always_comb on 'data1_reg' did not result in combinational logic [E:/Vivado_Projects/MarbleMazeGame/MarbleMazeGame.srcs/sources_1/new/FrameLoader.sv:64]
WARNING: [Synth 8-87] always_comb on 'nextS_reg' did not result in combinational logic [E:/Vivado_Projects/MarbleMazeGame/MarbleMazeGame.srcs/sources_1/new/FrameLoader.sv:83]
WARNING: [Synth 8-87] always_comb on 'finish_reg' did not result in combinational logic [E:/Vivado_Projects/MarbleMazeGame/MarbleMazeGame.srcs/sources_1/new/FrameLoader.sv:84]
INFO: [Synth 8-256] done synthesizing module 'FrameLoader' (2#1) [E:/Vivado_Projects/MarbleMazeGame/MarbleMazeGame.srcs/sources_1/new/FrameLoader.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Vivado_Projects/MarbleMazeGame/MarbleMazeGame.srcs/sources_1/new/MarbleMazeGame.sv:377]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Vivado_Projects/MarbleMazeGame/MarbleMazeGame.srcs/sources_1/new/MarbleMazeGame.sv:189]
INFO: [Synth 8-256] done synthesizing module 'MarbleMazeGame' (3#1) [E:/Vivado_Projects/MarbleMazeGame/MarbleMazeGame.srcs/sources_1/new/MarbleMazeGame.sv:23]
WARNING: [Synth 8-3917] design MarbleMazeGame has port dp driven by constant 1
WARNING: [Synth 8-3917] design MarbleMazeGame has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design MarbleMazeGame has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design MarbleMazeGame has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design MarbleMazeGame has port an[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 332.563 ; gain = 122.484
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 332.563 ; gain = 122.484
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Vivado_Projects/MarbleMazeGame/MarbleMazeGame.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [E:/Vivado_Projects/MarbleMazeGame/MarbleMazeGame.srcs/constrs_1/new/constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Vivado_Projects/MarbleMazeGame/MarbleMazeGame.srcs/constrs_1/new/constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MarbleMazeGame_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MarbleMazeGame_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 631.262 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 631.262 ; gain = 421.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 631.262 ; gain = 421.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 631.262 ; gain = 421.184
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 's_reg' in module 'SPI_StateMachine'
INFO: [Synth 8-5546] ROM "nextS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nextS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nextS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 's_reg' in module 'FrameLoader'
INFO: [Synth 8-5546] ROM "address2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "finish" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Vivado_Projects/MarbleMazeGame/MarbleMazeGame.srcs/sources_1/new/MarbleMazeGame.sv:189]
INFO: [Synth 8-5546] ROM "clk_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pass" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "timer_clk" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "nextS" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextS" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'mosi_reg' [E:/Vivado_Projects/MarbleMazeGame/MarbleMazeGame.srcs/sources_1/new/SPI_StateMachine.sv:83]
WARNING: [Synth 8-327] inferring latch for variable 'nextS_reg' [E:/Vivado_Projects/MarbleMazeGame/MarbleMazeGame.srcs/sources_1/new/SPI_StateMachine.sv:43]
WARNING: [Synth 8-327] inferring latch for variable 'nextS_reg' [E:/Vivado_Projects/MarbleMazeGame/MarbleMazeGame.srcs/sources_1/new/SPI_StateMachine.sv:43]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 | 0000000000000000000000000000000001 |                           000000
                      S1 | 0000000000000000000000000000000010 |                           000001
                      S2 | 0000000000000000000000000000000100 |                           000010
                      S3 | 0000000000000000000000000000001000 |                           000011
                      S4 | 0000000000000000000000000000010000 |                           000100
                      S5 | 0000000000000000000000000000100000 |                           000101
                      S6 | 0000000000000000000000000001000000 |                           000110
                      S7 | 0000000000000000000000000010000000 |                           000111
                      S8 | 0000000000000000000000000100000000 |                           001000
                      S9 | 0000000000000000000000001000000000 |                           001001
                     S10 | 0000000000000000000000010000000000 |                           001010
                     S11 | 0000000000000000000000100000000000 |                           001011
                     S12 | 0000000000000000000001000000000000 |                           001100
                     S13 | 0000000000000000000010000000000000 |                           001101
                     S14 | 0000000000000000000100000000000000 |                           001110
                     S15 | 0000000000000000001000000000000000 |                           001111
                     S16 | 0000000000000000010000000000000000 |                           010000
                     S17 | 0000000000000000100000000000000000 |                           010001
                     S18 | 0000000000000001000000000000000000 |                           010010
                     S19 | 0000000000000010000000000000000000 |                           010011
                     S20 | 0000000000000100000000000000000000 |                           010100
                     S21 | 0000000000001000000000000000000000 |                           010101
                     S22 | 0000000000010000000000000000000000 |                           010110
                     S23 | 0000000000100000000000000000000000 |                           010111
                     S24 | 0000000001000000000000000000000000 |                           011000
                     S25 | 0000000010000000000000000000000000 |                           011001
                     S26 | 0000000100000000000000000000000000 |                           011010
                     S27 | 0000001000000000000000000000000000 |                           011011
                     S28 | 0000010000000000000000000000000000 |                           011100
                     S29 | 0000100000000000000000000000000000 |                           011101
                     S30 | 0001000000000000000000000000000000 |                           011110
                     S31 | 0010000000000000000000000000000000 |                           011111
                     S32 | 0100000000000000000000000000000000 |                           100000
                     S33 | 1000000000000000000000000000000000 |                           100001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_reg' using encoding 'one-hot' in module 'SPI_StateMachine'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nextS_reg' [E:/Vivado_Projects/MarbleMazeGame/MarbleMazeGame.srcs/sources_1/new/SPI_StateMachine.sv:43]
WARNING: [Synth 8-327] inferring latch for variable 'load_reg' [E:/Vivado_Projects/MarbleMazeGame/MarbleMazeGame.srcs/sources_1/new/SPI_StateMachine.sv:83]
WARNING: [Synth 8-327] inferring latch for variable 'finish_reg' [E:/Vivado_Projects/MarbleMazeGame/MarbleMazeGame.srcs/sources_1/new/FrameLoader.sv:84]
WARNING: [Synth 8-327] inferring latch for variable 'nextS_reg' [E:/Vivado_Projects/MarbleMazeGame/MarbleMazeGame.srcs/sources_1/new/FrameLoader.sv:83]
WARNING: [Synth 8-327] inferring latch for variable 'nextS_reg' [E:/Vivado_Projects/MarbleMazeGame/MarbleMazeGame.srcs/sources_1/new/FrameLoader.sv:83]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00000 |                           000000
                 iSTATE0 |                            00001 |                           000001
                 iSTATE1 |                            00010 |                           000010
                 iSTATE2 |                            00011 |                           000011
                 iSTATE3 |                            00100 |                           000100
                 iSTATE4 |                            00101 |                           000101
                 iSTATE5 |                            00110 |                           000110
                 iSTATE6 |                            00111 |                           000111
                 iSTATE7 |                            01000 |                           001000
                 iSTATE8 |                            01001 |                           001001
                 iSTATE9 |                            01010 |                           001010
                iSTATE10 |                            01011 |                           001011
                iSTATE11 |                            01100 |                           001100
                iSTATE12 |                            01101 |                           001110
                iSTATE13 |                            01110 |                           001111
                iSTATE14 |                            01111 |                           010000
                iSTATE15 |                            10000 |                           010001
                iSTATE16 |                            10001 |                           010010
                iSTATE17 |                            10010 |                           010011
                iSTATE18 |                            10011 |                           010100
                iSTATE19 |                            10100 |                           010101
                iSTATE20 |                            10101 |                           010110
                iSTATE21 |                            10110 |                           010111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_reg' using encoding 'sequential' in module 'FrameLoader'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nextS_reg' [E:/Vivado_Projects/MarbleMazeGame/MarbleMazeGame.srcs/sources_1/new/FrameLoader.sv:83]
WARNING: [Synth 8-327] inferring latch for variable 'address2_reg' [E:/Vivado_Projects/MarbleMazeGame/MarbleMazeGame.srcs/sources_1/new/FrameLoader.sv:64]
WARNING: [Synth 8-327] inferring latch for variable 'data2_reg' [E:/Vivado_Projects/MarbleMazeGame/MarbleMazeGame.srcs/sources_1/new/FrameLoader.sv:64]
WARNING: [Synth 8-327] inferring latch for variable 'data1_reg' [E:/Vivado_Projects/MarbleMazeGame/MarbleMazeGame.srcs/sources_1/new/FrameLoader.sv:64]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 631.262 ; gain = 421.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               27 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 16    
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	  23 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 13    
	   2 Input      8 Bit        Muxes := 78    
	   8 Input      8 Bit        Muxes := 1     
	  33 Input      8 Bit        Muxes := 14    
	   7 Input      8 Bit        Muxes := 12    
	   9 Input      8 Bit        Muxes := 3     
	  34 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 10    
	  23 Input      6 Bit        Muxes := 1     
	  23 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	  33 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	  33 Input      3 Bit        Muxes := 13    
	  33 Input      2 Bit        Muxes := 3     
	  34 Input      1 Bit        Muxes := 5     
	  23 Input      1 Bit        Muxes := 7     
	  33 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MarbleMazeGame 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               27 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 16    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 13    
	   2 Input      8 Bit        Muxes := 78    
	   8 Input      8 Bit        Muxes := 1     
	  33 Input      8 Bit        Muxes := 14    
	   7 Input      8 Bit        Muxes := 12    
	   9 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 5     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	  33 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	  33 Input      3 Bit        Muxes := 13    
	  33 Input      2 Bit        Muxes := 3     
	  33 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module SPI_StateMachine 
Detailed RTL Component Info : 
+---Muxes : 
	  34 Input      6 Bit        Muxes := 1     
	  34 Input      1 Bit        Muxes := 5     
Module FrameLoader 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  23 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	  23 Input      6 Bit        Muxes := 1     
	  23 Input      5 Bit        Muxes := 1     
	  23 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clk_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "timer_clk" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design MarbleMazeGame has port dp driven by constant 1
WARNING: [Synth 8-3917] design MarbleMazeGame has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design MarbleMazeGame has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design MarbleMazeGame has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design MarbleMazeGame has port an[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'asd/address2_reg[4]' (LD) to 'asd/address2_reg[7]'
INFO: [Synth 8-3886] merging instance 'asd/address2_reg[5]' (LD) to 'asd/address2_reg[7]'
INFO: [Synth 8-3886] merging instance 'asd/address2_reg[7]' (LD) to 'asd/address2_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\asd/address2_reg[6] )
WARNING: [Synth 8-3332] Sequential element (asd/address2_reg[6]) is unused and will be removed from module MarbleMazeGame.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 631.262 ; gain = 421.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------+------------+---------------+----------------+
|Module Name    | RTL Object | Depth x Width | Implemented As | 
+---------------+------------+---------------+----------------+
|MarbleMazeGame | asd/       | 32x4          | LUT            | 
|MarbleMazeGame | frame      | 64x8          | LUT            | 
+---------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 631.262 ; gain = 421.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 631.262 ; gain = 421.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 646.992 ; gain = 436.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 646.992 ; gain = 436.914
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 646.992 ; gain = 436.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 646.992 ; gain = 436.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 646.992 ; gain = 436.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 646.992 ; gain = 436.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 646.992 ; gain = 436.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     4|
|2     |CARRY4 |     7|
|3     |LUT1   |    32|
|4     |LUT2   |    43|
|5     |LUT3   |    46|
|6     |LUT4   |    38|
|7     |LUT5   |   160|
|8     |LUT6   |   506|
|9     |MUXF7  |    37|
|10    |MUXF8  |    14|
|11    |FDCE   |    11|
|12    |FDRE   |   237|
|13    |FDSE   |     3|
|14    |LD     |    62|
|15    |IBUF   |     8|
|16    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------------+------+
|      |Instance |Module           |Cells |
+------+---------+-----------------+------+
|1     |top      |                 |  1223|
|2     |  asd    |FrameLoader      |   231|
|3     |    DLSM |SPI_StateMachine |    89|
+------+---------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 646.992 ; gain = 436.914
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 646.992 ; gain = 129.586
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 646.992 ; gain = 436.914
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 77 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 62 instances were transformed.
  LD => LDCE: 62 instances

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 646.992 ; gain = 436.914
INFO: [Common 17-1381] The checkpoint 'E:/Vivado_Projects/MarbleMazeGame/MarbleMazeGame.runs/synth_1/MarbleMazeGame.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 646.992 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Dec 26 04:48:02 2016...
