// Seed: 2706756259
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input uwire id_2,
    output supply0 id_3,
    input tri id_4,
    output tri id_5,
    input supply1 id_6,
    input wire id_7,
    input wor id_8
);
  generate
    assign id_3 = ~id_8;
  endgenerate
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    output wire id_2,
    input supply1 id_3,
    output tri0 id_4,
    input tri0 id_5,
    input tri1 id_6,
    output tri0 id_7,
    input supply0 id_8,
    input wire id_9,
    output wor id_10,
    input wand id_11,
    input supply0 id_12,
    output wand id_13,
    input tri id_14,
    inout tri1 id_15,
    input supply1 id_16
);
  wire id_18;
  module_0(
      id_15, id_16, id_6, id_2, id_8, id_13, id_6, id_5, id_11
  );
endmodule
