# This is a block diagram that describes the testbench and the location of the ALU module in it.
![alt text](https://github.com/sever7788/UVM_ALU/blob/master/block-diagram.png)
