// Seed: 3481185974
module module_0 (
    output uwire id_0
);
  integer [1 : 1] id_2;
  wire id_3 = ~{-1, -1};
  wire id_4;
  wire id_5, id_6[1 : 1];
endmodule
program module_1 (
    input  tri0  id_0,
    output uwire id_1,
    input  tri1  id_2,
    input  tri0  id_3,
    output tri1  id_4,
    output uwire id_5
    , id_12,
    input  wire  id_6,
    output tri0  id_7,
    input  wand  id_8,
    input  tri0  id_9,
    input  tri0  id_10
);
  logic id_13 = id_0;
  module_0 modCall_1 (id_7);
  assign modCall_1.id_0 = 0;
endprogram
