# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2018 - 2023, SpinalHDL
# This file is distributed under the same license as the SpinalHDL package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: SpinalHDL \n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2023-12-12 00:21+0800\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../SpinalHDL/Libraries/Bus/tilelink/tilelink.rst:3
msgid "Tilelink"
msgstr ""

#: ../../SpinalHDL/Libraries/Bus/tilelink/tilelink.rst:6
msgid "Configuration and instanciation"
msgstr ""

#: ../../SpinalHDL/Libraries/Bus/tilelink/tilelink.rst:8
msgid "There is a short example to define two non coherent tilelink bus instance and connect them:"
msgstr ""

#: ../../SpinalHDL/Libraries/Bus/tilelink/tilelink.rst:22
msgid "Here is the same as above, but with coherency channels"
msgstr ""

#: ../../SpinalHDL/Libraries/Bus/tilelink/tilelink.rst:43
msgid "Those above where for the hardware instanciation, the thing is that it is the simple / easy part. When things goes into SoC / memory coherency, you kind of need an additional layer to negociate / propagate parameters all around. That's what tilelink.fabric.Node is about."
msgstr ""
