# 8x8 RAM Design (Verilog)

A synthesizable 8x8 memory module with read/write operations, implemented in Verilog for digital design applications.

## Features

- 🧠 8-bit data width with 8 address locations (64 total bits)
- ✍️ Synchronous write operation
- 📖 Asynchronous read operation
- 🔒 Memory protection during write cycles
- ⏱️ Fully synchronous design (except reads)
- 🔧 Clean reset functionality

## Files
