#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jun 16 23:09:56 2025
# Process ID: 10248
# Current directory: C:/Users/08220/Downloads/pro/final_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17320 C:\Users\08220\Downloads\pro\final_project\final_project.xpr
# Log file: C:/Users/08220/Downloads/pro/final_project/vivado.log
# Journal file: C:/Users/08220/Downloads/pro/final_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/08220/Downloads/pro/final_project/final_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 743.766 ; gain = 124.516
update_compile_order -fileset sources_1
open_bd_design {C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:i2s_receiver:1.0 - i2s_receiver_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:axi_fifo_mm_s:4.2 - axi_fifo_mm_s_0
Successfully read diagram <design_1> from BD file <C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1081.277 ; gain = 80.176
connect_bd_net [get_bd_pins i2s_receiver_0/m_axis_aud_tvalid] [get_bd_pins axi_fifo_mm_s_0/axi_str_rxd_tvalid]
WARNING: [BD 41-1306] The connection to interface pin /i2s_receiver_0/m_axis_aud_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection m_axis_aud
WARNING: [BD 41-1306] The connection to interface pin /axi_fifo_mm_s_0/axi_str_rxd_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection AXI_STR_RXD
connect_bd_net [get_bd_pins i2s_receiver_0/m_axis_aud_tready] [get_bd_pins axi_fifo_mm_s_0/axi_str_rxd_tready]
WARNING: [BD 41-1306] The connection to interface pin /i2s_receiver_0/m_axis_aud_tready is being overridden by the user. This pin will not be connected as a part of interface connection m_axis_aud
WARNING: [BD 41-1306] The connection to interface pin /axi_fifo_mm_s_0/axi_str_rxd_tready is being overridden by the user. This pin will not be connected as a part of interface connection AXI_STR_RXD
connect_bd_net [get_bd_pins i2s_receiver_0/m_axis_aud_tdata] [get_bd_pins axi_fifo_mm_s_0/axi_str_rxd_tdata]
WARNING: [BD 41-1306] The connection to interface pin /i2s_receiver_0/m_axis_aud_tdata is being overridden by the user. This pin will not be connected as a part of interface connection m_axis_aud
WARNING: [BD 41-1306] The connection to interface pin /axi_fifo_mm_s_0/axi_str_rxd_tdata is being overridden by the user. This pin will not be connected as a part of interface connection AXI_STR_RXD
startgroup
create_bd_port -dir I -from 1 -to 0 -type rst axi_str_rxd_tlast
endgroup
connect_bd_net [get_bd_ports axi_str_rxd_tlast] [get_bd_pins axi_fifo_mm_s_0/axi_str_rxd_tlast]
WARNING: [BD 41-1306] The connection to interface pin /axi_fifo_mm_s_0/axi_str_rxd_tlast is being overridden by the user. This pin will not be connected as a part of interface connection AXI_STR_RXD
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_str_rxd_tlast(rst) and /axi_fifo_mm_s_0/axi_str_rxd_tlast(undef)
validate_bd_design
WARNING: [BD 41-1271] The connection to the pin: /i2s_receiver_0/m_axis_aud_tdata has been overridden by the user. This pin will not be connected as a part of the interface connection: i2s_receiver_0_m_axis_aud 
WARNING: [BD 41-1271] The connection to the pin: /axi_fifo_mm_s_0/axi_str_rxd_tready has been overridden by the user. This pin will not be connected as a part of the interface connection: i2s_receiver_0_m_axis_aud 
WARNING: [BD 41-1271] The connection to the pin: /i2s_receiver_0/m_axis_aud_tvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: i2s_receiver_0_m_axis_aud 
generate_target all [get_files  C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-1271] The connection to the pin: /i2s_receiver_0/m_axis_aud_tdata has been overridden by the user. This pin will not be connected as a part of the interface connection: i2s_receiver_0_m_axis_aud 
WARNING: [BD 41-1271] The connection to the pin: /axi_fifo_mm_s_0/axi_str_rxd_tready has been overridden by the user. This pin will not be connected as a part of the interface connection: i2s_receiver_0_m_axis_aud 
WARNING: [BD 41-1271] The connection to the pin: /i2s_receiver_0/m_axis_aud_tvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: i2s_receiver_0_m_axis_aud 
Wrote  : <C:\Users\08220\Downloads\pro\final_project\final_project.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block i2s_receiver_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_fifo_mm_s_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/08220/Downloads/pro/final_project/final_project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/08220/Downloads/pro/final_project/final_project.ip_user_files -ipstatic_source_dir C:/Users/08220/Downloads/pro/final_project/final_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/08220/Downloads/pro/final_project/final_project.cache/compile_simlib/modelsim} {questa=C:/Users/08220/Downloads/pro/final_project/final_project.cache/compile_simlib/questa} {riviera=C:/Users/08220/Downloads/pro/final_project/final_project.cache/compile_simlib/riviera} {activehdl=C:/Users/08220/Downloads/pro/final_project/final_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/design_1.bd}
make_wrapper -files [get_files C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Jun 16 23:12:28 2025] Launched synth_1...
Run output will be captured here: C:/Users/08220/Downloads/pro/final_project/final_project.runs/synth_1/runme.log
[Mon Jun 16 23:12:28 2025] Launched impl_1...
Run output will be captured here: C:/Users/08220/Downloads/pro/final_project/final_project.runs/impl_1/runme.log
delete_bd_objs [get_bd_nets axi_str_rxd_tlast_1]
delete_bd_objs [get_bd_ports axi_str_rxd_tlast]
save_bd_design
Wrote  : <C:\Users\08220\Downloads\pro\final_project\final_project.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target all [get_files  C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-1271] The connection to the pin: /i2s_receiver_0/m_axis_aud_tdata has been overridden by the user. This pin will not be connected as a part of the interface connection: i2s_receiver_0_m_axis_aud 
WARNING: [BD 41-1271] The connection to the pin: /axi_fifo_mm_s_0/axi_str_rxd_tready has been overridden by the user. This pin will not be connected as a part of the interface connection: i2s_receiver_0_m_axis_aud 
WARNING: [BD 41-1271] The connection to the pin: /i2s_receiver_0/m_axis_aud_tvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: i2s_receiver_0_m_axis_aud 
Wrote  : <C:\Users\08220\Downloads\pro\final_project\final_project.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block i2s_receiver_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_fifo_mm_s_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/08220/Downloads/pro/final_project/final_project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/08220/Downloads/pro/final_project/final_project.ip_user_files -ipstatic_source_dir C:/Users/08220/Downloads/pro/final_project/final_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/08220/Downloads/pro/final_project/final_project.cache/compile_simlib/modelsim} {questa=C:/Users/08220/Downloads/pro/final_project/final_project.cache/compile_simlib/questa} {riviera=C:/Users/08220/Downloads/pro/final_project/final_project.cache/compile_simlib/riviera} {activehdl=C:/Users/08220/Downloads/pro/final_project/final_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Jun 16 23:16:19 2025] Launched synth_1...
Run output will be captured here: C:/Users/08220/Downloads/pro/final_project/final_project.runs/synth_1/runme.log
[Mon Jun 16 23:16:19 2025] Launched impl_1...
Run output will be captured here: C:/Users/08220/Downloads/pro/final_project/final_project.runs/impl_1/runme.log
file copy -force C:/Users/08220/Downloads/pro/final_project/final_project.runs/impl_1/design_1_wrapper.sysdef C:/Users/08220/Downloads/pro/final_project/final_project.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/08220/Downloads/pro/final_project/final_project.sdk -hwspec C:/Users/08220/Downloads/pro/final_project/final_project.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/08220/Downloads/pro/final_project/final_project.sdk -hwspec C:/Users/08220/Downloads/pro/final_project/final_project.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Users/08220/Downloads/pro/final_project/final_project.sdk -hwspec C:/Users/08220/Downloads/pro/final_project/final_project.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/08220/Downloads/pro/final_project/final_project.sdk -hwspec C:/Users/08220/Downloads/pro/final_project/final_project.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Jun 16 23:38:42 2025] Launched synth_1...
Run output will be captured here: C:/Users/08220/Downloads/pro/final_project/final_project.runs/synth_1/runme.log
[Mon Jun 16 23:38:42 2025] Launched impl_1...
Run output will be captured here: C:/Users/08220/Downloads/pro/final_project/final_project.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1916.414 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
open_hw_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2154.941 ; gain = 238.527
set_property PROGRAM.FILE {C:/Users/08220/Downloads/pro/final_project/final_project.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
file copy -force C:/Users/08220/Downloads/pro/final_project/final_project.runs/impl_1/design_1_wrapper.sysdef C:/Users/08220/Downloads/pro/final_project/final_project.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/08220/Downloads/pro/final_project/final_project.sdk -hwspec C:/Users/08220/Downloads/pro/final_project/final_project.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/08220/Downloads/pro/final_project/final_project.sdk -hwspec C:/Users/08220/Downloads/pro/final_project/final_project.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/08220/Downloads/pro/final_project/final_project.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
ERROR: [Labtools 27-2312] Device arm_dap_0 is no longer available.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target.
Use open_hw_target to re-register the hardware device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtools 27-2312] Device xc7z020_1 is no longer available.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target.
Use open_hw_target to re-register the hardware device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/08220/Downloads/pro/final_project/final_project.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
disconnect_hw_server localhost:3121
launch_sdk -workspace C:/Users/08220/Downloads/pro/final_project/final_project.sdk -hwspec C:/Users/08220/Downloads/pro/final_project/final_project.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/08220/Downloads/pro/final_project/final_project.sdk -hwspec C:/Users/08220/Downloads/pro/final_project/final_project.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/08220/Downloads/pro/final_project/final_project.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-TUL-1234-tulA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-TUL-1234-tulA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/08220/Downloads/pro/final_project/final_project.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/08220/Downloads/pro/final_project/final_project.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/08220/Downloads/pro/final_project/final_project.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/08220/Downloads/pro/final_project/final_project.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
generate_target all [get_files  {C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/design_1.bd C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/design_1.bd C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/design_1.bd C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/design_1.bd C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/design_1.bd C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/design_1.bd C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/design_1.bd}]
INFO: [BD 41-1637] Generated targets are already up-to-date for bd-design 'design_1' - hence not re-generating.
INFO: [BD 41-1637] Generated targets are already up-to-date for bd-design 'design_1' - hence not re-generating.
INFO: [BD 41-1637] Generated targets are already up-to-date for bd-design 'design_1' - hence not re-generating.
INFO: [BD 41-1637] Generated targets are already up-to-date for bd-design 'design_1' - hence not re-generating.
INFO: [BD 41-1637] Generated targets are already up-to-date for bd-design 'design_1' - hence not re-generating.
INFO: [BD 41-1637] Generated targets are already up-to-date for bd-design 'design_1' - hence not re-generating.
INFO: [BD 41-1637] Generated targets are already up-to-date for bd-design 'design_1' - hence not re-generating.
export_ip_user_files -of_objects [get_files C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/08220/Downloads/pro/final_project/final_project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/08220/Downloads/pro/final_project/final_project.ip_user_files -ipstatic_source_dir C:/Users/08220/Downloads/pro/final_project/final_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/08220/Downloads/pro/final_project/final_project.cache/compile_simlib/modelsim} {questa=C:/Users/08220/Downloads/pro/final_project/final_project.cache/compile_simlib/questa} {riviera=C:/Users/08220/Downloads/pro/final_project/final_project.cache/compile_simlib/riviera} {activehdl=C:/Users/08220/Downloads/pro/final_project/final_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/08220/Downloads/pro/final_project/final_project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/08220/Downloads/pro/final_project/final_project.ip_user_files -ipstatic_source_dir C:/Users/08220/Downloads/pro/final_project/final_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/08220/Downloads/pro/final_project/final_project.cache/compile_simlib/modelsim} {questa=C:/Users/08220/Downloads/pro/final_project/final_project.cache/compile_simlib/questa} {riviera=C:/Users/08220/Downloads/pro/final_project/final_project.cache/compile_simlib/riviera} {activehdl=C:/Users/08220/Downloads/pro/final_project/final_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/08220/Downloads/pro/final_project/final_project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/08220/Downloads/pro/final_project/final_project.ip_user_files -ipstatic_source_dir C:/Users/08220/Downloads/pro/final_project/final_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/08220/Downloads/pro/final_project/final_project.cache/compile_simlib/modelsim} {questa=C:/Users/08220/Downloads/pro/final_project/final_project.cache/compile_simlib/questa} {riviera=C:/Users/08220/Downloads/pro/final_project/final_project.cache/compile_simlib/riviera} {activehdl=C:/Users/08220/Downloads/pro/final_project/final_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/08220/Downloads/pro/final_project/final_project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/08220/Downloads/pro/final_project/final_project.ip_user_files -ipstatic_source_dir C:/Users/08220/Downloads/pro/final_project/final_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/08220/Downloads/pro/final_project/final_project.cache/compile_simlib/modelsim} {questa=C:/Users/08220/Downloads/pro/final_project/final_project.cache/compile_simlib/questa} {riviera=C:/Users/08220/Downloads/pro/final_project/final_project.cache/compile_simlib/riviera} {activehdl=C:/Users/08220/Downloads/pro/final_project/final_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/08220/Downloads/pro/final_project/final_project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/08220/Downloads/pro/final_project/final_project.ip_user_files -ipstatic_source_dir C:/Users/08220/Downloads/pro/final_project/final_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/08220/Downloads/pro/final_project/final_project.cache/compile_simlib/modelsim} {questa=C:/Users/08220/Downloads/pro/final_project/final_project.cache/compile_simlib/questa} {riviera=C:/Users/08220/Downloads/pro/final_project/final_project.cache/compile_simlib/riviera} {activehdl=C:/Users/08220/Downloads/pro/final_project/final_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/08220/Downloads/pro/final_project/final_project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/08220/Downloads/pro/final_project/final_project.ip_user_files -ipstatic_source_dir C:/Users/08220/Downloads/pro/final_project/final_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/08220/Downloads/pro/final_project/final_project.cache/compile_simlib/modelsim} {questa=C:/Users/08220/Downloads/pro/final_project/final_project.cache/compile_simlib/questa} {riviera=C:/Users/08220/Downloads/pro/final_project/final_project.cache/compile_simlib/riviera} {activehdl=C:/Users/08220/Downloads/pro/final_project/final_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/08220/Downloads/pro/final_project/final_project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/08220/Downloads/pro/final_project/final_project.ip_user_files -ipstatic_source_dir C:/Users/08220/Downloads/pro/final_project/final_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/08220/Downloads/pro/final_project/final_project.cache/compile_simlib/modelsim} {questa=C:/Users/08220/Downloads/pro/final_project/final_project.cache/compile_simlib/questa} {riviera=C:/Users/08220/Downloads/pro/final_project/final_project.cache/compile_simlib/riviera} {activehdl=C:/Users/08220/Downloads/pro/final_project/final_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
make_wrapper -files [get_files C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/design_1.bd] -top
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
file copy -force C:/Users/08220/Downloads/pro/final_project/final_project.runs/impl_1/design_1_wrapper.sysdef C:/Users/08220/Downloads/pro/final_project/final_project.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/08220/Downloads/pro/final_project/final_project.sdk -hwspec C:/Users/08220/Downloads/pro/final_project/final_project.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/08220/Downloads/pro/final_project/final_project.sdk -hwspec C:/Users/08220/Downloads/pro/final_project/final_project.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 17 00:52:50 2025...
