# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../vga_demo.srcs/sources_1/new" --include "../../../../vga_demo.srcs/sources_1/ip/clk_wiz_0" --include "../../../../vga_demo.srcs/sources_1/ip/clk_wiz_1" \
"../../../../vga_demo.srcs/sources_1/new/LFSR.v" \
"../../../../vga_demo.srcs/sim_1/new/t_lfsr.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
