============================================================
   Tang Dynasty, V5.0.30786
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = E:/TD/bin/td.exe
   Run by =     ASUS
   Run Date =   Thu May 11 20:14:06 2023

   Run on =     DESKTOP-BICF4SF
============================================================
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 82 in ../rtl/CortexM0_SoC.v(122)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 179 in ../rtl/CortexM0_SoC.v(202)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-8007 ERROR: extra comma in port association list is not allowed in ../rtl/AHBlite_Interconnect.v(288)
HDL-8007 ERROR: ignore module module due to previous errors in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : Verilog file '../rtl/AHBlite_Interconnect.v' ignored due to errors
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 82 in ../rtl/CortexM0_SoC.v(122)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 179 in ../rtl/CortexM0_SoC.v(202)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(262)
HDL-5007 WARNING: port 'HSEL_P9' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(454)
HDL-5007 WARNING: port 'HREADYOUT_P9' is not connected on this instance in ../rtl/CortexM0_SoC.v(454)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module key_16 in key_16.v(23)
HDL-1007 : elaborate module bzmusic_ctrl in ../rtl/out/bzmusic_ctrl.v(1)
HDL-1007 : elaborate module addr_cnt in ../rtl/out/addr_cnt.v(2)
HDL-1007 : elaborate module BlockROM1(ADDR_WIDTH=8) in ../rtl/out/BlockROM1.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM1.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(95)
HDL-1007 : elaborate module BlockROM2(ADDR_WIDTH=8) in ../rtl/out/BlockROM2.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM2.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(106)
HDL-1007 : elaborate module BlockROM3(ADDR_WIDTH=8) in ../rtl/out/BlockROM3.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM3.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(117)
HDL-1007 : elaborate module AND in ../rtl/out/AND.v(23)
HDL-1007 : elaborate module tune_decoder in ../rtl/out/tune_decoder.v(1)
HDL-1007 : elaborate module tune_pwm in ../rtl/out/tune_pwm.v(1)
HDL-1007 : elaborate module beat_decoder in ../rtl/out/beat_decoder.v(1)
HDL-1007 : elaborate module beat_cnt in ../rtl/out/beat_cnt.v(1)
HDL-1007 : elaborate module Keyboard in ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v(1)
HDL-1007 : elaborate module PLL in ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in E:/TD/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=4,CLKC0_DIV=6,CLKC1_DIV=50,CLKC2_DIV=75,CLKC3_DIV=50,CLKC4_DIV=48,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=5,CLKC1_CPHASE=49,CLKC2_CPHASE=74,CLKC3_CPHASE=49,CLKC4_CPHASE=47,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/TD/arch/eagle_macro.v(930)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(631)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(688)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_PAJ_IIC in AHBlite_PAJ_IIC.v(1)
HDL-1007 : elaborate module AHBlite_SPI in ../rtl/AHBlite_SPI.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-5007 WARNING: net 'LCD_INI_FINISH' does not have a driver in ../rtl/CortexM0_SoC.v(186)
HDL-5007 WARNING: net 'HREADYOUT_P4' does not have a driver in ../rtl/CortexM0_SoC.v(395)
HDL-5007 WARNING: net 'HRDATA_P4[31]' does not have a driver in ../rtl/CortexM0_SoC.v(396)
HDL-5007 WARNING: net 'HRESP_P4' does not have a driver in ../rtl/CortexM0_SoC.v(397)
HDL-5007 WARNING: input port 'HREADYOUT_P9' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(454)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 5 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  3.019335s wall, 2.906250s user + 0.218750s system = 3.125000s CPU (103.5%)

RUN-1004 : used memory is 385 MB, reserved memory is 319 MB, peak memory is 579 MB
RUN-1002 : start command "read_adc ../M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[0]   LOCATION = D16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[1]   LOCATION = F15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[0]   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[1]   LOCATION = B15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SCL   LOCATION = D8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SDA   LOCATION = C7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CLK   LOCATION = D14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CS   LOCATION = E15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_IRQ   LOCATION = H14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MISO   LOCATION = G14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MOSI   LOCATION = F14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = H11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en2   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en3   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[4]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[5]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[6]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[7]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_BL_CTR   LOCATION = M11; IOSTANDARD = LVCMOS33; "
USR-8052 ERROR: Cannot find pin LCD_BL_CTR in the model CortexM0_SoC.
USR-8168 ERROR: Line: 44, set_pin_assignment	{ LCD_BL_CTR }	{ LOCATION = M11; IOSTANDARD = LVCMOS33; } is not a valid ADC command.
GUI-8309 ERROR: Failed to read adc ../M0.adc.
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 90 in ../rtl/CortexM0_SoC.v(130)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 187 in ../rtl/CortexM0_SoC.v(210)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 90 in ../rtl/CortexM0_SoC.v(130)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 187 in ../rtl/CortexM0_SoC.v(210)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(270)
HDL-5007 WARNING: port 'HSEL_P9' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(462)
HDL-5007 WARNING: port 'HREADYOUT_P9' is not connected on this instance in ../rtl/CortexM0_SoC.v(462)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module key_16 in key_16.v(23)
HDL-1007 : elaborate module bzmusic_ctrl in ../rtl/out/bzmusic_ctrl.v(1)
HDL-1007 : elaborate module addr_cnt in ../rtl/out/addr_cnt.v(2)
HDL-1007 : elaborate module BlockROM1(ADDR_WIDTH=8) in ../rtl/out/BlockROM1.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM1.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(103)
HDL-1007 : elaborate module BlockROM2(ADDR_WIDTH=8) in ../rtl/out/BlockROM2.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM2.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(114)
HDL-1007 : elaborate module BlockROM3(ADDR_WIDTH=8) in ../rtl/out/BlockROM3.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM3.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(125)
HDL-1007 : elaborate module AND in ../rtl/out/AND.v(23)
HDL-1007 : elaborate module tune_decoder in ../rtl/out/tune_decoder.v(1)
HDL-1007 : elaborate module tune_pwm in ../rtl/out/tune_pwm.v(1)
HDL-1007 : elaborate module beat_decoder in ../rtl/out/beat_decoder.v(1)
HDL-1007 : elaborate module beat_cnt in ../rtl/out/beat_cnt.v(1)
HDL-1007 : elaborate module Keyboard in ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v(1)
HDL-1007 : elaborate module PLL in ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in E:/TD/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=4,CLKC0_DIV=6,CLKC1_DIV=50,CLKC2_DIV=75,CLKC3_DIV=50,CLKC4_DIV=48,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=5,CLKC1_CPHASE=49,CLKC2_CPHASE=74,CLKC3_CPHASE=49,CLKC4_CPHASE=47,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/TD/arch/eagle_macro.v(930)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(639)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(696)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_PAJ_IIC in AHBlite_PAJ_IIC.v(1)
HDL-1007 : elaborate module AHBlite_SPI in ../rtl/AHBlite_SPI.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-5007 WARNING: net 'LCD_INI_FINISH' does not have a driver in ../rtl/CortexM0_SoC.v(194)
HDL-5007 WARNING: net 'HREADYOUT_P4' does not have a driver in ../rtl/CortexM0_SoC.v(403)
HDL-5007 WARNING: net 'HRDATA_P4[31]' does not have a driver in ../rtl/CortexM0_SoC.v(404)
HDL-5007 WARNING: net 'HRESP_P4' does not have a driver in ../rtl/CortexM0_SoC.v(405)
HDL-5007 WARNING: input port 'HREADYOUT_P9' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(462)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 5 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  3.020250s wall, 2.921875s user + 0.125000s system = 3.046875s CPU (100.9%)

RUN-1004 : used memory is 413 MB, reserved memory is 348 MB, peak memory is 585 MB
RUN-1002 : start command "read_adc ../M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[0]   LOCATION = D16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[1]   LOCATION = F15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[0]   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[1]   LOCATION = B15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SCL   LOCATION = D8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SDA   LOCATION = C7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CLK   LOCATION = D14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CS   LOCATION = E15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_IRQ   LOCATION = H14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MISO   LOCATION = G14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MOSI   LOCATION = F14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = H11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en2   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en3   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[4]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[5]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[6]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[7]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_BL_CTR   LOCATION = M11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_CS   LOCATION = K12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[0]   LOCATION = J11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[10]   LOCATION = K11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[11]   LOCATION = P16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[12]   LOCATION = M13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[13]   LOCATION = P15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[14]   LOCATION = M15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[15]   LOCATION = L12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[1]   LOCATION = P14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[2]   LOCATION = K15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[3]   LOCATION = L16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[4]   LOCATION = J14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[5]   LOCATION = M16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[6]   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[7]   LOCATION = N16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[8]   LOCATION = L14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[9]   LOCATION = N14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RD   LOCATION = H15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RS   LOCATION = H13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RST   LOCATION = M14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_WR   LOCATION = L13; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin IO[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
USR-6010 WARNING: ADC constraints: pin key[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AND"
SYN-1012 : SanityCheck: Model "BlockROM1(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM2(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM3(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_PAJ_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "AHBlite_SPI"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "addr_cnt"
SYN-1012 : SanityCheck: Model "beat_cnt"
SYN-1012 : SanityCheck: Model "beat_decoder"
SYN-1012 : SanityCheck: Model "bzmusic_ctrl"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "Keyboard"
SYN-1012 : SanityCheck: Model "key_16"
SYN-1012 : SanityCheck: Model "tune_decoder"
SYN-1012 : SanityCheck: Model "tune_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1043 : Mark AHBlite_PAJ_IIC as IO macro for instance u36
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 5 instances.
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AND
SYN-1011 : Flatten model BlockROM1(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM2(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM3(ADDR_WIDTH=8)
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_PAJ_IIC
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model AHBlite_SPI
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model addr_cnt
SYN-1011 : Flatten model beat_cnt
SYN-1011 : Flatten model beat_decoder
SYN-1011 : Flatten model bzmusic_ctrl
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model Keyboard
SYN-1011 : Flatten model key_16
SYN-1011 : Flatten model tune_decoder
SYN-1011 : Flatten model tune_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 89 instances.
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "LCD_BL_CTR" net"LCD_BL_CTR"
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "LCD_CS" net"LCD_CS"
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "LCD_DATA[15]" net"LCD_DATA[15]"
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "LCD_DATA[14]" net"LCD_DATA[14]"
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "LCD_DATA[13]" net"LCD_DATA[13]"
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "LCD_DATA[12]" net"LCD_DATA[12]"
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "LCD_DATA[11]" net"LCD_DATA[11]"
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "LCD_DATA[10]" net"LCD_DATA[10]"
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "LCD_DATA[9]" net"LCD_DATA[9]"
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "LCD_DATA[8]" net"LCD_DATA[8]"
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "LCD_DATA[7]" net"LCD_DATA[7]"
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "LCD_DATA[6]" net"LCD_DATA[6]"
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "LCD_DATA[5]" net"LCD_DATA[5]"
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "LCD_DATA[4]" net"LCD_DATA[4]"
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "LCD_DATA[3]" net"LCD_DATA[3]"
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "LCD_DATA[2]" net"LCD_DATA[2]"
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "LCD_DATA[1]" net"LCD_DATA[1]"
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "LCD_DATA[0]" net"LCD_DATA[0]"
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "LCD_RD" net"LCD_RD"
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "LCD_RS" net"LCD_RS"
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "LCD_RST" net"LCD_RST"
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "LCD_WR" net"LCD_WR"
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[0]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[10]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[11]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[12]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[13]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[14]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[15]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[16]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[17]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[18]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[19]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[1]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[20]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[21]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[22]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[23]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[24]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[25]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[26]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[27]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[28]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[29]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[2]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[30]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[31]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[3]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[4]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[5]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[6]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[7]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[8]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[9]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P4" in ../rtl/CortexM0_SoC.v(403)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(84)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P4" in ../rtl/CortexM0_SoC.v(405)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(105)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "Interconncet/HRDATA_P9[0]" in ../rtl/AHBlite_Interconnect.v(168)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "Interconncet/HRDATA_P9[10]" in ../rtl/AHBlite_Interconnect.v(168)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "Interconncet/HRDATA_P9[11]" in ../rtl/AHBlite_Interconnect.v(168)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "Interconncet/HRDATA_P9[12]" in ../rtl/AHBlite_Interconnect.v(168)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "Interconncet/HRDATA_P9[13]" in ../rtl/AHBlite_Interconnect.v(168)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "Interconncet/HRDATA_P9[14]" in ../rtl/AHBlite_Interconnect.v(168)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "Interconncet/HRDATA_P9[15]" in ../rtl/AHBlite_Interconnect.v(168)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "Interconncet/HRDATA_P9[16]" in ../rtl/AHBlite_Interconnect.v(168)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "Interconncet/HRDATA_P9[17]" in ../rtl/AHBlite_Interconnect.v(168)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "Interconncet/HRDATA_P9[18]" in ../rtl/AHBlite_Interconnect.v(168)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "Interconncet/HRDATA_P9[19]" in ../rtl/AHBlite_Interconnect.v(168)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "Interconncet/HRDATA_P9[1]" in ../rtl/AHBlite_Interconnect.v(168)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "Interconncet/HRDATA_P9[20]" in ../rtl/AHBlite_Interconnect.v(168)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "Interconncet/HRDATA_P9[21]" in ../rtl/AHBlite_Interconnect.v(168)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "Interconncet/HRDATA_P9[22]" in ../rtl/AHBlite_Interconnect.v(168)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "Interconncet/HRDATA_P9[23]" in ../rtl/AHBlite_Interconnect.v(168)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "Interconncet/HRDATA_P9[24]" in ../rtl/AHBlite_Interconnect.v(168)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "Interconncet/HRDATA_P9[25]" in ../rtl/AHBlite_Interconnect.v(168)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "Interconncet/HRDATA_P9[26]" in ../rtl/AHBlite_Interconnect.v(168)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "Interconncet/HRDATA_P9[27]" in ../rtl/AHBlite_Interconnect.v(168)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "Interconncet/HRDATA_P9[28]" in ../rtl/AHBlite_Interconnect.v(168)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "Interconncet/HRDATA_P9[29]" in ../rtl/AHBlite_Interconnect.v(168)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "Interconncet/HRDATA_P9[2]" in ../rtl/AHBlite_Interconnect.v(168)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "Interconncet/HRDATA_P9[30]" in ../rtl/AHBlite_Interconnect.v(168)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "Interconncet/HRDATA_P9[31]" in ../rtl/AHBlite_Interconnect.v(168)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "Interconncet/HRDATA_P9[3]" in ../rtl/AHBlite_Interconnect.v(168)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "Interconncet/HRDATA_P9[4]" in ../rtl/AHBlite_Interconnect.v(168)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "Interconncet/HRDATA_P9[5]" in ../rtl/AHBlite_Interconnect.v(168)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "Interconncet/HRDATA_P9[6]" in ../rtl/AHBlite_Interconnect.v(168)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "Interconncet/HRDATA_P9[7]" in ../rtl/AHBlite_Interconnect.v(168)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "Interconncet/HRDATA_P9[8]" in ../rtl/AHBlite_Interconnect.v(168)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "Interconncet/HRDATA_P9[9]" in ../rtl/AHBlite_Interconnect.v(168)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "Interconncet/HREADYOUT_P9" in ../rtl/AHBlite_Interconnect.v(167)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(84)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "Interconncet/HRESP_P9" in ../rtl/AHBlite_Interconnect.v(169)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(105)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "LCD_INI_FINISH" in ../rtl/CortexM0_SoC.v(194)
SYN-5014 WARNING: the net's pin: pin "IRQ[0]" in ../rtl/CortexM0_SoC.v(270)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 23644/1250 useful/useless nets, 22912/973 useful/useless insts
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 93 onehot mux instances.
SYN-1020 : Optimized 82 distributor mux.
SYN-5043 WARNING: Register "bzmusic_ctrl/state[0]" in ../rtl/out/bzmusic_ctrl.v(11) is described with both an asynchronous reset/set and an initialization value of the opposite polarity.
SYN-1016 : Merged 501 instances.
SYN-1015 : Optimize round 1, 3320 better
SYN-1014 : Optimize round 2
SYN-1032 : 23490/96 useful/useless nets, 22806/188 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     bzmusic_ctrl/reg0_b2
SYN-1015 : Optimize round 2, 363 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1032 : 23485/2 useful/useless nets, 22801/0 useful/useless insts
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 130 inv instances.
SYN-1032 : 21017/373 useful/useless nets, 20782/321 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 3905 better
SYN-1014 : Optimize round 2
SYN-1032 : 20035/1 useful/useless nets, 19800/6 useful/useless insts
SYN-1015 : Optimize round 2, 7 better
SYN-1014 : Optimize round 3
SYN-1032 : 20030/0 useful/useless nets, 19795/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  5.077138s wall, 5.000000s user + 0.437500s system = 5.437500s CPU (107.1%)

RUN-1004 : used memory is 505 MB, reserved memory is 444 MB, peak memory is 585 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        74
  #input                   21
  #output                  42
  #inout                   11

Gate Statistics
#Basic gates            20595
  #and                   9697
  #nand                     0
  #or                    2105
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6494
  #bufif1                  25
  #MX21                   581
  #FADD                     0
  #DFF                   1620
  #LATCH                    0
#MACRO_ADD                 22
#MACRO_EQ                 110
#MACRO_MULT                 1
#MACRO_MUX                237

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |18975  |1620   |146    |
|  u_logic |cortexm0ds_logic |18451  |1299   |14     |
+----------------------------------------------------+

RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  2.100166s wall, 2.156250s user + 0.093750s system = 2.250000s CPU (107.1%)

RUN-1004 : used memory is 631 MB, reserved memory is 577 MB, peak memory is 631 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 62 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "BlockROM1/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM2/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM3/ram_mem0"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 21621/3 useful/useless nets, 21056/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 428 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 15 macro adder
SYN-1019 : Optimized 22 mux instances.
SYN-1016 : Merged 26 instances.
SYN-1032 : 22518/34 useful/useless nets, 21960/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20123/68 useful/useless nets, 19800/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20557/2 useful/useless nets, 20302/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21194/4 useful/useless nets, 20939/4 useful/useless insts
SYN-1032 : 22930/110 useful/useless nets, 22358/104 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 32, tpin num: 71269, tnet num: 22960, tinst num: 22366, tnode num: 98885, tedge num: 110446.
TMR-2508 : Levelizing timing graph completed, there are 281 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 22960 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 608 (3.30), #lev = 12 (4.61)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 598 (3.29), #lev = 12 (4.48)
SYN-3001 : Logic optimization runtime opt =   0.11 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1481 instances into 610 LUTs, name keeping = 61%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 4775 (3.78), #lev = 33 (11.74)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 4721 (3.77), #lev = 33 (11.27)
SYN-3001 : Logic optimization runtime opt =   1.15 sec, map = 704.10 sec
SYN-3001 : Mapper mapped 18804 instances into 4721 LUTs, name keeping = 37%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        74
  #input                   21
  #output                  42
  #inout                   11

LUT Statistics
#Total_luts              5677
  #lut4                  4323
  #lut5                  1006
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             348

Utilization Statistics
#lut                     5677   out of  19600   28.96%
#reg                     1612   out of  19600    8.22%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      35   out of     64   54.69%
  #bram9k                  35
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       62   out of    188   32.98%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |5329   |348    |1619   |35     |3      |
|  u_logic |cortexm0ds_logic |4721   |173    |1298   |0      |3      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 314 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 80 adder to BLE ...
SYN-4008 : Packed 80 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1298 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  17.488874s wall, 19.546875s user + 0.656250s system = 20.203125s CPU (115.5%)

RUN-1004 : used memory is 714 MB, reserved memory is 689 MB, peak memory is 984 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  2.567950s wall, 2.765625s user + 0.171875s system = 2.937500s CPU (114.4%)

RUN-1004 : used memory is 702 MB, reserved memory is 651 MB, peak memory is 984 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net Pwm_CLK driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net QN_REF24MHz_pad is clkc1 of pll CLK_gen/pll_inst.
SYN-4027 : Net clk is clkc4 of pll CLK_gen/pll_inst.
SYN-4019 : Net System_clk_pad is refclk of pll CLK_gen/pll_inst.
SYN-4020 : Net System_clk_pad is fbclk of pll CLK_gen/pll_inst.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4024 : Net "keyboard/scan_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net Pwm_CLK as clock net
SYN-4025 : Tag rtl::Net QN_REF24MHz_pad as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net clk as clock net
SYN-4025 : Tag rtl::Net keyboard/scan_clk as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
SYN-4015 : Create BUFG instance for clk Net keyboard/scan_clk to drive 5 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7194 instances
RUN-1001 : 5329 luts, 1612 seqs, 90 mslices, 55 lslices, 62 pads, 35 brams, 3 dsps
RUN-1001 : There are total 7678 nets
RUN-1001 : 3972 nets have 2 pins
RUN-1001 : 2734 nets have [3 - 5] pins
RUN-1001 : 542 nets have [6 - 10] pins
RUN-1001 : 222 nets have [11 - 20] pins
RUN-1001 : 200 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7192 instances, 5329 luts, 1612 seqs, 145 slices, 20 macros(145 instances: 90 mslices 55 lslices)
PHY-3001 : Cell area utilization is 28%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 32, tpin num: 34174, tnet num: 7632, tinst num: 7192, tnode num: 39377, tedge num: 55320.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7632 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.931303s wall, 0.937500s user + 0.093750s system = 1.031250s CPU (110.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.74192e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7192.
PHY-3001 : End clustering;  0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.51759e+06, overlap = 85.5
PHY-3002 : Step(2): len = 1.33741e+06, overlap = 81
PHY-3002 : Step(3): len = 1.24014e+06, overlap = 85.5
PHY-3002 : Step(4): len = 1.15746e+06, overlap = 81.0625
PHY-3002 : Step(5): len = 1.14138e+06, overlap = 83.375
PHY-3002 : Step(6): len = 1.07586e+06, overlap = 94.5
PHY-3002 : Step(7): len = 952916, overlap = 120.531
PHY-3002 : Step(8): len = 906923, overlap = 123.781
PHY-3002 : Step(9): len = 891170, overlap = 122.219
PHY-3002 : Step(10): len = 882073, overlap = 127
PHY-3002 : Step(11): len = 867889, overlap = 131.406
PHY-3002 : Step(12): len = 854336, overlap = 131.188
PHY-3002 : Step(13): len = 848649, overlap = 135.656
PHY-3002 : Step(14): len = 837430, overlap = 138.063
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.80607e-05
PHY-3002 : Step(15): len = 867355, overlap = 128.125
PHY-3002 : Step(16): len = 847975, overlap = 120.313
PHY-3002 : Step(17): len = 841695, overlap = 115.469
PHY-3002 : Step(18): len = 836305, overlap = 111.281
PHY-3002 : Step(19): len = 831296, overlap = 107.688
PHY-3002 : Step(20): len = 825685, overlap = 115.219
PHY-3002 : Step(21): len = 819899, overlap = 113.719
PHY-3002 : Step(22): len = 814967, overlap = 116.281
PHY-3002 : Step(23): len = 809948, overlap = 116.781
PHY-3002 : Step(24): len = 803631, overlap = 119.094
PHY-3002 : Step(25): len = 798206, overlap = 117.125
PHY-3002 : Step(26): len = 794398, overlap = 117.063
PHY-3002 : Step(27): len = 788259, overlap = 107.469
PHY-3002 : Step(28): len = 782712, overlap = 102.063
PHY-3002 : Step(29): len = 779095, overlap = 101.5
PHY-3002 : Step(30): len = 774101, overlap = 102.75
PHY-3002 : Step(31): len = 764897, overlap = 103.813
PHY-3002 : Step(32): len = 759959, overlap = 102.656
PHY-3002 : Step(33): len = 757454, overlap = 105.094
PHY-3002 : Step(34): len = 745539, overlap = 110.25
PHY-3002 : Step(35): len = 736188, overlap = 105.875
PHY-3002 : Step(36): len = 733501, overlap = 105.5
PHY-3002 : Step(37): len = 728917, overlap = 106.156
PHY-3002 : Step(38): len = 719269, overlap = 111.563
PHY-3002 : Step(39): len = 714745, overlap = 108.781
PHY-3002 : Step(40): len = 712187, overlap = 111.469
PHY-3002 : Step(41): len = 706405, overlap = 114.438
PHY-3002 : Step(42): len = 698814, overlap = 117.688
PHY-3002 : Step(43): len = 695946, overlap = 117.031
PHY-3002 : Step(44): len = 692785, overlap = 110
PHY-3002 : Step(45): len = 686415, overlap = 108.75
PHY-3002 : Step(46): len = 680715, overlap = 104.781
PHY-3002 : Step(47): len = 678599, overlap = 104.813
PHY-3002 : Step(48): len = 673763, overlap = 96.875
PHY-3002 : Step(49): len = 667811, overlap = 105.375
PHY-3002 : Step(50): len = 664421, overlap = 104.938
PHY-3002 : Step(51): len = 661880, overlap = 107.219
PHY-3002 : Step(52): len = 655854, overlap = 101.531
PHY-3002 : Step(53): len = 649432, overlap = 109.188
PHY-3002 : Step(54): len = 646248, overlap = 106.344
PHY-3002 : Step(55): len = 644586, overlap = 101.5
PHY-3002 : Step(56): len = 640805, overlap = 96.0938
PHY-3002 : Step(57): len = 635634, overlap = 100.281
PHY-3002 : Step(58): len = 630622, overlap = 92.75
PHY-3002 : Step(59): len = 628480, overlap = 95.3125
PHY-3002 : Step(60): len = 624641, overlap = 93.4688
PHY-3002 : Step(61): len = 618769, overlap = 97.5625
PHY-3002 : Step(62): len = 616185, overlap = 94.9063
PHY-3002 : Step(63): len = 613346, overlap = 92.8125
PHY-3002 : Step(64): len = 610109, overlap = 85.375
PHY-3002 : Step(65): len = 606913, overlap = 91.875
PHY-3002 : Step(66): len = 603896, overlap = 92
PHY-3002 : Step(67): len = 599820, overlap = 89.5313
PHY-3002 : Step(68): len = 596383, overlap = 82.8438
PHY-3002 : Step(69): len = 594079, overlap = 84.7813
PHY-3002 : Step(70): len = 589365, overlap = 90.7188
PHY-3002 : Step(71): len = 585157, overlap = 93.0625
PHY-3002 : Step(72): len = 582775, overlap = 92.3125
PHY-3002 : Step(73): len = 580096, overlap = 95.875
PHY-3002 : Step(74): len = 573758, overlap = 91.9688
PHY-3002 : Step(75): len = 570834, overlap = 96.7813
PHY-3002 : Step(76): len = 569148, overlap = 94.5625
PHY-3002 : Step(77): len = 565939, overlap = 97.6875
PHY-3002 : Step(78): len = 562229, overlap = 93.6875
PHY-3002 : Step(79): len = 560077, overlap = 96.2188
PHY-3002 : Step(80): len = 557728, overlap = 98.9688
PHY-3002 : Step(81): len = 555322, overlap = 93.5
PHY-3002 : Step(82): len = 551803, overlap = 97.5313
PHY-3002 : Step(83): len = 548238, overlap = 102.781
PHY-3002 : Step(84): len = 546316, overlap = 103.594
PHY-3002 : Step(85): len = 544119, overlap = 107.344
PHY-3002 : Step(86): len = 541124, overlap = 110.5
PHY-3002 : Step(87): len = 538235, overlap = 115.219
PHY-3002 : Step(88): len = 535528, overlap = 111.656
PHY-3002 : Step(89): len = 533721, overlap = 111.094
PHY-3002 : Step(90): len = 531441, overlap = 116.25
PHY-3002 : Step(91): len = 520921, overlap = 111.031
PHY-3002 : Step(92): len = 518336, overlap = 107.844
PHY-3002 : Step(93): len = 516544, overlap = 110.125
PHY-3002 : Step(94): len = 514582, overlap = 106.563
PHY-3002 : Step(95): len = 512709, overlap = 111.531
PHY-3002 : Step(96): len = 509616, overlap = 118.406
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000136121
PHY-3002 : Step(97): len = 510381, overlap = 112.656
PHY-3002 : Step(98): len = 512312, overlap = 100.469
PHY-3002 : Step(99): len = 515691, overlap = 91.625
PHY-3002 : Step(100): len = 518648, overlap = 93.0625
PHY-3002 : Step(101): len = 520220, overlap = 90.25
PHY-3002 : Step(102): len = 521619, overlap = 90.3125
PHY-3002 : Step(103): len = 523271, overlap = 80.4688
PHY-3002 : Step(104): len = 525571, overlap = 83.2813
PHY-3002 : Step(105): len = 526510, overlap = 80.0313
PHY-3002 : Step(106): len = 527576, overlap = 81.1875
PHY-3002 : Step(107): len = 532903, overlap = 63.875
PHY-3002 : Step(108): len = 533804, overlap = 71.75
PHY-3002 : Step(109): len = 533917, overlap = 71
PHY-3002 : Step(110): len = 533413, overlap = 79.3125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000236807
PHY-3002 : Step(111): len = 534628, overlap = 69.9688
PHY-3002 : Step(112): len = 537114, overlap = 59.5625
PHY-3002 : Step(113): len = 541683, overlap = 63.8125
PHY-3002 : Step(114): len = 546695, overlap = 58.875
PHY-3002 : Step(115): len = 548013, overlap = 62.4375
PHY-3002 : Step(116): len = 549075, overlap = 59.3438
PHY-3002 : Step(117): len = 550360, overlap = 54.5
PHY-3002 : Step(118): len = 551600, overlap = 53.4375
PHY-3002 : Step(119): len = 553084, overlap = 57.4688
PHY-3002 : Step(120): len = 554991, overlap = 55.9063
PHY-3002 : Step(121): len = 556592, overlap = 50.9688
PHY-3002 : Step(122): len = 558375, overlap = 52.0313
PHY-3002 : Step(123): len = 559108, overlap = 47.2813
PHY-3002 : Step(124): len = 559532, overlap = 44.9063
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.033187s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (282.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.25723e+06, over cnt = 1252(3%), over = 1970, worst = 7
PHY-1002 : len = 1.26455e+06, over cnt = 1034(2%), over = 1496, worst = 6
PHY-1002 : len = 1.27758e+06, over cnt = 761(2%), over = 987, worst = 5
PHY-1002 : len = 1.28619e+06, over cnt = 539(1%), over = 697, worst = 5
PHY-1002 : len = 1.30356e+06, over cnt = 378(1%), over = 510, worst = 5
PHY-1001 : End global iterations;  1.247840s wall, 2.015625s user + 0.078125s system = 2.093750s CPU (167.8%)

PHY-1001 : Congestion index: top1 = 89.38, top5 = 76.25, top10 = 68.75, top15 = 61.88.
PHY-3001 : End congestion estimation;  1.774179s wall, 2.750000s user + 0.109375s system = 2.859375s CPU (161.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7632 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.427767s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (113.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.26933e-05
PHY-3002 : Step(125): len = 529612, overlap = 48.9375
PHY-3002 : Step(126): len = 496457, overlap = 74.0625
PHY-3002 : Step(127): len = 478820, overlap = 86.0625
PHY-3002 : Step(128): len = 463640, overlap = 95.5625
PHY-3002 : Step(129): len = 450208, overlap = 106.875
PHY-3002 : Step(130): len = 433249, overlap = 118.25
PHY-3002 : Step(131): len = 415284, overlap = 130.5
PHY-3002 : Step(132): len = 395587, overlap = 151.906
PHY-3002 : Step(133): len = 371072, overlap = 171.156
PHY-3002 : Step(134): len = 352425, overlap = 183.531
PHY-3002 : Step(135): len = 343097, overlap = 188.219
PHY-3002 : Step(136): len = 327541, overlap = 197.281
PHY-3002 : Step(137): len = 323991, overlap = 199.094
PHY-3002 : Step(138): len = 319720, overlap = 203.156
PHY-3002 : Step(139): len = 318874, overlap = 207.344
PHY-3002 : Step(140): len = 314963, overlap = 206.781
PHY-3002 : Step(141): len = 312818, overlap = 210.094
PHY-3002 : Step(142): len = 313283, overlap = 208.188
PHY-3002 : Step(143): len = 312029, overlap = 207.688
PHY-3002 : Step(144): len = 310987, overlap = 207.219
PHY-3002 : Step(145): len = 311642, overlap = 207.063
PHY-3002 : Step(146): len = 310439, overlap = 204.875
PHY-3002 : Step(147): len = 309938, overlap = 203.875
PHY-3002 : Step(148): len = 309057, overlap = 203.219
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.53866e-05
PHY-3002 : Step(149): len = 313738, overlap = 195.344
PHY-3002 : Step(150): len = 330813, overlap = 174.313
PHY-3002 : Step(151): len = 333467, overlap = 163.156
PHY-3002 : Step(152): len = 336134, overlap = 155.781
PHY-3002 : Step(153): len = 340932, overlap = 145.531
PHY-3002 : Step(154): len = 345622, overlap = 137.344
PHY-3002 : Step(155): len = 347929, overlap = 131.906
PHY-3002 : Step(156): len = 352592, overlap = 116.938
PHY-3002 : Step(157): len = 355508, overlap = 109.219
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.07732e-05
PHY-3002 : Step(158): len = 364073, overlap = 97.1563
PHY-3002 : Step(159): len = 380397, overlap = 81.0625
PHY-3002 : Step(160): len = 389338, overlap = 75.4063
PHY-3002 : Step(161): len = 395772, overlap = 66.0938
PHY-3002 : Step(162): len = 403228, overlap = 53.7813
PHY-3002 : Step(163): len = 403306, overlap = 53.5313
PHY-3002 : Step(164): len = 403385, overlap = 51.9375
PHY-3002 : Step(165): len = 403990, overlap = 50.4375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000181546
PHY-3002 : Step(166): len = 412465, overlap = 37.1875
PHY-3002 : Step(167): len = 421877, overlap = 26.6563
PHY-3002 : Step(168): len = 432888, overlap = 21.9063
PHY-3002 : Step(169): len = 444246, overlap = 15.25
PHY-3002 : Step(170): len = 450195, overlap = 13.125
PHY-3002 : Step(171): len = 454652, overlap = 13.3125
PHY-3002 : Step(172): len = 453622, overlap = 14.4063
PHY-3002 : Step(173): len = 452264, overlap = 17.125
PHY-3002 : Step(174): len = 450693, overlap = 19.1875
PHY-3002 : Step(175): len = 449388, overlap = 16.625
PHY-3002 : Step(176): len = 447705, overlap = 16.7188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000363093
PHY-3002 : Step(177): len = 456676, overlap = 14.0313
PHY-3002 : Step(178): len = 460317, overlap = 14.0313
PHY-3002 : Step(179): len = 471769, overlap = 10.7813
PHY-3002 : Step(180): len = 486893, overlap = 5.25
PHY-3002 : Step(181): len = 490834, overlap = 5.71875
PHY-3002 : Step(182): len = 493540, overlap = 7.28125
PHY-3002 : Step(183): len = 493631, overlap = 7.46875
PHY-3002 : Step(184): len = 493255, overlap = 7.8125
PHY-3002 : Step(185): len = 493285, overlap = 7.53125
PHY-3002 : Step(186): len = 492876, overlap = 8.4375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000711976
PHY-3002 : Step(187): len = 503821, overlap = 7
PHY-3002 : Step(188): len = 507061, overlap = 7.0625
PHY-3002 : Step(189): len = 509255, overlap = 6.65625
PHY-3002 : Step(190): len = 518125, overlap = 4.40625
PHY-3002 : Step(191): len = 531746, overlap = 3.125
PHY-3002 : Step(192): len = 538140, overlap = 2.25
PHY-3002 : Step(193): len = 542254, overlap = 3.625
PHY-3002 : Step(194): len = 539001, overlap = 3.9375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00142395
PHY-3002 : Step(195): len = 544595, overlap = 3.75
PHY-3002 : Step(196): len = 550766, overlap = 3.5625
PHY-3002 : Step(197): len = 558507, overlap = 3.75
PHY-3002 : Step(198): len = 561917, overlap = 3.625
PHY-3002 : Step(199): len = 562779, overlap = 4
PHY-3002 : Step(200): len = 562609, overlap = 4.25
PHY-3002 : Step(201): len = 562726, overlap = 4.03125
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00284791
PHY-3002 : Step(202): len = 567432, overlap = 2.5625
PHY-3002 : Step(203): len = 573419, overlap = 2.25
PHY-3002 : Step(204): len = 579777, overlap = 1.5625
PHY-3002 : Step(205): len = 586268, overlap = 1.5625
PHY-3002 : Step(206): len = 586100, overlap = 1.75
PHY-3002 : Step(207): len = 585445, overlap = 1.5625
PHY-3002 : Step(208): len = 584230, overlap = 1.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.36166e+06, over cnt = 562(1%), over = 761, worst = 4
PHY-1002 : len = 1.36633e+06, over cnt = 372(1%), over = 457, worst = 3
PHY-1002 : len = 1.36887e+06, over cnt = 263(0%), over = 314, worst = 3
PHY-1002 : len = 1.36669e+06, over cnt = 196(0%), over = 232, worst = 3
PHY-1002 : len = 1.35822e+06, over cnt = 121(0%), over = 137, worst = 3
PHY-1001 : End global iterations;  0.931855s wall, 1.703125s user + 0.046875s system = 1.750000s CPU (187.8%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 50.63, top10 = 43.13, top15 = 39.38.
PHY-3001 : End congestion estimation;  1.467924s wall, 2.218750s user + 0.046875s system = 2.265625s CPU (154.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7632 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.444873s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (98.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000765177
PHY-3002 : Step(209): len = 581387, overlap = 13.0313
PHY-3002 : Step(210): len = 569646, overlap = 7.46875
PHY-3002 : Step(211): len = 559400, overlap = 7.0625
PHY-3002 : Step(212): len = 548546, overlap = 7.59375
PHY-3002 : Step(213): len = 536880, overlap = 9.875
PHY-3002 : Step(214): len = 529627, overlap = 10.4375
PHY-3002 : Step(215): len = 521723, overlap = 11.3125
PHY-3002 : Step(216): len = 514389, overlap = 11.3438
PHY-3002 : Step(217): len = 507890, overlap = 11.5313
PHY-3002 : Step(218): len = 498819, overlap = 12.9375
PHY-3002 : Step(219): len = 495304, overlap = 12.5
PHY-3002 : Step(220): len = 493353, overlap = 12.2188
PHY-3002 : Step(221): len = 491442, overlap = 11.6563
PHY-3002 : Step(222): len = 488962, overlap = 11.75
PHY-3002 : Step(223): len = 486014, overlap = 13.0625
PHY-3002 : Step(224): len = 483328, overlap = 13.5938
PHY-3002 : Step(225): len = 480660, overlap = 12.375
PHY-3002 : Step(226): len = 478011, overlap = 12.5625
PHY-3002 : Step(227): len = 476209, overlap = 11.6875
PHY-3002 : Step(228): len = 474455, overlap = 15.1563
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00153035
PHY-3002 : Step(229): len = 480852, overlap = 12.3438
PHY-3002 : Step(230): len = 486456, overlap = 11.5938
PHY-3002 : Step(231): len = 492564, overlap = 7.875
PHY-3002 : Step(232): len = 496165, overlap = 8.03125
PHY-3002 : Step(233): len = 499887, overlap = 8.3125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00306071
PHY-3002 : Step(234): len = 505058, overlap = 8.6875
PHY-3002 : Step(235): len = 508916, overlap = 9.65625
PHY-3002 : Step(236): len = 515157, overlap = 8.9375
PHY-3002 : Step(237): len = 520873, overlap = 8.6875
PHY-3002 : Step(238): len = 524177, overlap = 7.78125
PHY-3002 : Step(239): len = 527974, overlap = 7.21875
PHY-3002 : Step(240): len = 532674, overlap = 7.0625
PHY-3002 : Step(241): len = 533167, overlap = 6.71875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0060129
PHY-3002 : Step(242): len = 536603, overlap = 5.3125
PHY-3002 : Step(243): len = 539666, overlap = 4.53125
PHY-3002 : Step(244): len = 540863, overlap = 5.03125
PHY-3002 : Step(245): len = 543707, overlap = 4.9375
PHY-3002 : Step(246): len = 548999, overlap = 4.65625
PHY-3002 : Step(247): len = 551050, overlap = 4.3125
PHY-3002 : Step(248): len = 552638, overlap = 4.53125
PHY-3002 : Step(249): len = 556497, overlap = 3.9375
PHY-3002 : Step(250): len = 558078, overlap = 4.53125
PHY-3002 : Step(251): len = 558401, overlap = 4.40625
PHY-3002 : Step(252): len = 558871, overlap = 4.09375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0106536
PHY-3002 : Step(253): len = 560323, overlap = 4.34375
PHY-3002 : Step(254): len = 561924, overlap = 4.375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 84.53 peak overflow 1.34
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.3625e+06, over cnt = 459(1%), over = 573, worst = 3
PHY-1002 : len = 1.36458e+06, over cnt = 327(0%), over = 395, worst = 3
PHY-1002 : len = 1.3651e+06, over cnt = 253(0%), over = 303, worst = 3
PHY-1002 : len = 1.36379e+06, over cnt = 180(0%), over = 222, worst = 3
PHY-1002 : len = 1.36203e+06, over cnt = 159(0%), over = 199, worst = 3
PHY-1001 : End global iterations;  1.028140s wall, 1.734375s user + 0.015625s system = 1.750000s CPU (170.2%)

PHY-1001 : Congestion index: top1 = 61.88, top5 = 51.88, top10 = 45.63, top15 = 41.88.
PHY-1001 : End incremental global routing;  1.625193s wall, 2.546875s user + 0.046875s system = 2.593750s CPU (159.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7632 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.421073s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (96.5%)

OPT-1001 : 9 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 62 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7115 has valid locations, 51 needs to be replaced
PHY-3001 : design contains 7234 instances, 5343 luts, 1640 seqs, 145 slices, 20 macros(145 instances: 90 mslices 55 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 570322
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.33597e+06, over cnt = 472(1%), over = 596, worst = 3
PHY-1002 : len = 1.33814e+06, over cnt = 335(0%), over = 405, worst = 3
PHY-1002 : len = 1.33803e+06, over cnt = 261(0%), over = 316, worst = 3
PHY-1002 : len = 1.33722e+06, over cnt = 181(0%), over = 226, worst = 3
PHY-1002 : len = 1.33424e+06, over cnt = 147(0%), over = 186, worst = 3
PHY-1001 : End global iterations;  1.002193s wall, 1.640625s user + 0.171875s system = 1.812500s CPU (180.9%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 51.88, top10 = 45.63, top15 = 41.25.
PHY-3001 : End congestion estimation;  2.248760s wall, 3.171875s user + 0.406250s system = 3.578125s CPU (159.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7674 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.472304s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (99.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(255): len = 569728, overlap = 0
PHY-3002 : Step(256): len = 569728, overlap = 0
PHY-3002 : Step(257): len = 569440, overlap = 0
PHY-3002 : Step(258): len = 569440, overlap = 0
PHY-3002 : Step(259): len = 569242, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.33485e+06, over cnt = 170(0%), over = 209, worst = 3
PHY-1002 : len = 1.33494e+06, over cnt = 162(0%), over = 201, worst = 3
PHY-1002 : len = 1.33504e+06, over cnt = 148(0%), over = 186, worst = 3
PHY-1002 : len = 1.335e+06, over cnt = 142(0%), over = 180, worst = 3
PHY-1002 : len = 1.33481e+06, over cnt = 140(0%), over = 178, worst = 3
PHY-1001 : End global iterations;  0.538127s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (113.2%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 51.25, top10 = 45.00, top15 = 41.25.
PHY-3001 : End congestion estimation;  1.027478s wall, 1.078125s user + 0.031250s system = 1.109375s CPU (108.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7674 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.449959s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (100.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00686455
PHY-3002 : Step(260): len = 569300, overlap = 4.4375
PHY-3002 : Step(261): len = 569300, overlap = 4.4375
PHY-3001 : Final: Len = 569300, Over = 4.4375
PHY-3001 : End incremental placement;  4.697123s wall, 5.625000s user + 0.671875s system = 6.296875s CPU (134.1%)

OPT-1001 : End high-fanout net optimization;  7.592525s wall, 9.421875s user + 0.718750s system = 10.140625s CPU (133.6%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.33788e+06, over cnt = 482(1%), over = 601, worst = 3
PHY-1002 : len = 1.34006e+06, over cnt = 337(0%), over = 403, worst = 3
PHY-1002 : len = 1.33953e+06, over cnt = 270(0%), over = 322, worst = 3
PHY-1002 : len = 1.33891e+06, over cnt = 191(0%), over = 236, worst = 3
PHY-1002 : len = 1.33578e+06, over cnt = 156(0%), over = 193, worst = 3
PHY-1001 : End global iterations;  0.918709s wall, 1.593750s user + 0.062500s system = 1.656250s CPU (180.3%)

PHY-1001 : Congestion index: top1 = 61.88, top5 = 51.25, top10 = 45.63, top15 = 41.25.
OPT-1001 : End congestion update;  1.463928s wall, 2.296875s user + 0.093750s system = 2.390625s CPU (163.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7674 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.378686s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (94.9%)

OPT-1001 : Start: WNS 8574 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  1.842739s wall, 2.656250s user + 0.093750s system = 2.750000s CPU (149.2%)

OPT-1001 : End physical optimization;  9.443127s wall, 12.093750s user + 0.843750s system = 12.937500s CPU (137.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5343 LUT to BLE ...
SYN-4008 : Packed 5343 LUT and 710 SEQ to BLE.
SYN-4003 : Packing 930 remaining SEQ's ...
SYN-4005 : Packed 899 SEQ with LUT/SLICE
SYN-4006 : 3740 single LUT's are left
SYN-4006 : 31 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5374/5628 primitive instances ...
PHY-3001 : End packing;  1.020198s wall, 1.015625s user + 0.031250s system = 1.046875s CPU (102.6%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3279 instances
RUN-1001 : 1586 mslices, 1585 lslices, 62 pads, 35 brams, 3 dsps
RUN-1001 : There are total 7183 nets
RUN-1001 : 3124 nets have 2 pins
RUN-1001 : 2938 nets have [3 - 5] pins
RUN-1001 : 632 nets have [6 - 10] pins
RUN-1001 : 252 nets have [11 - 20] pins
RUN-1001 : 234 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 3277 instances, 3171 slices, 20 macros(145 instances: 90 mslices 55 lslices)
PHY-3001 : Cell area utilization is 38%
PHY-3001 : After packing: Len = 581878, Over = 30.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.36762e+06, over cnt = 406(1%), over = 504, worst = 4
PHY-1002 : len = 1.36886e+06, over cnt = 286(0%), over = 348, worst = 4
PHY-1002 : len = 1.36873e+06, over cnt = 242(0%), over = 297, worst = 4
PHY-1002 : len = 1.36685e+06, over cnt = 187(0%), over = 235, worst = 4
PHY-1002 : len = 1.36545e+06, over cnt = 152(0%), over = 194, worst = 4
PHY-1001 : End global iterations;  0.896910s wall, 1.703125s user + 0.015625s system = 1.718750s CPU (191.6%)

PHY-1001 : Congestion index: top1 = 62.50, top5 = 51.25, top10 = 46.88, top15 = 41.25.
PHY-3001 : End congestion estimation;  2.537285s wall, 3.640625s user + 0.046875s system = 3.687500s CPU (145.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7137 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.426262s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (99.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000210824
PHY-3002 : Step(262): len = 566130, overlap = 32.25
PHY-3002 : Step(263): len = 554446, overlap = 39.75
PHY-3002 : Step(264): len = 546799, overlap = 39.5
PHY-3002 : Step(265): len = 540075, overlap = 41.5
PHY-3002 : Step(266): len = 534509, overlap = 44.75
PHY-3002 : Step(267): len = 530125, overlap = 48.75
PHY-3002 : Step(268): len = 523180, overlap = 54.5
PHY-3002 : Step(269): len = 517211, overlap = 55.5
PHY-3002 : Step(270): len = 514632, overlap = 53.75
PHY-3002 : Step(271): len = 508869, overlap = 58.25
PHY-3002 : Step(272): len = 504752, overlap = 59.25
PHY-3002 : Step(273): len = 502553, overlap = 59.5
PHY-3002 : Step(274): len = 499554, overlap = 62.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000421648
PHY-3002 : Step(275): len = 513865, overlap = 48.75
PHY-3002 : Step(276): len = 517600, overlap = 45
PHY-3002 : Step(277): len = 520826, overlap = 41.75
PHY-3002 : Step(278): len = 525752, overlap = 36.25
PHY-3002 : Step(279): len = 529490, overlap = 36
PHY-3002 : Step(280): len = 532235, overlap = 33.75
PHY-3002 : Step(281): len = 537104, overlap = 30.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000843296
PHY-3002 : Step(282): len = 547084, overlap = 27.25
PHY-3002 : Step(283): len = 552078, overlap = 27.75
PHY-3002 : Step(284): len = 558622, overlap = 25.5
PHY-3002 : Step(285): len = 564186, overlap = 24.5
PHY-3002 : Step(286): len = 567842, overlap = 23
PHY-3002 : Step(287): len = 572637, overlap = 23.25
PHY-3002 : Step(288): len = 578616, overlap = 21
PHY-3002 : Step(289): len = 581625, overlap = 18.25
PHY-3002 : Step(290): len = 584594, overlap = 16.75
PHY-3002 : Step(291): len = 588264, overlap = 17
PHY-3002 : Step(292): len = 589395, overlap = 16.75
PHY-3002 : Step(293): len = 591161, overlap = 15.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00163507
PHY-3002 : Step(294): len = 597308, overlap = 14.75
PHY-3002 : Step(295): len = 600129, overlap = 13.75
PHY-3002 : Step(296): len = 603260, overlap = 12.5
PHY-3002 : Step(297): len = 607345, overlap = 11.25
PHY-3002 : Step(298): len = 611684, overlap = 12.25
PHY-3002 : Step(299): len = 613324, overlap = 11
PHY-3002 : Step(300): len = 617261, overlap = 11.25
PHY-3002 : Step(301): len = 618940, overlap = 10.75
PHY-3002 : Step(302): len = 620131, overlap = 10.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00319997
PHY-3002 : Step(303): len = 624518, overlap = 10.5
PHY-3002 : Step(304): len = 626627, overlap = 9.5
PHY-3002 : Step(305): len = 628280, overlap = 9.5
PHY-3002 : Step(306): len = 630892, overlap = 9
PHY-3002 : Step(307): len = 632623, overlap = 8
PHY-3002 : Step(308): len = 634263, overlap = 8
PHY-3002 : Step(309): len = 635434, overlap = 8.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00537574
PHY-3002 : Step(310): len = 637150, overlap = 8
PHY-3002 : Step(311): len = 639054, overlap = 7.75
PHY-3002 : Step(312): len = 640539, overlap = 7.5
PHY-3002 : Step(313): len = 641880, overlap = 6.75
PHY-3002 : Step(314): len = 643453, overlap = 5.75
PHY-3002 : Step(315): len = 644440, overlap = 5.5
PHY-3002 : Step(316): len = 645522, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  3.066314s wall, 2.984375s user + 2.156250s system = 5.140625s CPU (167.6%)

PHY-3001 : Trial Legalized: Len = 656148
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.51305e+06, over cnt = 376(1%), over = 432, worst = 4
PHY-1002 : len = 1.51374e+06, over cnt = 284(0%), over = 320, worst = 4
PHY-1002 : len = 1.51337e+06, over cnt = 210(0%), over = 231, worst = 4
PHY-1002 : len = 1.51288e+06, over cnt = 173(0%), over = 190, worst = 3
PHY-1002 : len = 1.51007e+06, over cnt = 142(0%), over = 158, worst = 3
PHY-1001 : End global iterations;  0.947504s wall, 1.765625s user + 0.062500s system = 1.828125s CPU (192.9%)

PHY-1001 : Congestion index: top1 = 66.88, top5 = 55.63, top10 = 48.13, top15 = 43.75.
PHY-3001 : End congestion estimation;  1.529268s wall, 2.468750s user + 0.078125s system = 2.546875s CPU (166.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7137 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.441501s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (99.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000507813
PHY-3002 : Step(317): len = 634278, overlap = 6
PHY-3002 : Step(318): len = 624793, overlap = 8.75
PHY-3002 : Step(319): len = 614867, overlap = 12.25
PHY-3002 : Step(320): len = 607210, overlap = 15.5
PHY-3002 : Step(321): len = 601323, overlap = 17.75
PHY-3002 : Step(322): len = 594431, overlap = 18.5
PHY-3002 : Step(323): len = 589943, overlap = 19.25
PHY-3002 : Step(324): len = 585951, overlap = 21.25
PHY-3002 : Step(325): len = 578403, overlap = 26.5
PHY-3002 : Step(326): len = 575954, overlap = 26
PHY-3002 : Step(327): len = 573436, overlap = 27.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.031585s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (197.9%)

PHY-3001 : Legalized: Len = 582854, Over = 0
PHY-3001 : Spreading special nets. 15 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.019736s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (79.2%)

PHY-3001 : 20 instances has been re-located, deltaX = 8, deltaY = 8, maxDist = 1.
PHY-3001 : Final: Len = 583058, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.37094e+06, over cnt = 378(1%), over = 432, worst = 3
PHY-1002 : len = 1.3723e+06, over cnt = 256(0%), over = 285, worst = 3
PHY-1002 : len = 1.37297e+06, over cnt = 183(0%), over = 201, worst = 3
PHY-1002 : len = 1.37186e+06, over cnt = 135(0%), over = 148, worst = 3
PHY-1002 : len = 1.36556e+06, over cnt = 79(0%), over = 86, worst = 2
PHY-1001 : End global iterations;  0.974221s wall, 1.609375s user + 0.046875s system = 1.656250s CPU (170.0%)

PHY-1001 : Congestion index: top1 = 65.63, top5 = 56.88, top10 = 48.13, top15 = 43.13.
PHY-1001 : End incremental global routing;  1.528041s wall, 2.156250s user + 0.046875s system = 2.203125s CPU (144.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7137 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.418544s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (100.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  2.823297s wall, 3.562500s user + 0.046875s system = 3.609375s CPU (127.8%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.37094e+06, over cnt = 378(1%), over = 432, worst = 3
PHY-1002 : len = 1.3723e+06, over cnt = 256(0%), over = 285, worst = 3
PHY-1002 : len = 1.37297e+06, over cnt = 183(0%), over = 201, worst = 3
PHY-1002 : len = 1.37186e+06, over cnt = 135(0%), over = 148, worst = 3
PHY-1002 : len = 1.36556e+06, over cnt = 79(0%), over = 86, worst = 2
PHY-1001 : End global iterations;  1.002228s wall, 1.515625s user + 0.046875s system = 1.562500s CPU (155.9%)

PHY-1001 : Congestion index: top1 = 65.63, top5 = 56.88, top10 = 48.13, top15 = 43.13.
OPT-1001 : End congestion update;  1.556452s wall, 2.156250s user + 0.046875s system = 2.203125s CPU (141.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7137 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.341019s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (128.3%)

OPT-1001 : Start: WNS 9075 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  1.897574s wall, 2.578125s user + 0.062500s system = 2.640625s CPU (139.2%)

OPT-1001 : End physical optimization;  4.727130s wall, 6.156250s user + 0.109375s system = 6.265625s CPU (132.5%)

RUN-1003 : finish command "place" in  47.707569s wall, 91.250000s user + 12.421875s system = 103.671875s CPU (217.3%)

RUN-1004 : used memory is 941 MB, reserved memory is 908 MB, peak memory is 984 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        74
  #input                   21
  #output                  42
  #inout                   11

Utilization Statistics
#lut                     6014   out of  19600   30.68%
#reg                     1640   out of  19600    8.37%
#le                      6045
  #lut only              4405   out of   6045   72.87%
  #reg only                31   out of   6045    0.51%
  #lut&reg               1609   out of   6045   26.62%
#dsp                        3   out of     29   10.34%
#bram                      35   out of     64   54.69%
  #bram9k                  35
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       62   out of    188   32.98%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO        INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
      en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR      OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS        OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]     OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]     OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]     OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]     OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]     OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]     OUTPUT        K11        LVCMOS33           8            NONE       NONE    
  LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD        OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS        OUTPUT        H13        LVCMOS33           8            NONE       NONE    
    LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR        OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]        OUTPUT        F16        LVCMOS33           8            NONE       NONE    
     LED[6]        OUTPUT        E16        LVCMOS33           8            NONE       NONE    
     LED[5]        OUTPUT        E13        LVCMOS33           8            NONE       NONE    
     LED[4]        OUTPUT        C16        LVCMOS33           8            NONE       NONE    
     LED[3]        OUTPUT        C15        LVCMOS33           8            NONE       NONE    
     LED[2]        OUTPUT        B16        LVCMOS33           8            NONE       NONE    
     LED[1]        OUTPUT        B15        LVCMOS33           8            NONE       NONE    
     LED[0]        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz      OUTPUT         D3        LVCMOS33           8            N/A        NONE    
     Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       NONE    
    SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS        OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI       OUTPUT        F14        LVCMOS33           8            NONE       OREG    
     TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep         OUTPUT        H11        LVCMOS33           8            NONE       NONE    
     IO[7]          INOUT        H16        LVCMOS33           8            N/A        NONE    
     IO[6]          INOUT        M12        LVCMOS33           8            N/A        NONE    
     IO[5]          INOUT        A12        LVCMOS33           8            N/A        NONE    
     IO[4]          INOUT         J4        LVCMOS33           8            N/A        NONE    
     IO[3]          INOUT         K2        LVCMOS33           8            N/A        NONE    
     IO[2]          INOUT         H1        LVCMOS33           8            N/A        NONE    
     IO[1]          INOUT        F15        LVCMOS33           8           PULLUP      NONE    
     IO[0]          INOUT        D16        LVCMOS33           8           PULLUP      NONE    
  PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6045  |5881   |133    |1647   |35     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3279 instances
RUN-1001 : 1586 mslices, 1585 lslices, 62 pads, 35 brams, 3 dsps
RUN-1001 : There are total 7183 nets
RUN-1001 : 3124 nets have 2 pins
RUN-1001 : 2938 nets have [3 - 5] pins
RUN-1001 : 632 nets have [6 - 10] pins
RUN-1001 : 252 nets have [11 - 20] pins
RUN-1001 : 234 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.37094e+06, over cnt = 378(1%), over = 432, worst = 3
PHY-1002 : len = 1.3723e+06, over cnt = 256(0%), over = 285, worst = 3
PHY-1002 : len = 1.37041e+06, over cnt = 165(0%), over = 186, worst = 3
PHY-1002 : len = 1.33585e+06, over cnt = 43(0%), over = 50, worst = 3
PHY-1002 : len = 1.31328e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.975456s wall, 1.515625s user + 0.031250s system = 1.546875s CPU (158.6%)

PHY-1001 : Congestion index: top1 = 63.75, top5 = 53.75, top10 = 46.88, top15 = 43.75.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7137 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 778 to 21
PHY-1001 : End pin swap;  0.403060s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (120.2%)

PHY-1001 : End global routing;  3.498843s wall, 4.375000s user + 0.078125s system = 4.453125s CPU (127.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 91776, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.240767s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (97.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 96224, over cnt = 10(0%), over = 11, worst = 2
PHY-1001 : End Routed; 0.035572s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (131.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 96128, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.010425s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (299.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 96128, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.005344s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 96128, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.005288s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 96128, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.005335s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 96128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 5; 0.005373s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 72% nets.
PHY-1001 : Routed 96% nets.
PHY-1002 : len = 999040, over cnt = 803(0%), over = 809, worst = 2
PHY-1001 : End Routed; 33.461553s wall, 52.421875s user + 1.234375s system = 53.656250s CPU (160.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/6958(0%) critical/total net(s), WNS 4.226ns, TNS 0.000ns, False end point 0.
PHY-1001 : End update timing;  1.705525s wall, 1.703125s user + 0.000000s system = 1.703125s CPU (99.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.00052e+06, over cnt = 271(0%), over = 271, worst = 1
PHY-1001 : End DR Iter 1; 1.154327s wall, 1.500000s user + 0.000000s system = 1.500000s CPU (129.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.00291e+06, over cnt = 89(0%), over = 89, worst = 1
PHY-1001 : End DR Iter 2; 0.728221s wall, 0.828125s user + 0.046875s system = 0.875000s CPU (120.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.0045e+06, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 3; 0.202100s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (100.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.00491e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 4; 0.237957s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (91.9%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 1.00501e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.00501e+06
PHY-1001 : End DR Iter 5; 0.097466s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (96.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  45.887733s wall, 65.484375s user + 1.593750s system = 67.078125s CPU (146.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  49.751357s wall, 70.281250s user + 1.671875s system = 71.953125s CPU (144.6%)

RUN-1004 : used memory is 1078 MB, reserved memory is 1047 MB, peak memory is 1469 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        74
  #input                   21
  #output                  42
  #inout                   11

Utilization Statistics
#lut                     6014   out of  19600   30.68%
#reg                     1640   out of  19600    8.37%
#le                      6045
  #lut only              4405   out of   6045   72.87%
  #reg only                31   out of   6045    0.51%
  #lut&reg               1609   out of   6045   26.62%
#dsp                        3   out of     29   10.34%
#bram                      35   out of     64   54.69%
  #bram9k                  35
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       62   out of    188   32.98%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       7   out of     16   43.75%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO        INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
      en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR      OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS        OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]     OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]     OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]     OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]     OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]     OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]     OUTPUT        K11        LVCMOS33           8            NONE       NONE    
  LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD        OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS        OUTPUT        H13        LVCMOS33           8            NONE       NONE    
    LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR        OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]        OUTPUT        F16        LVCMOS33           8            NONE       NONE    
     LED[6]        OUTPUT        E16        LVCMOS33           8            NONE       NONE    
     LED[5]        OUTPUT        E13        LVCMOS33           8            NONE       NONE    
     LED[4]        OUTPUT        C16        LVCMOS33           8            NONE       NONE    
     LED[3]        OUTPUT        C15        LVCMOS33           8            NONE       NONE    
     LED[2]        OUTPUT        B16        LVCMOS33           8            NONE       NONE    
     LED[1]        OUTPUT        B15        LVCMOS33           8            NONE       NONE    
     LED[0]        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz      OUTPUT         D3        LVCMOS33           8            N/A        NONE    
     Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       NONE    
    SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS        OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI       OUTPUT        F14        LVCMOS33           8            NONE       OREG    
     TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep         OUTPUT        H11        LVCMOS33           8            NONE       NONE    
     IO[7]          INOUT        H16        LVCMOS33           8            N/A        NONE    
     IO[6]          INOUT        M12        LVCMOS33           8            N/A        NONE    
     IO[5]          INOUT        A12        LVCMOS33           8            N/A        NONE    
     IO[4]          INOUT         J4        LVCMOS33           8            N/A        NONE    
     IO[3]          INOUT         K2        LVCMOS33           8            N/A        NONE    
     IO[2]          INOUT         H1        LVCMOS33           8            N/A        NONE    
     IO[1]          INOUT        F15        LVCMOS33           8           PULLUP      NONE    
     IO[0]          INOUT        D16        LVCMOS33           8           PULLUP      NONE    
  PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6045  |5881   |133    |1647   |35     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       3060  
    #2         2       1912  
    #3         3       527   
    #4         4       498   
    #5        5-10     675   
    #6       11-50     423   
    #7       51-100     16   
  Average     3.57           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  3.224654s wall, 3.015625s user + 0.093750s system = 3.109375s CPU (96.4%)

RUN-1004 : used memory is 1080 MB, reserved memory is 1048 MB, peak memory is 1469 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 32, tpin num: 33992, tnet num: 7137, tinst num: 3277, tnode num: 38640, tedge num: 56835.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.143233s wall, 1.265625s user + 0.031250s system = 1.296875s CPU (113.4%)

RUN-1004 : used memory is 1086 MB, reserved memory is 1055 MB, peak memory is 1469 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 7137 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 7 (5 unconstrainted).
TMR-5009 WARNING: No clock constraint on 5 clock net(s): 
	LED_Interface/light_clk
	Pwm_CLK
	QN_REF24MHz_pad
	keyboard/scan_clk
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  2.104299s wall, 2.390625s user + 0.140625s system = 2.531250s CPU (120.3%)

RUN-1004 : used memory is 1512 MB, reserved memory is 1477 MB, peak memory is 1512 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:111100110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3279
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7183, pip num: 81956
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 2928 valid insts, and 222866 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:111100110000000000000000" in  12.049477s wall, 84.265625s user + 0.328125s system = 84.593750s CPU (702.1%)

RUN-1004 : used memory is 1609 MB, reserved memory is 1576 MB, peak memory is 1723 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 90 in ../rtl/CortexM0_SoC.v(130)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 187 in ../rtl/CortexM0_SoC.v(210)
HDL-8007 ERROR: syntax error near '.' in ../rtl/CortexM0_SoC.v(937)
HDL-8007 ERROR: syntax error near '.' in ../rtl/CortexM0_SoC.v(938)
HDL-8007 ERROR: ignore module module due to previous errors in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : Verilog file '../rtl/CortexM0_SoC.v' ignored due to errors
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 90 in ../rtl/CortexM0_SoC.v(130)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 187 in ../rtl/CortexM0_SoC.v(210)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1325, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.472067s wall, 1.500000s user + 0.015625s system = 1.515625s CPU (103.0%)

RUN-1004 : used memory is 1723 MB, reserved memory is 1691 MB, peak memory is 1723 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.162918s wall, 0.187500s user + 0.062500s system = 0.250000s CPU (3.5%)

RUN-1004 : used memory is 1753 MB, reserved memory is 1722 MB, peak memory is 1753 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.113605s wall, 1.796875s user + 0.125000s system = 1.921875s CPU (21.1%)

RUN-1004 : used memory is 1711 MB, reserved memory is 1680 MB, peak memory is 1753 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1325, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.450261s wall, 1.453125s user + 0.062500s system = 1.515625s CPU (104.5%)

RUN-1004 : used memory is 1745 MB, reserved memory is 1714 MB, peak memory is 1762 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.192214s wall, 0.156250s user + 0.078125s system = 0.234375s CPU (3.3%)

RUN-1004 : used memory is 1754 MB, reserved memory is 1723 MB, peak memory is 1762 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.133458s wall, 1.750000s user + 0.156250s system = 1.906250s CPU (20.9%)

RUN-1004 : used memory is 1713 MB, reserved memory is 1681 MB, peak memory is 1762 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1325, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.470689s wall, 1.468750s user + 0.000000s system = 1.468750s CPU (99.9%)

RUN-1004 : used memory is 1746 MB, reserved memory is 1715 MB, peak memory is 1763 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.183310s wall, 0.140625s user + 0.062500s system = 0.203125s CPU (2.8%)

RUN-1004 : used memory is 1755 MB, reserved memory is 1724 MB, peak memory is 1763 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.144839s wall, 1.718750s user + 0.093750s system = 1.812500s CPU (19.8%)

RUN-1004 : used memory is 1713 MB, reserved memory is 1682 MB, peak memory is 1763 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 90 in ../rtl/CortexM0_SoC.v(130)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 187 in ../rtl/CortexM0_SoC.v(210)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(270)
HDL-5007 WARNING: port 'HRDATA' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(939)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module key_16 in key_16.v(23)
HDL-1007 : elaborate module bzmusic_ctrl in ../rtl/out/bzmusic_ctrl.v(1)
HDL-1007 : elaborate module addr_cnt in ../rtl/out/addr_cnt.v(2)
HDL-1007 : elaborate module BlockROM1(ADDR_WIDTH=8) in ../rtl/out/BlockROM1.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM1.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(103)
HDL-1007 : elaborate module BlockROM2(ADDR_WIDTH=8) in ../rtl/out/BlockROM2.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM2.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(114)
HDL-1007 : elaborate module BlockROM3(ADDR_WIDTH=8) in ../rtl/out/BlockROM3.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM3.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(125)
HDL-1007 : elaborate module AND in ../rtl/out/AND.v(23)
HDL-1007 : elaborate module tune_decoder in ../rtl/out/tune_decoder.v(1)
HDL-1007 : elaborate module tune_pwm in ../rtl/out/tune_pwm.v(1)
HDL-1007 : elaborate module beat_decoder in ../rtl/out/beat_decoder.v(1)
HDL-1007 : elaborate module beat_cnt in ../rtl/out/beat_cnt.v(1)
HDL-1007 : elaborate module Keyboard in ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v(1)
HDL-1007 : elaborate module PLL in ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in E:/TD/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=4,CLKC0_DIV=6,CLKC1_DIV=50,CLKC2_DIV=75,CLKC3_DIV=50,CLKC4_DIV=48,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=5,CLKC1_CPHASE=49,CLKC2_CPHASE=74,CLKC3_CPHASE=49,CLKC4_CPHASE=47,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/TD/arch/eagle_macro.v(930)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(668)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(725)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_PAJ_IIC in AHBlite_PAJ_IIC.v(1)
HDL-1007 : elaborate module AHBlite_SPI in ../rtl/AHBlite_SPI.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1007 : elaborate module AHBlite_LCD in ../lcd/AHBlite_LCD.v(1)
HDL-1007 : elaborate module LCD_INI in ../lcd/LCD_INI.v(1)
HDL-1007 : elaborate module WriteCtrl in ../lcd/WriteCtrl.v(1)
HDL-1007 : elaborate module AddrIni in ../lcd/AddrIni.v(1)
HDL-1007 : elaborate module BlockROM16 in ../lcd/BlockROM16.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM16.v(10)
HDL-1007 : elaborate module BlockROM9 in ../lcd/BlockROM9.v(1)
HDL-5007 WARNING: entry size 4 at F:/jichuangsai/week_yizhi/lcd/sign.txt:1 does not match memory width 1 in ../lcd/BlockROM9.v(13)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM9.v(10)
HDL-5007 WARNING: net 'HREADYOUT_P4' does not have a driver in ../rtl/CortexM0_SoC.v(403)
HDL-5007 WARNING: net 'HRDATA_P4[31]' does not have a driver in ../rtl/CortexM0_SoC.v(404)
HDL-5007 WARNING: net 'HRESP_P4' does not have a driver in ../rtl/CortexM0_SoC.v(405)
HDL-5007 WARNING: net 'HRDATA_P9[31]' does not have a driver in ../rtl/CortexM0_SoC.v(474)
HDL-5007 WARNING: net 'HRESP_P9' does not have a driver in ../rtl/CortexM0_SoC.v(475)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 7 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  3.086276s wall, 3.062500s user + 0.062500s system = 3.125000s CPU (101.3%)

RUN-1004 : used memory is 793 MB, reserved memory is 751 MB, peak memory is 1763 MB
RUN-1002 : start command "read_adc ../M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[0]   LOCATION = D16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[1]   LOCATION = F15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[0]   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[1]   LOCATION = B15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SCL   LOCATION = D8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SDA   LOCATION = C7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CLK   LOCATION = D14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CS   LOCATION = E15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_IRQ   LOCATION = H14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MISO   LOCATION = G14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MOSI   LOCATION = F14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = H11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en2   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en3   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[4]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[5]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[6]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[7]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_BL_CTR   LOCATION = M11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_CS   LOCATION = K12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[0]   LOCATION = J11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[10]   LOCATION = K11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[11]   LOCATION = P16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[12]   LOCATION = M13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[13]   LOCATION = P15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[14]   LOCATION = M15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[15]   LOCATION = L12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[1]   LOCATION = P14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[2]   LOCATION = K15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[3]   LOCATION = L16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[4]   LOCATION = J14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[5]   LOCATION = M16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[6]   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[7]   LOCATION = N16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[8]   LOCATION = L14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[9]   LOCATION = N14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RD   LOCATION = H15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RS   LOCATION = H13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RST   LOCATION = M14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_WR   LOCATION = L13; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin IO[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
USR-6010 WARNING: ADC constraints: pin key[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AND"
SYN-1012 : SanityCheck: Model "BlockROM1(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM2(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM3(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "LCD_INI"
SYN-1012 : SanityCheck: Model "AddrIni"
SYN-1012 : SanityCheck: Model "BlockROM16"
SYN-1012 : SanityCheck: Model "BlockROM9"
SYN-1012 : SanityCheck: Model "WriteCtrl"
SYN-1012 : SanityCheck: Model "AHBlite_LCD"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_PAJ_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "AHBlite_SPI"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "addr_cnt"
SYN-1012 : SanityCheck: Model "beat_cnt"
SYN-1012 : SanityCheck: Model "beat_decoder"
SYN-1012 : SanityCheck: Model "bzmusic_ctrl"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "Keyboard"
SYN-1012 : SanityCheck: Model "key_16"
SYN-1012 : SanityCheck: Model "tune_decoder"
SYN-1012 : SanityCheck: Model "tune_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1043 : Mark AHBlite_PAJ_IIC as IO macro for instance u36
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 15 instances.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 5 instances.
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AND
SYN-1011 : Flatten model BlockROM1(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM2(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM3(ADDR_WIDTH=8)
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model LCD_INI
SYN-1011 : Flatten model AddrIni
SYN-1011 : Flatten model BlockROM16
SYN-1011 : Flatten model BlockROM9
SYN-1011 : Flatten model WriteCtrl
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model AHBlite_LCD
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_PAJ_IIC
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model AHBlite_SPI
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model addr_cnt
SYN-1011 : Flatten model beat_cnt
SYN-1011 : Flatten model beat_decoder
SYN-1011 : Flatten model bzmusic_ctrl
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model Keyboard
SYN-1011 : Flatten model key_16
SYN-1011 : Flatten model tune_decoder
SYN-1011 : Flatten model tune_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 97 instances.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[0]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[10]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[11]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[12]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[13]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[14]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[15]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[16]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[17]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[18]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[19]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[1]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[20]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[21]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[22]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[23]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[24]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[25]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[26]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[27]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[28]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[29]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[2]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[30]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[31]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[3]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[4]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[5]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[6]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[7]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[8]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[9]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[0]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[10]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[11]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[12]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[13]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[14]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[15]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[16]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[17]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[18]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[19]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[1]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[20]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[21]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[22]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[23]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[24]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[25]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[26]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[27]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[28]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[29]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[2]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[30]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[31]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[3]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[4]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[5]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[6]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[7]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[8]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[9]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P4" in ../rtl/CortexM0_SoC.v(403)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(84)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P4" in ../rtl/CortexM0_SoC.v(405)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(105)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P9" in ../rtl/CortexM0_SoC.v(475)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(105)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 23890/1293 useful/useless nets, 23110/980 useful/useless insts
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 93 onehot mux instances.
SYN-1020 : Optimized 101 distributor mux.
SYN-5043 WARNING: Register "bzmusic_ctrl/state[0]" in ../rtl/out/bzmusic_ctrl.v(11) is described with both an asynchronous reset/set and an initialization value of the opposite polarity.
SYN-1016 : Merged 518 instances.
SYN-1015 : Optimize round 1, 3436 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 23699/98 useful/useless nets, 22968/205 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     bzmusic_ctrl/reg0_b2
SYN-1015 : Optimize round 2, 382 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1032 : 23694/2 useful/useless nets, 22963/0 useful/useless insts
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 130 inv instances.
SYN-1032 : 21033/365 useful/useless nets, 20797/311 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 3883 better
SYN-1014 : Optimize round 2
SYN-1032 : 20051/1 useful/useless nets, 19815/6 useful/useless insts
SYN-1015 : Optimize round 2, 7 better
SYN-1014 : Optimize round 3
SYN-1032 : 20046/0 useful/useless nets, 19810/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  5.455482s wall, 5.328125s user + 0.375000s system = 5.703125s CPU (104.5%)

RUN-1004 : used memory is 811 MB, reserved memory is 771 MB, peak memory is 1763 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        74
  #input                   21
  #output                  42
  #inout                   11

Gate Statistics
#Basic gates            20689
  #and                   9751
  #nand                     0
  #or                    2105
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6503
  #bufif1                   3
  #MX21                   590
  #FADD                     0
  #DFF                   1664
  #LATCH                    0
#MACRO_ADD                 26
#MACRO_EQ                 134
#MACRO_MULT                 1
#MACRO_MUX                290

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |19025  |1664   |176    |
|  u_logic |cortexm0ds_logic |18465  |1300   |14     |
+----------------------------------------------------+

RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  2.342870s wall, 2.093750s user + 0.187500s system = 2.281250s CPU (97.4%)

RUN-1004 : used memory is 845 MB, reserved memory is 806 MB, peak memory is 1763 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 62 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "BlockROM1/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM2/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM3/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Data/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Flag/ram_mem0"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 21868/3 useful/useless nets, 21255/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 548 instances.
SYN-2501 : Optimize round 1, 1513 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 19 macro adder
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 1 ROM instances
SYN-1019 : Optimized 27 mux instances.
SYN-1016 : Merged 29 instances.
SYN-1032 : 22884/39 useful/useless nets, 22288/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20139/68 useful/useless nets, 19815/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20573/2 useful/useless nets, 20317/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21210/4 useful/useless nets, 20954/4 useful/useless insts
SYN-1032 : 23291/115 useful/useless nets, 22681/109 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 32, tpin num: 72533, tnet num: 23321, tinst num: 22689, tnode num: 100902, tedge num: 112711.
TMR-2508 : Levelizing timing graph completed, there are 281 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 23321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 701 (3.26), #lev = 12 (4.38)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 684 (3.26), #lev = 13 (4.79)
SYN-3001 : Logic optimization runtime opt =   0.16 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1679 instances into 696 LUTs, name keeping = 62%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 4752 (3.77), #lev = 33 (11.79)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 4725 (3.78), #lev = 32 (11.34)
SYN-3001 : Logic optimization runtime opt =   1.13 sec, map = 1355.09 sec
SYN-3001 : Mapper mapped 18818 instances into 4725 LUTs, name keeping = 37%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        74
  #input                   21
  #output                  42
  #inout                   11

LUT Statistics
#Total_luts              5832
  #lut4                  4370
  #lut5                  1050
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             412

Utilization Statistics
#lut                     5832   out of  19600   29.76%
#reg                     1656   out of  19600    8.45%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       62   out of    188   32.98%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |5420   |412    |1663   |37     |3      |
|  u_logic |cortexm0ds_logic |4725   |173    |1299   |0      |3      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 357 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 102 adder to BLE ...
SYN-4008 : Packed 102 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1299 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  17.416654s wall, 17.421875s user + 0.406250s system = 17.828125s CPU (102.4%)

RUN-1004 : used memory is 984 MB, reserved memory is 954 MB, peak memory is 1763 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 3 instances.
RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  2.831113s wall, 2.718750s user + 0.140625s system = 2.859375s CPU (101.0%)

RUN-1004 : used memory is 990 MB, reserved memory is 960 MB, peak memory is 1763 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net Pwm_CLK driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net QN_REF24MHz_pad is clkc1 of pll CLK_gen/pll_inst.
SYN-4027 : Net clk is clkc4 of pll CLK_gen/pll_inst.
SYN-4019 : Net System_clk_pad is refclk of pll CLK_gen/pll_inst.
SYN-4020 : Net System_clk_pad is fbclk of pll CLK_gen/pll_inst.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4024 : Net "keyboard/scan_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net Pwm_CLK as clock net
SYN-4025 : Tag rtl::Net QN_REF24MHz_pad as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net clk as clock net
SYN-4025 : Tag rtl::Net keyboard/scan_clk as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
SYN-4015 : Create BUFG instance for clk Net keyboard/scan_clk to drive 5 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7335 instances
RUN-1001 : 5418 luts, 1639 seqs, 101 mslices, 67 lslices, 62 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7856 nets
RUN-1001 : 4084 nets have 2 pins
RUN-1001 : 2775 nets have [3 - 5] pins
RUN-1001 : 570 nets have [6 - 10] pins
RUN-1001 : 221 nets have [11 - 20] pins
RUN-1001 : 198 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7333 instances, 5418 luts, 1639 seqs, 168 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 29%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 32, tpin num: 34875, tnet num: 7810, tinst num: 7333, tnode num: 40215, tedge num: 56481.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7810 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.959533s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (101.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.77304e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7333.
PHY-3001 : End clustering;  0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 29%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(328): len = 1.54333e+06, overlap = 90
PHY-3002 : Step(329): len = 1.37102e+06, overlap = 90
PHY-3002 : Step(330): len = 1.25854e+06, overlap = 90
PHY-3002 : Step(331): len = 1.1738e+06, overlap = 85.5
PHY-3002 : Step(332): len = 1.15599e+06, overlap = 85.5
PHY-3002 : Step(333): len = 1.14535e+06, overlap = 88.125
PHY-3002 : Step(334): len = 1.07937e+06, overlap = 109.438
PHY-3002 : Step(335): len = 988034, overlap = 126.031
PHY-3002 : Step(336): len = 967675, overlap = 126.5
PHY-3002 : Step(337): len = 956809, overlap = 131.375
PHY-3002 : Step(338): len = 947350, overlap = 134.438
PHY-3002 : Step(339): len = 937951, overlap = 141.156
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.2713e-05
PHY-3002 : Step(340): len = 995208, overlap = 132.719
PHY-3002 : Step(341): len = 977763, overlap = 122.531
PHY-3002 : Step(342): len = 965595, overlap = 127.125
PHY-3002 : Step(343): len = 958696, overlap = 118.625
PHY-3002 : Step(344): len = 948374, overlap = 110.844
PHY-3002 : Step(345): len = 939761, overlap = 99.5938
PHY-3002 : Step(346): len = 929887, overlap = 96.4063
PHY-3002 : Step(347): len = 919719, overlap = 101.5
PHY-3002 : Step(348): len = 912814, overlap = 101.125
PHY-3002 : Step(349): len = 904809, overlap = 97.0938
PHY-3002 : Step(350): len = 897855, overlap = 91.0313
PHY-3002 : Step(351): len = 890815, overlap = 92.4375
PHY-3002 : Step(352): len = 884064, overlap = 93.375
PHY-3002 : Step(353): len = 878555, overlap = 91.625
PHY-3002 : Step(354): len = 869168, overlap = 93.7188
PHY-3002 : Step(355): len = 865764, overlap = 91.8125
PHY-3002 : Step(356): len = 861273, overlap = 90.625
PHY-3002 : Step(357): len = 855605, overlap = 82.4063
PHY-3002 : Step(358): len = 851234, overlap = 82.6563
PHY-3002 : Step(359): len = 846389, overlap = 76.875
PHY-3002 : Step(360): len = 841176, overlap = 80.4688
PHY-3002 : Step(361): len = 836706, overlap = 80.0313
PHY-3002 : Step(362): len = 832023, overlap = 79.8438
PHY-3002 : Step(363): len = 825731, overlap = 80.125
PHY-3002 : Step(364): len = 821424, overlap = 79.5313
PHY-3002 : Step(365): len = 817264, overlap = 81.5938
PHY-3002 : Step(366): len = 810763, overlap = 78.9688
PHY-3002 : Step(367): len = 804678, overlap = 78.75
PHY-3002 : Step(368): len = 801924, overlap = 76.375
PHY-3002 : Step(369): len = 795648, overlap = 81.9375
PHY-3002 : Step(370): len = 784196, overlap = 76.875
PHY-3002 : Step(371): len = 779911, overlap = 77.0625
PHY-3002 : Step(372): len = 778020, overlap = 78.875
PHY-3002 : Step(373): len = 756086, overlap = 84.0938
PHY-3002 : Step(374): len = 745719, overlap = 84.2188
PHY-3002 : Step(375): len = 743009, overlap = 75.875
PHY-3002 : Step(376): len = 739481, overlap = 74.5
PHY-3002 : Step(377): len = 735517, overlap = 79.5
PHY-3002 : Step(378): len = 732791, overlap = 77.9688
PHY-3002 : Step(379): len = 728066, overlap = 72.5
PHY-3002 : Step(380): len = 724170, overlap = 77.5313
PHY-3002 : Step(381): len = 719907, overlap = 77.0313
PHY-3002 : Step(382): len = 717572, overlap = 76.5938
PHY-3002 : Step(383): len = 713926, overlap = 81
PHY-3002 : Step(384): len = 703351, overlap = 77.5625
PHY-3002 : Step(385): len = 697752, overlap = 78.625
PHY-3002 : Step(386): len = 696224, overlap = 74.0625
PHY-3002 : Step(387): len = 692717, overlap = 83.1563
PHY-3002 : Step(388): len = 687044, overlap = 85.0625
PHY-3002 : Step(389): len = 682003, overlap = 84.9375
PHY-3002 : Step(390): len = 679840, overlap = 83.4688
PHY-3002 : Step(391): len = 677546, overlap = 86.0313
PHY-3002 : Step(392): len = 673285, overlap = 77.5313
PHY-3002 : Step(393): len = 667185, overlap = 87.7188
PHY-3002 : Step(394): len = 664740, overlap = 86.5625
PHY-3002 : Step(395): len = 663186, overlap = 86.3438
PHY-3002 : Step(396): len = 658710, overlap = 85.8125
PHY-3002 : Step(397): len = 655047, overlap = 88.0938
PHY-3002 : Step(398): len = 652859, overlap = 92.125
PHY-3002 : Step(399): len = 649260, overlap = 95.1563
PHY-3002 : Step(400): len = 646577, overlap = 93.5
PHY-3002 : Step(401): len = 643743, overlap = 95.6563
PHY-3002 : Step(402): len = 641915, overlap = 91.2188
PHY-3002 : Step(403): len = 637855, overlap = 95.9063
PHY-3002 : Step(404): len = 635298, overlap = 95.1875
PHY-3002 : Step(405): len = 632706, overlap = 98.2188
PHY-3002 : Step(406): len = 630238, overlap = 99.25
PHY-3002 : Step(407): len = 626158, overlap = 102.063
PHY-3002 : Step(408): len = 623660, overlap = 102.688
PHY-3002 : Step(409): len = 621510, overlap = 98.1875
PHY-3002 : Step(410): len = 619840, overlap = 98.2188
PHY-3002 : Step(411): len = 614868, overlap = 99.2188
PHY-3002 : Step(412): len = 605727, overlap = 101.188
PHY-3002 : Step(413): len = 603190, overlap = 100.969
PHY-3002 : Step(414): len = 601826, overlap = 98.4375
PHY-3002 : Step(415): len = 599146, overlap = 100.469
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000185426
PHY-3002 : Step(416): len = 600046, overlap = 104.344
PHY-3002 : Step(417): len = 602267, overlap = 103.594
PHY-3002 : Step(418): len = 605506, overlap = 91.0313
PHY-3002 : Step(419): len = 609213, overlap = 93.6563
PHY-3002 : Step(420): len = 612275, overlap = 95.5313
PHY-3002 : Step(421): len = 613053, overlap = 90.2188
PHY-3002 : Step(422): len = 614091, overlap = 93.4688
PHY-3002 : Step(423): len = 617742, overlap = 97.9063
PHY-3002 : Step(424): len = 619413, overlap = 91.8438
PHY-3002 : Step(425): len = 619869, overlap = 93.6563
PHY-3002 : Step(426): len = 621544, overlap = 88.1563
PHY-3002 : Step(427): len = 623344, overlap = 85.125
PHY-3002 : Step(428): len = 623827, overlap = 82.3125
PHY-3002 : Step(429): len = 624326, overlap = 81.625
PHY-3002 : Step(430): len = 624909, overlap = 84
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000337865
PHY-3002 : Step(431): len = 625017, overlap = 83.7188
PHY-3002 : Step(432): len = 628271, overlap = 80.3125
PHY-3002 : Step(433): len = 635041, overlap = 75.7188
PHY-3002 : Step(434): len = 638028, overlap = 69.8125
PHY-3002 : Step(435): len = 638913, overlap = 72
PHY-3002 : Step(436): len = 639936, overlap = 68.875
PHY-3002 : Step(437): len = 642843, overlap = 81.5625
PHY-3002 : Step(438): len = 646361, overlap = 83.0938
PHY-3002 : Step(439): len = 647378, overlap = 80.5
PHY-3002 : Step(440): len = 648443, overlap = 78.0625
PHY-3002 : Step(441): len = 652267, overlap = 63.75
PHY-3002 : Step(442): len = 654437, overlap = 60.75
PHY-3002 : Step(443): len = 654753, overlap = 63.0938
PHY-3002 : Step(444): len = 655306, overlap = 63.0313
PHY-3002 : Step(445): len = 655820, overlap = 77.9375
PHY-3002 : Step(446): len = 656955, overlap = 79.9375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.032034s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (97.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.46851e+06, over cnt = 1228(3%), over = 1876, worst = 6
PHY-1002 : len = 1.47604e+06, over cnt = 1090(3%), over = 1489, worst = 5
PHY-1002 : len = 1.48191e+06, over cnt = 842(2%), over = 1134, worst = 5
PHY-1002 : len = 1.50283e+06, over cnt = 531(1%), over = 675, worst = 5
PHY-1002 : len = 1.5028e+06, over cnt = 244(0%), over = 315, worst = 4
PHY-1001 : End global iterations;  1.367041s wall, 2.078125s user + 0.031250s system = 2.109375s CPU (154.3%)

PHY-1001 : Congestion index: top1 = 90.63, top5 = 78.75, top10 = 70.63, top15 = 63.13.
PHY-3001 : End congestion estimation;  1.943024s wall, 2.671875s user + 0.031250s system = 2.703125s CPU (139.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7810 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.432639s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (104.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.34914e-05
PHY-3002 : Step(447): len = 623531, overlap = 59.8125
PHY-3002 : Step(448): len = 581190, overlap = 85.0938
PHY-3002 : Step(449): len = 553286, overlap = 97.9063
PHY-3002 : Step(450): len = 531342, overlap = 108.969
PHY-3002 : Step(451): len = 513321, overlap = 117.969
PHY-3002 : Step(452): len = 490959, overlap = 127.281
PHY-3002 : Step(453): len = 471659, overlap = 137
PHY-3002 : Step(454): len = 449757, overlap = 145.875
PHY-3002 : Step(455): len = 423823, overlap = 157
PHY-3002 : Step(456): len = 412908, overlap = 163.281
PHY-3002 : Step(457): len = 397889, overlap = 166.969
PHY-3002 : Step(458): len = 389020, overlap = 177.094
PHY-3002 : Step(459): len = 379810, overlap = 179.594
PHY-3002 : Step(460): len = 372419, overlap = 184.719
PHY-3002 : Step(461): len = 366471, overlap = 184.094
PHY-3002 : Step(462): len = 362400, overlap = 183.406
PHY-3002 : Step(463): len = 359472, overlap = 179.344
PHY-3002 : Step(464): len = 357922, overlap = 173.781
PHY-3002 : Step(465): len = 356712, overlap = 170.219
PHY-3002 : Step(466): len = 356030, overlap = 169.063
PHY-3002 : Step(467): len = 353701, overlap = 170.063
PHY-3002 : Step(468): len = 352378, overlap = 170.156
PHY-3002 : Step(469): len = 350919, overlap = 166.813
PHY-3002 : Step(470): len = 349054, overlap = 166.094
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.69827e-05
PHY-3002 : Step(471): len = 357752, overlap = 153.844
PHY-3002 : Step(472): len = 370042, overlap = 135.313
PHY-3002 : Step(473): len = 374871, overlap = 128
PHY-3002 : Step(474): len = 382287, overlap = 118
PHY-3002 : Step(475): len = 387488, overlap = 108.625
PHY-3002 : Step(476): len = 390406, overlap = 104.031
PHY-3002 : Step(477): len = 392789, overlap = 97.4375
PHY-3002 : Step(478): len = 393758, overlap = 92.4688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000133965
PHY-3002 : Step(479): len = 405990, overlap = 66.1563
PHY-3002 : Step(480): len = 414047, overlap = 51.3125
PHY-3002 : Step(481): len = 418716, overlap = 42.375
PHY-3002 : Step(482): len = 427152, overlap = 37.5313
PHY-3002 : Step(483): len = 435279, overlap = 33.8438
PHY-3002 : Step(484): len = 434150, overlap = 32.125
PHY-3002 : Step(485): len = 432578, overlap = 32.5625
PHY-3002 : Step(486): len = 431636, overlap = 31
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000267931
PHY-3002 : Step(487): len = 444629, overlap = 20.1875
PHY-3002 : Step(488): len = 451115, overlap = 17.7813
PHY-3002 : Step(489): len = 462148, overlap = 13.5
PHY-3002 : Step(490): len = 476281, overlap = 10
PHY-3002 : Step(491): len = 475558, overlap = 9.71875
PHY-3002 : Step(492): len = 473438, overlap = 9.875
PHY-3002 : Step(493): len = 469401, overlap = 11.9688
PHY-3002 : Step(494): len = 467630, overlap = 12.5938
PHY-3002 : Step(495): len = 466750, overlap = 12.0313
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000494615
PHY-3002 : Step(496): len = 481135, overlap = 9.5
PHY-3002 : Step(497): len = 485988, overlap = 8.25
PHY-3002 : Step(498): len = 489065, overlap = 6.90625
PHY-3002 : Step(499): len = 501188, overlap = 3.6875
PHY-3002 : Step(500): len = 511785, overlap = 4
PHY-3002 : Step(501): len = 511429, overlap = 4.34375
PHY-3002 : Step(502): len = 509353, overlap = 6
PHY-3002 : Step(503): len = 505373, overlap = 6.3125
PHY-3002 : Step(504): len = 502712, overlap = 6.65625
PHY-3002 : Step(505): len = 501288, overlap = 8.03125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000925759
PHY-3002 : Step(506): len = 511788, overlap = 6.28125
PHY-3002 : Step(507): len = 518874, overlap = 7.34375
PHY-3002 : Step(508): len = 522590, overlap = 6.03125
PHY-3002 : Step(509): len = 529089, overlap = 5.28125
PHY-3002 : Step(510): len = 536284, overlap = 5.3125
PHY-3002 : Step(511): len = 536139, overlap = 4.9375
PHY-3002 : Step(512): len = 534717, overlap = 5.46875
PHY-3002 : Step(513): len = 532999, overlap = 5.34375
PHY-3002 : Step(514): len = 530699, overlap = 4.625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00185152
PHY-3002 : Step(515): len = 538842, overlap = 4.5625
PHY-3002 : Step(516): len = 543236, overlap = 4.125
PHY-3002 : Step(517): len = 547358, overlap = 3.9375
PHY-3002 : Step(518): len = 552726, overlap = 3.625
PHY-3002 : Step(519): len = 554852, overlap = 3.09375
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00370304
PHY-3002 : Step(520): len = 558220, overlap = 3
PHY-3002 : Step(521): len = 563402, overlap = 2.34375
PHY-3002 : Step(522): len = 573064, overlap = 0.8125
PHY-3002 : Step(523): len = 574642, overlap = 0.75
PHY-3002 : Step(524): len = 573739, overlap = 0.9375
PHY-3002 : Step(525): len = 572901, overlap = 0.5
PHY-3002 : Step(526): len = 574114, overlap = 0.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.3772e+06, over cnt = 617(1%), over = 850, worst = 5
PHY-1002 : len = 1.38144e+06, over cnt = 415(1%), over = 540, worst = 4
PHY-1002 : len = 1.38442e+06, over cnt = 297(0%), over = 363, worst = 3
PHY-1002 : len = 1.38531e+06, over cnt = 228(0%), over = 277, worst = 3
PHY-1002 : len = 1.38501e+06, over cnt = 191(0%), over = 232, worst = 3
PHY-1001 : End global iterations;  0.922155s wall, 1.562500s user + 0.031250s system = 1.593750s CPU (172.8%)

PHY-1001 : Congestion index: top1 = 63.13, top5 = 51.25, top10 = 45.00, top15 = 40.63.
PHY-3001 : End congestion estimation;  1.465420s wall, 2.125000s user + 0.031250s system = 2.156250s CPU (147.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7810 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.430335s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (108.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000892475
PHY-3002 : Step(527): len = 572831, overlap = 16.25
PHY-3002 : Step(528): len = 564318, overlap = 13.8438
PHY-3002 : Step(529): len = 557440, overlap = 11.7188
PHY-3002 : Step(530): len = 549399, overlap = 14.5625
PHY-3002 : Step(531): len = 541687, overlap = 12.5938
PHY-3002 : Step(532): len = 533912, overlap = 11.6563
PHY-3002 : Step(533): len = 526391, overlap = 11.1875
PHY-3002 : Step(534): len = 517546, overlap = 13.1875
PHY-3002 : Step(535): len = 512502, overlap = 14.1875
PHY-3002 : Step(536): len = 505320, overlap = 13.4063
PHY-3002 : Step(537): len = 498676, overlap = 15.8438
PHY-3002 : Step(538): len = 495441, overlap = 15.9375
PHY-3002 : Step(539): len = 492388, overlap = 17.0938
PHY-3002 : Step(540): len = 489285, overlap = 15.5938
PHY-3002 : Step(541): len = 487543, overlap = 17.7813
PHY-3002 : Step(542): len = 486077, overlap = 15.5938
PHY-3002 : Step(543): len = 484531, overlap = 14.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00178495
PHY-3002 : Step(544): len = 492181, overlap = 13.9063
PHY-3002 : Step(545): len = 496769, overlap = 13.6875
PHY-3002 : Step(546): len = 501723, overlap = 13.1875
PHY-3002 : Step(547): len = 506871, overlap = 13.5
PHY-3002 : Step(548): len = 509362, overlap = 11.5938
PHY-3002 : Step(549): len = 510807, overlap = 10.0938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0035699
PHY-3002 : Step(550): len = 514697, overlap = 9.6875
PHY-3002 : Step(551): len = 518417, overlap = 8.40625
PHY-3002 : Step(552): len = 522009, overlap = 8.625
PHY-3002 : Step(553): len = 527401, overlap = 6.34375
PHY-3002 : Step(554): len = 531179, overlap = 5.375
PHY-3002 : Step(555): len = 534033, overlap = 5.1875
PHY-3002 : Step(556): len = 535275, overlap = 5.15625
PHY-3002 : Step(557): len = 538479, overlap = 6.0625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00673479
PHY-3002 : Step(558): len = 540450, overlap = 6.21875
PHY-3002 : Step(559): len = 542760, overlap = 6.34375
PHY-3002 : Step(560): len = 545480, overlap = 6.59375
PHY-3002 : Step(561): len = 548515, overlap = 6.625
PHY-3002 : Step(562): len = 550627, overlap = 6.03125
PHY-3002 : Step(563): len = 553533, overlap = 5.4375
PHY-3002 : Step(564): len = 555399, overlap = 4.71875
PHY-3002 : Step(565): len = 556768, overlap = 4.75
PHY-3002 : Step(566): len = 558991, overlap = 3.46875
PHY-3002 : Step(567): len = 560030, overlap = 3.125
PHY-3002 : Step(568): len = 560556, overlap = 3.28125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0128371
PHY-3002 : Step(569): len = 561638, overlap = 3.25
PHY-3002 : Step(570): len = 563618, overlap = 3.40625
PHY-3002 : Step(571): len = 565342, overlap = 3.15625
PHY-3002 : Step(572): len = 566866, overlap = 2.90625
PHY-3002 : Step(573): len = 569331, overlap = 2.75
PHY-3002 : Step(574): len = 571910, overlap = 2.75
PHY-3002 : Step(575): len = 573150, overlap = 2.8125
PHY-3002 : Step(576): len = 574205, overlap = 3.09375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0217932
PHY-3002 : Step(577): len = 574735, overlap = 3.09375
PHY-3002 : Step(578): len = 576952, overlap = 3.03125
PHY-3002 : Step(579): len = 578794, overlap = 3
PHY-3002 : Step(580): len = 579489, overlap = 2.84375
PHY-3002 : Step(581): len = 580406, overlap = 2.875
PHY-3002 : Step(582): len = 582220, overlap = 2.625
PHY-3002 : Step(583): len = 583183, overlap = 2.65625
PHY-3002 : Step(584): len = 583629, overlap = 2.34375
PHY-3002 : Step(585): len = 584476, overlap = 2.5
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 85.47 peak overflow 1.31
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.42146e+06, over cnt = 466(1%), over = 563, worst = 4
PHY-1002 : len = 1.42328e+06, over cnt = 323(0%), over = 376, worst = 3
PHY-1002 : len = 1.42302e+06, over cnt = 251(0%), over = 288, worst = 2
PHY-1002 : len = 1.42067e+06, over cnt = 200(0%), over = 228, worst = 2
PHY-1002 : len = 1.41958e+06, over cnt = 170(0%), over = 192, worst = 2
PHY-1001 : End global iterations;  0.912458s wall, 1.765625s user + 0.000000s system = 1.765625s CPU (193.5%)

PHY-1001 : Congestion index: top1 = 63.13, top5 = 51.88, top10 = 45.00, top15 = 41.88.
PHY-1001 : End incremental global routing;  1.474582s wall, 2.312500s user + 0.000000s system = 2.312500s CPU (156.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7810 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.433261s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (104.6%)

OPT-1001 : 7 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 62 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7258 has valid locations, 51 needs to be replaced
PHY-3001 : design contains 7377 instances, 5433 luts, 1668 seqs, 168 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 592874
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.38306e+06, over cnt = 461(1%), over = 560, worst = 4
PHY-1002 : len = 1.38499e+06, over cnt = 331(0%), over = 382, worst = 3
PHY-1002 : len = 1.38534e+06, over cnt = 245(0%), over = 274, worst = 3
PHY-1002 : len = 1.38246e+06, over cnt = 181(0%), over = 204, worst = 3
PHY-1002 : len = 1.38152e+06, over cnt = 161(0%), over = 178, worst = 3
PHY-1001 : End global iterations;  0.932102s wall, 1.609375s user + 0.031250s system = 1.640625s CPU (176.0%)

PHY-1001 : Congestion index: top1 = 62.50, top5 = 51.25, top10 = 45.00, top15 = 41.88.
PHY-3001 : End congestion estimation;  2.176944s wall, 2.843750s user + 0.031250s system = 2.875000s CPU (132.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7854 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.444645s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (101.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(586): len = 592506, overlap = 0
PHY-3002 : Step(587): len = 592491, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.38214e+06, over cnt = 166(0%), over = 183, worst = 3
PHY-1002 : len = 1.3821e+06, over cnt = 158(0%), over = 175, worst = 3
PHY-1002 : len = 1.38193e+06, over cnt = 153(0%), over = 170, worst = 3
PHY-1002 : len = 1.38191e+06, over cnt = 147(0%), over = 164, worst = 3
PHY-1002 : len = 1.38106e+06, over cnt = 144(0%), over = 161, worst = 3
PHY-1001 : End global iterations;  0.582347s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (99.3%)

PHY-1001 : Congestion index: top1 = 62.50, top5 = 51.88, top10 = 45.63, top15 = 41.25.
PHY-3001 : End congestion estimation;  1.101929s wall, 1.125000s user + 0.015625s system = 1.140625s CPU (103.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7854 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.451292s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (103.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00545392
PHY-3002 : Step(588): len = 592379, overlap = 2.5
PHY-3002 : Step(589): len = 592379, overlap = 2.5
PHY-3001 : Final: Len = 592379, Over = 2.5
PHY-3001 : End incremental placement;  4.541078s wall, 5.156250s user + 0.218750s system = 5.375000s CPU (118.4%)

OPT-1001 : End high-fanout net optimization;  7.057688s wall, 8.640625s user + 0.218750s system = 8.859375s CPU (125.5%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.38795e+06, over cnt = 457(1%), over = 556, worst = 4
PHY-1002 : len = 1.38983e+06, over cnt = 323(0%), over = 374, worst = 3
PHY-1002 : len = 1.39019e+06, over cnt = 240(0%), over = 269, worst = 3
PHY-1002 : len = 1.38742e+06, over cnt = 185(0%), over = 209, worst = 3
PHY-1002 : len = 1.38581e+06, over cnt = 163(0%), over = 181, worst = 3
PHY-1001 : End global iterations;  0.966021s wall, 1.609375s user + 0.015625s system = 1.625000s CPU (168.2%)

PHY-1001 : Congestion index: top1 = 62.50, top5 = 51.25, top10 = 45.00, top15 = 41.25.
OPT-1001 : End congestion update;  1.545928s wall, 2.187500s user + 0.031250s system = 2.218750s CPU (143.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7854 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.353587s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (97.2%)

OPT-1001 : Start: WNS 6953 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  1.899650s wall, 2.531250s user + 0.031250s system = 2.562500s CPU (134.9%)

OPT-1001 : End physical optimization;  8.967133s wall, 11.265625s user + 0.250000s system = 11.515625s CPU (128.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5433 LUT to BLE ...
SYN-4008 : Packed 5433 LUT and 714 SEQ to BLE.
SYN-4003 : Packing 954 remaining SEQ's ...
SYN-4005 : Packed 914 SEQ with LUT/SLICE
SYN-4006 : 3812 single LUT's are left
SYN-4006 : 40 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5473/5752 primitive instances ...
PHY-3001 : End packing;  1.115034s wall, 1.125000s user + 0.031250s system = 1.156250s CPU (103.7%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3395 instances
RUN-1001 : 1642 mslices, 1643 lslices, 62 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7358 nets
RUN-1001 : 3221 nets have 2 pins
RUN-1001 : 2982 nets have [3 - 5] pins
RUN-1001 : 660 nets have [6 - 10] pins
RUN-1001 : 264 nets have [11 - 20] pins
RUN-1001 : 228 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 3393 instances, 3285 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : After packing: Len = 607899, Over = 26
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.42445e+06, over cnt = 388(1%), over = 459, worst = 3
PHY-1002 : len = 1.4257e+06, over cnt = 282(0%), over = 324, worst = 3
PHY-1002 : len = 1.42587e+06, over cnt = 207(0%), over = 240, worst = 3
PHY-1002 : len = 1.42526e+06, over cnt = 172(0%), over = 193, worst = 3
PHY-1002 : len = 1.42358e+06, over cnt = 150(0%), over = 170, worst = 3
PHY-1001 : End global iterations;  0.938663s wall, 1.453125s user + 0.031250s system = 1.484375s CPU (158.1%)

PHY-1001 : Congestion index: top1 = 62.50, top5 = 52.50, top10 = 45.00, top15 = 41.25.
PHY-3001 : End congestion estimation;  2.593892s wall, 3.109375s user + 0.046875s system = 3.156250s CPU (121.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7312 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.433581s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (108.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000232891
PHY-3002 : Step(590): len = 590182, overlap = 29.25
PHY-3002 : Step(591): len = 579104, overlap = 32
PHY-3002 : Step(592): len = 572232, overlap = 29.25
PHY-3002 : Step(593): len = 565166, overlap = 31.75
PHY-3002 : Step(594): len = 559799, overlap = 36
PHY-3002 : Step(595): len = 553867, overlap = 40.25
PHY-3002 : Step(596): len = 547064, overlap = 44.25
PHY-3002 : Step(597): len = 542112, overlap = 46.5
PHY-3002 : Step(598): len = 536034, overlap = 52.5
PHY-3002 : Step(599): len = 530464, overlap = 55.25
PHY-3002 : Step(600): len = 526602, overlap = 59
PHY-3002 : Step(601): len = 521136, overlap = 55.75
PHY-3002 : Step(602): len = 517807, overlap = 57.5
PHY-3002 : Step(603): len = 515855, overlap = 56.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000465781
PHY-3002 : Step(604): len = 528242, overlap = 43.5
PHY-3002 : Step(605): len = 532464, overlap = 40.25
PHY-3002 : Step(606): len = 536620, overlap = 39.25
PHY-3002 : Step(607): len = 541401, overlap = 35.25
PHY-3002 : Step(608): len = 544862, overlap = 35
PHY-3002 : Step(609): len = 549133, overlap = 30.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000931562
PHY-3002 : Step(610): len = 560172, overlap = 26.25
PHY-3002 : Step(611): len = 563818, overlap = 23.5
PHY-3002 : Step(612): len = 569631, overlap = 20
PHY-3002 : Step(613): len = 573450, overlap = 17.25
PHY-3002 : Step(614): len = 576938, overlap = 18.5
PHY-3002 : Step(615): len = 580425, overlap = 15
PHY-3002 : Step(616): len = 583529, overlap = 16
PHY-3002 : Step(617): len = 586062, overlap = 16.5
PHY-3002 : Step(618): len = 587799, overlap = 17
PHY-3002 : Step(619): len = 589780, overlap = 17.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00179709
PHY-3002 : Step(620): len = 594764, overlap = 15.5
PHY-3002 : Step(621): len = 597492, overlap = 14.5
PHY-3002 : Step(622): len = 600865, overlap = 13.5
PHY-3002 : Step(623): len = 604279, overlap = 11.25
PHY-3002 : Step(624): len = 606432, overlap = 12.25
PHY-3002 : Step(625): len = 607464, overlap = 11.75
PHY-3002 : Step(626): len = 609540, overlap = 11.75
PHY-3002 : Step(627): len = 611560, overlap = 13
PHY-3002 : Step(628): len = 612453, overlap = 13.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00344932
PHY-3002 : Step(629): len = 617109, overlap = 12
PHY-3002 : Step(630): len = 618280, overlap = 10.75
PHY-3002 : Step(631): len = 620297, overlap = 10.5
PHY-3002 : Step(632): len = 622067, overlap = 11
PHY-3002 : Step(633): len = 623614, overlap = 10.75
PHY-3002 : Step(634): len = 625105, overlap = 9.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00574482
PHY-3002 : Step(635): len = 626663, overlap = 9.75
PHY-3002 : Step(636): len = 628482, overlap = 9
PHY-3002 : Step(637): len = 630087, overlap = 8.5
PHY-3002 : Step(638): len = 631182, overlap = 8.25
PHY-3002 : Step(639): len = 632341, overlap = 7.5
PHY-3002 : Step(640): len = 633336, overlap = 8.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  2.894282s wall, 2.234375s user + 1.937500s system = 4.171875s CPU (144.1%)

PHY-3001 : Trial Legalized: Len = 648073
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.51966e+06, over cnt = 332(0%), over = 382, worst = 3
PHY-1002 : len = 1.52037e+06, over cnt = 254(0%), over = 281, worst = 3
PHY-1002 : len = 1.51986e+06, over cnt = 162(0%), over = 175, worst = 3
PHY-1002 : len = 1.51872e+06, over cnt = 129(0%), over = 140, worst = 3
PHY-1002 : len = 1.51598e+06, over cnt = 89(0%), over = 94, worst = 2
PHY-1001 : End global iterations;  0.925816s wall, 1.609375s user + 0.015625s system = 1.625000s CPU (175.5%)

PHY-1001 : Congestion index: top1 = 65.00, top5 = 55.63, top10 = 48.75, top15 = 43.13.
PHY-3001 : End congestion estimation;  1.525610s wall, 2.218750s user + 0.015625s system = 2.234375s CPU (146.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7312 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.448863s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (100.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000566141
PHY-3002 : Step(641): len = 625109, overlap = 5
PHY-3002 : Step(642): len = 616059, overlap = 6.25
PHY-3002 : Step(643): len = 607633, overlap = 9.25
PHY-3002 : Step(644): len = 601534, overlap = 13.5
PHY-3002 : Step(645): len = 595535, overlap = 14.5
PHY-3002 : Step(646): len = 590258, overlap = 15
PHY-3002 : Step(647): len = 585138, overlap = 15.75
PHY-3002 : Step(648): len = 582351, overlap = 17.5
PHY-3002 : Step(649): len = 578323, overlap = 21.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.030603s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (102.1%)

PHY-3001 : Legalized: Len = 587678, Over = 0
PHY-3001 : Spreading special nets. 13 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.018343s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (85.2%)

PHY-3001 : 16 instances has been re-located, deltaX = 1, deltaY = 9, maxDist = 1.
PHY-3001 : Final: Len = 587964, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.38854e+06, over cnt = 390(1%), over = 438, worst = 2
PHY-1002 : len = 1.38968e+06, over cnt = 266(0%), over = 288, worst = 2
PHY-1002 : len = 1.3897e+06, over cnt = 177(0%), over = 188, worst = 2
PHY-1002 : len = 1.38814e+06, over cnt = 132(0%), over = 141, worst = 2
PHY-1002 : len = 1.38782e+06, over cnt = 112(0%), over = 118, worst = 2
PHY-1001 : End global iterations;  0.980042s wall, 1.671875s user + 0.015625s system = 1.687500s CPU (172.2%)

PHY-1001 : Congestion index: top1 = 66.25, top5 = 56.88, top10 = 48.75, top15 = 43.75.
PHY-1001 : End incremental global routing;  1.553524s wall, 2.250000s user + 0.015625s system = 2.265625s CPU (145.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7312 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.451964s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (103.7%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 62 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3323 has valid locations, 11 needs to be replaced
PHY-3001 : design contains 3402 instances, 3294 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 591220
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.38882e+06, over cnt = 386(1%), over = 437, worst = 2
PHY-1002 : len = 1.38995e+06, over cnt = 264(0%), over = 289, worst = 2
PHY-1002 : len = 1.38938e+06, over cnt = 179(0%), over = 193, worst = 2
PHY-1002 : len = 1.38876e+06, over cnt = 131(0%), over = 140, worst = 2
PHY-1002 : len = 1.38662e+06, over cnt = 107(0%), over = 114, worst = 2
PHY-1001 : End global iterations;  0.943764s wall, 1.468750s user + 0.078125s system = 1.546875s CPU (163.9%)

PHY-1001 : Congestion index: top1 = 66.25, top5 = 56.25, top10 = 48.75, top15 = 43.75.
PHY-3001 : End congestion estimation;  2.534262s wall, 3.062500s user + 0.093750s system = 3.156250s CPU (124.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.463693s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (104.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(650): len = 589850, overlap = 0
PHY-3002 : Step(651): len = 589850, overlap = 0
PHY-3002 : Step(652): len = 589472, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.38431e+06, over cnt = 111(0%), over = 118, worst = 2
PHY-1002 : len = 1.38431e+06, over cnt = 110(0%), over = 117, worst = 2
PHY-1002 : len = 1.3843e+06, over cnt = 107(0%), over = 114, worst = 2
PHY-1002 : len = 1.38382e+06, over cnt = 100(0%), over = 107, worst = 2
PHY-1002 : len = 1.38382e+06, over cnt = 100(0%), over = 107, worst = 2
PHY-1001 : End global iterations;  0.569480s wall, 0.562500s user + 0.046875s system = 0.609375s CPU (107.0%)

PHY-1001 : Congestion index: top1 = 66.25, top5 = 56.88, top10 = 48.13, top15 = 43.75.
PHY-3001 : End congestion estimation;  1.052966s wall, 1.062500s user + 0.046875s system = 1.109375s CPU (105.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.465606s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (100.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000297477
PHY-3002 : Step(653): len = 589631, overlap = 0.25
PHY-3002 : Step(654): len = 589631, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007910s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 589610, Over = 0
PHY-3001 : End spreading;  0.017420s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.7%)

PHY-3001 : Final: Len = 589610, Over = 0
PHY-3001 : End incremental placement;  4.895585s wall, 5.593750s user + 0.218750s system = 5.812500s CPU (118.7%)

OPT-1001 : End high-fanout net optimization;  7.817305s wall, 9.250000s user + 0.265625s system = 9.515625s CPU (121.7%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.3855e+06, over cnt = 390(1%), over = 441, worst = 2
PHY-1002 : len = 1.3867e+06, over cnt = 266(0%), over = 290, worst = 2
PHY-1002 : len = 1.38618e+06, over cnt = 174(0%), over = 188, worst = 2
PHY-1002 : len = 1.38398e+06, over cnt = 125(0%), over = 137, worst = 2
PHY-1002 : len = 1.38367e+06, over cnt = 105(0%), over = 112, worst = 2
PHY-1001 : End global iterations;  0.919154s wall, 1.453125s user + 0.093750s system = 1.546875s CPU (168.3%)

PHY-1001 : Congestion index: top1 = 66.25, top5 = 56.25, top10 = 48.13, top15 = 43.75.
OPT-1001 : End congestion update;  1.467943s wall, 2.031250s user + 0.093750s system = 2.125000s CPU (144.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.353984s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (105.9%)

OPT-1001 : Start: WNS 7544 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  1.822042s wall, 2.406250s user + 0.093750s system = 2.500000s CPU (137.2%)

OPT-1001 : End physical optimization;  9.644082s wall, 11.656250s user + 0.359375s system = 12.015625s CPU (124.6%)

RUN-1003 : finish command "place" in  50.383485s wall, 87.218750s user + 11.328125s system = 98.546875s CPU (195.6%)

RUN-1004 : used memory is 1111 MB, reserved memory is 1091 MB, peak memory is 1763 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        74
  #input                   21
  #output                  42
  #inout                   11

Utilization Statistics
#lut                     6192   out of  19600   31.59%
#reg                     1694   out of  19600    8.64%
#le                      6232
  #lut only              4538   out of   6232   72.82%
  #reg only                40   out of   6232    0.64%
  #lut&reg               1654   out of   6232   26.54%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       62   out of    188   32.98%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO        INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
      en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR      OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS        OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]     OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]     OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]     OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]     OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]     OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]     OUTPUT        K11        LVCMOS33           8            NONE       NONE    
  LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD        OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS        OUTPUT        H13        LVCMOS33           8            NONE       NONE    
    LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR        OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]        OUTPUT        F16        LVCMOS33           8            NONE       NONE    
     LED[6]        OUTPUT        E16        LVCMOS33           8            NONE       NONE    
     LED[5]        OUTPUT        E13        LVCMOS33           8            NONE       NONE    
     LED[4]        OUTPUT        C16        LVCMOS33           8            NONE       NONE    
     LED[3]        OUTPUT        C15        LVCMOS33           8            NONE       NONE    
     LED[2]        OUTPUT        B16        LVCMOS33           8            NONE       NONE    
     LED[1]        OUTPUT        B15        LVCMOS33           8            NONE       NONE    
     LED[0]        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz      OUTPUT        H16        LVCMOS33           8            N/A        NONE    
     Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       NONE    
    SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS        OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI       OUTPUT        F14        LVCMOS33           8            NONE       OREG    
     TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep         OUTPUT        H11        LVCMOS33           8            NONE       NONE    
     IO[7]          INOUT         E4        LVCMOS33           8            N/A        NONE    
     IO[6]          INOUT         L7        LVCMOS33           8            N/A        NONE    
     IO[5]          INOUT        H14        LVCMOS33           8            N/A        NONE    
     IO[4]          INOUT         M1        LVCMOS33           8            N/A        NONE    
     IO[3]          INOUT         C8        LVCMOS33           8            N/A        NONE    
     IO[2]          INOUT         R5        LVCMOS33           8            N/A        NONE    
     IO[1]          INOUT        F15        LVCMOS33           8           PULLUP      NONE    
     IO[0]          INOUT        D16        LVCMOS33           8           PULLUP      NONE    
  PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6232  |6036   |156    |1701   |37     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3404 instances
RUN-1001 : 1646 mslices, 1648 lslices, 62 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7367 nets
RUN-1001 : 3218 nets have 2 pins
RUN-1001 : 2981 nets have [3 - 5] pins
RUN-1001 : 669 nets have [6 - 10] pins
RUN-1001 : 266 nets have [11 - 20] pins
RUN-1001 : 230 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.3855e+06, over cnt = 390(1%), over = 441, worst = 2
PHY-1002 : len = 1.3867e+06, over cnt = 266(0%), over = 290, worst = 2
PHY-1002 : len = 1.38445e+06, over cnt = 150(0%), over = 163, worst = 2
PHY-1002 : len = 1.36329e+06, over cnt = 43(0%), over = 46, worst = 2
PHY-1002 : len = 1.32951e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.980736s wall, 1.625000s user + 0.015625s system = 1.640625s CPU (167.3%)

PHY-1001 : Congestion index: top1 = 63.75, top5 = 53.13, top10 = 46.25, top15 = 42.50.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 817 to 19
PHY-1001 : End pin swap;  0.424068s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (103.2%)

PHY-1001 : End global routing;  3.520332s wall, 4.218750s user + 0.031250s system = 4.250000s CPU (120.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 92088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.195091s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (96.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 98056, over cnt = 14(0%), over = 15, worst = 2
PHY-1001 : End Routed; 0.041564s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (75.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 97888, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.017589s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (177.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 97888, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.007299s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 97888, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 3; 0.005752s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 96% nets.
PHY-1002 : len = 1.01406e+06, over cnt = 809(0%), over = 811, worst = 2
PHY-1001 : End Routed; 32.368149s wall, 47.734375s user + 0.640625s system = 48.375000s CPU (149.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/7123(0%) critical/total net(s), WNS 2.653ns, TNS 0.000ns, False end point 0.
PHY-1001 : End update timing;  1.747973s wall, 1.750000s user + 0.000000s system = 1.750000s CPU (100.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.01582e+06, over cnt = 307(0%), over = 307, worst = 1
PHY-1001 : End DR Iter 1; 1.250462s wall, 1.796875s user + 0.000000s system = 1.796875s CPU (143.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.01846e+06, over cnt = 89(0%), over = 89, worst = 1
PHY-1001 : End DR Iter 2; 0.843997s wall, 1.062500s user + 0.046875s system = 1.109375s CPU (131.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.0201e+06, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 3; 0.311445s wall, 0.343750s user + 0.031250s system = 0.375000s CPU (120.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.02032e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.098769s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (94.9%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 1.02041e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.02041e+06
PHY-1001 : End DR Iter 5; 0.102709s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (106.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  41.165495s wall, 57.312500s user + 0.859375s system = 58.171875s CPU (141.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  45.067152s wall, 61.906250s user + 0.906250s system = 62.812500s CPU (139.4%)

RUN-1004 : used memory is 1210 MB, reserved memory is 1185 MB, peak memory is 1763 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        74
  #input                   21
  #output                  42
  #inout                   11

Utilization Statistics
#lut                     6192   out of  19600   31.59%
#reg                     1694   out of  19600    8.64%
#le                      6232
  #lut only              4538   out of   6232   72.82%
  #reg only                40   out of   6232    0.64%
  #lut&reg               1654   out of   6232   26.54%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       62   out of    188   32.98%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       7   out of     16   43.75%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO        INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
      en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR      OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS        OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]     OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]     OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]     OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]     OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]     OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]     OUTPUT        K11        LVCMOS33           8            NONE       NONE    
  LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD        OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS        OUTPUT        H13        LVCMOS33           8            NONE       NONE    
    LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR        OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]        OUTPUT        F16        LVCMOS33           8            NONE       NONE    
     LED[6]        OUTPUT        E16        LVCMOS33           8            NONE       NONE    
     LED[5]        OUTPUT        E13        LVCMOS33           8            NONE       NONE    
     LED[4]        OUTPUT        C16        LVCMOS33           8            NONE       NONE    
     LED[3]        OUTPUT        C15        LVCMOS33           8            NONE       NONE    
     LED[2]        OUTPUT        B16        LVCMOS33           8            NONE       NONE    
     LED[1]        OUTPUT        B15        LVCMOS33           8            NONE       NONE    
     LED[0]        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz      OUTPUT        H16        LVCMOS33           8            N/A        NONE    
     Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       NONE    
    SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS        OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI       OUTPUT        F14        LVCMOS33           8            NONE       OREG    
     TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep         OUTPUT        H11        LVCMOS33           8            NONE       NONE    
     IO[7]          INOUT         E4        LVCMOS33           8            N/A        NONE    
     IO[6]          INOUT         L7        LVCMOS33           8            N/A        NONE    
     IO[5]          INOUT        H14        LVCMOS33           8            N/A        NONE    
     IO[4]          INOUT         M1        LVCMOS33           8            N/A        NONE    
     IO[3]          INOUT         C8        LVCMOS33           8            N/A        NONE    
     IO[2]          INOUT         R5        LVCMOS33           8            N/A        NONE    
     IO[1]          INOUT        F15        LVCMOS33           8           PULLUP      NONE    
     IO[0]          INOUT        D16        LVCMOS33           8           PULLUP      NONE    
  PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6232  |6036   |156    |1701   |37     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       3154  
    #2         2       1888  
    #3         3       599   
    #4         4       493   
    #5        5-10     708   
    #6       11-50     436   
    #7       51-100     17   
  Average     3.57           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  3.095134s wall, 2.953125s user + 0.187500s system = 3.140625s CPU (101.5%)

RUN-1004 : used memory is 1210 MB, reserved memory is 1185 MB, peak memory is 1763 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 32, tpin num: 34887, tnet num: 7321, tinst num: 3402, tnode num: 39712, tedge num: 58343.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.077222s wall, 1.109375s user + 0.000000s system = 1.109375s CPU (103.0%)

RUN-1004 : used memory is 1210 MB, reserved memory is 1185 MB, peak memory is 1763 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 7321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 7 (5 unconstrainted).
TMR-5009 WARNING: No clock constraint on 5 clock net(s): 
	LED_Interface/light_clk
	Pwm_CLK
	QN_REF24MHz_pad
	keyboard/scan_clk
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  2.164100s wall, 2.156250s user + 0.062500s system = 2.218750s CPU (102.5%)

RUN-1004 : used memory is 1591 MB, reserved memory is 1570 MB, peak memory is 1763 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3404
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7367, pip num: 83742
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 2976 valid insts, and 228478 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000" in  12.190919s wall, 85.140625s user + 0.187500s system = 85.328125s CPU (699.9%)

RUN-1004 : used memory is 1687 MB, reserved memory is 1665 MB, peak memory is 1802 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.580069s wall, 1.531250s user + 0.078125s system = 1.609375s CPU (101.9%)

RUN-1004 : used memory is 1783 MB, reserved memory is 1760 MB, peak memory is 1802 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.185537s wall, 0.234375s user + 0.046875s system = 0.281250s CPU (3.9%)

RUN-1004 : used memory is 1814 MB, reserved memory is 1792 MB, peak memory is 1814 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.263020s wall, 1.906250s user + 0.140625s system = 2.046875s CPU (22.1%)

RUN-1004 : used memory is 1772 MB, reserved memory is 1750 MB, peak memory is 1814 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.432597s wall, 1.453125s user + 0.031250s system = 1.484375s CPU (103.6%)

RUN-1004 : used memory is 1807 MB, reserved memory is 1784 MB, peak memory is 1824 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.265389s wall, 0.078125s user + 0.078125s system = 0.156250s CPU (2.2%)

RUN-1004 : used memory is 1817 MB, reserved memory is 1795 MB, peak memory is 1824 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.197145s wall, 1.640625s user + 0.125000s system = 1.765625s CPU (19.2%)

RUN-1004 : used memory is 1776 MB, reserved memory is 1753 MB, peak memory is 1824 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 90 in ../rtl/CortexM0_SoC.v(130)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 187 in ../rtl/CortexM0_SoC.v(210)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 90 in ../rtl/CortexM0_SoC.v(130)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 187 in ../rtl/CortexM0_SoC.v(210)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(270)
HDL-5007 WARNING: port 'HRDATA' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(939)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module key_16 in key_16.v(23)
HDL-1007 : elaborate module bzmusic_ctrl in ../rtl/out/bzmusic_ctrl.v(1)
HDL-1007 : elaborate module addr_cnt in ../rtl/out/addr_cnt.v(2)
HDL-1007 : elaborate module BlockROM1(ADDR_WIDTH=8) in ../rtl/out/BlockROM1.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM1.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(103)
HDL-1007 : elaborate module BlockROM2(ADDR_WIDTH=8) in ../rtl/out/BlockROM2.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM2.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(114)
HDL-1007 : elaborate module BlockROM3(ADDR_WIDTH=8) in ../rtl/out/BlockROM3.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM3.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(125)
HDL-1007 : elaborate module AND in ../rtl/out/AND.v(23)
HDL-1007 : elaborate module tune_decoder in ../rtl/out/tune_decoder.v(1)
HDL-1007 : elaborate module tune_pwm in ../rtl/out/tune_pwm.v(1)
HDL-1007 : elaborate module beat_decoder in ../rtl/out/beat_decoder.v(1)
HDL-1007 : elaborate module beat_cnt in ../rtl/out/beat_cnt.v(1)
HDL-1007 : elaborate module Keyboard in ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v(1)
HDL-1007 : elaborate module PLL in ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in E:/TD/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=4,CLKC0_DIV=6,CLKC1_DIV=50,CLKC2_DIV=75,CLKC3_DIV=50,CLKC4_DIV=48,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=5,CLKC1_CPHASE=49,CLKC2_CPHASE=74,CLKC3_CPHASE=49,CLKC4_CPHASE=47,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/TD/arch/eagle_macro.v(930)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(668)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(725)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_PAJ_IIC in AHBlite_PAJ_IIC.v(1)
HDL-1007 : elaborate module AHBlite_SPI in ../rtl/AHBlite_SPI.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1007 : elaborate module AHBlite_LCD in ../lcd/AHBlite_LCD.v(1)
HDL-1007 : elaborate module LCD_INI in ../lcd/LCD_INI.v(1)
HDL-1007 : elaborate module WriteCtrl in ../lcd/WriteCtrl.v(1)
HDL-1007 : elaborate module AddrIni in ../lcd/AddrIni.v(1)
HDL-1007 : elaborate module BlockROM16 in ../lcd/BlockROM16.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM16.v(10)
HDL-1007 : elaborate module BlockROM9 in ../lcd/BlockROM9.v(1)
HDL-5007 WARNING: entry size 4 at F:/jichuangsai/week_yizhi/lcd/sign.txt:1 does not match memory width 1 in ../lcd/BlockROM9.v(13)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM9.v(10)
HDL-5007 WARNING: net 'HREADYOUT_P4' does not have a driver in ../rtl/CortexM0_SoC.v(403)
HDL-5007 WARNING: net 'HRDATA_P4[31]' does not have a driver in ../rtl/CortexM0_SoC.v(404)
HDL-5007 WARNING: net 'HRESP_P4' does not have a driver in ../rtl/CortexM0_SoC.v(405)
HDL-5007 WARNING: net 'HRDATA_P9[31]' does not have a driver in ../rtl/CortexM0_SoC.v(474)
HDL-5007 WARNING: net 'HRESP_P9' does not have a driver in ../rtl/CortexM0_SoC.v(475)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 7 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  3.047360s wall, 3.265625s user + 0.125000s system = 3.390625s CPU (111.3%)

RUN-1004 : used memory is 925 MB, reserved memory is 937 MB, peak memory is 1824 MB
RUN-1002 : start command "read_adc ../M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[0]   LOCATION = D16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[1]   LOCATION = F15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[0]   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[1]   LOCATION = B15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SCL   LOCATION = D8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SDA   LOCATION = C7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CLK   LOCATION = D14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CS   LOCATION = E15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_IRQ   LOCATION = H14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MISO   LOCATION = G14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MOSI   LOCATION = F14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = H11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en2   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en3   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[4]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[5]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[6]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[7]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_BL_CTR   LOCATION = M11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_CS   LOCATION = K12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[0]   LOCATION = J11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[10]   LOCATION = K11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[11]   LOCATION = P16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[12]   LOCATION = M13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[13]   LOCATION = P15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[14]   LOCATION = M15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[15]   LOCATION = L12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[1]   LOCATION = P14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[2]   LOCATION = K15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[3]   LOCATION = L16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[4]   LOCATION = J14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[5]   LOCATION = M16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[6]   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[7]   LOCATION = N16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[8]   LOCATION = L14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[9]   LOCATION = N14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RD   LOCATION = H15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RS   LOCATION = H13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RST   LOCATION = M14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_WR   LOCATION = L13; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin IO[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
USR-6010 WARNING: ADC constraints: pin key[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AND"
SYN-1012 : SanityCheck: Model "BlockROM1(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM2(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM3(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "LCD_INI"
SYN-1012 : SanityCheck: Model "AddrIni"
SYN-1012 : SanityCheck: Model "BlockROM16"
SYN-1012 : SanityCheck: Model "BlockROM9"
SYN-1012 : SanityCheck: Model "WriteCtrl"
SYN-1012 : SanityCheck: Model "AHBlite_LCD"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_PAJ_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "AHBlite_SPI"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "addr_cnt"
SYN-1012 : SanityCheck: Model "beat_cnt"
SYN-1012 : SanityCheck: Model "beat_decoder"
SYN-1012 : SanityCheck: Model "bzmusic_ctrl"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "Keyboard"
SYN-1012 : SanityCheck: Model "key_16"
SYN-1012 : SanityCheck: Model "tune_decoder"
SYN-1012 : SanityCheck: Model "tune_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1043 : Mark AHBlite_PAJ_IIC as IO macro for instance u36
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 15 instances.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 5 instances.
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AND
SYN-1011 : Flatten model BlockROM1(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM2(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM3(ADDR_WIDTH=8)
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model LCD_INI
SYN-1011 : Flatten model AddrIni
SYN-1011 : Flatten model BlockROM16
SYN-1011 : Flatten model BlockROM9
SYN-1011 : Flatten model WriteCtrl
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model AHBlite_LCD
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_PAJ_IIC
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model AHBlite_SPI
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model addr_cnt
SYN-1011 : Flatten model beat_cnt
SYN-1011 : Flatten model beat_decoder
SYN-1011 : Flatten model bzmusic_ctrl
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model Keyboard
SYN-1011 : Flatten model key_16
SYN-1011 : Flatten model tune_decoder
SYN-1011 : Flatten model tune_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 97 instances.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[0]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[10]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[11]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[12]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[13]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[14]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[15]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[16]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[17]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[18]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[19]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[1]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[20]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[21]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[22]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[23]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[24]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[25]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[26]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[27]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[28]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[29]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[2]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[30]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[31]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[3]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[4]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[5]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[6]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[7]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[8]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[9]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[0]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[10]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[11]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[12]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[13]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[14]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[15]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[16]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[17]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[18]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[19]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[1]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[20]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[21]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[22]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[23]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[24]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[25]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[26]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[27]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[28]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[29]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[2]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[30]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[31]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[3]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[4]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[5]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[6]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[7]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[8]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[9]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P4" in ../rtl/CortexM0_SoC.v(403)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(84)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P4" in ../rtl/CortexM0_SoC.v(405)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(105)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P9" in ../rtl/CortexM0_SoC.v(475)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(105)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 23890/1293 useful/useless nets, 23110/980 useful/useless insts
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 93 onehot mux instances.
SYN-1020 : Optimized 101 distributor mux.
SYN-5043 WARNING: Register "bzmusic_ctrl/state[0]" in ../rtl/out/bzmusic_ctrl.v(11) is described with both an asynchronous reset/set and an initialization value of the opposite polarity.
SYN-1016 : Merged 518 instances.
SYN-1015 : Optimize round 1, 3436 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 23699/98 useful/useless nets, 22968/205 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     bzmusic_ctrl/reg0_b2
SYN-1015 : Optimize round 2, 382 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1032 : 23694/2 useful/useless nets, 22963/0 useful/useless insts
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 130 inv instances.
SYN-1032 : 21033/365 useful/useless nets, 20797/311 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 3883 better
SYN-1014 : Optimize round 2
SYN-1032 : 20051/1 useful/useless nets, 19815/6 useful/useless insts
SYN-1015 : Optimize round 2, 7 better
SYN-1014 : Optimize round 3
SYN-1032 : 20046/0 useful/useless nets, 19810/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  5.482723s wall, 5.890625s user + 0.562500s system = 6.453125s CPU (117.7%)

RUN-1004 : used memory is 933 MB, reserved memory is 946 MB, peak memory is 1824 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        74
  #input                   21
  #output                  42
  #inout                   11

Gate Statistics
#Basic gates            20689
  #and                   9751
  #nand                     0
  #or                    2105
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6503
  #bufif1                   3
  #MX21                   590
  #FADD                     0
  #DFF                   1664
  #LATCH                    0
#MACRO_ADD                 26
#MACRO_EQ                 134
#MACRO_MULT                 1
#MACRO_MUX                290

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |19025  |1664   |176    |
|  u_logic |cortexm0ds_logic |18465  |1300   |14     |
+----------------------------------------------------+

RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  2.264611s wall, 2.265625s user + 0.140625s system = 2.406250s CPU (106.3%)

RUN-1004 : used memory is 960 MB, reserved memory is 974 MB, peak memory is 1824 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 62 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "BlockROM1/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM2/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM3/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Data/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Flag/ram_mem0"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 21868/3 useful/useless nets, 21255/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 548 instances.
SYN-2501 : Optimize round 1, 1513 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 19 macro adder
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 1 ROM instances
SYN-1019 : Optimized 27 mux instances.
SYN-1016 : Merged 29 instances.
SYN-1032 : 22884/39 useful/useless nets, 22288/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20139/68 useful/useless nets, 19815/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20573/2 useful/useless nets, 20317/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21210/4 useful/useless nets, 20954/4 useful/useless insts
SYN-1032 : 23291/115 useful/useless nets, 22681/109 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 32, tpin num: 72533, tnet num: 23321, tinst num: 22689, tnode num: 100902, tedge num: 112711.
TMR-2508 : Levelizing timing graph completed, there are 281 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.020075s wall, 1.140625s user + 0.109375s system = 1.250000s CPU (122.5%)

RUN-1004 : used memory is 1072 MB, reserved memory is 1084 MB, peak memory is 1824 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 23321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 701 (3.26), #lev = 12 (4.38)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 684 (3.26), #lev = 13 (4.79)
SYN-3001 : Logic optimization runtime opt =   0.14 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1679 instances into 696 LUTs, name keeping = 62%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 4752 (3.77), #lev = 33 (11.79)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 4725 (3.78), #lev = 32 (11.34)
SYN-3001 : Logic optimization runtime opt =   1.20 sec, map = 1951.32 sec
SYN-3001 : Mapper mapped 18818 instances into 4725 LUTs, name keeping = 37%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        74
  #input                   21
  #output                  42
  #inout                   11

LUT Statistics
#Total_luts              5832
  #lut4                  4370
  #lut5                  1050
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             412

Utilization Statistics
#lut                     5832   out of  19600   29.76%
#reg                     1656   out of  19600    8.45%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       62   out of    188   32.98%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |5420   |412    |1663   |37     |3      |
|  u_logic |cortexm0ds_logic |4725   |173    |1299   |0      |3      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 357 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 102 adder to BLE ...
SYN-4008 : Packed 102 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1299 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  18.159061s wall, 20.031250s user + 0.781250s system = 20.812500s CPU (114.6%)

RUN-1004 : used memory is 1107 MB, reserved memory is 1074 MB, peak memory is 1824 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 3 instances.
RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  2.759273s wall, 3.046875s user + 0.156250s system = 3.203125s CPU (116.1%)

RUN-1004 : used memory is 1112 MB, reserved memory is 1079 MB, peak memory is 1824 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net Pwm_CLK driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net QN_REF24MHz_pad is clkc1 of pll CLK_gen/pll_inst.
SYN-4027 : Net clk is clkc4 of pll CLK_gen/pll_inst.
SYN-4019 : Net System_clk_pad is refclk of pll CLK_gen/pll_inst.
SYN-4020 : Net System_clk_pad is fbclk of pll CLK_gen/pll_inst.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4024 : Net "keyboard/scan_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net Pwm_CLK as clock net
SYN-4025 : Tag rtl::Net QN_REF24MHz_pad as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net clk as clock net
SYN-4025 : Tag rtl::Net keyboard/scan_clk as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
SYN-4015 : Create BUFG instance for clk Net keyboard/scan_clk to drive 5 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7335 instances
RUN-1001 : 5418 luts, 1639 seqs, 101 mslices, 67 lslices, 62 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7856 nets
RUN-1001 : 4084 nets have 2 pins
RUN-1001 : 2775 nets have [3 - 5] pins
RUN-1001 : 570 nets have [6 - 10] pins
RUN-1001 : 221 nets have [11 - 20] pins
RUN-1001 : 198 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7333 instances, 5418 luts, 1639 seqs, 168 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 29%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 32, tpin num: 34875, tnet num: 7810, tinst num: 7333, tnode num: 40215, tedge num: 56481.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7810 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.955222s wall, 1.093750s user + 0.015625s system = 1.109375s CPU (116.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.77304e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7333.
PHY-3001 : End clustering;  0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 29%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(655): len = 1.54333e+06, overlap = 90
PHY-3002 : Step(656): len = 1.37102e+06, overlap = 90
PHY-3002 : Step(657): len = 1.25854e+06, overlap = 90
PHY-3002 : Step(658): len = 1.1738e+06, overlap = 85.5
PHY-3002 : Step(659): len = 1.15599e+06, overlap = 85.5
PHY-3002 : Step(660): len = 1.14535e+06, overlap = 88.125
PHY-3002 : Step(661): len = 1.07937e+06, overlap = 109.438
PHY-3002 : Step(662): len = 988034, overlap = 126.031
PHY-3002 : Step(663): len = 967675, overlap = 126.5
PHY-3002 : Step(664): len = 956809, overlap = 131.375
PHY-3002 : Step(665): len = 947350, overlap = 134.438
PHY-3002 : Step(666): len = 937951, overlap = 141.156
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.2713e-05
PHY-3002 : Step(667): len = 995208, overlap = 132.719
PHY-3002 : Step(668): len = 977763, overlap = 122.531
PHY-3002 : Step(669): len = 965595, overlap = 127.125
PHY-3002 : Step(670): len = 958696, overlap = 118.625
PHY-3002 : Step(671): len = 948374, overlap = 110.844
PHY-3002 : Step(672): len = 939761, overlap = 99.5938
PHY-3002 : Step(673): len = 929887, overlap = 96.4063
PHY-3002 : Step(674): len = 919719, overlap = 101.5
PHY-3002 : Step(675): len = 912814, overlap = 101.125
PHY-3002 : Step(676): len = 904809, overlap = 97.0938
PHY-3002 : Step(677): len = 897855, overlap = 91.0313
PHY-3002 : Step(678): len = 890815, overlap = 92.4375
PHY-3002 : Step(679): len = 884064, overlap = 93.375
PHY-3002 : Step(680): len = 878555, overlap = 91.625
PHY-3002 : Step(681): len = 869168, overlap = 93.7188
PHY-3002 : Step(682): len = 865764, overlap = 91.8125
PHY-3002 : Step(683): len = 861273, overlap = 90.625
PHY-3002 : Step(684): len = 855605, overlap = 82.4063
PHY-3002 : Step(685): len = 851234, overlap = 82.6563
PHY-3002 : Step(686): len = 846389, overlap = 76.875
PHY-3002 : Step(687): len = 841176, overlap = 80.4688
PHY-3002 : Step(688): len = 836706, overlap = 80.0313
PHY-3002 : Step(689): len = 832023, overlap = 79.8438
PHY-3002 : Step(690): len = 825731, overlap = 80.125
PHY-3002 : Step(691): len = 821424, overlap = 79.5313
PHY-3002 : Step(692): len = 817264, overlap = 81.5938
PHY-3002 : Step(693): len = 810763, overlap = 78.9688
PHY-3002 : Step(694): len = 804678, overlap = 78.75
PHY-3002 : Step(695): len = 801924, overlap = 76.375
PHY-3002 : Step(696): len = 795648, overlap = 81.9375
PHY-3002 : Step(697): len = 784196, overlap = 76.875
PHY-3002 : Step(698): len = 779911, overlap = 77.0625
PHY-3002 : Step(699): len = 778020, overlap = 78.875
PHY-3002 : Step(700): len = 756086, overlap = 84.0938
PHY-3002 : Step(701): len = 745719, overlap = 84.2188
PHY-3002 : Step(702): len = 743009, overlap = 75.875
PHY-3002 : Step(703): len = 739481, overlap = 74.5
PHY-3002 : Step(704): len = 735517, overlap = 79.5
PHY-3002 : Step(705): len = 732791, overlap = 77.9688
PHY-3002 : Step(706): len = 728066, overlap = 72.5
PHY-3002 : Step(707): len = 724170, overlap = 77.5313
PHY-3002 : Step(708): len = 719907, overlap = 77.0313
PHY-3002 : Step(709): len = 717572, overlap = 76.5938
PHY-3002 : Step(710): len = 713926, overlap = 81
PHY-3002 : Step(711): len = 703351, overlap = 77.5625
PHY-3002 : Step(712): len = 697752, overlap = 78.625
PHY-3002 : Step(713): len = 696224, overlap = 74.0625
PHY-3002 : Step(714): len = 692717, overlap = 83.1563
PHY-3002 : Step(715): len = 687044, overlap = 85.0625
PHY-3002 : Step(716): len = 682003, overlap = 84.9375
PHY-3002 : Step(717): len = 679840, overlap = 83.4688
PHY-3002 : Step(718): len = 677546, overlap = 86.0313
PHY-3002 : Step(719): len = 673285, overlap = 77.5313
PHY-3002 : Step(720): len = 667185, overlap = 87.7188
PHY-3002 : Step(721): len = 664740, overlap = 86.5625
PHY-3002 : Step(722): len = 663186, overlap = 86.3438
PHY-3002 : Step(723): len = 658710, overlap = 85.8125
PHY-3002 : Step(724): len = 655047, overlap = 88.0938
PHY-3002 : Step(725): len = 652859, overlap = 92.125
PHY-3002 : Step(726): len = 649260, overlap = 95.1563
PHY-3002 : Step(727): len = 646577, overlap = 93.5
PHY-3002 : Step(728): len = 643743, overlap = 95.6563
PHY-3002 : Step(729): len = 641915, overlap = 91.2188
PHY-3002 : Step(730): len = 637855, overlap = 95.9063
PHY-3002 : Step(731): len = 635298, overlap = 95.1875
PHY-3002 : Step(732): len = 632706, overlap = 98.2188
PHY-3002 : Step(733): len = 630238, overlap = 99.25
PHY-3002 : Step(734): len = 626158, overlap = 102.063
PHY-3002 : Step(735): len = 623660, overlap = 102.688
PHY-3002 : Step(736): len = 621510, overlap = 98.1875
PHY-3002 : Step(737): len = 619840, overlap = 98.2188
PHY-3002 : Step(738): len = 614868, overlap = 99.2188
PHY-3002 : Step(739): len = 605727, overlap = 101.188
PHY-3002 : Step(740): len = 603190, overlap = 100.969
PHY-3002 : Step(741): len = 601826, overlap = 98.4375
PHY-3002 : Step(742): len = 599146, overlap = 100.469
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000185426
PHY-3002 : Step(743): len = 600046, overlap = 104.344
PHY-3002 : Step(744): len = 602267, overlap = 103.594
PHY-3002 : Step(745): len = 605506, overlap = 91.0313
PHY-3002 : Step(746): len = 609213, overlap = 93.6563
PHY-3002 : Step(747): len = 612275, overlap = 95.5313
PHY-3002 : Step(748): len = 613053, overlap = 90.2188
PHY-3002 : Step(749): len = 614091, overlap = 93.4688
PHY-3002 : Step(750): len = 617742, overlap = 97.9063
PHY-3002 : Step(751): len = 619413, overlap = 91.8438
PHY-3002 : Step(752): len = 619869, overlap = 93.6563
PHY-3002 : Step(753): len = 621544, overlap = 88.1563
PHY-3002 : Step(754): len = 623344, overlap = 85.125
PHY-3002 : Step(755): len = 623827, overlap = 82.3125
PHY-3002 : Step(756): len = 624326, overlap = 81.625
PHY-3002 : Step(757): len = 624909, overlap = 84
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000337865
PHY-3002 : Step(758): len = 625017, overlap = 83.7188
PHY-3002 : Step(759): len = 628271, overlap = 80.3125
PHY-3002 : Step(760): len = 635041, overlap = 75.7188
PHY-3002 : Step(761): len = 638028, overlap = 69.8125
PHY-3002 : Step(762): len = 638913, overlap = 72
PHY-3002 : Step(763): len = 639936, overlap = 68.875
PHY-3002 : Step(764): len = 642843, overlap = 81.5625
PHY-3002 : Step(765): len = 646361, overlap = 83.0938
PHY-3002 : Step(766): len = 647378, overlap = 80.5
PHY-3002 : Step(767): len = 648443, overlap = 78.0625
PHY-3002 : Step(768): len = 652267, overlap = 63.75
PHY-3002 : Step(769): len = 654437, overlap = 60.75
PHY-3002 : Step(770): len = 654753, overlap = 63.0938
PHY-3002 : Step(771): len = 655306, overlap = 63.0313
PHY-3002 : Step(772): len = 655820, overlap = 77.9375
PHY-3002 : Step(773): len = 656955, overlap = 79.9375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.031441s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (99.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.46851e+06, over cnt = 1228(3%), over = 1876, worst = 6
PHY-1002 : len = 1.47604e+06, over cnt = 1090(3%), over = 1489, worst = 5
PHY-1002 : len = 1.48191e+06, over cnt = 842(2%), over = 1134, worst = 5
PHY-1002 : len = 1.50283e+06, over cnt = 531(1%), over = 675, worst = 5
PHY-1002 : len = 1.5028e+06, over cnt = 244(0%), over = 315, worst = 4
PHY-1001 : End global iterations;  1.372044s wall, 1.937500s user + 0.078125s system = 2.015625s CPU (146.9%)

PHY-1001 : Congestion index: top1 = 90.63, top5 = 78.75, top10 = 70.63, top15 = 63.13.
PHY-3001 : End congestion estimation;  1.908322s wall, 2.562500s user + 0.093750s system = 2.656250s CPU (139.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7810 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.453306s wall, 0.484375s user + 0.046875s system = 0.531250s CPU (117.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.34914e-05
PHY-3002 : Step(774): len = 623531, overlap = 59.8125
PHY-3002 : Step(775): len = 581190, overlap = 85.0938
PHY-3002 : Step(776): len = 553286, overlap = 97.9063
PHY-3002 : Step(777): len = 531342, overlap = 108.969
PHY-3002 : Step(778): len = 513321, overlap = 117.969
PHY-3002 : Step(779): len = 490959, overlap = 127.281
PHY-3002 : Step(780): len = 471659, overlap = 137
PHY-3002 : Step(781): len = 449757, overlap = 145.875
PHY-3002 : Step(782): len = 423823, overlap = 157
PHY-3002 : Step(783): len = 412908, overlap = 163.281
PHY-3002 : Step(784): len = 397889, overlap = 166.969
PHY-3002 : Step(785): len = 389020, overlap = 177.094
PHY-3002 : Step(786): len = 379810, overlap = 179.594
PHY-3002 : Step(787): len = 372419, overlap = 184.719
PHY-3002 : Step(788): len = 366471, overlap = 184.094
PHY-3002 : Step(789): len = 362400, overlap = 183.406
PHY-3002 : Step(790): len = 359472, overlap = 179.344
PHY-3002 : Step(791): len = 357922, overlap = 173.781
PHY-3002 : Step(792): len = 356712, overlap = 170.219
PHY-3002 : Step(793): len = 356030, overlap = 169.063
PHY-3002 : Step(794): len = 353701, overlap = 170.063
PHY-3002 : Step(795): len = 352378, overlap = 170.156
PHY-3002 : Step(796): len = 350919, overlap = 166.813
PHY-3002 : Step(797): len = 349054, overlap = 166.094
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.69827e-05
PHY-3002 : Step(798): len = 357752, overlap = 153.844
PHY-3002 : Step(799): len = 370042, overlap = 135.313
PHY-3002 : Step(800): len = 374871, overlap = 128
PHY-3002 : Step(801): len = 382287, overlap = 118
PHY-3002 : Step(802): len = 387488, overlap = 108.625
PHY-3002 : Step(803): len = 390406, overlap = 104.031
PHY-3002 : Step(804): len = 392789, overlap = 97.4375
PHY-3002 : Step(805): len = 393758, overlap = 92.4688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000133965
PHY-3002 : Step(806): len = 405990, overlap = 66.1563
PHY-3002 : Step(807): len = 414047, overlap = 51.3125
PHY-3002 : Step(808): len = 418716, overlap = 42.375
PHY-3002 : Step(809): len = 427152, overlap = 37.5313
PHY-3002 : Step(810): len = 435279, overlap = 33.8438
PHY-3002 : Step(811): len = 434150, overlap = 32.125
PHY-3002 : Step(812): len = 432578, overlap = 32.5625
PHY-3002 : Step(813): len = 431636, overlap = 31
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000267931
PHY-3002 : Step(814): len = 444629, overlap = 20.1875
PHY-3002 : Step(815): len = 451115, overlap = 17.7813
PHY-3002 : Step(816): len = 462148, overlap = 13.5
PHY-3002 : Step(817): len = 476281, overlap = 10
PHY-3002 : Step(818): len = 475558, overlap = 9.71875
PHY-3002 : Step(819): len = 473438, overlap = 9.875
PHY-3002 : Step(820): len = 469401, overlap = 11.9688
PHY-3002 : Step(821): len = 467630, overlap = 12.5938
PHY-3002 : Step(822): len = 466750, overlap = 12.0313
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000494615
PHY-3002 : Step(823): len = 481135, overlap = 9.5
PHY-3002 : Step(824): len = 485988, overlap = 8.25
PHY-3002 : Step(825): len = 489065, overlap = 6.90625
PHY-3002 : Step(826): len = 501188, overlap = 3.6875
PHY-3002 : Step(827): len = 511785, overlap = 4
PHY-3002 : Step(828): len = 511429, overlap = 4.34375
PHY-3002 : Step(829): len = 509353, overlap = 6
PHY-3002 : Step(830): len = 505373, overlap = 6.3125
PHY-3002 : Step(831): len = 502712, overlap = 6.65625
PHY-3002 : Step(832): len = 501288, overlap = 8.03125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000925759
PHY-3002 : Step(833): len = 511788, overlap = 6.28125
PHY-3002 : Step(834): len = 518874, overlap = 7.34375
PHY-3002 : Step(835): len = 522590, overlap = 6.03125
PHY-3002 : Step(836): len = 529089, overlap = 5.28125
PHY-3002 : Step(837): len = 536284, overlap = 5.3125
PHY-3002 : Step(838): len = 536139, overlap = 4.9375
PHY-3002 : Step(839): len = 534717, overlap = 5.46875
PHY-3002 : Step(840): len = 532999, overlap = 5.34375
PHY-3002 : Step(841): len = 530699, overlap = 4.625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00185152
PHY-3002 : Step(842): len = 538842, overlap = 4.5625
PHY-3002 : Step(843): len = 543236, overlap = 4.125
PHY-3002 : Step(844): len = 547358, overlap = 3.9375
PHY-3002 : Step(845): len = 552726, overlap = 3.625
PHY-3002 : Step(846): len = 554852, overlap = 3.09375
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00370304
PHY-3002 : Step(847): len = 558220, overlap = 3
PHY-3002 : Step(848): len = 563402, overlap = 2.34375
PHY-3002 : Step(849): len = 573064, overlap = 0.8125
PHY-3002 : Step(850): len = 574642, overlap = 0.75
PHY-3002 : Step(851): len = 573739, overlap = 0.9375
PHY-3002 : Step(852): len = 572901, overlap = 0.5
PHY-3002 : Step(853): len = 574114, overlap = 0.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.3772e+06, over cnt = 617(1%), over = 850, worst = 5
PHY-1002 : len = 1.38144e+06, over cnt = 415(1%), over = 540, worst = 4
PHY-1002 : len = 1.38442e+06, over cnt = 297(0%), over = 363, worst = 3
PHY-1002 : len = 1.38531e+06, over cnt = 228(0%), over = 277, worst = 3
PHY-1002 : len = 1.38501e+06, over cnt = 191(0%), over = 232, worst = 3
PHY-1001 : End global iterations;  1.054373s wall, 1.718750s user + 0.031250s system = 1.750000s CPU (166.0%)

PHY-1001 : Congestion index: top1 = 63.13, top5 = 51.25, top10 = 45.00, top15 = 40.63.
PHY-3001 : End congestion estimation;  1.672691s wall, 2.343750s user + 0.062500s system = 2.406250s CPU (143.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7810 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.451430s wall, 0.453125s user + 0.031250s system = 0.484375s CPU (107.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000892475
PHY-3002 : Step(854): len = 572831, overlap = 16.25
PHY-3002 : Step(855): len = 564318, overlap = 13.8438
PHY-3002 : Step(856): len = 557440, overlap = 11.7188
PHY-3002 : Step(857): len = 549399, overlap = 14.5625
PHY-3002 : Step(858): len = 541687, overlap = 12.5938
PHY-3002 : Step(859): len = 533912, overlap = 11.6563
PHY-3002 : Step(860): len = 526391, overlap = 11.1875
PHY-3002 : Step(861): len = 517546, overlap = 13.1875
PHY-3002 : Step(862): len = 512502, overlap = 14.1875
PHY-3002 : Step(863): len = 505320, overlap = 13.4063
PHY-3002 : Step(864): len = 498676, overlap = 15.8438
PHY-3002 : Step(865): len = 495441, overlap = 15.9375
PHY-3002 : Step(866): len = 492388, overlap = 17.0938
PHY-3002 : Step(867): len = 489285, overlap = 15.5938
PHY-3002 : Step(868): len = 487543, overlap = 17.7813
PHY-3002 : Step(869): len = 486077, overlap = 15.5938
PHY-3002 : Step(870): len = 484531, overlap = 14.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00178495
PHY-3002 : Step(871): len = 492181, overlap = 13.9063
PHY-3002 : Step(872): len = 496769, overlap = 13.6875
PHY-3002 : Step(873): len = 501723, overlap = 13.1875
PHY-3002 : Step(874): len = 506871, overlap = 13.5
PHY-3002 : Step(875): len = 509362, overlap = 11.5938
PHY-3002 : Step(876): len = 510807, overlap = 10.0938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0035699
PHY-3002 : Step(877): len = 514697, overlap = 9.6875
PHY-3002 : Step(878): len = 518417, overlap = 8.40625
PHY-3002 : Step(879): len = 522009, overlap = 8.625
PHY-3002 : Step(880): len = 527401, overlap = 6.34375
PHY-3002 : Step(881): len = 531179, overlap = 5.375
PHY-3002 : Step(882): len = 534033, overlap = 5.1875
PHY-3002 : Step(883): len = 535275, overlap = 5.15625
PHY-3002 : Step(884): len = 538479, overlap = 6.0625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00673479
PHY-3002 : Step(885): len = 540450, overlap = 6.21875
PHY-3002 : Step(886): len = 542760, overlap = 6.34375
PHY-3002 : Step(887): len = 545480, overlap = 6.59375
PHY-3002 : Step(888): len = 548515, overlap = 6.625
PHY-3002 : Step(889): len = 550627, overlap = 6.03125
PHY-3002 : Step(890): len = 553533, overlap = 5.4375
PHY-3002 : Step(891): len = 555399, overlap = 4.71875
PHY-3002 : Step(892): len = 556768, overlap = 4.75
PHY-3002 : Step(893): len = 558991, overlap = 3.46875
PHY-3002 : Step(894): len = 560030, overlap = 3.125
PHY-3002 : Step(895): len = 560556, overlap = 3.28125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0128371
PHY-3002 : Step(896): len = 561638, overlap = 3.25
PHY-3002 : Step(897): len = 563618, overlap = 3.40625
PHY-3002 : Step(898): len = 565342, overlap = 3.15625
PHY-3002 : Step(899): len = 566866, overlap = 2.90625
PHY-3002 : Step(900): len = 569331, overlap = 2.75
PHY-3002 : Step(901): len = 571910, overlap = 2.75
PHY-3002 : Step(902): len = 573150, overlap = 2.8125
PHY-3002 : Step(903): len = 574205, overlap = 3.09375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0217932
PHY-3002 : Step(904): len = 574735, overlap = 3.09375
PHY-3002 : Step(905): len = 576952, overlap = 3.03125
PHY-3002 : Step(906): len = 578794, overlap = 3
PHY-3002 : Step(907): len = 579489, overlap = 2.84375
PHY-3002 : Step(908): len = 580406, overlap = 2.875
PHY-3002 : Step(909): len = 582220, overlap = 2.625
PHY-3002 : Step(910): len = 583183, overlap = 2.65625
PHY-3002 : Step(911): len = 583629, overlap = 2.34375
PHY-3002 : Step(912): len = 584476, overlap = 2.5
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 85.47 peak overflow 1.31
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.42146e+06, over cnt = 466(1%), over = 563, worst = 4
PHY-1002 : len = 1.42328e+06, over cnt = 323(0%), over = 376, worst = 3
PHY-1002 : len = 1.42302e+06, over cnt = 251(0%), over = 288, worst = 2
PHY-1002 : len = 1.42067e+06, over cnt = 200(0%), over = 228, worst = 2
PHY-1002 : len = 1.41958e+06, over cnt = 170(0%), over = 192, worst = 2
PHY-1001 : End global iterations;  1.133374s wall, 2.000000s user + 0.046875s system = 2.046875s CPU (180.6%)

PHY-1001 : Congestion index: top1 = 63.13, top5 = 51.88, top10 = 45.00, top15 = 41.88.
PHY-1001 : End incremental global routing;  1.745844s wall, 2.609375s user + 0.046875s system = 2.656250s CPU (152.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7810 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.447958s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (101.2%)

OPT-1001 : 7 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 62 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7258 has valid locations, 51 needs to be replaced
PHY-3001 : design contains 7377 instances, 5433 luts, 1668 seqs, 168 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 592874
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.38306e+06, over cnt = 461(1%), over = 560, worst = 4
PHY-1002 : len = 1.38499e+06, over cnt = 331(0%), over = 382, worst = 3
PHY-1002 : len = 1.38534e+06, over cnt = 245(0%), over = 274, worst = 3
PHY-1002 : len = 1.38246e+06, over cnt = 181(0%), over = 204, worst = 3
PHY-1002 : len = 1.38152e+06, over cnt = 161(0%), over = 178, worst = 3
PHY-1001 : End global iterations;  0.961690s wall, 1.765625s user + 0.015625s system = 1.781250s CPU (185.2%)

PHY-1001 : Congestion index: top1 = 62.50, top5 = 51.25, top10 = 45.00, top15 = 41.88.
PHY-3001 : End congestion estimation;  2.299782s wall, 3.093750s user + 0.015625s system = 3.109375s CPU (135.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7854 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.452967s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (103.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(913): len = 592506, overlap = 0
PHY-3002 : Step(914): len = 592491, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.38214e+06, over cnt = 166(0%), over = 183, worst = 3
PHY-1002 : len = 1.3821e+06, over cnt = 158(0%), over = 175, worst = 3
PHY-1002 : len = 1.38193e+06, over cnt = 153(0%), over = 170, worst = 3
PHY-1002 : len = 1.38191e+06, over cnt = 147(0%), over = 164, worst = 3
PHY-1002 : len = 1.38106e+06, over cnt = 144(0%), over = 161, worst = 3
PHY-1001 : End global iterations;  0.609959s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (99.9%)

PHY-1001 : Congestion index: top1 = 62.50, top5 = 51.88, top10 = 45.63, top15 = 41.25.
PHY-3001 : End congestion estimation;  1.134617s wall, 1.140625s user + 0.015625s system = 1.156250s CPU (101.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7854 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.463242s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (97.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00545392
PHY-3002 : Step(915): len = 592379, overlap = 2.5
PHY-3002 : Step(916): len = 592379, overlap = 2.5
PHY-3001 : Final: Len = 592379, Over = 2.5
PHY-3001 : End incremental placement;  4.837232s wall, 5.718750s user + 0.093750s system = 5.812500s CPU (120.2%)

OPT-1001 : End high-fanout net optimization;  7.705275s wall, 9.515625s user + 0.140625s system = 9.656250s CPU (125.3%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.38795e+06, over cnt = 457(1%), over = 556, worst = 4
PHY-1002 : len = 1.38983e+06, over cnt = 323(0%), over = 374, worst = 3
PHY-1002 : len = 1.39019e+06, over cnt = 240(0%), over = 269, worst = 3
PHY-1002 : len = 1.38742e+06, over cnt = 185(0%), over = 209, worst = 3
PHY-1002 : len = 1.38581e+06, over cnt = 163(0%), over = 181, worst = 3
PHY-1001 : End global iterations;  1.288379s wall, 2.109375s user + 0.015625s system = 2.125000s CPU (164.9%)

PHY-1001 : Congestion index: top1 = 62.50, top5 = 51.25, top10 = 45.00, top15 = 41.25.
OPT-1001 : End congestion update;  2.079087s wall, 2.875000s user + 0.015625s system = 2.890625s CPU (139.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7854 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.429227s wall, 0.453125s user + 0.031250s system = 0.484375s CPU (112.8%)

OPT-1001 : Start: WNS 6953 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  2.508586s wall, 3.328125s user + 0.046875s system = 3.375000s CPU (134.5%)

OPT-1001 : End physical optimization;  10.222624s wall, 12.843750s user + 0.187500s system = 13.031250s CPU (127.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5433 LUT to BLE ...
SYN-4008 : Packed 5433 LUT and 714 SEQ to BLE.
SYN-4003 : Packing 954 remaining SEQ's ...
SYN-4005 : Packed 914 SEQ with LUT/SLICE
SYN-4006 : 3812 single LUT's are left
SYN-4006 : 40 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5473/5752 primitive instances ...
PHY-3001 : End packing;  1.209579s wall, 1.187500s user + 0.015625s system = 1.203125s CPU (99.5%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3395 instances
RUN-1001 : 1642 mslices, 1643 lslices, 62 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7358 nets
RUN-1001 : 3221 nets have 2 pins
RUN-1001 : 2982 nets have [3 - 5] pins
RUN-1001 : 660 nets have [6 - 10] pins
RUN-1001 : 264 nets have [11 - 20] pins
RUN-1001 : 228 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 3393 instances, 3285 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : After packing: Len = 607899, Over = 26
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.42445e+06, over cnt = 388(1%), over = 459, worst = 3
PHY-1002 : len = 1.4257e+06, over cnt = 282(0%), over = 324, worst = 3
PHY-1002 : len = 1.42587e+06, over cnt = 207(0%), over = 240, worst = 3
PHY-1002 : len = 1.42526e+06, over cnt = 172(0%), over = 193, worst = 3
PHY-1002 : len = 1.42358e+06, over cnt = 150(0%), over = 170, worst = 3
PHY-1001 : End global iterations;  1.059927s wall, 1.625000s user + 0.031250s system = 1.656250s CPU (156.3%)

PHY-1001 : Congestion index: top1 = 62.50, top5 = 52.50, top10 = 45.00, top15 = 41.25.
PHY-3001 : End congestion estimation;  2.967226s wall, 3.515625s user + 0.062500s system = 3.578125s CPU (120.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7312 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.439469s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (103.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000232891
PHY-3002 : Step(917): len = 590182, overlap = 29.25
PHY-3002 : Step(918): len = 579104, overlap = 32
PHY-3002 : Step(919): len = 572232, overlap = 29.25
PHY-3002 : Step(920): len = 565166, overlap = 31.75
PHY-3002 : Step(921): len = 559799, overlap = 36
PHY-3002 : Step(922): len = 553867, overlap = 40.25
PHY-3002 : Step(923): len = 547064, overlap = 44.25
PHY-3002 : Step(924): len = 542112, overlap = 46.5
PHY-3002 : Step(925): len = 536034, overlap = 52.5
PHY-3002 : Step(926): len = 530464, overlap = 55.25
PHY-3002 : Step(927): len = 526602, overlap = 59
PHY-3002 : Step(928): len = 521136, overlap = 55.75
PHY-3002 : Step(929): len = 517807, overlap = 57.5
PHY-3002 : Step(930): len = 515855, overlap = 56.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000465781
PHY-3002 : Step(931): len = 528242, overlap = 43.5
PHY-3002 : Step(932): len = 532464, overlap = 40.25
PHY-3002 : Step(933): len = 536620, overlap = 39.25
PHY-3002 : Step(934): len = 541401, overlap = 35.25
PHY-3002 : Step(935): len = 544862, overlap = 35
PHY-3002 : Step(936): len = 549133, overlap = 30.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000931562
PHY-3002 : Step(937): len = 560172, overlap = 26.25
PHY-3002 : Step(938): len = 563818, overlap = 23.5
PHY-3002 : Step(939): len = 569631, overlap = 20
PHY-3002 : Step(940): len = 573450, overlap = 17.25
PHY-3002 : Step(941): len = 576938, overlap = 18.5
PHY-3002 : Step(942): len = 580425, overlap = 15
PHY-3002 : Step(943): len = 583529, overlap = 16
PHY-3002 : Step(944): len = 586062, overlap = 16.5
PHY-3002 : Step(945): len = 587799, overlap = 17
PHY-3002 : Step(946): len = 589780, overlap = 17.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00179709
PHY-3002 : Step(947): len = 594764, overlap = 15.5
PHY-3002 : Step(948): len = 597492, overlap = 14.5
PHY-3002 : Step(949): len = 600865, overlap = 13.5
PHY-3002 : Step(950): len = 604279, overlap = 11.25
PHY-3002 : Step(951): len = 606432, overlap = 12.25
PHY-3002 : Step(952): len = 607464, overlap = 11.75
PHY-3002 : Step(953): len = 609540, overlap = 11.75
PHY-3002 : Step(954): len = 611560, overlap = 13
PHY-3002 : Step(955): len = 612453, overlap = 13.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00344932
PHY-3002 : Step(956): len = 617109, overlap = 12
PHY-3002 : Step(957): len = 618280, overlap = 10.75
PHY-3002 : Step(958): len = 620297, overlap = 10.5
PHY-3002 : Step(959): len = 622067, overlap = 11
PHY-3002 : Step(960): len = 623614, overlap = 10.75
PHY-3002 : Step(961): len = 625105, overlap = 9.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00574482
PHY-3002 : Step(962): len = 626663, overlap = 9.75
PHY-3002 : Step(963): len = 628482, overlap = 9
PHY-3002 : Step(964): len = 630087, overlap = 8.5
PHY-3002 : Step(965): len = 631182, overlap = 8.25
PHY-3002 : Step(966): len = 632341, overlap = 7.5
PHY-3002 : Step(967): len = 633336, overlap = 8.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  3.105197s wall, 2.296875s user + 2.062500s system = 4.359375s CPU (140.4%)

PHY-3001 : Trial Legalized: Len = 648073
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.51966e+06, over cnt = 332(0%), over = 382, worst = 3
PHY-1002 : len = 1.52037e+06, over cnt = 254(0%), over = 281, worst = 3
PHY-1002 : len = 1.51986e+06, over cnt = 162(0%), over = 175, worst = 3
PHY-1002 : len = 1.51872e+06, over cnt = 129(0%), over = 140, worst = 3
PHY-1002 : len = 1.51598e+06, over cnt = 89(0%), over = 94, worst = 2
PHY-1001 : End global iterations;  0.972729s wall, 1.593750s user + 0.031250s system = 1.625000s CPU (167.1%)

PHY-1001 : Congestion index: top1 = 65.00, top5 = 55.63, top10 = 48.75, top15 = 43.13.
PHY-3001 : End congestion estimation;  1.587098s wall, 2.218750s user + 0.031250s system = 2.250000s CPU (141.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7312 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.436203s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000566141
PHY-3002 : Step(968): len = 625109, overlap = 5
PHY-3002 : Step(969): len = 616059, overlap = 6.25
PHY-3002 : Step(970): len = 607633, overlap = 9.25
PHY-3002 : Step(971): len = 601534, overlap = 13.5
PHY-3002 : Step(972): len = 595535, overlap = 14.5
PHY-3002 : Step(973): len = 590258, overlap = 15
PHY-3002 : Step(974): len = 585138, overlap = 15.75
PHY-3002 : Step(975): len = 582351, overlap = 17.5
PHY-3002 : Step(976): len = 578323, overlap = 21.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026766s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (58.4%)

PHY-3001 : Legalized: Len = 587678, Over = 0
PHY-3001 : Spreading special nets. 13 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.018713s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (83.5%)

PHY-3001 : 16 instances has been re-located, deltaX = 1, deltaY = 9, maxDist = 1.
PHY-3001 : Final: Len = 587964, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.38854e+06, over cnt = 390(1%), over = 438, worst = 2
PHY-1002 : len = 1.38968e+06, over cnt = 266(0%), over = 288, worst = 2
PHY-1002 : len = 1.3897e+06, over cnt = 177(0%), over = 188, worst = 2
PHY-1002 : len = 1.38814e+06, over cnt = 132(0%), over = 141, worst = 2
PHY-1002 : len = 1.38782e+06, over cnt = 112(0%), over = 118, worst = 2
PHY-1001 : End global iterations;  1.132517s wall, 1.718750s user + 0.062500s system = 1.781250s CPU (157.3%)

PHY-1001 : Congestion index: top1 = 66.25, top5 = 56.88, top10 = 48.75, top15 = 43.75.
PHY-1001 : End incremental global routing;  1.697940s wall, 2.281250s user + 0.062500s system = 2.343750s CPU (138.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7312 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.447400s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (108.3%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 62 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3323 has valid locations, 11 needs to be replaced
PHY-3001 : design contains 3402 instances, 3294 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 591220
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.38882e+06, over cnt = 386(1%), over = 437, worst = 2
PHY-1002 : len = 1.38995e+06, over cnt = 264(0%), over = 289, worst = 2
PHY-1002 : len = 1.38938e+06, over cnt = 179(0%), over = 193, worst = 2
PHY-1002 : len = 1.38876e+06, over cnt = 131(0%), over = 140, worst = 2
PHY-1002 : len = 1.38662e+06, over cnt = 107(0%), over = 114, worst = 2
PHY-1001 : End global iterations;  0.955015s wall, 1.718750s user + 0.078125s system = 1.796875s CPU (188.2%)

PHY-1001 : Congestion index: top1 = 66.25, top5 = 56.25, top10 = 48.75, top15 = 43.75.
PHY-3001 : End congestion estimation;  2.725510s wall, 3.531250s user + 0.156250s system = 3.687500s CPU (135.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.451638s wall, 0.453125s user + 0.046875s system = 0.500000s CPU (110.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(977): len = 589850, overlap = 0
PHY-3002 : Step(978): len = 589850, overlap = 0
PHY-3002 : Step(979): len = 589472, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.38431e+06, over cnt = 111(0%), over = 118, worst = 2
PHY-1002 : len = 1.38431e+06, over cnt = 110(0%), over = 117, worst = 2
PHY-1002 : len = 1.3843e+06, over cnt = 107(0%), over = 114, worst = 2
PHY-1002 : len = 1.38382e+06, over cnt = 100(0%), over = 107, worst = 2
PHY-1002 : len = 1.38382e+06, over cnt = 100(0%), over = 107, worst = 2
PHY-1001 : End global iterations;  0.542276s wall, 0.562500s user + 0.046875s system = 0.609375s CPU (112.4%)

PHY-1001 : Congestion index: top1 = 66.25, top5 = 56.88, top10 = 48.13, top15 = 43.75.
PHY-3001 : End congestion estimation;  1.023871s wall, 1.031250s user + 0.046875s system = 1.078125s CPU (105.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.450058s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (111.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000297477
PHY-3002 : Step(980): len = 589631, overlap = 0.25
PHY-3002 : Step(981): len = 589631, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007232s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (216.0%)

PHY-3001 : Legalized: Len = 589610, Over = 0
PHY-3001 : End spreading;  0.016513s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (94.6%)

PHY-3001 : Final: Len = 589610, Over = 0
PHY-3001 : End incremental placement;  5.031765s wall, 5.890625s user + 0.390625s system = 6.281250s CPU (124.8%)

OPT-1001 : End high-fanout net optimization;  8.184545s wall, 9.781250s user + 0.515625s system = 10.296875s CPU (125.8%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.3855e+06, over cnt = 390(1%), over = 441, worst = 2
PHY-1002 : len = 1.3867e+06, over cnt = 266(0%), over = 290, worst = 2
PHY-1002 : len = 1.38618e+06, over cnt = 174(0%), over = 188, worst = 2
PHY-1002 : len = 1.38398e+06, over cnt = 125(0%), over = 137, worst = 2
PHY-1002 : len = 1.38367e+06, over cnt = 105(0%), over = 112, worst = 2
PHY-1001 : End global iterations;  0.950217s wall, 1.656250s user + 0.109375s system = 1.765625s CPU (185.8%)

PHY-1001 : Congestion index: top1 = 66.25, top5 = 56.25, top10 = 48.13, top15 = 43.75.
OPT-1001 : End congestion update;  1.539679s wall, 2.265625s user + 0.109375s system = 2.375000s CPU (154.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.390302s wall, 0.468750s user + 0.031250s system = 0.500000s CPU (128.1%)

OPT-1001 : Start: WNS 7544 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  1.930127s wall, 2.734375s user + 0.140625s system = 2.875000s CPU (149.0%)

OPT-1001 : End physical optimization;  10.119965s wall, 12.640625s user + 0.656250s system = 13.296875s CPU (131.4%)

RUN-1003 : finish command "place" in  54.034448s wall, 91.984375s user + 12.015625s system = 104.000000s CPU (192.5%)

RUN-1004 : used memory is 1203 MB, reserved memory is 1185 MB, peak memory is 1824 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        74
  #input                   21
  #output                  42
  #inout                   11

Utilization Statistics
#lut                     6192   out of  19600   31.59%
#reg                     1694   out of  19600    8.64%
#le                      6232
  #lut only              4538   out of   6232   72.82%
  #reg only                40   out of   6232    0.64%
  #lut&reg               1654   out of   6232   26.54%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       62   out of    188   32.98%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO        INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
      en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR      OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS        OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]     OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]     OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]     OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]     OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]     OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]     OUTPUT        K11        LVCMOS33           8            NONE       NONE    
  LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD        OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS        OUTPUT        H13        LVCMOS33           8            NONE       NONE    
    LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR        OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]        OUTPUT        F16        LVCMOS33           8            NONE       NONE    
     LED[6]        OUTPUT        E16        LVCMOS33           8            NONE       NONE    
     LED[5]        OUTPUT        E13        LVCMOS33           8            NONE       NONE    
     LED[4]        OUTPUT        C16        LVCMOS33           8            NONE       NONE    
     LED[3]        OUTPUT        C15        LVCMOS33           8            NONE       NONE    
     LED[2]        OUTPUT        B16        LVCMOS33           8            NONE       NONE    
     LED[1]        OUTPUT        B15        LVCMOS33           8            NONE       NONE    
     LED[0]        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz      OUTPUT        H16        LVCMOS33           8            N/A        NONE    
     Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       NONE    
    SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS        OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI       OUTPUT        F14        LVCMOS33           8            NONE       OREG    
     TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep         OUTPUT        H11        LVCMOS33           8            NONE       NONE    
     IO[7]          INOUT         E4        LVCMOS33           8            N/A        NONE    
     IO[6]          INOUT         L7        LVCMOS33           8            N/A        NONE    
     IO[5]          INOUT        H14        LVCMOS33           8            N/A        NONE    
     IO[4]          INOUT         M1        LVCMOS33           8            N/A        NONE    
     IO[3]          INOUT         C8        LVCMOS33           8            N/A        NONE    
     IO[2]          INOUT         R5        LVCMOS33           8            N/A        NONE    
     IO[1]          INOUT        F15        LVCMOS33           8           PULLUP      NONE    
     IO[0]          INOUT        D16        LVCMOS33           8           PULLUP      NONE    
  PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6232  |6036   |156    |1701   |37     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3404 instances
RUN-1001 : 1646 mslices, 1648 lslices, 62 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7367 nets
RUN-1001 : 3218 nets have 2 pins
RUN-1001 : 2981 nets have [3 - 5] pins
RUN-1001 : 669 nets have [6 - 10] pins
RUN-1001 : 266 nets have [11 - 20] pins
RUN-1001 : 230 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.3855e+06, over cnt = 390(1%), over = 441, worst = 2
PHY-1002 : len = 1.3867e+06, over cnt = 266(0%), over = 290, worst = 2
PHY-1002 : len = 1.38445e+06, over cnt = 150(0%), over = 163, worst = 2
PHY-1002 : len = 1.36329e+06, over cnt = 43(0%), over = 46, worst = 2
PHY-1002 : len = 1.32951e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.074594s wall, 2.156250s user + 0.140625s system = 2.296875s CPU (213.7%)

PHY-1001 : Congestion index: top1 = 63.75, top5 = 53.13, top10 = 46.25, top15 = 42.50.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 817 to 19
PHY-1001 : End pin swap;  0.422501s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (122.0%)

PHY-1001 : End global routing;  3.829682s wall, 5.312500s user + 0.250000s system = 5.562500s CPU (145.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 92088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.213719s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (117.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 98056, over cnt = 14(0%), over = 15, worst = 2
PHY-1001 : End Routed; 0.045435s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (137.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 97888, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.014084s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (332.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 97888, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.009979s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (156.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 97888, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 3; 0.005769s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 96% nets.
PHY-1002 : len = 1.01406e+06, over cnt = 809(0%), over = 811, worst = 2
PHY-1001 : End Routed; 34.017011s wall, 52.281250s user + 1.546875s system = 53.828125s CPU (158.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/7123(0%) critical/total net(s), WNS 2.653ns, TNS 0.000ns, False end point 0.
PHY-1001 : End update timing;  1.912594s wall, 2.203125s user + 0.031250s system = 2.234375s CPU (116.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.01582e+06, over cnt = 307(0%), over = 307, worst = 1
PHY-1001 : End DR Iter 1; 1.298253s wall, 2.015625s user + 0.062500s system = 2.078125s CPU (160.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.01846e+06, over cnt = 89(0%), over = 89, worst = 1
PHY-1001 : End DR Iter 2; 0.837634s wall, 1.390625s user + 0.078125s system = 1.468750s CPU (175.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.0201e+06, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 3; 0.286062s wall, 0.375000s user + 0.031250s system = 0.406250s CPU (142.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.02032e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.098721s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (142.4%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 1.02041e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.02041e+06
PHY-1001 : End DR Iter 5; 0.089447s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (139.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  43.167456s wall, 63.875000s user + 2.156250s system = 66.031250s CPU (153.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  47.409446s wall, 69.593750s user + 2.421875s system = 72.015625s CPU (151.9%)

RUN-1004 : used memory is 1314 MB, reserved memory is 1293 MB, peak memory is 1824 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        74
  #input                   21
  #output                  42
  #inout                   11

Utilization Statistics
#lut                     6192   out of  19600   31.59%
#reg                     1694   out of  19600    8.64%
#le                      6232
  #lut only              4538   out of   6232   72.82%
  #reg only                40   out of   6232    0.64%
  #lut&reg               1654   out of   6232   26.54%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       62   out of    188   32.98%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       7   out of     16   43.75%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO        INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
      en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR      OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS        OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]     OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]     OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]     OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]     OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]     OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]     OUTPUT        K11        LVCMOS33           8            NONE       NONE    
  LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD        OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS        OUTPUT        H13        LVCMOS33           8            NONE       NONE    
    LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR        OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]        OUTPUT        F16        LVCMOS33           8            NONE       NONE    
     LED[6]        OUTPUT        E16        LVCMOS33           8            NONE       NONE    
     LED[5]        OUTPUT        E13        LVCMOS33           8            NONE       NONE    
     LED[4]        OUTPUT        C16        LVCMOS33           8            NONE       NONE    
     LED[3]        OUTPUT        C15        LVCMOS33           8            NONE       NONE    
     LED[2]        OUTPUT        B16        LVCMOS33           8            NONE       NONE    
     LED[1]        OUTPUT        B15        LVCMOS33           8            NONE       NONE    
     LED[0]        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz      OUTPUT        H16        LVCMOS33           8            N/A        NONE    
     Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       NONE    
    SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS        OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI       OUTPUT        F14        LVCMOS33           8            NONE       OREG    
     TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep         OUTPUT        H11        LVCMOS33           8            NONE       NONE    
     IO[7]          INOUT         E4        LVCMOS33           8            N/A        NONE    
     IO[6]          INOUT         L7        LVCMOS33           8            N/A        NONE    
     IO[5]          INOUT        H14        LVCMOS33           8            N/A        NONE    
     IO[4]          INOUT         M1        LVCMOS33           8            N/A        NONE    
     IO[3]          INOUT         C8        LVCMOS33           8            N/A        NONE    
     IO[2]          INOUT         R5        LVCMOS33           8            N/A        NONE    
     IO[1]          INOUT        F15        LVCMOS33           8           PULLUP      NONE    
     IO[0]          INOUT        D16        LVCMOS33           8           PULLUP      NONE    
  PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6232  |6036   |156    |1701   |37     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       3154  
    #2         2       1888  
    #3         3       599   
    #4         4       493   
    #5        5-10     708   
    #6       11-50     436   
    #7       51-100     17   
  Average     3.57           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  3.224376s wall, 3.359375s user + 0.187500s system = 3.546875s CPU (110.0%)

RUN-1004 : used memory is 1314 MB, reserved memory is 1293 MB, peak memory is 1824 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 32, tpin num: 34887, tnet num: 7321, tinst num: 3402, tnode num: 39712, tedge num: 58343.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.154606s wall, 1.375000s user + 0.093750s system = 1.468750s CPU (127.2%)

RUN-1004 : used memory is 1314 MB, reserved memory is 1294 MB, peak memory is 1824 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 7321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 7 (5 unconstrainted).
TMR-5009 WARNING: No clock constraint on 5 clock net(s): 
	LED_Interface/light_clk
	Pwm_CLK
	QN_REF24MHz_pad
	keyboard/scan_clk
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  2.184138s wall, 2.562500s user + 0.125000s system = 2.687500s CPU (123.0%)

RUN-1004 : used memory is 1662 MB, reserved memory is 1645 MB, peak memory is 1824 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3404
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7367, pip num: 83742
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 2976 valid insts, and 228478 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000" in  13.191615s wall, 93.875000s user + 0.640625s system = 94.515625s CPU (716.5%)

RUN-1004 : used memory is 1764 MB, reserved memory is 1747 MB, peak memory is 1880 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.502326s wall, 1.484375s user + 0.015625s system = 1.500000s CPU (99.8%)

RUN-1004 : used memory is 1861 MB, reserved memory is 1841 MB, peak memory is 1880 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.155258s wall, 0.171875s user + 0.078125s system = 0.250000s CPU (3.5%)

RUN-1004 : used memory is 1892 MB, reserved memory is 1873 MB, peak memory is 1892 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.145065s wall, 1.781250s user + 0.093750s system = 1.875000s CPU (20.5%)

RUN-1004 : used memory is 1850 MB, reserved memory is 1831 MB, peak memory is 1892 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 90 in ../rtl/CortexM0_SoC.v(130)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 90 in ../rtl/CortexM0_SoC.v(130)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(270)
HDL-5007 WARNING: port 'HRDATA' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(939)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module key_16 in key_16.v(23)
HDL-1007 : elaborate module bzmusic_ctrl in ../rtl/out/bzmusic_ctrl.v(1)
HDL-1007 : elaborate module addr_cnt in ../rtl/out/addr_cnt.v(2)
HDL-1007 : elaborate module BlockROM1(ADDR_WIDTH=8) in ../rtl/out/BlockROM1.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM1.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(103)
HDL-1007 : elaborate module BlockROM2(ADDR_WIDTH=8) in ../rtl/out/BlockROM2.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM2.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(114)
HDL-1007 : elaborate module BlockROM3(ADDR_WIDTH=8) in ../rtl/out/BlockROM3.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM3.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(125)
HDL-1007 : elaborate module AND in ../rtl/out/AND.v(23)
HDL-1007 : elaborate module tune_decoder in ../rtl/out/tune_decoder.v(1)
HDL-1007 : elaborate module tune_pwm in ../rtl/out/tune_pwm.v(1)
HDL-1007 : elaborate module beat_decoder in ../rtl/out/beat_decoder.v(1)
HDL-1007 : elaborate module beat_cnt in ../rtl/out/beat_cnt.v(1)
HDL-1007 : elaborate module Keyboard in ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v(1)
HDL-1007 : elaborate module PLL in ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in E:/TD/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=4,CLKC0_DIV=6,CLKC1_DIV=50,CLKC2_DIV=75,CLKC3_DIV=50,CLKC4_DIV=48,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=5,CLKC1_CPHASE=49,CLKC2_CPHASE=74,CLKC3_CPHASE=49,CLKC4_CPHASE=47,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/TD/arch/eagle_macro.v(930)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(668)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(725)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_PAJ_IIC in AHBlite_PAJ_IIC.v(1)
HDL-1007 : elaborate module AHBlite_SPI in ../rtl/AHBlite_SPI.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1007 : elaborate module AHBlite_LCD in ../lcd/AHBlite_LCD.v(1)
HDL-1007 : elaborate module LCD_INI in ../lcd/LCD_INI.v(1)
HDL-1007 : elaborate module WriteCtrl in ../lcd/WriteCtrl.v(1)
HDL-1007 : elaborate module AddrIni in ../lcd/AddrIni.v(1)
HDL-1007 : elaborate module BlockROM16 in ../lcd/BlockROM16.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM16.v(10)
HDL-1007 : elaborate module BlockROM9 in ../lcd/BlockROM9.v(1)
HDL-5007 WARNING: entry size 4 at F:/jichuangsai/week_yizhi/lcd/sign.txt:1 does not match memory width 1 in ../lcd/BlockROM9.v(13)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM9.v(10)
HDL-5007 WARNING: net 'HREADYOUT_P4' does not have a driver in ../rtl/CortexM0_SoC.v(403)
HDL-5007 WARNING: net 'HRDATA_P4[31]' does not have a driver in ../rtl/CortexM0_SoC.v(404)
HDL-5007 WARNING: net 'HRESP_P4' does not have a driver in ../rtl/CortexM0_SoC.v(405)
HDL-5007 WARNING: net 'HRDATA_P9[31]' does not have a driver in ../rtl/CortexM0_SoC.v(474)
HDL-5007 WARNING: net 'HRESP_P9' does not have a driver in ../rtl/CortexM0_SoC.v(475)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 7 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  3.165448s wall, 3.171875s user + 0.062500s system = 3.234375s CPU (102.2%)

RUN-1004 : used memory is 1078 MB, reserved memory is 1162 MB, peak memory is 1912 MB
RUN-1002 : start command "read_adc ../M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[0]   LOCATION = D16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[1]   LOCATION = F15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[0]   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[1]   LOCATION = B15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SCL   LOCATION = D8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SDA   LOCATION = C7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CLK   LOCATION = D14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CS   LOCATION = E15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_IRQ   LOCATION = H14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MISO   LOCATION = G14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MOSI   LOCATION = F14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = H11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en2   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en3   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[4]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[5]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[6]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[7]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_BL_CTR   LOCATION = M11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_CS   LOCATION = K12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[0]   LOCATION = J11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[10]   LOCATION = K11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[11]   LOCATION = P16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[12]   LOCATION = M13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[13]   LOCATION = P15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[14]   LOCATION = M15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[15]   LOCATION = L12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[1]   LOCATION = P14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[2]   LOCATION = K15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[3]   LOCATION = L16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[4]   LOCATION = J14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[5]   LOCATION = M16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[6]   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[7]   LOCATION = N16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[8]   LOCATION = L14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[9]   LOCATION = N14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RD   LOCATION = H15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RS   LOCATION = H13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RST   LOCATION = M14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_WR   LOCATION = L13; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin IO[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
USR-6010 WARNING: ADC constraints: pin key[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AND"
SYN-1012 : SanityCheck: Model "BlockROM1(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM2(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM3(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "LCD_INI"
SYN-1012 : SanityCheck: Model "AddrIni"
SYN-1012 : SanityCheck: Model "BlockROM16"
SYN-1012 : SanityCheck: Model "BlockROM9"
SYN-1012 : SanityCheck: Model "WriteCtrl"
SYN-1012 : SanityCheck: Model "AHBlite_LCD"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_PAJ_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "AHBlite_SPI"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "addr_cnt"
SYN-1012 : SanityCheck: Model "beat_cnt"
SYN-1012 : SanityCheck: Model "beat_decoder"
SYN-1012 : SanityCheck: Model "bzmusic_ctrl"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "Keyboard"
SYN-1012 : SanityCheck: Model "key_16"
SYN-1012 : SanityCheck: Model "tune_decoder"
SYN-1012 : SanityCheck: Model "tune_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1043 : Mark AHBlite_PAJ_IIC as IO macro for instance u36
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 15 instances.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 5 instances.
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AND
SYN-1011 : Flatten model BlockROM1(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM2(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM3(ADDR_WIDTH=8)
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model LCD_INI
SYN-1011 : Flatten model AddrIni
SYN-1011 : Flatten model BlockROM16
SYN-1011 : Flatten model BlockROM9
SYN-1011 : Flatten model WriteCtrl
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model AHBlite_LCD
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_PAJ_IIC
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model AHBlite_SPI
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model addr_cnt
SYN-1011 : Flatten model beat_cnt
SYN-1011 : Flatten model beat_decoder
SYN-1011 : Flatten model bzmusic_ctrl
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model Keyboard
SYN-1011 : Flatten model key_16
SYN-1011 : Flatten model tune_decoder
SYN-1011 : Flatten model tune_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 97 instances.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[0]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[10]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[11]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[12]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[13]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[14]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[15]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[16]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[17]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[18]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[19]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[1]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[20]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[21]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[22]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[23]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[24]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[25]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[26]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[27]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[28]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[29]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[2]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[30]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[31]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[3]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[4]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[5]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[6]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[7]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[8]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[9]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[0]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[10]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[11]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[12]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[13]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[14]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[15]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[16]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[17]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[18]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[19]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[1]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[20]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[21]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[22]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[23]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[24]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[25]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[26]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[27]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[28]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[29]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[2]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[30]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[31]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[3]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[4]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[5]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[6]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[7]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[8]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[9]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P4" in ../rtl/CortexM0_SoC.v(403)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(84)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P4" in ../rtl/CortexM0_SoC.v(405)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(105)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P9" in ../rtl/CortexM0_SoC.v(475)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(105)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 23889/1294 useful/useless nets, 23110/980 useful/useless insts
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 93 onehot mux instances.
SYN-1020 : Optimized 101 distributor mux.
SYN-5043 WARNING: Register "bzmusic_ctrl/state[0]" in ../rtl/out/bzmusic_ctrl.v(11) is described with both an asynchronous reset/set and an initialization value of the opposite polarity.
SYN-1016 : Merged 518 instances.
SYN-1015 : Optimize round 1, 3437 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 23698/98 useful/useless nets, 22968/205 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     bzmusic_ctrl/reg0_b2
SYN-1015 : Optimize round 2, 382 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1032 : 23693/2 useful/useless nets, 22963/0 useful/useless insts
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 130 inv instances.
SYN-1032 : 21033/365 useful/useless nets, 20797/311 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 3883 better
SYN-1014 : Optimize round 2
SYN-1032 : 20051/1 useful/useless nets, 19815/6 useful/useless insts
SYN-1015 : Optimize round 2, 7 better
SYN-1014 : Optimize round 3
SYN-1032 : 20046/0 useful/useless nets, 19810/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  5.230489s wall, 5.062500s user + 0.328125s system = 5.390625s CPU (103.1%)

RUN-1004 : used memory is 1084 MB, reserved memory is 1167 MB, peak memory is 1912 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        74
  #input                   21
  #output                  42
  #inout                   11

Gate Statistics
#Basic gates            20689
  #and                   9751
  #nand                     0
  #or                    2105
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6503
  #bufif1                   3
  #MX21                   590
  #FADD                     0
  #DFF                   1664
  #LATCH                    0
#MACRO_ADD                 26
#MACRO_EQ                 134
#MACRO_MULT                 1
#MACRO_MUX                290

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |19025  |1664   |176    |
|  u_logic |cortexm0ds_logic |18465  |1300   |14     |
+----------------------------------------------------+

RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
USR-8132 ERROR: No net match the pattern:  clk.
USR-8159 ERROR: Line: 2, create_clock -name clk -period 40 -waveform {0 20} [get_nets { clk }] fails.
GUI-8301 ERROR: Failed to read sdc ../Task2.sdc.
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 90 in ../rtl/CortexM0_SoC.v(130)
HDL-8007 ERROR: extra comma in port association list is not allowed in ../rtl/CortexM0_SoC.v(221)
HDL-8007 ERROR: ignore module module due to previous errors in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : Verilog file '../rtl/CortexM0_SoC.v' ignored due to errors
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 90 in ../rtl/CortexM0_SoC.v(130)
HDL-8007 ERROR: extra comma in port association list is not allowed in ../rtl/CortexM0_SoC.v(221)
HDL-8007 ERROR: ignore module module due to previous errors in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : Verilog file '../rtl/CortexM0_SoC.v' ignored due to errors
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 90 in ../rtl/CortexM0_SoC.v(130)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 187 in ../rtl/CortexM0_SoC.v(210)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 90 in ../rtl/CortexM0_SoC.v(130)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 187 in ../rtl/CortexM0_SoC.v(210)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(270)
HDL-5007 WARNING: port 'HRDATA' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(939)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module key_16 in key_16.v(23)
HDL-1007 : elaborate module bzmusic_ctrl in ../rtl/out/bzmusic_ctrl.v(1)
HDL-1007 : elaborate module addr_cnt in ../rtl/out/addr_cnt.v(2)
HDL-1007 : elaborate module BlockROM1(ADDR_WIDTH=8) in ../rtl/out/BlockROM1.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM1.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(103)
HDL-1007 : elaborate module BlockROM2(ADDR_WIDTH=8) in ../rtl/out/BlockROM2.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM2.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(114)
HDL-1007 : elaborate module BlockROM3(ADDR_WIDTH=8) in ../rtl/out/BlockROM3.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM3.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(125)
HDL-1007 : elaborate module AND in ../rtl/out/AND.v(23)
HDL-1007 : elaborate module tune_decoder in ../rtl/out/tune_decoder.v(1)
HDL-1007 : elaborate module tune_pwm in ../rtl/out/tune_pwm.v(1)
HDL-1007 : elaborate module beat_decoder in ../rtl/out/beat_decoder.v(1)
HDL-1007 : elaborate module beat_cnt in ../rtl/out/beat_cnt.v(1)
HDL-1007 : elaborate module Keyboard in ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v(1)
HDL-1007 : elaborate module PLL in ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in E:/TD/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=4,CLKC0_DIV=6,CLKC1_DIV=50,CLKC2_DIV=75,CLKC3_DIV=50,CLKC4_DIV=48,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=5,CLKC1_CPHASE=49,CLKC2_CPHASE=74,CLKC3_CPHASE=49,CLKC4_CPHASE=47,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/TD/arch/eagle_macro.v(930)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(668)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(725)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_PAJ_IIC in AHBlite_PAJ_IIC.v(1)
HDL-1007 : elaborate module AHBlite_SPI in ../rtl/AHBlite_SPI.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1007 : elaborate module AHBlite_LCD in ../lcd/AHBlite_LCD.v(1)
HDL-1007 : elaborate module LCD_INI in ../lcd/LCD_INI.v(1)
HDL-1007 : elaborate module WriteCtrl in ../lcd/WriteCtrl.v(1)
HDL-1007 : elaborate module AddrIni in ../lcd/AddrIni.v(1)
HDL-1007 : elaborate module BlockROM16 in ../lcd/BlockROM16.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM16.v(10)
HDL-1007 : elaborate module BlockROM9 in ../lcd/BlockROM9.v(1)
HDL-5007 WARNING: entry size 4 at F:/jichuangsai/week_yizhi/lcd/sign.txt:1 does not match memory width 1 in ../lcd/BlockROM9.v(13)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM9.v(10)
HDL-5007 WARNING: net 'HREADYOUT_P4' does not have a driver in ../rtl/CortexM0_SoC.v(403)
HDL-5007 WARNING: net 'HRDATA_P4[31]' does not have a driver in ../rtl/CortexM0_SoC.v(404)
HDL-5007 WARNING: net 'HRESP_P4' does not have a driver in ../rtl/CortexM0_SoC.v(405)
HDL-5007 WARNING: net 'HRDATA_P9[31]' does not have a driver in ../rtl/CortexM0_SoC.v(474)
HDL-5007 WARNING: net 'HRESP_P9' does not have a driver in ../rtl/CortexM0_SoC.v(475)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 7 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  3.093253s wall, 3.062500s user + 0.140625s system = 3.203125s CPU (103.6%)

RUN-1004 : used memory is 1120 MB, reserved memory is 1224 MB, peak memory is 1912 MB
RUN-1002 : start command "read_adc ../M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[0]   LOCATION = D16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[1]   LOCATION = F15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[0]   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[1]   LOCATION = B15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SCL   LOCATION = D8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SDA   LOCATION = C7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CLK   LOCATION = D14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CS   LOCATION = E15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_IRQ   LOCATION = H14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MISO   LOCATION = G14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MOSI   LOCATION = F14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = H11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en2   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en3   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[4]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[5]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[6]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[7]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_BL_CTR   LOCATION = M11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_CS   LOCATION = K12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[0]   LOCATION = J11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[10]   LOCATION = K11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[11]   LOCATION = P16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[12]   LOCATION = M13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[13]   LOCATION = P15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[14]   LOCATION = M15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[15]   LOCATION = L12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[1]   LOCATION = P14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[2]   LOCATION = K15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[3]   LOCATION = L16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[4]   LOCATION = J14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[5]   LOCATION = M16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[6]   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[7]   LOCATION = N16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[8]   LOCATION = L14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[9]   LOCATION = N14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RD   LOCATION = H15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RS   LOCATION = H13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RST   LOCATION = M14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_WR   LOCATION = L13; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin IO[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
USR-6010 WARNING: ADC constraints: pin key[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AND"
SYN-1012 : SanityCheck: Model "BlockROM1(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM2(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM3(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "LCD_INI"
SYN-1012 : SanityCheck: Model "AddrIni"
SYN-1012 : SanityCheck: Model "BlockROM16"
SYN-1012 : SanityCheck: Model "BlockROM9"
SYN-1012 : SanityCheck: Model "WriteCtrl"
SYN-1012 : SanityCheck: Model "AHBlite_LCD"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_PAJ_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "AHBlite_SPI"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "addr_cnt"
SYN-1012 : SanityCheck: Model "beat_cnt"
SYN-1012 : SanityCheck: Model "beat_decoder"
SYN-1012 : SanityCheck: Model "bzmusic_ctrl"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "Keyboard"
SYN-1012 : SanityCheck: Model "key_16"
SYN-1012 : SanityCheck: Model "tune_decoder"
SYN-1012 : SanityCheck: Model "tune_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1043 : Mark AHBlite_PAJ_IIC as IO macro for instance u36
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 15 instances.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 5 instances.
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AND
SYN-1011 : Flatten model BlockROM1(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM2(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM3(ADDR_WIDTH=8)
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model LCD_INI
SYN-1011 : Flatten model AddrIni
SYN-1011 : Flatten model BlockROM16
SYN-1011 : Flatten model BlockROM9
SYN-1011 : Flatten model WriteCtrl
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model AHBlite_LCD
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_PAJ_IIC
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model AHBlite_SPI
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model addr_cnt
SYN-1011 : Flatten model beat_cnt
SYN-1011 : Flatten model beat_decoder
SYN-1011 : Flatten model bzmusic_ctrl
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model Keyboard
SYN-1011 : Flatten model key_16
SYN-1011 : Flatten model tune_decoder
SYN-1011 : Flatten model tune_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 97 instances.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[0]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[10]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[11]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[12]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[13]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[14]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[15]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[16]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[17]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[18]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[19]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[1]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[20]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[21]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[22]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[23]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[24]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[25]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[26]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[27]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[28]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[29]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[2]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[30]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[31]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[3]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[4]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[5]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[6]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[7]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[8]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[9]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[0]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[10]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[11]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[12]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[13]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[14]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[15]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[16]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[17]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[18]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[19]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[1]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[20]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[21]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[22]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[23]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[24]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[25]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[26]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[27]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[28]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[29]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[2]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[30]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[31]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[3]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[4]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[5]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[6]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[7]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[8]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[9]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P4" in ../rtl/CortexM0_SoC.v(403)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(84)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P4" in ../rtl/CortexM0_SoC.v(405)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(105)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P9" in ../rtl/CortexM0_SoC.v(475)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(105)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 23889/1294 useful/useless nets, 23110/980 useful/useless insts
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 93 onehot mux instances.
SYN-1020 : Optimized 101 distributor mux.
SYN-5043 WARNING: Register "bzmusic_ctrl/state[0]" in ../rtl/out/bzmusic_ctrl.v(11) is described with both an asynchronous reset/set and an initialization value of the opposite polarity.
SYN-1016 : Merged 518 instances.
SYN-1015 : Optimize round 1, 3437 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 23698/98 useful/useless nets, 22968/205 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     bzmusic_ctrl/reg0_b2
SYN-1015 : Optimize round 2, 382 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1032 : 23693/2 useful/useless nets, 22963/0 useful/useless insts
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 130 inv instances.
SYN-1032 : 21033/365 useful/useless nets, 20797/311 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 3883 better
SYN-1014 : Optimize round 2
SYN-1032 : 20051/1 useful/useless nets, 19815/6 useful/useless insts
SYN-1015 : Optimize round 2, 7 better
SYN-1014 : Optimize round 3
SYN-1032 : 20046/0 useful/useless nets, 19810/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  5.477827s wall, 5.250000s user + 0.343750s system = 5.593750s CPU (102.1%)

RUN-1004 : used memory is 1123 MB, reserved memory is 1224 MB, peak memory is 1912 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        74
  #input                   21
  #output                  42
  #inout                   11

Gate Statistics
#Basic gates            20689
  #and                   9751
  #nand                     0
  #or                    2105
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6503
  #bufif1                   3
  #MX21                   590
  #FADD                     0
  #DFF                   1664
  #LATCH                    0
#MACRO_ADD                 26
#MACRO_EQ                 134
#MACRO_MULT                 1
#MACRO_MUX                290

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |19025  |1664   |176    |
|  u_logic |cortexm0ds_logic |18465  |1300   |14     |
+----------------------------------------------------+

RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
USR-8132 ERROR: No net match the pattern:  clk.
USR-8159 ERROR: Line: 2, create_clock -name clk -period 40 -waveform {0 20} [get_nets { clk }] fails.
GUI-8301 ERROR: Failed to read sdc ../Task2.sdc.
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 90 in ../rtl/CortexM0_SoC.v(130)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 64 in ../rtl/CortexM0_SoC.v(210)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 90 in ../rtl/CortexM0_SoC.v(130)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 64 in ../rtl/CortexM0_SoC.v(210)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(270)
HDL-5007 WARNING: port 'HRDATA' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(939)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module key_16 in key_16.v(23)
HDL-1007 : elaborate module bzmusic_ctrl in ../rtl/out/bzmusic_ctrl.v(1)
HDL-1007 : elaborate module addr_cnt in ../rtl/out/addr_cnt.v(2)
HDL-1007 : elaborate module BlockROM1(ADDR_WIDTH=8) in ../rtl/out/BlockROM1.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM1.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(103)
HDL-1007 : elaborate module BlockROM2(ADDR_WIDTH=8) in ../rtl/out/BlockROM2.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM2.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(114)
HDL-1007 : elaborate module BlockROM3(ADDR_WIDTH=8) in ../rtl/out/BlockROM3.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM3.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(125)
HDL-1007 : elaborate module AND in ../rtl/out/AND.v(23)
HDL-1007 : elaborate module tune_decoder in ../rtl/out/tune_decoder.v(1)
HDL-1007 : elaborate module tune_pwm in ../rtl/out/tune_pwm.v(1)
HDL-1007 : elaborate module beat_decoder in ../rtl/out/beat_decoder.v(1)
HDL-1007 : elaborate module beat_cnt in ../rtl/out/beat_cnt.v(1)
HDL-1007 : elaborate module Keyboard in ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v(1)
HDL-1007 : elaborate module PLL in ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in E:/TD/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=4,CLKC0_DIV=6,CLKC1_DIV=50,CLKC2_DIV=75,CLKC3_DIV=50,CLKC4_DIV=48,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=5,CLKC1_CPHASE=49,CLKC2_CPHASE=74,CLKC3_CPHASE=49,CLKC4_CPHASE=47,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/TD/arch/eagle_macro.v(930)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(668)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(725)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_PAJ_IIC in AHBlite_PAJ_IIC.v(1)
HDL-1007 : elaborate module AHBlite_SPI in ../rtl/AHBlite_SPI.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1007 : elaborate module AHBlite_LCD in ../lcd/AHBlite_LCD.v(1)
HDL-1007 : elaborate module LCD_INI in ../lcd/LCD_INI.v(1)
HDL-1007 : elaborate module WriteCtrl in ../lcd/WriteCtrl.v(1)
HDL-1007 : elaborate module AddrIni in ../lcd/AddrIni.v(1)
HDL-1007 : elaborate module BlockROM16 in ../lcd/BlockROM16.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM16.v(10)
HDL-1007 : elaborate module BlockROM9 in ../lcd/BlockROM9.v(1)
HDL-5007 WARNING: entry size 4 at F:/jichuangsai/week_yizhi/lcd/sign.txt:1 does not match memory width 1 in ../lcd/BlockROM9.v(13)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM9.v(10)
HDL-5007 WARNING: net 'HREADYOUT_P4' does not have a driver in ../rtl/CortexM0_SoC.v(403)
HDL-5007 WARNING: net 'HRDATA_P4[31]' does not have a driver in ../rtl/CortexM0_SoC.v(404)
HDL-5007 WARNING: net 'HRESP_P4' does not have a driver in ../rtl/CortexM0_SoC.v(405)
HDL-5007 WARNING: net 'HRDATA_P9[31]' does not have a driver in ../rtl/CortexM0_SoC.v(474)
HDL-5007 WARNING: net 'HRESP_P9' does not have a driver in ../rtl/CortexM0_SoC.v(475)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 7 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  3.012728s wall, 3.109375s user + 0.093750s system = 3.203125s CPU (106.3%)

RUN-1004 : used memory is 1141 MB, reserved memory is 1244 MB, peak memory is 1912 MB
RUN-1002 : start command "read_adc ../M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[0]   LOCATION = D16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[1]   LOCATION = F15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[0]   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[1]   LOCATION = B15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SCL   LOCATION = D8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SDA   LOCATION = C7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CLK   LOCATION = D14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CS   LOCATION = E15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_IRQ   LOCATION = H14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MISO   LOCATION = G14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MOSI   LOCATION = F14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = H11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en2   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en3   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[4]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[5]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[6]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[7]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_BL_CTR   LOCATION = M11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_CS   LOCATION = K12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[0]   LOCATION = J11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[10]   LOCATION = K11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[11]   LOCATION = P16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[12]   LOCATION = M13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[13]   LOCATION = P15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[14]   LOCATION = M15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[15]   LOCATION = L12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[1]   LOCATION = P14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[2]   LOCATION = K15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[3]   LOCATION = L16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[4]   LOCATION = J14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[5]   LOCATION = M16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[6]   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[7]   LOCATION = N16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[8]   LOCATION = L14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[9]   LOCATION = N14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RD   LOCATION = H15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RS   LOCATION = H13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RST   LOCATION = M14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_WR   LOCATION = L13; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin IO[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
USR-6010 WARNING: ADC constraints: pin key[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AND"
SYN-1012 : SanityCheck: Model "BlockROM1(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM2(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM3(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "LCD_INI"
SYN-1012 : SanityCheck: Model "AddrIni"
SYN-1012 : SanityCheck: Model "BlockROM16"
SYN-1012 : SanityCheck: Model "BlockROM9"
SYN-1012 : SanityCheck: Model "WriteCtrl"
SYN-1012 : SanityCheck: Model "AHBlite_LCD"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_PAJ_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "AHBlite_SPI"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "addr_cnt"
SYN-1012 : SanityCheck: Model "beat_cnt"
SYN-1012 : SanityCheck: Model "beat_decoder"
SYN-1012 : SanityCheck: Model "bzmusic_ctrl"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "Keyboard"
SYN-1012 : SanityCheck: Model "key_16"
SYN-1012 : SanityCheck: Model "tune_decoder"
SYN-1012 : SanityCheck: Model "tune_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1043 : Mark AHBlite_PAJ_IIC as IO macro for instance u36
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 15 instances.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 5 instances.
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AND
SYN-1011 : Flatten model BlockROM1(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM2(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM3(ADDR_WIDTH=8)
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model LCD_INI
SYN-1011 : Flatten model AddrIni
SYN-1011 : Flatten model BlockROM16
SYN-1011 : Flatten model BlockROM9
SYN-1011 : Flatten model WriteCtrl
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model AHBlite_LCD
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_PAJ_IIC
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model AHBlite_SPI
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model addr_cnt
SYN-1011 : Flatten model beat_cnt
SYN-1011 : Flatten model beat_decoder
SYN-1011 : Flatten model bzmusic_ctrl
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model Keyboard
SYN-1011 : Flatten model key_16
SYN-1011 : Flatten model tune_decoder
SYN-1011 : Flatten model tune_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 97 instances.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[0]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[10]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[11]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[12]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[13]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[14]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[15]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[16]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[17]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[18]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[19]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[1]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[20]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[21]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[22]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[23]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[24]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[25]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[26]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[27]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[28]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[29]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[2]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[30]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[31]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[3]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[4]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[5]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[6]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[7]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[8]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[9]" in ../rtl/CortexM0_SoC.v(404)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[0]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[10]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[11]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[12]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[13]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[14]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[15]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[16]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[17]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[18]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[19]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[1]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[20]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[21]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[22]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[23]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[24]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[25]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[26]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[27]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[28]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[29]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[2]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[30]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[31]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[3]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[4]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[5]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[6]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[7]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[8]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[9]" in ../rtl/CortexM0_SoC.v(474)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P4" in ../rtl/CortexM0_SoC.v(403)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(84)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P4" in ../rtl/CortexM0_SoC.v(405)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(105)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P9" in ../rtl/CortexM0_SoC.v(475)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(105)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 23890/1293 useful/useless nets, 23110/980 useful/useless insts
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 93 onehot mux instances.
SYN-1020 : Optimized 101 distributor mux.
SYN-5043 WARNING: Register "bzmusic_ctrl/state[0]" in ../rtl/out/bzmusic_ctrl.v(11) is described with both an asynchronous reset/set and an initialization value of the opposite polarity.
SYN-1016 : Merged 518 instances.
SYN-1015 : Optimize round 1, 3436 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 23699/98 useful/useless nets, 22968/205 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     bzmusic_ctrl/reg0_b2
SYN-1015 : Optimize round 2, 382 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1032 : 23694/2 useful/useless nets, 22963/0 useful/useless insts
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 130 inv instances.
SYN-1032 : 21033/365 useful/useless nets, 20797/311 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 3883 better
SYN-1014 : Optimize round 2
SYN-1032 : 20051/1 useful/useless nets, 19815/6 useful/useless insts
SYN-1015 : Optimize round 2, 7 better
SYN-1014 : Optimize round 3
SYN-1032 : 20046/0 useful/useless nets, 19810/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  5.469249s wall, 5.609375s user + 0.531250s system = 6.140625s CPU (112.3%)

RUN-1004 : used memory is 1142 MB, reserved memory is 1244 MB, peak memory is 1912 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        74
  #input                   21
  #output                  42
  #inout                   11

Gate Statistics
#Basic gates            20689
  #and                   9751
  #nand                     0
  #or                    2105
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6503
  #bufif1                   3
  #MX21                   590
  #FADD                     0
  #DFF                   1664
  #LATCH                    0
#MACRO_ADD                 26
#MACRO_EQ                 134
#MACRO_MULT                 1
#MACRO_MUX                290

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |19025  |1664   |176    |
|  u_logic |cortexm0ds_logic |18465  |1300   |14     |
+----------------------------------------------------+

RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  2.335557s wall, 2.296875s user + 0.203125s system = 2.500000s CPU (107.0%)

RUN-1004 : used memory is 1157 MB, reserved memory is 1256 MB, peak memory is 1912 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 62 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "BlockROM1/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM2/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM3/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Data/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Flag/ram_mem0"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 21868/3 useful/useless nets, 21255/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 548 instances.
SYN-2501 : Optimize round 1, 1513 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 19 macro adder
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 1 ROM instances
SYN-1019 : Optimized 27 mux instances.
SYN-1016 : Merged 29 instances.
SYN-1032 : 22884/39 useful/useless nets, 22288/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20139/68 useful/useless nets, 19815/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20573/2 useful/useless nets, 20317/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21210/4 useful/useless nets, 20954/4 useful/useless insts
SYN-1032 : 23291/115 useful/useless nets, 22681/109 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 32, tpin num: 72533, tnet num: 23321, tinst num: 22689, tnode num: 100902, tedge num: 112711.
TMR-2508 : Levelizing timing graph completed, there are 281 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.022356s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (100.9%)

RUN-1004 : used memory is 1240 MB, reserved memory is 1330 MB, peak memory is 1912 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 23321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 705 (3.30), #lev = 12 (4.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 706 (3.26), #lev = 12 (4.36)
SYN-3001 : Logic optimization runtime opt =   0.15 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1679 instances into 718 LUTs, name keeping = 61%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5146 (3.99), #lev = 20 (8.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5166 (3.89), #lev = 18 (7.68)
SYN-3001 : Logic optimization runtime opt =   1.18 sec, map = 3509.45 sec
SYN-3001 : Mapper mapped 18818 instances into 5166 LUTs, name keeping = 32%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        74
  #input                   21
  #output                  42
  #inout                   11

LUT Statistics
#Total_luts              6295
  #lut4                  4143
  #lut5                  1740
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             412

Utilization Statistics
#lut                     6295   out of  19600   32.12%
#reg                     1656   out of  19600    8.45%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       62   out of    188   32.98%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |5883   |412    |1663   |37     |3      |
|  u_logic |cortexm0ds_logic |5166   |173    |1299   |0      |3      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 357 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 102 adder to BLE ...
SYN-4008 : Packed 102 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1299 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  21.068740s wall, 21.109375s user + 0.328125s system = 21.437500s CPU (101.8%)

RUN-1004 : used memory is 1290 MB, reserved memory is 1329 MB, peak memory is 1912 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 3 instances.
RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  3.214134s wall, 3.156250s user + 0.078125s system = 3.234375s CPU (100.6%)

RUN-1004 : used memory is 1295 MB, reserved memory is 1333 MB, peak memory is 1912 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net Pwm_CLK driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net QN_REF24MHz_pad is clkc1 of pll CLK_gen/pll_inst.
SYN-4027 : Net clk is clkc4 of pll CLK_gen/pll_inst.
SYN-4019 : Net System_clk_pad is refclk of pll CLK_gen/pll_inst.
SYN-4020 : Net System_clk_pad is fbclk of pll CLK_gen/pll_inst.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4024 : Net "keyboard/scan_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net Pwm_CLK as clock net
SYN-4025 : Tag rtl::Net QN_REF24MHz_pad as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net clk as clock net
SYN-4025 : Tag rtl::Net keyboard/scan_clk as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
SYN-4015 : Create BUFG instance for clk Net keyboard/scan_clk to drive 5 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7798 instances
RUN-1001 : 5881 luts, 1639 seqs, 101 mslices, 67 lslices, 62 pads, 37 brams, 3 dsps
RUN-1001 : There are total 8319 nets
RUN-1001 : 4246 nets have 2 pins
RUN-1001 : 2996 nets have [3 - 5] pins
RUN-1001 : 658 nets have [6 - 10] pins
RUN-1001 : 227 nets have [11 - 20] pins
RUN-1001 : 177 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7796 instances, 5881 luts, 1639 seqs, 168 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 32, tpin num: 37648, tnet num: 8273, tinst num: 7796, tnode num: 42988, tedge num: 61101.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8273 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.174250s wall, 1.187500s user + 0.000000s system = 1.187500s CPU (101.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.85291e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7796.
PHY-3001 : End clustering;  0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(982): len = 1.61901e+06, overlap = 90
PHY-3002 : Step(983): len = 1.42802e+06, overlap = 90
PHY-3002 : Step(984): len = 1.30749e+06, overlap = 95.1875
PHY-3002 : Step(985): len = 1.22088e+06, overlap = 96.4063
PHY-3002 : Step(986): len = 1.20678e+06, overlap = 94.7813
PHY-3002 : Step(987): len = 1.19006e+06, overlap = 98.625
PHY-3002 : Step(988): len = 1.17467e+06, overlap = 96.4688
PHY-3002 : Step(989): len = 1.06181e+06, overlap = 134.469
PHY-3002 : Step(990): len = 949029, overlap = 151.688
PHY-3002 : Step(991): len = 934150, overlap = 156.469
PHY-3002 : Step(992): len = 919801, overlap = 159.75
PHY-3002 : Step(993): len = 882136, overlap = 171.656
PHY-3002 : Step(994): len = 847351, overlap = 175.094
PHY-3002 : Step(995): len = 837583, overlap = 176.438
PHY-3002 : Step(996): len = 827077, overlap = 177.406
PHY-3002 : Step(997): len = 814470, overlap = 181.938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.50297e-05
PHY-3002 : Step(998): len = 829503, overlap = 174.063
PHY-3002 : Step(999): len = 827428, overlap = 148.188
PHY-3002 : Step(1000): len = 821782, overlap = 152.719
PHY-3002 : Step(1001): len = 817918, overlap = 147.906
PHY-3002 : Step(1002): len = 808473, overlap = 148.219
PHY-3002 : Step(1003): len = 801723, overlap = 151.313
PHY-3002 : Step(1004): len = 798100, overlap = 145.156
PHY-3002 : Step(1005): len = 791709, overlap = 140.219
PHY-3002 : Step(1006): len = 785126, overlap = 136.813
PHY-3002 : Step(1007): len = 780874, overlap = 136.219
PHY-3002 : Step(1008): len = 774879, overlap = 145.563
PHY-3002 : Step(1009): len = 765614, overlap = 153.75
PHY-3002 : Step(1010): len = 760353, overlap = 154.594
PHY-3002 : Step(1011): len = 756630, overlap = 149.719
PHY-3002 : Step(1012): len = 748512, overlap = 147.719
PHY-3002 : Step(1013): len = 741237, overlap = 148.094
PHY-3002 : Step(1014): len = 737482, overlap = 144.313
PHY-3002 : Step(1015): len = 731424, overlap = 143.25
PHY-3002 : Step(1016): len = 715896, overlap = 149.063
PHY-3002 : Step(1017): len = 709364, overlap = 142.125
PHY-3002 : Step(1018): len = 707176, overlap = 144.938
PHY-3002 : Step(1019): len = 695911, overlap = 149.938
PHY-3002 : Step(1020): len = 685729, overlap = 158.281
PHY-3002 : Step(1021): len = 682644, overlap = 159.094
PHY-3002 : Step(1022): len = 676725, overlap = 149.406
PHY-3002 : Step(1023): len = 671735, overlap = 150.219
PHY-3002 : Step(1024): len = 667562, overlap = 149.531
PHY-3002 : Step(1025): len = 661500, overlap = 156.531
PHY-3002 : Step(1026): len = 657457, overlap = 151.313
PHY-3002 : Step(1027): len = 653389, overlap = 147.031
PHY-3002 : Step(1028): len = 649696, overlap = 147.125
PHY-3002 : Step(1029): len = 641805, overlap = 148.813
PHY-3002 : Step(1030): len = 633495, overlap = 147.563
PHY-3002 : Step(1031): len = 631292, overlap = 145.281
PHY-3002 : Step(1032): len = 626474, overlap = 141.031
PHY-3002 : Step(1033): len = 613801, overlap = 134.844
PHY-3002 : Step(1034): len = 609344, overlap = 139.375
PHY-3002 : Step(1035): len = 606767, overlap = 139.438
PHY-3002 : Step(1036): len = 601908, overlap = 144
PHY-3002 : Step(1037): len = 597525, overlap = 143.156
PHY-3002 : Step(1038): len = 595058, overlap = 138.625
PHY-3002 : Step(1039): len = 591251, overlap = 142.688
PHY-3002 : Step(1040): len = 588459, overlap = 140.781
PHY-3002 : Step(1041): len = 583858, overlap = 145.844
PHY-3002 : Step(1042): len = 580403, overlap = 142.344
PHY-3002 : Step(1043): len = 576451, overlap = 139.156
PHY-3002 : Step(1044): len = 573281, overlap = 140.063
PHY-3002 : Step(1045): len = 569945, overlap = 142.156
PHY-3002 : Step(1046): len = 567378, overlap = 142.406
PHY-3002 : Step(1047): len = 564880, overlap = 139.625
PHY-3002 : Step(1048): len = 561234, overlap = 139.188
PHY-3002 : Step(1049): len = 553881, overlap = 147
PHY-3002 : Step(1050): len = 549229, overlap = 150.594
PHY-3002 : Step(1051): len = 547379, overlap = 151.875
PHY-3002 : Step(1052): len = 544841, overlap = 151.25
PHY-3002 : Step(1053): len = 532823, overlap = 163.063
PHY-3002 : Step(1054): len = 526912, overlap = 158.875
PHY-3002 : Step(1055): len = 524080, overlap = 154.188
PHY-3002 : Step(1056): len = 522471, overlap = 156.156
PHY-3002 : Step(1057): len = 519805, overlap = 159
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.00595e-05
PHY-3002 : Step(1058): len = 522204, overlap = 152.813
PHY-3002 : Step(1059): len = 523712, overlap = 158.844
PHY-3002 : Step(1060): len = 531118, overlap = 144.531
PHY-3002 : Step(1061): len = 540723, overlap = 138.625
PHY-3002 : Step(1062): len = 541783, overlap = 137.281
PHY-3002 : Step(1063): len = 542304, overlap = 131.563
PHY-3002 : Step(1064): len = 544717, overlap = 128.656
PHY-3002 : Step(1065): len = 547378, overlap = 132.594
PHY-3002 : Step(1066): len = 548186, overlap = 131.063
PHY-3002 : Step(1067): len = 549421, overlap = 124.406
PHY-3002 : Step(1068): len = 551260, overlap = 128.844
PHY-3002 : Step(1069): len = 552084, overlap = 133.313
PHY-3002 : Step(1070): len = 554248, overlap = 121.063
PHY-3002 : Step(1071): len = 553775, overlap = 123.219
PHY-3002 : Step(1072): len = 553737, overlap = 123.719
PHY-3002 : Step(1073): len = 553912, overlap = 124.938
PHY-3002 : Step(1074): len = 554196, overlap = 118.375
PHY-3002 : Step(1075): len = 552939, overlap = 121.375
PHY-3002 : Step(1076): len = 551927, overlap = 123.031
PHY-3002 : Step(1077): len = 549921, overlap = 124.594
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000180119
PHY-3002 : Step(1078): len = 552186, overlap = 128.469
PHY-3002 : Step(1079): len = 555456, overlap = 117.188
PHY-3002 : Step(1080): len = 557302, overlap = 120.188
PHY-3002 : Step(1081): len = 561347, overlap = 118.5
PHY-3002 : Step(1082): len = 566385, overlap = 121
PHY-3002 : Step(1083): len = 569397, overlap = 117.406
PHY-3002 : Step(1084): len = 573073, overlap = 106.031
PHY-3002 : Step(1085): len = 575018, overlap = 103.813
PHY-3002 : Step(1086): len = 577166, overlap = 103.906
PHY-3002 : Step(1087): len = 578732, overlap = 105.063
PHY-3002 : Step(1088): len = 579144, overlap = 108.188
PHY-3002 : Step(1089): len = 580862, overlap = 105.875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024428s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (64.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.28246e+06, over cnt = 1873(5%), over = 2858, worst = 8
PHY-1002 : len = 1.29191e+06, over cnt = 1654(4%), over = 2290, worst = 8
PHY-1002 : len = 1.30766e+06, over cnt = 1248(3%), over = 1641, worst = 8
PHY-1002 : len = 1.3368e+06, over cnt = 769(2%), over = 1048, worst = 8
PHY-1002 : len = 1.35966e+06, over cnt = 475(1%), over = 688, worst = 8
PHY-1001 : End global iterations;  1.373763s wall, 1.921875s user + 0.000000s system = 1.921875s CPU (139.9%)

PHY-1001 : Congestion index: top1 = 91.88, top5 = 81.88, top10 = 75.00, top15 = 68.13.
PHY-3001 : End congestion estimation;  1.949590s wall, 2.484375s user + 0.000000s system = 2.484375s CPU (127.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8273 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.505112s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (105.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.39782e-05
PHY-3002 : Step(1090): len = 561248, overlap = 84.75
PHY-3002 : Step(1091): len = 528581, overlap = 114.281
PHY-3002 : Step(1092): len = 510417, overlap = 132.344
PHY-3002 : Step(1093): len = 497718, overlap = 141.313
PHY-3002 : Step(1094): len = 482904, overlap = 153.563
PHY-3002 : Step(1095): len = 466316, overlap = 170.219
PHY-3002 : Step(1096): len = 449817, overlap = 184.563
PHY-3002 : Step(1097): len = 434342, overlap = 193.219
PHY-3002 : Step(1098): len = 414659, overlap = 219.656
PHY-3002 : Step(1099): len = 401909, overlap = 231.188
PHY-3002 : Step(1100): len = 391015, overlap = 239.406
PHY-3002 : Step(1101): len = 380673, overlap = 242.594
PHY-3002 : Step(1102): len = 370000, overlap = 247.75
PHY-3002 : Step(1103): len = 361861, overlap = 255.656
PHY-3002 : Step(1104): len = 356519, overlap = 256.469
PHY-3002 : Step(1105): len = 352053, overlap = 256.969
PHY-3002 : Step(1106): len = 347779, overlap = 263.875
PHY-3002 : Step(1107): len = 344646, overlap = 265.063
PHY-3002 : Step(1108): len = 343398, overlap = 264.625
PHY-3002 : Step(1109): len = 341158, overlap = 262.688
PHY-3002 : Step(1110): len = 339863, overlap = 256.625
PHY-3002 : Step(1111): len = 339254, overlap = 246.344
PHY-3002 : Step(1112): len = 338715, overlap = 236.875
PHY-3002 : Step(1113): len = 337468, overlap = 231.875
PHY-3002 : Step(1114): len = 336384, overlap = 223.75
PHY-3002 : Step(1115): len = 336438, overlap = 223.063
PHY-3002 : Step(1116): len = 335490, overlap = 223.188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.79564e-05
PHY-3002 : Step(1117): len = 339999, overlap = 213.75
PHY-3002 : Step(1118): len = 346791, overlap = 200.094
PHY-3002 : Step(1119): len = 353026, overlap = 185.844
PHY-3002 : Step(1120): len = 360906, overlap = 173.719
PHY-3002 : Step(1121): len = 369876, overlap = 156.344
PHY-3002 : Step(1122): len = 374674, overlap = 147.875
PHY-3002 : Step(1123): len = 379924, overlap = 138.563
PHY-3002 : Step(1124): len = 383547, overlap = 127.031
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.59127e-05
PHY-3002 : Step(1125): len = 401232, overlap = 98.4688
PHY-3002 : Step(1126): len = 406444, overlap = 89.9688
PHY-3002 : Step(1127): len = 413160, overlap = 81.4688
PHY-3002 : Step(1128): len = 423973, overlap = 66.6563
PHY-3002 : Step(1129): len = 431396, overlap = 52.2813
PHY-3002 : Step(1130): len = 435468, overlap = 44.5625
PHY-3002 : Step(1131): len = 438450, overlap = 40.7188
PHY-3002 : Step(1132): len = 437791, overlap = 41.1875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000191825
PHY-3002 : Step(1133): len = 449025, overlap = 30.375
PHY-3002 : Step(1134): len = 459132, overlap = 28.9063
PHY-3002 : Step(1135): len = 467978, overlap = 23.375
PHY-3002 : Step(1136): len = 478183, overlap = 17.7813
PHY-3002 : Step(1137): len = 481669, overlap = 19.6875
PHY-3002 : Step(1138): len = 483134, overlap = 18
PHY-3002 : Step(1139): len = 482592, overlap = 14.7188
PHY-3002 : Step(1140): len = 481274, overlap = 13.875
PHY-3002 : Step(1141): len = 479672, overlap = 14.7813
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000383651
PHY-3002 : Step(1142): len = 494197, overlap = 14.4688
PHY-3002 : Step(1143): len = 501895, overlap = 13.9063
PHY-3002 : Step(1144): len = 510755, overlap = 11.6875
PHY-3002 : Step(1145): len = 516465, overlap = 12.625
PHY-3002 : Step(1146): len = 521641, overlap = 11.75
PHY-3002 : Step(1147): len = 525225, overlap = 7.21875
PHY-3002 : Step(1148): len = 527753, overlap = 7.34375
PHY-3002 : Step(1149): len = 527963, overlap = 7.875
PHY-3002 : Step(1150): len = 527218, overlap = 8
PHY-3002 : Step(1151): len = 527094, overlap = 8
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000767302
PHY-3002 : Step(1152): len = 537542, overlap = 4.96875
PHY-3002 : Step(1153): len = 544840, overlap = 3.84375
PHY-3002 : Step(1154): len = 550059, overlap = 3.8125
PHY-3002 : Step(1155): len = 555580, overlap = 2.5625
PHY-3002 : Step(1156): len = 559639, overlap = 2.34375
PHY-3002 : Step(1157): len = 559648, overlap = 1.875
PHY-3002 : Step(1158): len = 558495, overlap = 1.15625
PHY-3002 : Step(1159): len = 557364, overlap = 0.1875
PHY-3002 : Step(1160): len = 556394, overlap = 0.375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.2733e+06, over cnt = 703(1%), over = 939, worst = 5
PHY-1002 : len = 1.27894e+06, over cnt = 397(1%), over = 489, worst = 4
PHY-1002 : len = 1.27964e+06, over cnt = 241(0%), over = 297, worst = 4
PHY-1002 : len = 1.27962e+06, over cnt = 163(0%), over = 204, worst = 4
PHY-1002 : len = 1.27914e+06, over cnt = 125(0%), over = 156, worst = 4
PHY-1001 : End global iterations;  0.957943s wall, 1.625000s user + 0.031250s system = 1.656250s CPU (172.9%)

PHY-1001 : Congestion index: top1 = 63.13, top5 = 53.13, top10 = 46.25, top15 = 41.88.
PHY-3001 : End congestion estimation;  1.563124s wall, 2.218750s user + 0.046875s system = 2.265625s CPU (144.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8273 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.459801s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (105.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000573551
PHY-3002 : Step(1161): len = 555909, overlap = 15.9688
PHY-3002 : Step(1162): len = 546574, overlap = 14.8125
PHY-3002 : Step(1163): len = 538122, overlap = 15
PHY-3002 : Step(1164): len = 528707, overlap = 16.1875
PHY-3002 : Step(1165): len = 518114, overlap = 16.0313
PHY-3002 : Step(1166): len = 511007, overlap = 16.0625
PHY-3002 : Step(1167): len = 504167, overlap = 20.2188
PHY-3002 : Step(1168): len = 498384, overlap = 20.875
PHY-3002 : Step(1169): len = 492732, overlap = 18.0938
PHY-3002 : Step(1170): len = 487038, overlap = 18.3438
PHY-3002 : Step(1171): len = 483366, overlap = 18.1875
PHY-3002 : Step(1172): len = 480841, overlap = 18
PHY-3002 : Step(1173): len = 479645, overlap = 18.4375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0011471
PHY-3002 : Step(1174): len = 490154, overlap = 12.875
PHY-3002 : Step(1175): len = 495651, overlap = 12.875
PHY-3002 : Step(1176): len = 498513, overlap = 11.5625
PHY-3002 : Step(1177): len = 502776, overlap = 10.375
PHY-3002 : Step(1178): len = 507833, overlap = 8.9375
PHY-3002 : Step(1179): len = 509230, overlap = 9.15625
PHY-3002 : Step(1180): len = 510658, overlap = 8.40625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00229421
PHY-3002 : Step(1181): len = 516333, overlap = 8.28125
PHY-3002 : Step(1182): len = 524380, overlap = 8.59375
PHY-3002 : Step(1183): len = 530137, overlap = 7.0625
PHY-3002 : Step(1184): len = 532916, overlap = 6.5
PHY-3002 : Step(1185): len = 534005, overlap = 7.34375
PHY-3002 : Step(1186): len = 536257, overlap = 6.25
PHY-3002 : Step(1187): len = 539828, overlap = 4
PHY-3002 : Step(1188): len = 540024, overlap = 3.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00437231
PHY-3002 : Step(1189): len = 543349, overlap = 2.84375
PHY-3002 : Step(1190): len = 545738, overlap = 3
PHY-3002 : Step(1191): len = 547961, overlap = 1.9375
PHY-3002 : Step(1192): len = 551188, overlap = 2.03125
PHY-3002 : Step(1193): len = 555976, overlap = 1.6875
PHY-3002 : Step(1194): len = 557627, overlap = 1.34375
PHY-3002 : Step(1195): len = 559299, overlap = 1.1875
PHY-3002 : Step(1196): len = 561121, overlap = 1.53125
PHY-3002 : Step(1197): len = 562574, overlap = 1.5625
PHY-3002 : Step(1198): len = 563093, overlap = 1.4375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00797634
PHY-3002 : Step(1199): len = 564270, overlap = 1.375
PHY-3002 : Step(1200): len = 566398, overlap = 1.4375
PHY-3002 : Step(1201): len = 568270, overlap = 1.71875
PHY-3002 : Step(1202): len = 569360, overlap = 1.125
PHY-3002 : Step(1203): len = 571176, overlap = 1.125
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 84.41 peak overflow 1.47
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.34202e+06, over cnt = 385(1%), over = 473, worst = 4
PHY-1002 : len = 1.3438e+06, over cnt = 234(0%), over = 268, worst = 4
PHY-1002 : len = 1.34342e+06, over cnt = 160(0%), over = 187, worst = 4
PHY-1002 : len = 1.34221e+06, over cnt = 113(0%), over = 138, worst = 4
PHY-1002 : len = 1.33639e+06, over cnt = 76(0%), over = 95, worst = 4
PHY-1001 : End global iterations;  0.962930s wall, 1.546875s user + 0.015625s system = 1.562500s CPU (162.3%)

PHY-1001 : Congestion index: top1 = 60.63, top5 = 50.00, top10 = 45.63, top15 = 42.50.
PHY-1001 : End incremental global routing;  1.533330s wall, 2.125000s user + 0.015625s system = 2.140625s CPU (139.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8273 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.459848s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (101.9%)

OPT-1001 : 21 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 62 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7707 has valid locations, 144 needs to be replaced
PHY-3001 : design contains 7919 instances, 5897 luts, 1746 seqs, 168 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 589173
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.27373e+06, over cnt = 419(1%), over = 510, worst = 4
PHY-1002 : len = 1.27606e+06, over cnt = 240(0%), over = 272, worst = 4
PHY-1002 : len = 1.27554e+06, over cnt = 128(0%), over = 148, worst = 4
PHY-1002 : len = 1.27423e+06, over cnt = 82(0%), over = 99, worst = 3
PHY-1002 : len = 1.27078e+06, over cnt = 63(0%), over = 73, worst = 3
PHY-1001 : End global iterations;  0.963938s wall, 1.625000s user + 0.031250s system = 1.656250s CPU (171.8%)

PHY-1001 : Congestion index: top1 = 59.38, top5 = 51.88, top10 = 45.63, top15 = 42.50.
PHY-3001 : End congestion estimation;  2.239276s wall, 2.906250s user + 0.031250s system = 2.937500s CPU (131.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8396 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.481512s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (100.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1204): len = 588272, overlap = 0
PHY-3002 : Step(1205): len = 588272, overlap = 0
PHY-3002 : Step(1206): len = 587897, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.27139e+06, over cnt = 109(0%), over = 116, worst = 2
PHY-1002 : len = 1.27161e+06, over cnt = 80(0%), over = 86, worst = 2
PHY-1002 : len = 1.2712e+06, over cnt = 59(0%), over = 64, worst = 2
PHY-1002 : len = 1.271e+06, over cnt = 45(0%), over = 49, worst = 2
PHY-1002 : len = 1.26825e+06, over cnt = 37(0%), over = 40, worst = 2
PHY-1001 : End global iterations;  0.632968s wall, 0.609375s user + 0.046875s system = 0.656250s CPU (103.7%)

PHY-1001 : Congestion index: top1 = 59.38, top5 = 51.25, top10 = 45.00, top15 = 42.50.
PHY-3001 : End congestion estimation;  1.159974s wall, 1.156250s user + 0.046875s system = 1.203125s CPU (103.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8396 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.476934s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (101.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0117655
PHY-3002 : Step(1207): len = 587898, overlap = 1.125
PHY-3002 : Step(1208): len = 587898, overlap = 1.125
PHY-3001 : Final: Len = 587898, Over = 1.125
PHY-3001 : End incremental placement;  4.806362s wall, 5.671875s user + 0.250000s system = 5.921875s CPU (123.2%)

OPT-1001 : End high-fanout net optimization;  7.429294s wall, 8.906250s user + 0.281250s system = 9.187500s CPU (123.7%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.27246e+06, over cnt = 412(1%), over = 503, worst = 4
PHY-1002 : len = 1.27469e+06, over cnt = 240(0%), over = 282, worst = 4
PHY-1002 : len = 1.27407e+06, over cnt = 145(0%), over = 171, worst = 4
PHY-1002 : len = 1.2712e+06, over cnt = 90(0%), over = 105, worst = 3
PHY-1002 : len = 1.2671e+06, over cnt = 54(0%), over = 61, worst = 3
PHY-1001 : End global iterations;  0.995384s wall, 1.640625s user + 0.015625s system = 1.656250s CPU (166.4%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 50.00, top10 = 45.63, top15 = 42.50.
OPT-1001 : End congestion update;  1.570244s wall, 2.234375s user + 0.031250s system = 2.265625s CPU (144.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8396 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.387754s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (100.7%)

OPT-1001 : Start: WNS 1756 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 2582 TNS 0 NUM_FEPS 0 with 15 cells processed and 7382 slack improved
OPT-1001 : Iter 2: improved WNS 2897 TNS 0 NUM_FEPS 0 with 18 cells processed and 7982 slack improved
OPT-1001 : Iter 3: improved WNS 3126 TNS 0 NUM_FEPS 0 with 17 cells processed and 4547 slack improved
OPT-1001 : End global optimization;  2.652437s wall, 3.312500s user + 0.031250s system = 3.343750s CPU (126.1%)

OPT-1001 : End physical optimization;  10.092135s wall, 12.265625s user + 0.328125s system = 12.593750s CPU (124.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5897 LUT to BLE ...
SYN-4008 : Packed 5897 LUT and 714 SEQ to BLE.
SYN-4003 : Packing 1032 remaining SEQ's ...
SYN-4005 : Packed 989 SEQ with LUT/SLICE
SYN-4006 : 4202 single LUT's are left
SYN-4006 : 43 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5940/6219 primitive instances ...
PHY-3001 : End packing;  1.126703s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (99.8%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3729 instances
RUN-1001 : 1810 mslices, 1809 lslices, 62 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7913 nets
RUN-1001 : 3175 nets have 2 pins
RUN-1001 : 3375 nets have [3 - 5] pins
RUN-1001 : 794 nets have [6 - 10] pins
RUN-1001 : 293 nets have [11 - 20] pins
RUN-1001 : 273 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 3727 instances, 3619 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : After packing: Len = 609386, Over = 35
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.33033e+06, over cnt = 435(1%), over = 528, worst = 4
PHY-1002 : len = 1.33236e+06, over cnt = 285(0%), over = 333, worst = 3
PHY-1002 : len = 1.33207e+06, over cnt = 183(0%), over = 219, worst = 3
PHY-1002 : len = 1.32942e+06, over cnt = 116(0%), over = 137, worst = 3
PHY-1002 : len = 1.32446e+06, over cnt = 77(0%), over = 89, worst = 3
PHY-1001 : End global iterations;  0.946189s wall, 1.609375s user + 0.031250s system = 1.640625s CPU (173.4%)

PHY-1001 : Congestion index: top1 = 61.88, top5 = 52.50, top10 = 46.25, top15 = 43.75.
PHY-3001 : End congestion estimation;  2.709862s wall, 3.375000s user + 0.062500s system = 3.437500s CPU (126.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7867 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.670214s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (100.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000191357
PHY-3002 : Step(1209): len = 591955, overlap = 35
PHY-3002 : Step(1210): len = 580967, overlap = 43.75
PHY-3002 : Step(1211): len = 574514, overlap = 45.5
PHY-3002 : Step(1212): len = 566870, overlap = 52.25
PHY-3002 : Step(1213): len = 561570, overlap = 54.25
PHY-3002 : Step(1214): len = 556258, overlap = 62
PHY-3002 : Step(1215): len = 550019, overlap = 68
PHY-3002 : Step(1216): len = 545912, overlap = 71.75
PHY-3002 : Step(1217): len = 541228, overlap = 77
PHY-3002 : Step(1218): len = 536581, overlap = 73
PHY-3002 : Step(1219): len = 533074, overlap = 78.5
PHY-3002 : Step(1220): len = 529814, overlap = 79.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000382713
PHY-3002 : Step(1221): len = 546782, overlap = 55.25
PHY-3002 : Step(1222): len = 550585, overlap = 58.25
PHY-3002 : Step(1223): len = 554377, overlap = 55.5
PHY-3002 : Step(1224): len = 559853, overlap = 50.75
PHY-3002 : Step(1225): len = 564152, overlap = 45.5
PHY-3002 : Step(1226): len = 568411, overlap = 45.25
PHY-3002 : Step(1227): len = 571857, overlap = 43.5
PHY-3002 : Step(1228): len = 574733, overlap = 44.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000758123
PHY-3002 : Step(1229): len = 586052, overlap = 34
PHY-3002 : Step(1230): len = 590261, overlap = 28.5
PHY-3002 : Step(1231): len = 595237, overlap = 28.75
PHY-3002 : Step(1232): len = 602238, overlap = 26.5
PHY-3002 : Step(1233): len = 606303, overlap = 24.75
PHY-3002 : Step(1234): len = 609643, overlap = 27.25
PHY-3002 : Step(1235): len = 613007, overlap = 25.5
PHY-3002 : Step(1236): len = 616531, overlap = 24.75
PHY-3002 : Step(1237): len = 618827, overlap = 23.75
PHY-3002 : Step(1238): len = 620243, overlap = 23.5
PHY-3002 : Step(1239): len = 623758, overlap = 22.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00151625
PHY-3002 : Step(1240): len = 631760, overlap = 19.25
PHY-3002 : Step(1241): len = 633814, overlap = 17.25
PHY-3002 : Step(1242): len = 636425, overlap = 13.75
PHY-3002 : Step(1243): len = 640291, overlap = 17
PHY-3002 : Step(1244): len = 642666, overlap = 15.25
PHY-3002 : Step(1245): len = 645737, overlap = 14.25
PHY-3002 : Step(1246): len = 648437, overlap = 14
PHY-3002 : Step(1247): len = 649085, overlap = 14
PHY-3002 : Step(1248): len = 651189, overlap = 13.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0029144
PHY-3002 : Step(1249): len = 656867, overlap = 12.5
PHY-3002 : Step(1250): len = 658460, overlap = 10.5
PHY-3002 : Step(1251): len = 660967, overlap = 10.5
PHY-3002 : Step(1252): len = 662856, overlap = 10
PHY-3002 : Step(1253): len = 664772, overlap = 9
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00504301
PHY-3002 : Step(1254): len = 666847, overlap = 9.5
PHY-3002 : Step(1255): len = 669766, overlap = 9
PHY-3002 : Step(1256): len = 671696, overlap = 7.75
PHY-3002 : Step(1257): len = 673139, overlap = 7
PHY-3002 : Step(1258): len = 675170, overlap = 8.25
PHY-3002 : Step(1259): len = 677064, overlap = 8.25
PHY-3002 : Step(1260): len = 677824, overlap = 7.75
PHY-3002 : Step(1261): len = 678999, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  3.333043s wall, 2.593750s user + 2.140625s system = 4.734375s CPU (142.0%)

PHY-3001 : Trial Legalized: Len = 691932
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.50667e+06, over cnt = 352(1%), over = 407, worst = 3
PHY-1002 : len = 1.50793e+06, over cnt = 237(0%), over = 278, worst = 3
PHY-1002 : len = 1.50798e+06, over cnt = 170(0%), over = 200, worst = 3
PHY-1002 : len = 1.5047e+06, over cnt = 106(0%), over = 127, worst = 3
PHY-1002 : len = 1.4982e+06, over cnt = 59(0%), over = 68, worst = 2
PHY-1001 : End global iterations;  1.073546s wall, 1.875000s user + 0.015625s system = 1.890625s CPU (176.1%)

PHY-1001 : Congestion index: top1 = 67.50, top5 = 56.25, top10 = 50.63, top15 = 45.00.
PHY-3001 : End congestion estimation;  1.773762s wall, 2.578125s user + 0.015625s system = 2.593750s CPU (146.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7867 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.537839s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (101.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000551701
PHY-3002 : Step(1262): len = 663434, overlap = 10.25
PHY-3002 : Step(1263): len = 652574, overlap = 10.25
PHY-3002 : Step(1264): len = 643364, overlap = 13
PHY-3002 : Step(1265): len = 635937, overlap = 17
PHY-3002 : Step(1266): len = 629158, overlap = 18.5
PHY-3002 : Step(1267): len = 625249, overlap = 19.75
PHY-3002 : Step(1268): len = 620971, overlap = 19.5
PHY-3002 : Step(1269): len = 617916, overlap = 22.25
PHY-3002 : Step(1270): len = 615304, overlap = 21.75
PHY-3002 : Step(1271): len = 612151, overlap = 26
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.031378s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (99.6%)

PHY-3001 : Legalized: Len = 620084, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.019484s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (160.4%)

PHY-3001 : 9 instances has been re-located, deltaX = 0, deltaY = 7, maxDist = 1.
PHY-3001 : Final: Len = 620356, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.36385e+06, over cnt = 385(1%), over = 459, worst = 3
PHY-1002 : len = 1.36504e+06, over cnt = 261(0%), over = 308, worst = 3
PHY-1002 : len = 1.36302e+06, over cnt = 152(0%), over = 176, worst = 3
PHY-1002 : len = 1.35699e+06, over cnt = 77(0%), over = 90, worst = 3
PHY-1002 : len = 1.34758e+06, over cnt = 31(0%), over = 34, worst = 2
PHY-1001 : End global iterations;  1.044491s wall, 1.796875s user + 0.015625s system = 1.812500s CPU (173.5%)

PHY-1001 : Congestion index: top1 = 66.25, top5 = 56.25, top10 = 49.38, top15 = 45.63.
PHY-1001 : End incremental global routing;  1.703853s wall, 2.468750s user + 0.015625s system = 2.484375s CPU (145.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7867 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.475113s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (98.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.194622s wall, 3.968750s user + 0.031250s system = 4.000000s CPU (125.2%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.36385e+06, over cnt = 385(1%), over = 459, worst = 3
PHY-1002 : len = 1.36504e+06, over cnt = 261(0%), over = 308, worst = 3
PHY-1002 : len = 1.36302e+06, over cnt = 152(0%), over = 176, worst = 3
PHY-1002 : len = 1.35699e+06, over cnt = 77(0%), over = 90, worst = 3
PHY-1002 : len = 1.34758e+06, over cnt = 31(0%), over = 34, worst = 2
PHY-1001 : End global iterations;  0.982268s wall, 1.640625s user + 0.015625s system = 1.656250s CPU (168.6%)

PHY-1001 : Congestion index: top1 = 66.25, top5 = 56.25, top10 = 49.38, top15 = 45.63.
OPT-1001 : End congestion update;  1.637592s wall, 2.296875s user + 0.015625s system = 2.312500s CPU (141.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7867 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.402207s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (112.7%)

OPT-1001 : Start: WNS 1675 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 62 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3659 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3727 instances, 3619 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 622636, Over = 0
PHY-3001 : End spreading;  0.020889s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (224.4%)

PHY-3001 : Final: Len = 622636, Over = 0
PHY-3001 : End incremental legalization;  0.192129s wall, 0.250000s user + 0.031250s system = 0.281250s CPU (146.4%)

OPT-1001 : Iter 1: improved WNS 2519 TNS 0 NUM_FEPS 0 with 12 cells processed and 3000 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 62 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3659 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3727 instances, 3619 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 627800, Over = 0
PHY-3001 : End spreading;  0.017832s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (175.2%)

PHY-3001 : Final: Len = 627800, Over = 0
PHY-3001 : End incremental legalization;  0.197558s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (102.8%)

OPT-1001 : Iter 2: improved WNS 2923 TNS 0 NUM_FEPS 0 with 20 cells processed and 4621 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 62 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3659 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3727 instances, 3619 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 629322, Over = 0
PHY-3001 : End spreading;  0.017065s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (91.6%)

PHY-3001 : Final: Len = 629322, Over = 0
PHY-3001 : End incremental legalization;  0.184003s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (93.4%)

OPT-1001 : Iter 3: improved WNS 3164 TNS 0 NUM_FEPS 0 with 9 cells processed and 1217 slack improved
OPT-1001 : End path based optimization;  9.339946s wall, 10.171875s user + 0.046875s system = 10.218750s CPU (109.4%)

OPT-1001 : End physical optimization;  12.540100s wall, 14.171875s user + 0.078125s system = 14.250000s CPU (113.6%)

RUN-1003 : finish command "place" in  55.441635s wall, 92.062500s user + 10.000000s system = 102.062500s CPU (184.1%)

RUN-1004 : used memory is 1380 MB, reserved memory is 1420 MB, peak memory is 1912 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        74
  #input                   21
  #output                  42
  #inout                   11

Utilization Statistics
#lut                     6871   out of  19600   35.06%
#reg                     1763   out of  19600    8.99%
#le                      6914
  #lut only              5151   out of   6914   74.50%
  #reg only                43   out of   6914    0.62%
  #lut&reg               1720   out of   6914   24.88%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       62   out of    188   32.98%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO        INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
      en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR      OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS        OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]     OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]     OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]     OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]     OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]     OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]     OUTPUT        K11        LVCMOS33           8            NONE       NONE    
  LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD        OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS        OUTPUT        H13        LVCMOS33           8            NONE       NONE    
    LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR        OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]        OUTPUT        F16        LVCMOS33           8            NONE       NONE    
     LED[6]        OUTPUT        E16        LVCMOS33           8            NONE       NONE    
     LED[5]        OUTPUT        E13        LVCMOS33           8            NONE       NONE    
     LED[4]        OUTPUT        C16        LVCMOS33           8            NONE       NONE    
     LED[3]        OUTPUT        C15        LVCMOS33           8            NONE       NONE    
     LED[2]        OUTPUT        B16        LVCMOS33           8            NONE       NONE    
     LED[1]        OUTPUT        B15        LVCMOS33           8            NONE       NONE    
     LED[0]        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz      OUTPUT        H16        LVCMOS33           8            N/A        NONE    
     Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       NONE    
    SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS        OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI       OUTPUT        F14        LVCMOS33           8            NONE       OREG    
     TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep         OUTPUT        H11        LVCMOS33           8            NONE       NONE    
     IO[7]          INOUT         E4        LVCMOS33           8            N/A        NONE    
     IO[6]          INOUT         L7        LVCMOS33           8            N/A        NONE    
     IO[5]          INOUT        H14        LVCMOS33           8            N/A        NONE    
     IO[4]          INOUT         M1        LVCMOS33           8            N/A        NONE    
     IO[3]          INOUT         C8        LVCMOS33           8            N/A        NONE    
     IO[2]          INOUT         R5        LVCMOS33           8            N/A        NONE    
     IO[1]          INOUT        F15        LVCMOS33           8           PULLUP      NONE    
     IO[0]          INOUT        D16        LVCMOS33           8           PULLUP      NONE    
  PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6914  |6715   |156    |1770   |37     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3729 instances
RUN-1001 : 1810 mslices, 1809 lslices, 62 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7913 nets
RUN-1001 : 3175 nets have 2 pins
RUN-1001 : 3375 nets have [3 - 5] pins
RUN-1001 : 794 nets have [6 - 10] pins
RUN-1001 : 293 nets have [11 - 20] pins
RUN-1001 : 273 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.37811e+06, over cnt = 394(1%), over = 469, worst = 3
PHY-1002 : len = 1.37944e+06, over cnt = 271(0%), over = 315, worst = 3
PHY-1002 : len = 1.37274e+06, over cnt = 135(0%), over = 155, worst = 3
PHY-1002 : len = 1.35344e+06, over cnt = 48(0%), over = 53, worst = 2
PHY-1002 : len = 1.33621e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.074823s wall, 1.640625s user + 0.031250s system = 1.671875s CPU (155.5%)

PHY-1001 : Congestion index: top1 = 66.88, top5 = 55.63, top10 = 49.38, top15 = 45.63.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7867 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 27 out of 7913 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7867 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 720 to 6
PHY-1001 : End pin swap;  0.377018s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (99.5%)

PHY-1001 : End global routing;  4.775504s wall, 5.343750s user + 0.031250s system = 5.375000s CPU (112.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 100784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.181322s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (103.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 111344, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.271678s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (97.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 111344, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.007261s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 111344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 2; 0.005509s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (283.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 96% nets.
PHY-1002 : len = 1.1424e+06, over cnt = 777(0%), over = 781, worst = 2
PHY-1001 : End Routed; 27.759741s wall, 47.171875s user + 0.640625s system = 47.812500s CPU (172.2%)

PHY-1001 : Update timing.....
PHY-1001 : 2440/7669(31%) critical/total net(s), WNS -4.656ns, TNS -1042.141ns, False end point 639.
PHY-1001 : End update timing;  1.903006s wall, 1.875000s user + 0.015625s system = 1.890625s CPU (99.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.14823e+06, over cnt = 277(0%), over = 279, worst = 2
PHY-1001 : End DR Iter 1; 1.595000s wall, 2.453125s user + 0.015625s system = 2.468750s CPU (154.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.15108e+06, over cnt = 67(0%), over = 67, worst = 1
PHY-1001 : End DR Iter 2; 1.207525s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (110.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.15233e+06, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 3; 0.388393s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (100.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.15249e+06, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 4; 0.153931s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (111.7%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 1.15262e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 5; 0.234027s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (100.1%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 1.15266e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 6; 0.311804s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (100.2%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 1.15266e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 7; 0.323699s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (96.5%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 1.15266e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 8; 0.412217s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (106.1%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 1.15267e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 1; 0.167147s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (112.2%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 1.15267e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.15267e+06
PHY-1001 : End LB Iter 2; 0.184398s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (101.7%)

PHY-1001 : 2 feed throughs used by 1 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  39.753858s wall, 60.109375s user + 0.843750s system = 60.953125s CPU (153.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  44.934504s wall, 65.906250s user + 0.890625s system = 66.796875s CPU (148.7%)

RUN-1004 : used memory is 1465 MB, reserved memory is 1502 MB, peak memory is 1912 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        74
  #input                   21
  #output                  42
  #inout                   11

Utilization Statistics
#lut                     6872   out of  19600   35.06%
#reg                     1763   out of  19600    8.99%
#le                      6915
  #lut only              5152   out of   6915   74.50%
  #reg only                43   out of   6915    0.62%
  #lut&reg               1720   out of   6915   24.87%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       62   out of    188   32.98%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       7   out of     16   43.75%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO        INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
      en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR      OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS        OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]     OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]     OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]     OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]     OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]     OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]     OUTPUT        K11        LVCMOS33           8            NONE       NONE    
  LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD        OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS        OUTPUT        H13        LVCMOS33           8            NONE       NONE    
    LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR        OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]        OUTPUT        F16        LVCMOS33           8            NONE       NONE    
     LED[6]        OUTPUT        E16        LVCMOS33           8            NONE       NONE    
     LED[5]        OUTPUT        E13        LVCMOS33           8            NONE       NONE    
     LED[4]        OUTPUT        C16        LVCMOS33           8            NONE       NONE    
     LED[3]        OUTPUT        C15        LVCMOS33           8            NONE       NONE    
     LED[2]        OUTPUT        B16        LVCMOS33           8            NONE       NONE    
     LED[1]        OUTPUT        B15        LVCMOS33           8            NONE       NONE    
     LED[0]        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz      OUTPUT        H16        LVCMOS33           8            N/A        NONE    
     Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       NONE    
    SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS        OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI       OUTPUT        F14        LVCMOS33           8            NONE       OREG    
     TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep         OUTPUT        H11        LVCMOS33           8            NONE       NONE    
     IO[7]          INOUT         E4        LVCMOS33           8            N/A        NONE    
     IO[6]          INOUT         L7        LVCMOS33           8            N/A        NONE    
     IO[5]          INOUT        H14        LVCMOS33           8            N/A        NONE    
     IO[4]          INOUT         M1        LVCMOS33           8            N/A        NONE    
     IO[3]          INOUT         C8        LVCMOS33           8            N/A        NONE    
     IO[2]          INOUT         R5        LVCMOS33           8            N/A        NONE    
     IO[1]          INOUT        F15        LVCMOS33           8           PULLUP      NONE    
     IO[0]          INOUT        D16        LVCMOS33           8           PULLUP      NONE    
  PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6915  |6716   |156    |1770   |37     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       3111  
    #2         2       2156  
    #3         3       750   
    #4         4       468   
    #5        5-10     834   
    #6       11-50     503   
    #7       51-100     19   
  Average     3.74           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  3.263360s wall, 3.156250s user + 0.078125s system = 3.234375s CPU (99.1%)

RUN-1004 : used memory is 1466 MB, reserved memory is 1506 MB, peak memory is 1912 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 32, tpin num: 38802, tnet num: 7867, tinst num: 3729, tnode num: 43789, tedge num: 65578.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.349373s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (100.7%)

RUN-1004 : used memory is 1465 MB, reserved memory is 1506 MB, peak memory is 1912 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 7867 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 7 (5 unconstrainted).
TMR-5009 WARNING: No clock constraint on 5 clock net(s): 
	LED_Interface/light_clk
	Pwm_CLK
	QN_REF24MHz_pad
	keyboard/scan_clk
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  2.417070s wall, 2.390625s user + 0.046875s system = 2.437500s CPU (100.8%)

RUN-1004 : used memory is 1829 MB, reserved memory is 1873 MB, peak memory is 1912 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3731
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7913, pip num: 93275
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 2997 valid insts, and 248987 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000" in  13.908281s wall, 95.812500s user + 0.328125s system = 96.140625s CPU (691.2%)

RUN-1004 : used memory is 1923 MB, reserved memory is 1968 MB, peak memory is 2039 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.500066s wall, 1.453125s user + 0.078125s system = 1.531250s CPU (102.1%)

RUN-1004 : used memory is 1999 MB, reserved memory is 2070 MB, peak memory is 2039 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.147614s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (3.9%)

RUN-1004 : used memory is 2030 MB, reserved memory is 2102 MB, peak memory is 2039 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.123030s wall, 1.843750s user + 0.093750s system = 1.937500s CPU (21.2%)

RUN-1004 : used memory is 1988 MB, reserved memory is 2060 MB, peak memory is 2039 MB
GUI-1001 : Download success!
GUI-5004 WARNING: IO[7] has not been assigned location ...
GUI-5004 WARNING: IO[6] has not been assigned location ...
GUI-5004 WARNING: IO[5] has not been assigned location ...
GUI-5004 WARNING: IO[4] has not been assigned location ...
GUI-5004 WARNING: IO[3] has not been assigned location ...
GUI-5004 WARNING: IO[2] has not been assigned location ...
GUI-5004 WARNING: QN_REF24MHz has not been assigned location ...
GUI-5004 WARNING: key[3] has not been assigned location ...
GUI-5004 WARNING: key[2] has not been assigned location ...
GUI-5004 WARNING: key[1] has not been assigned location ...
GUI-5004 WARNING: key[0] has not been assigned location ...
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 92 in ../rtl/CortexM0_SoC.v(132)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 66 in ../rtl/CortexM0_SoC.v(212)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 92 in ../rtl/CortexM0_SoC.v(132)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 66 in ../rtl/CortexM0_SoC.v(212)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(272)
HDL-8007 ERROR: cannot find port 'led_test' on this module in ../rtl/CortexM0_SoC.v(961)
HDL-1007 : 'AHBlite_LCD' is declared here in ../lcd/AHBlite_LCD.v(1)
HDL-5007 WARNING: port 'HRDATA' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(941)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 92 in ../rtl/CortexM0_SoC.v(132)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 66 in ../rtl/CortexM0_SoC.v(212)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 92 in ../rtl/CortexM0_SoC.v(132)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 66 in ../rtl/CortexM0_SoC.v(212)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(272)
HDL-5007 WARNING: port 'HRDATA' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(941)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module key_16 in key_16.v(23)
HDL-1007 : elaborate module bzmusic_ctrl in ../rtl/out/bzmusic_ctrl.v(1)
HDL-1007 : elaborate module addr_cnt in ../rtl/out/addr_cnt.v(2)
HDL-1007 : elaborate module BlockROM1(ADDR_WIDTH=8) in ../rtl/out/BlockROM1.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM1.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(105)
HDL-1007 : elaborate module BlockROM2(ADDR_WIDTH=8) in ../rtl/out/BlockROM2.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM2.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(116)
HDL-1007 : elaborate module BlockROM3(ADDR_WIDTH=8) in ../rtl/out/BlockROM3.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM3.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(127)
HDL-1007 : elaborate module AND in ../rtl/out/AND.v(23)
HDL-1007 : elaborate module tune_decoder in ../rtl/out/tune_decoder.v(1)
HDL-1007 : elaborate module tune_pwm in ../rtl/out/tune_pwm.v(1)
HDL-1007 : elaborate module beat_decoder in ../rtl/out/beat_decoder.v(1)
HDL-1007 : elaborate module beat_cnt in ../rtl/out/beat_cnt.v(1)
HDL-1007 : elaborate module Keyboard in ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v(1)
HDL-1007 : elaborate module PLL in ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in E:/TD/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=4,CLKC0_DIV=6,CLKC1_DIV=50,CLKC2_DIV=75,CLKC3_DIV=50,CLKC4_DIV=48,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=5,CLKC1_CPHASE=49,CLKC2_CPHASE=74,CLKC3_CPHASE=49,CLKC4_CPHASE=47,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/TD/arch/eagle_macro.v(930)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(670)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(727)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_PAJ_IIC in AHBlite_PAJ_IIC.v(1)
HDL-1007 : elaborate module AHBlite_SPI in ../rtl/AHBlite_SPI.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1007 : elaborate module AHBlite_LCD in ../lcd/AHBlite_LCD.v(1)
HDL-1007 : elaborate module LCD_INI in ../lcd/LCD_INI.v(1)
HDL-1007 : elaborate module WriteCtrl in ../lcd/WriteCtrl.v(1)
HDL-1007 : elaborate module AddrIni in ../lcd/AddrIni.v(1)
HDL-1007 : elaborate module BlockROM16 in ../lcd/BlockROM16.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM16.v(10)
HDL-1007 : elaborate module BlockROM9 in ../lcd/BlockROM9.v(1)
HDL-5007 WARNING: entry size 4 at F:/jichuangsai/week_yizhi/lcd/sign.txt:1 does not match memory width 1 in ../lcd/BlockROM9.v(13)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM9.v(10)
HDL-5007 WARNING: net 'HREADYOUT_P4' does not have a driver in ../rtl/CortexM0_SoC.v(405)
HDL-5007 WARNING: net 'HRDATA_P4[31]' does not have a driver in ../rtl/CortexM0_SoC.v(406)
HDL-5007 WARNING: net 'HRESP_P4' does not have a driver in ../rtl/CortexM0_SoC.v(407)
HDL-5007 WARNING: net 'HRDATA_P9[31]' does not have a driver in ../rtl/CortexM0_SoC.v(476)
HDL-5007 WARNING: net 'HRESP_P9' does not have a driver in ../rtl/CortexM0_SoC.v(477)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 7 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  3.029821s wall, 3.046875s user + 0.062500s system = 3.109375s CPU (102.6%)

RUN-1004 : used memory is 1095 MB, reserved memory is 1220 MB, peak memory is 2039 MB
GUI-5004 WARNING: IO[7] has not been assigned location ...
GUI-5004 WARNING: IO[6] has not been assigned location ...
GUI-5004 WARNING: IO[5] has not been assigned location ...
GUI-5004 WARNING: IO[4] has not been assigned location ...
GUI-5004 WARNING: IO[3] has not been assigned location ...
GUI-5004 WARNING: IO[2] has not been assigned location ...
GUI-5004 WARNING: QN_REF24MHz has not been assigned location ...
GUI-5004 WARNING: key[3] has not been assigned location ...
GUI-5004 WARNING: key[2] has not been assigned location ...
GUI-5004 WARNING: key[1] has not been assigned location ...
GUI-5004 WARNING: key[0] has not been assigned location ...
GUI-5004 WARNING: led_test has not been assigned location ...
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map Pull Type on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map OutDelay on pad 0.
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 92 in ../rtl/CortexM0_SoC.v(132)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 66 in ../rtl/CortexM0_SoC.v(212)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(272)
HDL-5007 WARNING: port 'HRDATA' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(941)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module key_16 in key_16.v(23)
HDL-1007 : elaborate module bzmusic_ctrl in ../rtl/out/bzmusic_ctrl.v(1)
HDL-1007 : elaborate module addr_cnt in ../rtl/out/addr_cnt.v(2)
HDL-1007 : elaborate module BlockROM1(ADDR_WIDTH=8) in ../rtl/out/BlockROM1.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM1.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(105)
HDL-1007 : elaborate module BlockROM2(ADDR_WIDTH=8) in ../rtl/out/BlockROM2.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM2.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(116)
HDL-1007 : elaborate module BlockROM3(ADDR_WIDTH=8) in ../rtl/out/BlockROM3.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM3.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(127)
HDL-1007 : elaborate module AND in ../rtl/out/AND.v(23)
HDL-1007 : elaborate module tune_decoder in ../rtl/out/tune_decoder.v(1)
HDL-1007 : elaborate module tune_pwm in ../rtl/out/tune_pwm.v(1)
HDL-1007 : elaborate module beat_decoder in ../rtl/out/beat_decoder.v(1)
HDL-1007 : elaborate module beat_cnt in ../rtl/out/beat_cnt.v(1)
HDL-1007 : elaborate module Keyboard in ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v(1)
HDL-1007 : elaborate module PLL in ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in E:/TD/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=4,CLKC0_DIV=6,CLKC1_DIV=50,CLKC2_DIV=75,CLKC3_DIV=50,CLKC4_DIV=48,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=5,CLKC1_CPHASE=49,CLKC2_CPHASE=74,CLKC3_CPHASE=49,CLKC4_CPHASE=47,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/TD/arch/eagle_macro.v(930)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(670)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(727)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_PAJ_IIC in AHBlite_PAJ_IIC.v(1)
HDL-1007 : elaborate module AHBlite_SPI in ../rtl/AHBlite_SPI.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1007 : elaborate module AHBlite_LCD in ../lcd/AHBlite_LCD.v(1)
HDL-1007 : elaborate module LCD_INI in ../lcd/LCD_INI.v(1)
HDL-1007 : elaborate module WriteCtrl in ../lcd/WriteCtrl.v(1)
HDL-1007 : elaborate module AddrIni in ../lcd/AddrIni.v(1)
HDL-1007 : elaborate module BlockROM16 in ../lcd/BlockROM16.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM16.v(10)
HDL-1007 : elaborate module BlockROM9 in ../lcd/BlockROM9.v(1)
HDL-5007 WARNING: entry size 4 at F:/jichuangsai/week_yizhi/lcd/sign.txt:1 does not match memory width 1 in ../lcd/BlockROM9.v(13)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM9.v(10)
HDL-5007 WARNING: net 'HREADYOUT_P4' does not have a driver in ../rtl/CortexM0_SoC.v(405)
HDL-5007 WARNING: net 'HRDATA_P4[31]' does not have a driver in ../rtl/CortexM0_SoC.v(406)
HDL-5007 WARNING: net 'HRESP_P4' does not have a driver in ../rtl/CortexM0_SoC.v(407)
HDL-5007 WARNING: net 'HRDATA_P9[31]' does not have a driver in ../rtl/CortexM0_SoC.v(476)
HDL-5007 WARNING: net 'HRESP_P9' does not have a driver in ../rtl/CortexM0_SoC.v(477)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 7 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  3.061456s wall, 3.125000s user + 0.078125s system = 3.203125s CPU (104.6%)

RUN-1004 : used memory is 1143 MB, reserved memory is 1273 MB, peak memory is 2039 MB
RUN-1002 : start command "read_adc ../M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[0]   LOCATION = D16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[1]   LOCATION = F15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_BL_CTR   LOCATION = M11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_CS   LOCATION = K12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[0]   LOCATION = J11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[10]   LOCATION = K11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[11]   LOCATION = P16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[12]   LOCATION = M13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[13]   LOCATION = P15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[14]   LOCATION = M15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[15]   LOCATION = L12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[1]   LOCATION = P14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[2]   LOCATION = K15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[3]   LOCATION = L16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[4]   LOCATION = J14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[5]   LOCATION = M16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[6]   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[7]   LOCATION = N16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[8]   LOCATION = L14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[9]   LOCATION = N14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RD   LOCATION = H15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RS   LOCATION = H13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RST   LOCATION = M14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_WR   LOCATION = L13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[1]   LOCATION = B15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SCL   LOCATION = D8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SDA   LOCATION = C7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CLK   LOCATION = D14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CS   LOCATION = E15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_IRQ   LOCATION = H14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MISO   LOCATION = G14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MOSI   LOCATION = F14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = H11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en2   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en3   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[4]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[5]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[6]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[7]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test   LOCATION = B14; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin IO[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
USR-6010 WARNING: ADC constraints: pin key[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AND"
SYN-1012 : SanityCheck: Model "BlockROM1(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM2(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM3(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "LCD_INI"
SYN-1012 : SanityCheck: Model "AddrIni"
SYN-1012 : SanityCheck: Model "BlockROM16"
SYN-1012 : SanityCheck: Model "BlockROM9"
SYN-1012 : SanityCheck: Model "WriteCtrl"
SYN-1012 : SanityCheck: Model "AHBlite_LCD"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_PAJ_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "AHBlite_SPI"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "addr_cnt"
SYN-1012 : SanityCheck: Model "beat_cnt"
SYN-1012 : SanityCheck: Model "beat_decoder"
SYN-1012 : SanityCheck: Model "bzmusic_ctrl"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "Keyboard"
SYN-1012 : SanityCheck: Model "key_16"
SYN-1012 : SanityCheck: Model "tune_decoder"
SYN-1012 : SanityCheck: Model "tune_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1043 : Mark AHBlite_PAJ_IIC as IO macro for instance u36
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 15 instances.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 5 instances.
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AND
SYN-1011 : Flatten model BlockROM1(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM2(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM3(ADDR_WIDTH=8)
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model LCD_INI
SYN-1011 : Flatten model AddrIni
SYN-1011 : Flatten model BlockROM16
SYN-1011 : Flatten model BlockROM9
SYN-1011 : Flatten model WriteCtrl
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model AHBlite_LCD
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_PAJ_IIC
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model AHBlite_SPI
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model addr_cnt
SYN-1011 : Flatten model beat_cnt
SYN-1011 : Flatten model beat_decoder
SYN-1011 : Flatten model bzmusic_ctrl
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model Keyboard
SYN-1011 : Flatten model key_16
SYN-1011 : Flatten model tune_decoder
SYN-1011 : Flatten model tune_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 97 instances.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[0]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[10]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[11]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[12]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[13]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[14]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[15]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[16]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[17]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[18]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[19]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[1]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[20]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[21]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[22]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[23]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[24]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[25]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[26]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[27]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[28]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[29]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[2]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[30]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[31]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[3]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[4]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[5]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[6]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[7]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[8]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[9]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[0]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[10]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[11]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[12]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[13]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[14]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[15]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[16]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[17]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[18]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[19]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[1]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[20]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[21]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[22]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[23]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[24]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[25]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[26]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[27]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[28]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[29]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[2]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[30]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[31]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[3]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[4]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[5]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[6]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[7]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[8]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[9]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P4" in ../rtl/CortexM0_SoC.v(405)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(84)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P4" in ../rtl/CortexM0_SoC.v(407)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(105)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P9" in ../rtl/CortexM0_SoC.v(477)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(105)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 23890/1293 useful/useless nets, 23110/980 useful/useless insts
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 93 onehot mux instances.
SYN-1020 : Optimized 101 distributor mux.
SYN-5043 WARNING: Register "bzmusic_ctrl/state[0]" in ../rtl/out/bzmusic_ctrl.v(11) is described with both an asynchronous reset/set and an initialization value of the opposite polarity.
SYN-1016 : Merged 518 instances.
SYN-1015 : Optimize round 1, 3436 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 23699/98 useful/useless nets, 22968/205 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     bzmusic_ctrl/reg0_b2
SYN-1015 : Optimize round 2, 382 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1032 : 23694/2 useful/useless nets, 22963/0 useful/useless insts
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 130 inv instances.
SYN-1032 : 21033/365 useful/useless nets, 20797/311 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 3883 better
SYN-1014 : Optimize round 2
SYN-1032 : 20051/1 useful/useless nets, 19815/6 useful/useless insts
SYN-1015 : Optimize round 2, 7 better
SYN-1014 : Optimize round 3
SYN-1032 : 20046/0 useful/useless nets, 19810/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  5.322312s wall, 5.281250s user + 0.500000s system = 5.781250s CPU (108.6%)

RUN-1004 : used memory is 1145 MB, reserved memory is 1273 MB, peak memory is 2039 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        75
  #input                   21
  #output                  43
  #inout                   11

Gate Statistics
#Basic gates            20689
  #and                   9751
  #nand                     0
  #or                    2105
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6503
  #bufif1                   3
  #MX21                   590
  #FADD                     0
  #DFF                   1664
  #LATCH                    0
#MACRO_ADD                 26
#MACRO_EQ                 134
#MACRO_MULT                 1
#MACRO_MUX                290

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |19025  |1664   |176    |
|  u_logic |cortexm0ds_logic |18465  |1300   |14     |
+----------------------------------------------------+

RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  2.296012s wall, 2.218750s user + 0.078125s system = 2.296875s CPU (100.0%)

RUN-1004 : used memory is 1160 MB, reserved memory is 1286 MB, peak memory is 2039 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 63 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "BlockROM1/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM2/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM3/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Data/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Flag/ram_mem0"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 21869/3 useful/useless nets, 21256/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 548 instances.
SYN-2501 : Optimize round 1, 1513 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 19 macro adder
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 1 ROM instances
SYN-1019 : Optimized 27 mux instances.
SYN-1016 : Merged 29 instances.
SYN-1032 : 22885/39 useful/useless nets, 22289/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20139/68 useful/useless nets, 19815/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20573/2 useful/useless nets, 20317/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21210/4 useful/useless nets, 20954/4 useful/useless insts
SYN-1032 : 23292/115 useful/useless nets, 22682/109 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 33, tpin num: 72535, tnet num: 23322, tinst num: 22690, tnode num: 100904, tedge num: 112712.
TMR-2508 : Levelizing timing graph completed, there are 281 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.071962s wall, 1.078125s user + 0.015625s system = 1.093750s CPU (102.0%)

RUN-1004 : used memory is 1261 MB, reserved memory is 1388 MB, peak memory is 2039 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 23322 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 705 (3.30), #lev = 12 (4.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 706 (3.26), #lev = 12 (4.36)
SYN-3001 : Logic optimization runtime opt =   0.15 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1679 instances into 718 LUTs, name keeping = 61%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5146 (3.99), #lev = 20 (8.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5166 (3.89), #lev = 18 (7.68)
SYN-3001 : Logic optimization runtime opt =   1.19 sec, map = 5136.88 sec
SYN-3001 : Mapper mapped 18818 instances into 5166 LUTs, name keeping = 32%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        75
  #input                   21
  #output                  43
  #inout                   11

LUT Statistics
#Total_luts              6295
  #lut4                  4143
  #lut5                  1740
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             412

Utilization Statistics
#lut                     6295   out of  19600   32.12%
#reg                     1656   out of  19600    8.45%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       63   out of    188   33.51%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |5883   |412    |1663   |37     |3      |
|  u_logic |cortexm0ds_logic |5166   |173    |1299   |0      |3      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 357 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 102 adder to BLE ...
SYN-4008 : Packed 102 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1299 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  20.393272s wall, 20.328125s user + 0.250000s system = 20.578125s CPU (100.9%)

RUN-1004 : used memory is 1320 MB, reserved memory is 1395 MB, peak memory is 2039 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 3 instances.
RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  2.876283s wall, 2.781250s user + 0.093750s system = 2.875000s CPU (100.0%)

RUN-1004 : used memory is 1327 MB, reserved memory is 1402 MB, peak memory is 2039 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net Pwm_CLK driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net QN_REF24MHz_pad is clkc1 of pll CLK_gen/pll_inst.
SYN-4027 : Net clk is clkc4 of pll CLK_gen/pll_inst.
SYN-4019 : Net System_clk_pad is refclk of pll CLK_gen/pll_inst.
SYN-4020 : Net System_clk_pad is fbclk of pll CLK_gen/pll_inst.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4024 : Net "keyboard/scan_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net Pwm_CLK as clock net
SYN-4025 : Tag rtl::Net QN_REF24MHz_pad as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net clk as clock net
SYN-4025 : Tag rtl::Net keyboard/scan_clk as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
SYN-4015 : Create BUFG instance for clk Net keyboard/scan_clk to drive 5 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7799 instances
RUN-1001 : 5881 luts, 1639 seqs, 101 mslices, 67 lslices, 63 pads, 37 brams, 3 dsps
RUN-1001 : There are total 8320 nets
RUN-1001 : 4247 nets have 2 pins
RUN-1001 : 2996 nets have [3 - 5] pins
RUN-1001 : 658 nets have [6 - 10] pins
RUN-1001 : 227 nets have [11 - 20] pins
RUN-1001 : 177 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7797 instances, 5881 luts, 1639 seqs, 168 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 33, tpin num: 37650, tnet num: 8274, tinst num: 7797, tnode num: 42990, tedge num: 61102.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8274 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.998468s wall, 1.000000s user + 0.031250s system = 1.031250s CPU (103.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.85448e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7797.
PHY-3001 : End clustering;  0.000050s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1272): len = 1.62061e+06, overlap = 90
PHY-3002 : Step(1273): len = 1.43262e+06, overlap = 91.25
PHY-3002 : Step(1274): len = 1.3074e+06, overlap = 96.25
PHY-3002 : Step(1275): len = 1.22221e+06, overlap = 96.9375
PHY-3002 : Step(1276): len = 1.20721e+06, overlap = 94.5313
PHY-3002 : Step(1277): len = 1.19022e+06, overlap = 97.2188
PHY-3002 : Step(1278): len = 1.17449e+06, overlap = 96.4688
PHY-3002 : Step(1279): len = 1.085e+06, overlap = 129.531
PHY-3002 : Step(1280): len = 979769, overlap = 143.375
PHY-3002 : Step(1281): len = 963751, overlap = 148.375
PHY-3002 : Step(1282): len = 952131, overlap = 152
PHY-3002 : Step(1283): len = 936441, overlap = 154.969
PHY-3002 : Step(1284): len = 923372, overlap = 156.344
PHY-3002 : Step(1285): len = 899349, overlap = 162.594
PHY-3002 : Step(1286): len = 867902, overlap = 172.031
PHY-3002 : Step(1287): len = 855332, overlap = 167.875
PHY-3002 : Step(1288): len = 849876, overlap = 169
PHY-3002 : Step(1289): len = 833085, overlap = 174.5
PHY-3002 : Step(1290): len = 822153, overlap = 177.75
PHY-3002 : Step(1291): len = 818629, overlap = 178.094
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.12473e-05
PHY-3002 : Step(1292): len = 835131, overlap = 166.313
PHY-3002 : Step(1293): len = 830355, overlap = 154.5
PHY-3002 : Step(1294): len = 827697, overlap = 153.438
PHY-3002 : Step(1295): len = 822514, overlap = 152.188
PHY-3002 : Step(1296): len = 815841, overlap = 153.906
PHY-3002 : Step(1297): len = 809717, overlap = 154.156
PHY-3002 : Step(1298): len = 804655, overlap = 149.406
PHY-3002 : Step(1299): len = 797955, overlap = 141.531
PHY-3002 : Step(1300): len = 791334, overlap = 143.375
PHY-3002 : Step(1301): len = 785848, overlap = 142.625
PHY-3002 : Step(1302): len = 780900, overlap = 144.406
PHY-3002 : Step(1303): len = 773816, overlap = 142.125
PHY-3002 : Step(1304): len = 767282, overlap = 141.469
PHY-3002 : Step(1305): len = 763148, overlap = 143.781
PHY-3002 : Step(1306): len = 755521, overlap = 145.75
PHY-3002 : Step(1307): len = 745406, overlap = 144.375
PHY-3002 : Step(1308): len = 740723, overlap = 144.281
PHY-3002 : Step(1309): len = 737211, overlap = 144.281
PHY-3002 : Step(1310): len = 715076, overlap = 150.813
PHY-3002 : Step(1311): len = 701804, overlap = 152.531
PHY-3002 : Step(1312): len = 699280, overlap = 152.406
PHY-3002 : Step(1313): len = 693571, overlap = 149.781
PHY-3002 : Step(1314): len = 682767, overlap = 150.906
PHY-3002 : Step(1315): len = 679414, overlap = 146.531
PHY-3002 : Step(1316): len = 676225, overlap = 146.469
PHY-3002 : Step(1317): len = 671389, overlap = 156.531
PHY-3002 : Step(1318): len = 666786, overlap = 157.156
PHY-3002 : Step(1319): len = 660048, overlap = 152.375
PHY-3002 : Step(1320): len = 654002, overlap = 149.375
PHY-3002 : Step(1321): len = 651459, overlap = 148.719
PHY-3002 : Step(1322): len = 644273, overlap = 153.813
PHY-3002 : Step(1323): len = 632404, overlap = 157.438
PHY-3002 : Step(1324): len = 628253, overlap = 153.344
PHY-3002 : Step(1325): len = 626111, overlap = 151.281
PHY-3002 : Step(1326): len = 618017, overlap = 148.531
PHY-3002 : Step(1327): len = 609316, overlap = 157.531
PHY-3002 : Step(1328): len = 606623, overlap = 156
PHY-3002 : Step(1329): len = 603225, overlap = 144.719
PHY-3002 : Step(1330): len = 599854, overlap = 141.938
PHY-3002 : Step(1331): len = 596478, overlap = 143.781
PHY-3002 : Step(1332): len = 586440, overlap = 151.813
PHY-3002 : Step(1333): len = 583329, overlap = 154.125
PHY-3002 : Step(1334): len = 580795, overlap = 149.094
PHY-3002 : Step(1335): len = 578222, overlap = 148.875
PHY-3002 : Step(1336): len = 555454, overlap = 163.156
PHY-3002 : Step(1337): len = 549268, overlap = 162.938
PHY-3002 : Step(1338): len = 546977, overlap = 162.969
PHY-3002 : Step(1339): len = 541484, overlap = 154.719
PHY-3002 : Step(1340): len = 539926, overlap = 159.75
PHY-3002 : Step(1341): len = 537236, overlap = 163.156
PHY-3002 : Step(1342): len = 533377, overlap = 161.125
PHY-3002 : Step(1343): len = 531000, overlap = 165.531
PHY-3002 : Step(1344): len = 527691, overlap = 162.719
PHY-3002 : Step(1345): len = 525917, overlap = 162.125
PHY-3002 : Step(1346): len = 522722, overlap = 161.344
PHY-3002 : Step(1347): len = 519460, overlap = 167.656
PHY-3002 : Step(1348): len = 516269, overlap = 171.281
PHY-3002 : Step(1349): len = 513695, overlap = 167.5
PHY-3002 : Step(1350): len = 509712, overlap = 171.938
PHY-3002 : Step(1351): len = 504398, overlap = 166.75
PHY-3002 : Step(1352): len = 501707, overlap = 162.719
PHY-3002 : Step(1353): len = 499644, overlap = 163.875
PHY-3002 : Step(1354): len = 495815, overlap = 172.125
PHY-3002 : Step(1355): len = 490796, overlap = 173.563
PHY-3002 : Step(1356): len = 487496, overlap = 170.063
PHY-3002 : Step(1357): len = 485739, overlap = 173.5
PHY-3002 : Step(1358): len = 483524, overlap = 176.25
PHY-3002 : Step(1359): len = 478432, overlap = 170.031
PHY-3002 : Step(1360): len = 475779, overlap = 169.469
PHY-3002 : Step(1361): len = 473278, overlap = 169
PHY-3002 : Step(1362): len = 471911, overlap = 171.5
PHY-3002 : Step(1363): len = 468500, overlap = 181.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.24945e-05
PHY-3002 : Step(1364): len = 469835, overlap = 173.344
PHY-3002 : Step(1365): len = 476533, overlap = 174.156
PHY-3002 : Step(1366): len = 484558, overlap = 166.469
PHY-3002 : Step(1367): len = 487681, overlap = 163.781
PHY-3002 : Step(1368): len = 488419, overlap = 165.813
PHY-3002 : Step(1369): len = 489820, overlap = 163.125
PHY-3002 : Step(1370): len = 491841, overlap = 159.313
PHY-3002 : Step(1371): len = 495863, overlap = 156.625
PHY-3002 : Step(1372): len = 500470, overlap = 153.344
PHY-3002 : Step(1373): len = 501583, overlap = 153.969
PHY-3002 : Step(1374): len = 502317, overlap = 145.656
PHY-3002 : Step(1375): len = 508744, overlap = 139
PHY-3002 : Step(1376): len = 511416, overlap = 135.5
PHY-3002 : Step(1377): len = 511180, overlap = 137.313
PHY-3002 : Step(1378): len = 510225, overlap = 135.531
PHY-3002 : Step(1379): len = 508935, overlap = 133.844
PHY-3002 : Step(1380): len = 508761, overlap = 139.969
PHY-3002 : Step(1381): len = 508369, overlap = 142.531
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000164989
PHY-3002 : Step(1382): len = 511570, overlap = 141.625
PHY-3002 : Step(1383): len = 520577, overlap = 126.844
PHY-3002 : Step(1384): len = 524238, overlap = 119.625
PHY-3002 : Step(1385): len = 526892, overlap = 123.219
PHY-3002 : Step(1386): len = 528684, overlap = 127.438
PHY-3002 : Step(1387): len = 531440, overlap = 127.125
PHY-3002 : Step(1388): len = 533635, overlap = 122.75
PHY-3002 : Step(1389): len = 535979, overlap = 117.281
PHY-3002 : Step(1390): len = 542988, overlap = 110.063
PHY-3002 : Step(1391): len = 545591, overlap = 105.625
PHY-3002 : Step(1392): len = 546677, overlap = 118.031
PHY-3002 : Step(1393): len = 547511, overlap = 108.406
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000272048
PHY-3002 : Step(1394): len = 549239, overlap = 111.906
PHY-3002 : Step(1395): len = 554389, overlap = 92.9063
PHY-3002 : Step(1396): len = 559931, overlap = 87.6875
PHY-3002 : Step(1397): len = 562532, overlap = 88.75
PHY-3002 : Step(1398): len = 563602, overlap = 89.1563
PHY-3002 : Step(1399): len = 569600, overlap = 98.375
PHY-3002 : Step(1400): len = 572135, overlap = 96.8438
PHY-3002 : Step(1401): len = 574070, overlap = 89.875
PHY-3002 : Step(1402): len = 574629, overlap = 80.625
PHY-3002 : Step(1403): len = 575501, overlap = 84.5938
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.033956s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (184.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.28825e+06, over cnt = 1632(4%), over = 2412, worst = 7
PHY-1002 : len = 1.29547e+06, over cnt = 1347(3%), over = 1874, worst = 7
PHY-1002 : len = 1.30558e+06, over cnt = 1070(3%), over = 1438, worst = 6
PHY-1002 : len = 1.33036e+06, over cnt = 574(1%), over = 775, worst = 5
PHY-1002 : len = 1.33083e+06, over cnt = 409(1%), over = 569, worst = 5
PHY-1001 : End global iterations;  1.310353s wall, 1.828125s user + 0.031250s system = 1.859375s CPU (141.9%)

PHY-1001 : Congestion index: top1 = 86.25, top5 = 78.13, top10 = 71.88, top15 = 64.38.
PHY-3001 : End congestion estimation;  1.886332s wall, 2.421875s user + 0.046875s system = 2.468750s CPU (130.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8274 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.471704s wall, 0.468750s user + 0.031250s system = 0.500000s CPU (106.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.86322e-05
PHY-3002 : Step(1404): len = 555599, overlap = 64.2188
PHY-3002 : Step(1405): len = 522614, overlap = 91.9375
PHY-3002 : Step(1406): len = 501366, overlap = 112.219
PHY-3002 : Step(1407): len = 482230, overlap = 130.313
PHY-3002 : Step(1408): len = 463855, overlap = 142.594
PHY-3002 : Step(1409): len = 438320, overlap = 165.25
PHY-3002 : Step(1410): len = 422785, overlap = 177.938
PHY-3002 : Step(1411): len = 414823, overlap = 183.625
PHY-3002 : Step(1412): len = 399773, overlap = 198.563
PHY-3002 : Step(1413): len = 389063, overlap = 207.938
PHY-3002 : Step(1414): len = 380520, overlap = 210.969
PHY-3002 : Step(1415): len = 371358, overlap = 213.438
PHY-3002 : Step(1416): len = 365663, overlap = 216.813
PHY-3002 : Step(1417): len = 360735, overlap = 222.969
PHY-3002 : Step(1418): len = 355973, overlap = 230.25
PHY-3002 : Step(1419): len = 353841, overlap = 234
PHY-3002 : Step(1420): len = 352162, overlap = 237.188
PHY-3002 : Step(1421): len = 350602, overlap = 236.188
PHY-3002 : Step(1422): len = 349071, overlap = 232.5
PHY-3002 : Step(1423): len = 349093, overlap = 226.5
PHY-3002 : Step(1424): len = 348185, overlap = 221.094
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.72643e-05
PHY-3002 : Step(1425): len = 358122, overlap = 201.969
PHY-3002 : Step(1426): len = 381361, overlap = 152.844
PHY-3002 : Step(1427): len = 387294, overlap = 141.844
PHY-3002 : Step(1428): len = 392336, overlap = 136.438
PHY-3002 : Step(1429): len = 395880, overlap = 132.938
PHY-3002 : Step(1430): len = 399074, overlap = 131.625
PHY-3002 : Step(1431): len = 402164, overlap = 123.906
PHY-3002 : Step(1432): len = 402861, overlap = 121.531
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000114529
PHY-3002 : Step(1433): len = 417797, overlap = 92
PHY-3002 : Step(1434): len = 433084, overlap = 68.375
PHY-3002 : Step(1435): len = 434221, overlap = 64.75
PHY-3002 : Step(1436): len = 439337, overlap = 61.5938
PHY-3002 : Step(1437): len = 443872, overlap = 58.625
PHY-3002 : Step(1438): len = 446728, overlap = 53.75
PHY-3002 : Step(1439): len = 449268, overlap = 49.5
PHY-3002 : Step(1440): len = 451441, overlap = 45.25
PHY-3002 : Step(1441): len = 450776, overlap = 42.1563
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000229057
PHY-3002 : Step(1442): len = 467537, overlap = 27.125
PHY-3002 : Step(1443): len = 484797, overlap = 21.5938
PHY-3002 : Step(1444): len = 488338, overlap = 18.3438
PHY-3002 : Step(1445): len = 493408, overlap = 17.2813
PHY-3002 : Step(1446): len = 495345, overlap = 14.5625
PHY-3002 : Step(1447): len = 498328, overlap = 14.0938
PHY-3002 : Step(1448): len = 502481, overlap = 13.4688
PHY-3002 : Step(1449): len = 503533, overlap = 11.0938
PHY-3002 : Step(1450): len = 504504, overlap = 10.1875
PHY-3002 : Step(1451): len = 504707, overlap = 8.65625
PHY-3002 : Step(1452): len = 505623, overlap = 10.6563
PHY-3002 : Step(1453): len = 507229, overlap = 10.875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000458114
PHY-3002 : Step(1454): len = 519047, overlap = 7.25
PHY-3002 : Step(1455): len = 529543, overlap = 2.65625
PHY-3002 : Step(1456): len = 536677, overlap = 0.9375
PHY-3002 : Step(1457): len = 543280, overlap = 0.59375
PHY-3002 : Step(1458): len = 545555, overlap = 1.34375
PHY-3002 : Step(1459): len = 548047, overlap = 4.03125
PHY-3002 : Step(1460): len = 548740, overlap = 5.46875
PHY-3002 : Step(1461): len = 548530, overlap = 6.1875
PHY-3002 : Step(1462): len = 548372, overlap = 5.15625
PHY-3002 : Step(1463): len = 548138, overlap = 4.34375
PHY-3002 : Step(1464): len = 548933, overlap = 5.5
PHY-3002 : Step(1465): len = 548687, overlap = 6.53125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000916229
PHY-3002 : Step(1466): len = 557846, overlap = 3.90625
PHY-3002 : Step(1467): len = 565559, overlap = 2.59375
PHY-3002 : Step(1468): len = 570052, overlap = 2.25
PHY-3002 : Step(1469): len = 572214, overlap = 1.28125
PHY-3002 : Step(1470): len = 575844, overlap = 0.375
PHY-3002 : Step(1471): len = 577500, overlap = 0
PHY-3002 : Step(1472): len = 578556, overlap = 0
PHY-3002 : Step(1473): len = 578637, overlap = 0.5625
PHY-3002 : Step(1474): len = 577120, overlap = 0.59375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.32958e+06, over cnt = 663(1%), over = 882, worst = 5
PHY-1002 : len = 1.33408e+06, over cnt = 396(1%), over = 489, worst = 4
PHY-1002 : len = 1.33488e+06, over cnt = 245(0%), over = 305, worst = 4
PHY-1002 : len = 1.33622e+06, over cnt = 142(0%), over = 179, worst = 4
PHY-1002 : len = 1.33298e+06, over cnt = 92(0%), over = 121, worst = 4
PHY-1001 : End global iterations;  0.956355s wall, 1.562500s user + 0.015625s system = 1.578125s CPU (165.0%)

PHY-1001 : Congestion index: top1 = 60.63, top5 = 51.25, top10 = 46.25, top15 = 42.50.
PHY-3001 : End congestion estimation;  1.557090s wall, 2.156250s user + 0.015625s system = 2.171875s CPU (139.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8274 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.482980s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (103.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000655917
PHY-3002 : Step(1475): len = 574728, overlap = 18.375
PHY-3002 : Step(1476): len = 564432, overlap = 15.6875
PHY-3002 : Step(1477): len = 553416, overlap = 11.1563
PHY-3002 : Step(1478): len = 544387, overlap = 14.875
PHY-3002 : Step(1479): len = 535716, overlap = 13.0938
PHY-3002 : Step(1480): len = 527526, overlap = 15.875
PHY-3002 : Step(1481): len = 521506, overlap = 15.6563
PHY-3002 : Step(1482): len = 515235, overlap = 18.5
PHY-3002 : Step(1483): len = 508667, overlap = 16.2813
PHY-3002 : Step(1484): len = 504600, overlap = 18
PHY-3002 : Step(1485): len = 500237, overlap = 17.625
PHY-3002 : Step(1486): len = 496579, overlap = 18.4688
PHY-3002 : Step(1487): len = 492840, overlap = 16.6875
PHY-3002 : Step(1488): len = 489895, overlap = 18.6875
PHY-3002 : Step(1489): len = 487732, overlap = 15.7813
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00131183
PHY-3002 : Step(1490): len = 496996, overlap = 12.1875
PHY-3002 : Step(1491): len = 504426, overlap = 9.78125
PHY-3002 : Step(1492): len = 509632, overlap = 9.5
PHY-3002 : Step(1493): len = 511394, overlap = 8.25
PHY-3002 : Step(1494): len = 513843, overlap = 6.5625
PHY-3002 : Step(1495): len = 516776, overlap = 8.46875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00252984
PHY-3002 : Step(1496): len = 521942, overlap = 7.21875
PHY-3002 : Step(1497): len = 526947, overlap = 6.1875
PHY-3002 : Step(1498): len = 532096, overlap = 4.40625
PHY-3002 : Step(1499): len = 536258, overlap = 3.78125
PHY-3002 : Step(1500): len = 538586, overlap = 2.90625
PHY-3002 : Step(1501): len = 540536, overlap = 4.21875
PHY-3002 : Step(1502): len = 543367, overlap = 4.96875
PHY-3002 : Step(1503): len = 544899, overlap = 4.03125
PHY-3002 : Step(1504): len = 546181, overlap = 3.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00503731
PHY-3002 : Step(1505): len = 548784, overlap = 2.9375
PHY-3002 : Step(1506): len = 551388, overlap = 3.15625
PHY-3002 : Step(1507): len = 554445, overlap = 3.21875
PHY-3002 : Step(1508): len = 557682, overlap = 3.21875
PHY-3002 : Step(1509): len = 559788, overlap = 3.0625
PHY-3002 : Step(1510): len = 561082, overlap = 3.6875
PHY-3002 : Step(1511): len = 565481, overlap = 3.1875
PHY-3002 : Step(1512): len = 567509, overlap = 2.53125
PHY-3002 : Step(1513): len = 568389, overlap = 2.8125
PHY-3002 : Step(1514): len = 569355, overlap = 1.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0094239
PHY-3002 : Step(1515): len = 570547, overlap = 1.5
PHY-3002 : Step(1516): len = 572637, overlap = 1.84375
PHY-3002 : Step(1517): len = 575371, overlap = 2.21875
PHY-3002 : Step(1518): len = 576787, overlap = 1.71875
PHY-3002 : Step(1519): len = 578250, overlap = 1.375
PHY-3002 : Step(1520): len = 581700, overlap = 2.3125
PHY-3002 : Step(1521): len = 583928, overlap = 1.6875
PHY-3002 : Step(1522): len = 584409, overlap = 2.28125
PHY-3002 : Step(1523): len = 584953, overlap = 2.09375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0174438
PHY-3002 : Step(1524): len = 585576, overlap = 2.8125
PHY-3002 : Step(1525): len = 587529, overlap = 2.15625
PHY-3002 : Step(1526): len = 589306, overlap = 3.0625
PHY-3002 : Step(1527): len = 590295, overlap = 3.0625
PHY-3002 : Step(1528): len = 591576, overlap = 2.90625
PHY-3002 : Step(1529): len = 593545, overlap = 2.1875
PHY-3002 : Step(1530): len = 594512, overlap = 2.90625
PHY-3002 : Step(1531): len = 595320, overlap = 1.78125
PHY-3002 : Step(1532): len = 597287, overlap = 2.34375
PHY-3002 : Step(1533): len = 598592, overlap = 1.71875
PHY-3002 : Step(1534): len = 598969, overlap = 2.0625
PHY-3002 : Step(1535): len = 599380, overlap = 2.15625
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 80.25 peak overflow 1.44
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.4089e+06, over cnt = 308(0%), over = 380, worst = 3
PHY-1002 : len = 1.4099e+06, over cnt = 204(0%), over = 250, worst = 3
PHY-1002 : len = 1.40993e+06, over cnt = 145(0%), over = 180, worst = 3
PHY-1002 : len = 1.40777e+06, over cnt = 106(0%), over = 131, worst = 3
PHY-1002 : len = 1.4019e+06, over cnt = 80(0%), over = 104, worst = 3
PHY-1001 : End global iterations;  0.993000s wall, 1.703125s user + 0.000000s system = 1.703125s CPU (171.5%)

PHY-1001 : Congestion index: top1 = 58.75, top5 = 50.63, top10 = 45.00, top15 = 41.88.
PHY-1001 : End incremental global routing;  1.591341s wall, 2.296875s user + 0.000000s system = 2.296875s CPU (144.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8274 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.511039s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (104.0%)

OPT-1001 : 21 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7707 has valid locations, 147 needs to be replaced
PHY-3001 : design contains 7923 instances, 5899 luts, 1747 seqs, 168 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 618309
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.34509e+06, over cnt = 376(1%), over = 467, worst = 4
PHY-1002 : len = 1.34626e+06, over cnt = 240(0%), over = 304, worst = 4
PHY-1002 : len = 1.34466e+06, over cnt = 147(0%), over = 192, worst = 4
PHY-1002 : len = 1.34315e+06, over cnt = 98(0%), over = 136, worst = 4
PHY-1002 : len = 1.33716e+06, over cnt = 75(0%), over = 111, worst = 4
PHY-1001 : End global iterations;  1.028102s wall, 1.718750s user + 0.000000s system = 1.718750s CPU (167.2%)

PHY-1001 : Congestion index: top1 = 58.13, top5 = 50.00, top10 = 45.00, top15 = 41.88.
PHY-3001 : End congestion estimation;  2.348440s wall, 3.046875s user + 0.000000s system = 3.046875s CPU (129.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8400 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.495876s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (110.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1536): len = 617154, overlap = 0
PHY-3002 : Step(1537): len = 617154, overlap = 0
PHY-3002 : Step(1538): len = 616646, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.33831e+06, over cnt = 109(0%), over = 143, worst = 4
PHY-1002 : len = 1.33826e+06, over cnt = 100(0%), over = 134, worst = 4
PHY-1002 : len = 1.33822e+06, over cnt = 80(0%), over = 114, worst = 4
PHY-1002 : len = 1.33819e+06, over cnt = 71(0%), over = 104, worst = 4
PHY-1002 : len = 1.33815e+06, over cnt = 67(0%), over = 100, worst = 4
PHY-1001 : End global iterations;  0.846232s wall, 0.843750s user + 0.015625s system = 0.859375s CPU (101.6%)

PHY-1001 : Congestion index: top1 = 58.13, top5 = 50.00, top10 = 45.00, top15 = 41.25.
PHY-3001 : End congestion estimation;  1.408249s wall, 1.406250s user + 0.015625s system = 1.421875s CPU (101.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8400 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.469787s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (106.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.010645
PHY-3002 : Step(1539): len = 616334, overlap = 2.15625
PHY-3002 : Step(1540): len = 616354, overlap = 2.15625
PHY-3001 : Final: Len = 616354, Over = 2.15625
PHY-3001 : End incremental placement;  5.170608s wall, 5.843750s user + 0.234375s system = 6.078125s CPU (117.6%)

OPT-1001 : End high-fanout net optimization;  7.918271s wall, 9.328125s user + 0.250000s system = 9.578125s CPU (121.0%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.34482e+06, over cnt = 393(1%), over = 460, worst = 3
PHY-1002 : len = 1.34598e+06, over cnt = 267(0%), over = 312, worst = 3
PHY-1002 : len = 1.34574e+06, over cnt = 196(0%), over = 233, worst = 3
PHY-1002 : len = 1.34353e+06, over cnt = 114(0%), over = 140, worst = 3
PHY-1002 : len = 1.34095e+06, over cnt = 96(0%), over = 119, worst = 3
PHY-1001 : End global iterations;  1.112244s wall, 1.937500s user + 0.093750s system = 2.031250s CPU (182.6%)

PHY-1001 : Congestion index: top1 = 58.13, top5 = 50.00, top10 = 45.63, top15 = 41.88.
OPT-1001 : End congestion update;  1.833233s wall, 2.656250s user + 0.093750s system = 2.750000s CPU (150.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8400 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.415633s wall, 0.437500s user + 0.046875s system = 0.484375s CPU (116.5%)

OPT-1001 : Start: WNS 877 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 1743 TNS 0 NUM_FEPS 0 with 10 cells processed and 6732 slack improved
OPT-1001 : Iter 2: improved WNS 2234 TNS 0 NUM_FEPS 0 with 12 cells processed and 4766 slack improved
OPT-1001 : Iter 3: improved WNS 2543 TNS 0 NUM_FEPS 0 with 16 cells processed and 3781 slack improved
OPT-1001 : Iter 4: improved WNS 2743 TNS 0 NUM_FEPS 0 with 19 cells processed and 5072 slack improved
OPT-1001 : Iter 5: improved WNS 2744 TNS 0 NUM_FEPS 0 with 12 cells processed and 2367 slack improved
OPT-1001 : Iter 6: improved WNS 2744 TNS 0 NUM_FEPS 0 with 5 cells processed and 542 slack improved
OPT-1001 : End global optimization;  3.961692s wall, 4.843750s user + 0.203125s system = 5.046875s CPU (127.4%)

OPT-1001 : End physical optimization;  11.890287s wall, 14.187500s user + 0.453125s system = 14.640625s CPU (123.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5899 LUT to BLE ...
SYN-4008 : Packed 5899 LUT and 714 SEQ to BLE.
SYN-4003 : Packing 1033 remaining SEQ's ...
SYN-4005 : Packed 987 SEQ with LUT/SLICE
SYN-4006 : 4203 single LUT's are left
SYN-4006 : 46 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5945/6225 primitive instances ...
PHY-3001 : End packing;  1.224271s wall, 1.203125s user + 0.031250s system = 1.234375s CPU (100.8%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3739 instances
RUN-1001 : 1814 mslices, 1814 lslices, 63 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7917 nets
RUN-1001 : 3181 nets have 2 pins
RUN-1001 : 3366 nets have [3 - 5] pins
RUN-1001 : 800 nets have [6 - 10] pins
RUN-1001 : 298 nets have [11 - 20] pins
RUN-1001 : 269 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 3737 instances, 3628 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : After packing: Len = 637439, Over = 35
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.39761e+06, over cnt = 375(1%), over = 446, worst = 4
PHY-1002 : len = 1.39856e+06, over cnt = 244(0%), over = 290, worst = 4
PHY-1002 : len = 1.39839e+06, over cnt = 142(0%), over = 171, worst = 4
PHY-1002 : len = 1.39482e+06, over cnt = 91(0%), over = 112, worst = 4
PHY-1002 : len = 1.39069e+06, over cnt = 52(0%), over = 65, worst = 4
PHY-1001 : End global iterations;  1.084743s wall, 1.812500s user + 0.046875s system = 1.859375s CPU (171.4%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 51.25, top10 = 46.88, top15 = 41.88.
PHY-3001 : End congestion estimation;  2.974004s wall, 3.687500s user + 0.062500s system = 3.750000s CPU (126.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7871 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.556112s wall, 0.625000s user + 0.062500s system = 0.687500s CPU (123.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000215491
PHY-3002 : Step(1541): len = 618811, overlap = 37.5
PHY-3002 : Step(1542): len = 606049, overlap = 36.75
PHY-3002 : Step(1543): len = 598477, overlap = 44.75
PHY-3002 : Step(1544): len = 590571, overlap = 40
PHY-3002 : Step(1545): len = 583932, overlap = 43.25
PHY-3002 : Step(1546): len = 578202, overlap = 49.5
PHY-3002 : Step(1547): len = 571654, overlap = 50.5
PHY-3002 : Step(1548): len = 566555, overlap = 60.5
PHY-3002 : Step(1549): len = 560002, overlap = 66.25
PHY-3002 : Step(1550): len = 556631, overlap = 71.25
PHY-3002 : Step(1551): len = 551855, overlap = 74.75
PHY-3002 : Step(1552): len = 546414, overlap = 78
PHY-3002 : Step(1553): len = 544520, overlap = 77.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000430982
PHY-3002 : Step(1554): len = 561303, overlap = 62.25
PHY-3002 : Step(1555): len = 564448, overlap = 61.5
PHY-3002 : Step(1556): len = 568290, overlap = 51.25
PHY-3002 : Step(1557): len = 573785, overlap = 48.25
PHY-3002 : Step(1558): len = 578859, overlap = 42.5
PHY-3002 : Step(1559): len = 581713, overlap = 41.75
PHY-3002 : Step(1560): len = 585708, overlap = 37.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000861964
PHY-3002 : Step(1561): len = 595684, overlap = 33.5
PHY-3002 : Step(1562): len = 599705, overlap = 27.25
PHY-3002 : Step(1563): len = 604955, overlap = 27.25
PHY-3002 : Step(1564): len = 611401, overlap = 23.75
PHY-3002 : Step(1565): len = 614509, overlap = 25.75
PHY-3002 : Step(1566): len = 617058, overlap = 24
PHY-3002 : Step(1567): len = 620366, overlap = 22.5
PHY-3002 : Step(1568): len = 622597, overlap = 23.25
PHY-3002 : Step(1569): len = 624534, overlap = 21
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00165787
PHY-3002 : Step(1570): len = 631313, overlap = 21.75
PHY-3002 : Step(1571): len = 634303, overlap = 14.75
PHY-3002 : Step(1572): len = 637376, overlap = 15.25
PHY-3002 : Step(1573): len = 640580, overlap = 12.25
PHY-3002 : Step(1574): len = 644176, overlap = 12.5
PHY-3002 : Step(1575): len = 646324, overlap = 13.25
PHY-3002 : Step(1576): len = 647367, overlap = 12
PHY-3002 : Step(1577): len = 649003, overlap = 10.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00304037
PHY-3002 : Step(1578): len = 651947, overlap = 10.25
PHY-3002 : Step(1579): len = 655561, overlap = 9.25
PHY-3002 : Step(1580): len = 658738, overlap = 7.5
PHY-3002 : Step(1581): len = 660348, overlap = 7.5
PHY-3002 : Step(1582): len = 662604, overlap = 7.75
PHY-3002 : Step(1583): len = 664723, overlap = 7.5
PHY-3002 : Step(1584): len = 666027, overlap = 6.75
PHY-3002 : Step(1585): len = 666692, overlap = 6.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00550852
PHY-3002 : Step(1586): len = 669451, overlap = 7.25
PHY-3002 : Step(1587): len = 671201, overlap = 7.75
PHY-3002 : Step(1588): len = 673139, overlap = 7.5
PHY-3002 : Step(1589): len = 674676, overlap = 8.75
PHY-3002 : Step(1590): len = 676376, overlap = 8.25
PHY-3002 : Step(1591): len = 677944, overlap = 8
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  3.210158s wall, 2.578125s user + 2.343750s system = 4.921875s CPU (153.3%)

PHY-3001 : Trial Legalized: Len = 689511
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.51254e+06, over cnt = 363(1%), over = 427, worst = 3
PHY-1002 : len = 1.51309e+06, over cnt = 260(0%), over = 303, worst = 3
PHY-1002 : len = 1.51298e+06, over cnt = 169(0%), over = 198, worst = 3
PHY-1002 : len = 1.5095e+06, over cnt = 116(0%), over = 138, worst = 3
PHY-1002 : len = 1.50274e+06, over cnt = 90(0%), over = 106, worst = 2
PHY-1001 : End global iterations;  1.149820s wall, 1.765625s user + 0.046875s system = 1.812500s CPU (157.6%)

PHY-1001 : Congestion index: top1 = 66.25, top5 = 55.63, top10 = 49.38, top15 = 44.38.
PHY-3001 : End congestion estimation;  1.841861s wall, 2.437500s user + 0.062500s system = 2.500000s CPU (135.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7871 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.479809s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (107.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000577073
PHY-3002 : Step(1592): len = 661207, overlap = 8
PHY-3002 : Step(1593): len = 651680, overlap = 11
PHY-3002 : Step(1594): len = 642516, overlap = 17.75
PHY-3002 : Step(1595): len = 636205, overlap = 18
PHY-3002 : Step(1596): len = 631076, overlap = 18.25
PHY-3002 : Step(1597): len = 626551, overlap = 20.75
PHY-3002 : Step(1598): len = 622381, overlap = 25.5
PHY-3002 : Step(1599): len = 620253, overlap = 25.25
PHY-3002 : Step(1600): len = 616772, overlap = 27.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.030240s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (51.7%)

PHY-3001 : Legalized: Len = 623854, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.022231s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (140.6%)

PHY-3001 : 10 instances has been re-located, deltaX = 0, deltaY = 5, maxDist = 1.
PHY-3001 : Final: Len = 623881, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.3783e+06, over cnt = 394(1%), over = 460, worst = 3
PHY-1002 : len = 1.37955e+06, over cnt = 271(0%), over = 311, worst = 3
PHY-1002 : len = 1.37765e+06, over cnt = 177(0%), over = 202, worst = 3
PHY-1002 : len = 1.37099e+06, over cnt = 90(0%), over = 100, worst = 3
PHY-1002 : len = 1.36781e+06, over cnt = 61(0%), over = 67, worst = 2
PHY-1001 : End global iterations;  0.979385s wall, 1.625000s user + 0.015625s system = 1.640625s CPU (167.5%)

PHY-1001 : Congestion index: top1 = 66.88, top5 = 56.88, top10 = 49.38, top15 = 45.00.
PHY-1001 : End incremental global routing;  1.592467s wall, 2.218750s user + 0.015625s system = 2.234375s CPU (140.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7871 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.520759s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (108.0%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3666 has valid locations, 11 needs to be replaced
PHY-3001 : design contains 3746 instances, 3637 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 625294
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.37704e+06, over cnt = 390(1%), over = 450, worst = 3
PHY-1002 : len = 1.37818e+06, over cnt = 262(0%), over = 303, worst = 3
PHY-1002 : len = 1.37792e+06, over cnt = 150(0%), over = 173, worst = 3
PHY-1002 : len = 1.36983e+06, over cnt = 64(0%), over = 70, worst = 3
PHY-1002 : len = 1.36897e+06, over cnt = 46(0%), over = 48, worst = 2
PHY-1001 : End global iterations;  1.049464s wall, 1.640625s user + 0.046875s system = 1.687500s CPU (160.8%)

PHY-1001 : Congestion index: top1 = 66.88, top5 = 56.88, top10 = 50.63, top15 = 45.00.
PHY-3001 : End congestion estimation;  2.783989s wall, 3.406250s user + 0.046875s system = 3.453125s CPU (124.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7879 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.508363s wall, 0.531250s user + 0.046875s system = 0.578125s CPU (113.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1601): len = 624953, overlap = 0
PHY-3002 : Step(1602): len = 624953, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.3684e+06, over cnt = 48(0%), over = 50, worst = 2
PHY-1002 : len = 1.36839e+06, over cnt = 47(0%), over = 49, worst = 2
PHY-1002 : len = 1.36835e+06, over cnt = 44(0%), over = 46, worst = 2
PHY-1002 : len = 1.36829e+06, over cnt = 42(0%), over = 44, worst = 2
PHY-1002 : len = 1.36546e+06, over cnt = 28(0%), over = 30, worst = 2
PHY-1001 : End global iterations;  0.618890s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (98.5%)

PHY-1001 : Congestion index: top1 = 66.88, top5 = 56.25, top10 = 49.38, top15 = 45.00.
PHY-3001 : End congestion estimation;  1.167266s wall, 1.140625s user + 0.015625s system = 1.156250s CPU (99.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7879 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.515730s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (103.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000498504
PHY-3002 : Step(1603): len = 624951, overlap = 0.25
PHY-3002 : Step(1604): len = 624951, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006672s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 624929, Over = 0
PHY-3001 : End spreading;  0.018169s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (86.0%)

PHY-3001 : Final: Len = 624929, Over = 0
PHY-3001 : End incremental placement;  5.347486s wall, 6.046875s user + 0.187500s system = 6.234375s CPU (116.6%)

OPT-1001 : End high-fanout net optimization;  8.454490s wall, 9.937500s user + 0.203125s system = 10.140625s CPU (119.9%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.37732e+06, over cnt = 399(1%), over = 464, worst = 2
PHY-1002 : len = 1.37863e+06, over cnt = 272(0%), over = 315, worst = 2
PHY-1002 : len = 1.37802e+06, over cnt = 178(0%), over = 205, worst = 2
PHY-1002 : len = 1.37088e+06, over cnt = 83(0%), over = 91, worst = 2
PHY-1002 : len = 1.36682e+06, over cnt = 55(0%), over = 60, worst = 2
PHY-1001 : End global iterations;  1.077799s wall, 1.796875s user + 0.031250s system = 1.828125s CPU (169.6%)

PHY-1001 : Congestion index: top1 = 66.88, top5 = 56.25, top10 = 50.00, top15 = 45.00.
OPT-1001 : End congestion update;  1.730986s wall, 2.453125s user + 0.046875s system = 2.500000s CPU (144.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7879 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.396227s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (110.4%)

OPT-1001 : Start: WNS 1624 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3677 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3746 instances, 3637 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Initial: Len = 628573, Over = 0
PHY-3001 : End spreading;  0.020502s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (76.2%)

PHY-3001 : Final: Len = 628573, Over = 0
PHY-3001 : End incremental legalization;  0.200816s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (108.9%)

OPT-1001 : Iter 1: improved WNS 2115 TNS 0 NUM_FEPS 0 with 12 cells processed and 3827 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3677 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3746 instances, 3637 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Initial: Len = 630189, Over = 0
PHY-3001 : End spreading;  0.017856s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (87.5%)

PHY-3001 : Final: Len = 630189, Over = 0
PHY-3001 : End incremental legalization;  0.184291s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (152.6%)

OPT-1001 : Iter 2: improved WNS 2602 TNS 0 NUM_FEPS 0 with 9 cells processed and 1339 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3677 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3746 instances, 3637 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Initial: Len = 633011, Over = 0
PHY-3001 : End spreading;  0.017361s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (90.0%)

PHY-3001 : Final: Len = 633011, Over = 0
PHY-3001 : End incremental legalization;  0.191982s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (146.5%)

OPT-1001 : Iter 3: improved WNS 2843 TNS 0 NUM_FEPS 0 with 10 cells processed and 2736 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3677 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3746 instances, 3637 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Initial: Len = 635403, Over = 0
PHY-3001 : End spreading;  0.017767s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (87.9%)

PHY-3001 : Final: Len = 635403, Over = 0
PHY-3001 : End incremental legalization;  0.190500s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (123.0%)

OPT-1001 : Iter 4: improved WNS 2987 TNS 0 NUM_FEPS 0 with 11 cells processed and 2164 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3677 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3746 instances, 3637 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Initial: Len = 638169, Over = 0
PHY-3001 : End spreading;  0.018135s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (86.2%)

PHY-3001 : Final: Len = 638169, Over = 0
PHY-3001 : End incremental legalization;  0.185837s wall, 0.328125s user + 0.062500s system = 0.390625s CPU (210.2%)

OPT-1001 : Iter 5: improved WNS 2987 TNS 0 NUM_FEPS 0 with 16 cells processed and 2200 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3677 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3746 instances, 3637 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Initial: Len = 639749, Over = 0
PHY-3001 : End spreading;  0.018717s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (167.0%)

PHY-3001 : Final: Len = 639749, Over = 0
PHY-3001 : End incremental legalization;  0.201560s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (116.3%)

OPT-1001 : Iter 6: improved WNS 2987 TNS 0 NUM_FEPS 0 with 8 cells processed and 100 slack improved
OPT-1001 : End path based optimization;  17.640778s wall, 18.968750s user + 0.281250s system = 19.250000s CPU (109.1%)

OPT-1001 : End physical optimization;  26.100477s wall, 28.937500s user + 0.484375s system = 29.421875s CPU (112.7%)

RUN-1003 : finish command "place" in  74.412054s wall, 119.562500s user + 12.796875s system = 132.359375s CPU (177.9%)

RUN-1004 : used memory is 1396 MB, reserved memory is 1500 MB, peak memory is 2039 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        75
  #input                   21
  #output                  43
  #inout                   11

Utilization Statistics
#lut                     6887   out of  19600   35.14%
#reg                     1770   out of  19600    9.03%
#le                      6933
  #lut only              5163   out of   6933   74.47%
  #reg only                46   out of   6933    0.66%
  #lut&reg               1724   out of   6933   24.87%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       63   out of    188   33.51%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO        INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
      en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR      OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS        OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]     OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]     OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]     OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]     OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]     OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]     OUTPUT        K11        LVCMOS33           8            NONE       NONE    
  LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD        OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS        OUTPUT        H13        LVCMOS33           8            NONE       NONE    
    LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR        OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]        OUTPUT        F16        LVCMOS33           8            NONE       NONE    
     LED[6]        OUTPUT        E16        LVCMOS33           8            NONE       NONE    
     LED[5]        OUTPUT        E13        LVCMOS33           8            NONE       NONE    
     LED[4]        OUTPUT        C16        LVCMOS33           8            NONE       NONE    
     LED[3]        OUTPUT        C15        LVCMOS33           8            NONE       NONE    
     LED[2]        OUTPUT        B16        LVCMOS33           8            NONE       NONE    
     LED[1]        OUTPUT        B15        LVCMOS33           8            NONE       NONE    
     LED[0]        OUTPUT        H16        LVCMOS33           8            N/A        NONE    
  PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz      OUTPUT         E4        LVCMOS33           8            N/A        NONE    
     Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       NONE    
    SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS        OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI       OUTPUT        F14        LVCMOS33           8            NONE       OREG    
     TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep         OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
     IO[7]          INOUT         K2        LVCMOS33           8            N/A        NONE    
     IO[6]          INOUT        C13        LVCMOS33           8            N/A        NONE    
     IO[5]          INOUT        P13        LVCMOS33           8            N/A        NONE    
     IO[4]          INOUT        E12        LVCMOS33           8            N/A        NONE    
     IO[3]          INOUT        M12        LVCMOS33           8            N/A        NONE    
     IO[2]          INOUT        J13        LVCMOS33           8            N/A        NONE    
     IO[1]          INOUT        F15        LVCMOS33           8           PULLUP      NONE    
     IO[0]          INOUT        D16        LVCMOS33           8           PULLUP      NONE    
  PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6933  |6731   |156    |1777   |37     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3748 instances
RUN-1001 : 1823 mslices, 1814 lslices, 63 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7925 nets
RUN-1001 : 3180 nets have 2 pins
RUN-1001 : 3364 nets have [3 - 5] pins
RUN-1001 : 805 nets have [6 - 10] pins
RUN-1001 : 301 nets have [11 - 20] pins
RUN-1001 : 272 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.4014e+06, over cnt = 414(1%), over = 481, worst = 3
PHY-1002 : len = 1.40254e+06, over cnt = 292(0%), over = 332, worst = 3
PHY-1002 : len = 1.39483e+06, over cnt = 121(0%), over = 132, worst = 3
PHY-1002 : len = 1.38326e+06, over cnt = 47(0%), over = 53, worst = 2
PHY-1002 : len = 1.36323e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.033798s wall, 1.500000s user + 0.031250s system = 1.531250s CPU (148.1%)

PHY-1001 : Congestion index: top1 = 66.25, top5 = 56.25, top10 = 50.00, top15 = 46.88.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7879 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 34 out of 7925 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7879 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 813 to 8
PHY-1001 : End pin swap;  0.420003s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (100.4%)

PHY-1001 : End global routing;  4.424404s wall, 4.921875s user + 0.046875s system = 4.968750s CPU (112.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 101784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.204791s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (99.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 124760, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End Routed; 0.966515s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (101.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 124696, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.010480s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (298.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 124696, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.005349s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (292.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 124696, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.005229s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 124696, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.007017s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (445.3%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 124696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 5; 0.005672s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (550.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 96% nets.
PHY-1002 : len = 1.16262e+06, over cnt = 870(0%), over = 877, worst = 2
PHY-1001 : End Routed; 28.264354s wall, 49.296875s user + 1.015625s system = 50.312500s CPU (178.0%)

PHY-1001 : Update timing.....
PHY-1001 : 2453/7680(31%) critical/total net(s), WNS -4.192ns, TNS -531.458ns, False end point 519.
PHY-1001 : End update timing;  1.984396s wall, 2.000000s user + 0.015625s system = 2.015625s CPU (101.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.16978e+06, over cnt = 338(0%), over = 341, worst = 2
PHY-1001 : End DR Iter 1; 1.953822s wall, 2.484375s user + 0.046875s system = 2.531250s CPU (129.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.17289e+06, over cnt = 78(0%), over = 79, worst = 2
PHY-1001 : End DR Iter 2; 1.093795s wall, 1.312500s user + 0.015625s system = 1.328125s CPU (121.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.17381e+06, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End DR Iter 3; 0.270298s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (98.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.17428e+06, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 4; 0.187159s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (116.9%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 1.17438e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 5; 0.141082s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (99.7%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 1.17438e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 6; 0.187895s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (99.8%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 1.17438e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 7; 0.286278s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (114.6%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 1.17434e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 1; 0.160321s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (97.5%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 1.17434e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.17434e+06
PHY-1001 : End LB Iter 2; 0.180599s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (95.2%)

PHY-1001 : 2 feed throughs used by 2 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  40.654520s wall, 62.531250s user + 1.250000s system = 63.781250s CPU (156.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  45.528085s wall, 67.921875s user + 1.296875s system = 69.218750s CPU (152.0%)

RUN-1004 : used memory is 1486 MB, reserved memory is 1595 MB, peak memory is 2039 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        75
  #input                   21
  #output                  43
  #inout                   11

Utilization Statistics
#lut                     6888   out of  19600   35.14%
#reg                     1770   out of  19600    9.03%
#le                      6934
  #lut only              5164   out of   6934   74.47%
  #reg only                46   out of   6934    0.66%
  #lut&reg               1724   out of   6934   24.86%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       63   out of    188   33.51%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       7   out of     16   43.75%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO        INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
      en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR      OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS        OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]     OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]     OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]     OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]     OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]     OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]     OUTPUT        K11        LVCMOS33           8            NONE       NONE    
  LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD        OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS        OUTPUT        H13        LVCMOS33           8            NONE       NONE    
    LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR        OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]        OUTPUT        F16        LVCMOS33           8            NONE       NONE    
     LED[6]        OUTPUT        E16        LVCMOS33           8            NONE       NONE    
     LED[5]        OUTPUT        E13        LVCMOS33           8            NONE       NONE    
     LED[4]        OUTPUT        C16        LVCMOS33           8            NONE       NONE    
     LED[3]        OUTPUT        C15        LVCMOS33           8            NONE       NONE    
     LED[2]        OUTPUT        B16        LVCMOS33           8            NONE       NONE    
     LED[1]        OUTPUT        B15        LVCMOS33           8            NONE       NONE    
     LED[0]        OUTPUT        H16        LVCMOS33           8            N/A        NONE    
  PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz      OUTPUT         E4        LVCMOS33           8            N/A        NONE    
     Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       NONE    
    SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS        OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI       OUTPUT        F14        LVCMOS33           8            NONE       OREG    
     TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep         OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
     IO[7]          INOUT         K2        LVCMOS33           8            N/A        NONE    
     IO[6]          INOUT        C13        LVCMOS33           8            N/A        NONE    
     IO[5]          INOUT        P13        LVCMOS33           8            N/A        NONE    
     IO[4]          INOUT        E12        LVCMOS33           8            N/A        NONE    
     IO[3]          INOUT        M12        LVCMOS33           8            N/A        NONE    
     IO[2]          INOUT        J13        LVCMOS33           8            N/A        NONE    
     IO[1]          INOUT        F15        LVCMOS33           8           PULLUP      NONE    
     IO[0]          INOUT        D16        LVCMOS33           8           PULLUP      NONE    
  PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6934  |6732   |156    |1777   |37     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       3115  
    #2         2       2148  
    #3         3       754   
    #4         4       461   
    #5        5-10     850   
    #6       11-50     510   
    #7       51-100     14   
  Average     3.74           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  3.511928s wall, 3.484375s user + 0.125000s system = 3.609375s CPU (102.8%)

RUN-1004 : used memory is 1485 MB, reserved memory is 1594 MB, peak memory is 2039 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 33, tpin num: 38886, tnet num: 7879, tinst num: 3748, tnode num: 43895, tedge num: 65694.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.341965s wall, 1.343750s user + 0.015625s system = 1.359375s CPU (101.3%)

RUN-1004 : used memory is 1490 MB, reserved memory is 1594 MB, peak memory is 2039 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 7879 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 7 (5 unconstrainted).
TMR-5009 WARNING: No clock constraint on 5 clock net(s): 
	LED_Interface/light_clk
	Pwm_CLK
	QN_REF24MHz_pad
	keyboard/scan_clk
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  2.331344s wall, 2.343750s user + 0.046875s system = 2.390625s CPU (102.5%)

RUN-1004 : used memory is 1817 MB, reserved memory is 1919 MB, peak memory is 2039 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3750
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7925, pip num: 94119
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 3000 valid insts, and 250642 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000" in  13.044662s wall, 94.796875s user + 0.093750s system = 94.890625s CPU (727.4%)

RUN-1004 : used memory is 1912 MB, reserved memory is 2015 MB, peak memory is 2039 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.474073s wall, 1.453125s user + 0.031250s system = 1.484375s CPU (100.7%)

RUN-1004 : used memory is 2021 MB, reserved memory is 2128 MB, peak memory is 2039 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.256490s wall, 0.156250s user + 0.093750s system = 0.250000s CPU (3.4%)

RUN-1004 : used memory is 2052 MB, reserved memory is 2160 MB, peak memory is 2052 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.220320s wall, 1.718750s user + 0.125000s system = 1.843750s CPU (20.0%)

RUN-1004 : used memory is 2010 MB, reserved memory is 2118 MB, peak memory is 2052 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 92 in ../rtl/CortexM0_SoC.v(132)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 66 in ../rtl/CortexM0_SoC.v(212)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 92 in ../rtl/CortexM0_SoC.v(132)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 66 in ../rtl/CortexM0_SoC.v(212)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(272)
HDL-5007 WARNING: port 'HRDATA' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(941)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module key_16 in key_16.v(23)
HDL-1007 : elaborate module bzmusic_ctrl in ../rtl/out/bzmusic_ctrl.v(1)
HDL-1007 : elaborate module addr_cnt in ../rtl/out/addr_cnt.v(2)
HDL-1007 : elaborate module BlockROM1(ADDR_WIDTH=8) in ../rtl/out/BlockROM1.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM1.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(105)
HDL-1007 : elaborate module BlockROM2(ADDR_WIDTH=8) in ../rtl/out/BlockROM2.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM2.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(116)
HDL-1007 : elaborate module BlockROM3(ADDR_WIDTH=8) in ../rtl/out/BlockROM3.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM3.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(127)
HDL-1007 : elaborate module AND in ../rtl/out/AND.v(23)
HDL-1007 : elaborate module tune_decoder in ../rtl/out/tune_decoder.v(1)
HDL-1007 : elaborate module tune_pwm in ../rtl/out/tune_pwm.v(1)
HDL-1007 : elaborate module beat_decoder in ../rtl/out/beat_decoder.v(1)
HDL-1007 : elaborate module beat_cnt in ../rtl/out/beat_cnt.v(1)
HDL-1007 : elaborate module Keyboard in ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v(1)
HDL-1007 : elaborate module PLL in ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in E:/TD/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=4,CLKC0_DIV=6,CLKC1_DIV=50,CLKC2_DIV=75,CLKC3_DIV=50,CLKC4_DIV=48,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=5,CLKC1_CPHASE=49,CLKC2_CPHASE=74,CLKC3_CPHASE=49,CLKC4_CPHASE=47,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/TD/arch/eagle_macro.v(930)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(670)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(727)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_PAJ_IIC in AHBlite_PAJ_IIC.v(1)
HDL-1007 : elaborate module AHBlite_SPI in ../rtl/AHBlite_SPI.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1007 : elaborate module AHBlite_LCD in ../lcd/AHBlite_LCD.v(1)
HDL-1007 : elaborate module LCD_INI in ../lcd/LCD_INI.v(1)
HDL-1007 : elaborate module WriteCtrl in ../lcd/WriteCtrl.v(1)
HDL-1007 : elaborate module AddrIni in ../lcd/AddrIni.v(1)
HDL-1007 : elaborate module BlockROM16 in ../lcd/BlockROM16.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM16.v(10)
HDL-1007 : elaborate module BlockROM9 in ../lcd/BlockROM9.v(1)
HDL-5007 WARNING: entry size 4 at F:/jichuangsai/week_yizhi/lcd/sign.txt:1 does not match memory width 1 in ../lcd/BlockROM9.v(13)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM9.v(10)
HDL-5007 WARNING: net 'HREADYOUT_P4' does not have a driver in ../rtl/CortexM0_SoC.v(405)
HDL-5007 WARNING: net 'HRDATA_P4[31]' does not have a driver in ../rtl/CortexM0_SoC.v(406)
HDL-5007 WARNING: net 'HRESP_P4' does not have a driver in ../rtl/CortexM0_SoC.v(407)
HDL-5007 WARNING: net 'HRDATA_P9[31]' does not have a driver in ../rtl/CortexM0_SoC.v(476)
HDL-5007 WARNING: net 'HRESP_P9' does not have a driver in ../rtl/CortexM0_SoC.v(477)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 7 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  3.271018s wall, 3.312500s user + 0.109375s system = 3.421875s CPU (104.6%)

RUN-1004 : used memory is 1157 MB, reserved memory is 1281 MB, peak memory is 2052 MB
RUN-1002 : start command "read_adc ../M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[0]   LOCATION = D16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[1]   LOCATION = F15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_BL_CTR   LOCATION = M11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_CS   LOCATION = K12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[0]   LOCATION = J11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[10]   LOCATION = K11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[11]   LOCATION = P16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[12]   LOCATION = M13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[13]   LOCATION = P15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[14]   LOCATION = M15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[15]   LOCATION = L12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[1]   LOCATION = P14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[2]   LOCATION = K15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[3]   LOCATION = L16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[4]   LOCATION = J14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[5]   LOCATION = M16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[6]   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[7]   LOCATION = N16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[8]   LOCATION = L14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[9]   LOCATION = N14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RD   LOCATION = H15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RS   LOCATION = H13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RST   LOCATION = M14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_WR   LOCATION = L13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[1]   LOCATION = B15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SCL   LOCATION = D8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SDA   LOCATION = C7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CLK   LOCATION = D14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CS   LOCATION = E15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_IRQ   LOCATION = H14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MISO   LOCATION = G14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MOSI   LOCATION = F14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = H11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en2   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en3   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[4]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[5]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[6]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[7]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test   LOCATION = B14; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin IO[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
USR-6010 WARNING: ADC constraints: pin key[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AND"
SYN-1012 : SanityCheck: Model "BlockROM1(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM2(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM3(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "LCD_INI"
SYN-1012 : SanityCheck: Model "AddrIni"
SYN-1012 : SanityCheck: Model "BlockROM16"
SYN-1012 : SanityCheck: Model "BlockROM9"
SYN-1012 : SanityCheck: Model "WriteCtrl"
SYN-1012 : SanityCheck: Model "AHBlite_LCD"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_PAJ_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "AHBlite_SPI"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "addr_cnt"
SYN-1012 : SanityCheck: Model "beat_cnt"
SYN-1012 : SanityCheck: Model "beat_decoder"
SYN-1012 : SanityCheck: Model "bzmusic_ctrl"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "Keyboard"
SYN-1012 : SanityCheck: Model "key_16"
SYN-1012 : SanityCheck: Model "tune_decoder"
SYN-1012 : SanityCheck: Model "tune_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1043 : Mark AHBlite_PAJ_IIC as IO macro for instance u36
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 15 instances.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 5 instances.
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AND
SYN-1011 : Flatten model BlockROM1(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM2(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM3(ADDR_WIDTH=8)
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model LCD_INI
SYN-1011 : Flatten model AddrIni
SYN-1011 : Flatten model BlockROM16
SYN-1011 : Flatten model BlockROM9
SYN-1011 : Flatten model WriteCtrl
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model AHBlite_LCD
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_PAJ_IIC
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model AHBlite_SPI
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model addr_cnt
SYN-1011 : Flatten model beat_cnt
SYN-1011 : Flatten model beat_decoder
SYN-1011 : Flatten model bzmusic_ctrl
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model Keyboard
SYN-1011 : Flatten model key_16
SYN-1011 : Flatten model tune_decoder
SYN-1011 : Flatten model tune_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 97 instances.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[0]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[10]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[11]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[12]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[13]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[14]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[15]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[16]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[17]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[18]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[19]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[1]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[20]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[21]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[22]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[23]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[24]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[25]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[26]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[27]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[28]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[29]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[2]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[30]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[31]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[3]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[4]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[5]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[6]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[7]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[8]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[9]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[0]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[10]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[11]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[12]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[13]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[14]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[15]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[16]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[17]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[18]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[19]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[1]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[20]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[21]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[22]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[23]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[24]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[25]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[26]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[27]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[28]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[29]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[2]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[30]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[31]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[3]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[4]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[5]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[6]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[7]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[8]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[9]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P4" in ../rtl/CortexM0_SoC.v(405)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(84)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P4" in ../rtl/CortexM0_SoC.v(407)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(105)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P9" in ../rtl/CortexM0_SoC.v(477)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(105)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 23893/1293 useful/useless nets, 23113/980 useful/useless insts
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 93 onehot mux instances.
SYN-1020 : Optimized 102 distributor mux.
SYN-5043 WARNING: Register "bzmusic_ctrl/state[0]" in ../rtl/out/bzmusic_ctrl.v(11) is described with both an asynchronous reset/set and an initialization value of the opposite polarity.
SYN-1016 : Merged 519 instances.
SYN-1015 : Optimize round 1, 3439 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 23701/98 useful/useless nets, 22970/206 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     bzmusic_ctrl/reg0_b2
SYN-1015 : Optimize round 2, 384 better
SYN-1014 : Optimize round 3
SYN-1032 : 23696/0 useful/useless nets, 22965/1 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 3, 5 better
SYN-1014 : Optimize round 4
SYN-1032 : 23694/2 useful/useless nets, 22963/0 useful/useless insts
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 130 inv instances.
SYN-1032 : 21033/365 useful/useless nets, 20797/311 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 3883 better
SYN-1014 : Optimize round 2
SYN-1032 : 20051/1 useful/useless nets, 19815/6 useful/useless insts
SYN-1015 : Optimize round 2, 7 better
SYN-1014 : Optimize round 3
SYN-1032 : 20046/0 useful/useless nets, 19810/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  5.686906s wall, 5.578125s user + 0.390625s system = 5.968750s CPU (105.0%)

RUN-1004 : used memory is 1162 MB, reserved memory is 1286 MB, peak memory is 2052 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        75
  #input                   21
  #output                  43
  #inout                   11

Gate Statistics
#Basic gates            20689
  #and                   9751
  #nand                     0
  #or                    2105
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6503
  #bufif1                   3
  #MX21                   590
  #FADD                     0
  #DFF                   1664
  #LATCH                    0
#MACRO_ADD                 26
#MACRO_EQ                 134
#MACRO_MULT                 1
#MACRO_MUX                290

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |19025  |1664   |176    |
|  u_logic |cortexm0ds_logic |18465  |1300   |14     |
+----------------------------------------------------+

RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  2.184444s wall, 2.156250s user + 0.062500s system = 2.218750s CPU (101.6%)

RUN-1004 : used memory is 1171 MB, reserved memory is 1294 MB, peak memory is 2052 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 63 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "BlockROM1/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM2/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM3/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Data/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Flag/ram_mem0"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 21869/3 useful/useless nets, 21256/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 548 instances.
SYN-2501 : Optimize round 1, 1513 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 19 macro adder
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 1 ROM instances
SYN-1019 : Optimized 27 mux instances.
SYN-1016 : Merged 29 instances.
SYN-1032 : 22885/39 useful/useless nets, 22289/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20139/68 useful/useless nets, 19815/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20573/2 useful/useless nets, 20317/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21210/4 useful/useless nets, 20954/4 useful/useless insts
SYN-1032 : 23292/115 useful/useless nets, 22682/109 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 33, tpin num: 72535, tnet num: 23322, tinst num: 22690, tnode num: 100904, tedge num: 112712.
TMR-2508 : Levelizing timing graph completed, there are 281 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.050992s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (102.6%)

RUN-1004 : used memory is 1272 MB, reserved memory is 1411 MB, peak memory is 2052 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 23322 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 705 (3.30), #lev = 12 (4.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 706 (3.26), #lev = 12 (4.36)
SYN-3001 : Logic optimization runtime opt =   0.15 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1679 instances into 718 LUTs, name keeping = 61%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5146 (3.99), #lev = 20 (8.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5166 (3.89), #lev = 18 (7.68)
SYN-3001 : Logic optimization runtime opt =   1.21 sec, map = 5632.54 sec
SYN-3001 : Mapper mapped 18818 instances into 5166 LUTs, name keeping = 32%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        75
  #input                   21
  #output                  43
  #inout                   11

LUT Statistics
#Total_luts              6295
  #lut4                  4143
  #lut5                  1740
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             412

Utilization Statistics
#lut                     6295   out of  19600   32.12%
#reg                     1656   out of  19600    8.45%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       63   out of    188   33.51%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |5883   |412    |1663   |37     |3      |
|  u_logic |cortexm0ds_logic |5166   |173    |1299   |0      |3      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 357 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 102 adder to BLE ...
SYN-4008 : Packed 102 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1299 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  21.080759s wall, 21.359375s user + 0.343750s system = 21.703125s CPU (103.0%)

RUN-1004 : used memory is 1457 MB, reserved memory is 1602 MB, peak memory is 2052 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 3 instances.
RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  2.748941s wall, 2.734375s user + 0.031250s system = 2.765625s CPU (100.6%)

RUN-1004 : used memory is 1458 MB, reserved memory is 1602 MB, peak memory is 2052 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net Pwm_CLK driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net QN_REF24MHz_pad is clkc1 of pll CLK_gen/pll_inst.
SYN-4027 : Net clk is clkc4 of pll CLK_gen/pll_inst.
SYN-4019 : Net System_clk_pad is refclk of pll CLK_gen/pll_inst.
SYN-4020 : Net System_clk_pad is fbclk of pll CLK_gen/pll_inst.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4024 : Net "keyboard/scan_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net Pwm_CLK as clock net
SYN-4025 : Tag rtl::Net QN_REF24MHz_pad as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net clk as clock net
SYN-4025 : Tag rtl::Net keyboard/scan_clk as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
SYN-4015 : Create BUFG instance for clk Net keyboard/scan_clk to drive 5 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7799 instances
RUN-1001 : 5881 luts, 1639 seqs, 101 mslices, 67 lslices, 63 pads, 37 brams, 3 dsps
RUN-1001 : There are total 8320 nets
RUN-1001 : 4247 nets have 2 pins
RUN-1001 : 2996 nets have [3 - 5] pins
RUN-1001 : 658 nets have [6 - 10] pins
RUN-1001 : 227 nets have [11 - 20] pins
RUN-1001 : 177 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7797 instances, 5881 luts, 1639 seqs, 168 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 33, tpin num: 37650, tnet num: 8274, tinst num: 7797, tnode num: 42990, tedge num: 61102.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8274 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.272435s wall, 1.421875s user + 0.046875s system = 1.468750s CPU (115.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.85511e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7797.
PHY-3001 : End clustering;  0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1605): len = 1.62123e+06, overlap = 90
PHY-3002 : Step(1606): len = 1.43321e+06, overlap = 91.25
PHY-3002 : Step(1607): len = 1.30797e+06, overlap = 96.25
PHY-3002 : Step(1608): len = 1.22278e+06, overlap = 96.8125
PHY-3002 : Step(1609): len = 1.20778e+06, overlap = 94.5313
PHY-3002 : Step(1610): len = 1.19079e+06, overlap = 97.2188
PHY-3002 : Step(1611): len = 1.17505e+06, overlap = 96.4688
PHY-3002 : Step(1612): len = 1.08552e+06, overlap = 129.531
PHY-3002 : Step(1613): len = 980248, overlap = 143.469
PHY-3002 : Step(1614): len = 964235, overlap = 148.188
PHY-3002 : Step(1615): len = 952612, overlap = 152.063
PHY-3002 : Step(1616): len = 936920, overlap = 155.125
PHY-3002 : Step(1617): len = 923847, overlap = 156.25
PHY-3002 : Step(1618): len = 899812, overlap = 162.594
PHY-3002 : Step(1619): len = 868399, overlap = 171.813
PHY-3002 : Step(1620): len = 855783, overlap = 167.969
PHY-3002 : Step(1621): len = 850329, overlap = 169
PHY-3002 : Step(1622): len = 833626, overlap = 174.375
PHY-3002 : Step(1623): len = 822504, overlap = 177.813
PHY-3002 : Step(1624): len = 818499, overlap = 178.594
PHY-3002 : Step(1625): len = 793132, overlap = 187.094
PHY-3002 : Step(1626): len = 780116, overlap = 193.156
PHY-3002 : Step(1627): len = 776998, overlap = 195.344
PHY-3002 : Step(1628): len = 759763, overlap = 208.938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.02035e-05
PHY-3002 : Step(1629): len = 769194, overlap = 200.313
PHY-3002 : Step(1630): len = 768249, overlap = 192.406
PHY-3002 : Step(1631): len = 763721, overlap = 185.781
PHY-3002 : Step(1632): len = 762006, overlap = 183.844
PHY-3002 : Step(1633): len = 756234, overlap = 188.063
PHY-3002 : Step(1634): len = 752294, overlap = 187
PHY-3002 : Step(1635): len = 747067, overlap = 180
PHY-3002 : Step(1636): len = 742038, overlap = 177.281
PHY-3002 : Step(1637): len = 738423, overlap = 173.469
PHY-3002 : Step(1638): len = 732998, overlap = 166.125
PHY-3002 : Step(1639): len = 727284, overlap = 169.313
PHY-3002 : Step(1640): len = 723952, overlap = 169.656
PHY-3002 : Step(1641): len = 718572, overlap = 169.25
PHY-3002 : Step(1642): len = 710705, overlap = 172.594
PHY-3002 : Step(1643): len = 706115, overlap = 169.094
PHY-3002 : Step(1644): len = 702952, overlap = 169.156
PHY-3002 : Step(1645): len = 690929, overlap = 162.344
PHY-3002 : Step(1646): len = 681064, overlap = 165.781
PHY-3002 : Step(1647): len = 678436, overlap = 165.844
PHY-3002 : Step(1648): len = 674651, overlap = 163.781
PHY-3002 : Step(1649): len = 666970, overlap = 169.313
PHY-3002 : Step(1650): len = 659912, overlap = 167.625
PHY-3002 : Step(1651): len = 656923, overlap = 164.781
PHY-3002 : Step(1652): len = 653278, overlap = 162.094
PHY-3002 : Step(1653): len = 645861, overlap = 159.281
PHY-3002 : Step(1654): len = 640760, overlap = 161.5
PHY-3002 : Step(1655): len = 637502, overlap = 160.375
PHY-3002 : Step(1656): len = 634528, overlap = 159.719
PHY-3002 : Step(1657): len = 630012, overlap = 161.719
PHY-3002 : Step(1658): len = 623325, overlap = 157.688
PHY-3002 : Step(1659): len = 619071, overlap = 161.344
PHY-3002 : Step(1660): len = 615456, overlap = 160.656
PHY-3002 : Step(1661): len = 611820, overlap = 155.844
PHY-3002 : Step(1662): len = 604979, overlap = 153.281
PHY-3002 : Step(1663): len = 597983, overlap = 153.031
PHY-3002 : Step(1664): len = 594870, overlap = 152.594
PHY-3002 : Step(1665): len = 592876, overlap = 152.531
PHY-3002 : Step(1666): len = 579454, overlap = 155.5
PHY-3002 : Step(1667): len = 571550, overlap = 163.906
PHY-3002 : Step(1668): len = 568431, overlap = 161.375
PHY-3002 : Step(1669): len = 565519, overlap = 156.938
PHY-3002 : Step(1670): len = 562961, overlap = 156.875
PHY-3002 : Step(1671): len = 559093, overlap = 152.031
PHY-3002 : Step(1672): len = 553184, overlap = 160.656
PHY-3002 : Step(1673): len = 549526, overlap = 164
PHY-3002 : Step(1674): len = 547521, overlap = 161.813
PHY-3002 : Step(1675): len = 537537, overlap = 166.438
PHY-3002 : Step(1676): len = 533722, overlap = 168.094
PHY-3002 : Step(1677): len = 528974, overlap = 166.938
PHY-3002 : Step(1678): len = 527271, overlap = 167.563
PHY-3002 : Step(1679): len = 523964, overlap = 164.469
PHY-3002 : Step(1680): len = 520432, overlap = 165.875
PHY-3002 : Step(1681): len = 517413, overlap = 164.5
PHY-3002 : Step(1682): len = 515325, overlap = 167.5
PHY-3002 : Step(1683): len = 511490, overlap = 171.969
PHY-3002 : Step(1684): len = 508836, overlap = 172.469
PHY-3002 : Step(1685): len = 506065, overlap = 175.875
PHY-3002 : Step(1686): len = 504175, overlap = 174.625
PHY-3002 : Step(1687): len = 499288, overlap = 178.594
PHY-3002 : Step(1688): len = 495174, overlap = 178.219
PHY-3002 : Step(1689): len = 492226, overlap = 172.344
PHY-3002 : Step(1690): len = 489801, overlap = 176.156
PHY-3002 : Step(1691): len = 485966, overlap = 178.313
PHY-3002 : Step(1692): len = 483281, overlap = 177.563
PHY-3002 : Step(1693): len = 480743, overlap = 175.813
PHY-3002 : Step(1694): len = 478124, overlap = 177.563
PHY-3002 : Step(1695): len = 472629, overlap = 171.25
PHY-3002 : Step(1696): len = 469759, overlap = 176
PHY-3002 : Step(1697): len = 468528, overlap = 175.031
PHY-3002 : Step(1698): len = 463687, overlap = 172.656
PHY-3002 : Step(1699): len = 462277, overlap = 174
PHY-3002 : Step(1700): len = 460033, overlap = 181.719
PHY-3002 : Step(1701): len = 458915, overlap = 177.094
PHY-3002 : Step(1702): len = 456233, overlap = 182.906
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.04069e-05
PHY-3002 : Step(1703): len = 457845, overlap = 173.938
PHY-3002 : Step(1704): len = 463592, overlap = 180.5
PHY-3002 : Step(1705): len = 480162, overlap = 170.906
PHY-3002 : Step(1706): len = 483507, overlap = 164.688
PHY-3002 : Step(1707): len = 483910, overlap = 161.313
PHY-3002 : Step(1708): len = 483935, overlap = 167.844
PHY-3002 : Step(1709): len = 485063, overlap = 167.188
PHY-3002 : Step(1710): len = 487652, overlap = 157.094
PHY-3002 : Step(1711): len = 490245, overlap = 155.719
PHY-3002 : Step(1712): len = 491024, overlap = 158.906
PHY-3002 : Step(1713): len = 491385, overlap = 157.719
PHY-3002 : Step(1714): len = 492472, overlap = 156.469
PHY-3002 : Step(1715): len = 493212, overlap = 150.625
PHY-3002 : Step(1716): len = 493698, overlap = 146.438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000151308
PHY-3002 : Step(1717): len = 495834, overlap = 149.313
PHY-3002 : Step(1718): len = 503435, overlap = 140.5
PHY-3002 : Step(1719): len = 513826, overlap = 118.938
PHY-3002 : Step(1720): len = 515761, overlap = 125.531
PHY-3002 : Step(1721): len = 516194, overlap = 121.438
PHY-3002 : Step(1722): len = 518762, overlap = 119.469
PHY-3002 : Step(1723): len = 523669, overlap = 116.875
PHY-3002 : Step(1724): len = 527322, overlap = 113.063
PHY-3002 : Step(1725): len = 529107, overlap = 108.594
PHY-3002 : Step(1726): len = 531523, overlap = 103.313
PHY-3002 : Step(1727): len = 535570, overlap = 96.0625
PHY-3002 : Step(1728): len = 538478, overlap = 95.6875
PHY-3002 : Step(1729): len = 538821, overlap = 96.4688
PHY-3002 : Step(1730): len = 539362, overlap = 104.188
PHY-3002 : Step(1731): len = 539989, overlap = 105.719
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000259292
PHY-3002 : Step(1732): len = 541456, overlap = 98.5
PHY-3002 : Step(1733): len = 547862, overlap = 88.3125
PHY-3002 : Step(1734): len = 556046, overlap = 87.0313
PHY-3002 : Step(1735): len = 557448, overlap = 74.3125
PHY-3002 : Step(1736): len = 558290, overlap = 89.4375
PHY-3002 : Step(1737): len = 560483, overlap = 78.5
PHY-3002 : Step(1738): len = 562937, overlap = 90.875
PHY-3002 : Step(1739): len = 564349, overlap = 87.4688
PHY-3002 : Step(1740): len = 566110, overlap = 75.5313
PHY-3002 : Step(1741): len = 570626, overlap = 80.5313
PHY-3002 : Step(1742): len = 573723, overlap = 81.4063
PHY-3002 : Step(1743): len = 575169, overlap = 71.3438
PHY-3002 : Step(1744): len = 575926, overlap = 79.8438
PHY-3002 : Step(1745): len = 577113, overlap = 77.2188
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.048724s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (96.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.27945e+06, over cnt = 1612(4%), over = 2339, worst = 6
PHY-1002 : len = 1.28859e+06, over cnt = 1343(3%), over = 1779, worst = 6
PHY-1002 : len = 1.29737e+06, over cnt = 1047(2%), over = 1338, worst = 5
PHY-1002 : len = 1.31353e+06, over cnt = 594(1%), over = 767, worst = 5
PHY-1002 : len = 1.32793e+06, over cnt = 330(0%), over = 454, worst = 5
PHY-1001 : End global iterations;  1.301301s wall, 1.906250s user + 0.109375s system = 2.015625s CPU (154.9%)

PHY-1001 : Congestion index: top1 = 86.25, top5 = 78.13, top10 = 70.63, top15 = 63.75.
PHY-3001 : End congestion estimation;  1.901327s wall, 2.500000s user + 0.109375s system = 2.609375s CPU (137.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8274 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.470332s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (103.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.92758e-05
PHY-3002 : Step(1746): len = 560322, overlap = 54.6875
PHY-3002 : Step(1747): len = 528144, overlap = 82.5625
PHY-3002 : Step(1748): len = 504970, overlap = 102.688
PHY-3002 : Step(1749): len = 481307, overlap = 127.875
PHY-3002 : Step(1750): len = 460295, overlap = 146.531
PHY-3002 : Step(1751): len = 442473, overlap = 165.406
PHY-3002 : Step(1752): len = 425509, overlap = 183.188
PHY-3002 : Step(1753): len = 413748, overlap = 192.188
PHY-3002 : Step(1754): len = 400436, overlap = 199.281
PHY-3002 : Step(1755): len = 384403, overlap = 215.875
PHY-3002 : Step(1756): len = 375862, overlap = 219.906
PHY-3002 : Step(1757): len = 367424, overlap = 226.438
PHY-3002 : Step(1758): len = 361569, overlap = 229.531
PHY-3002 : Step(1759): len = 356850, overlap = 234.031
PHY-3002 : Step(1760): len = 354587, overlap = 234.969
PHY-3002 : Step(1761): len = 354966, overlap = 232.375
PHY-3002 : Step(1762): len = 354718, overlap = 226.156
PHY-3002 : Step(1763): len = 355521, overlap = 214.563
PHY-3002 : Step(1764): len = 357371, overlap = 214.094
PHY-3002 : Step(1765): len = 357050, overlap = 215.219
PHY-3002 : Step(1766): len = 357369, overlap = 215.594
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.85516e-05
PHY-3002 : Step(1767): len = 367097, overlap = 193.813
PHY-3002 : Step(1768): len = 384308, overlap = 162.156
PHY-3002 : Step(1769): len = 383804, overlap = 158.219
PHY-3002 : Step(1770): len = 386020, overlap = 153.844
PHY-3002 : Step(1771): len = 389968, overlap = 147.625
PHY-3002 : Step(1772): len = 393840, overlap = 140.406
PHY-3002 : Step(1773): len = 396792, overlap = 132.688
PHY-3002 : Step(1774): len = 400157, overlap = 124.156
PHY-3002 : Step(1775): len = 402900, overlap = 114.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000117103
PHY-3002 : Step(1776): len = 415922, overlap = 80.8125
PHY-3002 : Step(1777): len = 442466, overlap = 53.0625
PHY-3002 : Step(1778): len = 444146, overlap = 49.0625
PHY-3002 : Step(1779): len = 447146, overlap = 48.8125
PHY-3002 : Step(1780): len = 449653, overlap = 44.5625
PHY-3002 : Step(1781): len = 451763, overlap = 45.3438
PHY-3002 : Step(1782): len = 454033, overlap = 39.7188
PHY-3002 : Step(1783): len = 456670, overlap = 38.1563
PHY-3002 : Step(1784): len = 456536, overlap = 35.4063
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000234206
PHY-3002 : Step(1785): len = 471108, overlap = 33.6875
PHY-3002 : Step(1786): len = 489735, overlap = 23.0938
PHY-3002 : Step(1787): len = 491281, overlap = 21.6875
PHY-3002 : Step(1788): len = 494487, overlap = 19.0938
PHY-3002 : Step(1789): len = 495867, overlap = 19.0625
PHY-3002 : Step(1790): len = 499870, overlap = 21.4688
PHY-3002 : Step(1791): len = 501575, overlap = 19.5
PHY-3002 : Step(1792): len = 502262, overlap = 20.2813
PHY-3002 : Step(1793): len = 502678, overlap = 21.3125
PHY-3002 : Step(1794): len = 504190, overlap = 21.5625
PHY-3002 : Step(1795): len = 505603, overlap = 21.375
PHY-3002 : Step(1796): len = 505500, overlap = 19.5938
PHY-3002 : Step(1797): len = 505188, overlap = 19.7813
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000468413
PHY-3002 : Step(1798): len = 519492, overlap = 16.1875
PHY-3002 : Step(1799): len = 528609, overlap = 11.75
PHY-3002 : Step(1800): len = 533892, overlap = 10.0938
PHY-3002 : Step(1801): len = 536243, overlap = 9.5
PHY-3002 : Step(1802): len = 538891, overlap = 9.625
PHY-3002 : Step(1803): len = 539625, overlap = 9.71875
PHY-3002 : Step(1804): len = 540902, overlap = 8.96875
PHY-3002 : Step(1805): len = 540694, overlap = 8.34375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000936825
PHY-3002 : Step(1806): len = 551841, overlap = 5.34375
PHY-3002 : Step(1807): len = 562579, overlap = 3.3125
PHY-3002 : Step(1808): len = 568679, overlap = 3.28125
PHY-3002 : Step(1809): len = 576633, overlap = 0.5
PHY-3002 : Step(1810): len = 579989, overlap = 0
PHY-3002 : Step(1811): len = 581496, overlap = 0
PHY-3002 : Step(1812): len = 579926, overlap = 0.125
PHY-3002 : Step(1813): len = 578525, overlap = 0.25
PHY-3002 : Step(1814): len = 578800, overlap = 0.1875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.33643e+06, over cnt = 586(1%), over = 803, worst = 4
PHY-1002 : len = 1.34109e+06, over cnt = 367(1%), over = 463, worst = 4
PHY-1002 : len = 1.34138e+06, over cnt = 218(0%), over = 267, worst = 4
PHY-1002 : len = 1.33989e+06, over cnt = 149(0%), over = 186, worst = 4
PHY-1002 : len = 1.33894e+06, over cnt = 121(0%), over = 155, worst = 4
PHY-1001 : End global iterations;  1.182672s wall, 1.875000s user + 0.000000s system = 1.875000s CPU (158.5%)

PHY-1001 : Congestion index: top1 = 61.88, top5 = 52.50, top10 = 46.88, top15 = 43.13.
PHY-3001 : End congestion estimation;  1.769090s wall, 2.453125s user + 0.015625s system = 2.468750s CPU (139.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8274 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.511159s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (103.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000720016
PHY-3002 : Step(1815): len = 576199, overlap = 17.9063
PHY-3002 : Step(1816): len = 564858, overlap = 19.25
PHY-3002 : Step(1817): len = 554697, overlap = 14.6875
PHY-3002 : Step(1818): len = 546711, overlap = 15.75
PHY-3002 : Step(1819): len = 538828, overlap = 14.9375
PHY-3002 : Step(1820): len = 530624, overlap = 14.4375
PHY-3002 : Step(1821): len = 524600, overlap = 16.0625
PHY-3002 : Step(1822): len = 519243, overlap = 14.8125
PHY-3002 : Step(1823): len = 513291, overlap = 12.5313
PHY-3002 : Step(1824): len = 509391, overlap = 11.9375
PHY-3002 : Step(1825): len = 504835, overlap = 15.1875
PHY-3002 : Step(1826): len = 500798, overlap = 14.7188
PHY-3002 : Step(1827): len = 497445, overlap = 16.0625
PHY-3002 : Step(1828): len = 494446, overlap = 17.3125
PHY-3002 : Step(1829): len = 492721, overlap = 16.5938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00144003
PHY-3002 : Step(1830): len = 501010, overlap = 13
PHY-3002 : Step(1831): len = 506524, overlap = 12.5938
PHY-3002 : Step(1832): len = 511689, overlap = 11.1563
PHY-3002 : Step(1833): len = 516147, overlap = 11.5313
PHY-3002 : Step(1834): len = 519572, overlap = 9.75
PHY-3002 : Step(1835): len = 522281, overlap = 7.4375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00286406
PHY-3002 : Step(1836): len = 526328, overlap = 7.0625
PHY-3002 : Step(1837): len = 531613, overlap = 5.5625
PHY-3002 : Step(1838): len = 536922, overlap = 3.5
PHY-3002 : Step(1839): len = 542707, overlap = 2.1875
PHY-3002 : Step(1840): len = 544506, overlap = 2.25
PHY-3002 : Step(1841): len = 546386, overlap = 2.75
PHY-3002 : Step(1842): len = 548578, overlap = 1.96875
PHY-3002 : Step(1843): len = 549622, overlap = 1.90625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00523517
PHY-3002 : Step(1844): len = 551739, overlap = 1.40625
PHY-3002 : Step(1845): len = 554518, overlap = 1.875
PHY-3002 : Step(1846): len = 557825, overlap = 1.59375
PHY-3002 : Step(1847): len = 560227, overlap = 1.4375
PHY-3002 : Step(1848): len = 563401, overlap = 1.125
PHY-3002 : Step(1849): len = 566255, overlap = 2.03125
PHY-3002 : Step(1850): len = 568244, overlap = 1.8125
PHY-3002 : Step(1851): len = 568979, overlap = 1.84375
PHY-3002 : Step(1852): len = 570591, overlap = 1.90625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00984154
PHY-3002 : Step(1853): len = 571949, overlap = 1.40625
PHY-3002 : Step(1854): len = 573571, overlap = 1.5
PHY-3002 : Step(1855): len = 575749, overlap = 1.3125
PHY-3002 : Step(1856): len = 577971, overlap = 1.15625
PHY-3002 : Step(1857): len = 579495, overlap = 1.03125
PHY-3002 : Step(1858): len = 581530, overlap = 1.15625
PHY-3002 : Step(1859): len = 584224, overlap = 1.59375
PHY-3002 : Step(1860): len = 585042, overlap = 1.71875
PHY-3002 : Step(1861): len = 585517, overlap = 1.90625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0181043
PHY-3002 : Step(1862): len = 586494, overlap = 2.15625
PHY-3002 : Step(1863): len = 588360, overlap = 1.65625
PHY-3002 : Step(1864): len = 590145, overlap = 1.78125
PHY-3002 : Step(1865): len = 591182, overlap = 1.75
PHY-3002 : Step(1866): len = 591988, overlap = 1.625
PHY-3002 : Step(1867): len = 592891, overlap = 1.46875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 83.88 peak overflow 2.63
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.40641e+06, over cnt = 310(0%), over = 387, worst = 4
PHY-1002 : len = 1.40824e+06, over cnt = 190(0%), over = 233, worst = 4
PHY-1002 : len = 1.40724e+06, over cnt = 109(0%), over = 139, worst = 4
PHY-1002 : len = 1.40728e+06, over cnt = 95(0%), over = 122, worst = 4
PHY-1002 : len = 1.40426e+06, over cnt = 74(0%), over = 93, worst = 4
PHY-1001 : End global iterations;  1.064388s wall, 1.875000s user + 0.000000s system = 1.875000s CPU (176.2%)

PHY-1001 : Congestion index: top1 = 58.75, top5 = 50.63, top10 = 45.00, top15 = 42.50.
PHY-1001 : End incremental global routing;  1.694661s wall, 2.546875s user + 0.015625s system = 2.562500s CPU (151.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8274 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.616953s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (98.8%)

OPT-1001 : 22 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7706 has valid locations, 159 needs to be replaced
PHY-3001 : design contains 7934 instances, 5901 luts, 1756 seqs, 168 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 611788
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.33662e+06, over cnt = 372(1%), over = 450, worst = 3
PHY-1002 : len = 1.33847e+06, over cnt = 249(0%), over = 289, worst = 3
PHY-1002 : len = 1.33729e+06, over cnt = 145(0%), over = 171, worst = 3
PHY-1002 : len = 1.33704e+06, over cnt = 108(0%), over = 129, worst = 3
PHY-1002 : len = 1.3337e+06, over cnt = 77(0%), over = 95, worst = 3
PHY-1001 : End global iterations;  1.023628s wall, 1.828125s user + 0.062500s system = 1.890625s CPU (184.7%)

PHY-1001 : Congestion index: top1 = 58.13, top5 = 50.63, top10 = 45.63, top15 = 41.88.
PHY-3001 : End congestion estimation;  2.443550s wall, 3.234375s user + 0.062500s system = 3.296875s CPU (134.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8411 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.484782s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (103.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1868): len = 610837, overlap = 0
PHY-3002 : Step(1869): len = 610837, overlap = 0
PHY-3002 : Step(1870): len = 610460, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.33572e+06, over cnt = 106(0%), over = 125, worst = 3
PHY-1002 : len = 1.33575e+06, over cnt = 90(0%), over = 108, worst = 3
PHY-1002 : len = 1.33464e+06, over cnt = 77(0%), over = 93, worst = 3
PHY-1002 : len = 1.33442e+06, over cnt = 73(0%), over = 89, worst = 3
PHY-1002 : len = 1.33434e+06, over cnt = 70(0%), over = 86, worst = 3
PHY-1001 : End global iterations;  0.595290s wall, 0.640625s user + 0.015625s system = 0.656250s CPU (110.2%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 50.00, top10 = 45.63, top15 = 42.50.
PHY-3001 : End congestion estimation;  1.109635s wall, 1.171875s user + 0.031250s system = 1.203125s CPU (108.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8411 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.492015s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (101.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0074357
PHY-3002 : Step(1871): len = 610562, overlap = 1.46875
PHY-3002 : Step(1872): len = 610562, overlap = 1.46875
PHY-3001 : Final: Len = 610562, Over = 1.46875
PHY-3001 : End incremental placement;  4.974398s wall, 5.921875s user + 0.218750s system = 6.140625s CPU (123.4%)

OPT-1001 : End high-fanout net optimization;  7.979197s wall, 9.812500s user + 0.234375s system = 10.046875s CPU (125.9%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.33726e+06, over cnt = 375(1%), over = 455, worst = 3
PHY-1002 : len = 1.3391e+06, over cnt = 234(0%), over = 275, worst = 3
PHY-1002 : len = 1.33719e+06, over cnt = 139(0%), over = 166, worst = 3
PHY-1002 : len = 1.33579e+06, over cnt = 105(0%), over = 130, worst = 3
PHY-1002 : len = 1.32989e+06, over cnt = 74(0%), over = 90, worst = 3
PHY-1001 : End global iterations;  1.003187s wall, 1.781250s user + 0.000000s system = 1.781250s CPU (177.6%)

PHY-1001 : Congestion index: top1 = 58.75, top5 = 50.63, top10 = 45.00, top15 = 41.88.
OPT-1001 : End congestion update;  1.576801s wall, 2.375000s user + 0.015625s system = 2.390625s CPU (151.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8411 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.405170s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (100.3%)

OPT-1001 : Start: WNS 1477 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 2171 TNS 0 NUM_FEPS 0 with 11 cells processed and 5516 slack improved
OPT-1001 : Iter 2: improved WNS 2393 TNS 0 NUM_FEPS 0 with 24 cells processed and 4266 slack improved
OPT-1001 : Iter 3: improved WNS 2393 TNS 0 NUM_FEPS 0 with 16 cells processed and 2668 slack improved
OPT-1001 : Iter 4: improved WNS 2493 TNS 0 NUM_FEPS 0 with 9 cells processed and 1866 slack improved
OPT-1001 : Iter 5: improved WNS 2593 TNS 0 NUM_FEPS 0 with 10 cells processed and 1653 slack improved
OPT-1001 : Iter 6: improved WNS 2702 TNS 0 NUM_FEPS 0 with 9 cells processed and 1766 slack improved
OPT-1001 : Iter 7: improved WNS 2702 TNS 0 NUM_FEPS 0 with 10 cells processed and 2055 slack improved
OPT-1001 : Iter 8: improved WNS 2702 TNS 0 NUM_FEPS 0 with 8 cells processed and 1916 slack improved
OPT-1001 : End global optimization;  3.664956s wall, 4.468750s user + 0.015625s system = 4.484375s CPU (122.4%)

OPT-1001 : End physical optimization;  11.654411s wall, 14.281250s user + 0.250000s system = 14.531250s CPU (124.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5901 LUT to BLE ...
SYN-4008 : Packed 5901 LUT and 714 SEQ to BLE.
SYN-4003 : Packing 1042 remaining SEQ's ...
SYN-4005 : Packed 1003 SEQ with LUT/SLICE
SYN-4006 : 4189 single LUT's are left
SYN-4006 : 39 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5940/6220 primitive instances ...
PHY-3001 : End packing;  1.141024s wall, 1.156250s user + 0.015625s system = 1.171875s CPU (102.7%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3727 instances
RUN-1001 : 1808 mslices, 1808 lslices, 63 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7929 nets
RUN-1001 : 3224 nets have 2 pins
RUN-1001 : 3324 nets have [3 - 5] pins
RUN-1001 : 807 nets have [6 - 10] pins
RUN-1001 : 306 nets have [11 - 20] pins
RUN-1001 : 265 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 3725 instances, 3616 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : After packing: Len = 631616, Over = 20.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.3934e+06, over cnt = 396(1%), over = 467, worst = 3
PHY-1002 : len = 1.39512e+06, over cnt = 261(0%), over = 299, worst = 3
PHY-1002 : len = 1.39471e+06, over cnt = 185(0%), over = 210, worst = 3
PHY-1002 : len = 1.3899e+06, over cnt = 101(0%), over = 118, worst = 2
PHY-1002 : len = 1.3841e+06, over cnt = 64(0%), over = 73, worst = 2
PHY-1001 : End global iterations;  0.995857s wall, 1.625000s user + 0.031250s system = 1.656250s CPU (166.3%)

PHY-1001 : Congestion index: top1 = 62.50, top5 = 51.25, top10 = 46.25, top15 = 43.13.
PHY-3001 : End congestion estimation;  2.753935s wall, 3.375000s user + 0.031250s system = 3.406250s CPU (123.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7883 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.492801s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (104.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000215137
PHY-3002 : Step(1873): len = 614177, overlap = 33
PHY-3002 : Step(1874): len = 602914, overlap = 29.5
PHY-3002 : Step(1875): len = 595142, overlap = 35.5
PHY-3002 : Step(1876): len = 587600, overlap = 36
PHY-3002 : Step(1877): len = 581617, overlap = 45.5
PHY-3002 : Step(1878): len = 576056, overlap = 50
PHY-3002 : Step(1879): len = 571171, overlap = 55.75
PHY-3002 : Step(1880): len = 566885, overlap = 58
PHY-3002 : Step(1881): len = 562076, overlap = 63.5
PHY-3002 : Step(1882): len = 558105, overlap = 65.5
PHY-3002 : Step(1883): len = 554187, overlap = 68.75
PHY-3002 : Step(1884): len = 550856, overlap = 70.25
PHY-3002 : Step(1885): len = 548244, overlap = 72.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000430274
PHY-3002 : Step(1886): len = 565424, overlap = 53.25
PHY-3002 : Step(1887): len = 568767, overlap = 49.25
PHY-3002 : Step(1888): len = 572814, overlap = 44.25
PHY-3002 : Step(1889): len = 577381, overlap = 42.5
PHY-3002 : Step(1890): len = 581725, overlap = 31.25
PHY-3002 : Step(1891): len = 585401, overlap = 34.25
PHY-3002 : Step(1892): len = 590365, overlap = 29.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000860548
PHY-3002 : Step(1893): len = 601078, overlap = 26.5
PHY-3002 : Step(1894): len = 604525, overlap = 23.25
PHY-3002 : Step(1895): len = 609406, overlap = 22.75
PHY-3002 : Step(1896): len = 613872, overlap = 20.75
PHY-3002 : Step(1897): len = 618730, overlap = 22.5
PHY-3002 : Step(1898): len = 620782, overlap = 22.75
PHY-3002 : Step(1899): len = 623599, overlap = 21
PHY-3002 : Step(1900): len = 626609, overlap = 22.5
PHY-3002 : Step(1901): len = 628802, overlap = 21
PHY-3002 : Step(1902): len = 630105, overlap = 21.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00164714
PHY-3002 : Step(1903): len = 635822, overlap = 18.75
PHY-3002 : Step(1904): len = 638460, overlap = 15
PHY-3002 : Step(1905): len = 642005, overlap = 14.75
PHY-3002 : Step(1906): len = 645030, overlap = 12.75
PHY-3002 : Step(1907): len = 647909, overlap = 14.25
PHY-3002 : Step(1908): len = 649198, overlap = 13.5
PHY-3002 : Step(1909): len = 651620, overlap = 14.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00307013
PHY-3002 : Step(1910): len = 654639, overlap = 11.75
PHY-3002 : Step(1911): len = 657670, overlap = 11.75
PHY-3002 : Step(1912): len = 659941, overlap = 10.75
PHY-3002 : Step(1913): len = 662183, overlap = 10.25
PHY-3002 : Step(1914): len = 664592, overlap = 10.5
PHY-3002 : Step(1915): len = 666152, overlap = 9.25
PHY-3002 : Step(1916): len = 667164, overlap = 9
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00541989
PHY-3002 : Step(1917): len = 669659, overlap = 7.75
PHY-3002 : Step(1918): len = 671719, overlap = 9
PHY-3002 : Step(1919): len = 673746, overlap = 9
PHY-3002 : Step(1920): len = 675150, overlap = 8.25
PHY-3002 : Step(1921): len = 676503, overlap = 8.5
PHY-3002 : Step(1922): len = 678276, overlap = 8.5
PHY-3002 : Step(1923): len = 679439, overlap = 8.5
PHY-3002 : Step(1924): len = 680219, overlap = 8.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  3.064927s wall, 2.281250s user + 2.046875s system = 4.328125s CPU (141.2%)

PHY-3001 : Trial Legalized: Len = 692394
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.51582e+06, over cnt = 362(1%), over = 425, worst = 3
PHY-1002 : len = 1.51696e+06, over cnt = 242(0%), over = 277, worst = 3
PHY-1002 : len = 1.51675e+06, over cnt = 148(0%), over = 171, worst = 3
PHY-1002 : len = 1.51363e+06, over cnt = 94(0%), over = 112, worst = 3
PHY-1002 : len = 1.50738e+06, over cnt = 59(0%), over = 73, worst = 3
PHY-1001 : End global iterations;  1.073192s wall, 1.828125s user + 0.000000s system = 1.828125s CPU (170.3%)

PHY-1001 : Congestion index: top1 = 68.13, top5 = 55.00, top10 = 50.63, top15 = 45.63.
PHY-3001 : End congestion estimation;  1.749450s wall, 2.515625s user + 0.000000s system = 2.515625s CPU (143.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7883 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.518935s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (102.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000566416
PHY-3002 : Step(1925): len = 664526, overlap = 7
PHY-3002 : Step(1926): len = 655037, overlap = 10.75
PHY-3002 : Step(1927): len = 645032, overlap = 12.25
PHY-3002 : Step(1928): len = 638853, overlap = 11
PHY-3002 : Step(1929): len = 632825, overlap = 15.75
PHY-3002 : Step(1930): len = 628691, overlap = 16.25
PHY-3002 : Step(1931): len = 625183, overlap = 17.75
PHY-3002 : Step(1932): len = 621301, overlap = 20
PHY-3002 : Step(1933): len = 618374, overlap = 20.75
PHY-3002 : Step(1934): len = 617349, overlap = 22.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.030467s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (102.6%)

PHY-3001 : Legalized: Len = 625368, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.020995s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (74.4%)

PHY-3001 : 5 instances has been re-located, deltaX = 0, deltaY = 4, maxDist = 1.
PHY-3001 : Final: Len = 625384, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.37142e+06, over cnt = 408(1%), over = 460, worst = 3
PHY-1002 : len = 1.37268e+06, over cnt = 244(0%), over = 270, worst = 2
PHY-1002 : len = 1.37193e+06, over cnt = 131(0%), over = 147, worst = 2
PHY-1002 : len = 1.36875e+06, over cnt = 60(0%), over = 67, worst = 2
PHY-1002 : len = 1.36794e+06, over cnt = 48(0%), over = 55, worst = 2
PHY-1001 : End global iterations;  1.094395s wall, 1.796875s user + 0.000000s system = 1.796875s CPU (164.2%)

PHY-1001 : Congestion index: top1 = 67.50, top5 = 55.00, top10 = 50.63, top15 = 45.63.
PHY-1001 : End incremental global routing;  1.753894s wall, 2.484375s user + 0.000000s system = 2.484375s CPU (141.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7883 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.669237s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (98.1%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3655 has valid locations, 4 needs to be replaced
PHY-3001 : design contains 3728 instances, 3619 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 626197
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.37188e+06, over cnt = 409(1%), over = 461, worst = 3
PHY-1002 : len = 1.37317e+06, over cnt = 244(0%), over = 270, worst = 2
PHY-1002 : len = 1.37242e+06, over cnt = 131(0%), over = 147, worst = 2
PHY-1002 : len = 1.36926e+06, over cnt = 60(0%), over = 67, worst = 2
PHY-1002 : len = 1.36845e+06, over cnt = 47(0%), over = 54, worst = 2
PHY-1001 : End global iterations;  1.066319s wall, 1.687500s user + 0.015625s system = 1.703125s CPU (159.7%)

PHY-1001 : Congestion index: top1 = 67.50, top5 = 55.00, top10 = 50.00, top15 = 45.00.
PHY-3001 : End congestion estimation;  2.881635s wall, 3.484375s user + 0.015625s system = 3.500000s CPU (121.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7885 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.536199s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (107.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1935): len = 626001, overlap = 0
PHY-3002 : Step(1936): len = 626001, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.36822e+06, over cnt = 51(0%), over = 58, worst = 2
PHY-1002 : len = 1.36825e+06, over cnt = 49(0%), over = 55, worst = 2
PHY-1002 : len = 1.36776e+06, over cnt = 40(0%), over = 45, worst = 2
PHY-1002 : len = 1.36644e+06, over cnt = 33(0%), over = 36, worst = 2
PHY-1002 : len = 1.36337e+06, over cnt = 28(0%), over = 30, worst = 2
PHY-1001 : End global iterations;  0.649181s wall, 0.640625s user + 0.062500s system = 0.703125s CPU (108.3%)

PHY-1001 : Congestion index: top1 = 67.50, top5 = 55.63, top10 = 50.00, top15 = 45.63.
PHY-3001 : End congestion estimation;  1.200546s wall, 1.203125s user + 0.078125s system = 1.281250s CPU (106.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7885 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.497852s wall, 0.484375s user + 0.046875s system = 0.531250s CPU (106.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00130981
PHY-3002 : Step(1937): len = 625893, overlap = 0
PHY-3002 : Step(1938): len = 625893, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006917s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 625894, Over = 0
PHY-3001 : End spreading;  0.018198s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (85.9%)

PHY-3001 : Final: Len = 625894, Over = 0
PHY-3001 : End incremental placement;  5.505034s wall, 6.203125s user + 0.296875s system = 6.500000s CPU (118.1%)

OPT-1001 : End high-fanout net optimization;  9.267705s wall, 10.750000s user + 0.312500s system = 11.062500s CPU (119.4%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.37126e+06, over cnt = 407(1%), over = 460, worst = 3
PHY-1002 : len = 1.37253e+06, over cnt = 242(0%), over = 269, worst = 2
PHY-1002 : len = 1.37178e+06, over cnt = 130(0%), over = 147, worst = 2
PHY-1002 : len = 1.36858e+06, over cnt = 59(0%), over = 67, worst = 2
PHY-1002 : len = 1.36786e+06, over cnt = 47(0%), over = 55, worst = 2
PHY-1001 : End global iterations;  1.048318s wall, 1.656250s user + 0.015625s system = 1.671875s CPU (159.5%)

PHY-1001 : Congestion index: top1 = 67.50, top5 = 55.00, top10 = 50.00, top15 = 45.00.
OPT-1001 : End congestion update;  1.687843s wall, 2.296875s user + 0.015625s system = 2.312500s CPU (137.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7885 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.412485s wall, 0.421875s user + 0.046875s system = 0.468750s CPU (113.6%)

OPT-1001 : Start: WNS 1204 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3659 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3728 instances, 3619 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 626490, Over = 0
PHY-3001 : End spreading;  0.017939s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (87.1%)

PHY-3001 : Final: Len = 626490, Over = 0
PHY-3001 : End incremental legalization;  0.189524s wall, 0.265625s user + 0.093750s system = 0.359375s CPU (189.6%)

OPT-1001 : Iter 1: improved WNS 2073 TNS 0 NUM_FEPS 0 with 5 cells processed and 1575 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3659 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3728 instances, 3619 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 627632, Over = 0
PHY-3001 : End spreading;  0.017865s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (87.5%)

PHY-3001 : Final: Len = 627632, Over = 0
PHY-3001 : End incremental legalization;  0.207000s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (128.3%)

OPT-1001 : Iter 2: improved WNS 2349 TNS 0 NUM_FEPS 0 with 6 cells processed and 1451 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3659 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3728 instances, 3619 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 629750, Over = 0
PHY-3001 : End spreading;  0.018556s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (84.2%)

PHY-3001 : Final: Len = 629750, Over = 0
PHY-3001 : End incremental legalization;  0.204421s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (122.3%)

OPT-1001 : Iter 3: improved WNS 2470 TNS 0 NUM_FEPS 0 with 8 cells processed and 2293 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3659 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3728 instances, 3619 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 630902, Over = 0
PHY-3001 : End spreading;  0.018062s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (86.5%)

PHY-3001 : Final: Len = 630902, Over = 0
PHY-3001 : End incremental legalization;  0.206314s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (113.6%)

OPT-1001 : Iter 4: improved WNS 2623 TNS 0 NUM_FEPS 0 with 5 cells processed and 1070 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3659 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3728 instances, 3619 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 633168, Over = 0
PHY-3001 : End spreading;  0.017711s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (88.2%)

PHY-3001 : Final: Len = 633168, Over = 0
PHY-3001 : End incremental legalization;  0.186878s wall, 0.312500s user + 0.031250s system = 0.343750s CPU (183.9%)

OPT-1001 : Iter 5: improved WNS 2718 TNS 0 NUM_FEPS 0 with 14 cells processed and 2985 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3659 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3728 instances, 3619 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 633640, Over = 0
PHY-3001 : End spreading;  0.017496s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.3%)

PHY-3001 : Final: Len = 633640, Over = 0
PHY-3001 : End incremental legalization;  0.190796s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (172.0%)

OPT-1001 : Iter 6: improved WNS 2718 TNS 0 NUM_FEPS 0 with 4 cells processed and 324 slack improved
OPT-1001 : End path based optimization;  29.662314s wall, 30.906250s user + 0.437500s system = 31.343750s CPU (105.7%)

OPT-1001 : End physical optimization;  38.936536s wall, 41.656250s user + 0.750000s system = 42.406250s CPU (108.9%)

RUN-1003 : finish command "place" in  85.146498s wall, 128.953125s user + 11.890625s system = 140.843750s CPU (165.4%)

RUN-1004 : used memory is 1482 MB, reserved memory is 1623 MB, peak memory is 2052 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        75
  #input                   21
  #output                  43
  #inout                   11

Utilization Statistics
#lut                     6870   out of  19600   35.05%
#reg                     1773   out of  19600    9.05%
#le                      6909
  #lut only              5136   out of   6909   74.34%
  #reg only                39   out of   6909    0.56%
  #lut&reg               1734   out of   6909   25.10%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       63   out of    188   33.51%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO        INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
      en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR      OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS        OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]     OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]     OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]     OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]     OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]     OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]     OUTPUT        K11        LVCMOS33           8            NONE       NONE    
  LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD        OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS        OUTPUT        H13        LVCMOS33           8            NONE       NONE    
    LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR        OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]        OUTPUT        F16        LVCMOS33           8            NONE       NONE    
     LED[6]        OUTPUT        E16        LVCMOS33           8            NONE       NONE    
     LED[5]        OUTPUT        E13        LVCMOS33           8            NONE       NONE    
     LED[4]        OUTPUT        C16        LVCMOS33           8            NONE       NONE    
     LED[3]        OUTPUT        C15        LVCMOS33           8            NONE       NONE    
     LED[2]        OUTPUT        B16        LVCMOS33           8            NONE       NONE    
     LED[1]        OUTPUT        B15        LVCMOS33           8            NONE       NONE    
     LED[0]        OUTPUT        H16        LVCMOS33           8            N/A        NONE    
  PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz      OUTPUT         E4        LVCMOS33           8            N/A        NONE    
     Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       NONE    
    SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS        OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI       OUTPUT        F14        LVCMOS33           8            NONE       OREG    
     TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep         OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
     IO[7]          INOUT         K2        LVCMOS33           8            N/A        NONE    
     IO[6]          INOUT        F13        LVCMOS33           8            N/A        NONE    
     IO[5]          INOUT        M10        LVCMOS33           8            N/A        NONE    
     IO[4]          INOUT        J13        LVCMOS33           8            N/A        NONE    
     IO[3]          INOUT         P9        LVCMOS33           8            N/A        NONE    
     IO[2]          INOUT         B1        LVCMOS33           8            N/A        NONE    
     IO[1]          INOUT        F15        LVCMOS33           8           PULLUP      NONE    
     IO[0]          INOUT        D16        LVCMOS33           8           PULLUP      NONE    
  PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6909  |6714   |156    |1780   |37     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3730 instances
RUN-1001 : 1811 mslices, 1808 lslices, 63 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7931 nets
RUN-1001 : 3224 nets have 2 pins
RUN-1001 : 3320 nets have [3 - 5] pins
RUN-1001 : 811 nets have [6 - 10] pins
RUN-1001 : 307 nets have [11 - 20] pins
RUN-1001 : 266 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.38422e+06, over cnt = 400(1%), over = 456, worst = 2
PHY-1002 : len = 1.3855e+06, over cnt = 232(0%), over = 262, worst = 2
PHY-1002 : len = 1.38524e+06, over cnt = 139(0%), over = 158, worst = 2
PHY-1002 : len = 1.37742e+06, over cnt = 57(0%), over = 67, worst = 2
PHY-1002 : len = 1.36115e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.114485s wall, 1.828125s user + 0.031250s system = 1.859375s CPU (166.8%)

PHY-1001 : Congestion index: top1 = 65.00, top5 = 55.00, top10 = 50.00, top15 = 45.63.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7885 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 42 out of 7931 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7885 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 806 to 16
PHY-1001 : End pin swap;  0.463842s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (101.1%)

PHY-1001 : End global routing;  5.054213s wall, 5.781250s user + 0.062500s system = 5.843750s CPU (115.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 101248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.189535s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (98.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 138504, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End Routed; 2.014447s wall, 1.734375s user + 0.015625s system = 1.750000s CPU (86.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 138256, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 1; 0.015812s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (197.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 137984, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.021732s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (71.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 137984, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 3; 0.009648s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 137984, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 4; 0.022454s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (69.6%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 137984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 5; 0.007865s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (198.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 96% nets.
PHY-1002 : len = 1.16247e+06, over cnt = 777(0%), over = 781, worst = 2
PHY-1001 : End Routed; 30.654213s wall, 51.750000s user + 1.109375s system = 52.859375s CPU (172.4%)

PHY-1001 : Update timing.....
PHY-1001 : 2463/7686(32%) critical/total net(s), WNS -3.529ns, TNS -422.973ns, False end point 402.
PHY-1001 : End update timing;  1.921315s wall, 1.921875s user + 0.000000s system = 1.921875s CPU (100.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.16779e+06, over cnt = 272(0%), over = 273, worst = 2
PHY-1001 : End DR Iter 1; 1.594778s wall, 2.375000s user + 0.015625s system = 2.390625s CPU (149.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.17061e+06, over cnt = 67(0%), over = 67, worst = 1
PHY-1001 : End DR Iter 2; 0.930247s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (115.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.17148e+06, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End DR Iter 3; 0.280665s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (105.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.17164e+06, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 4; 0.179632s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (121.8%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 1.17164e+06, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 5; 0.228829s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (95.6%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 1.1717e+06, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 6; 0.395309s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (98.8%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 1.1717e+06, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 7; 0.596820s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (104.7%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 1.1717e+06, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 8; 0.860577s wall, 0.843750s user + 0.015625s system = 0.859375s CPU (99.9%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 1.17169e+06, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 1; 0.489019s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (99.1%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 1.17173e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.17173e+06
PHY-1001 : End LB Iter 2; 0.388357s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (96.6%)

PHY-1001 : 3 feed throughs used by 3 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  45.704900s wall, 67.500000s user + 1.328125s system = 68.828125s CPU (150.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  51.208311s wall, 73.718750s user + 1.390625s system = 75.109375s CPU (146.7%)

RUN-1004 : used memory is 1554 MB, reserved memory is 1699 MB, peak memory is 2052 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        75
  #input                   21
  #output                  43
  #inout                   11

Utilization Statistics
#lut                     6872   out of  19600   35.06%
#reg                     1773   out of  19600    9.05%
#le                      6911
  #lut only              5138   out of   6911   74.35%
  #reg only                39   out of   6911    0.56%
  #lut&reg               1734   out of   6911   25.09%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       63   out of    188   33.51%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       7   out of     16   43.75%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO        INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
      en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR      OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS        OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]     OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]     OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]     OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]     OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]     OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]     OUTPUT        K11        LVCMOS33           8            NONE       NONE    
  LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD        OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS        OUTPUT        H13        LVCMOS33           8            NONE       NONE    
    LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR        OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]        OUTPUT        F16        LVCMOS33           8            NONE       NONE    
     LED[6]        OUTPUT        E16        LVCMOS33           8            NONE       NONE    
     LED[5]        OUTPUT        E13        LVCMOS33           8            NONE       NONE    
     LED[4]        OUTPUT        C16        LVCMOS33           8            NONE       NONE    
     LED[3]        OUTPUT        C15        LVCMOS33           8            NONE       NONE    
     LED[2]        OUTPUT        B16        LVCMOS33           8            NONE       NONE    
     LED[1]        OUTPUT        B15        LVCMOS33           8            NONE       NONE    
     LED[0]        OUTPUT        H16        LVCMOS33           8            N/A        NONE    
  PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz      OUTPUT         E4        LVCMOS33           8            N/A        NONE    
     Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       NONE    
    SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS        OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI       OUTPUT        F14        LVCMOS33           8            NONE       OREG    
     TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep         OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
     IO[7]          INOUT         K2        LVCMOS33           8            N/A        NONE    
     IO[6]          INOUT        F13        LVCMOS33           8            N/A        NONE    
     IO[5]          INOUT        M10        LVCMOS33           8            N/A        NONE    
     IO[4]          INOUT        J13        LVCMOS33           8            N/A        NONE    
     IO[3]          INOUT         P9        LVCMOS33           8            N/A        NONE    
     IO[2]          INOUT         B1        LVCMOS33           8            N/A        NONE    
     IO[1]          INOUT        F15        LVCMOS33           8           PULLUP      NONE    
     IO[0]          INOUT        D16        LVCMOS33           8           PULLUP      NONE    
  PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6911  |6716   |156    |1780   |37     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       3159  
    #2         2       2116  
    #3         3       744   
    #4         4       459   
    #5        5-10     853   
    #6       11-50     515   
    #7       51-100     12   
  Average     3.74           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  3.351582s wall, 3.234375s user + 0.140625s system = 3.375000s CPU (100.7%)

RUN-1004 : used memory is 1554 MB, reserved memory is 1699 MB, peak memory is 2052 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 33, tpin num: 38866, tnet num: 7885, tinst num: 3730, tnode num: 43897, tedge num: 65660.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.312920s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (101.2%)

RUN-1004 : used memory is 1559 MB, reserved memory is 1699 MB, peak memory is 2052 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 7885 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 7 (5 unconstrainted).
TMR-5009 WARNING: No clock constraint on 5 clock net(s): 
	LED_Interface/light_clk
	Pwm_CLK
	QN_REF24MHz_pad
	keyboard/scan_clk
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  2.470958s wall, 2.468750s user + 0.078125s system = 2.546875s CPU (103.1%)

RUN-1004 : used memory is 1887 MB, reserved memory is 2021 MB, peak memory is 2052 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3732
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7931, pip num: 93785
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 2994 valid insts, and 250233 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000" in  14.121334s wall, 98.093750s user + 0.843750s system = 98.937500s CPU (700.6%)

RUN-1004 : used memory is 1981 MB, reserved memory is 2114 MB, peak memory is 2098 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.521259s wall, 1.500000s user + 0.015625s system = 1.515625s CPU (99.6%)

RUN-1004 : used memory is 2025 MB, reserved memory is 2198 MB, peak memory is 2098 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.236193s wall, 0.156250s user + 0.078125s system = 0.234375s CPU (3.2%)

RUN-1004 : used memory is 2056 MB, reserved memory is 2230 MB, peak memory is 2098 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.250522s wall, 1.781250s user + 0.125000s system = 1.906250s CPU (20.6%)

RUN-1004 : used memory is 2014 MB, reserved memory is 2188 MB, peak memory is 2098 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.451121s wall, 1.500000s user + 0.062500s system = 1.562500s CPU (107.7%)

RUN-1004 : used memory is 2048 MB, reserved memory is 2222 MB, peak memory is 2098 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.070783s wall, 0.921875s user + 0.281250s system = 1.203125s CPU (17.0%)

RUN-1004 : used memory is 2057 MB, reserved memory is 2231 MB, peak memory is 2098 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.003422s wall, 2.562500s user + 0.359375s system = 2.921875s CPU (32.5%)

RUN-1004 : used memory is 2015 MB, reserved memory is 2189 MB, peak memory is 2098 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 92 in ../rtl/CortexM0_SoC.v(132)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 66 in ../rtl/CortexM0_SoC.v(212)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 92 in ../rtl/CortexM0_SoC.v(132)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 66 in ../rtl/CortexM0_SoC.v(212)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(272)
HDL-5007 WARNING: port 'HRDATA' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(941)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module key_16 in key_16.v(23)
HDL-1007 : elaborate module bzmusic_ctrl in ../rtl/out/bzmusic_ctrl.v(1)
HDL-1007 : elaborate module addr_cnt in ../rtl/out/addr_cnt.v(2)
HDL-1007 : elaborate module BlockROM1(ADDR_WIDTH=8) in ../rtl/out/BlockROM1.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM1.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(105)
HDL-1007 : elaborate module BlockROM2(ADDR_WIDTH=8) in ../rtl/out/BlockROM2.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM2.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(116)
HDL-1007 : elaborate module BlockROM3(ADDR_WIDTH=8) in ../rtl/out/BlockROM3.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM3.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(127)
HDL-1007 : elaborate module AND in ../rtl/out/AND.v(23)
HDL-1007 : elaborate module tune_decoder in ../rtl/out/tune_decoder.v(1)
HDL-1007 : elaborate module tune_pwm in ../rtl/out/tune_pwm.v(1)
HDL-1007 : elaborate module beat_decoder in ../rtl/out/beat_decoder.v(1)
HDL-1007 : elaborate module beat_cnt in ../rtl/out/beat_cnt.v(1)
HDL-1007 : elaborate module Keyboard in ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v(1)
HDL-1007 : elaborate module PLL in ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in E:/TD/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=4,CLKC0_DIV=6,CLKC1_DIV=50,CLKC2_DIV=75,CLKC3_DIV=50,CLKC4_DIV=48,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=5,CLKC1_CPHASE=49,CLKC2_CPHASE=74,CLKC3_CPHASE=49,CLKC4_CPHASE=47,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/TD/arch/eagle_macro.v(930)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(670)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(727)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_PAJ_IIC in AHBlite_PAJ_IIC.v(1)
HDL-1007 : elaborate module AHBlite_SPI in ../rtl/AHBlite_SPI.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1007 : elaborate module AHBlite_LCD in ../lcd/AHBlite_LCD.v(1)
HDL-1007 : elaborate module LCD_INI in ../lcd/LCD_INI.v(1)
HDL-1007 : elaborate module WriteCtrl in ../lcd/WriteCtrl.v(1)
HDL-1007 : elaborate module AddrIni in ../lcd/AddrIni.v(1)
HDL-1007 : elaborate module BlockROM16 in ../lcd/BlockROM16.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM16.v(10)
HDL-1007 : elaborate module BlockROM9 in ../lcd/BlockROM9.v(1)
HDL-5007 WARNING: entry size 4 at F:/jichuangsai/week_yizhi/lcd/sign.txt:1 does not match memory width 1 in ../lcd/BlockROM9.v(13)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM9.v(10)
HDL-5007 WARNING: net 'HREADYOUT_P4' does not have a driver in ../rtl/CortexM0_SoC.v(405)
HDL-5007 WARNING: net 'HRDATA_P4[31]' does not have a driver in ../rtl/CortexM0_SoC.v(406)
HDL-5007 WARNING: net 'HRESP_P4' does not have a driver in ../rtl/CortexM0_SoC.v(407)
HDL-5007 WARNING: net 'HRDATA_P9[31]' does not have a driver in ../rtl/CortexM0_SoC.v(476)
HDL-5007 WARNING: net 'HRESP_P9' does not have a driver in ../rtl/CortexM0_SoC.v(477)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 7 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  3.456456s wall, 3.531250s user + 0.093750s system = 3.625000s CPU (104.9%)

RUN-1004 : used memory is 1182 MB, reserved memory is 1328 MB, peak memory is 2098 MB
RUN-1002 : start command "read_adc ../M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[0]   LOCATION = D16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[1]   LOCATION = F15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_BL_CTR   LOCATION = M11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_CS   LOCATION = K12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[0]   LOCATION = J11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[10]   LOCATION = K11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[11]   LOCATION = P16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[12]   LOCATION = M13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[13]   LOCATION = P15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[14]   LOCATION = M15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[15]   LOCATION = L12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[1]   LOCATION = P14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[2]   LOCATION = K15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[3]   LOCATION = L16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[4]   LOCATION = J14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[5]   LOCATION = M16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[6]   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[7]   LOCATION = N16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[8]   LOCATION = L14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[9]   LOCATION = N14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RD   LOCATION = H15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RS   LOCATION = H13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RST   LOCATION = M14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_WR   LOCATION = L13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[1]   LOCATION = B15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SCL   LOCATION = D8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SDA   LOCATION = C7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CLK   LOCATION = D14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CS   LOCATION = E15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_IRQ   LOCATION = H14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MISO   LOCATION = G14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MOSI   LOCATION = F14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = H11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en2   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en3   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[4]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[5]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[6]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[7]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test   LOCATION = B14; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin IO[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
USR-6010 WARNING: ADC constraints: pin key[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AND"
SYN-1012 : SanityCheck: Model "BlockROM1(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM2(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM3(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "LCD_INI"
SYN-1012 : SanityCheck: Model "AddrIni"
SYN-1012 : SanityCheck: Model "BlockROM16"
SYN-1012 : SanityCheck: Model "BlockROM9"
SYN-1012 : SanityCheck: Model "WriteCtrl"
SYN-1012 : SanityCheck: Model "AHBlite_LCD"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_PAJ_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "AHBlite_SPI"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "addr_cnt"
SYN-1012 : SanityCheck: Model "beat_cnt"
SYN-1012 : SanityCheck: Model "beat_decoder"
SYN-1012 : SanityCheck: Model "bzmusic_ctrl"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "Keyboard"
SYN-1012 : SanityCheck: Model "key_16"
SYN-1012 : SanityCheck: Model "tune_decoder"
SYN-1012 : SanityCheck: Model "tune_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1043 : Mark AHBlite_PAJ_IIC as IO macro for instance u36
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 15 instances.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 5 instances.
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AND
SYN-1011 : Flatten model BlockROM1(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM2(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM3(ADDR_WIDTH=8)
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model LCD_INI
SYN-1011 : Flatten model AddrIni
SYN-1011 : Flatten model BlockROM16
SYN-1011 : Flatten model BlockROM9
SYN-1011 : Flatten model WriteCtrl
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model AHBlite_LCD
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_PAJ_IIC
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model AHBlite_SPI
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model addr_cnt
SYN-1011 : Flatten model beat_cnt
SYN-1011 : Flatten model beat_decoder
SYN-1011 : Flatten model bzmusic_ctrl
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model Keyboard
SYN-1011 : Flatten model key_16
SYN-1011 : Flatten model tune_decoder
SYN-1011 : Flatten model tune_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 97 instances.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[0]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[10]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[11]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[12]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[13]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[14]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[15]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[16]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[17]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[18]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[19]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[1]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[20]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[21]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[22]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[23]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[24]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[25]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[26]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[27]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[28]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[29]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[2]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[30]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[31]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[3]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[4]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[5]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[6]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[7]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[8]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[9]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[0]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[10]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[11]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[12]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[13]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[14]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[15]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[16]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[17]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[18]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[19]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[1]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[20]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[21]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[22]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[23]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[24]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[25]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[26]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[27]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[28]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[29]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[2]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[30]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[31]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[3]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[4]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[5]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[6]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[7]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[8]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[9]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P4" in ../rtl/CortexM0_SoC.v(405)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(84)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P4" in ../rtl/CortexM0_SoC.v(407)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(105)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P9" in ../rtl/CortexM0_SoC.v(477)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(105)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 23893/1293 useful/useless nets, 23113/980 useful/useless insts
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 93 onehot mux instances.
SYN-1020 : Optimized 102 distributor mux.
SYN-5043 WARNING: Register "bzmusic_ctrl/state[0]" in ../rtl/out/bzmusic_ctrl.v(11) is described with both an asynchronous reset/set and an initialization value of the opposite polarity.
SYN-1016 : Merged 519 instances.
SYN-1015 : Optimize round 1, 3439 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 23701/98 useful/useless nets, 22970/206 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     bzmusic_ctrl/reg0_b2
SYN-1015 : Optimize round 2, 383 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1032 : 23696/2 useful/useless nets, 22965/0 useful/useless insts
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 130 inv instances.
SYN-1032 : 21033/365 useful/useless nets, 20797/311 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 3883 better
SYN-1014 : Optimize round 2
SYN-1032 : 20051/1 useful/useless nets, 19815/6 useful/useless insts
SYN-1015 : Optimize round 2, 7 better
SYN-1014 : Optimize round 3
SYN-1032 : 20046/0 useful/useless nets, 19810/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  5.498708s wall, 6.015625s user + 0.562500s system = 6.578125s CPU (119.6%)

RUN-1004 : used memory is 1191 MB, reserved memory is 1336 MB, peak memory is 2098 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        75
  #input                   21
  #output                  43
  #inout                   11

Gate Statistics
#Basic gates            20691
  #and                   9752
  #nand                     0
  #or                    2105
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6503
  #bufif1                   3
  #MX21                   590
  #FADD                     0
  #DFF                   1665
  #LATCH                    0
#MACRO_ADD                 26
#MACRO_EQ                 134
#MACRO_MULT                 1
#MACRO_MUX                290

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |19026  |1665   |176    |
|  u_logic |cortexm0ds_logic |18465  |1300   |14     |
+----------------------------------------------------+

RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  2.260493s wall, 2.234375s user + 0.062500s system = 2.296875s CPU (101.6%)

RUN-1004 : used memory is 1195 MB, reserved memory is 1341 MB, peak memory is 2098 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 63 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "BlockROM1/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM2/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM3/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Data/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Flag/ram_mem0"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 21871/3 useful/useless nets, 21258/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 548 instances.
SYN-2501 : Optimize round 1, 1513 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 19 macro adder
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 1 ROM instances
SYN-1019 : Optimized 27 mux instances.
SYN-1016 : Merged 29 instances.
SYN-1032 : 22887/39 useful/useless nets, 22291/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20139/68 useful/useless nets, 19815/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20573/2 useful/useless nets, 20317/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21210/4 useful/useless nets, 20954/4 useful/useless insts
SYN-1032 : 23294/115 useful/useless nets, 22684/109 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 33, tpin num: 72547, tnet num: 23324, tinst num: 22692, tnode num: 100933, tedge num: 112738.
TMR-2508 : Levelizing timing graph completed, there are 281 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.055578s wall, 1.046875s user + 0.031250s system = 1.078125s CPU (102.1%)

RUN-1004 : used memory is 1282 MB, reserved memory is 1448 MB, peak memory is 2098 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 23324 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 704 (3.30), #lev = 12 (4.29)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 693 (3.26), #lev = 13 (4.34)
SYN-3001 : Logic optimization runtime opt =   0.16 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1680 instances into 705 LUTs, name keeping = 62%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5146 (3.99), #lev = 20 (8.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5166 (3.89), #lev = 18 (7.68)
SYN-3001 : Logic optimization runtime opt =   1.25 sec, map = 5980.69 sec
SYN-3001 : Mapper mapped 18818 instances into 5166 LUTs, name keeping = 32%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        75
  #input                   21
  #output                  43
  #inout                   11

LUT Statistics
#Total_luts              6282
  #lut4                  4138
  #lut5                  1732
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             412

Utilization Statistics
#lut                     6282   out of  19600   32.05%
#reg                     1657   out of  19600    8.45%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       63   out of    188   33.51%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |5870   |412    |1664   |37     |3      |
|  u_logic |cortexm0ds_logic |5166   |173    |1299   |0      |3      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 358 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 102 adder to BLE ...
SYN-4008 : Packed 102 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1299 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  21.300043s wall, 22.312500s user + 0.562500s system = 22.875000s CPU (107.4%)

RUN-1004 : used memory is 1460 MB, reserved memory is 1632 MB, peak memory is 2098 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 3 instances.
RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  2.914085s wall, 3.234375s user + 0.187500s system = 3.421875s CPU (117.4%)

RUN-1004 : used memory is 1461 MB, reserved memory is 1632 MB, peak memory is 2098 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net Pwm_CLK driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net QN_REF24MHz_pad is clkc1 of pll CLK_gen/pll_inst.
SYN-4027 : Net clk is clkc4 of pll CLK_gen/pll_inst.
SYN-4019 : Net System_clk_pad is refclk of pll CLK_gen/pll_inst.
SYN-4020 : Net System_clk_pad is fbclk of pll CLK_gen/pll_inst.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4024 : Net "keyboard/scan_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net Pwm_CLK as clock net
SYN-4025 : Tag rtl::Net QN_REF24MHz_pad as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net clk as clock net
SYN-4025 : Tag rtl::Net keyboard/scan_clk as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
SYN-4015 : Create BUFG instance for clk Net keyboard/scan_clk to drive 5 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7787 instances
RUN-1001 : 5868 luts, 1640 seqs, 101 mslices, 67 lslices, 63 pads, 37 brams, 3 dsps
RUN-1001 : There are total 8308 nets
RUN-1001 : 4246 nets have 2 pins
RUN-1001 : 2986 nets have [3 - 5] pins
RUN-1001 : 655 nets have [6 - 10] pins
RUN-1001 : 229 nets have [11 - 20] pins
RUN-1001 : 177 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7785 instances, 5868 luts, 1640 seqs, 168 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 33, tpin num: 37595, tnet num: 8262, tinst num: 7785, tnode num: 42937, tedge num: 61016.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8262 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.977627s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (102.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.84494e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7785.
PHY-3001 : End clustering;  0.000039s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1939): len = 1.6069e+06, overlap = 90
PHY-3002 : Step(1940): len = 1.41647e+06, overlap = 90
PHY-3002 : Step(1941): len = 1.32731e+06, overlap = 92.4063
PHY-3002 : Step(1942): len = 1.21112e+06, overlap = 106.719
PHY-3002 : Step(1943): len = 1.09795e+06, overlap = 116.625
PHY-3002 : Step(1944): len = 1.08e+06, overlap = 117.625
PHY-3002 : Step(1945): len = 1.0688e+06, overlap = 120.094
PHY-3002 : Step(1946): len = 1.00083e+06, overlap = 143.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.48299e-05
PHY-3002 : Step(1947): len = 982066, overlap = 135.688
PHY-3002 : Step(1948): len = 973419, overlap = 132.844
PHY-3002 : Step(1949): len = 962108, overlap = 134.156
PHY-3002 : Step(1950): len = 948802, overlap = 131.344
PHY-3002 : Step(1951): len = 941003, overlap = 133.031
PHY-3002 : Step(1952): len = 931874, overlap = 117.344
PHY-3002 : Step(1953): len = 923924, overlap = 107.719
PHY-3002 : Step(1954): len = 917141, overlap = 100.906
PHY-3002 : Step(1955): len = 910559, overlap = 97.9063
PHY-3002 : Step(1956): len = 904891, overlap = 89.5313
PHY-3002 : Step(1957): len = 897428, overlap = 86.0625
PHY-3002 : Step(1958): len = 890836, overlap = 85.5625
PHY-3002 : Step(1959): len = 884911, overlap = 89.5625
PHY-3002 : Step(1960): len = 877553, overlap = 96.25
PHY-3002 : Step(1961): len = 869429, overlap = 92.5
PHY-3002 : Step(1962): len = 864171, overlap = 92.6563
PHY-3002 : Step(1963): len = 858191, overlap = 89.625
PHY-3002 : Step(1964): len = 848981, overlap = 92.0938
PHY-3002 : Step(1965): len = 842145, overlap = 90.9688
PHY-3002 : Step(1966): len = 837579, overlap = 88.7813
PHY-3002 : Step(1967): len = 830221, overlap = 85.9375
PHY-3002 : Step(1968): len = 820455, overlap = 86.5
PHY-3002 : Step(1969): len = 815404, overlap = 90.4688
PHY-3002 : Step(1970): len = 810828, overlap = 88.6875
PHY-3002 : Step(1971): len = 802413, overlap = 87.2188
PHY-3002 : Step(1972): len = 793340, overlap = 88.0938
PHY-3002 : Step(1973): len = 789620, overlap = 87.75
PHY-3002 : Step(1974): len = 783366, overlap = 86.3125
PHY-3002 : Step(1975): len = 765015, overlap = 82.4375
PHY-3002 : Step(1976): len = 758557, overlap = 84.8125
PHY-3002 : Step(1977): len = 757209, overlap = 85.0313
PHY-3002 : Step(1978): len = 714684, overlap = 73
PHY-3002 : Step(1979): len = 696876, overlap = 79.0938
PHY-3002 : Step(1980): len = 693330, overlap = 74.8125
PHY-3002 : Step(1981): len = 689689, overlap = 79.3438
PHY-3002 : Step(1982): len = 684542, overlap = 78.4375
PHY-3002 : Step(1983): len = 682323, overlap = 80.4063
PHY-3002 : Step(1984): len = 680065, overlap = 78.6875
PHY-3002 : Step(1985): len = 675545, overlap = 86.2813
PHY-3002 : Step(1986): len = 671962, overlap = 86.2813
PHY-3002 : Step(1987): len = 668225, overlap = 84
PHY-3002 : Step(1988): len = 663857, overlap = 83.8125
PHY-3002 : Step(1989): len = 661436, overlap = 90.4063
PHY-3002 : Step(1990): len = 658257, overlap = 89.4375
PHY-3002 : Step(1991): len = 654358, overlap = 89.2188
PHY-3002 : Step(1992): len = 649675, overlap = 93.5625
PHY-3002 : Step(1993): len = 647797, overlap = 93.9063
PHY-3002 : Step(1994): len = 644874, overlap = 97.5
PHY-3002 : Step(1995): len = 631094, overlap = 95
PHY-3002 : Step(1996): len = 625702, overlap = 100.781
PHY-3002 : Step(1997): len = 624615, overlap = 98.7813
PHY-3002 : Step(1998): len = 622603, overlap = 97.3438
PHY-3002 : Step(1999): len = 620878, overlap = 97.4375
PHY-3002 : Step(2000): len = 618386, overlap = 101.906
PHY-3002 : Step(2001): len = 615492, overlap = 98.6563
PHY-3002 : Step(2002): len = 612219, overlap = 102.625
PHY-3002 : Step(2003): len = 610033, overlap = 103.531
PHY-3002 : Step(2004): len = 608750, overlap = 102.281
PHY-3002 : Step(2005): len = 603102, overlap = 105.594
PHY-3002 : Step(2006): len = 599531, overlap = 104.094
PHY-3002 : Step(2007): len = 597140, overlap = 99.3438
PHY-3002 : Step(2008): len = 595828, overlap = 101.813
PHY-3002 : Step(2009): len = 593398, overlap = 106.531
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00016966
PHY-3002 : Step(2010): len = 595313, overlap = 99.4688
PHY-3002 : Step(2011): len = 598067, overlap = 102.813
PHY-3002 : Step(2012): len = 608928, overlap = 86.5313
PHY-3002 : Step(2013): len = 611929, overlap = 91.3125
PHY-3002 : Step(2014): len = 612744, overlap = 87.8125
PHY-3002 : Step(2015): len = 613643, overlap = 85.75
PHY-3002 : Step(2016): len = 615681, overlap = 86.3125
PHY-3002 : Step(2017): len = 620444, overlap = 79.5938
PHY-3002 : Step(2018): len = 622499, overlap = 83.625
PHY-3002 : Step(2019): len = 623773, overlap = 82.75
PHY-3002 : Step(2020): len = 629914, overlap = 84.875
PHY-3002 : Step(2021): len = 631753, overlap = 78.5938
PHY-3002 : Step(2022): len = 631683, overlap = 71
PHY-3002 : Step(2023): len = 631975, overlap = 77.375
PHY-3002 : Step(2024): len = 632746, overlap = 75.2813
PHY-3002 : Step(2025): len = 633098, overlap = 73.25
PHY-3002 : Step(2026): len = 632657, overlap = 78
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000325244
PHY-3002 : Step(2027): len = 633574, overlap = 77.6563
PHY-3002 : Step(2028): len = 636508, overlap = 72.6563
PHY-3002 : Step(2029): len = 644821, overlap = 66.5938
PHY-3002 : Step(2030): len = 645614, overlap = 68.9375
PHY-3002 : Step(2031): len = 646449, overlap = 71.0313
PHY-3002 : Step(2032): len = 647943, overlap = 68.4063
PHY-3002 : Step(2033): len = 652245, overlap = 79.0313
PHY-3002 : Step(2034): len = 653969, overlap = 71.6875
PHY-3002 : Step(2035): len = 655220, overlap = 73.8125
PHY-3002 : Step(2036): len = 656880, overlap = 68.4063
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.033630s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (232.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.42514e+06, over cnt = 1536(4%), over = 2149, worst = 7
PHY-1002 : len = 1.43062e+06, over cnt = 1331(3%), over = 1752, worst = 7
PHY-1002 : len = 1.4417e+06, over cnt = 988(2%), over = 1249, worst = 5
PHY-1002 : len = 1.46108e+06, over cnt = 574(1%), over = 725, worst = 5
PHY-1002 : len = 1.46886e+06, over cnt = 386(1%), over = 500, worst = 5
PHY-1001 : End global iterations;  1.319365s wall, 1.968750s user + 0.015625s system = 1.984375s CPU (150.4%)

PHY-1001 : Congestion index: top1 = 88.75, top5 = 80.00, top10 = 73.13, top15 = 67.50.
PHY-3001 : End congestion estimation;  1.922116s wall, 2.562500s user + 0.015625s system = 2.578125s CPU (134.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8262 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.487528s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (105.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.29303e-05
PHY-3002 : Step(2037): len = 620195, overlap = 67.0313
PHY-3002 : Step(2038): len = 579170, overlap = 102.375
PHY-3002 : Step(2039): len = 554069, overlap = 117.469
PHY-3002 : Step(2040): len = 535890, overlap = 132.438
PHY-3002 : Step(2041): len = 516331, overlap = 144.156
PHY-3002 : Step(2042): len = 492799, overlap = 165.188
PHY-3002 : Step(2043): len = 473274, overlap = 177.938
PHY-3002 : Step(2044): len = 453599, overlap = 194.469
PHY-3002 : Step(2045): len = 434692, overlap = 210.469
PHY-3002 : Step(2046): len = 422546, overlap = 217.188
PHY-3002 : Step(2047): len = 410969, overlap = 223.375
PHY-3002 : Step(2048): len = 401761, overlap = 226.906
PHY-3002 : Step(2049): len = 394338, overlap = 228.688
PHY-3002 : Step(2050): len = 386786, overlap = 229.813
PHY-3002 : Step(2051): len = 381866, overlap = 227.563
PHY-3002 : Step(2052): len = 378547, overlap = 225.438
PHY-3002 : Step(2053): len = 375899, overlap = 218.438
PHY-3002 : Step(2054): len = 374731, overlap = 212.531
PHY-3002 : Step(2055): len = 373005, overlap = 207.75
PHY-3002 : Step(2056): len = 372209, overlap = 206.781
PHY-3002 : Step(2057): len = 371821, overlap = 201.031
PHY-3002 : Step(2058): len = 370897, overlap = 195.781
PHY-3002 : Step(2059): len = 369844, overlap = 192.563
PHY-3002 : Step(2060): len = 369487, overlap = 190
PHY-3002 : Step(2061): len = 367882, overlap = 187.781
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.58606e-05
PHY-3002 : Step(2062): len = 376651, overlap = 174.844
PHY-3002 : Step(2063): len = 386219, overlap = 159.188
PHY-3002 : Step(2064): len = 393272, overlap = 143.625
PHY-3002 : Step(2065): len = 403255, overlap = 127.719
PHY-3002 : Step(2066): len = 408328, overlap = 117.969
PHY-3002 : Step(2067): len = 413259, overlap = 105.469
PHY-3002 : Step(2068): len = 413780, overlap = 103.969
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000131721
PHY-3002 : Step(2069): len = 423796, overlap = 83.8438
PHY-3002 : Step(2070): len = 430022, overlap = 74.2188
PHY-3002 : Step(2071): len = 442361, overlap = 59.5313
PHY-3002 : Step(2072): len = 454189, overlap = 48.9375
PHY-3002 : Step(2073): len = 461637, overlap = 43.8438
PHY-3002 : Step(2074): len = 470200, overlap = 37.375
PHY-3002 : Step(2075): len = 468204, overlap = 36.75
PHY-3002 : Step(2076): len = 464534, overlap = 39.2813
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000263442
PHY-3002 : Step(2077): len = 477433, overlap = 25.1563
PHY-3002 : Step(2078): len = 485264, overlap = 17.0938
PHY-3002 : Step(2079): len = 490542, overlap = 13.6563
PHY-3002 : Step(2080): len = 503041, overlap = 10.625
PHY-3002 : Step(2081): len = 516535, overlap = 7
PHY-3002 : Step(2082): len = 518630, overlap = 7.34375
PHY-3002 : Step(2083): len = 518548, overlap = 7.03125
PHY-3002 : Step(2084): len = 516918, overlap = 6.5
PHY-3002 : Step(2085): len = 514286, overlap = 10.9063
PHY-3002 : Step(2086): len = 510781, overlap = 13.4688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000526885
PHY-3002 : Step(2087): len = 525729, overlap = 6.5
PHY-3002 : Step(2088): len = 532735, overlap = 6.5
PHY-3002 : Step(2089): len = 540910, overlap = 6
PHY-3002 : Step(2090): len = 550307, overlap = 4.9375
PHY-3002 : Step(2091): len = 557183, overlap = 5.3125
PHY-3002 : Step(2092): len = 557263, overlap = 5.375
PHY-3002 : Step(2093): len = 555295, overlap = 5.03125
PHY-3002 : Step(2094): len = 554219, overlap = 1.71875
PHY-3002 : Step(2095): len = 553685, overlap = 1.40625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.27413e+06, over cnt = 809(2%), over = 1162, worst = 6
PHY-1002 : len = 1.28176e+06, over cnt = 448(1%), over = 584, worst = 5
PHY-1002 : len = 1.28346e+06, over cnt = 277(0%), over = 357, worst = 5
PHY-1002 : len = 1.2842e+06, over cnt = 179(0%), over = 235, worst = 5
PHY-1002 : len = 1.283e+06, over cnt = 133(0%), over = 181, worst = 5
PHY-1001 : End global iterations;  1.012129s wall, 1.734375s user + 0.062500s system = 1.796875s CPU (177.5%)

PHY-1001 : Congestion index: top1 = 68.13, top5 = 55.00, top10 = 49.38, top15 = 45.63.
PHY-3001 : End congestion estimation;  1.660811s wall, 2.375000s user + 0.078125s system = 2.453125s CPU (147.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8262 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.502365s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (108.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000475649
PHY-3002 : Step(2096): len = 549648, overlap = 31.5
PHY-3002 : Step(2097): len = 537761, overlap = 23.1875
PHY-3002 : Step(2098): len = 526230, overlap = 21.1563
PHY-3002 : Step(2099): len = 515834, overlap = 21.7188
PHY-3002 : Step(2100): len = 503596, overlap = 26.375
PHY-3002 : Step(2101): len = 496007, overlap = 28.1875
PHY-3002 : Step(2102): len = 487227, overlap = 27.7188
PHY-3002 : Step(2103): len = 481906, overlap = 30.4688
PHY-3002 : Step(2104): len = 477946, overlap = 30.0938
PHY-3002 : Step(2105): len = 473724, overlap = 28.375
PHY-3002 : Step(2106): len = 470290, overlap = 28.75
PHY-3002 : Step(2107): len = 467868, overlap = 27.8125
PHY-3002 : Step(2108): len = 466011, overlap = 26.7813
PHY-3002 : Step(2109): len = 464444, overlap = 28.2188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000951299
PHY-3002 : Step(2110): len = 476107, overlap = 21.9688
PHY-3002 : Step(2111): len = 484511, overlap = 15.375
PHY-3002 : Step(2112): len = 489814, overlap = 16.8125
PHY-3002 : Step(2113): len = 493300, overlap = 15.2188
PHY-3002 : Step(2114): len = 499198, overlap = 14.2188
PHY-3002 : Step(2115): len = 501269, overlap = 13.3438
PHY-3002 : Step(2116): len = 503797, overlap = 13.1875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0019026
PHY-3002 : Step(2117): len = 509920, overlap = 11.6563
PHY-3002 : Step(2118): len = 516717, overlap = 9.65625
PHY-3002 : Step(2119): len = 523587, overlap = 9.46875
PHY-3002 : Step(2120): len = 528582, overlap = 8.34375
PHY-3002 : Step(2121): len = 532185, overlap = 6.40625
PHY-3002 : Step(2122): len = 535402, overlap = 5.875
PHY-3002 : Step(2123): len = 538148, overlap = 6.25
PHY-3002 : Step(2124): len = 539858, overlap = 7
PHY-3002 : Step(2125): len = 541673, overlap = 6.71875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00376319
PHY-3002 : Step(2126): len = 544663, overlap = 6.5625
PHY-3002 : Step(2127): len = 550096, overlap = 6.3125
PHY-3002 : Step(2128): len = 554102, overlap = 5.90625
PHY-3002 : Step(2129): len = 557390, overlap = 4.9375
PHY-3002 : Step(2130): len = 563504, overlap = 2.46875
PHY-3002 : Step(2131): len = 568105, overlap = 3.34375
PHY-3002 : Step(2132): len = 569741, overlap = 3.5
PHY-3002 : Step(2133): len = 571873, overlap = 3.5
PHY-3002 : Step(2134): len = 573049, overlap = 3.78125
PHY-3002 : Step(2135): len = 573413, overlap = 3.75
PHY-3002 : Step(2136): len = 573401, overlap = 2.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00717173
PHY-3002 : Step(2137): len = 575770, overlap = 2.78125
PHY-3002 : Step(2138): len = 578140, overlap = 2.84375
PHY-3002 : Step(2139): len = 581823, overlap = 2.4375
PHY-3002 : Step(2140): len = 585106, overlap = 2.75
PHY-3002 : Step(2141): len = 587212, overlap = 2.3125
PHY-3002 : Step(2142): len = 590628, overlap = 2.78125
PHY-3002 : Step(2143): len = 593204, overlap = 3.28125
PHY-3002 : Step(2144): len = 593935, overlap = 2.84375
PHY-3002 : Step(2145): len = 595182, overlap = 2.8125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0130509
PHY-3002 : Step(2146): len = 595971, overlap = 2.8125
PHY-3002 : Step(2147): len = 599063, overlap = 4.0625
PHY-3002 : Step(2148): len = 601923, overlap = 4.40625
PHY-3002 : Step(2149): len = 602879, overlap = 3.8125
PHY-3002 : Step(2150): len = 603764, overlap = 3.78125
PHY-3002 : Step(2151): len = 605504, overlap = 3.28125
PHY-3002 : Step(2152): len = 607002, overlap = 3.21875
PHY-3002 : Step(2153): len = 607748, overlap = 3.21875
PHY-3002 : Step(2154): len = 608901, overlap = 3.1875
PHY-3002 : Step(2155): len = 609882, overlap = 3.03125
PHY-3002 : Step(2156): len = 610600, overlap = 2.78125
PHY-3002 : Step(2157): len = 611203, overlap = 2.625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.0225643
PHY-3002 : Step(2158): len = 611790, overlap = 2.78125
PHY-3002 : Step(2159): len = 613777, overlap = 2.53125
PHY-3002 : Step(2160): len = 615450, overlap = 2.25
PHY-3002 : Step(2161): len = 616111, overlap = 1.84375
PHY-3002 : Step(2162): len = 616882, overlap = 2.03125
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 83.06 peak overflow 2.25
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.46933e+06, over cnt = 339(0%), over = 411, worst = 3
PHY-1002 : len = 1.47042e+06, over cnt = 223(0%), over = 264, worst = 3
PHY-1002 : len = 1.47006e+06, over cnt = 152(0%), over = 180, worst = 3
PHY-1002 : len = 1.46762e+06, over cnt = 97(0%), over = 120, worst = 3
PHY-1002 : len = 1.46768e+06, over cnt = 73(0%), over = 91, worst = 3
PHY-1001 : End global iterations;  1.017909s wall, 1.906250s user + 0.015625s system = 1.921875s CPU (188.8%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 51.88, top10 = 46.88, top15 = 42.50.
PHY-1001 : End incremental global routing;  1.623325s wall, 2.625000s user + 0.015625s system = 2.640625s CPU (162.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8262 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.743520s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (100.9%)

OPT-1001 : 21 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7695 has valid locations, 147 needs to be replaced
PHY-3001 : design contains 7911 instances, 5889 luts, 1745 seqs, 168 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 635810
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.40454e+06, over cnt = 417(1%), over = 492, worst = 3
PHY-1002 : len = 1.40618e+06, over cnt = 244(0%), over = 280, worst = 3
PHY-1002 : len = 1.40528e+06, over cnt = 168(0%), over = 190, worst = 3
PHY-1002 : len = 1.40474e+06, over cnt = 125(0%), over = 143, worst = 3
PHY-1002 : len = 1.40481e+06, over cnt = 97(0%), over = 110, worst = 3
PHY-1001 : End global iterations;  1.002578s wall, 1.828125s user + 0.031250s system = 1.859375s CPU (185.5%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 51.25, top10 = 46.88, top15 = 42.50.
PHY-3001 : End congestion estimation;  2.349076s wall, 3.218750s user + 0.062500s system = 3.281250s CPU (139.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8388 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.489333s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (99.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2163): len = 634810, overlap = 0
PHY-3002 : Step(2164): len = 634810, overlap = 0
PHY-3002 : Step(2165): len = 634280, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.40488e+06, over cnt = 141(0%), over = 155, worst = 3
PHY-1002 : len = 1.4051e+06, over cnt = 119(0%), over = 132, worst = 3
PHY-1002 : len = 1.40438e+06, over cnt = 87(0%), over = 98, worst = 3
PHY-1002 : len = 1.40437e+06, over cnt = 83(0%), over = 94, worst = 3
PHY-1002 : len = 1.40437e+06, over cnt = 76(0%), over = 87, worst = 3
PHY-1001 : End global iterations;  0.608308s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (100.2%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 51.25, top10 = 46.88, top15 = 42.50.
PHY-3001 : End congestion estimation;  1.123402s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (100.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8388 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.488944s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (102.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00880077
PHY-3002 : Step(2166): len = 634131, overlap = 2.09375
PHY-3002 : Step(2167): len = 634131, overlap = 2.09375
PHY-3001 : Final: Len = 634131, Over = 2.09375
PHY-3001 : End incremental placement;  4.884074s wall, 5.765625s user + 0.250000s system = 6.015625s CPU (123.2%)

OPT-1001 : End high-fanout net optimization;  7.916628s wall, 9.796875s user + 0.265625s system = 10.062500s CPU (127.1%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.40941e+06, over cnt = 427(1%), over = 505, worst = 3
PHY-1002 : len = 1.41106e+06, over cnt = 267(0%), over = 306, worst = 3
PHY-1002 : len = 1.41044e+06, over cnt = 166(0%), over = 191, worst = 3
PHY-1002 : len = 1.40836e+06, over cnt = 109(0%), over = 128, worst = 2
PHY-1002 : len = 1.4081e+06, over cnt = 85(0%), over = 98, worst = 2
PHY-1001 : End global iterations;  1.027796s wall, 1.640625s user + 0.046875s system = 1.687500s CPU (164.2%)

PHY-1001 : Congestion index: top1 = 61.88, top5 = 51.25, top10 = 46.25, top15 = 43.13.
OPT-1001 : End congestion update;  1.615988s wall, 2.250000s user + 0.046875s system = 2.296875s CPU (142.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8388 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.389715s wall, 0.390625s user + 0.031250s system = 0.421875s CPU (108.3%)

OPT-1001 : Start: WNS 690 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 1466 TNS 0 NUM_FEPS 0 with 14 cells processed and 10996 slack improved
OPT-1001 : Iter 2: improved WNS 1866 TNS 0 NUM_FEPS 0 with 13 cells processed and 8428 slack improved
OPT-1001 : Iter 3: improved WNS 2068 TNS 0 NUM_FEPS 0 with 20 cells processed and 9662 slack improved
OPT-1001 : Iter 4: improved WNS 2304 TNS 0 NUM_FEPS 0 with 23 cells processed and 7840 slack improved
OPT-1001 : Iter 5: improved WNS 2604 TNS 0 NUM_FEPS 0 with 25 cells processed and 6196 slack improved
OPT-1001 : Iter 6: improved WNS 2704 TNS 0 NUM_FEPS 0 with 19 cells processed and 4806 slack improved
OPT-1001 : Iter 7: improved WNS 2704 TNS 0 NUM_FEPS 0 with 9 cells processed and 2066 slack improved
OPT-1001 : End global optimization;  3.391610s wall, 4.062500s user + 0.078125s system = 4.140625s CPU (122.1%)

OPT-1001 : End physical optimization;  11.317956s wall, 13.859375s user + 0.343750s system = 14.203125s CPU (125.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5889 LUT to BLE ...
SYN-4008 : Packed 5889 LUT and 713 SEQ to BLE.
SYN-4003 : Packing 1032 remaining SEQ's ...
SYN-4005 : Packed 994 SEQ with LUT/SLICE
SYN-4006 : 4189 single LUT's are left
SYN-4006 : 38 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5927/6207 primitive instances ...
PHY-3001 : End packing;  1.205564s wall, 1.203125s user + 0.000000s system = 1.203125s CPU (99.8%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3742 instances
RUN-1001 : 1815 mslices, 1816 lslices, 63 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7905 nets
RUN-1001 : 3164 nets have 2 pins
RUN-1001 : 3366 nets have [3 - 5] pins
RUN-1001 : 803 nets have [6 - 10] pins
RUN-1001 : 300 nets have [11 - 20] pins
RUN-1001 : 269 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 3740 instances, 3631 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : After packing: Len = 660938, Over = 30.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.46012e+06, over cnt = 377(1%), over = 451, worst = 3
PHY-1002 : len = 1.46118e+06, over cnt = 267(0%), over = 305, worst = 3
PHY-1002 : len = 1.46059e+06, over cnt = 148(0%), over = 165, worst = 3
PHY-1002 : len = 1.45888e+06, over cnt = 108(0%), over = 122, worst = 3
PHY-1002 : len = 1.45787e+06, over cnt = 89(0%), over = 102, worst = 3
PHY-1001 : End global iterations;  1.218050s wall, 1.828125s user + 0.015625s system = 1.843750s CPU (151.4%)

PHY-1001 : Congestion index: top1 = 63.75, top5 = 54.38, top10 = 48.13, top15 = 44.38.
PHY-3001 : End congestion estimation;  3.006299s wall, 3.671875s user + 0.031250s system = 3.703125s CPU (123.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7859 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.511108s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (107.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000226063
PHY-3002 : Step(2168): len = 639557, overlap = 31.5
PHY-3002 : Step(2169): len = 625513, overlap = 31.5
PHY-3002 : Step(2170): len = 615208, overlap = 39
PHY-3002 : Step(2171): len = 604731, overlap = 46
PHY-3002 : Step(2172): len = 597173, overlap = 43.5
PHY-3002 : Step(2173): len = 590803, overlap = 49.25
PHY-3002 : Step(2174): len = 583422, overlap = 54.75
PHY-3002 : Step(2175): len = 577720, overlap = 56.75
PHY-3002 : Step(2176): len = 572512, overlap = 66
PHY-3002 : Step(2177): len = 567132, overlap = 71
PHY-3002 : Step(2178): len = 563364, overlap = 75
PHY-3002 : Step(2179): len = 560178, overlap = 76.25
PHY-3002 : Step(2180): len = 555617, overlap = 78.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000452125
PHY-3002 : Step(2181): len = 572995, overlap = 61.5
PHY-3002 : Step(2182): len = 576195, overlap = 59
PHY-3002 : Step(2183): len = 581388, overlap = 51.25
PHY-3002 : Step(2184): len = 586801, overlap = 45.75
PHY-3002 : Step(2185): len = 592501, overlap = 44.75
PHY-3002 : Step(2186): len = 596599, overlap = 39
PHY-3002 : Step(2187): len = 601846, overlap = 37
PHY-3002 : Step(2188): len = 606733, overlap = 35.25
PHY-3002 : Step(2189): len = 609667, overlap = 34.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00090425
PHY-3002 : Step(2190): len = 620598, overlap = 31
PHY-3002 : Step(2191): len = 624395, overlap = 26.75
PHY-3002 : Step(2192): len = 629542, overlap = 25.75
PHY-3002 : Step(2193): len = 634258, overlap = 25
PHY-3002 : Step(2194): len = 638683, overlap = 23.75
PHY-3002 : Step(2195): len = 641613, overlap = 22.5
PHY-3002 : Step(2196): len = 645766, overlap = 22
PHY-3002 : Step(2197): len = 647929, overlap = 20.75
PHY-3002 : Step(2198): len = 649670, overlap = 20
PHY-3002 : Step(2199): len = 652867, overlap = 19.5
PHY-3002 : Step(2200): len = 653707, overlap = 20.75
PHY-3002 : Step(2201): len = 653957, overlap = 20.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0018085
PHY-3002 : Step(2202): len = 661702, overlap = 16.5
PHY-3002 : Step(2203): len = 664476, overlap = 14.25
PHY-3002 : Step(2204): len = 667553, overlap = 13.75
PHY-3002 : Step(2205): len = 670778, overlap = 13.75
PHY-3002 : Step(2206): len = 672282, overlap = 14.75
PHY-3002 : Step(2207): len = 674309, overlap = 13.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00323012
PHY-3002 : Step(2208): len = 678184, overlap = 12.25
PHY-3002 : Step(2209): len = 681028, overlap = 12.25
PHY-3002 : Step(2210): len = 683196, overlap = 10.5
PHY-3002 : Step(2211): len = 685558, overlap = 10
PHY-3002 : Step(2212): len = 687260, overlap = 8.75
PHY-3002 : Step(2213): len = 688852, overlap = 9
PHY-3002 : Step(2214): len = 690582, overlap = 9.25
PHY-3002 : Step(2215): len = 691573, overlap = 8.75
PHY-3002 : Step(2216): len = 692584, overlap = 9.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00569905
PHY-3002 : Step(2217): len = 694935, overlap = 10.25
PHY-3002 : Step(2218): len = 697223, overlap = 11
PHY-3002 : Step(2219): len = 699345, overlap = 10
PHY-3002 : Step(2220): len = 700586, overlap = 8.25
PHY-3002 : Step(2221): len = 701880, overlap = 9
PHY-3002 : Step(2222): len = 703167, overlap = 8.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  3.061713s wall, 2.062500s user + 2.234375s system = 4.296875s CPU (140.3%)

PHY-3001 : Trial Legalized: Len = 717815
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.5992e+06, over cnt = 395(1%), over = 464, worst = 4
PHY-1002 : len = 1.60006e+06, over cnt = 289(0%), over = 343, worst = 4
PHY-1002 : len = 1.6e+06, over cnt = 202(0%), over = 240, worst = 4
PHY-1002 : len = 1.59552e+06, over cnt = 130(0%), over = 157, worst = 4
PHY-1002 : len = 1.59266e+06, over cnt = 92(0%), over = 113, worst = 4
PHY-1001 : End global iterations;  1.062608s wall, 1.812500s user + 0.015625s system = 1.828125s CPU (172.0%)

PHY-1001 : Congestion index: top1 = 69.38, top5 = 56.25, top10 = 51.88, top15 = 46.25.
PHY-3001 : End congestion estimation;  1.757341s wall, 2.531250s user + 0.015625s system = 2.546875s CPU (144.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7859 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.545209s wall, 0.578125s user + 0.062500s system = 0.640625s CPU (117.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000561531
PHY-3002 : Step(2223): len = 688794, overlap = 8
PHY-3002 : Step(2224): len = 677470, overlap = 8.75
PHY-3002 : Step(2225): len = 667295, overlap = 15.75
PHY-3002 : Step(2226): len = 660285, overlap = 17
PHY-3002 : Step(2227): len = 653277, overlap = 21.75
PHY-3002 : Step(2228): len = 648362, overlap = 21.5
PHY-3002 : Step(2229): len = 642670, overlap = 26.25
PHY-3002 : Step(2230): len = 639756, overlap = 23
PHY-3002 : Step(2231): len = 637329, overlap = 26.5
PHY-3002 : Step(2232): len = 635575, overlap = 28.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.034152s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (91.5%)

PHY-3001 : Legalized: Len = 643469, Over = 0
PHY-3001 : Spreading special nets. 10 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.021268s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (73.5%)

PHY-3001 : 12 instances has been re-located, deltaX = 0, deltaY = 9, maxDist = 1.
PHY-3001 : Final: Len = 643605, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.43921e+06, over cnt = 412(1%), over = 478, worst = 3
PHY-1002 : len = 1.44062e+06, over cnt = 268(0%), over = 302, worst = 3
PHY-1002 : len = 1.44028e+06, over cnt = 170(0%), over = 188, worst = 3
PHY-1002 : len = 1.43459e+06, over cnt = 74(0%), over = 83, worst = 3
PHY-1002 : len = 1.4343e+06, over cnt = 55(0%), over = 63, worst = 2
PHY-1001 : End global iterations;  1.136515s wall, 1.890625s user + 0.000000s system = 1.890625s CPU (166.4%)

PHY-1001 : Congestion index: top1 = 69.38, top5 = 57.50, top10 = 50.63, top15 = 45.00.
PHY-1001 : End incremental global routing;  1.939672s wall, 2.703125s user + 0.062500s system = 2.765625s CPU (142.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7859 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.488477s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (108.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.455131s wall, 4.250000s user + 0.078125s system = 4.328125s CPU (125.3%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.43921e+06, over cnt = 412(1%), over = 478, worst = 3
PHY-1002 : len = 1.44062e+06, over cnt = 268(0%), over = 302, worst = 3
PHY-1002 : len = 1.44028e+06, over cnt = 170(0%), over = 188, worst = 3
PHY-1002 : len = 1.43459e+06, over cnt = 74(0%), over = 83, worst = 3
PHY-1002 : len = 1.4343e+06, over cnt = 55(0%), over = 63, worst = 2
PHY-1001 : End global iterations;  1.112170s wall, 1.687500s user + 0.062500s system = 1.750000s CPU (157.4%)

PHY-1001 : Congestion index: top1 = 69.38, top5 = 57.50, top10 = 50.63, top15 = 45.00.
OPT-1001 : End congestion update;  1.773376s wall, 2.343750s user + 0.078125s system = 2.421875s CPU (136.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7859 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.407398s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (99.7%)

OPT-1001 : Start: WNS 1260 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3671 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3740 instances, 3631 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 645088, Over = 0
PHY-3001 : End spreading;  0.017475s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.4%)

PHY-3001 : Final: Len = 645088, Over = 0
PHY-3001 : End incremental legalization;  0.187509s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (108.3%)

OPT-1001 : Iter 1: improved WNS 2331 TNS 0 NUM_FEPS 0 with 10 cells processed and 2329 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3671 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3740 instances, 3631 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 648562, Over = 0
PHY-3001 : End spreading;  0.017438s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.6%)

PHY-3001 : Final: Len = 648562, Over = 0
PHY-3001 : End incremental legalization;  0.183966s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (110.4%)

OPT-1001 : Iter 2: improved WNS 2669 TNS 0 NUM_FEPS 0 with 9 cells processed and 2845 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3671 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3740 instances, 3631 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 650814, Over = 0
PHY-3001 : End spreading;  0.017715s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (88.2%)

PHY-3001 : Final: Len = 650814, Over = 0
PHY-3001 : End incremental legalization;  0.186821s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (108.7%)

OPT-1001 : Iter 3: improved WNS 3092 TNS 0 NUM_FEPS 0 with 7 cells processed and 1294 slack improved
OPT-1001 : End path based optimization;  20.218018s wall, 20.859375s user + 0.203125s system = 21.062500s CPU (104.2%)

OPT-1001 : End physical optimization;  23.678729s wall, 25.109375s user + 0.281250s system = 25.390625s CPU (107.2%)

RUN-1003 : finish command "place" in  67.814949s wall, 107.390625s user + 11.062500s system = 118.453125s CPU (174.7%)

RUN-1004 : used memory is 1507 MB, reserved memory is 1678 MB, peak memory is 2098 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        75
  #input                   21
  #output                  43
  #inout                   11

Utilization Statistics
#lut                     6867   out of  19600   35.04%
#reg                     1762   out of  19600    8.99%
#le                      6905
  #lut only              5143   out of   6905   74.48%
  #reg only                38   out of   6905    0.55%
  #lut&reg               1724   out of   6905   24.97%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       63   out of    188   33.51%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO        INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
      en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR      OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS        OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]     OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]     OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]     OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]     OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]     OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]     OUTPUT        K11        LVCMOS33           8            NONE       NONE    
  LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD        OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS        OUTPUT        H13        LVCMOS33           8            NONE       NONE    
    LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR        OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]        OUTPUT        F16        LVCMOS33           8            NONE       NONE    
     LED[6]        OUTPUT        E16        LVCMOS33           8            NONE       NONE    
     LED[5]        OUTPUT        E13        LVCMOS33           8            NONE       NONE    
     LED[4]        OUTPUT        C16        LVCMOS33           8            NONE       NONE    
     LED[3]        OUTPUT        C15        LVCMOS33           8            NONE       NONE    
     LED[2]        OUTPUT        B16        LVCMOS33           8            NONE       NONE    
     LED[1]        OUTPUT        B15        LVCMOS33           8            NONE       NONE    
     LED[0]        OUTPUT        H16        LVCMOS33           8            N/A        NONE    
  PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz      OUTPUT         E4        LVCMOS33           8            N/A        NONE    
     Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       NONE    
    SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS        OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI       OUTPUT        F14        LVCMOS33           8            NONE       OREG    
     TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep         OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
     IO[7]          INOUT         J6        LVCMOS33           8            N/A        NONE    
     IO[6]          INOUT        J13        LVCMOS33           8            N/A        NONE    
     IO[5]          INOUT        R14        LVCMOS33           8            N/A        NONE    
     IO[4]          INOUT        H14        LVCMOS33           8            N/A        NONE    
     IO[3]          INOUT         M2        LVCMOS33           8            N/A        NONE    
     IO[2]          INOUT         D1        LVCMOS33           8            N/A        NONE    
     IO[1]          INOUT        F15        LVCMOS33           8           PULLUP      NONE    
     IO[0]          INOUT        D16        LVCMOS33           8           PULLUP      NONE    
  PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6905  |6711   |156    |1769   |37     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3742 instances
RUN-1001 : 1815 mslices, 1816 lslices, 63 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7905 nets
RUN-1001 : 3164 nets have 2 pins
RUN-1001 : 3366 nets have [3 - 5] pins
RUN-1001 : 803 nets have [6 - 10] pins
RUN-1001 : 300 nets have [11 - 20] pins
RUN-1001 : 269 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.44962e+06, over cnt = 406(1%), over = 469, worst = 3
PHY-1002 : len = 1.45079e+06, over cnt = 280(0%), over = 317, worst = 3
PHY-1002 : len = 1.44274e+06, over cnt = 118(0%), over = 134, worst = 2
PHY-1002 : len = 1.43341e+06, over cnt = 40(0%), over = 46, worst = 2
PHY-1002 : len = 1.41587e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.091144s wall, 1.812500s user + 0.031250s system = 1.843750s CPU (169.0%)

PHY-1001 : Congestion index: top1 = 68.75, top5 = 56.88, top10 = 50.63, top15 = 45.63.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7859 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 34 out of 7905 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7859 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 689 to 17
PHY-1001 : End pin swap;  0.372701s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (104.8%)

PHY-1001 : End global routing;  4.523940s wall, 5.328125s user + 0.093750s system = 5.421875s CPU (119.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 99280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.185809s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (100.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 106176, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.302725s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (103.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 106176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.006947s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 96% nets.
PHY-1002 : len = 1.19295e+06, over cnt = 803(0%), over = 806, worst = 2
PHY-1001 : End Routed; 31.225129s wall, 52.062500s user + 0.953125s system = 53.015625s CPU (169.8%)

PHY-1001 : Update timing.....
PHY-1001 : 2715/7660(35%) critical/total net(s), WNS -4.094ns, TNS -890.596ns, False end point 621.
PHY-1001 : End update timing;  1.959419s wall, 2.312500s user + 0.078125s system = 2.390625s CPU (122.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.19942e+06, over cnt = 337(0%), over = 338, worst = 2
PHY-1001 : End DR Iter 1; 1.924253s wall, 2.500000s user + 0.093750s system = 2.593750s CPU (134.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.20225e+06, over cnt = 72(0%), over = 72, worst = 1
PHY-1001 : End DR Iter 2; 0.662228s wall, 0.890625s user + 0.062500s system = 0.953125s CPU (143.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.20333e+06, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 3; 0.208721s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (104.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.20341e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.20341e+06
PHY-1001 : End DR Iter 4; 0.109981s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (99.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  41.104890s wall, 63.140625s user + 1.265625s system = 64.406250s CPU (156.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  46.283879s wall, 69.140625s user + 1.390625s system = 70.531250s CPU (152.4%)

RUN-1004 : used memory is 1568 MB, reserved memory is 1749 MB, peak memory is 2098 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        75
  #input                   21
  #output                  43
  #inout                   11

Utilization Statistics
#lut                     6867   out of  19600   35.04%
#reg                     1762   out of  19600    8.99%
#le                      6905
  #lut only              5143   out of   6905   74.48%
  #reg only                38   out of   6905    0.55%
  #lut&reg               1724   out of   6905   24.97%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       63   out of    188   33.51%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       7   out of     16   43.75%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO        INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
      en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR      OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS        OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]     OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]     OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]     OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]     OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]     OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]     OUTPUT        K11        LVCMOS33           8            NONE       NONE    
  LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD        OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS        OUTPUT        H13        LVCMOS33           8            NONE       NONE    
    LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR        OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]        OUTPUT        F16        LVCMOS33           8            NONE       NONE    
     LED[6]        OUTPUT        E16        LVCMOS33           8            NONE       NONE    
     LED[5]        OUTPUT        E13        LVCMOS33           8            NONE       NONE    
     LED[4]        OUTPUT        C16        LVCMOS33           8            NONE       NONE    
     LED[3]        OUTPUT        C15        LVCMOS33           8            NONE       NONE    
     LED[2]        OUTPUT        B16        LVCMOS33           8            NONE       NONE    
     LED[1]        OUTPUT        B15        LVCMOS33           8            NONE       NONE    
     LED[0]        OUTPUT        H16        LVCMOS33           8            N/A        NONE    
  PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz      OUTPUT         E4        LVCMOS33           8            N/A        NONE    
     Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       NONE    
    SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS        OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI       OUTPUT        F14        LVCMOS33           8            NONE       OREG    
     TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep         OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
     IO[7]          INOUT         J6        LVCMOS33           8            N/A        NONE    
     IO[6]          INOUT        J13        LVCMOS33           8            N/A        NONE    
     IO[5]          INOUT        R14        LVCMOS33           8            N/A        NONE    
     IO[4]          INOUT        H14        LVCMOS33           8            N/A        NONE    
     IO[3]          INOUT         M2        LVCMOS33           8            N/A        NONE    
     IO[2]          INOUT         D1        LVCMOS33           8            N/A        NONE    
     IO[1]          INOUT        F15        LVCMOS33           8           PULLUP      NONE    
     IO[0]          INOUT        D16        LVCMOS33           8           PULLUP      NONE    
  PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6905  |6711   |156    |1769   |37     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       3099  
    #2         2       2176  
    #3         3       731   
    #4         4       458   
    #5        5-10     852   
    #6       11-50     501   
    #7       51-100     15   
  Average     3.75           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  3.319677s wall, 3.609375s user + 0.234375s system = 3.843750s CPU (115.8%)

RUN-1004 : used memory is 1568 MB, reserved memory is 1749 MB, peak memory is 2098 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 33, tpin num: 38838, tnet num: 7859, tinst num: 3740, tnode num: 43874, tedge num: 65636.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.262298s wall, 1.281250s user + 0.015625s system = 1.296875s CPU (102.7%)

RUN-1004 : used memory is 1573 MB, reserved memory is 1749 MB, peak memory is 2098 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 7859 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 7 (5 unconstrainted).
TMR-5009 WARNING: No clock constraint on 5 clock net(s): 
	LED_Interface/light_clk
	Pwm_CLK
	QN_REF24MHz_pad
	keyboard/scan_clk
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  2.345009s wall, 2.343750s user + 0.046875s system = 2.390625s CPU (101.9%)

RUN-1004 : used memory is 1892 MB, reserved memory is 2064 MB, peak memory is 2098 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3742
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7905, pip num: 94663
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 3023 valid insts, and 251634 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000" in  13.893318s wall, 97.921875s user + 0.718750s system = 98.640625s CPU (710.0%)

RUN-1004 : used memory is 1971 MB, reserved memory is 2143 MB, peak memory is 2098 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.508033s wall, 1.453125s user + 0.078125s system = 1.531250s CPU (101.5%)

RUN-1004 : used memory is 2045 MB, reserved memory is 2213 MB, peak memory is 2098 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.257311s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (1.7%)

RUN-1004 : used memory is 2075 MB, reserved memory is 2245 MB, peak memory is 2098 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.254564s wall, 1.671875s user + 0.125000s system = 1.796875s CPU (19.4%)

RUN-1004 : used memory is 2033 MB, reserved memory is 2203 MB, peak memory is 2098 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.414679s wall, 1.437500s user + 0.046875s system = 1.484375s CPU (104.9%)

RUN-1004 : used memory is 2069 MB, reserved memory is 2238 MB, peak memory is 2098 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.173138s wall, 0.140625s user + 0.109375s system = 0.250000s CPU (3.5%)

RUN-1004 : used memory is 2077 MB, reserved memory is 2246 MB, peak memory is 2098 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.080694s wall, 1.703125s user + 0.171875s system = 1.875000s CPU (20.6%)

RUN-1004 : used memory is 2035 MB, reserved memory is 2204 MB, peak memory is 2098 MB
GUI-1001 : Download success!
