Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Sat Oct 26 06:57:38 2024
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                6.21e-03    0.194 1.35e+07    0.214 100.0
  CLK_GATE_U0 (CLK_GATE)               1.51e-03 4.65e-03 3.71e+04 6.20e-03   2.9
  ALU_U0 (ALU_OPER_WIDTH8_OUT_WIDTH16)    0.000 1.23e-02 4.20e+06 1.65e-02   7.7
    mult_49 (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                          0.000    0.000 1.65e+06 1.65e-03   0.8
    add_43 (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_0)
                                          0.000    0.000 2.05e+05 2.05e-04   0.1
    sub_46 (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_sub_0)
                                          0.000    0.000 2.48e+05 2.48e-04   0.1
    div_52 (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                          0.000    0.000 1.24e+06 1.24e-03   0.6
  RegFile_U0 (RegFile_WIDTH8_DEPTH16_ADDR4)
                                       1.93e-03 9.96e-02 3.16e+06    0.105  48.9
  SYS_CTRL_U0 (SYS_CTRL)                  0.000 5.79e-03 6.07e+05 6.39e-03   3.0
  UART_U0 (UART)                       5.94e-04 1.94e-03 2.03e+06 4.56e-03   2.1
    U0_UART_RX (UART_RX)               4.05e-04 1.79e-03 1.37e+06 3.57e-03   1.7
      desarilzer_u0 (desarilzer)          0.000 4.49e-04 1.74e+05 6.23e-04   0.3
      stop_check_u0 (stop_check)          0.000    0.000 1.32e+04 1.32e-05   0.0
      start_check_u0 (start_check)        0.000    0.000 2.12e+03 2.12e-06   0.0
      parity_check_u0 (parity_check)      0.000    0.000 1.15e+05 1.15e-04   0.1
      edge_bit_counter_u0 (edge_bit_counter)
                                       1.42e-04 7.51e-04 3.91e+05 1.28e-03   0.6
      data_sampling_u0 (data_sampling) 1.90e-05 2.48e-04 3.88e+05 6.55e-04   0.3
      FSM_u0 (UART_RX_FSM)             6.85e-05 3.33e-04 2.82e+05 6.83e-04   0.3
    U0_UART_TX (UART_TX)               1.74e-04 1.36e-04 6.52e+05 9.63e-04   0.4
      MUX (MUX_4x1)                       0.000    0.000 2.73e+04 2.73e-05   0.0
      fsm (UART_TX_FSM)                   0.000 1.49e-05 8.41e+04 9.90e-05   0.0
      Serializer (serializer)             0.000 6.42e-05 2.76e+05 3.40e-04   0.2
      PAR_calc (Parity_Calc)              0.000 4.47e-05 2.59e+05 3.04e-04   0.1
  Clk_Div_U1 (Clk_Div_1)               1.64e-04 5.18e-04 5.40e+05 1.22e-03   0.6
    add_44 (Clk_Div_1_DW01_inc_0)         0.000    0.000 8.37e+04 8.37e-05   0.0
  CLKDIV_MUX_U0 (CLKDIV_MUX_WIDTH4)       0.000    0.000 3.90e+04 3.90e-05   0.0
  Clk_Div_U0 (Clk_Div_0)               5.43e-05 7.07e-04 4.92e+05 1.25e-03   0.6
    add_44 (Clk_Div_0_DW01_inc_0)      5.08e-06 1.82e-05 8.32e+04 1.06e-04   0.0
  PULSE_GEN_U0 (PULSE_GEN)                0.000 9.95e-06 2.32e+04 3.31e-05   0.0
  FIFO_U0 (FIFO_DATA_WIDTH8)           1.14e-03 5.74e-02 2.17e+06 6.07e-02  28.4
    DF_SYNC_U1 (DF_SYNC_1)                0.000 3.98e-05 7.48e+04 1.15e-04   0.1
    DF_SYNC_U0 (DF_SYNC_0)                0.000 5.79e-03 8.23e+04 5.87e-03   2.7
    FIFO_RD_U0 (FIFO_RD)                  0.000 3.44e-05 2.43e+05 2.77e-04   0.1
    FIFO_WR_U0 (FIFO_WR)                  0.000 5.06e-03 2.42e+05 5.31e-03   2.5
    FIFO_MEM_CNTRL_U0 (FIFO_MEM_CNTRL_DATA_WIDTH8)
                                       9.11e-04 4.65e-02 1.51e+06 4.89e-02  22.9
  DATA_SYNC_U0 (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                          0.000 8.68e-03 1.72e+05 8.85e-03   4.1
  RST_SYNC_U1 (RST_SYNC_NUM_STAGES2_1) 6.44e-06 2.36e-04 2.40e+04 2.67e-04   0.1
  RST_SYNC_U0 (RST_SYNC_NUM_STAGES2_0) 1.30e-05 2.25e-03 2.53e+04 2.29e-03   1.1
1
