Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /media/n1tr0/67fdcdf5-145b-465f-85e9-a8c08b128490/vivado/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim1_behav xil_defaultlib.sim1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'PC_cs' is not declared under prefix 'SCP' [/home/n1tr0/RISCV-pipelined-processor/pipelined_processor/pipelined_processor.srcs/sim_1/new/sim.v:33]
ERROR: [VRFC 10-2991] 'Inst' is not declared under prefix 'SCP' [/home/n1tr0/RISCV-pipelined-processor/pipelined_processor/pipelined_processor.srcs/sim_1/new/sim.v:34]
ERROR: [VRFC 10-2991] 'regs' is not declared under prefix 'RF1' [/home/n1tr0/RISCV-pipelined-processor/pipelined_processor/pipelined_processor.srcs/sim_1/new/sim.v:35]
ERROR: [VRFC 10-2991] 'regs' is not declared under prefix 'RF1' [/home/n1tr0/RISCV-pipelined-processor/pipelined_processor/pipelined_processor.srcs/sim_1/new/sim.v:36]
ERROR: [VRFC 10-2991] 'regs' is not declared under prefix 'RF1' [/home/n1tr0/RISCV-pipelined-processor/pipelined_processor/pipelined_processor.srcs/sim_1/new/sim.v:37]
ERROR: [VRFC 10-2991] 'regs' is not declared under prefix 'RF1' [/home/n1tr0/RISCV-pipelined-processor/pipelined_processor/pipelined_processor.srcs/sim_1/new/sim.v:38]
ERROR: [VRFC 10-2991] 'regs' is not declared under prefix 'RF1' [/home/n1tr0/RISCV-pipelined-processor/pipelined_processor/pipelined_processor.srcs/sim_1/new/sim.v:39]
ERROR: [VRFC 10-2991] 'regs' is not declared under prefix 'RF1' [/home/n1tr0/RISCV-pipelined-processor/pipelined_processor/pipelined_processor.srcs/sim_1/new/sim.v:40]
ERROR: [VRFC 10-2991] 'regs' is not declared under prefix 'RF1' [/home/n1tr0/RISCV-pipelined-processor/pipelined_processor/pipelined_processor.srcs/sim_1/new/sim.v:41]
ERROR: [VRFC 10-2991] 'DataMem1' is not declared under prefix 'SCP' [/home/n1tr0/RISCV-pipelined-processor/pipelined_processor/pipelined_processor.srcs/sim_1/new/sim.v:42]
ERROR: [VRFC 10-2991] 'DataMem1' is not declared under prefix 'SCP' [/home/n1tr0/RISCV-pipelined-processor/pipelined_processor/pipelined_processor.srcs/sim_1/new/sim.v:43]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
