# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/xinyu/OneDrive/Documents/EE\ 271/Lab/lab\ 4/lab4 {C:/Users/xinyu/OneDrive/Documents/EE 271/Lab/lab 4/lab4/Lights.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:02:08 on May 09,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/xinyu/OneDrive/Documents/EE 271/Lab/lab 4/lab4" C:/Users/xinyu/OneDrive/Documents/EE 271/Lab/lab 4/lab4/Lights.sv 
# -- Compiling module Lights
# -- Compiling module Lights_testbench
# 
# Top level modules:
# 	Lights_testbench
# End time: 00:02:08 on May 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/xinyu/OneDrive/Documents/EE\ 271/Lab/lab\ 4/lab4 {C:/Users/xinyu/OneDrive/Documents/EE 271/Lab/lab 4/lab4/Winner.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:02:08 on May 09,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/xinyu/OneDrive/Documents/EE 271/Lab/lab 4/lab4" C:/Users/xinyu/OneDrive/Documents/EE 271/Lab/lab 4/lab4/Winner.sv 
# -- Compiling module Winner
# -- Compiling module Winner_testbench
# 
# Top level modules:
# 	Winner_testbench
# End time: 00:02:08 on May 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/xinyu/OneDrive/Documents/EE\ 271/Lab/lab\ 4/lab4 {C:/Users/xinyu/OneDrive/Documents/EE 271/Lab/lab 4/lab4/D_FF.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:02:08 on May 09,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/xinyu/OneDrive/Documents/EE 271/Lab/lab 4/lab4" C:/Users/xinyu/OneDrive/Documents/EE 271/Lab/lab 4/lab4/D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 00:02:08 on May 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/xinyu/OneDrive/Documents/EE\ 271/Lab/lab\ 4/lab4 {C:/Users/xinyu/OneDrive/Documents/EE 271/Lab/lab 4/lab4/DE1_SoC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:02:08 on May 09,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/xinyu/OneDrive/Documents/EE 271/Lab/lab 4/lab4" C:/Users/xinyu/OneDrive/Documents/EE 271/Lab/lab 4/lab4/DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 00:02:09 on May 09,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/xinyu/OneDrive/Documents/EE\ 271/Lab/lab\ 4/lab4 {C:/Users/xinyu/OneDrive/Documents/EE 271/Lab/lab 4/lab4/Play.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:02:09 on May 09,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/xinyu/OneDrive/Documents/EE 271/Lab/lab 4/lab4" C:/Users/xinyu/OneDrive/Documents/EE 271/Lab/lab 4/lab4/Play.sv 
# -- Compiling module Play
# -- Compiling module Play_testbench
# 
# Top level modules:
# 	Play_testbench
# End time: 00:02:09 on May 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.DE1_SoC_testbench
# vsim work.DE1_SoC_testbench 
# Start time: 00:02:30 on May 09,2019
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.D_FF
# Loading work.Play
# Loading work.Lights
# Loading work.Winner
add wave -position end  sim:/DE1_SoC_testbench/CLOCK_PERIOD
add wave -position end  sim:/DE1_SoC_testbench/HEX0
add wave -position end  sim:/DE1_SoC_testbench/LEDR
add wave -position end  sim:/DE1_SoC_testbench/KEY
add wave -position end  sim:/DE1_SoC_testbench/SW
add wave -position end  sim:/DE1_SoC_testbench/clk
run -all
# ** Note: $stop    : C:/Users/xinyu/OneDrive/Documents/EE 271/Lab/lab 4/lab4/DE1_SoC.sv(113)
#    Time: 5400 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at C:/Users/xinyu/OneDrive/Documents/EE 271/Lab/lab 4/lab4/DE1_SoC.sv line 113
# End time: 17:45:36 on May 09,2019, Elapsed time: 17:43:06
# Errors: 0, Warnings: 0
