#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001caf8c6c2b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001caf8bb8d90 .scope module, "tb" "tb" 3 36;
 .timescale -12 -12;
L_000001caf8bba8e0 .functor NOT 1, L_000001caf8c0f9c0, C4<0>, C4<0>, C4<0>;
L_000001caf8bba800 .functor XOR 25, L_000001caf8c0e340, L_000001caf8c0e520, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_000001caf8bba790 .functor XOR 25, L_000001caf8bba800, L_000001caf8c0e5c0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v000001caf8c0f600_0 .net *"_ivl_10", 24 0, L_000001caf8c0e5c0;  1 drivers
v000001caf8c0e7a0_0 .net *"_ivl_12", 24 0, L_000001caf8bba790;  1 drivers
v000001caf8c0ea20_0 .net *"_ivl_2", 24 0, L_000001caf8c0ff60;  1 drivers
v000001caf8c0f060_0 .net *"_ivl_4", 24 0, L_000001caf8c0e340;  1 drivers
v000001caf8c0f560_0 .net *"_ivl_6", 24 0, L_000001caf8c0e520;  1 drivers
v000001caf8c0e160_0 .net *"_ivl_8", 24 0, L_000001caf8bba800;  1 drivers
v000001caf8c0ec00_0 .var "clk", 0 0;
v000001caf8c0f740_0 .net "done_dut", 0 0, v000001caf8c0fc40_0;  1 drivers
v000001caf8c0efc0_0 .net "done_ref", 0 0, L_000001caf8c0fe20;  1 drivers
v000001caf8c0e480_0 .net "in", 7 0, v000001caf8c0fce0_0;  1 drivers
v000001caf8c0f240_0 .net "out_bytes_dut", 23 0, v000001caf8c0f6a0_0;  1 drivers
v000001caf8c0ee80_0 .net "out_bytes_ref", 23 0, L_000001caf8c0f2e0;  1 drivers
v000001caf8c0f880_0 .net "reset", 0 0, v000001caf8c0ed40_0;  1 drivers
v000001caf8c0eac0_0 .var/2u "stats1", 223 0;
v000001caf8c0e0c0_0 .var/2u "strobe", 0 0;
v000001caf8c0f920_0 .net "tb_match", 0 0, L_000001caf8c0f9c0;  1 drivers
v000001caf8c0f100_0 .net "tb_mismatch", 0 0, L_000001caf8bba8e0;  1 drivers
E_000001caf8b8e3b0/0 .event negedge, v000001caf8b8a8b0_0;
E_000001caf8b8e3b0/1 .event posedge, v000001caf8b8a8b0_0;
E_000001caf8b8e3b0 .event/or E_000001caf8b8e3b0/0, E_000001caf8b8e3b0/1;
L_000001caf8c0ff60 .concat [ 1 24 0 0], L_000001caf8c0fe20, L_000001caf8c0f2e0;
L_000001caf8c0e340 .concat [ 1 24 0 0], L_000001caf8c0fe20, L_000001caf8c0f2e0;
L_000001caf8c0e520 .concat [ 1 24 0 0], v000001caf8c0fc40_0, v000001caf8c0f6a0_0;
L_000001caf8c0e5c0 .concat [ 1 24 0 0], L_000001caf8c0fe20, L_000001caf8c0f2e0;
L_000001caf8c0f9c0 .cmp/eeq 25, L_000001caf8c0ff60, L_000001caf8bba790;
S_000001caf8c69940 .scope module, "good1" "RefModule" 3 81, 4 2 0, S_000001caf8bb8d90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 24 "out_bytes";
    .port_info 4 /OUTPUT 1 "done";
P_000001caf8b91f30 .param/l "BYTE1" 0 4 10, +C4<00000000000000000000000000000000>;
P_000001caf8b91f68 .param/l "BYTE2" 0 4 10, +C4<00000000000000000000000000000001>;
P_000001caf8b91fa0 .param/l "BYTE3" 0 4 10, +C4<00000000000000000000000000000010>;
P_000001caf8b91fd8 .param/l "DONE" 0 4 10, +C4<00000000000000000000000000000011>;
L_000001caf8fb0118 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v000001caf8b8abd0_0 .net *"_ivl_10", 23 0, L_000001caf8fb0118;  1 drivers
v000001caf8b8b210_0 .net *"_ivl_2", 31 0, L_000001caf8c0e3e0;  1 drivers
L_000001caf8fb0088 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001caf8b8a810_0 .net *"_ivl_5", 29 0, L_000001caf8fb0088;  1 drivers
L_000001caf8fb00d0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000001caf8b8aa90_0 .net/2u *"_ivl_6", 31 0, L_000001caf8fb00d0;  1 drivers
v000001caf8b8a8b0_0 .net "clk", 0 0, v000001caf8c0ec00_0;  1 drivers
v000001caf8b8ac70_0 .net "done", 0 0, L_000001caf8c0fe20;  alias, 1 drivers
v000001caf8b8b170_0 .net "in", 7 0, v000001caf8c0fce0_0;  alias, 1 drivers
v000001caf8b8a950_0 .net "in3", 0 0, L_000001caf8c0fec0;  1 drivers
v000001caf8b8ad10_0 .var "next", 1 0;
v000001caf8b8ae50_0 .net "out_bytes", 23 0, L_000001caf8c0f2e0;  alias, 1 drivers
v000001caf8b8b3f0_0 .var "out_bytes_r", 23 0;
v000001caf8b8aef0_0 .net "reset", 0 0, v000001caf8c0ed40_0;  alias, 1 drivers
v000001caf8b8b030_0 .var "state", 1 0;
E_000001caf8b8e4b0 .event posedge, v000001caf8b8a8b0_0;
E_000001caf8b8e9b0 .event edge, v000001caf8b8b030_0, v000001caf8b8a950_0;
L_000001caf8c0fec0 .part v000001caf8c0fce0_0, 3, 1;
L_000001caf8c0e3e0 .concat [ 2 30 0 0], v000001caf8b8b030_0, L_000001caf8fb0088;
L_000001caf8c0fe20 .cmp/eq 32, L_000001caf8c0e3e0, L_000001caf8fb00d0;
L_000001caf8c0f2e0 .functor MUXZ 24, L_000001caf8fb0118, v000001caf8b8b3f0_0, L_000001caf8c0fe20, C4<>;
S_000001caf8c69ad0 .scope module, "stim1" "stimulus_gen" 3 76, 3 6 0, S_000001caf8bb8d90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "in";
    .port_info 2 /OUTPUT 1 "reset";
v000001caf8b8b0d0_0 .net "clk", 0 0, v000001caf8c0ec00_0;  alias, 1 drivers
v000001caf8c0fce0_0 .var "in", 7 0;
v000001caf8c0ed40_0 .var "reset", 0 0;
E_000001caf8b8f270 .event negedge, v000001caf8b8a8b0_0;
S_000001caf8b946e0 .scope module, "top_module1" "TopModule" 3 88, 5 3 0, S_000001caf8bb8d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 24 "out_bytes";
    .port_info 4 /OUTPUT 1 "done";
v000001caf8c0fba0 .array "byte_buffer", 0 3, 7 0;
v000001caf8c0e200_0 .net "clk", 0 0, v000001caf8c0ec00_0;  alias, 1 drivers
v000001caf8c0fa60_0 .net "done", 0 0, v000001caf8c0fc40_0;  alias, 1 drivers
v000001caf8c0fc40_0 .var "done_r", 0 0;
v000001caf8c0f7e0_0 .net "in", 7 0, v000001caf8c0fce0_0;  alias, 1 drivers
v000001caf8c0e2a0_0 .net "out_bytes", 23 0, v000001caf8c0f6a0_0;  alias, 1 drivers
v000001caf8c0f6a0_0 .var "out_bytes_r", 23 0;
v000001caf8c0eca0_0 .net "reset", 0 0, v000001caf8c0ed40_0;  alias, 1 drivers
v000001caf8c0fd80_0 .var "state", 2 0;
S_000001caf8b94870 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 97, 3 97 0, S_000001caf8bb8d90;
 .timescale -12 -12;
E_000001caf8b8ebf0 .event edge, v000001caf8c0e0c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000001caf8c0e0c0_0;
    %nor/r;
    %assign/vec4 v000001caf8c0e0c0_0, 0;
    %wait E_000001caf8b8ebf0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000001caf8c69ad0;
T_1 ;
    %pushi/vec4 200, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001caf8b8f270;
    %vpi_func 3 14 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v000001caf8c0fce0_0, 0;
    %vpi_func 3 15 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v000001caf8c0ed40_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001caf8c0ed40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001caf8c0fce0_0, 0;
    %pushi/vec4 10, 0, 32;
T_1.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.3, 5;
    %jmp/1 T_1.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001caf8b8e4b0;
    %jmp T_1.2;
T_1.3 ;
    %pop/vec4 1;
    %pushi/vec4 200, 0, 32;
T_1.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.5, 5;
    %jmp/1 T_1.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_func 3 22 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v000001caf8c0fce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001caf8c0fce0_0, 4, 5;
    %wait E_000001caf8b8e4b0;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v000001caf8c0fce0_0, 0;
    %wait E_000001caf8b8e4b0;
    %vpi_func 3 27 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v000001caf8c0fce0_0, 0;
    %wait E_000001caf8b8e4b0;
    %jmp T_1.4;
T_1.5 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 31 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001caf8c69940;
T_2 ;
Ewait_0 .event/or E_000001caf8b8e9b0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000001caf8b8b030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v000001caf8b8a950_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.6, 8;
T_2.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.6, 8;
 ; End of false expr.
    %blend;
T_2.6;
    %pad/s 2;
    %store/vec4 v000001caf8b8ad10_0, 0, 2;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001caf8b8ad10_0, 0, 2;
    %jmp T_2.4;
T_2.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001caf8b8ad10_0, 0, 2;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v000001caf8b8a950_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %pad/s 2;
    %store/vec4 v000001caf8b8ad10_0, 0, 2;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001caf8c69940;
T_3 ;
    %wait E_000001caf8b8e4b0;
    %load/vec4 v000001caf8b8aef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001caf8b8b030_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001caf8b8ad10_0;
    %assign/vec4 v000001caf8b8b030_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001caf8c69940;
T_4 ;
    %wait E_000001caf8b8e4b0;
    %load/vec4 v000001caf8b8b3f0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v000001caf8b8b170_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001caf8b8b3f0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_000001caf8b946e0;
T_5 ;
    %wait E_000001caf8b8e4b0;
    %load/vec4 v000001caf8c0eca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001caf8c0fd80_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001caf8c0f6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001caf8c0fc40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001caf8c0fd80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001caf8c0fd80_0, 0;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v000001caf8c0f7e0_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.8, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001caf8c0fd80_0, 0;
    %load/vec4 v000001caf8c0f7e0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001caf8c0fba0, 0, 4;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001caf8c0fd80_0, 0;
T_5.9 ;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v000001caf8c0f7e0_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001caf8c0fba0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001caf8c0fd80_0, 0;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v000001caf8c0f7e0_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001caf8c0fba0, 0, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001caf8c0fd80_0, 0;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v000001caf8c0f7e0_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001caf8c0fba0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001caf8c0fd80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001caf8c0fc40_0, 0;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001caf8b946e0;
T_6 ;
    %wait E_000001caf8b8e4b0;
    %load/vec4 v000001caf8c0eca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001caf8c0f6a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001caf8c0fc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001caf8c0fba0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001caf8c0fba0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001caf8c0fba0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001caf8c0fba0, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 24;
    %assign/vec4 v000001caf8c0f6a0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001caf8bb8d90;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001caf8c0ec00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001caf8c0e0c0_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_000001caf8bb8d90;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v000001caf8c0ec00_0;
    %inv;
    %store/vec4 v000001caf8c0ec00_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_000001caf8bb8d90;
T_9 ;
    %vpi_call/w 3 68 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 69 "$dumpvars", 32'sb00000000000000000000000000000001, v000001caf8b8b0d0_0, v000001caf8c0f100_0, v000001caf8c0ec00_0, v000001caf8c0e480_0, v000001caf8c0f880_0, v000001caf8c0ee80_0, v000001caf8c0f240_0, v000001caf8c0efc0_0, v000001caf8c0f740_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_000001caf8bb8d90;
T_10 ;
    %load/vec4 v000001caf8c0eac0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_bytes", &PV<v000001caf8c0eac0_0, 128, 32>, &PV<v000001caf8c0eac0_0, 96, 32> {0 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has no mismatches.", "out_bytes" {0 0 0};
T_10.1 ;
    %load/vec4 v000001caf8c0eac0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_call/w 3 108 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", &PV<v000001caf8c0eac0_0, 64, 32>, &PV<v000001caf8c0eac0_0, 32, 32> {0 0 0};
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_10.3 ;
    %vpi_call/w 3 111 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000001caf8c0eac0_0, 192, 32>, &PV<v000001caf8c0eac0_0, 0, 32> {0 0 0};
    %vpi_call/w 3 112 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 113 "$display", "Mismatches: %1d in %1d samples", &PV<v000001caf8c0eac0_0, 192, 32>, &PV<v000001caf8c0eac0_0, 0, 32> {0 0 0};
    %end;
    .thread T_10, $final;
    .scope S_000001caf8bb8d90;
T_11 ;
    %wait E_000001caf8b8e3b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001caf8c0eac0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001caf8c0eac0_0, 4, 32;
    %load/vec4 v000001caf8c0f920_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000001caf8c0eac0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 124 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001caf8c0eac0_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001caf8c0eac0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001caf8c0eac0_0, 4, 32;
T_11.0 ;
    %load/vec4 v000001caf8c0ee80_0;
    %load/vec4 v000001caf8c0ee80_0;
    %load/vec4 v000001caf8c0f240_0;
    %xor;
    %load/vec4 v000001caf8c0ee80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v000001caf8c0eac0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 128 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001caf8c0eac0_0, 4, 32;
T_11.6 ;
    %load/vec4 v000001caf8c0eac0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001caf8c0eac0_0, 4, 32;
T_11.4 ;
    %load/vec4 v000001caf8c0efc0_0;
    %load/vec4 v000001caf8c0efc0_0;
    %load/vec4 v000001caf8c0f740_0;
    %xor;
    %load/vec4 v000001caf8c0efc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.8, 6;
    %load/vec4 v000001caf8c0eac0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.10, 4;
    %vpi_func 3 131 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001caf8c0eac0_0, 4, 32;
T_11.10 ;
    %load/vec4 v000001caf8c0eac0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001caf8c0eac0_0, 4, 32;
T_11.8 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001caf8bb8d90;
T_12 ;
    %delay 1000000, 0;
    %vpi_call/w 3 139 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 140 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob154_fsm_ps2data_test.sv";
    "dataset_code-complete-iccad2023/Prob154_fsm_ps2data_ref.sv";
    "results\gemma3_12b_0shot_temp0.0\Prob154_fsm_ps2data/Prob154_fsm_ps2data_sample01.sv";
