
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 6.52

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: output_reg[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     2    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    19    0.18    1.38    1.56    1.76 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.38    0.00    1.76 ^ output_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.76   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ output_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.44    0.44   library removal time
                                  0.44   data required time
-----------------------------------------------------------------------------
                                  0.44   data required time
                                 -1.76   data arrival time
-----------------------------------------------------------------------------
                                  1.33   slack (MET)


Startpoint: wr_data[0] (input port clocked by core_clock)
Endpoint: mem[4][0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     7    0.04    0.00    0.00    0.20 v wr_data[0] (in)
                                         wr_data[0] (net)
                  0.00    0.00    0.20 v _455_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.06    0.19    0.39 v _455_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _083_ (net)
                  0.06    0.00    0.39 v mem[4][0]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.39   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ mem[4][0]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: output_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     2    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    19    0.18    1.38    1.56    1.76 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.38    0.00    1.76 ^ output_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.76   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ output_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.42    9.58   library recovery time
                                  9.58   data required time
-----------------------------------------------------------------------------
                                  9.58   data required time
                                 -1.76   data arrival time
-----------------------------------------------------------------------------
                                  7.82   slack (MET)


Startpoint: rd_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wr_ptr[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     9    0.08    0.17    0.48    0.48 ^ rd_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr[2] (net)
                  0.34    0.00    0.48 ^ _338_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.03    0.17    0.14    0.62 v _338_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _171_ (net)
                  0.17    0.00    0.62 v _339_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.13    0.29    0.32    0.94 v _339_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _301_ (net)
                  0.29    0.00    0.94 v _622_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     4    0.04    0.35    0.56    1.51 ^ _622_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _303_ (net)
                  0.35    0.00    1.51 ^ _320_/A1 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     4    0.02    0.10    0.29    1.80 v _320_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         data_count[2] (net)
                  0.10    0.00    1.80 v _329_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.07    0.18    1.98 v _329_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _165_ (net)
                  0.07    0.00    1.98 v _330_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.03    0.12    0.25    2.23 v _330_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _166_ (net)
                  0.12    0.00    2.23 v _331_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     9    0.16    0.11    0.18    2.42 v _331_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _167_ (net)
                  0.11    0.00    2.42 v _377_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
     5    0.11    0.61    0.40    2.82 ^ _377_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _190_ (net)
                  0.61    0.00    2.82 ^ _417_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
     9    0.12    0.32    0.22    3.04 v _417_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _198_ (net)
                  0.32    0.00    3.04 v _613_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.00    0.06    0.31    3.35 ^ _613_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _154_ (net)
                  0.06    0.00    3.35 ^ wr_ptr[4]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.35   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ wr_ptr[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -3.35   data arrival time
-----------------------------------------------------------------------------
                                  6.52   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: output_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     2    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    19    0.18    1.38    1.56    1.76 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.38    0.00    1.76 ^ output_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.76   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ output_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.42    9.58   library recovery time
                                  9.58   data required time
-----------------------------------------------------------------------------
                                  9.58   data required time
                                 -1.76   data arrival time
-----------------------------------------------------------------------------
                                  7.82   slack (MET)


Startpoint: rd_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wr_ptr[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     9    0.08    0.17    0.48    0.48 ^ rd_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr[2] (net)
                  0.34    0.00    0.48 ^ _338_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.03    0.17    0.14    0.62 v _338_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _171_ (net)
                  0.17    0.00    0.62 v _339_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.13    0.29    0.32    0.94 v _339_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _301_ (net)
                  0.29    0.00    0.94 v _622_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     4    0.04    0.35    0.56    1.51 ^ _622_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _303_ (net)
                  0.35    0.00    1.51 ^ _320_/A1 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     4    0.02    0.10    0.29    1.80 v _320_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         data_count[2] (net)
                  0.10    0.00    1.80 v _329_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.07    0.18    1.98 v _329_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _165_ (net)
                  0.07    0.00    1.98 v _330_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.03    0.12    0.25    2.23 v _330_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _166_ (net)
                  0.12    0.00    2.23 v _331_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     9    0.16    0.11    0.18    2.42 v _331_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _167_ (net)
                  0.11    0.00    2.42 v _377_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
     5    0.11    0.61    0.40    2.82 ^ _377_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _190_ (net)
                  0.61    0.00    2.82 ^ _417_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
     9    0.12    0.32    0.22    3.04 v _417_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _198_ (net)
                  0.32    0.00    3.04 v _613_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.00    0.06    0.31    3.35 ^ _613_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _154_ (net)
                  0.06    0.00    3.35 ^ wr_ptr[4]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.35   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ wr_ptr[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -3.35   data arrival time
-----------------------------------------------------------------------------
                                  6.52   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.72e-02   3.11e-03   8.96e-08   3.03e-02  39.7%
Combinational          3.48e-02   1.12e-02   9.20e-08   4.60e-02  60.3%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.20e-02   1.43e-02   1.82e-07   7.63e-02 100.0%
                          81.2%      18.8%       0.0%
