Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Jan 13 19:37:58 2021
| Host         : Neilsons running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rhinos_Project_VGA_timing_summary_routed.rpt -pb rhinos_Project_VGA_timing_summary_routed.pb -rpx rhinos_Project_VGA_timing_summary_routed.rpx -warn_on_violation
| Design       : rhinos_Project_VGA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (73)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (563)
5. checking no_input_delay (6)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (73)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line205/num_reg[9]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: nolabel_line206/num_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (563)
--------------------------------------------------
 There are 563 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.468        0.000                      0                   81        0.211        0.000                      0                   81        4.500        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.468        0.000                      0                   47        0.211        0.000                      0                   47        4.500        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              8.161        0.000                      0                   34        0.399        0.000                      0                   34  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.468ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.468ns  (required time - arrival time)
  Source:                 nolabel_line206/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line206/num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 0.840ns (23.517%)  route 2.732ns (76.483%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.565     5.086    nolabel_line206/CLK
    SLICE_X36Y46         FDRE                                         r  nolabel_line206/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  nolabel_line206/num_reg[1]/Q
                         net (fo=1, routed)           0.726     6.231    nolabel_line206/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271     6.502 r  nolabel_line206/Q[0]_BUFG_inst/O
                         net (fo=101, routed)         2.006     8.508    nolabel_line206/Q_BUFG[0]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.150     8.658 r  nolabel_line206/num[1]_i_1__0/O
                         net (fo=1, routed)           0.000     8.658    nolabel_line206/next_num[1]
    SLICE_X36Y46         FDRE                                         r  nolabel_line206/num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.445    14.786    nolabel_line206/CLK
    SLICE_X36Y46         FDRE                                         r  nolabel_line206/num_reg[1]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.075    15.126    nolabel_line206/num_reg[1]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -8.658    
  -------------------------------------------------------------------
                         slack                                  6.468    

Slack (MET) :             6.820ns  (required time - arrival time)
  Source:                 need_to_count_secs_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_for_3_sec_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 2.061ns (65.163%)  route 1.102ns (34.837%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.552     5.073    clk_IBUF_BUFG
    SLICE_X30Y20         FDCE                                         r  need_to_count_secs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  need_to_count_secs_reg/Q
                         net (fo=32, routed)          1.093     6.684    need_to_count_secs
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124     6.808 r  timer_for_3_sec[0]_i_2/O
                         net (fo=1, routed)           0.000     6.808    timer_for_3_sec[0]_i_2_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.209 r  timer_for_3_sec_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    timer_for_3_sec_reg[0]_i_1_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  timer_for_3_sec_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.323    timer_for_3_sec_reg[4]_i_1_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  timer_for_3_sec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.437    timer_for_3_sec_reg[8]_i_1_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.551 r  timer_for_3_sec_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.551    timer_for_3_sec_reg[12]_i_1_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  timer_for_3_sec_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.665    timer_for_3_sec_reg[16]_i_1_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.779 r  timer_for_3_sec_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.779    timer_for_3_sec_reg[20]_i_1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.893 r  timer_for_3_sec_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.902    timer_for_3_sec_reg[24]_i_1_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.236 r  timer_for_3_sec_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.236    timer_for_3_sec_reg[28]_i_1_n_6
    SLICE_X31Y25         FDCE                                         r  timer_for_3_sec_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.428    14.769    clk_IBUF_BUFG
    SLICE_X31Y25         FDCE                                         r  timer_for_3_sec_reg[29]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X31Y25         FDCE (Setup_fdce_C_D)        0.062    15.056    timer_for_3_sec_reg[29]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -8.236    
  -------------------------------------------------------------------
                         slack                                  6.820    

Slack (MET) :             6.931ns  (required time - arrival time)
  Source:                 need_to_count_secs_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_for_3_sec_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.052ns  (logic 1.950ns (63.896%)  route 1.102ns (36.104%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.552     5.073    clk_IBUF_BUFG
    SLICE_X30Y20         FDCE                                         r  need_to_count_secs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  need_to_count_secs_reg/Q
                         net (fo=32, routed)          1.093     6.684    need_to_count_secs
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124     6.808 r  timer_for_3_sec[0]_i_2/O
                         net (fo=1, routed)           0.000     6.808    timer_for_3_sec[0]_i_2_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.209 r  timer_for_3_sec_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    timer_for_3_sec_reg[0]_i_1_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  timer_for_3_sec_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.323    timer_for_3_sec_reg[4]_i_1_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  timer_for_3_sec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.437    timer_for_3_sec_reg[8]_i_1_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.551 r  timer_for_3_sec_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.551    timer_for_3_sec_reg[12]_i_1_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  timer_for_3_sec_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.665    timer_for_3_sec_reg[16]_i_1_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.779 r  timer_for_3_sec_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.779    timer_for_3_sec_reg[20]_i_1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.893 r  timer_for_3_sec_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.902    timer_for_3_sec_reg[24]_i_1_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.125 r  timer_for_3_sec_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.125    timer_for_3_sec_reg[28]_i_1_n_7
    SLICE_X31Y25         FDCE                                         r  timer_for_3_sec_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.428    14.769    clk_IBUF_BUFG
    SLICE_X31Y25         FDCE                                         r  timer_for_3_sec_reg[28]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X31Y25         FDCE (Setup_fdce_C_D)        0.062    15.056    timer_for_3_sec_reg[28]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -8.125    
  -------------------------------------------------------------------
                         slack                                  6.931    

Slack (MET) :             6.958ns  (required time - arrival time)
  Source:                 need_to_count_secs_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_for_3_sec_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 1.947ns (64.049%)  route 1.093ns (35.950%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.552     5.073    clk_IBUF_BUFG
    SLICE_X30Y20         FDCE                                         r  need_to_count_secs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  need_to_count_secs_reg/Q
                         net (fo=32, routed)          1.093     6.684    need_to_count_secs
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124     6.808 r  timer_for_3_sec[0]_i_2/O
                         net (fo=1, routed)           0.000     6.808    timer_for_3_sec[0]_i_2_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.209 r  timer_for_3_sec_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    timer_for_3_sec_reg[0]_i_1_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  timer_for_3_sec_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.323    timer_for_3_sec_reg[4]_i_1_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  timer_for_3_sec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.437    timer_for_3_sec_reg[8]_i_1_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.551 r  timer_for_3_sec_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.551    timer_for_3_sec_reg[12]_i_1_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  timer_for_3_sec_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.665    timer_for_3_sec_reg[16]_i_1_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.779 r  timer_for_3_sec_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.779    timer_for_3_sec_reg[20]_i_1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.113 r  timer_for_3_sec_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.113    timer_for_3_sec_reg[24]_i_1_n_6
    SLICE_X31Y24         FDCE                                         r  timer_for_3_sec_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.428    14.769    clk_IBUF_BUFG
    SLICE_X31Y24         FDCE                                         r  timer_for_3_sec_reg[25]/C
                         clock pessimism              0.275    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X31Y24         FDCE (Setup_fdce_C_D)        0.062    15.071    timer_for_3_sec_reg[25]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -8.113    
  -------------------------------------------------------------------
                         slack                                  6.958    

Slack (MET) :             6.979ns  (required time - arrival time)
  Source:                 need_to_count_secs_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_for_3_sec_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.019ns  (logic 1.926ns (63.799%)  route 1.093ns (36.201%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.552     5.073    clk_IBUF_BUFG
    SLICE_X30Y20         FDCE                                         r  need_to_count_secs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  need_to_count_secs_reg/Q
                         net (fo=32, routed)          1.093     6.684    need_to_count_secs
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124     6.808 r  timer_for_3_sec[0]_i_2/O
                         net (fo=1, routed)           0.000     6.808    timer_for_3_sec[0]_i_2_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.209 r  timer_for_3_sec_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    timer_for_3_sec_reg[0]_i_1_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  timer_for_3_sec_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.323    timer_for_3_sec_reg[4]_i_1_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  timer_for_3_sec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.437    timer_for_3_sec_reg[8]_i_1_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.551 r  timer_for_3_sec_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.551    timer_for_3_sec_reg[12]_i_1_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  timer_for_3_sec_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.665    timer_for_3_sec_reg[16]_i_1_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.779 r  timer_for_3_sec_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.779    timer_for_3_sec_reg[20]_i_1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.092 r  timer_for_3_sec_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.092    timer_for_3_sec_reg[24]_i_1_n_4
    SLICE_X31Y24         FDCE                                         r  timer_for_3_sec_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.428    14.769    clk_IBUF_BUFG
    SLICE_X31Y24         FDCE                                         r  timer_for_3_sec_reg[27]/C
                         clock pessimism              0.275    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X31Y24         FDCE (Setup_fdce_C_D)        0.062    15.071    timer_for_3_sec_reg[27]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                  6.979    

Slack (MET) :             7.053ns  (required time - arrival time)
  Source:                 need_to_count_secs_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_for_3_sec_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.945ns  (logic 1.852ns (62.890%)  route 1.093ns (37.110%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.552     5.073    clk_IBUF_BUFG
    SLICE_X30Y20         FDCE                                         r  need_to_count_secs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  need_to_count_secs_reg/Q
                         net (fo=32, routed)          1.093     6.684    need_to_count_secs
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124     6.808 r  timer_for_3_sec[0]_i_2/O
                         net (fo=1, routed)           0.000     6.808    timer_for_3_sec[0]_i_2_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.209 r  timer_for_3_sec_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    timer_for_3_sec_reg[0]_i_1_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  timer_for_3_sec_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.323    timer_for_3_sec_reg[4]_i_1_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  timer_for_3_sec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.437    timer_for_3_sec_reg[8]_i_1_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.551 r  timer_for_3_sec_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.551    timer_for_3_sec_reg[12]_i_1_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  timer_for_3_sec_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.665    timer_for_3_sec_reg[16]_i_1_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.779 r  timer_for_3_sec_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.779    timer_for_3_sec_reg[20]_i_1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.018 r  timer_for_3_sec_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.018    timer_for_3_sec_reg[24]_i_1_n_5
    SLICE_X31Y24         FDCE                                         r  timer_for_3_sec_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.428    14.769    clk_IBUF_BUFG
    SLICE_X31Y24         FDCE                                         r  timer_for_3_sec_reg[26]/C
                         clock pessimism              0.275    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X31Y24         FDCE (Setup_fdce_C_D)        0.062    15.071    timer_for_3_sec_reg[26]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -8.018    
  -------------------------------------------------------------------
                         slack                                  7.053    

Slack (MET) :             7.058ns  (required time - arrival time)
  Source:                 timer_for_3_sec_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_cur_pic_num_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 0.828ns (28.489%)  route 2.078ns (71.511%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.545     5.066    clk_IBUF_BUFG
    SLICE_X31Y25         FDCE                                         r  timer_for_3_sec_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  timer_for_3_sec_reg[29]/Q
                         net (fo=2, routed)           0.987     6.509    timer_for_3_sec_reg[29]
    SLICE_X30Y22         LUT5 (Prop_lut5_I0_O)        0.124     6.633 r  FSM_sequential_cur_pic_num[2]_i_4/O
                         net (fo=1, routed)           0.566     7.199    FSM_sequential_cur_pic_num[2]_i_4_n_0
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.323 r  FSM_sequential_cur_pic_num[2]_i_3/O
                         net (fo=3, routed)           0.526     7.849    FSM_sequential_cur_pic_num[2]_i_3_n_0
    SLICE_X28Y20         LUT6 (Prop_lut6_I4_O)        0.124     7.973 r  FSM_sequential_cur_pic_num[2]_i_1/O
                         net (fo=1, routed)           0.000     7.973    FSM_sequential_cur_pic_num[2]_i_1_n_0
    SLICE_X28Y20         FDCE                                         r  FSM_sequential_cur_pic_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.436    14.777    clk_IBUF_BUFG
    SLICE_X28Y20         FDCE                                         r  FSM_sequential_cur_pic_num_reg[2]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X28Y20         FDCE (Setup_fdce_C_D)        0.029    15.031    FSM_sequential_cur_pic_num_reg[2]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                          -7.973    
  -------------------------------------------------------------------
                         slack                                  7.058    

Slack (MET) :             7.068ns  (required time - arrival time)
  Source:                 timer_for_3_sec_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_cur_pic_num_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.899ns  (logic 0.828ns (28.566%)  route 2.071ns (71.434%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.545     5.066    clk_IBUF_BUFG
    SLICE_X31Y25         FDCE                                         r  timer_for_3_sec_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  timer_for_3_sec_reg[29]/Q
                         net (fo=2, routed)           0.987     6.509    timer_for_3_sec_reg[29]
    SLICE_X30Y22         LUT5 (Prop_lut5_I0_O)        0.124     6.633 r  FSM_sequential_cur_pic_num[2]_i_4/O
                         net (fo=1, routed)           0.566     7.199    FSM_sequential_cur_pic_num[2]_i_4_n_0
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.323 r  FSM_sequential_cur_pic_num[2]_i_3/O
                         net (fo=3, routed)           0.518     7.841    FSM_sequential_cur_pic_num[2]_i_3_n_0
    SLICE_X28Y20         LUT3 (Prop_lut3_I1_O)        0.124     7.965 r  FSM_sequential_cur_pic_num[0]_i_1/O
                         net (fo=1, routed)           0.000     7.965    FSM_sequential_cur_pic_num[0]_i_1_n_0
    SLICE_X28Y20         FDCE                                         r  FSM_sequential_cur_pic_num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.436    14.777    clk_IBUF_BUFG
    SLICE_X28Y20         FDCE                                         r  FSM_sequential_cur_pic_num_reg[0]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X28Y20         FDCE (Setup_fdce_C_D)        0.031    15.033    FSM_sequential_cur_pic_num_reg[0]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  7.068    

Slack (MET) :             7.069ns  (required time - arrival time)
  Source:                 need_to_count_secs_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_for_3_sec_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.929ns  (logic 1.836ns (62.687%)  route 1.093ns (37.313%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.552     5.073    clk_IBUF_BUFG
    SLICE_X30Y20         FDCE                                         r  need_to_count_secs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  need_to_count_secs_reg/Q
                         net (fo=32, routed)          1.093     6.684    need_to_count_secs
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124     6.808 r  timer_for_3_sec[0]_i_2/O
                         net (fo=1, routed)           0.000     6.808    timer_for_3_sec[0]_i_2_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.209 r  timer_for_3_sec_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    timer_for_3_sec_reg[0]_i_1_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  timer_for_3_sec_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.323    timer_for_3_sec_reg[4]_i_1_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  timer_for_3_sec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.437    timer_for_3_sec_reg[8]_i_1_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.551 r  timer_for_3_sec_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.551    timer_for_3_sec_reg[12]_i_1_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  timer_for_3_sec_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.665    timer_for_3_sec_reg[16]_i_1_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.779 r  timer_for_3_sec_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.779    timer_for_3_sec_reg[20]_i_1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.002 r  timer_for_3_sec_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.002    timer_for_3_sec_reg[24]_i_1_n_7
    SLICE_X31Y24         FDCE                                         r  timer_for_3_sec_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.428    14.769    clk_IBUF_BUFG
    SLICE_X31Y24         FDCE                                         r  timer_for_3_sec_reg[24]/C
                         clock pessimism              0.275    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X31Y24         FDCE (Setup_fdce_C_D)        0.062    15.071    timer_for_3_sec_reg[24]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -8.002    
  -------------------------------------------------------------------
                         slack                                  7.069    

Slack (MET) :             7.074ns  (required time - arrival time)
  Source:                 need_to_count_secs_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_for_3_sec_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.926ns  (logic 1.833ns (62.649%)  route 1.093ns (37.351%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.552     5.073    clk_IBUF_BUFG
    SLICE_X30Y20         FDCE                                         r  need_to_count_secs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  need_to_count_secs_reg/Q
                         net (fo=32, routed)          1.093     6.684    need_to_count_secs
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124     6.808 r  timer_for_3_sec[0]_i_2/O
                         net (fo=1, routed)           0.000     6.808    timer_for_3_sec[0]_i_2_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.209 r  timer_for_3_sec_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    timer_for_3_sec_reg[0]_i_1_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  timer_for_3_sec_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.323    timer_for_3_sec_reg[4]_i_1_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  timer_for_3_sec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.437    timer_for_3_sec_reg[8]_i_1_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.551 r  timer_for_3_sec_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.551    timer_for_3_sec_reg[12]_i_1_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  timer_for_3_sec_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.665    timer_for_3_sec_reg[16]_i_1_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.999 r  timer_for_3_sec_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.999    timer_for_3_sec_reg[20]_i_1_n_6
    SLICE_X31Y23         FDCE                                         r  timer_for_3_sec_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.430    14.771    clk_IBUF_BUFG
    SLICE_X31Y23         FDCE                                         r  timer_for_3_sec_reg[21]/C
                         clock pessimism              0.275    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X31Y23         FDCE (Setup_fdce_C_D)        0.062    15.073    timer_for_3_sec_reg[21]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                          -7.999    
  -------------------------------------------------------------------
                         slack                                  7.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 nolabel_line205/num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line205/num_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.207%)  route 0.086ns (25.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.552     1.435    nolabel_line205/CLK
    SLICE_X34Y21         FDRE                                         r  nolabel_line205/num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.148     1.583 r  nolabel_line205/num_reg[4]/Q
                         net (fo=3, routed)           0.086     1.669    nolabel_line205/num_reg_n_0_[4]
    SLICE_X34Y21         LUT6 (Prop_lut6_I5_O)        0.098     1.767 r  nolabel_line205/num[5]_i_1/O
                         net (fo=1, routed)           0.000     1.767    nolabel_line205/next_num__0[5]
    SLICE_X34Y21         FDRE                                         r  nolabel_line205/num_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.819     1.946    nolabel_line205/CLK
    SLICE_X34Y21         FDRE                                         r  nolabel_line205/num_reg[5]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X34Y21         FDRE (Hold_fdre_C_D)         0.121     1.556    nolabel_line205/num_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 nolabel_line205/num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line205/num_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.189ns (50.137%)  route 0.188ns (49.863%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.553     1.436    nolabel_line205/CLK
    SLICE_X33Y21         FDRE                                         r  nolabel_line205/num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  nolabel_line205/num_reg[0]/Q
                         net (fo=7, routed)           0.188     1.765    nolabel_line205/num_reg_n_0_[0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I2_O)        0.048     1.813 r  nolabel_line205/num[4]_i_1/O
                         net (fo=1, routed)           0.000     1.813    nolabel_line205/next_num__0[4]
    SLICE_X34Y21         FDRE                                         r  nolabel_line205/num_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.819     1.946    nolabel_line205/CLK
    SLICE_X34Y21         FDRE                                         r  nolabel_line205/num_reg[4]/C
                         clock pessimism             -0.478     1.468    
    SLICE_X34Y21         FDRE (Hold_fdre_C_D)         0.131     1.599    nolabel_line205/num_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 nolabel_line205/num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line205/num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.737%)  route 0.188ns (50.263%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.553     1.436    nolabel_line205/CLK
    SLICE_X33Y21         FDRE                                         r  nolabel_line205/num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  nolabel_line205/num_reg[0]/Q
                         net (fo=7, routed)           0.188     1.765    nolabel_line205/num_reg_n_0_[0]
    SLICE_X34Y21         LUT4 (Prop_lut4_I2_O)        0.045     1.810 r  nolabel_line205/num[3]_i_1/O
                         net (fo=1, routed)           0.000     1.810    nolabel_line205/next_num__0[3]
    SLICE_X34Y21         FDRE                                         r  nolabel_line205/num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.819     1.946    nolabel_line205/CLK
    SLICE_X34Y21         FDRE                                         r  nolabel_line205/num_reg[3]/C
                         clock pessimism             -0.478     1.468    
    SLICE_X34Y21         FDRE (Hold_fdre_C_D)         0.120     1.588    nolabel_line205/num_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_pic_num_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            need_to_count_secs_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.312%)  route 0.191ns (50.688%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.554     1.437    clk_IBUF_BUFG
    SLICE_X28Y20         FDCE                                         r  FSM_sequential_cur_pic_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.141     1.578 f  FSM_sequential_cur_pic_num_reg[0]/Q
                         net (fo=19, routed)          0.191     1.769    cur_pic_num[0]
    SLICE_X30Y20         LUT4 (Prop_lut4_I2_O)        0.045     1.814 r  need_to_count_secs_i_1/O
                         net (fo=1, routed)           0.000     1.814    need_to_count_secs_i_1_n_0
    SLICE_X30Y20         FDCE                                         r  need_to_count_secs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.821     1.948    clk_IBUF_BUFG
    SLICE_X30Y20         FDCE                                         r  need_to_count_secs_reg/C
                         clock pessimism             -0.478     1.470    
    SLICE_X30Y20         FDCE (Hold_fdce_C_D)         0.120     1.590    need_to_count_secs_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 nolabel_line240/pb_debounced_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line240/pb_1pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.553     1.436    nolabel_line240/CLK
    SLICE_X30Y22         FDRE                                         r  nolabel_line240/pb_debounced_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_fdre_C_Q)         0.164     1.600 f  nolabel_line240/pb_debounced_delay_reg/Q
                         net (fo=1, routed)           0.163     1.763    nolabel_line226/pb_debounced_delay
    SLICE_X30Y22         LUT2 (Prop_lut2_I1_O)        0.045     1.808 r  nolabel_line226/pb_1pulse_i_1/O
                         net (fo=1, routed)           0.000     1.808    nolabel_line240/pb_1pulse_reg_0
    SLICE_X30Y22         FDRE                                         r  nolabel_line240/pb_1pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.819     1.946    nolabel_line240/CLK
    SLICE_X30Y22         FDRE                                         r  nolabel_line240/pb_1pulse_reg/C
                         clock pessimism             -0.510     1.436    
    SLICE_X30Y22         FDRE (Hold_fdre_C_D)         0.121     1.557    nolabel_line240/pb_1pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 nolabel_line205/num_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line205/num_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.249ns (60.006%)  route 0.166ns (39.994%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.552     1.435    nolabel_line205/CLK
    SLICE_X34Y22         FDRE                                         r  nolabel_line205/num_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.148     1.583 r  nolabel_line205/num_reg[7]/Q
                         net (fo=3, routed)           0.166     1.749    nolabel_line205/num_reg_n_0_[7]
    SLICE_X34Y22         LUT5 (Prop_lut5_I1_O)        0.101     1.850 r  nolabel_line205/num[9]_i_1/O
                         net (fo=1, routed)           0.000     1.850    nolabel_line205/next_num__0[9]
    SLICE_X34Y22         FDRE                                         r  nolabel_line205/num_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.818     1.945    nolabel_line205/CLK
    SLICE_X34Y22         FDRE                                         r  nolabel_line205/num_reg[9]/C
                         clock pessimism             -0.510     1.435    
    SLICE_X34Y22         FDRE (Hold_fdre_C_D)         0.131     1.566    nolabel_line205/num_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 nolabel_line205/num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line205/num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.230ns (58.768%)  route 0.161ns (41.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.553     1.436    nolabel_line205/CLK
    SLICE_X33Y21         FDRE                                         r  nolabel_line205/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.128     1.564 r  nolabel_line205/num_reg[2]/Q
                         net (fo=5, routed)           0.161     1.725    nolabel_line205/num_reg_n_0_[2]
    SLICE_X33Y21         LUT3 (Prop_lut3_I0_O)        0.102     1.827 r  nolabel_line205/num[2]_i_1/O
                         net (fo=1, routed)           0.000     1.827    nolabel_line205/next_num__0[2]
    SLICE_X33Y21         FDRE                                         r  nolabel_line205/num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.820     1.947    nolabel_line205/CLK
    SLICE_X33Y21         FDRE                                         r  nolabel_line205/num_reg[2]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X33Y21         FDRE (Hold_fdre_C_D)         0.107     1.543    nolabel_line205/num_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 nolabel_line205/num_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line205/num_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.210ns (49.779%)  route 0.212ns (50.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.552     1.435    nolabel_line205/CLK
    SLICE_X34Y22         FDRE                                         r  nolabel_line205/num_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  nolabel_line205/num_reg[6]/Q
                         net (fo=4, routed)           0.212     1.811    nolabel_line205/num_reg_n_0_[6]
    SLICE_X34Y22         LUT3 (Prop_lut3_I2_O)        0.046     1.857 r  nolabel_line205/num[7]_i_1/O
                         net (fo=1, routed)           0.000     1.857    nolabel_line205/next_num__0[7]
    SLICE_X34Y22         FDRE                                         r  nolabel_line205/num_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.818     1.945    nolabel_line205/CLK
    SLICE_X34Y22         FDRE                                         r  nolabel_line205/num_reg[7]/C
                         clock pessimism             -0.510     1.435    
    SLICE_X34Y22         FDRE (Hold_fdre_C_D)         0.131     1.566    nolabel_line205/num_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 nolabel_line205/num_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line205/num_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.246ns (59.715%)  route 0.166ns (40.285%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.552     1.435    nolabel_line205/CLK
    SLICE_X34Y22         FDRE                                         r  nolabel_line205/num_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.148     1.583 r  nolabel_line205/num_reg[7]/Q
                         net (fo=3, routed)           0.166     1.749    nolabel_line205/num_reg_n_0_[7]
    SLICE_X34Y22         LUT4 (Prop_lut4_I3_O)        0.098     1.847 r  nolabel_line205/num[8]_i_1/O
                         net (fo=1, routed)           0.000     1.847    nolabel_line205/next_num__0[8]
    SLICE_X34Y22         FDRE                                         r  nolabel_line205/num_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.818     1.945    nolabel_line205/CLK
    SLICE_X34Y22         FDRE                                         r  nolabel_line205/num_reg[8]/C
                         clock pessimism             -0.510     1.435    
    SLICE_X34Y22         FDRE (Hold_fdre_C_D)         0.121     1.556    nolabel_line205/num_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 nolabel_line205/num_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line205/num_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.660%)  route 0.212ns (50.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.552     1.435    nolabel_line205/CLK
    SLICE_X34Y22         FDRE                                         r  nolabel_line205/num_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  nolabel_line205/num_reg[6]/Q
                         net (fo=4, routed)           0.212     1.811    nolabel_line205/num_reg_n_0_[6]
    SLICE_X34Y22         LUT2 (Prop_lut2_I1_O)        0.045     1.856 r  nolabel_line205/num[6]_i_1/O
                         net (fo=1, routed)           0.000     1.856    nolabel_line205/next_num__0[6]
    SLICE_X34Y22         FDRE                                         r  nolabel_line205/num_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.818     1.945    nolabel_line205/CLK
    SLICE_X34Y22         FDRE                                         r  nolabel_line205/num_reg[6]/C
                         clock pessimism             -0.510     1.435    
    SLICE_X34Y22         FDRE (Hold_fdre_C_D)         0.120     1.555    nolabel_line205/num_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y20   FSM_sequential_cur_pic_num_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y20   FSM_sequential_cur_pic_num_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y20   FSM_sequential_cur_pic_num_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y18   timer_for_3_sec_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y20   timer_for_3_sec_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y20   timer_for_3_sec_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y21   timer_for_3_sec_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y21   timer_for_3_sec_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y21   timer_for_3_sec_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   nolabel_line206/num_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   nolabel_line206/num_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y21   timer_for_3_sec_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y21   timer_for_3_sec_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y21   timer_for_3_sec_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y21   timer_for_3_sec_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y22   timer_for_3_sec_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y22   timer_for_3_sec_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y22   timer_for_3_sec_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y22   timer_for_3_sec_reg[19]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y22   timer_for_3_sec_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y22   timer_for_3_sec_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y22   timer_for_3_sec_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y22   timer_for_3_sec_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y21   nolabel_line205/num_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y21   nolabel_line205/num_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y21   nolabel_line205/num_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y22   nolabel_line240/pb_1pulse_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y22   nolabel_line240/pb_debounced_delay_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y20   FSM_sequential_cur_pic_num_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.161ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.399ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.161ns  (required time - arrival time)
  Source:                 nolabel_line240/pb_1pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_for_3_sec_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.518ns (38.116%)  route 0.841ns (61.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.548     5.069    nolabel_line240/CLK
    SLICE_X30Y22         FDRE                                         r  nolabel_line240/pb_1pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_fdre_C_Q)         0.518     5.587 f  nolabel_line240/pb_1pulse_reg/Q
                         net (fo=34, routed)          0.841     6.428    onepulsed_rst
    SLICE_X31Y25         FDCE                                         f  timer_for_3_sec_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.428    14.769    clk_IBUF_BUFG
    SLICE_X31Y25         FDCE                                         r  timer_for_3_sec_reg[28]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X31Y25         FDCE (Recov_fdce_C_CLR)     -0.405    14.589    timer_for_3_sec_reg[28]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -6.428    
  -------------------------------------------------------------------
                         slack                                  8.161    

Slack (MET) :             8.161ns  (required time - arrival time)
  Source:                 nolabel_line240/pb_1pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_for_3_sec_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.518ns (38.116%)  route 0.841ns (61.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.548     5.069    nolabel_line240/CLK
    SLICE_X30Y22         FDRE                                         r  nolabel_line240/pb_1pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_fdre_C_Q)         0.518     5.587 f  nolabel_line240/pb_1pulse_reg/Q
                         net (fo=34, routed)          0.841     6.428    onepulsed_rst
    SLICE_X31Y25         FDCE                                         f  timer_for_3_sec_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.428    14.769    clk_IBUF_BUFG
    SLICE_X31Y25         FDCE                                         r  timer_for_3_sec_reg[29]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X31Y25         FDCE (Recov_fdce_C_CLR)     -0.405    14.589    timer_for_3_sec_reg[29]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -6.428    
  -------------------------------------------------------------------
                         slack                                  8.161    

Slack (MET) :             8.198ns  (required time - arrival time)
  Source:                 nolabel_line240/pb_1pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_for_3_sec_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.518ns (38.539%)  route 0.826ns (61.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.548     5.069    nolabel_line240/CLK
    SLICE_X30Y22         FDRE                                         r  nolabel_line240/pb_1pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_fdre_C_Q)         0.518     5.587 f  nolabel_line240/pb_1pulse_reg/Q
                         net (fo=34, routed)          0.826     6.413    onepulsed_rst
    SLICE_X31Y18         FDCE                                         f  timer_for_3_sec_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.435    14.776    clk_IBUF_BUFG
    SLICE_X31Y18         FDCE                                         r  timer_for_3_sec_reg[0]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X31Y18         FDCE (Recov_fdce_C_CLR)     -0.405    14.611    timer_for_3_sec_reg[0]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                          -6.413    
  -------------------------------------------------------------------
                         slack                                  8.198    

Slack (MET) :             8.198ns  (required time - arrival time)
  Source:                 nolabel_line240/pb_1pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_for_3_sec_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.518ns (38.539%)  route 0.826ns (61.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.548     5.069    nolabel_line240/CLK
    SLICE_X30Y22         FDRE                                         r  nolabel_line240/pb_1pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_fdre_C_Q)         0.518     5.587 f  nolabel_line240/pb_1pulse_reg/Q
                         net (fo=34, routed)          0.826     6.413    onepulsed_rst
    SLICE_X31Y18         FDCE                                         f  timer_for_3_sec_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.435    14.776    clk_IBUF_BUFG
    SLICE_X31Y18         FDCE                                         r  timer_for_3_sec_reg[1]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X31Y18         FDCE (Recov_fdce_C_CLR)     -0.405    14.611    timer_for_3_sec_reg[1]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                          -6.413    
  -------------------------------------------------------------------
                         slack                                  8.198    

Slack (MET) :             8.198ns  (required time - arrival time)
  Source:                 nolabel_line240/pb_1pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_for_3_sec_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.518ns (38.539%)  route 0.826ns (61.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.548     5.069    nolabel_line240/CLK
    SLICE_X30Y22         FDRE                                         r  nolabel_line240/pb_1pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_fdre_C_Q)         0.518     5.587 f  nolabel_line240/pb_1pulse_reg/Q
                         net (fo=34, routed)          0.826     6.413    onepulsed_rst
    SLICE_X31Y18         FDCE                                         f  timer_for_3_sec_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.435    14.776    clk_IBUF_BUFG
    SLICE_X31Y18         FDCE                                         r  timer_for_3_sec_reg[2]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X31Y18         FDCE (Recov_fdce_C_CLR)     -0.405    14.611    timer_for_3_sec_reg[2]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                          -6.413    
  -------------------------------------------------------------------
                         slack                                  8.198    

Slack (MET) :             8.198ns  (required time - arrival time)
  Source:                 nolabel_line240/pb_1pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_for_3_sec_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.518ns (38.539%)  route 0.826ns (61.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.548     5.069    nolabel_line240/CLK
    SLICE_X30Y22         FDRE                                         r  nolabel_line240/pb_1pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_fdre_C_Q)         0.518     5.587 f  nolabel_line240/pb_1pulse_reg/Q
                         net (fo=34, routed)          0.826     6.413    onepulsed_rst
    SLICE_X31Y18         FDCE                                         f  timer_for_3_sec_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.435    14.776    clk_IBUF_BUFG
    SLICE_X31Y18         FDCE                                         r  timer_for_3_sec_reg[3]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X31Y18         FDCE (Recov_fdce_C_CLR)     -0.405    14.611    timer_for_3_sec_reg[3]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                          -6.413    
  -------------------------------------------------------------------
                         slack                                  8.198    

Slack (MET) :             8.316ns  (required time - arrival time)
  Source:                 nolabel_line240/pb_1pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_cur_pic_num_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.212ns  (logic 0.518ns (42.748%)  route 0.694ns (57.252%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.548     5.069    nolabel_line240/CLK
    SLICE_X30Y22         FDRE                                         r  nolabel_line240/pb_1pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_fdre_C_Q)         0.518     5.587 f  nolabel_line240/pb_1pulse_reg/Q
                         net (fo=34, routed)          0.694     6.281    onepulsed_rst
    SLICE_X28Y20         FDCE                                         f  FSM_sequential_cur_pic_num_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.436    14.777    clk_IBUF_BUFG
    SLICE_X28Y20         FDCE                                         r  FSM_sequential_cur_pic_num_reg[0]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X28Y20         FDCE (Recov_fdce_C_CLR)     -0.405    14.597    FSM_sequential_cur_pic_num_reg[0]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -6.281    
  -------------------------------------------------------------------
                         slack                                  8.316    

Slack (MET) :             8.316ns  (required time - arrival time)
  Source:                 nolabel_line240/pb_1pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_cur_pic_num_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.212ns  (logic 0.518ns (42.748%)  route 0.694ns (57.252%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.548     5.069    nolabel_line240/CLK
    SLICE_X30Y22         FDRE                                         r  nolabel_line240/pb_1pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_fdre_C_Q)         0.518     5.587 f  nolabel_line240/pb_1pulse_reg/Q
                         net (fo=34, routed)          0.694     6.281    onepulsed_rst
    SLICE_X28Y20         FDCE                                         f  FSM_sequential_cur_pic_num_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.436    14.777    clk_IBUF_BUFG
    SLICE_X28Y20         FDCE                                         r  FSM_sequential_cur_pic_num_reg[1]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X28Y20         FDCE (Recov_fdce_C_CLR)     -0.405    14.597    FSM_sequential_cur_pic_num_reg[1]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -6.281    
  -------------------------------------------------------------------
                         slack                                  8.316    

Slack (MET) :             8.316ns  (required time - arrival time)
  Source:                 nolabel_line240/pb_1pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_cur_pic_num_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.212ns  (logic 0.518ns (42.748%)  route 0.694ns (57.252%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.548     5.069    nolabel_line240/CLK
    SLICE_X30Y22         FDRE                                         r  nolabel_line240/pb_1pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_fdre_C_Q)         0.518     5.587 f  nolabel_line240/pb_1pulse_reg/Q
                         net (fo=34, routed)          0.694     6.281    onepulsed_rst
    SLICE_X28Y20         FDCE                                         f  FSM_sequential_cur_pic_num_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.436    14.777    clk_IBUF_BUFG
    SLICE_X28Y20         FDCE                                         r  FSM_sequential_cur_pic_num_reg[2]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X28Y20         FDCE (Recov_fdce_C_CLR)     -0.405    14.597    FSM_sequential_cur_pic_num_reg[2]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -6.281    
  -------------------------------------------------------------------
                         slack                                  8.316    

Slack (MET) :             8.337ns  (required time - arrival time)
  Source:                 nolabel_line240/pb_1pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_for_3_sec_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.203ns  (logic 0.518ns (43.051%)  route 0.685ns (56.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.548     5.069    nolabel_line240/CLK
    SLICE_X30Y22         FDRE                                         r  nolabel_line240/pb_1pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_fdre_C_Q)         0.518     5.587 f  nolabel_line240/pb_1pulse_reg/Q
                         net (fo=34, routed)          0.685     6.272    onepulsed_rst
    SLICE_X31Y19         FDCE                                         f  timer_for_3_sec_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.434    14.775    clk_IBUF_BUFG
    SLICE_X31Y19         FDCE                                         r  timer_for_3_sec_reg[4]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X31Y19         FDCE (Recov_fdce_C_CLR)     -0.405    14.610    timer_for_3_sec_reg[4]
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                          -6.272    
  -------------------------------------------------------------------
                         slack                                  8.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 nolabel_line240/pb_1pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_for_3_sec_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.295%)  route 0.156ns (48.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.553     1.436    nolabel_line240/CLK
    SLICE_X30Y22         FDRE                                         r  nolabel_line240/pb_1pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_fdre_C_Q)         0.164     1.600 f  nolabel_line240/pb_1pulse_reg/Q
                         net (fo=34, routed)          0.156     1.756    onepulsed_rst
    SLICE_X31Y22         FDCE                                         f  timer_for_3_sec_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.819     1.946    clk_IBUF_BUFG
    SLICE_X31Y22         FDCE                                         r  timer_for_3_sec_reg[16]/C
                         clock pessimism             -0.497     1.449    
    SLICE_X31Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.357    timer_for_3_sec_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 nolabel_line240/pb_1pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_for_3_sec_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.295%)  route 0.156ns (48.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.553     1.436    nolabel_line240/CLK
    SLICE_X30Y22         FDRE                                         r  nolabel_line240/pb_1pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_fdre_C_Q)         0.164     1.600 f  nolabel_line240/pb_1pulse_reg/Q
                         net (fo=34, routed)          0.156     1.756    onepulsed_rst
    SLICE_X31Y22         FDCE                                         f  timer_for_3_sec_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.819     1.946    clk_IBUF_BUFG
    SLICE_X31Y22         FDCE                                         r  timer_for_3_sec_reg[17]/C
                         clock pessimism             -0.497     1.449    
    SLICE_X31Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.357    timer_for_3_sec_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 nolabel_line240/pb_1pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_for_3_sec_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.295%)  route 0.156ns (48.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.553     1.436    nolabel_line240/CLK
    SLICE_X30Y22         FDRE                                         r  nolabel_line240/pb_1pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_fdre_C_Q)         0.164     1.600 f  nolabel_line240/pb_1pulse_reg/Q
                         net (fo=34, routed)          0.156     1.756    onepulsed_rst
    SLICE_X31Y22         FDCE                                         f  timer_for_3_sec_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.819     1.946    clk_IBUF_BUFG
    SLICE_X31Y22         FDCE                                         r  timer_for_3_sec_reg[18]/C
                         clock pessimism             -0.497     1.449    
    SLICE_X31Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.357    timer_for_3_sec_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 nolabel_line240/pb_1pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_for_3_sec_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.295%)  route 0.156ns (48.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.553     1.436    nolabel_line240/CLK
    SLICE_X30Y22         FDRE                                         r  nolabel_line240/pb_1pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_fdre_C_Q)         0.164     1.600 f  nolabel_line240/pb_1pulse_reg/Q
                         net (fo=34, routed)          0.156     1.756    onepulsed_rst
    SLICE_X31Y22         FDCE                                         f  timer_for_3_sec_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.819     1.946    clk_IBUF_BUFG
    SLICE_X31Y22         FDCE                                         r  timer_for_3_sec_reg[19]/C
                         clock pessimism             -0.497     1.449    
    SLICE_X31Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.357    timer_for_3_sec_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 nolabel_line240/pb_1pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_for_3_sec_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.370%)  route 0.162ns (49.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.553     1.436    nolabel_line240/CLK
    SLICE_X30Y22         FDRE                                         r  nolabel_line240/pb_1pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_fdre_C_Q)         0.164     1.600 f  nolabel_line240/pb_1pulse_reg/Q
                         net (fo=34, routed)          0.162     1.762    onepulsed_rst
    SLICE_X31Y21         FDCE                                         f  timer_for_3_sec_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.820     1.947    clk_IBUF_BUFG
    SLICE_X31Y21         FDCE                                         r  timer_for_3_sec_reg[12]/C
                         clock pessimism             -0.497     1.450    
    SLICE_X31Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.358    timer_for_3_sec_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 nolabel_line240/pb_1pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_for_3_sec_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.370%)  route 0.162ns (49.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.553     1.436    nolabel_line240/CLK
    SLICE_X30Y22         FDRE                                         r  nolabel_line240/pb_1pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_fdre_C_Q)         0.164     1.600 f  nolabel_line240/pb_1pulse_reg/Q
                         net (fo=34, routed)          0.162     1.762    onepulsed_rst
    SLICE_X31Y21         FDCE                                         f  timer_for_3_sec_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.820     1.947    clk_IBUF_BUFG
    SLICE_X31Y21         FDCE                                         r  timer_for_3_sec_reg[13]/C
                         clock pessimism             -0.497     1.450    
    SLICE_X31Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.358    timer_for_3_sec_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 nolabel_line240/pb_1pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_for_3_sec_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.370%)  route 0.162ns (49.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.553     1.436    nolabel_line240/CLK
    SLICE_X30Y22         FDRE                                         r  nolabel_line240/pb_1pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_fdre_C_Q)         0.164     1.600 f  nolabel_line240/pb_1pulse_reg/Q
                         net (fo=34, routed)          0.162     1.762    onepulsed_rst
    SLICE_X31Y21         FDCE                                         f  timer_for_3_sec_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.820     1.947    clk_IBUF_BUFG
    SLICE_X31Y21         FDCE                                         r  timer_for_3_sec_reg[14]/C
                         clock pessimism             -0.497     1.450    
    SLICE_X31Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.358    timer_for_3_sec_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 nolabel_line240/pb_1pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_for_3_sec_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.370%)  route 0.162ns (49.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.553     1.436    nolabel_line240/CLK
    SLICE_X30Y22         FDRE                                         r  nolabel_line240/pb_1pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_fdre_C_Q)         0.164     1.600 f  nolabel_line240/pb_1pulse_reg/Q
                         net (fo=34, routed)          0.162     1.762    onepulsed_rst
    SLICE_X31Y21         FDCE                                         f  timer_for_3_sec_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.820     1.947    clk_IBUF_BUFG
    SLICE_X31Y21         FDCE                                         r  timer_for_3_sec_reg[15]/C
                         clock pessimism             -0.497     1.450    
    SLICE_X31Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.358    timer_for_3_sec_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 nolabel_line240/pb_1pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            need_to_count_secs_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.391%)  route 0.223ns (57.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.553     1.436    nolabel_line240/CLK
    SLICE_X30Y22         FDRE                                         r  nolabel_line240/pb_1pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_fdre_C_Q)         0.164     1.600 f  nolabel_line240/pb_1pulse_reg/Q
                         net (fo=34, routed)          0.223     1.823    onepulsed_rst
    SLICE_X30Y20         FDCE                                         f  need_to_count_secs_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.821     1.948    clk_IBUF_BUFG
    SLICE_X30Y20         FDCE                                         r  need_to_count_secs_reg/C
                         clock pessimism             -0.497     1.451    
    SLICE_X30Y20         FDCE (Remov_fdce_C_CLR)     -0.067     1.384    need_to_count_secs_reg
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 nolabel_line240/pb_1pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_for_3_sec_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.391%)  route 0.223ns (57.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.553     1.436    nolabel_line240/CLK
    SLICE_X30Y22         FDRE                                         r  nolabel_line240/pb_1pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_fdre_C_Q)         0.164     1.600 f  nolabel_line240/pb_1pulse_reg/Q
                         net (fo=34, routed)          0.223     1.823    onepulsed_rst
    SLICE_X31Y20         FDCE                                         f  timer_for_3_sec_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.821     1.948    clk_IBUF_BUFG
    SLICE_X31Y20         FDCE                                         r  timer_for_3_sec_reg[10]/C
                         clock pessimism             -0.497     1.451    
    SLICE_X31Y20         FDCE (Remov_fdce_C_CLR)     -0.092     1.359    timer_for_3_sec_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.464    





