$date
    Sat Oct 16 20:07:18 2021
$end
$version
    MyHDL 0.11
$end
$timescale
    1ns
$end

$scope module testbench $end
$var reg 1 ! clock $end
$var reg 3 " count $end
$var reg 1 # enable $end
$var reg 1 $ reset $end
$scope module inc0 $end
$var reg 1 ! clock $end
$var reg 1 $ reset $end
$var reg 3 " count $end
$var reg 1 # enable $end
$upscope $end
$upscope $end

$enddefinitions $end
$dumpvars
0!
b000 "
0#
0$
$end
#10
1!
#20
0!
1$
#30
1!
#31
#40
0!
1#
#50
1!
b001 "
#51
#60
0!
0#
#70
1!
#71
#80
0!
1#
#90
1!
b010 "
#91
#100
0!
0#
#110
1!
#111
#120
0!
1#
#130
1!
b011 "
#131
#140
0!
#150
1!
b100 "
#151
#160
0!
#170
1!
b101 "
#171
#180
0!
#190
1!
b110 "
#191
#200
0!
#210
1!
b111 "
#211
#220
0!
0#
#230
1!
#231
#240
0!
#250
1!
#251
#260
0!
1#
#270
1!
b000 "
#271
#280
0!
0#
#290
1!
#291
#300
0!
1#
#310
1!
b001 "
#311
#320
0!
#330
1!
b010 "
#331
#340
0!
