// PDB:  qcaucd7280.pdb
// PDB:  Last Updated :2022-05-17:11:06:06:456 (UTC) [tracepdb]
fe35ac47-2e52-3452-cfc8-3acfad75f66a vcxproj // SRC=swr_driver.c MJ= MN=
#typev swr_driver_c471 21 "%0=SWR:<swr_FIFO_read RC:%10!d!.>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_FIFO_read
{
rc, ItemLong -- 10
}
#typev swr_driver_c463 20 "%0=SWR:<token verification failed!>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_FIFO_read
{
}
#typev swr_driver_c450 19 "%0=SWR:<read to read fifo>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_FIFO_read
{
}
#typev swr_driver_c441 18 "%0=SWR:<read from fifo successful, verifying token>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_FIFO_read
{
}
#typev swr_driver_c408 17 "%0=SWR:<read status>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_FIFO_read
{
}
#typev swr_driver_c388 16 "%0=SWR:<writing to read fifo>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_FIFO_read
{
}
#typev swr_driver_c384 15 "%0=CDC: <swr_FIFO_read: swr_bus_clock_start_or_resume failed, Exiting return_code=(0x%10!x!)> " //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_FIFO_read
{
rc, ItemLong -- 10
}
#typev swr_driver_c344 14 "%0-SWR:<swr_FIFO_write RC:%10!d!.>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_FIFO_write
{
rc, ItemLong -- 10
}
#typev swr_driver_c301 13 "%0=CDC: <swr_FIFO_write: swr_bus_clock_start_or_resume failed, Exiting return_code=(0x%10!x!)> " //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_FIFO_write
{
rc, ItemLong -- 10
}
#typev swr_driver_c286 12 "%0=SWR:<write to write fifo: device = %10!u!, address = 0x%11!x!, data = 0x%12!x!>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_FIFO_write
{
slave, ItemLong -- 10
write.reg, ItemLong -- 11
write.data, ItemLong -- 12
}
#typev swr_driver_c285 11 "%0+SWR:<write to write fifo>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_FIFO_write
{
}
#typev swr_driver_c2024 91 "%0-SWR:<swr_HW_init RC:%10!d!.>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_HW_init
{
rc, ItemLong -- 10
}
#typev swr_driver_c2018 90 "%0=SWR:<could not generate master frame>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_HW_init
{
}
#typev swr_driver_c2010 89 "%0=SWR:<wait for FRM_GEN_ENABLED>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_HW_init
{
}
#typev swr_driver_c1989 88 "%0=SWR:<enable soundwire master comp cfg>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_HW_init
{
}
#typev swr_driver_c1940 86 "%0=SWR:<enable autoenumeration>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_HW_init
{
}
#typev swr_driver_c1885 85 "%0+SWR:<swr_HW_init swr_type = 0x%10!x! >" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_HW_init
{
type, ItemLong -- 10
}
#typev swr_driver_c2064 97 "%0-SWR:<swr_HW_reset>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_HW_reset
{
}
#typev swr_driver_c2058 96 "%0=SWR:<reset the bus for all slaves>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_HW_reset
{
}
#typev swr_driver_c2053 95 "%0=SWR:<reset master interface once>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_HW_reset
{
}
#typev swr_driver_c2045 94 "%0-SWR:<swr_HW_reset>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_HW_reset
{
}
#typev swr_driver_c2044 93 "%0=SWR:<could not read from master, check EXT clk is present>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_HW_reset
{
}
#typev swr_driver_c2036 92 "%0+SWR:<swr_HW_reset swr_type = 0x%10!x! >" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_HW_reset
{
type, ItemLong -- 10
}
#typev swr_driver_c1803 83 "%0=SWR:<non processed IRQ 0X%10!x!>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_IRQ_process
{
test_bit, ItemLong -- 10
}
#typev swr_driver_c1829 84 "%0-SWR:<swr_IRQ_process swr_type = 0x%10!x! >" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_IRQ_process
{
type, ItemLong -- 10
}
#typev swr_driver_c1758 66 "%0=SWR:<auto enum error, recovering>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_IRQ_process
{
}
#typev swr_driver_c1769 82 "%0=SWR:<master clash detected 0X%10!x!>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_IRQ_process
{
test_bit, ItemLong -- 10
}
#typev swr_driver_c1733 81 "%0=SWR:<swr_IRQ_process read 0X%10!x!>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_IRQ_process
{
to_process, ItemLong -- 10
}
#typev swr_driver_c1714 80 "%0=CDC: <swr_IRQ_process swr_vote_for_clock failed, Exiting return_code=(0x%10!x!)> " //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_IRQ_process
{
rc, ItemLong -- 10
}
#typev swr_driver_c1696 79 "%0+SWR:<swr_IRQ_process swr_type = 0x%10!x! >" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_IRQ_process
{
type, ItemLong -- 10
}
#typev swr_driver_c2560 122 "%0-SWR:<master port number is invalid>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_add_stream_to_slave
{
}
#typev swr_driver_c2565 123 "%0-SWR:<slave port number is invalid>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_add_stream_to_slave
{
}
#typev swr_driver_c2676 131 "%0-SWR:<swr_add_stream_to_slave>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_add_stream_to_slave
{
}
#typev swr_driver_c2657 130 "%0=SWR:<clk speed is 9.6MHz, using preconfigured allocation table>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_add_stream_to_slave
{
}
#typev swr_driver_c2599 128 "%0=SWR:<changing framesize to 16*50 no clock div>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_add_stream_to_slave
{
}
#typev swr_driver_c2585 126 "%0=SWR:<stream doesn't fit on current frame>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_add_stream_to_slave
{
}
#typev swr_driver_c2577 125 "%0=SWR:<configuration is delayed, no changes on HW will occur at this time>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_add_stream_to_slave
{
}
#typev swr_driver_c2570 124 "%0-SWR:<no channels are enabled>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_add_stream_to_slave
{
}
#typev swr_driver_c2555 121 "%0-SWR:<driver not initialized>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_add_stream_to_slave
{
}
#typev swr_driver_c2550 120 "%0-SWR:<slave pointer is null>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_add_stream_to_slave
{
}
#typev swr_driver_c2545 119 "%0-SWR:<core not enabled!>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_add_stream_to_slave
{
}
#typev swr_driver_c2542 118 "%0+SWR:<swr_add_stream_to_slave mport= %10!u! sport= %11!u! type = %12!x!>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_add_stream_to_slave
{
config->port_m, ItemLong -- 10
config->port_s, ItemLong -- 11
type, ItemLong -- 12
}
#typev swr_driver_c1402 61 "%0-SWR:<swr_bank_switch swr_type = 0x%10!x! >" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_bank_switch
{
type, ItemLong -- 10
}
#typev swr_driver_c1385 58 "%0=SWR:<writing down master frame config(%10!d!,%11!d!)>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_bank_switch
{
swr_master_config_p[type]->frame_format.cols, ItemLong -- 10
swr_master_config_p[type]->frame_format.rows, ItemLong -- 11
}
#typev swr_driver_c1382 60 "%0=SWR:<bank = %10!u!>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_bank_switch
{
new_bank, ItemLong -- 10
}
#typev swr_driver_c1377 59 "%0+SWR:<swr_bank_switch swr_type = 0x%10!x! >" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_bank_switch
{
type, ItemLong -- 10
}
#typev swr_driver_c841 36 "%0=SWR:<swr_bus_clock_pause Exiting: swrtype = 0x%10!x!>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_bus_clock_pause
{
type, ItemLong -- 10
}
#typev swr_driver_c799 35 "%0=SWR:<swr_bus_clock_pause Entering: swrtype = 0x%10!x!>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_bus_clock_pause
{
type, ItemLong -- 10
}
#typev swr_driver_c955 46 "%0=SWR:<swr_bus_clock_resume Exiting: swrtype = 0x%10!x!>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_bus_clock_resume
{
type, ItemLong -- 10
}
#typev swr_driver_c924 45 "%0=SWR:<swr_bus_clock_resume Entering: swrtype = 0x%10!x!>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_bus_clock_resume
{
type, ItemLong -- 10
}
#typev swr_driver_c637 25 "%0-SWR:<bus clk start , swrtype = 0x%10!x!>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_bus_clock_start
{
type, ItemLong -- 10
}
#typev swr_driver_c607 24 "%0=CDC: <swr_bus_clock_start swr_vote_for_clock failed, Exiting return_code=(0x%10!x!)> " //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_bus_clock_start
{
rc, ItemLong -- 10
}
#typev swr_driver_c597 23 "%0=CDC: <swr_bus_clock_start, Error activating bus, Exiting return_code=(0x%10!x!)> " //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_bus_clock_start
{
rc, ItemLong -- 10
}
#typev swr_driver_c585 22 "%0+SWR:<bus clk start , swrtype = 0x%10!x!>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_bus_clock_start
{
type, ItemLong -- 10
}
#typev swr_driver_c907 44 "%0=SWR:<swr_bus_clock_start_or_resume Exiting: swrtype = 0x%10!x!>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_bus_clock_start_or_resume
{
type, ItemLong -- 10
}
#typev swr_driver_c891 43 "%0=CDC: <swr_bus_clock_start_or_resume swr_bus_clock_start failed, Exiting return_code=(0x%10!x!)> " //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_bus_clock_start_or_resume
{
rc, ItemLong -- 10
}
#typev swr_driver_c887 42 "%0=SWR:<swr_bus_clock_start_or_resume start clock: swrtype = 0x%10!x!>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_bus_clock_start_or_resume
{
type, ItemLong -- 10
}
#typev swr_driver_c877 41 "%0=SWR:<swr_bus_clock_start_or_resume Joining soundwire clock stop thread: swrtype = 0x%10!x!>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_bus_clock_start_or_resume
{
type, ItemLong -- 10
}
#typev swr_driver_c873 40 "%0=SWR:<swr_bus_clock_start_or_resume Joining verification swrtype = 0x%10!x!, swr_thread_handle %11!p!>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_bus_clock_start_or_resume
{
type, ItemLong -- 10
swr_driver[type].swr_thread_handle, ItemPtr -- 11
}
#typev swr_driver_c865 39 "%0=CDC: <swr_bus_clock_start_or_resume swr_vote_for_clock failed, Exiting return_code=(0x%10!x!)> " //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_bus_clock_start_or_resume
{
rc, ItemLong -- 10
}
#typev swr_driver_c856 38 "%0=SWR:<swr_bus_clock_start_or_resume: swrtype = 0x%10!x!, swr_bus_clk_needed = 0x%11!x!>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_bus_clock_start_or_resume
{
type, ItemLong -- 10
swr_driver[type].swr_bus_clk_needed, ItemLong -- 11
}
#typev swr_driver_c852 37 "%0=SWR:<swr_bus_clock_start_or_resume Entering: swrtype = 0x%10!x!>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_bus_clock_start_or_resume
{
type, ItemLong -- 10
}
#typev swr_driver_c780 34 "%0=SWR:<swr_bus_clock_stop_or_pause Exiting: swrtype = 0x%10!x!>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_bus_clock_stop_or_pause
{
type, ItemLong -- 10
}
#typev swr_driver_c774 33 "%0=SWR:<swr_bus_clock_stop_or_pause calling clock pause swrtype = 0x%10!x!>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_bus_clock_stop_or_pause
{
type, ItemLong -- 10
}
#typev swr_driver_c769 32 "%0=SWR:<swr_bus_clock_stop_or_pause creating thread for clock stop: swrtype = 0x%10!x!>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_bus_clock_stop_or_pause
{
type, ItemLong -- 10
}
#typev swr_driver_c760 31 "%0=SWR:<swr_bus_clock_stop_or_pause Entering: swrtype = 0x%10!x!, swr_bus_clk_needed = 0x%11!x! >" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_bus_clock_stop_or_pause
{
type, ItemLong -- 10
swr_driver[type].swr_bus_clk_needed, ItemLong -- 11
}
#typev swr_driver_c1524 68 "%0-SWR:<swr_deinint_slave_list swr_type = 0x%10!x! >" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_deinint_slave_list
{
type, ItemLong -- 10
}
#typev swr_driver_c1509 67 "%0+SWR:<swr_deinint_slave_list swr_type = 0x%10!x! >" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_deinint_slave_list
{
type, ItemLong -- 10
}
#typev swr_driver_c2440 109 "%0-SWR:<swr_deinit swr_type %10!d!>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_deinit
{
type, ItemLong -- 10
}
// PDB:  qcaucd7280.pdb
// PDB:  Last Updated :2022-05-17:11:06:06:456 (UTC) [tracepdb]
#typev swr_driver_c2398 108 "%0=SWR:<swr_deinit Joining soundwire clock stop thread: swrtype = 0x%10!x!>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_deinit
{
type, ItemLong -- 10
}
#typev swr_driver_c2361 107 "%0=SWR:<driver not initialized>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_deinit
{
}
#typev swr_driver_c2358 106 "%0+SWR:<swr_deinit swr_type %10!d!>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_deinit
{
type, ItemLong -- 10
}
#typev swr_driver_c2308 102 "%0-SWR:<swr_init swr_type %10!d!>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_init
{
type, ItemLong -- 10
}
// PDB:  qcaucd7280.pdb
// PDB:  Last Updated :2022-05-17:11:06:06:456 (UTC) [tracepdb]
#typev swr_driver_c2246 101 "%0=SWR:<initializing soundwire driver>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_init
{
}
#typev swr_driver_c2242 100 "%0+SWR:<swr_init swr_type %10!d!>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_init
{
type, ItemLong -- 10
}
#typev swr_driver_c226 10 "%0=CDC: <program_slew_rate_tlmm, Error activating bus, Exiting return_code=(0x%10!x!)> " //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_intf_configure
{
rc, ItemLong -- 10
}
#typev swr_driver_c1451 63 "%0=SWR:<client didn't provide a callback>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_notify_slave_pend_IRQ
{
}
#typev swr_driver_c1447 62 "%0=SWR:<notifying client about slave IRQ swr_type = 0x%10!x! >" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_notify_slave_pend_IRQ
{
type, ItemLong -- 10
}
#typev swr_driver_c1462 65 "%0=SWR:<client didn't provide a callback>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_notify_slave_update
{
}
#typev swr_driver_c1458 64 "%0=SWR:<notifying client about status change>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_notify_slave_update
{
}
#typev swr_driver_c1683 78 "%0-SWR:<swr_process_slave_status_IRQ swr_type = 0x%10!x! >" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_process_slave_status_IRQ
{
type, ItemLong -- 10
}
#typev swr_driver_c1609 74 "%0=SWR:<client notified, deleting slave info, swr_type = 0x%10!x! >" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_process_slave_status_IRQ
{
type, ItemLong -- 10
}
#typev swr_driver_c1604 73 "%0=SWR:<slave detached from bus, swr_type = 0x%10!x! >" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_process_slave_status_IRQ
{
type, ItemLong -- 10
}
#typev swr_driver_c1624 76 "%0=SWR:<slave attached to bus, swr_type = 0x%10!x! >" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_process_slave_status_IRQ
{
type, ItemLong -- 10
}
#typev swr_driver_c1617 75 "%0=SWR:<check if this slave was already attached attached to bus, swr_type = 0x%10!x! >" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_process_slave_status_IRQ
{
type, ItemLong -- 10
}
#typev swr_driver_c1660 77 "%0=SWR:<slave status not identified, swr_type = 0x%10!x! >" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_process_slave_status_IRQ
{
type, ItemLong -- 10
}
#typev swr_driver_c1598 72 "%0=SWR:<slave %10!u!, status %11!u!>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_process_slave_status_IRQ
{
i, ItemLong -- 10
actual_status, ItemLong -- 11
}
#typev swr_driver_c1578 71 "%0=SWR:<slave status read: 0x%10!x!>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_process_slave_status_IRQ
{
temp.data.w_data, ItemLong -- 10
}
#typev swr_driver_c1570 70 "%0=CDC: <swr_process_slave_status_IRQ: swr_bus_clock_start_or_resume failed, Exiting return_code=(0x%10!x!)> " //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_process_slave_status_IRQ
{
rc, ItemLong -- 10
}
#typev swr_driver_c1565 69 "%0+SWR:<swr_process_slave_status_IRQ swr_type = 0x%10!x! >" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_process_slave_status_IRQ
{
type, ItemLong -- 10
}
#typev swr_driver_c2709 136 "%0-SWR:<master port number is invalid>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_remove_stream_from_slave
{
}
#typev swr_driver_c2714 137 "%0-SWR:<slave port number is invalid>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_remove_stream_from_slave
{
}
#typev swr_driver_c2803 144 "%0-SWR:<swr_remove_stream_from_slave>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_remove_stream_from_slave
{
}
#typev swr_driver_c2787 143 "%0=SWR:<no more streams are used, revert framesize to 2*50>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_remove_stream_from_slave
{
}
#typev swr_driver_c2763 141 "%0=SWR:<clk speed is 9.6MHz using preconfigured table>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_remove_stream_from_slave
{
}
#typev swr_driver_c2725 139 "%0=SWR:<configuration is NOT delayed, bank switch is requried>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_remove_stream_from_slave
{
}
#typev swr_driver_c2723 138 "%0=SWR:<configuration is delayed, no changes on HW will occur at this time>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_remove_stream_from_slave
{
}
#typev swr_driver_c2704 135 "%0-SWR:<driver not initialized>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_remove_stream_from_slave
{
}
#typev swr_driver_c2699 134 "%0-SWR:<slave pointer is null>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_remove_stream_from_slave
{
}
#typev swr_driver_c2694 133 "%0-SWR:<core not enabled!>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_remove_stream_from_slave
{
}
#typev swr_driver_c2691 132 "%0+SWR:<swr_remove_stream_from_slave>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_remove_stream_from_slave
{
}
#typev swr_driver_c2339 105 "%0-SWR:<swr_reset RC=%10!d!, swr_type %11!d!>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_reset
{
rc, ItemLong -- 10
type, ItemLong -- 11
}
#typev swr_driver_c2321 104 "%0=SWR:<driver not initialized>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_reset
{
}
#typev swr_driver_c2319 103 "%0+SWR:<swr_reset  swr_type %10!d!>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_reset
{
type, ItemLong -- 10
}
#typev swr_driver_c2503 117 "%0=SWR:<swr_slave_read slave %10!u!: 0x%11!x!, 0x%12!x!>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_slave_read
{
slave->list_entry->logical_addr, ItemLong -- 10
read->reg, ItemLong -- 11
read->data, ItemLong -- 12
}
#typev swr_driver_c2496 116 "%0=SWR:<core not enabled!>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_slave_read
{
}
#typev swr_driver_c2491 115 "%0=SWR:<driver not initialized>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_slave_read
{
}
#typev swr_driver_c2486 114 "%0=SWR:<slave pointer is null>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_slave_read
{
}
#typev swr_driver_c2467 113 "%0=SWR:<swr_slave_write type %10!x!: 0x%11!x!, 0x%12!x!>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_slave_write
{
write.type, ItemLong -- 10
write.reg, ItemLong -- 11
write.data, ItemLong -- 12
}
#typev swr_driver_c2463 112 "%0=SWR:<core not enabled!>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_slave_write
{
}
#typev swr_driver_c2458 111 "%0=SWR:<driver not initialized>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_slave_write
{
}
#typev swr_driver_c2453 110 "%0=SWR:<slave pointer is null>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_slave_write
{
}
#typev swr_driver_c2191 99 "%0=SWR:<swr_start_master: swr_bus_clock_start_or_resume failed rc = %10!d!" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_start_master
{
rc, ItemLong -- 10
}
#typev swr_driver_c2183 98 "%0=SWR:<swr_start_master: swr_vote_for_macro_clock failed rc = %10!d!" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_start_master
{
rc, ItemLong -- 10
}
#typev swr_driver_c749 30 "%0=SWR:<swr_thread_clock_stop exiting rc=%10!d! >" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_thread_clock_stop
{
rc, ItemLong -- 10
}
#typev swr_driver_c735 28 "%0-SWR:<swr_bus_clock_stop: swrtype = 0x%10!x!>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_thread_clock_stop
{
type, ItemLong -- 10
}
#typev swr_driver_c735 27 "%0=CDC: <swr_bus_clock_stop, Error activating bus, Exiting return_code=(0x%10!x!)> " //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_thread_clock_stop
{
rc, ItemLong -- 10
}
#typev swr_driver_c735 26 "%0+SWR:<swr_bus_clock_stop: swrtype = 0x%10!x!>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_thread_clock_stop
{
type, ItemLong -- 10
}
#typev swr_driver_c731 29 "%0=SWR:<swr_thread_clock_stop wait satisfied rc = 0x%10!x!, swrtype = 0x%11!x!>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_thread_clock_stop
{
rc, ItemLong -- 10
type, ItemLong -- 11
}
#typev swr_driver_c1256 52 "%0-SWR:<swr_update_banked_port_configs>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_update_banked_port_configs
{
}
#typev swr_driver_c1176 51 "%0=SWR:<detected active channels, writing port control config>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_update_banked_port_configs
{
}
#typev swr_driver_c1166 50 "%0=SWR:<set enable channels bits 0x%10!x! on slave %11!u!>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_update_banked_port_configs
{
m_bank->enabled_channels, ItemLong -- 10
m_common->slave, ItemLong -- 11
}
#typev swr_driver_c1101 49 "%0=SWR:<updating master port config>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_update_banked_port_configs
{
}
#typev swr_driver_c1099 48 "%0=SWR:<port to update: %10!u!>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_update_banked_port_configs
{
i, ItemLong -- 10
}
#typev swr_driver_c1087 47 "%0+SWR:<swr_update_banked_port_configs bank %10!u!>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_update_banked_port_configs
{
bank, ItemLong -- 10
}
#typev swr_driver_c1315 57 "%0-SWR:<swr_update_post_bank_switch>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_update_post_bank_switch
{
}
#typev swr_driver_c1305 56 "%0=SWR:<set enable channels bits on slave %10!u!>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_update_post_bank_switch
{
m_common->slave, ItemLong -- 10
}
#typev swr_driver_c1290 55 "%0=SWR:<disabling port on inactive bank>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_update_post_bank_switch
{
}
#typev swr_driver_c1288 54 "%0=SWR:<port to update: %10!u!>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_update_post_bank_switch
{
i, ItemLong -- 10
}
#typev swr_driver_c1280 53 "%0+SWR:<swr_update_post_bank_switch bank %10!u!>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_update_post_bank_switch
{
bank, ItemLong -- 10
}
