\doxysection{DWT\+\_\+\+Type Struct Reference}
\label{struct_d_w_t___type}\index{DWT\_Type@{DWT\_Type}}


Structure type to access the Data Watchpoint and Trace Register (DWT).  




{\ttfamily \#include $<$core\+\_\+armv8mbl.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ CTRL}
\item 
uint32\+\_\+t \textbf{ RESERVED0} [6U]
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ PCSR}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ COMP0}
\item 
uint32\+\_\+t \textbf{ RESERVED1} [1U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ FUNCTION0}
\item 
uint32\+\_\+t \textbf{ RESERVED2} [1U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ COMP1}
\item 
uint32\+\_\+t \textbf{ RESERVED3} [1U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ FUNCTION1}
\item 
uint32\+\_\+t \textbf{ RESERVED4} [1U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ COMP2}
\item 
uint32\+\_\+t \textbf{ RESERVED5} [1U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ FUNCTION2}
\item 
uint32\+\_\+t \textbf{ RESERVED6} [1U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ COMP3}
\item 
uint32\+\_\+t \textbf{ RESERVED7} [1U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ FUNCTION3}
\item 
uint32\+\_\+t \textbf{ RESERVED8} [1U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ COMP4}
\item 
uint32\+\_\+t \textbf{ RESERVED9} [1U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ FUNCTION4}
\item 
uint32\+\_\+t \textbf{ RESERVED10} [1U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ COMP5}
\item 
uint32\+\_\+t \textbf{ RESERVED11} [1U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ FUNCTION5}
\item 
uint32\+\_\+t \textbf{ RESERVED12} [1U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ COMP6}
\item 
uint32\+\_\+t \textbf{ RESERVED13} [1U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ FUNCTION6}
\item 
uint32\+\_\+t \textbf{ RESERVED14} [1U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ COMP7}
\item 
uint32\+\_\+t \textbf{ RESERVED15} [1U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ FUNCTION7}
\item 
uint32\+\_\+t \textbf{ RESERVED16} [1U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ COMP8}
\item 
uint32\+\_\+t \textbf{ RESERVED17} [1U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ FUNCTION8}
\item 
uint32\+\_\+t \textbf{ RESERVED18} [1U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ COMP9}
\item 
uint32\+\_\+t \textbf{ RESERVED19} [1U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ FUNCTION9}
\item 
uint32\+\_\+t \textbf{ RESERVED20} [1U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ COMP10}
\item 
uint32\+\_\+t \textbf{ RESERVED21} [1U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ FUNCTION10}
\item 
uint32\+\_\+t \textbf{ RESERVED22} [1U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ COMP11}
\item 
uint32\+\_\+t \textbf{ RESERVED23} [1U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ FUNCTION11}
\item 
uint32\+\_\+t \textbf{ RESERVED24} [1U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ COMP12}
\item 
uint32\+\_\+t \textbf{ RESERVED25} [1U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ FUNCTION12}
\item 
uint32\+\_\+t \textbf{ RESERVED26} [1U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ COMP13}
\item 
uint32\+\_\+t \textbf{ RESERVED27} [1U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ FUNCTION13}
\item 
uint32\+\_\+t \textbf{ RESERVED28} [1U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ COMP14}
\item 
uint32\+\_\+t \textbf{ RESERVED29} [1U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ FUNCTION14}
\item 
uint32\+\_\+t \textbf{ RESERVED30} [1U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ COMP15}
\item 
uint32\+\_\+t \textbf{ RESERVED31} [1U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ FUNCTION15}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ CYCCNT}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ CPICNT}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ EXCCNT}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ SLEEPCNT}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ LSUCNT}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ FOLDCNT}
\item 
uint32\+\_\+t \textbf{ RESERVED32} [934U]
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ LSR}
\item 
uint32\+\_\+t \textbf{ RESERVED33} [1U]
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ DEVARCH}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ MASK0}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ MASK1}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ MASK2}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ MASK3}
\item 
\textbf{ \+\_\+\+\_\+\+OM} uint32\+\_\+t \textbf{ LAR}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Structure type to access the Data Watchpoint and Trace Register (DWT). 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+ALL/\+STM32/\+Projekty/\+Oczko\+Gierka/\+Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+armv8mbl.\+h}\item 
C\+:/\+ALL/\+STM32/\+Projekty/\+Oczko\+Gierka/\+Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+armv8mml.\+h}\item 
C\+:/\+ALL/\+STM32/\+Projekty/\+Oczko\+Gierka/\+Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+cm23.\+h}\item 
C\+:/\+ALL/\+STM32/\+Projekty/\+Oczko\+Gierka/\+Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+cm3.\+h}\item 
C\+:/\+ALL/\+STM32/\+Projekty/\+Oczko\+Gierka/\+Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+cm33.\+h}\item 
C\+:/\+ALL/\+STM32/\+Projekty/\+Oczko\+Gierka/\+Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+cm4.\+h}\item 
C\+:/\+ALL/\+STM32/\+Projekty/\+Oczko\+Gierka/\+Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+cm7.\+h}\item 
C\+:/\+ALL/\+STM32/\+Projekty/\+Oczko\+Gierka/\+Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+sc300.\+h}\end{DoxyCompactItemize}
