104|371|Public
25|$|In 1971, Gregory Maston of Bell Labs {{filed for}} a patent {{involving}} a circuit that could switch between several audio sources based on their levels. The loudest one was latched into the mix. This system did not ramp switched signals smoothly in and out and did not maintain a constant ambience. It was intended for speakerphone conferencing applications. In 1972, Keith A. T. Knox with the British Post Office Corporation developed an adaptive <b>threshold</b> <b>gate</b> circuit intended for speakerphone usage. The system used a second microphone somewhat near the first to sense ambient noise level.|$|E
5000|$|Since the {{majority}} gate {{is a particular}} case of <b>threshold</b> <b>gate,</b> any of known realizations of <b>threshold</b> <b>gate</b> [...] can in principle be used for building a C-element. In the multiple-valued case however, connecting the output of majority gate to one or several inputs may have no desirable effect. For example, using the ternary majority function defined as: ...|$|E
50|$|In 1971, Gregory Maston of Bell Labs {{filed for}} a patent {{involving}} a circuit that could switch between several audio sources based on their levels. The loudest one was latched into the mix. This system did not ramp switched signals smoothly in and out and did not maintain a constant ambience. It was intended for speakerphone conferencing applications. In 1972, Keith A. T. Knox with the British Post Office Corporation developed an adaptive <b>threshold</b> <b>gate</b> circuit intended for speakerphone usage. The system used a second microphone somewhat near the first to sense ambient noise level.|$|E
40|$|In {{this paper}} we {{investigate}} single electron tunneling (SET) devices from the logic design perspective, using the SET tunnel junction's {{ability to control}} the transport of individual electrons. More in particular, we present {{the implementation of a}} Full Adder using SET <b>threshold</b> <b>gates.</b> First, we augment the <b>threshold</b> <b>gates</b> with an active buffer in order to overcome feedback effects which can appear in passive SET networks. Second, we derive the circuit parameters for buffered SET <b>threshold</b> <b>gates,</b> and present the simulation results. Finally, we utilize the buffered <b>threshold</b> <b>gates</b> to build a Full Adder circuit, and verify the behavior of the resulting circuit via simulation...|$|R
50|$|An {{intermediate}} {{approach is to}} incorporate high Vth sleep transistors into <b>threshold</b> <b>gates</b> having more complicated function. Since fewer such <b>threshold</b> <b>gates</b> are required to implement any arbitrary function compared to Boolean gates, incorporating MTCMOS into each gate requires less area overhead. Examples of <b>threshold</b> <b>gates</b> having more complicated function are found with Null Convention Logic and Sleep Convention Logic. Some art is required to implement MTCMOS without causing glitches or other problems.|$|R
40|$|Abstract—This paper details a {{systematic}} method for significantly improving the noise margins of very fast <b>threshold</b> <b>gates.</b> The method {{is based on}} adding nonlinear terms determined from the Boolean form of the threshold function to be implemented. Simulation results support our theoretical claims. Finally, two methods for drastically reducing the dissipated power of such <b>threshold</b> <b>gates</b> down to < 50 %, and respectively < 10 % are also suggested. Index Terms—VLSI, CMOS integrated circuits, <b>threshold</b> logic, <b>threshold</b> <b>gates,</b> noise. I...|$|R
40|$|Abstract — In {{this paper}} we propose new three-input XOR and three-input XNOR gate based on {{generalized}} <b>threshold</b> <b>gate</b> (GTG) topology. The GTG topology is main part is monostable-bistable logic element (MOBILE). The proposed gates use fewer elements count in comparison with other implementations which utilize MOBILE as a main structure. By exploiting the new three-input XOR gate and a carry generator, we present a full adder. All the circuits are simulated by using HSPICE simulator. Index Terms _ monostable-bistable logic element, resonant tunneling diode, <b>threshold</b> <b>gate,</b> multi threshold <b>threshold</b> <b>gate,</b> generalized <b>threshold</b> <b>gate.</b> I. ...|$|E
40|$|Single Electron Tunneling (SET) is an {{emerging}} technology which offers greater scaling potential than MOS. The SET technology offers {{the ability to}} control the transport of individual electrons. In this paper we investigate the implementation of ### and ### counters in SET technology. Counters are elementary building blocks which can be utilized for the design of larger arithmetic structures, such as multipliers. Given that in Boolean gate design style counters are commonly implemented using full adders, we first present SET implementations of full adders in Boolean gate and <b>threshold</b> <b>gate</b> design style. Second, we compare three design alternatives for ### and ### counters, namely Boolean gate full adder, <b>threshold</b> <b>gate</b> full adder, and pure counter implementation is the pure <b>threshold</b> <b>gate</b> based design, which requires three threshold gates that can be implemented in SET using ## tunnel junctions and ## capacitors. Third, we verify the ### counters implemented in <b>threshold</b> <b>gate</b> full adder and pure <b>threshold</b> <b>gate</b> by means of simulation, and present the simulation results obtained...|$|E
40|$|In {{this paper}} we study small depth {{circuits}} that contain threshold gates (with or without weights) and parity gates. All circuits we consider are of polynomial size. We prove several results which complete {{the work on}} characterizing possible inclusions between many classes de ned by small depth circuits. These results are the following: 1. A single <b>threshold</b> <b>gate</b> with weights cannot in general {{be replaced by a}} polynomial fan-in unweighted <b>threshold</b> <b>gate</b> of parity gates...|$|E
40|$|We {{examine the}} power of {{constant}} depth circuits with sigmoid (i. e. smooth) <b>threshold</b> <b>gates</b> for com-puting boolean functions. It is shown that, for depth 2, constant size circuits of this type are strictly more powerful than constant size boolean threshold circuits (i. e. circuits with boolean <b>threshold</b> <b>gates).</b> On the other hand it turns out that, for any constant depth d, polynomial size sigmoid threshold circuits with poly-nomially bounded weights compute exactly the same boolean functions as the corresponding circuits with boolean <b>threshold</b> <b>gates.</b> ...|$|R
3000|$|This paper {{uses the}} Shamir’ (t,n) [...] <b>threshold</b> <b>gates</b> scheme to store tracing {{information}} that proposed in [27].|$|R
40|$|We {{investigate}} the computational {{power of a}} model for a spiking neuron in the Boolean domain by comparing it with traditional neuron models such as <b>threshold</b> <b>gates</b> (or McCulloch-Pitts neurons) and sigma-pi units (or polynomial <b>threshold</b> <b>gates).</b> In particular, we estimate the number of gates required to simulate a spiking neuron by a disjunction of <b>threshold</b> <b>gates</b> and we establish tight bounds for this threshold number. Furthermore, we analyze the degree of the polynomials that a sigma-pi unit must use for the simulation of a spiking neuron. We show that this degree cannot be bounded by any fixed value. Our results give evidence that the use of continuous time as a computational resource endows single-cell models with substantially larger computational capabilities...|$|R
40|$|In {{this paper}} we {{investigate}} achieving fanout in single electron encoded logic networks. First,we propose an {{implementation of a}} charge amplifier and demonstrate its behavior via simulation. Second, we cascade the proposed charge amplifier with an existing design for a linear <b>threshold</b> <b>gate</b> and demonstrate {{the behavior of the}} cascaded blocks via simulation. Third, we demonstrate via simulation that we have achieved fanout capability in a network consisting of basic building blocks {{in the form of the}} proposed charge amplifier in cascade with the <b>threshold</b> <b>gate...</b>|$|E
40|$|In {{this paper}} {{we focus on}} the design of {{threshold}} logic functions in Single Electron Tunneling (SET) technology, using the tunnel junction's specific behavior, i. e., the ability to control the transport of individual electrons. We introduce a novel design of an n-input linear <b>threshold</b> <b>gate</b> which can accommodate both positive and negative weights and built-in signal amplification, using 1 tunnel junction and n + 2 true capacitors. As an example we present a 4 -input <b>threshold</b> <b>gate</b> with both positive and negative weights...|$|E
40|$|Abstract. In {{this paper}} we study small depth {{circuits}} that contain threshold gates (with or without weights) and parity gates. All circuits we consider are of polynomial size. We prove several results which complete {{the work on}} characterizing possible inclusions between many classes defined by small depth circuits. These results are the following: 1. A single <b>threshold</b> <b>gate</b> with weights cannot in general {{be replaced by a}} polynomial fan-in unweighted <b>threshold</b> <b>gate</b> of parity gates. 2. On the other hand it can be replaced by a depth 2 unweighted threshold circuit of polynomial size. An extension of this construction is used to prove that whatever can be computed by a depth d polynomial size threshold circuit with weights can be computed by a depth d + 1 polynomial size unweighted threshold circuit, where d is an arbitrary fixed integer. 3. A polynomial fan-in <b>threshold</b> <b>gate</b> (with weights) of parity gates cannot in general be replaced by a depth 2 unweighted threshold circuit of polynomial size...|$|E
40|$|Submitted {{on behalf}} of EDA Publishing Association ([URL] audienceThe basic {{building}} blocks for Resonant Tunnelling Diode (RTD) logic circuits are <b>Threshold</b> <b>Gates</b> (TGs) instead of the conventional Boolean gates (AND, OR, NAND, NOR) {{due to the fact}} that, when designing with RTDs, <b>threshold</b> <b>gates</b> can be implemented as efficiently as conventional ones, but realize more complex functions. Recently, RTD structures implementing Multi-Threshold <b>Threshold</b> <b>Gates</b> (MTTGs) have been proposed which further increase the functionality of the original TGs while maintaining their operating principle and allowing also the implementation of nanopipelining at the gate level. This paper describes the design of n-bit adders using these MTTGs. A comparison with a design based on TGs is carried out showing advantages in terms of latency, device counts and power consumption...|$|R
40|$|Abstract—We {{initiate}} a systematic study of constant depth Boolean circuits built using exact <b>threshold</b> <b>gates.</b> We consider both {{unweighted and weighted}} exact <b>threshold</b> <b>gates</b> and introduce corresponding circuit classes. We next show that this gives a hierarchy of classes that seamlessly interleave with the well-studied corresponding hierarchies defined using ordinary <b>threshold</b> <b>gates.</b> A major open problem in Boolean circuit complexity is to provide an explicit super-polynomial lower bound for depth two threshold circuits. We identify the class of depth two exact threshold circuits as a natural subclass of these where also no explicit lower bounds are known. Many of our results {{can be seen as}} evidence that this class is a strict subclass of depth two threshold circuits — thus we argue that efforts in proving lower bounds should be directed towards this class...|$|R
5000|$|A liminal deity {{is a god}} or goddess in mythology who {{presides over}} <b>thresholds,</b> <b>gates,</b> or doorways; [...] "a crosser of boundaries".|$|R
40|$|The paper overviews results {{dealing with}} the {{approximation}} capabilities of neural networks, as well as bounds {{on the size of}} <b>threshold</b> <b>gate</b> circuits. Based on an explicit numerical (i. e., constructive) algorithm for Kolmogorov's superpositions they will show that for obtaining minimum size neutral networks for implementing any Boolean function, the activation function of the neurons is the identity function. Because classical AND-OR implementations, as well as <b>threshold</b> <b>gate</b> implementations require exponential size (in the worst case), it will follow that size-optimal solutions for implementing arbitrary Boolean functions require analog circuitry. Conclusions and several comments on the required precision are ending the paper...|$|E
40|$|A {{model for}} the delay of neuron-PMOS (neu-MOS) and Capacitive Threshold-Logic (CTL) based logic {{circuits}} is presented for the first time. It {{is based on the}} analysis of the basic neuron-MOS and CTL gate structures. A closed form analytic expression for the delay of the <b>threshold</b> <b>gate</b> is derived. A relation for the delay in terms of an ordinary CMOS inverter delay expressed {{as a function of the}} number of inputs to the <b>threshold</b> <b>gate</b> is presented. This relation is shown to be useful in comparing the delay of logic circuit designs based on neu-MOS or CTL and ordinary CMOS. Peter Celinski, Said Al-Sarawi, and Derek Abbot...|$|E
40|$|We present two {{examples}} of carbon nanotube network thin film transistors with strongly hydrophobic dielectrics comprising either Teflon-AF or a poly(vinylphenol) /poly(methyl silsesquioxane) (PVP/pMSSQ) blend. In the absence of encapsulation, bottom gated transistors in air ambient show no hysteresis between forward and reverse gate sweep direction. Device <b>threshold</b> <b>gate</b> voltage and On-current present excellent time dependent stability even under dielectric stress. Furthermore, <b>threshold</b> <b>gate</b> voltage for hole conduction is negative upon device encapsulation with PVP/pMSSQ enabling much improved current On/Off ratio at 0 V. This work addresses two major challenges impeding solution based fabrication of relevant thin film transistors with printable single-walled carbon nanotube channels. Peer reviewed: YesNRC publication: Ye...|$|E
40|$|Resonant {{tunneling}} diodes (RTDs) have functional versatility {{and high}} speed switching capability. The integration of resonant tunneling diodes and MOS transistor makes <b>threshold</b> <b>gates</b> and logics. The design and fabrication of linear <b>threshold</b> <b>gates</b> {{will be presented}} based on a monostable bistable transition logic element. Each of its input terminals consist out of a resonant tunnelling diode merged with a transistor device. The circuit models of RTD and MOSFET are simulated in HSPICE. Two input XOR gate is designed and tested...|$|R
40|$|Submitted {{on behalf}} of TIMA Editions, [URL] basic {{building}} blocks for Resonant Tunnelling Diode (RTD) logic circuits are <b>Threshold</b> <b>Gates</b> (TGs) instead of the conventional Boolean gates (AND, OR, NAND, NOR) {{due to the fact}} that, when designing with RTDs, <b>threshold</b> <b>gates</b> can be implemented as efficiently as conventional ones, but realize more complex functions. Recently, RTD structures implementing Multi-Threshold <b>Threshold</b> <b>Gates</b> (MTTGs) have been proposed which further increase the functionality of the original TGs while maintaining their operating principle and allowing also the implementation of nanopipelining at the gate level. This paper describes the design of n-bit adders using these MTTGs. A comparison with a design based on TGs is carried out showing advantages in terms of latency, device counts and power consumption. This effort was partially supported by the Spanish Government under project TEC 2004 - 02948 /MIC. Peer reviewe...|$|R
40|$|Abstract—Resonant {{tunneling}} diodes (RTDs) {{have demonstrated}} promising circuit characteristics of high speed switching property and versatile functionality with negative differential resistance (NDR). In this paper, we propose novel programmable logic elements (PLEs) {{that can be}} configured to realize all three- or four-input logic functions. These simple RTD-based circuit elements are implemented with <b>threshold</b> <b>gates</b> (TGs) and multi-threshold <b>threshold</b> <b>gates</b> (MTTGs) by employing programmable monostable-bistable logic element (MOBILE) principles. We also developed a dynamically reconfigurable scheme based on our PLE structures which facilitate nanopipelining without incurring delay overheads. I...|$|R
40|$|Abstract- A {{model for}} the delay of neuron-MOS (neu-MOS) and Capacitive Threshold-Logic (CTL) based logic {{circuits}} is presented for the first time. It {{is based on the}} analysis of the basic neuron-MOS [l] and CTL gate struc-tures [a]. A closed form analytic expression for the delay of the <b>threshold</b> <b>gate</b> is derived. A relation for the delay in terms of an ordinary CMOS inverter delay expressed {{as a function of the}} number of inputs to the <b>threshold</b> <b>gate</b> is presented. This relation is shown to be useful in comparing the delay of logic circuit designs based on neu-MOS or CTL and ordinary CMOS. Keuwods- neuron-MOS, capacitivethreshold logic, float-ing gate transistor I...|$|E
40|$|AbstractIn this seminal {{paper on}} {{probabilistic}} Turing machines, Gill {{asked whether the}} class PP is closed under intersection and union. We give a positive answer to this question. We also show that PP is closed {{under a variety of}} polynomial-time truth-table reductions. Consequences in complexity theory include the definite collapse and (assuming P ≠ PP) separation of certain query hierarchies over PP. Similar techniques allow us to combine several threshold gates into a single <b>threshold</b> <b>gate.</b> Consequences in the study of circuits include the simulation of circuits with a small number of threshold gates by circuits having only a single <b>threshold</b> <b>gate</b> at the root (perceptrons) and a lower bound on the number of threshold gates that are needed to compute the parity function...|$|E
30|$|G-traces {{for small}} drain {{voltages}} show thermally activated transport below the <b>threshold</b> <b>gate</b> voltage. In contrast, at large drain voltages the gate-voltage dependence is weaker. As {{can be expected}} in our relatively simple model, the theoretical drain current {{is larger than the}} experimental one by a little less than a decade.|$|E
40|$|This paper {{explores the}} use of <b>threshold</b> <b>gates</b> {{for the design of}} complex logic functions. The {{usefulness}} of the approximation is determined by the efficient CMOS realization proposed for the <b>threshold</b> <b>gates.</b> New implementations are presented for two different circuits, the Muller C-element and the Losq's voter for self-purging redundancy, which illustrate the feasibility and versatility of the proposed technique and its potential as a low-cost design technique for CMOS technologies. Experimental and simulation results confirm our expectations and prove the suitability of the proposed circuits under low-voltage power supply conditions...|$|R
40|$|Computations by spiking neurons are {{performed}} using {{the timing of}} action potentials. We investigate the computational power of a simple model for such a spiking neuron in the Boolean domain by comparing it with traditional neuron models such as <b>threshold</b> <b>gates</b> (or McCulloch-Pitts neurons) and sigma-pi units (or polynomial <b>threshold</b> <b>gates).</b> In particular, we estimate the number of gates required to simulate a spiking neuron by a disjunction of <b>threshold</b> <b>gates</b> and we establish tight bounds for this threshold number. Furthermore, we analyze the degree of the polynomials that a sigma-pi unit must use for the simulation of a spiking neuron. We show that this degree cannot be bounded by any fixed value. Our results give evidence {{that the use of}} continuous time as a computational resource endows single-cell models with substantially larger computational capabilities. 1 Introduction Biological neurons communicate by sending spikes among themselves. A spike is a discrete event in continuous ti [...] ...|$|R
40|$|Trabajo presentado al DCIS celebrado en Grenoble (Francia) del 12 al 14 de noviembre de 2008. Many {{logic circuit}} {{applications}} of Resonant Tunneling Diodes {{are based on}} the MOnostable-BIstable Logic Element (MOBILE). Threshold logic is a computational model widely used in the design of MOBILE circuits, i. e. these circuits are built from <b>threshold</b> <b>gates</b> (TGs). The MOBILE realization of generalized <b>threshold</b> <b>gates</b> is being investigated. Multi-Threshold <b>Threshold</b> <b>Gates</b> (MTTGs) have been proposed which further increase the functionality of the original TGs. Recently, we have proposed a novel MOBILE circuit topology obtained by fundamental properties of threshold functions. This paper describes the design of n-bit adders using these novel MOBILE circuit topologies. A comparison with designs based on TGs and MTTGs is carried out showing advantages in terms of speed and power delay product and device counts. This effort was partially supported by the Spanish Government under project TEC 2007 - 67245 and Andalusian Goverment through project EXC/ 2007 /TIC- 2961. Peer Reviewe...|$|R
40|$|We {{investigate}} conventional {{counters and}} their employment to produce multi-operand addition using threshold logic. The primary {{concern of the}} study is the area reduction of the implementations. We use direct reduction schemes that minimize the number of threshold elements and hierarchical reduction to diminish <b>threshold</b> <b>gate</b> requirements at the expenses of area...|$|E
40|$|This paper {{presents}} a novel and extremely compact circuit topology able {{to implement a}} two-input programmable gate {{on the basis of}} the multi-threshold <b>threshold</b> <b>gate</b> concept. The circuit consists of resonant tunnelling diodes (RTDs) and heterostructure field effect transistors (HFETs). We provide detailed analysis on circuit design and simulation of such a pro-grammable gate. 1...|$|E
40|$|Abstract:- One {{of major}} {{implementations}} of Linear <b>Threshold</b> <b>Gate</b> (LTG) is via resonant tunneling diodes (RTD). The functionality of this threshold logic gate greatly {{depends on the}} parameters of the RTD and parametric faults impact its functionality. A suitable fault model for Combinational Threshold Logic gates is presented. A methodology is also developed to generate test patterns that detect these parametric faults...|$|E
40|$|We {{show that}} {{functions}} with convergent real power series can be well approximated by {{two classes of}} polynomial-size small-weight threshold circuits: depth-three circuits with <b>threshold</b> <b>gates</b> on all levels, and depth-four circuits with <b>threshold</b> <b>gates</b> {{on the first two}} levels and ANDOR gates on the last two. This is done without restricting the input to a fixed closed subinterval of the interval of convergence of the series. We also show that the logarithm of x in base b can be well approximated by the same classes of circuits, when both x and b are given as input...|$|R
40|$|One of {{the most}} basic pattern {{recognition}} problems is whether a certain local feature occurs in some linear array to the left of some other local feature. We construct in this article circuits that solve this problem with an asymptotically optimal number of <b>threshold</b> <b>gates.</b> Furthermore it is shown that much fewer <b>threshold</b> <b>gates</b> are needed if one employs in addition a small number of winner-take-all gates. In either case the circuits that are constructed have linear or almost linear total wire length, and are therefore not unrealistic {{from the point of view}} of physical implementations. ...|$|R
40|$|Abstract—In this work, we use {{static and}} semi-static {{versions}} of NULL Convention Logic (NCL) primitives (i. e., <b>threshold</b> <b>gates)</b> {{to implement a}} dual-rail 8 × 8 2 s complement multiplier using the Modified Booth 2 algorithm for partial product generation and a Wallace tree for partial product summation. We establish the multiplier’s functionality utilizing VHDL-based simulations of the gate-level structural design. The design is then implemented at the transistor-level and layout-level using both static and semi-static <b>threshold</b> <b>gates,</b> for a 1. 8 V 0. 18 µm TSMC CMOS process; and these two implementations are compared in terms of area, power, and speed. I...|$|R
