ARM GAS  /tmp/ccjYdfbx.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB130:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f4xx_hal_msp.c **** 
  25:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f4xx_hal_msp.c **** 
  27:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f4xx_hal_msp.c **** 
  30:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  /tmp/ccjYdfbx.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** 
  32:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f4xx_hal_msp.c **** 
  35:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f4xx_hal_msp.c **** 
  37:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f4xx_hal_msp.c **** 
  40:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f4xx_hal_msp.c **** 
  42:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f4xx_hal_msp.c **** 
  45:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f4xx_hal_msp.c **** 
  47:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f4xx_hal_msp.c **** 
  50:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f4xx_hal_msp.c **** 
  52:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f4xx_hal_msp.c **** 
  55:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f4xx_hal_msp.c **** 
  57:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f4xx_hal_msp.c **** 
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f4xx_hal_msp.c **** /**
  61:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f4xx_hal_msp.c ****   */
  63:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 64 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  65:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  66:Core/Src/stm32f4xx_hal_msp.c **** 
  67:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  68:Core/Src/stm32f4xx_hal_msp.c **** 
  69:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 69 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 69 3 view .LVU2
  40 0002 0021     		movs	r1, #0
  41 0004 0091     		str	r1, [sp]
  42              		.loc 1 69 3 view .LVU3
  43 0006 0B4B     		ldr	r3, .L3
  44 0008 5A6C     		ldr	r2, [r3, #68]
  45 000a 42F48042 		orr	r2, r2, #16384
  46 000e 5A64     		str	r2, [r3, #68]
ARM GAS  /tmp/ccjYdfbx.s 			page 3


  47              		.loc 1 69 3 view .LVU4
  48 0010 5A6C     		ldr	r2, [r3, #68]
  49 0012 02F48042 		and	r2, r2, #16384
  50 0016 0092     		str	r2, [sp]
  51              		.loc 1 69 3 view .LVU5
  52 0018 009A     		ldr	r2, [sp]
  53              	.LBE2:
  54              		.loc 1 69 3 view .LVU6
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  55              		.loc 1 70 3 view .LVU7
  56              	.LBB3:
  57              		.loc 1 70 3 view .LVU8
  58 001a 0191     		str	r1, [sp, #4]
  59              		.loc 1 70 3 view .LVU9
  60 001c 1A6C     		ldr	r2, [r3, #64]
  61 001e 42F08052 		orr	r2, r2, #268435456
  62 0022 1A64     		str	r2, [r3, #64]
  63              		.loc 1 70 3 view .LVU10
  64 0024 1B6C     		ldr	r3, [r3, #64]
  65 0026 03F08053 		and	r3, r3, #268435456
  66 002a 0193     		str	r3, [sp, #4]
  67              		.loc 1 70 3 view .LVU11
  68 002c 019B     		ldr	r3, [sp, #4]
  69              	.LBE3:
  70              		.loc 1 70 3 view .LVU12
  71:Core/Src/stm32f4xx_hal_msp.c **** 
  72:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  73:Core/Src/stm32f4xx_hal_msp.c **** 
  74:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  75:Core/Src/stm32f4xx_hal_msp.c **** 
  76:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  77:Core/Src/stm32f4xx_hal_msp.c **** }
  71              		.loc 1 77 1 is_stmt 0 view .LVU13
  72 002e 02B0     		add	sp, sp, #8
  73              	.LCFI1:
  74              		.cfi_def_cfa_offset 0
  75              		@ sp needed
  76 0030 7047     		bx	lr
  77              	.L4:
  78 0032 00BF     		.align	2
  79              	.L3:
  80 0034 00380240 		.word	1073887232
  81              		.cfi_endproc
  82              	.LFE130:
  84              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  85              		.align	1
  86              		.global	HAL_TIM_Base_MspInit
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  91              	HAL_TIM_Base_MspInit:
  92              	.LVL0:
  93              	.LFB131:
  78:Core/Src/stm32f4xx_hal_msp.c **** 
  79:Core/Src/stm32f4xx_hal_msp.c **** /**
  80:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
  81:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
ARM GAS  /tmp/ccjYdfbx.s 			page 4


  82:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
  83:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  84:Core/Src/stm32f4xx_hal_msp.c **** */
  85:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  86:Core/Src/stm32f4xx_hal_msp.c **** {
  94              		.loc 1 86 1 is_stmt 1 view -0
  95              		.cfi_startproc
  96              		@ args = 0, pretend = 0, frame = 8
  97              		@ frame_needed = 0, uses_anonymous_args = 0
  87:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
  98              		.loc 1 87 3 view .LVU15
  99              		.loc 1 87 15 is_stmt 0 view .LVU16
 100 0000 0268     		ldr	r2, [r0]
 101              		.loc 1 87 5 view .LVU17
 102 0002 0E4B     		ldr	r3, .L12
 103 0004 9A42     		cmp	r2, r3
 104 0006 00D0     		beq	.L11
 105 0008 7047     		bx	lr
 106              	.L11:
  86:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 107              		.loc 1 86 1 view .LVU18
 108 000a 00B5     		push	{lr}
 109              	.LCFI2:
 110              		.cfi_def_cfa_offset 4
 111              		.cfi_offset 14, -4
 112 000c 83B0     		sub	sp, sp, #12
 113              	.LCFI3:
 114              		.cfi_def_cfa_offset 16
  88:Core/Src/stm32f4xx_hal_msp.c ****   {
  89:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
  90:Core/Src/stm32f4xx_hal_msp.c **** 
  91:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
  92:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  93:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 115              		.loc 1 93 5 is_stmt 1 view .LVU19
 116              	.LBB4:
 117              		.loc 1 93 5 view .LVU20
 118 000e 0021     		movs	r1, #0
 119 0010 0191     		str	r1, [sp, #4]
 120              		.loc 1 93 5 view .LVU21
 121 0012 03F59C33 		add	r3, r3, #79872
 122 0016 5A6C     		ldr	r2, [r3, #68]
 123 0018 42F00102 		orr	r2, r2, #1
 124 001c 5A64     		str	r2, [r3, #68]
 125              		.loc 1 93 5 view .LVU22
 126 001e 5B6C     		ldr	r3, [r3, #68]
 127 0020 03F00103 		and	r3, r3, #1
 128 0024 0193     		str	r3, [sp, #4]
 129              		.loc 1 93 5 view .LVU23
 130 0026 019B     		ldr	r3, [sp, #4]
 131              	.LBE4:
 132              		.loc 1 93 5 view .LVU24
  94:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM1 interrupt Init */
  95:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 133              		.loc 1 95 5 view .LVU25
 134 0028 0A46     		mov	r2, r1
 135 002a 1920     		movs	r0, #25
ARM GAS  /tmp/ccjYdfbx.s 			page 5


 136              	.LVL1:
 137              		.loc 1 95 5 is_stmt 0 view .LVU26
 138 002c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 139              	.LVL2:
  96:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 140              		.loc 1 96 5 is_stmt 1 view .LVU27
 141 0030 1920     		movs	r0, #25
 142 0032 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 143              	.LVL3:
  97:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  98:Core/Src/stm32f4xx_hal_msp.c **** 
  99:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 100:Core/Src/stm32f4xx_hal_msp.c ****   }
 101:Core/Src/stm32f4xx_hal_msp.c **** 
 102:Core/Src/stm32f4xx_hal_msp.c **** }
 144              		.loc 1 102 1 is_stmt 0 view .LVU28
 145 0036 03B0     		add	sp, sp, #12
 146              	.LCFI4:
 147              		.cfi_def_cfa_offset 4
 148              		@ sp needed
 149 0038 5DF804FB 		ldr	pc, [sp], #4
 150              	.L13:
 151              		.align	2
 152              	.L12:
 153 003c 00000140 		.word	1073807360
 154              		.cfi_endproc
 155              	.LFE131:
 157              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 158              		.align	1
 159              		.global	HAL_TIM_Base_MspDeInit
 160              		.syntax unified
 161              		.thumb
 162              		.thumb_func
 164              	HAL_TIM_Base_MspDeInit:
 165              	.LVL4:
 166              	.LFB132:
 103:Core/Src/stm32f4xx_hal_msp.c **** 
 104:Core/Src/stm32f4xx_hal_msp.c **** /**
 105:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 106:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 107:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 108:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 109:Core/Src/stm32f4xx_hal_msp.c **** */
 110:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 111:Core/Src/stm32f4xx_hal_msp.c **** {
 167              		.loc 1 111 1 is_stmt 1 view -0
 168              		.cfi_startproc
 169              		@ args = 0, pretend = 0, frame = 0
 170              		@ frame_needed = 0, uses_anonymous_args = 0
 171              		.loc 1 111 1 is_stmt 0 view .LVU30
 172 0000 08B5     		push	{r3, lr}
 173              	.LCFI5:
 174              		.cfi_def_cfa_offset 8
 175              		.cfi_offset 3, -8
 176              		.cfi_offset 14, -4
 112:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 177              		.loc 1 112 3 is_stmt 1 view .LVU31
ARM GAS  /tmp/ccjYdfbx.s 			page 6


 178              		.loc 1 112 15 is_stmt 0 view .LVU32
 179 0002 0268     		ldr	r2, [r0]
 180              		.loc 1 112 5 view .LVU33
 181 0004 064B     		ldr	r3, .L18
 182 0006 9A42     		cmp	r2, r3
 183 0008 00D0     		beq	.L17
 184              	.LVL5:
 185              	.L14:
 113:Core/Src/stm32f4xx_hal_msp.c ****   {
 114:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 115:Core/Src/stm32f4xx_hal_msp.c **** 
 116:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 117:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 118:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 119:Core/Src/stm32f4xx_hal_msp.c **** 
 120:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM1 interrupt DeInit */
 121:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_TIM10_IRQn);
 122:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 123:Core/Src/stm32f4xx_hal_msp.c **** 
 124:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 125:Core/Src/stm32f4xx_hal_msp.c ****   }
 126:Core/Src/stm32f4xx_hal_msp.c **** 
 127:Core/Src/stm32f4xx_hal_msp.c **** }
 186              		.loc 1 127 1 view .LVU34
 187 000a 08BD     		pop	{r3, pc}
 188              	.LVL6:
 189              	.L17:
 118:Core/Src/stm32f4xx_hal_msp.c **** 
 190              		.loc 1 118 5 is_stmt 1 view .LVU35
 191 000c 054A     		ldr	r2, .L18+4
 192 000e 536C     		ldr	r3, [r2, #68]
 193 0010 23F00103 		bic	r3, r3, #1
 194 0014 5364     		str	r3, [r2, #68]
 121:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 195              		.loc 1 121 5 view .LVU36
 196 0016 1920     		movs	r0, #25
 197              	.LVL7:
 121:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 198              		.loc 1 121 5 is_stmt 0 view .LVU37
 199 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 200              	.LVL8:
 201              		.loc 1 127 1 view .LVU38
 202 001c F5E7     		b	.L14
 203              	.L19:
 204 001e 00BF     		.align	2
 205              	.L18:
 206 0020 00000140 		.word	1073807360
 207 0024 00380240 		.word	1073887232
 208              		.cfi_endproc
 209              	.LFE132:
 211              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 212              		.align	1
 213              		.global	HAL_UART_MspInit
 214              		.syntax unified
 215              		.thumb
 216              		.thumb_func
 218              	HAL_UART_MspInit:
ARM GAS  /tmp/ccjYdfbx.s 			page 7


 219              	.LVL9:
 220              	.LFB133:
 128:Core/Src/stm32f4xx_hal_msp.c **** 
 129:Core/Src/stm32f4xx_hal_msp.c **** /**
 130:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 131:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 132:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 133:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 134:Core/Src/stm32f4xx_hal_msp.c **** */
 135:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 136:Core/Src/stm32f4xx_hal_msp.c **** {
 221              		.loc 1 136 1 is_stmt 1 view -0
 222              		.cfi_startproc
 223              		@ args = 0, pretend = 0, frame = 40
 224              		@ frame_needed = 0, uses_anonymous_args = 0
 225              		.loc 1 136 1 is_stmt 0 view .LVU40
 226 0000 00B5     		push	{lr}
 227              	.LCFI6:
 228              		.cfi_def_cfa_offset 4
 229              		.cfi_offset 14, -4
 230 0002 8BB0     		sub	sp, sp, #44
 231              	.LCFI7:
 232              		.cfi_def_cfa_offset 48
 137:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 233              		.loc 1 137 3 is_stmt 1 view .LVU41
 234              		.loc 1 137 20 is_stmt 0 view .LVU42
 235 0004 0023     		movs	r3, #0
 236 0006 0593     		str	r3, [sp, #20]
 237 0008 0693     		str	r3, [sp, #24]
 238 000a 0793     		str	r3, [sp, #28]
 239 000c 0893     		str	r3, [sp, #32]
 240 000e 0993     		str	r3, [sp, #36]
 138:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART1)
 241              		.loc 1 138 3 is_stmt 1 view .LVU43
 242              		.loc 1 138 11 is_stmt 0 view .LVU44
 243 0010 0368     		ldr	r3, [r0]
 244              		.loc 1 138 5 view .LVU45
 245 0012 284A     		ldr	r2, .L26
 246 0014 9342     		cmp	r3, r2
 247 0016 05D0     		beq	.L24
 139:Core/Src/stm32f4xx_hal_msp.c ****   {
 140:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 141:Core/Src/stm32f4xx_hal_msp.c **** 
 142:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 143:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 144:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 145:Core/Src/stm32f4xx_hal_msp.c **** 
 146:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 147:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 148:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USART1_TX
 149:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> USART1_RX
 150:Core/Src/stm32f4xx_hal_msp.c ****     */
 151:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 152:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 153:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 154:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 155:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
ARM GAS  /tmp/ccjYdfbx.s 			page 8


 156:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 157:Core/Src/stm32f4xx_hal_msp.c **** 
 158:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 159:Core/Src/stm32f4xx_hal_msp.c **** 
 160:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 161:Core/Src/stm32f4xx_hal_msp.c ****   }
 162:Core/Src/stm32f4xx_hal_msp.c ****   else if(huart->Instance==USART2)
 248              		.loc 1 162 8 is_stmt 1 view .LVU46
 249              		.loc 1 162 10 is_stmt 0 view .LVU47
 250 0018 274A     		ldr	r2, .L26+4
 251 001a 9342     		cmp	r3, r2
 252 001c 26D0     		beq	.L25
 253              	.LVL10:
 254              	.L20:
 163:Core/Src/stm32f4xx_hal_msp.c ****   {
 164:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 165:Core/Src/stm32f4xx_hal_msp.c **** 
 166:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 167:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 168:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 169:Core/Src/stm32f4xx_hal_msp.c **** 
 170:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 171:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 172:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 173:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 174:Core/Src/stm32f4xx_hal_msp.c ****     */
 175:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 176:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 177:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 178:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 179:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 180:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 181:Core/Src/stm32f4xx_hal_msp.c **** 
 182:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 183:Core/Src/stm32f4xx_hal_msp.c **** 
 184:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 185:Core/Src/stm32f4xx_hal_msp.c ****   }
 186:Core/Src/stm32f4xx_hal_msp.c **** 
 187:Core/Src/stm32f4xx_hal_msp.c **** }
 255              		.loc 1 187 1 view .LVU48
 256 001e 0BB0     		add	sp, sp, #44
 257              	.LCFI8:
 258              		.cfi_remember_state
 259              		.cfi_def_cfa_offset 4
 260              		@ sp needed
 261 0020 5DF804FB 		ldr	pc, [sp], #4
 262              	.LVL11:
 263              	.L24:
 264              	.LCFI9:
 265              		.cfi_restore_state
 144:Core/Src/stm32f4xx_hal_msp.c **** 
 266              		.loc 1 144 5 is_stmt 1 view .LVU49
 267              	.LBB5:
 144:Core/Src/stm32f4xx_hal_msp.c **** 
 268              		.loc 1 144 5 view .LVU50
 269 0024 0021     		movs	r1, #0
 270 0026 0191     		str	r1, [sp, #4]
ARM GAS  /tmp/ccjYdfbx.s 			page 9


 144:Core/Src/stm32f4xx_hal_msp.c **** 
 271              		.loc 1 144 5 view .LVU51
 272 0028 244B     		ldr	r3, .L26+8
 273 002a 5A6C     		ldr	r2, [r3, #68]
 274 002c 42F01002 		orr	r2, r2, #16
 275 0030 5A64     		str	r2, [r3, #68]
 144:Core/Src/stm32f4xx_hal_msp.c **** 
 276              		.loc 1 144 5 view .LVU52
 277 0032 5A6C     		ldr	r2, [r3, #68]
 278 0034 02F01002 		and	r2, r2, #16
 279 0038 0192     		str	r2, [sp, #4]
 144:Core/Src/stm32f4xx_hal_msp.c **** 
 280              		.loc 1 144 5 view .LVU53
 281 003a 019A     		ldr	r2, [sp, #4]
 282              	.LBE5:
 144:Core/Src/stm32f4xx_hal_msp.c **** 
 283              		.loc 1 144 5 view .LVU54
 146:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 284              		.loc 1 146 5 view .LVU55
 285              	.LBB6:
 146:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 286              		.loc 1 146 5 view .LVU56
 287 003c 0291     		str	r1, [sp, #8]
 146:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 288              		.loc 1 146 5 view .LVU57
 289 003e 1A6B     		ldr	r2, [r3, #48]
 290 0040 42F00102 		orr	r2, r2, #1
 291 0044 1A63     		str	r2, [r3, #48]
 146:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 292              		.loc 1 146 5 view .LVU58
 293 0046 1B6B     		ldr	r3, [r3, #48]
 294 0048 03F00103 		and	r3, r3, #1
 295 004c 0293     		str	r3, [sp, #8]
 146:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 296              		.loc 1 146 5 view .LVU59
 297 004e 029B     		ldr	r3, [sp, #8]
 298              	.LBE6:
 146:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 299              		.loc 1 146 5 view .LVU60
 151:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 300              		.loc 1 151 5 view .LVU61
 151:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 301              		.loc 1 151 25 is_stmt 0 view .LVU62
 302 0050 4FF4C063 		mov	r3, #1536
 303 0054 0593     		str	r3, [sp, #20]
 152:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 304              		.loc 1 152 5 is_stmt 1 view .LVU63
 152:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 305              		.loc 1 152 26 is_stmt 0 view .LVU64
 306 0056 0223     		movs	r3, #2
 307 0058 0693     		str	r3, [sp, #24]
 153:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 308              		.loc 1 153 5 is_stmt 1 view .LVU65
 154:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 309              		.loc 1 154 5 view .LVU66
 154:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 310              		.loc 1 154 27 is_stmt 0 view .LVU67
ARM GAS  /tmp/ccjYdfbx.s 			page 10


 311 005a 0323     		movs	r3, #3
 312 005c 0893     		str	r3, [sp, #32]
 155:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 313              		.loc 1 155 5 is_stmt 1 view .LVU68
 155:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 314              		.loc 1 155 31 is_stmt 0 view .LVU69
 315 005e 0723     		movs	r3, #7
 316 0060 0993     		str	r3, [sp, #36]
 156:Core/Src/stm32f4xx_hal_msp.c **** 
 317              		.loc 1 156 5 is_stmt 1 view .LVU70
 318 0062 05A9     		add	r1, sp, #20
 319 0064 1648     		ldr	r0, .L26+12
 320              	.LVL12:
 156:Core/Src/stm32f4xx_hal_msp.c **** 
 321              		.loc 1 156 5 is_stmt 0 view .LVU71
 322 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 323              	.LVL13:
 324 006a D8E7     		b	.L20
 325              	.LVL14:
 326              	.L25:
 168:Core/Src/stm32f4xx_hal_msp.c **** 
 327              		.loc 1 168 5 is_stmt 1 view .LVU72
 328              	.LBB7:
 168:Core/Src/stm32f4xx_hal_msp.c **** 
 329              		.loc 1 168 5 view .LVU73
 330 006c 0021     		movs	r1, #0
 331 006e 0391     		str	r1, [sp, #12]
 168:Core/Src/stm32f4xx_hal_msp.c **** 
 332              		.loc 1 168 5 view .LVU74
 333 0070 124B     		ldr	r3, .L26+8
 334 0072 1A6C     		ldr	r2, [r3, #64]
 335 0074 42F40032 		orr	r2, r2, #131072
 336 0078 1A64     		str	r2, [r3, #64]
 168:Core/Src/stm32f4xx_hal_msp.c **** 
 337              		.loc 1 168 5 view .LVU75
 338 007a 1A6C     		ldr	r2, [r3, #64]
 339 007c 02F40032 		and	r2, r2, #131072
 340 0080 0392     		str	r2, [sp, #12]
 168:Core/Src/stm32f4xx_hal_msp.c **** 
 341              		.loc 1 168 5 view .LVU76
 342 0082 039A     		ldr	r2, [sp, #12]
 343              	.LBE7:
 168:Core/Src/stm32f4xx_hal_msp.c **** 
 344              		.loc 1 168 5 view .LVU77
 170:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 345              		.loc 1 170 5 view .LVU78
 346              	.LBB8:
 170:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 347              		.loc 1 170 5 view .LVU79
 348 0084 0491     		str	r1, [sp, #16]
 170:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 349              		.loc 1 170 5 view .LVU80
 350 0086 1A6B     		ldr	r2, [r3, #48]
 351 0088 42F00102 		orr	r2, r2, #1
 352 008c 1A63     		str	r2, [r3, #48]
 170:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 353              		.loc 1 170 5 view .LVU81
ARM GAS  /tmp/ccjYdfbx.s 			page 11


 354 008e 1B6B     		ldr	r3, [r3, #48]
 355 0090 03F00103 		and	r3, r3, #1
 356 0094 0493     		str	r3, [sp, #16]
 170:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 357              		.loc 1 170 5 view .LVU82
 358 0096 049B     		ldr	r3, [sp, #16]
 359              	.LBE8:
 170:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 360              		.loc 1 170 5 view .LVU83
 175:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 361              		.loc 1 175 5 view .LVU84
 175:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 362              		.loc 1 175 25 is_stmt 0 view .LVU85
 363 0098 0C23     		movs	r3, #12
 364 009a 0593     		str	r3, [sp, #20]
 176:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 365              		.loc 1 176 5 is_stmt 1 view .LVU86
 176:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 366              		.loc 1 176 26 is_stmt 0 view .LVU87
 367 009c 0223     		movs	r3, #2
 368 009e 0693     		str	r3, [sp, #24]
 177:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 369              		.loc 1 177 5 is_stmt 1 view .LVU88
 178:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 370              		.loc 1 178 5 view .LVU89
 178:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 371              		.loc 1 178 27 is_stmt 0 view .LVU90
 372 00a0 0323     		movs	r3, #3
 373 00a2 0893     		str	r3, [sp, #32]
 179:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 374              		.loc 1 179 5 is_stmt 1 view .LVU91
 179:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 375              		.loc 1 179 31 is_stmt 0 view .LVU92
 376 00a4 0723     		movs	r3, #7
 377 00a6 0993     		str	r3, [sp, #36]
 180:Core/Src/stm32f4xx_hal_msp.c **** 
 378              		.loc 1 180 5 is_stmt 1 view .LVU93
 379 00a8 05A9     		add	r1, sp, #20
 380 00aa 0548     		ldr	r0, .L26+12
 381              	.LVL15:
 180:Core/Src/stm32f4xx_hal_msp.c **** 
 382              		.loc 1 180 5 is_stmt 0 view .LVU94
 383 00ac FFF7FEFF 		bl	HAL_GPIO_Init
 384              	.LVL16:
 385              		.loc 1 187 1 view .LVU95
 386 00b0 B5E7     		b	.L20
 387              	.L27:
 388 00b2 00BF     		.align	2
 389              	.L26:
 390 00b4 00100140 		.word	1073811456
 391 00b8 00440040 		.word	1073759232
 392 00bc 00380240 		.word	1073887232
 393 00c0 00000240 		.word	1073872896
 394              		.cfi_endproc
 395              	.LFE133:
 397              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 398              		.align	1
ARM GAS  /tmp/ccjYdfbx.s 			page 12


 399              		.global	HAL_UART_MspDeInit
 400              		.syntax unified
 401              		.thumb
 402              		.thumb_func
 404              	HAL_UART_MspDeInit:
 405              	.LVL17:
 406              	.LFB134:
 188:Core/Src/stm32f4xx_hal_msp.c **** 
 189:Core/Src/stm32f4xx_hal_msp.c **** /**
 190:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 191:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 192:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 193:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 194:Core/Src/stm32f4xx_hal_msp.c **** */
 195:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 196:Core/Src/stm32f4xx_hal_msp.c **** {
 407              		.loc 1 196 1 is_stmt 1 view -0
 408              		.cfi_startproc
 409              		@ args = 0, pretend = 0, frame = 0
 410              		@ frame_needed = 0, uses_anonymous_args = 0
 411              		.loc 1 196 1 is_stmt 0 view .LVU97
 412 0000 08B5     		push	{r3, lr}
 413              	.LCFI10:
 414              		.cfi_def_cfa_offset 8
 415              		.cfi_offset 3, -8
 416              		.cfi_offset 14, -4
 197:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART1)
 417              		.loc 1 197 3 is_stmt 1 view .LVU98
 418              		.loc 1 197 11 is_stmt 0 view .LVU99
 419 0002 0368     		ldr	r3, [r0]
 420              		.loc 1 197 5 view .LVU100
 421 0004 0E4A     		ldr	r2, .L34
 422 0006 9342     		cmp	r3, r2
 423 0008 03D0     		beq	.L32
 198:Core/Src/stm32f4xx_hal_msp.c ****   {
 199:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 200:Core/Src/stm32f4xx_hal_msp.c **** 
 201:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 202:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 203:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 204:Core/Src/stm32f4xx_hal_msp.c **** 
 205:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 206:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USART1_TX
 207:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> USART1_RX
 208:Core/Src/stm32f4xx_hal_msp.c ****     */
 209:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 210:Core/Src/stm32f4xx_hal_msp.c **** 
 211:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 212:Core/Src/stm32f4xx_hal_msp.c **** 
 213:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 214:Core/Src/stm32f4xx_hal_msp.c ****   }
 215:Core/Src/stm32f4xx_hal_msp.c ****   else if(huart->Instance==USART2)
 424              		.loc 1 215 8 is_stmt 1 view .LVU101
 425              		.loc 1 215 10 is_stmt 0 view .LVU102
 426 000a 0E4A     		ldr	r2, .L34+4
 427 000c 9342     		cmp	r3, r2
 428 000e 0CD0     		beq	.L33
ARM GAS  /tmp/ccjYdfbx.s 			page 13


 429              	.LVL18:
 430              	.L28:
 216:Core/Src/stm32f4xx_hal_msp.c ****   {
 217:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 218:Core/Src/stm32f4xx_hal_msp.c **** 
 219:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 220:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 221:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 222:Core/Src/stm32f4xx_hal_msp.c **** 
 223:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 224:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 225:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 226:Core/Src/stm32f4xx_hal_msp.c ****     */
 227:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 228:Core/Src/stm32f4xx_hal_msp.c **** 
 229:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 230:Core/Src/stm32f4xx_hal_msp.c **** 
 231:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 232:Core/Src/stm32f4xx_hal_msp.c ****   }
 233:Core/Src/stm32f4xx_hal_msp.c **** 
 234:Core/Src/stm32f4xx_hal_msp.c **** }
 431              		.loc 1 234 1 view .LVU103
 432 0010 08BD     		pop	{r3, pc}
 433              	.LVL19:
 434              	.L32:
 203:Core/Src/stm32f4xx_hal_msp.c **** 
 435              		.loc 1 203 5 is_stmt 1 view .LVU104
 436 0012 02F59432 		add	r2, r2, #75776
 437 0016 536C     		ldr	r3, [r2, #68]
 438 0018 23F01003 		bic	r3, r3, #16
 439 001c 5364     		str	r3, [r2, #68]
 209:Core/Src/stm32f4xx_hal_msp.c **** 
 440              		.loc 1 209 5 view .LVU105
 441 001e 4FF4C061 		mov	r1, #1536
 442 0022 0948     		ldr	r0, .L34+8
 443              	.LVL20:
 209:Core/Src/stm32f4xx_hal_msp.c **** 
 444              		.loc 1 209 5 is_stmt 0 view .LVU106
 445 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 446              	.LVL21:
 447 0028 F2E7     		b	.L28
 448              	.LVL22:
 449              	.L33:
 221:Core/Src/stm32f4xx_hal_msp.c **** 
 450              		.loc 1 221 5 is_stmt 1 view .LVU107
 451 002a 02F5FA32 		add	r2, r2, #128000
 452 002e 136C     		ldr	r3, [r2, #64]
 453 0030 23F40033 		bic	r3, r3, #131072
 454 0034 1364     		str	r3, [r2, #64]
 227:Core/Src/stm32f4xx_hal_msp.c **** 
 455              		.loc 1 227 5 view .LVU108
 456 0036 0C21     		movs	r1, #12
 457 0038 0348     		ldr	r0, .L34+8
 458              	.LVL23:
 227:Core/Src/stm32f4xx_hal_msp.c **** 
 459              		.loc 1 227 5 is_stmt 0 view .LVU109
 460 003a FFF7FEFF 		bl	HAL_GPIO_DeInit
ARM GAS  /tmp/ccjYdfbx.s 			page 14


 461              	.LVL24:
 462              		.loc 1 234 1 view .LVU110
 463 003e E7E7     		b	.L28
 464              	.L35:
 465              		.align	2
 466              	.L34:
 467 0040 00100140 		.word	1073811456
 468 0044 00440040 		.word	1073759232
 469 0048 00000240 		.word	1073872896
 470              		.cfi_endproc
 471              	.LFE134:
 473              		.text
 474              	.Letext0:
 475              		.file 2 "/home/gvelardez/ARM_TOOLS/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_d
 476              		.file 3 "/home/gvelardez/ARM_TOOLS/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdin
 477              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 478              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 479              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 480              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 481              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 482              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 483              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /tmp/ccjYdfbx.s 			page 15


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
     /tmp/ccjYdfbx.s:20     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccjYdfbx.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccjYdfbx.s:80     .text.HAL_MspInit:0000000000000034 $d
     /tmp/ccjYdfbx.s:85     .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccjYdfbx.s:91     .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccjYdfbx.s:153    .text.HAL_TIM_Base_MspInit:000000000000003c $d
     /tmp/ccjYdfbx.s:158    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccjYdfbx.s:164    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccjYdfbx.s:206    .text.HAL_TIM_Base_MspDeInit:0000000000000020 $d
     /tmp/ccjYdfbx.s:212    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccjYdfbx.s:218    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccjYdfbx.s:390    .text.HAL_UART_MspInit:00000000000000b4 $d
     /tmp/ccjYdfbx.s:398    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccjYdfbx.s:404    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccjYdfbx.s:467    .text.HAL_UART_MspDeInit:0000000000000040 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
HAL_GPIO_Init
HAL_GPIO_DeInit
