{"citations": [{"Paper_link": "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6291943", "Title": "A 2.488\u201311.2 Gb/s multi-protocol SerDes in 40nm low-leakage CMOS for FPGA applications", "authors": ["SD Vamvakos", "CR Gauthier", "C Rao "], "Citations_Link": "https://scholar.google.com/scholar?cites=15396970732516465335&as_sdt=2005&sciodt=0,5&hl=en&num=20"}, {"Paper_link": "http://www.cqvip.com/qk/91661x/201106/38187235.html", "Title": "Ku \u6ce2\u6bb5\u5355\u7247\u529f\u7387\u653e\u5927\u5668\u8bbe\u8ba1\u4e0e\u5236\u4f5c", "authors": ["     "], "Citations_Link": "https://scholar.google.com/scholar?cites=4397889237365219088&as_sdt=2005&sciodt=0,5&hl=en&num=20"}, {"Paper_link": "https://www.researchgate.net/profile/Khaldoon_Abugharbieh/publication/258161308_A_2.48811.2_Gbs_SerDes_in_40_nm_low-leakage_CMOS_with_multi-protocol_compatibility_for_FPGA_applications/links/55d1e18108ae3dc86a4f32de.pdf", "Title": "Socrates D. Vamvakos, Claude R. Gauthier, Chethan Rao, Alvin Wang, Karthisha Ramoshan Canagasaby", "authors": ["K Abugharbieh "], "Citations_Link": "https://scholar.google.com/scholar?q=related:Y9j7OlufrcwJ:scholar.google.com/&hl=en&num=20&as_sdt=0,5&sciodt=0,5"}, {"Paper_link": "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=7434958", "Title": "A 0.5-4GHz Programmable-Bandwidth Fractional-N PLL for Multi-protocol SERDES in 28nm CMOS", "authors": ["J Wadekar", "B Chattopadhyay", "R Mehta "], "Citations_Link": "https://scholar.google.com/scholar?q=related:lqa7PVATdoMJ:scholar.google.com/&hl=en&num=20&as_sdt=0,5&sciodt=0,5"}, {"Paper_link": "http://link.springer.com/article/10.1007/s10470-013-0172-1", "Title": "A 2.488\u201311.2 Gb/s SerDes in 40 nm low-leakage CMOS with multi-protocol compatibility for FPGA applications", "authors": ["SD Vamvakos", "CR Gauthier", "C Rao", "A Wang "], "Citations_Link": "https://scholar.google.com/scholar?q=related:5thX27o4ZbAJ:scholar.google.com/&hl=en&num=20&as_sdt=0,5&sciodt=0,5"}, {"Paper_link": "http://www.cqvip.com/qk/91661x/201106/38187224.html", "Title": "\u57fa\u4e8e\u7535\u611f\u7535\u5bb9\u632f\u8361\u5668\u7684\u7535\u8377\u6cf5\u9501\u76f8\u73af\u7684\u8bbe\u8ba1", "authors": ["   "], "Citations_Link": "https://scholar.google.com/scholar?q=related:DplcZH2ep70J:scholar.google.com/&hl=en&num=20&as_sdt=0,5&sciodt=0,5"}], "paper_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Zs9227oAAAAJ&cstart=1459&pagesize=100&citation_for_view=Zs9227oAAAAJ:GK0_TXnxOL4C", "authors": ["C Rao", "A Wang", "S Desai"], "title": "A 0.46 ps RJ rms 5GHz wideband LC PLL for multi-protocol 10Gb/s SerDes", "publication": "2009 IEEE Custom Integrated Circuits Conference, 239-242, 2009"}