--------------------------------------------------------------------------------
Release 12.4 Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

/home/parallels/Desktop/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3
-s 3 -n 3 -fastpaths -xml Nexys3v6.twx Nexys3v6.ncd -o Nexys3v6.twr
Nexys3v6.pcf -ucf Nexys3.ucf

Design file:              Nexys3v6.ncd
Physical constraint file: Nexys3v6.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.15 2010-12-02)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_pin = PERIOD TIMEGRP "clk_pin" 10 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_pin = PERIOD TIMEGRP "clk_pin" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_clk0 = PERIOD TIMEGRP "clk_gen_clk0" TS_clk_pin 
HIGH 50%;

 475 paths analyzed, 167 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.458ns.
--------------------------------------------------------------------------------

Paths for end point D7seg_display/XLXI_34/XLXI_4 (SLICE_X37Y14.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_22 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.348ns (Levels of Logic = 1)
  Clock Path Skew:      0.025ns (0.471 - 0.446)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_22 to D7seg_display/XLXI_34/XLXI_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.BQ      Tcko                  0.408   My_E190/XLXN_76
                                                       My_E190/XLXI_22
    SLICE_X17Y34.A2      net (fanout=1)        0.765   My_E190/XLXN_76
    SLICE_X17Y34.A       Tilo                  0.259   E190
                                                       My_E190/XLXI_28
    SLICE_X37Y14.CE      net (fanout=7)        2.554   E190
    SLICE_X37Y14.CLK     Tceck                 0.362   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_4
    -------------------------------------------------  ---------------------------
    Total                                      4.348ns (1.029ns logic, 3.319ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_21 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.332ns (Levels of Logic = 1)
  Clock Path Skew:      0.025ns (0.471 - 0.446)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_21 to D7seg_display/XLXI_34/XLXI_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.AQ      Tcko                  0.408   My_E190/XLXN_76
                                                       My_E190/XLXI_21
    SLICE_X17Y34.A5      net (fanout=2)        0.749   My_E190/XLXN_74
    SLICE_X17Y34.A       Tilo                  0.259   E190
                                                       My_E190/XLXI_28
    SLICE_X37Y14.CE      net (fanout=7)        2.554   E190
    SLICE_X37Y14.CLK     Tceck                 0.362   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_4
    -------------------------------------------------  ---------------------------
    Total                                      4.332ns (1.029ns logic, 3.303ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Paths for end point D7seg_display/XLXI_34/XLXI_2 (SLICE_X37Y14.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_22 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.346ns (Levels of Logic = 1)
  Clock Path Skew:      0.025ns (0.471 - 0.446)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_22 to D7seg_display/XLXI_34/XLXI_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.BQ      Tcko                  0.408   My_E190/XLXN_76
                                                       My_E190/XLXI_22
    SLICE_X17Y34.A2      net (fanout=1)        0.765   My_E190/XLXN_76
    SLICE_X17Y34.A       Tilo                  0.259   E190
                                                       My_E190/XLXI_28
    SLICE_X37Y14.CE      net (fanout=7)        2.554   E190
    SLICE_X37Y14.CLK     Tceck                 0.360   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_2
    -------------------------------------------------  ---------------------------
    Total                                      4.346ns (1.027ns logic, 3.319ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_21 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.330ns (Levels of Logic = 1)
  Clock Path Skew:      0.025ns (0.471 - 0.446)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_21 to D7seg_display/XLXI_34/XLXI_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.AQ      Tcko                  0.408   My_E190/XLXN_76
                                                       My_E190/XLXI_21
    SLICE_X17Y34.A5      net (fanout=2)        0.749   My_E190/XLXN_74
    SLICE_X17Y34.A       Tilo                  0.259   E190
                                                       My_E190/XLXI_28
    SLICE_X37Y14.CE      net (fanout=7)        2.554   E190
    SLICE_X37Y14.CLK     Tceck                 0.360   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_2
    -------------------------------------------------  ---------------------------
    Total                                      4.330ns (1.027ns logic, 3.303ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Paths for end point D7seg_display/XLXI_34/XLXI_3 (SLICE_X37Y14.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_22 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.310ns (Levels of Logic = 1)
  Clock Path Skew:      0.025ns (0.471 - 0.446)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_22 to D7seg_display/XLXI_34/XLXI_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.BQ      Tcko                  0.408   My_E190/XLXN_76
                                                       My_E190/XLXI_22
    SLICE_X17Y34.A2      net (fanout=1)        0.765   My_E190/XLXN_76
    SLICE_X17Y34.A       Tilo                  0.259   E190
                                                       My_E190/XLXI_28
    SLICE_X37Y14.CE      net (fanout=7)        2.554   E190
    SLICE_X37Y14.CLK     Tceck                 0.324   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_3
    -------------------------------------------------  ---------------------------
    Total                                      4.310ns (0.991ns logic, 3.319ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_21 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.294ns (Levels of Logic = 1)
  Clock Path Skew:      0.025ns (0.471 - 0.446)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_21 to D7seg_display/XLXI_34/XLXI_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.AQ      Tcko                  0.408   My_E190/XLXN_76
                                                       My_E190/XLXI_21
    SLICE_X17Y34.A5      net (fanout=2)        0.749   My_E190/XLXN_74
    SLICE_X17Y34.A       Tilo                  0.259   E190
                                                       My_E190/XLXI_28
    SLICE_X37Y14.CE      net (fanout=7)        2.554   E190
    SLICE_X37Y14.CLK     Tceck                 0.324   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_3
    -------------------------------------------------  ---------------------------
    Total                                      4.294ns (0.991ns logic, 3.303ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_clk0 = PERIOD TIMEGRP "clk_gen_clk0" TS_clk_pin HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_debounce4/delay3_2 (SLICE_X15Y34.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay2_2 (FF)
  Destination:          Inst_debounce4/delay3_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.410ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay2_2 to Inst_debounce4/delay3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.CQ      Tcko                  0.198   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2_2
    SLICE_X15Y34.C5      net (fanout=2)        0.057   Inst_debounce4/delay2<2>
    SLICE_X15Y34.CLK     Tah         (-Th)    -0.155   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2<2>_rt
                                                       Inst_debounce4/delay3_2
    -------------------------------------------------  ---------------------------
    Total                                      0.410ns (0.353ns logic, 0.057ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Paths for end point My_E190/XLXI_29/COUNT_2 (SLICE_X17Y36.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               My_E190/XLXI_29/COUNT_1 (FF)
  Destination:          My_E190/XLXI_29/COUNT_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: My_E190/XLXI_29/COUNT_1 to My_E190/XLXI_29/COUNT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.BQ      Tcko                  0.198   My_E190/XLXI_29/COUNT<1>
                                                       My_E190/XLXI_29/COUNT_1
    SLICE_X17Y36.B5      net (fanout=1)        0.067   My_E190/XLXI_29/COUNT<1>
    SLICE_X17Y36.CLK     Tah         (-Th)    -0.155   My_E190/XLXI_29/COUNT<1>
                                                       My_E190/XLXI_29/Result<2>1
                                                       My_E190/XLXI_29/COUNT_2
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.353ns logic, 0.067ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_debounce4/delay3_1 (SLICE_X15Y34.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.426ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay2_1 (FF)
  Destination:          Inst_debounce4/delay3_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.426ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay2_1 to Inst_debounce4/delay3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.BQ      Tcko                  0.198   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2_1
    SLICE_X15Y34.B5      net (fanout=2)        0.073   Inst_debounce4/delay2<1>
    SLICE_X15Y34.CLK     Tah         (-Th)    -0.155   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2<1>_rt
                                                       Inst_debounce4/delay3_1
    -------------------------------------------------  ---------------------------
    Total                                      0.426ns (0.353ns logic, 0.073ns route)
                                                       (82.9% logic, 17.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_clk0 = PERIOD TIMEGRP "clk_gen_clk0" TS_clk_pin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_gen/clkout1_buf/I0
  Logical resource: clk_gen/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_gen/clk0
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: My_E190/XLXI_1/COUNT<3>/CLK
  Logical resource: My_E190/XLXI_1/COUNT_0/CK
  Location pin: SLICE_X16Y35.CLK
  Clock network: clk100
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: My_E190/XLXI_1/COUNT<3>/CLK
  Logical resource: My_E190/XLXI_1/COUNT_1/CK
  Location pin: SLICE_X16Y35.CLK
  Clock network: clk100
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_clkdv = PERIOD TIMEGRP "clk_gen_clkdv" TS_clk_pin 
* 2 HIGH 50%;

 758510081 paths analyzed, 5099 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.161ns.
--------------------------------------------------------------------------------

Paths for end point my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM2_RAMA (SLICE_X10Y7.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_6 (FF)
  Destination:          my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM2_RAMA (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.183ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.338 - 0.351)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_6 to my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM2_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y28.CQ      Tcko                  0.391   my_Master/HCU_Master/Ipcode<7>
                                                       my_Master/HCU_Master/Ipcode_6
    SLICE_X28Y23.A1      net (fanout=6)        1.178   my_Master/HCU_Master/Ipcode<6>
    SLICE_X28Y23.A       Tilo                  0.205   my_Master/BufOld
                                                       my_Master/Mfliter.Inst_IPfliter/IPcode[10]_PWR_75_o_equal_1_o<10>11
    SLICE_X18Y26.D3      net (fanout=9)        1.041   my_Master/N16
    SLICE_X18Y26.CMUX    Topdc                 0.368   my_Master/HCU_Master/Ipcode_2_1
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>11
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>1_f7
    SLICE_X10Y7.CE       net (fanout=6)        3.696   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>
    SLICE_X10Y7.CLK      Tceck                 0.304   my_Master/Mdatastack.Inst_IPdataStack/stbus<11>
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM2_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      7.183ns (1.268ns logic, 5.915ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_7 (FF)
  Destination:          my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM2_RAMA (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.033ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.338 - 0.351)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_7 to my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM2_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y28.DQ      Tcko                  0.391   my_Master/HCU_Master/Ipcode<7>
                                                       my_Master/HCU_Master/Ipcode_7
    SLICE_X28Y23.A3      net (fanout=6)        1.028   my_Master/HCU_Master/Ipcode<7>
    SLICE_X28Y23.A       Tilo                  0.205   my_Master/BufOld
                                                       my_Master/Mfliter.Inst_IPfliter/IPcode[10]_PWR_75_o_equal_1_o<10>11
    SLICE_X18Y26.D3      net (fanout=9)        1.041   my_Master/N16
    SLICE_X18Y26.CMUX    Topdc                 0.368   my_Master/HCU_Master/Ipcode_2_1
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>11
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>1_f7
    SLICE_X10Y7.CE       net (fanout=6)        3.696   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>
    SLICE_X10Y7.CLK      Tceck                 0.304   my_Master/Mdatastack.Inst_IPdataStack/stbus<11>
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM2_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      7.033ns (1.268ns logic, 5.765ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_9 (FF)
  Destination:          my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM2_RAMA (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.970ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.338 - 0.362)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_9 to my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM2_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y29.BQ      Tcko                  0.447   my_Master/HCU_Master/Ipcode<9>
                                                       my_Master/HCU_Master/Ipcode_9
    SLICE_X28Y23.A4      net (fanout=6)        0.909   my_Master/HCU_Master/Ipcode<9>
    SLICE_X28Y23.A       Tilo                  0.205   my_Master/BufOld
                                                       my_Master/Mfliter.Inst_IPfliter/IPcode[10]_PWR_75_o_equal_1_o<10>11
    SLICE_X18Y26.D3      net (fanout=9)        1.041   my_Master/N16
    SLICE_X18Y26.CMUX    Topdc                 0.368   my_Master/HCU_Master/Ipcode_2_1
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>11
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>1_f7
    SLICE_X10Y7.CE       net (fanout=6)        3.696   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>
    SLICE_X10Y7.CLK      Tceck                 0.304   my_Master/Mdatastack.Inst_IPdataStack/stbus<11>
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM2_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      6.970ns (1.324ns logic, 5.646ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM2_RAMA_D1 (SLICE_X10Y7.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_6 (FF)
  Destination:          my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM2_RAMA_D1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.183ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.338 - 0.351)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_6 to my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM2_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y28.CQ      Tcko                  0.391   my_Master/HCU_Master/Ipcode<7>
                                                       my_Master/HCU_Master/Ipcode_6
    SLICE_X28Y23.A1      net (fanout=6)        1.178   my_Master/HCU_Master/Ipcode<6>
    SLICE_X28Y23.A       Tilo                  0.205   my_Master/BufOld
                                                       my_Master/Mfliter.Inst_IPfliter/IPcode[10]_PWR_75_o_equal_1_o<10>11
    SLICE_X18Y26.D3      net (fanout=9)        1.041   my_Master/N16
    SLICE_X18Y26.CMUX    Topdc                 0.368   my_Master/HCU_Master/Ipcode_2_1
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>11
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>1_f7
    SLICE_X10Y7.CE       net (fanout=6)        3.696   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>
    SLICE_X10Y7.CLK      Tceck                 0.304   my_Master/Mdatastack.Inst_IPdataStack/stbus<11>
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM2_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      7.183ns (1.268ns logic, 5.915ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_7 (FF)
  Destination:          my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM2_RAMA_D1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.033ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.338 - 0.351)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_7 to my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM2_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y28.DQ      Tcko                  0.391   my_Master/HCU_Master/Ipcode<7>
                                                       my_Master/HCU_Master/Ipcode_7
    SLICE_X28Y23.A3      net (fanout=6)        1.028   my_Master/HCU_Master/Ipcode<7>
    SLICE_X28Y23.A       Tilo                  0.205   my_Master/BufOld
                                                       my_Master/Mfliter.Inst_IPfliter/IPcode[10]_PWR_75_o_equal_1_o<10>11
    SLICE_X18Y26.D3      net (fanout=9)        1.041   my_Master/N16
    SLICE_X18Y26.CMUX    Topdc                 0.368   my_Master/HCU_Master/Ipcode_2_1
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>11
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>1_f7
    SLICE_X10Y7.CE       net (fanout=6)        3.696   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>
    SLICE_X10Y7.CLK      Tceck                 0.304   my_Master/Mdatastack.Inst_IPdataStack/stbus<11>
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM2_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      7.033ns (1.268ns logic, 5.765ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_9 (FF)
  Destination:          my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM2_RAMA_D1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.970ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.338 - 0.362)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_9 to my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM2_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y29.BQ      Tcko                  0.447   my_Master/HCU_Master/Ipcode<9>
                                                       my_Master/HCU_Master/Ipcode_9
    SLICE_X28Y23.A4      net (fanout=6)        0.909   my_Master/HCU_Master/Ipcode<9>
    SLICE_X28Y23.A       Tilo                  0.205   my_Master/BufOld
                                                       my_Master/Mfliter.Inst_IPfliter/IPcode[10]_PWR_75_o_equal_1_o<10>11
    SLICE_X18Y26.D3      net (fanout=9)        1.041   my_Master/N16
    SLICE_X18Y26.CMUX    Topdc                 0.368   my_Master/HCU_Master/Ipcode_2_1
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>11
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>1_f7
    SLICE_X10Y7.CE       net (fanout=6)        3.696   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>
    SLICE_X10Y7.CLK      Tceck                 0.304   my_Master/Mdatastack.Inst_IPdataStack/stbus<11>
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM2_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      6.970ns (1.324ns logic, 5.646ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM2_RAMB (SLICE_X10Y7.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_6 (FF)
  Destination:          my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM2_RAMB (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.183ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.338 - 0.351)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_6 to my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM2_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y28.CQ      Tcko                  0.391   my_Master/HCU_Master/Ipcode<7>
                                                       my_Master/HCU_Master/Ipcode_6
    SLICE_X28Y23.A1      net (fanout=6)        1.178   my_Master/HCU_Master/Ipcode<6>
    SLICE_X28Y23.A       Tilo                  0.205   my_Master/BufOld
                                                       my_Master/Mfliter.Inst_IPfliter/IPcode[10]_PWR_75_o_equal_1_o<10>11
    SLICE_X18Y26.D3      net (fanout=9)        1.041   my_Master/N16
    SLICE_X18Y26.CMUX    Topdc                 0.368   my_Master/HCU_Master/Ipcode_2_1
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>11
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>1_f7
    SLICE_X10Y7.CE       net (fanout=6)        3.696   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>
    SLICE_X10Y7.CLK      Tceck                 0.304   my_Master/Mdatastack.Inst_IPdataStack/stbus<11>
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM2_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      7.183ns (1.268ns logic, 5.915ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_7 (FF)
  Destination:          my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM2_RAMB (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.033ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.338 - 0.351)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_7 to my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM2_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y28.DQ      Tcko                  0.391   my_Master/HCU_Master/Ipcode<7>
                                                       my_Master/HCU_Master/Ipcode_7
    SLICE_X28Y23.A3      net (fanout=6)        1.028   my_Master/HCU_Master/Ipcode<7>
    SLICE_X28Y23.A       Tilo                  0.205   my_Master/BufOld
                                                       my_Master/Mfliter.Inst_IPfliter/IPcode[10]_PWR_75_o_equal_1_o<10>11
    SLICE_X18Y26.D3      net (fanout=9)        1.041   my_Master/N16
    SLICE_X18Y26.CMUX    Topdc                 0.368   my_Master/HCU_Master/Ipcode_2_1
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>11
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>1_f7
    SLICE_X10Y7.CE       net (fanout=6)        3.696   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>
    SLICE_X10Y7.CLK      Tceck                 0.304   my_Master/Mdatastack.Inst_IPdataStack/stbus<11>
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM2_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      7.033ns (1.268ns logic, 5.765ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_9 (FF)
  Destination:          my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM2_RAMB (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.970ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.338 - 0.362)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_9 to my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM2_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y29.BQ      Tcko                  0.447   my_Master/HCU_Master/Ipcode<9>
                                                       my_Master/HCU_Master/Ipcode_9
    SLICE_X28Y23.A4      net (fanout=6)        0.909   my_Master/HCU_Master/Ipcode<9>
    SLICE_X28Y23.A       Tilo                  0.205   my_Master/BufOld
                                                       my_Master/Mfliter.Inst_IPfliter/IPcode[10]_PWR_75_o_equal_1_o<10>11
    SLICE_X18Y26.D3      net (fanout=9)        1.041   my_Master/N16
    SLICE_X18Y26.CMUX    Topdc                 0.368   my_Master/HCU_Master/Ipcode_2_1
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>11
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>1_f7
    SLICE_X10Y7.CE       net (fanout=6)        3.696   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>
    SLICE_X10Y7.CLK      Tceck                 0.304   my_Master/Mdatastack.Inst_IPdataStack/stbus<11>
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM2_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      6.970ns (1.324ns logic, 5.646ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_clkdv = PERIOD TIMEGRP "clk_gen_clkdv" TS_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point My_arbitre/it_homade_0 (SLICE_X17Y37.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay2_4 (FF)
  Destination:          My_arbitre/it_homade_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.565ns (Levels of Logic = 1)
  Clock Path Skew:      0.221ns (0.949 - 0.728)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay2_4 to My_arbitre/it_homade_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y37.DQ      Tcko                  0.234   Inst_debounce4/delay2<4>
                                                       Inst_debounce4/delay2_4
    SLICE_X17Y37.D5      net (fanout=3)        0.176   Inst_debounce4/delay2<4>
    SLICE_X17Y37.CLK     Tah         (-Th)    -0.155   My_arbitre/state_FSM_FFd1
                                                       My_arbitre/Mmux_it_homade_i11
                                                       My_arbitre/it_homade_0
    -------------------------------------------------  ---------------------------
    Total                                      0.565ns (0.389ns logic, 0.176ns route)
                                                       (68.8% logic, 31.2% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXI_1 (SLICE_X13Y34.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay2_1 (FF)
  Destination:          my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXI_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.230ns (0.964 - 0.734)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay2_1 to my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.BQ      Tcko                  0.198   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2_1
    SLICE_X13Y34.A4      net (fanout=2)        0.218   Inst_debounce4/delay2<1>
    SLICE_X13Y34.CLK     Tah         (-Th)    -0.215   my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXN_6
                                                       Inst_debounce4/outp<1>1
                                                       my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.413ns logic, 0.218ns route)
                                                       (65.5% logic, 34.5% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXI_1 (SLICE_X14Y34.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.078ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay2_3 (FF)
  Destination:          my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXI_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.227ns (0.961 - 0.734)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay2_3 to my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.DQ      Tcko                  0.198   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2_3
    SLICE_X14Y34.A4      net (fanout=2)        0.235   Inst_debounce4/delay2<3>
    SLICE_X14Y34.CLK     Tah         (-Th)    -0.197   my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXN_6
                                                       Inst_debounce4/outp<3>1
                                                       my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.395ns logic, 0.235ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_clkdv = PERIOD TIMEGRP "clk_gen_clkdv" TS_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_gen/clkout2_buf/I0
  Logical resource: clk_gen/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: clk_gen/clkdv
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: my_Master/Mdatastack.Inst_IPdataStack/stbus<23>/CLK
  Logical resource: my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM4_RAMA/CLK
  Location pin: SLICE_X2Y11.CLK
  Clock network: clk50
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: my_Master/Mdatastack.Inst_IPdataStack/stbus<23>/CLK
  Logical resource: my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM4_RAMA_D1/CLK
  Location pin: SLICE_X2Y11.CLK
  Clock network: clk50
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_pin                     |     10.000ns|      5.340ns|      8.081ns|            0|            0|            0|    758510556|
| TS_clk_gen_clk0               |     10.000ns|      4.458ns|          N/A|            0|            0|          475|            0|
| TS_clk_gen_clkdv              |     20.000ns|     16.161ns|          N/A|            0|            0|    758510081|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |   16.161|    6.594|    7.381|    6.424|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 758510556 paths, 0 nets, and 13996 connections

Design statistics:
   Minimum period:  16.161ns{1}   (Maximum frequency:  61.877MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Dec  2 22:28:07 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 335 MB



