
*** Running vivado
    with args -log design_1_ip_pwm_2020p2_0_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_ip_pwm_2020p2_0_3.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_ip_pwm_2020p2_0_3.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1180.250 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/14086/Documents/topper/projs/git/github/rtl/projs/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_ip_pwm_2020p2_0_3, cache-ID = ac98f5a01b4d9f0e.
INFO: [Common 17-206] Exiting Vivado at Tue Apr 23 11:12:40 2024...
