{
  "nodes":
  [
    {
      "type":"kernel"
      , "id":2
      , "name":"testInputSrcTask"
      , "children":
      [
        {
          "type":"bb"
          , "id":3
          , "name":"testInputSrcTask.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":4
          , "name":"testInputSrcTask.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"8"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"6"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":5
          , "name":"testInputSrcTask.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"11"
              , "II":"2"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"18"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":6
          , "name":"testInputSrcTask.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":7
          , "name":"testInputSrcTask.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"11"
              , "II":"2"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"8"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":8
          , "name":"testInputSrcTask.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"2"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":9
          , "name":"testInputSrcTask.B6"
          , "children":
          [
            {
              "type":"inst"
              , "id":12
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/main.cpp"
                    , "line":177
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Loads from":"_arg_testInput_device"
                  , "Start Cycle":"10"
                  , "Latency":"1045"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":15
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/main.cpp"
                    , "line":173
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"16"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":16
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"1060"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"1060"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":10
          , "name":"testInputSrcTask.B7"
          , "children":
          [
            {
              "type":"inst"
              , "id":13
              , "name":"Pipe Write"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1568 bits"
                  , "Depth":"16"
                  , "Stall-free":"No"
                  , "Start Cycle":"4"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Pipes"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":17
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":18
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"4"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"4"
              , "II":"2"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":11
          , "name":"testInputSrcTask.B8"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"csr"
          , "id":19
          , "name":"Register Map"
          , "debug":
          [
            [
              {
                "filename":"agg_v2_2_1_fpgaG_D_S__1_D_P__4_D_N__4_D_G__64_DTIMERUN_0_1_650MHz.prj/ZTSZZ4mainENKUlRN4sycl3_V17handlerEE_clES2_E16testInputSrcTask_csr.hpp"
                , "line":1
              }
            ]
          ]
          , "children":
          [
            {
              "type":"interface"
              , "id":20
              , "name":"start"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/main.cpp"
                    , "line":167
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":21
              , "name":"done"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/main.cpp"
                    , "line":167
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":22
              , "name":"busy"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/main.cpp"
                    , "line":167
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":23
              , "name":"arg_testInput_device"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/main.cpp"
                    , "line":167
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Stable":"No"
                  , "Width":"64 bits"
                  , "Kernel":"ZTSZZ4mainENKUlRN4sycl3_V17handlerEE_clES2_E16testInputSrcTask"
                  , "Alignment":"1024"
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":25
      , "name":"MakeUniqueTask0"
      , "children":
      [
        {
          "type":"bb"
          , "id":26
          , "name":"MakeUniqueTask0.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":27
          , "name":"MakeUniqueTask0.B1"
          , "children":
          [
            {
              "type":"inst"
              , "id":28
              , "name":"Pipe Read"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":69
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1568 bits"
                  , "Depth":"16"
                  , "Stall-free":"No"
                  , "Start Cycle":"8"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Pipes"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":29
              , "name":"Pipe Write"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1952 bits"
                  , "Depth":"16"
                  , "Stall-free":"No"
                  , "Start Cycle":"17"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Pipes"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":31
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./stages.h"
                    , "line":25
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"32"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":32
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"8"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"8"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"csr"
          , "id":33
          , "name":"Register Map"
          , "debug":
          [
            [
              {
                "filename":"agg_v2_2_1_fpgaG_D_S__1_D_P__4_D_N__4_D_G__64_DTIMERUN_0_1_650MHz.prj/ZTSZZ4mainENKUlRN4sycl3_V17handlerEE0_clES2_E15MakeUniqueTask0_csr.hpp"
                , "line":1
              }
            ]
          ]
          , "children":
          [
            {
              "type":"interface"
              , "id":34
              , "name":"start"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/main.cpp"
                    , "line":237
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":35
              , "name":"done"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/main.cpp"
                    , "line":237
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":36
              , "name":"busy"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/main.cpp"
                    , "line":237
                  }
                ]
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":37
      , "name":"MapKeyTask0"
      , "children":
      [
        {
          "type":"bb"
          , "id":38
          , "name":"MapKeyTask0.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":39
          , "name":"MapKeyTask0.B1"
          , "children":
          [
            {
              "type":"inst"
              , "id":40
              , "name":"Pipe Read"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":69
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1952 bits"
                  , "Depth":"16"
                  , "Stall-free":"No"
                  , "Start Cycle":"8"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Pipes"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":41
              , "name":"Pipe Write"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1952 bits"
                  , "Depth":"16"
                  , "Stall-free":"No"
                  , "Start Cycle":"205"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Pipes"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":43
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./stages.h"
                    , "line":53
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"44"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":44
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"205"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"205"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"csr"
          , "id":45
          , "name":"Register Map"
          , "debug":
          [
            [
              {
                "filename":"agg_v2_2_1_fpgaG_D_S__1_D_P__4_D_N__4_D_G__64_DTIMERUN_0_1_650MHz.prj/ZTSZZ4mainENKUlRN4sycl3_V17handlerEE1_clES2_E11MapKeyTask0_csr.hpp"
                , "line":1
              }
            ]
          ]
          , "children":
          [
            {
              "type":"interface"
              , "id":46
              , "name":"start"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/main.cpp"
                    , "line":248
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":47
              , "name":"done"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/main.cpp"
                    , "line":248
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":48
              , "name":"busy"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/main.cpp"
                    , "line":248
                  }
                ]
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":49
      , "name":"TraiageMappingTask0"
      , "children":
      [
        {
          "type":"bb"
          , "id":50
          , "name":"TraiageMappingTask0.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":51
          , "name":"TraiageMappingTask0.B1"
          , "children":
          [
            {
              "type":"inst"
              , "id":56
              , "name":"Pipe Read"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":69
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1952 bits"
                  , "Depth":"16"
                  , "Stall-free":"No"
                  , "Start Cycle":"8"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Pipes"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":61
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./stages.h"
                    , "line":97
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"64"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":62
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"12"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"12"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":52
          , "name":"TraiageMappingTask0.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"9"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"54"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":53
          , "name":"TraiageMappingTask0.B3"
          , "children":
          [
            {
              "type":"inst"
              , "id":57
              , "name":"Pipe Write"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1952 bits"
                  , "Depth":"16"
                  , "Stall-free":"No"
                  , "Start Cycle":"4"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Pipes"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":59
              , "name":"Pipe Write"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1952 bits"
                  , "Depth":"16"
                  , "Stall-free":"No"
                  , "Start Cycle":"4"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Pipes"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":63
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":64
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":54
          , "name":"TraiageMappingTask0.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":55
          , "name":"TraiageMappingTask0.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"7"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
              , "Loops To":"55"
            }
          ]
        }
        , {
          "type":"csr"
          , "id":65
          , "name":"Register Map"
          , "debug":
          [
            [
              {
                "filename":"agg_v2_2_1_fpgaG_D_S__1_D_P__4_D_N__4_D_G__64_DTIMERUN_0_1_650MHz.prj/ZTSZZ4mainENKUlRN4sycl3_V17handlerEE2_clES2_E19TraiageMappingTask0_csr.hpp"
                , "line":1
              }
            ]
          ]
          , "children":
          [
            {
              "type":"interface"
              , "id":66
              , "name":"start"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/main.cpp"
                    , "line":255
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":67
              , "name":"done"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/main.cpp"
                    , "line":255
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":68
              , "name":"busy"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/main.cpp"
                    , "line":255
                  }
                ]
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":69
      , "name":"AggregateTask0"
      , "children":
      [
        {
          "type":"bb"
          , "id":70
          , "name":"AggregateTask0.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":71
          , "name":"AggregateTask0.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"n/a"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":72
          , "name":"AggregateTask0.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
              , "II":"n/a"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"71"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":73
          , "name":"AggregateTask0.B3"
          , "children":
          [
            {
              "type":"inst"
              , "id":80
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":213
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":81
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":213
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":82
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":213
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":83
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":213
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":84
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":213
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":85
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":213
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":86
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":213
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":87
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":213
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":88
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":213
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":89
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":213
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":90
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":213
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":91
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":213
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":92
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":213
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":93
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":213
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":94
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":213
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":95
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":213
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":163
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":206
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"164"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":164
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"7"
              , "II":"n/a"
              , "Subloops":"No"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"bb"
          , "id":74
          , "name":"AggregateTask0.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":75
          , "name":"AggregateTask0.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":76
          , "name":"AggregateTask0.B6"
          , "children":
          [
            {
              "type":"inst"
              , "id":96
              , "name":"Non-Blocking Pipe Read"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":32
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1952 bits"
                  , "Depth":"16"
                  , "Stall-free":"Yes"
                  , "Start Cycle":"4"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Pipes"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":97
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":262
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"4"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":98
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":262
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"4"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":99
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":262
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"4"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":100
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":262
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"4"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":101
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":274
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"4"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":102
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":274
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"4"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":103
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":274
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"4"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":104
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":274
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"4"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":105
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":262
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"4"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":106
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":262
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"4"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":107
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":262
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"4"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":108
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":262
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"4"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":109
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":274
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"4"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":110
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":274
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"4"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":111
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":274
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"4"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":112
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":274
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"4"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":113
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":262
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"4"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":114
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":262
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"4"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":115
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":262
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"4"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":116
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":262
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"4"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":117
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":274
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"4"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":118
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":274
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"4"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":119
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":274
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"4"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":120
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":274
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"4"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":121
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":262
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"4"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":122
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":262
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"4"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":123
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":262
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"4"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":124
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":262
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"4"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":125
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":274
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"4"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":126
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":274
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"4"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":127
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":274
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"4"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":128
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":274
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"4"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":165
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./stages.h"
                    , "line":148
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"166"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":166
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"9"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"9"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":77
          , "name":"AggregateTask0.B7"
          , "children":
          [
            {
              "type":"inst"
              , "id":129
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":304
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":130
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":304
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"4"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":131
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":304
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"4"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":132
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":304
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"6"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":133
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":304
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"6"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":134
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":304
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"8"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":135
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":304
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"6"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":136
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":304
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"8"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":137
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":304
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":138
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":304
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"4"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":139
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":304
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"4"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":140
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":304
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"6"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":141
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":304
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"6"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":142
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":304
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"8"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":143
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":304
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"6"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":144
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":304
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"8"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":145
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":304
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":146
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":304
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"4"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":147
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":304
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"4"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":148
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":304
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"6"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":149
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":304
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"6"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":150
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":304
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"8"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":151
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":304
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"6"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":152
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":304
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"8"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":153
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":304
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":154
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":304
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"4"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":155
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":304
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"4"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":156
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":304
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"6"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":157
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":304
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"6"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":158
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":304
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"8"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":159
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":304
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"6"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":160
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                    , "line":304
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"8"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":167
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./stages.h"
                    , "line":139
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"78"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":168
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"14"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"14"
              , "II":"n/a"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":78
          , "name":"AggregateTask0.B8"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
              , "II":"n/a"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":79
          , "name":"AggregateTask0.B9"
          , "children":
          [
            {
              "type":"inst"
              , "id":161
              , "name":"Pipe Write"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"96 bits"
                  , "Depth":"64"
                  , "Stall-free":"No"
                  , "Start Cycle":"6"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Pipes"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":169
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./stages.h"
                    , "line":183
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"170"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":170
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"6"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
              , "II":"n/a"
              , "Subloops":"No"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"csr"
          , "id":171
          , "name":"Register Map"
          , "debug":
          [
            [
              {
                "filename":"agg_v2_2_1_fpgaG_D_S__1_D_P__4_D_N__4_D_G__64_DTIMERUN_0_1_650MHz.prj/ZTSZZ4mainENKUlRN4sycl3_V17handlerEE3_clES2_E14AggregateTask0_csr.hpp"
                , "line":1
              }
            ]
          ]
          , "children":
          [
            {
              "type":"interface"
              , "id":172
              , "name":"start"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/main.cpp"
                    , "line":263
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":173
              , "name":"done"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/main.cpp"
                    , "line":263
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":174
              , "name":"busy"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/main.cpp"
                    , "line":263
                  }
                ]
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":175
          , "name":"On-chip Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":176
              , "name":"__table"
              , "debug":
              [
                [
                  {
                    "filename":"stages.h"
                    , "line":137
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"16384 bytes"
                  , "Implemented size":"16384 bytes"
                  , "Number of banks":"16"
                  , "Bank width":"128 bits"
                  , "Bank depth":"64 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Kernel Memory"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/kernel-memory.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":257
      , "name":"MergeAndAggregateTask"
      , "children":
      [
        {
          "type":"bb"
          , "id":258
          , "name":"MergeAndAggregateTask.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":259
          , "name":"MergeAndAggregateTask.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"n/a"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":260
          , "name":"MergeAndAggregateTask.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"1"
              , "II":"n/a"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"259"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":261
          , "name":"MergeAndAggregateTask.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":262
          , "name":"MergeAndAggregateTask.B4"
          , "children":
          [
            {
              "type":"inst"
              , "id":278
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./stages.h"
                    , "line":237
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":279
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./stages.h"
                    , "line":237
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":280
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./stages.h"
                    , "line":237
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":281
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./stages.h"
                    , "line":237
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":301
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./stages.h"
                    , "line":234
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"302"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":302
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"7"
              , "II":"n/a"
              , "Subloops":"No"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"bb"
          , "id":263
          , "name":"MergeAndAggregateTask.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":264
          , "name":"MergeAndAggregateTask.B6"
          , "children":
          [
            {
              "type":"inst"
              , "id":282
              , "name":"Non-Blocking Pipe Read"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":32
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1952 bits"
                  , "Depth":"16"
                  , "Stall-free":"Yes"
                  , "Start Cycle":"3"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Pipes"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":303
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./stages.h"
                    , "line":245
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"266"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":304
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"7"
              , "II":"n/a"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":265
          , "name":"MergeAndAggregateTask.B7"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
              , "II":"n/a"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"267"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":266
          , "name":"MergeAndAggregateTask.B8"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
              , "II":"n/a"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":267
          , "name":"MergeAndAggregateTask.B9"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
              , "II":"n/a"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":268
          , "name":"MergeAndAggregateTask.B10"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"7"
              , "II":"n/a"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"314"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":269
          , "name":"MergeAndAggregateTask.B11"
          , "children":
          [
            {
              "type":"inst"
              , "id":283
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./stages.h"
                    , "line":198
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"table"
                  , "Start Cycle":"2"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":284
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./stages.h"
                    , "line":198
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"table"
                  , "Start Cycle":"7"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":305
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./stages.h"
                    , "line":195
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"306"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":306
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"17"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"17"
              , "II":"n/a"
              , "Subloops":"No"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"bb"
          , "id":270
          , "name":"MergeAndAggregateTask.B12"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":271
          , "name":"MergeAndAggregateTask.B13"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
              , "II":"n/a"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"273"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":272
          , "name":"MergeAndAggregateTask.B14"
          , "children":
          [
            {
              "type":"inst"
              , "id":285
              , "name":"Pipe Read"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":69
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"96 bits"
                  , "Depth":"64"
                  , "Stall-free":"No"
                  , "Start Cycle":"1"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Pipes"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":307
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./stages.h"
                    , "line":298
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"316"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":308
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"6"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
              , "II":"n/a"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":273
          , "name":"MergeAndAggregateTask.B15"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
              , "II":"n/a"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":274
          , "name":"MergeAndAggregateTask.B16"
          , "children":
          [
            {
              "type":"inst"
              , "id":286
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./stages.h"
                    , "line":198
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"table"
                  , "Start Cycle":"2"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":287
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./stages.h"
                    , "line":198
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"table"
                  , "Start Cycle":"7"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":309
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./stages.h"
                    , "line":195
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"310"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":310
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"17"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"17"
              , "II":"n/a"
              , "Subloops":"No"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"bb"
          , "id":275
          , "name":"MergeAndAggregateTask.B17"
          , "children":
          [
            {
              "type":"inst"
              , "id":288
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./stages.h"
                    , "line":333
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"table"
                  , "Start Cycle":"4"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":289
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./stages.h"
                    , "line":333
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"table"
                  , "Start Cycle":"4"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":290
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./stages.h"
                    , "line":333
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"table"
                  , "Start Cycle":"4"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":291
              , "name":"Pipe Write"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"96 bits"
                  , "Depth":"64"
                  , "Stall-free":"No"
                  , "Start Cycle":"13"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Pipes"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":311
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./stages.h"
                    , "line":233
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"312"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":312
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"13"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"13"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":276
          , "name":"MergeAndAggregateTask.B18"
          , "children":
          [
            {
              "type":"inst"
              , "id":293
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./stages.h"
                    , "line":198
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"table"
                  , "Start Cycle":"1"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":294
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./stages.h"
                    , "line":211
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":295
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./stages.h"
                    , "line":211
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":296
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./stages.h"
                    , "line":211
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"table"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":313
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":314
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"12"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"12"
              , "II":"n/a"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":277
          , "name":"MergeAndAggregateTask.B19"
          , "children":
          [
            {
              "type":"inst"
              , "id":297
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./stages.h"
                    , "line":198
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"table"
                  , "Start Cycle":"1"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":298
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./stages.h"
                    , "line":211
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"table"
                  , "Start Cycle":"1"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":299
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./stages.h"
                    , "line":211
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"table"
                  , "Start Cycle":"1"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":300
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./stages.h"
                    , "line":211
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"table"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":315
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":316
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"12"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"12"
              , "II":"n/a"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"csr"
          , "id":317
          , "name":"Register Map"
          , "debug":
          [
            [
              {
                "filename":"agg_v2_2_1_fpgaG_D_S__1_D_P__4_D_N__4_D_G__64_DTIMERUN_0_1_650MHz.prj/ZTSZZ4mainENKUlRN4sycl3_V17handlerEE4_clES2_E21MergeAndAggregateTask_csr.hpp"
                , "line":1
              }
            ]
          ]
          , "children":
          [
            {
              "type":"interface"
              , "id":318
              , "name":"start"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/main.cpp"
                    , "line":355
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":319
              , "name":"done"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/main.cpp"
                    , "line":355
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":320
              , "name":"busy"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/main.cpp"
                    , "line":355
                  }
                ]
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":321
          , "name":"On-chip Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":322
              , "name":"table"
              , "debug":
              [
                [
                  {
                    "filename":"stages.h"
                    , "line":231
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"2048 bytes"
                  , "Implemented size":"2048 bytes"
                  , "Number of banks":"4"
                  , "Bank width":"32 bits"
                  , "Bank depth":"128 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Kernel Memory"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/kernel-memory.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":340
      , "name":"ReadoutTask"
      , "children":
      [
        {
          "type":"bb"
          , "id":341
          , "name":"ReadoutTask.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":342
          , "name":"ReadoutTask.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"8"
              , "II":"2"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"343"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":343
          , "name":"ReadoutTask.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"2"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":344
          , "name":"ReadoutTask.B3"
          , "children":
          [
            {
              "type":"inst"
              , "id":346
              , "name":"Pipe Read"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":69
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"96 bits"
                  , "Depth":"64"
                  , "Stall-free":"No"
                  , "Start Cycle":"15"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Pipes"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":347
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/main.cpp"
                    , "line":378
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Stores to":"_arg_testOutput_device"
                  , "Start Cycle":"19"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":348
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/main.cpp"
                    , "line":370
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"349"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":349
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"21"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"21"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":345
          , "name":"ReadoutTask.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"csr"
          , "id":350
          , "name":"Register Map"
          , "debug":
          [
            [
              {
                "filename":"agg_v2_2_1_fpgaG_D_S__1_D_P__4_D_N__4_D_G__64_DTIMERUN_0_1_650MHz.prj/ZTSZZ4mainENKUlRN4sycl3_V17handlerEE5_clES2_E11ReadoutTask_csr.hpp"
                , "line":1
              }
            ]
          ]
          , "children":
          [
            {
              "type":"interface"
              , "id":351
              , "name":"start"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/main.cpp"
                    , "line":366
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":352
              , "name":"done"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/main.cpp"
                    , "line":366
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":353
              , "name":"busy"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/main.cpp"
                    , "line":366
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":354
              , "name":"arg_testOutput_device"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/main.cpp"
                    , "line":366
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Stable":"No"
                  , "Width":"64 bits"
                  , "Kernel":"ZTSZZ4mainENKUlRN4sycl3_V17handlerEE5_clES2_E11ReadoutTask"
                  , "Alignment":"1024"
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"memtype"
      , "id":1
      , "name":"Global Memory"
      , "children":
      [
        {
          "type":"memsys"
          , "id":24
          , "name":"DDR"
          , "details":
          [
            {
              "type":"table"
              , "Number of banks":"4"
            }
          ]
        }
      ]
    }
    , {
      "type":"pipe"
      , "id":14
      , "name":"_pipe0_0"
      , "debug":
      [
        [
          {
            "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/main.cpp"
            , "line":167
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"1568 bits"
          , "Depth":"16"
        }
      ]
    }
    , {
      "type":"pipe"
      , "id":30
      , "name":"_pipe1_0"
      , "debug":
      [
        [
          {
            "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/main.cpp"
            , "line":237
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"1952 bits"
          , "Depth":"16"
        }
      ]
    }
    , {
      "type":"pipe"
      , "id":42
      , "name":"_pipe2_0A"
      , "debug":
      [
        [
          {
            "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/main.cpp"
            , "line":248
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"1952 bits"
          , "Depth":"16"
        }
      ]
    }
    , {
      "type":"pipe"
      , "id":58
      , "name":"_pipe2_0B"
      , "debug":
      [
        [
          {
            "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/main.cpp"
            , "line":255
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"1952 bits"
          , "Depth":"16"
        }
      ]
    }
    , {
      "type":"pipe"
      , "id":60
      , "name":"_pipe2_0C"
      , "debug":
      [
        [
          {
            "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/main.cpp"
            , "line":255
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"1952 bits"
          , "Depth":"16"
        }
      ]
    }
    , {
      "type":"pipe"
      , "id":162
      , "name":"_pipe3_0"
      , "debug":
      [
        [
          {
            "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/main.cpp"
            , "line":263
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"96 bits"
          , "Depth":"64"
        }
      ]
    }
    , {
      "type":"pipe"
      , "id":292
      , "name":"_pipe6"
      , "debug":
      [
        [
          {
            "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/main.cpp"
            , "line":355
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"96 bits"
          , "Depth":"64"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":13
      , "to":14
    }
    , {
      "from":20
      , "to":3
    }
    , {
      "from":11
      , "to":21
    }
    , {
      "from":3
      , "to":22
      , "reverse":2
    }
    , {
      "from":23
      , "to":15
    }
    , {
      "from":6
      , "to":4
    }
    , {
      "from":3
      , "to":4
    }
    , {
      "from":18
      , "to":5
    }
    , {
      "from":4
      , "to":5
    }
    , {
      "from":18
      , "to":6
    }
    , {
      "from":8
      , "to":7
    }
    , {
      "from":5
      , "to":7
    }
    , {
      "from":16
      , "to":8
    }
    , {
      "from":16
      , "to":15
    }
    , {
      "from":7
      , "to":15
    }
    , {
      "from":12
      , "to":16
    }
    , {
      "from":8
      , "to":17
    }
    , {
      "from":13
      , "to":18
    }
    , {
      "from":6
      , "to":11
    }
    , {
      "from":15
      , "to":12
    }
    , {
      "from":17
      , "to":13
    }
    , {
      "from":24
      , "to":12
    }
    , {
      "from":14
      , "to":28
    }
    , {
      "from":29
      , "to":30
    }
    , {
      "from":34
      , "to":26
    }
    , {
      "from":26
      , "to":36
      , "reverse":2
    }
    , {
      "from":32
      , "to":31
    }
    , {
      "from":26
      , "to":31
    }
    , {
      "from":28
      , "to":32
    }
    , {
      "from":29
      , "to":32
    }
    , {
      "from":31
      , "to":28
    }
    , {
      "from":28
      , "to":29
    }
    , {
      "from":30
      , "to":40
    }
    , {
      "from":41
      , "to":42
    }
    , {
      "from":46
      , "to":38
    }
    , {
      "from":38
      , "to":48
      , "reverse":2
    }
    , {
      "from":44
      , "to":43
    }
    , {
      "from":38
      , "to":43
    }
    , {
      "from":40
      , "to":44
    }
    , {
      "from":41
      , "to":44
    }
    , {
      "from":43
      , "to":40
    }
    , {
      "from":40
      , "to":41
    }
    , {
      "from":42
      , "to":56
    }
    , {
      "from":57
      , "to":58
    }
    , {
      "from":59
      , "to":60
    }
    , {
      "from":66
      , "to":50
    }
    , {
      "from":50
      , "to":68
      , "reverse":2
    }
    , {
      "from":64
      , "to":61
    }
    , {
      "from":50
      , "to":61
    }
    , {
      "from":56
      , "to":62
    }
    , {
      "from":54
      , "to":52
    }
    , {
      "from":62
      , "to":52
    }
    , {
      "from":54
      , "to":63
    }
    , {
      "from":57
      , "to":64
    }
    , {
      "from":59
      , "to":64
    }
    , {
      "from":55
      , "to":54
    }
    , {
      "from":55
      , "to":55
    }
    , {
      "from":52
      , "to":55
    }
    , {
      "from":61
      , "to":56
    }
    , {
      "from":63
      , "to":57
    }
    , {
      "from":63
      , "to":59
    }
    , {
      "from":58
      , "to":96
    }
    , {
      "from":161
      , "to":162
    }
    , {
      "from":172
      , "to":70
    }
    , {
      "from":70
      , "to":174
      , "reverse":2
    }
    , {
      "from":176
      , "to":130
    }
    , {
      "from":176
      , "to":129
    }
    , {
      "from":176
      , "to":97
    }
    , {
      "from":176
      , "to":132
    }
    , {
      "from":176
      , "to":131
    }
    , {
      "from":176
      , "to":98
    }
    , {
      "from":176
      , "to":134
    }
    , {
      "from":176
      , "to":133
    }
    , {
      "from":176
      , "to":99
    }
    , {
      "from":176
      , "to":135
    }
    , {
      "from":176
      , "to":100
    }
    , {
      "from":176
      , "to":136
    }
    , {
      "from":176
      , "to":105
    }
    , {
      "from":176
      , "to":137
    }
    , {
      "from":176
      , "to":138
    }
    , {
      "from":176
      , "to":106
    }
    , {
      "from":176
      , "to":139
    }
    , {
      "from":176
      , "to":140
    }
    , {
      "from":176
      , "to":107
    }
    , {
      "from":176
      , "to":141
    }
    , {
      "from":176
      , "to":142
    }
    , {
      "from":176
      , "to":108
    }
    , {
      "from":176
      , "to":143
    }
    , {
      "from":176
      , "to":144
    }
    , {
      "from":176
      , "to":113
    }
    , {
      "from":176
      , "to":145
    }
    , {
      "from":176
      , "to":146
    }
    , {
      "from":176
      , "to":114
    }
    , {
      "from":176
      , "to":147
    }
    , {
      "from":176
      , "to":148
    }
    , {
      "from":176
      , "to":115
    }
    , {
      "from":176
      , "to":149
    }
    , {
      "from":176
      , "to":150
    }
    , {
      "from":176
      , "to":116
    }
    , {
      "from":176
      , "to":151
    }
    , {
      "from":176
      , "to":152
    }
    , {
      "from":176
      , "to":121
    }
    , {
      "from":176
      , "to":153
    }
    , {
      "from":176
      , "to":154
    }
    , {
      "from":176
      , "to":122
    }
    , {
      "from":176
      , "to":155
    }
    , {
      "from":176
      , "to":156
    }
    , {
      "from":176
      , "to":123
    }
    , {
      "from":176
      , "to":157
    }
    , {
      "from":176
      , "to":158
    }
    , {
      "from":176
      , "to":124
    }
    , {
      "from":176
      , "to":159
    }
    , {
      "from":176
      , "to":160
    }
    , {
      "from":80
      , "to":176
    }
    , {
      "from":101
      , "to":176
    }
    , {
      "from":102
      , "to":176
    }
    , {
      "from":81
      , "to":176
    }
    , {
      "from":103
      , "to":176
    }
    , {
      "from":82
      , "to":176
    }
    , {
      "from":104
      , "to":176
    }
    , {
      "from":83
      , "to":176
    }
    , {
      "from":109
      , "to":176
    }
    , {
      "from":84
      , "to":176
    }
    , {
      "from":110
      , "to":176
    }
    , {
      "from":85
      , "to":176
    }
    , {
      "from":86
      , "to":176
    }
    , {
      "from":111
      , "to":176
    }
    , {
      "from":87
      , "to":176
    }
    , {
      "from":112
      , "to":176
    }
    , {
      "from":88
      , "to":176
    }
    , {
      "from":117
      , "to":176
    }
    , {
      "from":89
      , "to":176
    }
    , {
      "from":118
      , "to":176
    }
    , {
      "from":90
      , "to":176
    }
    , {
      "from":119
      , "to":176
    }
    , {
      "from":91
      , "to":176
    }
    , {
      "from":120
      , "to":176
    }
    , {
      "from":92
      , "to":176
    }
    , {
      "from":125
      , "to":176
    }
    , {
      "from":93
      , "to":176
    }
    , {
      "from":126
      , "to":176
    }
    , {
      "from":94
      , "to":176
    }
    , {
      "from":127
      , "to":176
    }
    , {
      "from":95
      , "to":176
    }
    , {
      "from":128
      , "to":176
    }
    , {
      "from":78
      , "to":71
    }
    , {
      "from":71
      , "to":72
    }
    , {
      "from":70
      , "to":72
    }
    , {
      "from":164
      , "to":163
    }
    , {
      "from":72
      , "to":163
    }
    , {
      "from":80
      , "to":164
    }
    , {
      "from":81
      , "to":164
    }
    , {
      "from":82
      , "to":164
    }
    , {
      "from":83
      , "to":164
    }
    , {
      "from":84
      , "to":164
    }
    , {
      "from":85
      , "to":164
    }
    , {
      "from":86
      , "to":164
    }
    , {
      "from":87
      , "to":164
    }
    , {
      "from":88
      , "to":164
    }
    , {
      "from":89
      , "to":164
    }
    , {
      "from":90
      , "to":164
    }
    , {
      "from":91
      , "to":164
    }
    , {
      "from":92
      , "to":164
    }
    , {
      "from":93
      , "to":164
    }
    , {
      "from":94
      , "to":164
    }
    , {
      "from":95
      , "to":164
    }
    , {
      "from":164
      , "to":74
    }
    , {
      "from":166
      , "to":75
    }
    , {
      "from":166
      , "to":165
    }
    , {
      "from":74
      , "to":165
    }
    , {
      "from":97
      , "to":166
    }
    , {
      "from":98
      , "to":166
    }
    , {
      "from":99
      , "to":166
    }
    , {
      "from":100
      , "to":166
    }
    , {
      "from":101
      , "to":166
    }
    , {
      "from":102
      , "to":166
    }
    , {
      "from":103
      , "to":166
    }
    , {
      "from":104
      , "to":166
    }
    , {
      "from":105
      , "to":166
    }
    , {
      "from":106
      , "to":166
    }
    , {
      "from":107
      , "to":166
    }
    , {
      "from":108
      , "to":166
    }
    , {
      "from":109
      , "to":166
    }
    , {
      "from":110
      , "to":166
    }
    , {
      "from":111
      , "to":166
    }
    , {
      "from":112
      , "to":166
    }
    , {
      "from":113
      , "to":166
    }
    , {
      "from":114
      , "to":166
    }
    , {
      "from":115
      , "to":166
    }
    , {
      "from":116
      , "to":166
    }
    , {
      "from":117
      , "to":166
    }
    , {
      "from":118
      , "to":166
    }
    , {
      "from":119
      , "to":166
    }
    , {
      "from":120
      , "to":166
    }
    , {
      "from":121
      , "to":166
    }
    , {
      "from":122
      , "to":166
    }
    , {
      "from":123
      , "to":166
    }
    , {
      "from":124
      , "to":166
    }
    , {
      "from":125
      , "to":166
    }
    , {
      "from":126
      , "to":166
    }
    , {
      "from":127
      , "to":166
    }
    , {
      "from":128
      , "to":166
    }
    , {
      "from":78
      , "to":167
    }
    , {
      "from":75
      , "to":167
    }
    , {
      "from":130
      , "to":168
    }
    , {
      "from":132
      , "to":168
    }
    , {
      "from":134
      , "to":168
    }
    , {
      "from":136
      , "to":168
    }
    , {
      "from":138
      , "to":168
    }
    , {
      "from":140
      , "to":168
    }
    , {
      "from":142
      , "to":168
    }
    , {
      "from":144
      , "to":168
    }
    , {
      "from":146
      , "to":168
    }
    , {
      "from":148
      , "to":168
    }
    , {
      "from":150
      , "to":168
    }
    , {
      "from":152
      , "to":168
    }
    , {
      "from":154
      , "to":168
    }
    , {
      "from":156
      , "to":168
    }
    , {
      "from":158
      , "to":168
    }
    , {
      "from":160
      , "to":168
    }
    , {
      "from":170
      , "to":78
    }
    , {
      "from":170
      , "to":169
    }
    , {
      "from":168
      , "to":169
    }
    , {
      "from":161
      , "to":170
    }
    , {
      "from":163
      , "to":80
    }
    , {
      "from":163
      , "to":81
    }
    , {
      "from":163
      , "to":82
    }
    , {
      "from":163
      , "to":83
    }
    , {
      "from":163
      , "to":84
    }
    , {
      "from":163
      , "to":85
    }
    , {
      "from":163
      , "to":86
    }
    , {
      "from":163
      , "to":87
    }
    , {
      "from":163
      , "to":88
    }
    , {
      "from":163
      , "to":89
    }
    , {
      "from":163
      , "to":90
    }
    , {
      "from":163
      , "to":91
    }
    , {
      "from":163
      , "to":92
    }
    , {
      "from":163
      , "to":93
    }
    , {
      "from":163
      , "to":94
    }
    , {
      "from":163
      , "to":95
    }
    , {
      "from":165
      , "to":96
    }
    , {
      "from":96
      , "to":97
    }
    , {
      "from":96
      , "to":98
    }
    , {
      "from":96
      , "to":99
    }
    , {
      "from":96
      , "to":100
    }
    , {
      "from":165
      , "to":101
    }
    , {
      "from":165
      , "to":102
    }
    , {
      "from":165
      , "to":103
    }
    , {
      "from":165
      , "to":104
    }
    , {
      "from":96
      , "to":105
    }
    , {
      "from":96
      , "to":106
    }
    , {
      "from":96
      , "to":107
    }
    , {
      "from":96
      , "to":108
    }
    , {
      "from":165
      , "to":109
    }
    , {
      "from":165
      , "to":110
    }
    , {
      "from":165
      , "to":111
    }
    , {
      "from":165
      , "to":112
    }
    , {
      "from":96
      , "to":113
    }
    , {
      "from":96
      , "to":114
    }
    , {
      "from":96
      , "to":115
    }
    , {
      "from":96
      , "to":116
    }
    , {
      "from":165
      , "to":117
    }
    , {
      "from":165
      , "to":118
    }
    , {
      "from":165
      , "to":119
    }
    , {
      "from":165
      , "to":120
    }
    , {
      "from":96
      , "to":121
    }
    , {
      "from":96
      , "to":122
    }
    , {
      "from":96
      , "to":123
    }
    , {
      "from":96
      , "to":124
    }
    , {
      "from":165
      , "to":125
    }
    , {
      "from":165
      , "to":126
    }
    , {
      "from":165
      , "to":127
    }
    , {
      "from":165
      , "to":128
    }
    , {
      "from":167
      , "to":129
    }
    , {
      "from":129
      , "to":130
    }
    , {
      "from":167
      , "to":131
    }
    , {
      "from":131
      , "to":132
    }
    , {
      "from":167
      , "to":133
    }
    , {
      "from":133
      , "to":134
    }
    , {
      "from":167
      , "to":135
    }
    , {
      "from":135
      , "to":136
    }
    , {
      "from":167
      , "to":137
    }
    , {
      "from":137
      , "to":138
    }
    , {
      "from":167
      , "to":139
    }
    , {
      "from":139
      , "to":140
    }
    , {
      "from":167
      , "to":141
    }
    , {
      "from":141
      , "to":142
    }
    , {
      "from":167
      , "to":143
    }
    , {
      "from":143
      , "to":144
    }
    , {
      "from":167
      , "to":145
    }
    , {
      "from":145
      , "to":146
    }
    , {
      "from":167
      , "to":147
    }
    , {
      "from":147
      , "to":148
    }
    , {
      "from":167
      , "to":149
    }
    , {
      "from":149
      , "to":150
    }
    , {
      "from":167
      , "to":151
    }
    , {
      "from":151
      , "to":152
    }
    , {
      "from":167
      , "to":153
    }
    , {
      "from":153
      , "to":154
    }
    , {
      "from":167
      , "to":155
    }
    , {
      "from":155
      , "to":156
    }
    , {
      "from":167
      , "to":157
    }
    , {
      "from":157
      , "to":158
    }
    , {
      "from":167
      , "to":159
    }
    , {
      "from":159
      , "to":160
    }
    , {
      "from":169
      , "to":161
    }
    , {
      "from":60
      , "to":282
    }
    , {
      "from":162
      , "to":285
    }
    , {
      "from":291
      , "to":292
    }
    , {
      "from":318
      , "to":258
    }
    , {
      "from":258
      , "to":320
      , "reverse":2
    }
    , {
      "from":322
      , "to":283
    }
    , {
      "from":322
      , "to":286
    }
    , {
      "from":322
      , "to":288
    }
    , {
      "from":322
      , "to":284
    }
    , {
      "from":322
      , "to":287
    }
    , {
      "from":322
      , "to":289
    }
    , {
      "from":322
      , "to":290
    }
    , {
      "from":322
      , "to":293
    }
    , {
      "from":322
      , "to":297
    }
    , {
      "from":278
      , "to":322
    }
    , {
      "from":294
      , "to":322
    }
    , {
      "from":298
      , "to":322
    }
    , {
      "from":279
      , "to":322
    }
    , {
      "from":295
      , "to":322
    }
    , {
      "from":299
      , "to":322
    }
    , {
      "from":280
      , "to":322
    }
    , {
      "from":296
      , "to":322
    }
    , {
      "from":300
      , "to":322
    }
    , {
      "from":281
      , "to":322
    }
    , {
      "from":312
      , "to":259
    }
    , {
      "from":259
      , "to":260
    }
    , {
      "from":258
      , "to":260
    }
    , {
      "from":302
      , "to":261
    }
    , {
      "from":302
      , "to":301
    }
    , {
      "from":260
      , "to":301
    }
    , {
      "from":278
      , "to":302
    }
    , {
      "from":279
      , "to":302
    }
    , {
      "from":280
      , "to":302
    }
    , {
      "from":281
      , "to":302
    }
    , {
      "from":266
      , "to":263
    }
    , {
      "from":266
      , "to":303
    }
    , {
      "from":261
      , "to":303
    }
    , {
      "from":282
      , "to":304
    }
    , {
      "from":267
      , "to":265
    }
    , {
      "from":304
      , "to":265
    }
    , {
      "from":267
      , "to":266
    }
    , {
      "from":314
      , "to":267
    }
    , {
      "from":314
      , "to":268
    }
    , {
      "from":265
      , "to":268
    }
    , {
      "from":306
      , "to":305
    }
    , {
      "from":268
      , "to":305
    }
    , {
      "from":284
      , "to":306
    }
    , {
      "from":273
      , "to":270
    }
    , {
      "from":273
      , "to":271
    }
    , {
      "from":263
      , "to":271
    }
    , {
      "from":316
      , "to":307
    }
    , {
      "from":271
      , "to":307
    }
    , {
      "from":285
      , "to":308
    }
    , {
      "from":316
      , "to":273
    }
    , {
      "from":310
      , "to":309
    }
    , {
      "from":308
      , "to":309
    }
    , {
      "from":287
      , "to":310
    }
    , {
      "from":312
      , "to":311
    }
    , {
      "from":270
      , "to":311
    }
    , {
      "from":288
      , "to":312
    }
    , {
      "from":289
      , "to":312
    }
    , {
      "from":290
      , "to":312
    }
    , {
      "from":291
      , "to":312
    }
    , {
      "from":306
      , "to":313
    }
    , {
      "from":294
      , "to":314
    }
    , {
      "from":295
      , "to":314
    }
    , {
      "from":296
      , "to":314
    }
    , {
      "from":310
      , "to":315
    }
    , {
      "from":298
      , "to":316
    }
    , {
      "from":299
      , "to":316
    }
    , {
      "from":300
      , "to":316
    }
    , {
      "from":301
      , "to":278
    }
    , {
      "from":301
      , "to":279
    }
    , {
      "from":301
      , "to":280
    }
    , {
      "from":301
      , "to":281
    }
    , {
      "from":303
      , "to":282
    }
    , {
      "from":305
      , "to":283
    }
    , {
      "from":283
      , "to":284
    }
    , {
      "from":307
      , "to":285
    }
    , {
      "from":309
      , "to":286
    }
    , {
      "from":286
      , "to":287
    }
    , {
      "from":311
      , "to":288
    }
    , {
      "from":311
      , "to":289
    }
    , {
      "from":311
      , "to":290
    }
    , {
      "from":288
      , "to":291
    }
    , {
      "from":289
      , "to":291
    }
    , {
      "from":290
      , "to":291
    }
    , {
      "from":313
      , "to":293
    }
    , {
      "from":313
      , "to":294
    }
    , {
      "from":313
      , "to":295
    }
    , {
      "from":293
      , "to":296
    }
    , {
      "from":315
      , "to":297
    }
    , {
      "from":315
      , "to":298
    }
    , {
      "from":315
      , "to":299
    }
    , {
      "from":297
      , "to":300
    }
    , {
      "from":292
      , "to":346
    }
    , {
      "from":351
      , "to":341
    }
    , {
      "from":345
      , "to":352
    }
    , {
      "from":341
      , "to":353
      , "reverse":2
    }
    , {
      "from":354
      , "to":348
    }
    , {
      "from":343
      , "to":342
    }
    , {
      "from":341
      , "to":342
    }
    , {
      "from":349
      , "to":343
    }
    , {
      "from":349
      , "to":348
    }
    , {
      "from":342
      , "to":348
    }
    , {
      "from":346
      , "to":349
    }
    , {
      "from":347
      , "to":349
    }
    , {
      "from":343
      , "to":345
    }
    , {
      "from":348
      , "to":346
    }
    , {
      "from":346
      , "to":347
    }
    , {
      "from":347
      , "to":24
    }
  ]
}
