{
  "board": {
    "3dviewports": [],
    "design_settings": {
      "defaults": {
        "board_outline_line_width": 0.09999999999999999,
        "copper_line_width": 0.19999999999999998,
        "copper_text_italic": false,
        "copper_text_size_h": 1.5,
        "copper_text_size_v": 1.5,
        "copper_text_thickness": 0.3,
        "copper_text_upright": false,
        "courtyard_line_width": 0.049999999999999996,
        "dimension_precision": 4,
        "dimension_units": 3,
        "dimensions": {
          "arrow_length": 1270000,
          "extension_offset": 500000,
          "keep_text_aligned": true,
          "suppress_zeroes": false,
          "text_position": 0,
          "units_format": 1
        },
        "fab_line_width": 0.09999999999999999,
        "fab_text_italic": false,
        "fab_text_size_h": 1.0,
        "fab_text_size_v": 1.0,
        "fab_text_thickness": 0.15,
        "fab_text_upright": false,
        "other_line_width": 0.15,
        "other_text_italic": false,
        "other_text_size_h": 1.0,
        "other_text_size_v": 1.0,
        "other_text_thickness": 0.15,
        "other_text_upright": false,
        "pads": {
          "drill": 0.0,
          "height": 1.0,
          "width": 1.0
        },
        "silk_line_width": 0.15,
        "silk_text_italic": false,
        "silk_text_size_h": 1.0,
        "silk_text_size_v": 1.0,
        "silk_text_thickness": 0.15,
        "silk_text_upright": false,
        "zones": {
          "min_clearance": 0.0
        }
      },
      "diff_pair_dimensions": [
        {
          "gap": 0.0,
          "via_gap": 0.0,
          "width": 0.0
        }
      ],
      "drc_exclusions": [],
      "meta": {
        "version": 2
      },
      "rule_severities": {
        "annular_width": "error",
        "clearance": "error",
        "connection_width": "warning",
        "copper_edge_clearance": "error",
        "copper_sliver": "warning",
        "courtyards_overlap": "error",
        "diff_pair_gap_out_of_range": "error",
        "diff_pair_uncoupled_length_too_long": "error",
        "drill_out_of_range": "error",
        "duplicate_footprints": "warning",
        "extra_footprint": "warning",
        "footprint": "error",
        "footprint_type_mismatch": "ignore",
        "hole_clearance": "error",
        "hole_near_hole": "error",
        "invalid_outline": "error",
        "isolated_copper": "warning",
        "item_on_disabled_layer": "error",
        "items_not_allowed": "error",
        "length_out_of_range": "error",
        "lib_footprint_issues": "warning",
        "lib_footprint_mismatch": "warning",
        "malformed_courtyard": "error",
        "microvia_drill_out_of_range": "error",
        "missing_courtyard": "ignore",
        "missing_footprint": "warning",
        "net_conflict": "warning",
        "npth_inside_courtyard": "ignore",
        "padstack": "warning",
        "pth_inside_courtyard": "ignore",
        "shorting_items": "error",
        "silk_edge_clearance": "warning",
        "silk_over_copper": "warning",
        "silk_overlap": "warning",
        "skew_out_of_range": "error",
        "solder_mask_bridge": "error",
        "starved_thermal": "error",
        "text_height": "warning",
        "text_thickness": "warning",
        "through_hole_pad_without_hole": "error",
        "too_many_vias": "error",
        "track_dangling": "warning",
        "track_width": "error",
        "tracks_crossing": "error",
        "unconnected_items": "error",
        "unresolved_variable": "error",
        "via_dangling": "warning",
        "zones_intersect": "error"
      },
      "rules": {
        "max_error": 0.005,
        "min_clearance": 0.0,
        "min_connection": 0.0,
        "min_copper_edge_clearance": 0.0,
        "min_hole_clearance": 0.09999999999999999,
        "min_hole_to_hole": 0.25,
        "min_microvia_diameter": 0.19999999999999998,
        "min_microvia_drill": 0.09999999999999999,
        "min_resolved_spokes": 2,
        "min_silk_clearance": 0.0,
        "min_text_height": 0.7999999999999999,
        "min_text_thickness": 0.08,
        "min_through_hole_diameter": 0.3,
        "min_track_width": 0.0,
        "min_via_annular_width": 0.09999999999999999,
        "min_via_diameter": 0.5,
        "solder_mask_clearance": 0.0,
        "solder_mask_min_width": 0.0,
        "solder_mask_to_copper_clearance": 0.0,
        "use_height_for_length_calcs": true
      },
      "teardrop_options": [
        {
          "td_allow_use_two_tracks": true,
          "td_curve_segcount": 5,
          "td_on_pad_in_zone": false,
          "td_onpadsmd": true,
          "td_onroundshapesonly": false,
          "td_ontrackend": false,
          "td_onviapad": true
        }
      ],
      "teardrop_parameters": [
        {
          "td_curve_segcount": 0,
          "td_height_ratio": 1.0,
          "td_length_ratio": 0.5,
          "td_maxheight": 2.0,
          "td_maxlen": 1.0,
          "td_target_name": "td_round_shape",
          "td_width_to_size_filter_ratio": 0.9
        },
        {
          "td_curve_segcount": 0,
          "td_height_ratio": 1.0,
          "td_length_ratio": 0.5,
          "td_maxheight": 2.0,
          "td_maxlen": 1.0,
          "td_target_name": "td_rect_shape",
          "td_width_to_size_filter_ratio": 0.9
        },
        {
          "td_curve_segcount": 0,
          "td_height_ratio": 1.0,
          "td_length_ratio": 0.5,
          "td_maxheight": 2.0,
          "td_maxlen": 1.0,
          "td_target_name": "td_track_end",
          "td_width_to_size_filter_ratio": 0.9
        }
      ],
      "track_widths": [
        0.0
      ],
      "via_dimensions": [
        {
          "diameter": 0.0,
          "drill": 0.0
        }
      ],
      "zones_allow_external_fillets": false
    },
    "layer_presets": [],
    "viewports": []
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "erc": {
    "erc_exclusions": [],
    "meta": {
      "version": 0
    },
    "pin_map": [
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        1,
        0,
        1,
        2
      ],
      [
        0,
        1,
        0,
        0,
        0,
        0,
        1,
        1,
        2,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        2
      ],
      [
        1,
        1,
        1,
        1,
        1,
        0,
        1,
        1,
        1,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        1,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        2,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2
      ]
    ],
    "rule_severities": {
      "bus_definition_conflict": "error",
      "bus_entry_needed": "error",
      "bus_to_bus_conflict": "error",
      "bus_to_net_conflict": "error",
      "conflicting_netclasses": "error",
      "different_unit_footprint": "error",
      "different_unit_net": "error",
      "duplicate_reference": "error",
      "duplicate_sheet_names": "error",
      "endpoint_off_grid": "warning",
      "extra_units": "error",
      "global_label_dangling": "warning",
      "hier_label_mismatch": "error",
      "label_dangling": "error",
      "lib_symbol_issues": "warning",
      "missing_bidi_pin": "warning",
      "missing_input_pin": "warning",
      "missing_power_pin": "error",
      "missing_unit": "warning",
      "multiple_net_names": "warning",
      "net_not_bus_member": "warning",
      "no_connect_connected": "warning",
      "no_connect_dangling": "warning",
      "pin_not_connected": "error",
      "pin_not_driven": "error",
      "pin_to_pin": "warning",
      "power_pin_not_driven": "error",
      "similar_labels": "warning",
      "simulation_model_issue": "error",
      "unannotated": "error",
      "unit_value_mismatch": "error",
      "unresolved_variable": "error",
      "wire_dangling": "error"
    }
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "space-berry.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 12,
        "clearance": 0.1,
        "diff_pair_gap": 0.2,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.09,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.3,
        "via_diameter": 0.45,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.09,
        "diff_pair_gap": 0.2,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.09,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DDR",
        "pcb_color": "rgb(255, 232, 37)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.09,
        "via_diameter": 0.45,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.09,
        "diff_pair_gap": 0.2,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.09,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DDR4_ADR",
        "pcb_color": "rgb(0, 99, 252)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.09,
        "via_diameter": 0.45,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.09,
        "diff_pair_gap": 0.2,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.09,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DDR4_Byte_low",
        "pcb_color": "rgb(21, 255, 0)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.09,
        "via_diameter": 0.45,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.09,
        "diff_pair_gap": 0.2,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.09,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DDR_CK",
        "pcb_color": "rgb(2, 213, 255)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.09,
        "via_diameter": 0.45,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.09,
        "diff_pair_gap": 0.2,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.09,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DDR_byte_high",
        "pcb_color": "rgb(255, 30, 204)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.09,
        "via_diameter": 0.45,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.1,
        "diff_pair_gap": 0.2,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.09,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "ETH",
        "pcb_color": "rgb(0, 170, 255)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.15,
        "via_diameter": 0.45,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.09,
        "diff_pair_gap": 0.2,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.09,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "SD",
        "pcb_color": "rgb(115, 88, 230)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.3,
        "via_diameter": 0.45,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.09,
        "diff_pair_gap": 0.2,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.09,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "UART",
        "pcb_color": "rgb(106, 134, 25)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.3,
        "via_diameter": 0.45,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.1,
        "diff_pair_gap": 0.2,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.09,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "USB",
        "pcb_color": "rgb(221, 63, 255)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.15,
        "via_diameter": 0.45,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.1,
        "diff_pair_gap": 0.2,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.09,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "USB1",
        "pcb_color": "rgb(20, 255, 183)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.15,
        "via_diameter": 0.45,
        "via_drill": 0.3,
        "wire_width": 6
      }
    ],
    "meta": {
      "version": 3
    },
    "net_colors": null,
    "netclass_assignments": null,
    "netclass_patterns": [
      {
        "netclass": "DDR4_Byte_low",
        "pattern": "DDR_BY_L*"
      },
      {
        "netclass": "DDR_byte_high",
        "pattern": "DDR_BY_U*"
      },
      {
        "netclass": "DDR4_ADR",
        "pattern": "\\bDDR_A\\d+\\b"
      },
      {
        "netclass": "DDR_CK",
        "pattern": "DDR_CK*"
      },
      {
        "netclass": "DDR_CK",
        "pattern": "DDR_DQ*"
      },
      {
        "netclass": "DDR",
        "pattern": "DDR*"
      },
      {
        "netclass": "ETH",
        "pattern": "ETH*"
      },
      {
        "netclass": "SD",
        "pattern": "SD*"
      },
      {
        "netclass": "UART",
        "pattern": "UART*"
      },
      {
        "netclass": "USB",
        "pattern": "USB0_DATA*"
      },
      {
        "netclass": "USB1",
        "pattern": "USB1_DATA*"
      }
    ]
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "",
      "specctra_dsn": "",
      "step": "",
      "vrml": ""
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "annotate_start_num": 0,
    "drawing": {
      "dashed_lines_dash_length_ratio": 12.0,
      "dashed_lines_gap_length_ratio": 3.0,
      "default_line_thickness": 6.0,
      "default_text_size": 50.0,
      "field_names": [],
      "intersheets_ref_own_page": false,
      "intersheets_ref_prefix": "",
      "intersheets_ref_short": false,
      "intersheets_ref_show": false,
      "intersheets_ref_suffix": "",
      "junction_size_choice": 3,
      "label_size_ratio": 0.375,
      "pin_symbol_size": 25.0,
      "text_offset_ratio": 0.15
    },
    "legacy_lib_dir": "",
    "legacy_lib_list": [],
    "meta": {
      "version": 1
    },
    "net_format_name": "",
    "page_layout_descr_file": "",
    "plot_directory": "",
    "spice_current_sheet_as_root": false,
    "spice_external_command": "spice \"%I\"",
    "spice_model_current_sheet_as_root": true,
    "spice_save_all_currents": false,
    "spice_save_all_voltages": false,
    "subpart_first_id": 65,
    "subpart_id_separator": 0
  },
  "sheets": [
    [
      "93269f17-932e-47e4-8e03-ce157f57b85f",
      ""
    ],
    [
      "d195a450-4601-448c-aa63-c67ccbbcfaa5",
      "PWR_IN"
    ],
    [
      "4128109f-3385-424f-8715-9928bbdfec31",
      "PWR_3V3"
    ],
    [
      "a1e9fc17-d701-45af-8b94-017ba4f1b78d",
      "PWR_3V3_AUX"
    ],
    [
      "e56a446a-cd78-4dc8-909e-86d0345f4f9b",
      "PWR_1V2"
    ],
    [
      "541a9208-53db-43e2-b18b-502e5bce502a",
      "PWR_1V8"
    ],
    [
      "d0887aed-aeae-4004-9c98-5324ec4a0b9b",
      "PWR_0V85"
    ],
    [
      "90015059-f333-44cc-8920-f88d6449813f",
      "PWR_LDO"
    ],
    [
      "71024785-171a-4e1d-b975-6e625fffaf30",
      "PWR_5V0"
    ],
    [
      "94eb1599-a3cd-437e-8a35-c6b7b3c10fa2",
      "PS_DDR4"
    ],
    [
      "ebf21aca-956f-4bec-850b-120f98f931d9",
      "PS_DDR4_PWR"
    ],
    [
      "e10ad3d1-61ad-4ca2-b842-f7c71647d694",
      "PS_DDR4_BANK"
    ],
    [
      "11a0c28c-a3ef-4f09-afdf-9b60abaa441a",
      "GIG_ETH"
    ],
    [
      "05a37eff-a8b9-4823-91ad-1b544c9565d2",
      "ZYNQ_PWR"
    ],
    [
      "fadb5543-fee9-4653-9485-d3371e8e0668",
      "Zynq_GND"
    ],
    [
      "5a830658-cbc2-445b-8367-89df7437279e",
      "PS_DDR_MIO0-53"
    ],
    [
      "2166ed60-c589-413b-a298-140af16eae77",
      "USB_2.0"
    ],
    [
      "b09b43d6-0155-4d95-82ac-b05a455defee",
      "USB_2_2"
    ],
    [
      "97e0ab6c-7fd1-4ab2-b202-31d5e5b6a0c6",
      "PLL"
    ],
    [
      "e7c52280-cb13-4025-a01b-1e286554fa7b",
      "GiTx"
    ]
  ],
  "text_variables": {}
}
