#ifndef CORE_INC_DMA_H_
#define CORE_INC_DMA_H_


#define byte ((unsigned int)0x00)
#define half_word ((unsigned int)0x01)
#define word ((unsigned int)0x02)
#define fifo ((unsigned int)0x01)
#define direct_mode ((unsigned int)0x00)
#define Peripheral_to_memory ((unsigned int)0x00)
#define Memory_to_peripheral ((unsigned int)0x01)
#define Memory_to_memory ((unsigned int)0x02)


#define DMA_REG(PORT_ID, REG_ID) (*(unsigned int *)(PORT_ID + REG_ID))

#define RCC_AHB1ENR DMA_REG (0x40023800 , 0x30)


#define DMA_LISR DMA_REG (0x40026400 , 0x0000)
#define DMA_HISR DMA_REG (0x40026400 , 0x0004)
#define DMA_LIFCR DMA_REG (0x40026400 , 0x0008)
#define DMA_HIFCR DMA_REG (0x40026400 , 0x000C)
#define DMA_S0CR DMA_REG (0x40026400 , 0x0010)
#define DMA_S0NDTR DMA_REG (0x40026400 , 0x0014)
#define DMA_S0PAR DMA_REG (0x40026400 , 0x0018)
#define DMA_S0M0AR DMA_REG (0x40026400 , 0x001C)
#define DMA_S0M1AR DMA_REG (0x40026400 , 0x0020)
#define DMA_S0FCR DMA_REG (0x40026400 , 0x0024)
#define DMA_S1CR DMA_REG (0x40026400 , 0x0028)
#define DMA_S1NDTR DMA_REG (0x40026400 , 0x002C)
#define DMA_S1PAR DMA_REG (0x40026400 , 0x0030)
#define DMA_S1M0AR DMA_REG (0x40026400 , 0x0034)
#define DMA_S1M1AR DMA_REG (0x40026400 , 0x0038)
#define DMA_S1FCR DMA_REG (0x40026400 , 0x003C)
#define DMA_S2CR DMA_REG (0x40026400 , 0x0040)
#define DMA_S2NDTR DMA_REG (0x40026400 , 0x0044)
#define DMA_S2PAR DMA_REG (0x40026400 , 0x0048)
#define DMA_S2M0AR DMA_REG (0x40026400 , 0x004C)
#define DMA_S2M1AR DMA_REG (0x40026400 , 0x0050)
#define DMA_S2FCR DMA_REG (0x40026400 , 0x0054)
#define DMA_S3CR DMA_REG (0x40026400 , 0x0058)
#define DMA_S3NDTR DMA_REG (0x40026400 , 0x005C)
#define DMA_S3PAR DMA_REG (0x40026400 , 0x0060)
#define DMA_S3M0AR DMA_REG (0x40026400 , 0x0064)
#define DMA_S3M1AR DMA_REG (0x40026400 , 0x0068)
#define DMA_S3FCR DMA_REG (0x40026400 , 0x006C)
#define DMA_S4CR DMA_REG (0x40026400 , 0x0070)
#define DMA_S4NDTR DMA_REG (0x40026400 , 0x0074)
#define DMA_S4PAR DMA_REG (0x40026400 , 0x0078)
#define DMA_S4M0AR DMA_REG (0x40026400 , 0x007C)
#define DMA_S4M1AR DMA_REG (0x40026400 , 0x0080)
#define DMA_S4FCR DMA_REG (0x40026400 , 0x0084)
#define DMA_S5CR DMA_REG (0x40026400 , 0x0088)
#define DMA_S5NDTR DMA_REG (0x40026400 , 0x008C)
#define DMA_S5PAR DMA_REG (0x40026400 , 0x0090)
#define DMA_S5M0AR DMA_REG (0x40026400 , 0x0094)
#define DMA_S5M1AR DMA_REG (0x40026400 , 0x0098)
#define DMA_S5FCR DMA_REG (0x40026400 , 0x009C)
#define DMA_S6CR DMA_REG (0x40026400 , 0x00A0)
#define DMA_S6NDTR DMA_REG (0x40026400 , 0x00A4)
#define DMA_S6PAR DMA_REG (0x40026400 , 0x00A8)
#define DMA_S6M0AR DMA_REG (0x40026400 , 0x00AC)
#define DMA_S6M1AR DMA_REG (0x40026400 , 0x00B0)
#define DMA_S6FCR DMA_REG (0x40026400 , 0x00B4)
#define DMA_S7CR DMA_REG (0x40026400 , 0x00B8)
#define DMA_S7NDTR DMA_REG (0x40026400 , 0x00BC)
#define DMA_S7PAR DMA_REG (0x40026400 , 0x00C0)
#define DMA_S7M0AR DMA_REG (0x40026400 , 0x00C4)
#define DMA_S7M1AR DMA_REG (0x40026400 , 0x00C8)
#define DMA_S7FCR DMA_REG (0x40026400 , 0x00CC)



void DMA_Init(void);
void DMA_parameters(unsigned char DMA_PeripheralID,unsigned char Trigger_source,unsigned char Source_address,
		unsigned char destination_address,unsigned char transfers_no,
		unsigned char transferitem_size,unsigned char transfer_mode,
		unsigned char transfer_type);

void start_transfer (void);
#endif /* CORE_INC_DMA_H_ */
